Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Dec  1 09:41:37 2025
| Host         : claudio-z790prors running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file top_block_wrapper_control_sets_placed.rpt
| Design       : top_block_wrapper
| Device       : xcau15p
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1881 |
|    Minimum number of control sets                        |  1388 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   493 |
| Unused register locations in slices containing registers |  1630 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1881 |
| >= 0 to < 4        |   337 |
| >= 4 to < 6        |   249 |
| >= 6 to < 8        |    85 |
| >= 8 to < 10       |   186 |
| >= 10 to < 12      |    61 |
| >= 12 to < 14      |    54 |
| >= 14 to < 16      |    25 |
| >= 16              |   884 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8002 |         1608 |
| No           | No                    | Yes                    |             635 |          244 |
| No           | Yes                   | No                     |            2264 |          689 |
| Yes          | No                    | No                     |           11281 |         2135 |
| Yes          | No                    | Yes                    |            3219 |          797 |
| Yes          | Yes                   | No                     |           20213 |         2553 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                                                                                                 Clock Signal                                                                                                                                                                                 |                                                                                                                                                                                                  Enable Signal                                                                                                                                                                                                 |                                                                                                                                                                                                            Set/Reset Signal                                                                                                                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[5].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[7].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[7].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[8].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[8].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[9].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[7].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[7].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[9].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[8].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[9].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[7].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[9].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[4].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[7].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[7].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[4].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[7].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[4].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[2].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[2].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[1].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[2].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[1].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[2].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[2].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/pkt_gen/cmd_p2_reg_n_0_[2]                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[9].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[8].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[8].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[1].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[0].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[1].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[8].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[4].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[9].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[2].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[7].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[4].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[7].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[2].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[2].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[2].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[0].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[5].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[9].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[0].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[0].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[0].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[2].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[2].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[0].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[4].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[0].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[0].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[7].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[9].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[9].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[5].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[4].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[2].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[4].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[5].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[5].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[5].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[5].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[2].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[5].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[5].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[8].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                                               | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[3].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gen_gtwizard_gthe4.gtpowergood_int                                                                                                          |                1 |              1 |         1.00 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[1].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[3].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[1].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].u_idelay_impl_clock/current_idelay[8]_i_1__1_n_0                                                                                                                                                                                                                                                                                                    | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].u_idelay_impl_clock/current_idelay[8]_i_1__1_n_0                                                                                                                                                                                                                                                                                                    | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RESET_INT                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].u_idelay_impl_clock/error_count[7]_i_1__1_n_0                                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[3].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[0].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[5].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                                                                                                                                        | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[1].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[1].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[1].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[8].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[6].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[3].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[3].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                                                                                                                        | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[6].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[3].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[6].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[8].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[6].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[7].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_2_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[7].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[4].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[3].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[3].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].u_idelay_impl_clock/max_cnt[4]_i_1_n_0                                                                                                                                                                                                                                                                                                              | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[4].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[6].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[6].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[6].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[2].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[2].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[5].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                                                                                                                                                      | top_block_i/reset/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[0].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[0].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[5].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[3].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[6].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[5].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[8].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[7].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[6].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[6].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[0].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/tcp_recv_reg[got_ack]_3[0]                                                                                                                                                                                                                                                                                                              | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/tcp_reset                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[1].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[1].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[1].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[2].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[8].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[2].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[4].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[4].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[3].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[4].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/cs_event_builder_0/inst/bus_sel_reg_2                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[0].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].u_idelay_impl_clock/max_cnt[4]_i_1__1_n_0                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/lmd_format/fmt/out_offset[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/sim_event/ts_counter                                                                                                                                                                                                                                                                                                                                   | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/tcp_reset                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/dyn_ctrl/dhcp_retry[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/SS[0]                                                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/dyn_ctrl/dyn_response_seen[1]_i_1_n_0                                                                                                                                                                                                                                                                                                         | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/dyn_ctrl/state[dyn_ip][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[5].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/FSM_sequential_s_reg[state][2]_rep_0                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_1[0]                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s[fill_ram_arp_icmp]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s[is_tcp_syn]                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s[reg][0][seq_active_marks][1]_i_2_n_0                                                                                                                                                                                                                                                                                                  | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s[reg][0][seq_reset_armed]57_out                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s[reg][1][seq_active_marks][1]_i_2_n_0                                                                                                                                                                                                                                                                                                  | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s[reg][1][seq_reset_armed]                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/intercon_wrapper/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[5]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s[seqno_hi_same]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/reg_switch_0/inst/state_sw[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                        | top_block_i/reset/rst_clk_wiz_0_125M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/preptcp/Q[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/preptcp/off                                                                                                                                                                                                                                                                                                                                   | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/preptcp/off[4]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/regacc_addr_reg[6]_0[0]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[5].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[9].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[9].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[7].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[5].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[4].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[4].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[4].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[9].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[0].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[4].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[9].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[7].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[9].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[7].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[7].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[7].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[5].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[0].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/scnt[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[9].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[2].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[7].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].u_idelay_impl_clock/current_idelay[8]_i_1_n_0                                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[2].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/pkt_gen/dyn_ctrl_gen_stat[gen_dhcp_disc]                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/XMIT_DATA_INT                                                                                                                                                                                                                    | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[7].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/dly_wudpcksum                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[7].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/info_counts[spurious]1_out                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/tcp_recv[got_ack]_i_1_n_0                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/out_pl/out_r_taken                                                                                                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/GOOD_CGS[1]_i_2_n_0                                                                                                                                                                                                                  | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/GOOD_CGS[1]_i_1_n_0                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/pkt_gen/dyn_ctrl_gen_stat[gen_dhcp_req]                                                                                                                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/pkt_gen/dyn_ctrl_gen_stat[gen_rarp]                                                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/pkt_gen/in                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[5].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/tcp_ctrl/FSM_sequential_s_stat_reg[conn_state][0]_0                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[5].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[4].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/native_to_axi_lite_v_0/inst/native_to_axi_lite_v1_0_M00_AXI_inst/regacc_wr_r_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[4].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/intercon_wrapper/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/rd                                                  | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/DEN_O_i_1_n_0                                       | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[6].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/we[2]                                               | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/CEB2                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[3].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[1].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[1].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[6].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[1].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/RESET_INT_PIPE0                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[8].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out2                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/OPCODE                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[8].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[8].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/regacc_rd_r                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_i_2_n_0                                                                                                                                                                                                                 | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/SYNC_STATUS0                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[3].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[0].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[9].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[9].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[9].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[9].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[1].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[8].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[8].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[6].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/intercon_wrapper/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/SR[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg_0                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[1].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[8].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[8].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[6].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/detect_stop_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[3].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[3].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[0].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[0].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[2].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[2].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/start_single_read_reg_n_0                                                                                                                                                                                                                                                                                                          | top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/axi_bready_i_1_n_0                                                                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync                                                                                                  |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/start_single_read_reg_n_0                                                                                                                                                                                                                                                                                                                        | top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/axi_bready_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_3[0]                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[5].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/tcp_reset_reg                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                                                            |                2 |              3 |         1.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/reg_bram/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt[2]_i_1_n_0                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_0_125M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/tcp_ctrl/rtt_count_meas[11]_i_1_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s[is_icmp]_i_1_n_0                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/reg_bram/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[5]_i_1_n_0                                                                                                                                                                                                                                                                  | top_block_i/reset/rst_clk_wiz_0_125M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/out_sm/s[wr_idx]                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/start_single_read_reg_n_0                                                                                                                                                                                                                                                                                           | top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_bready_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                                                                                                                     | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/reg_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[5]_i_1_n_0                                                                                                                                                                                                                                                                  | top_block_i/reset/rst_clk_wiz_0_125M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/start_single_read_reg_n_0                                                                                                                                                                                                                                                                                           | top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_bready_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                   | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/reg_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt[2]_i_1_n_0                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_0_125M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/native_to_axi_lite_v_0/inst/native_to_axi_lite_v1_0_M00_AXI_inst/start_single_write_reg_n_0                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/native_to_axi_lite_v_0/inst/native_to_axi_lite_v1_0_M00_AXI_inst/axi_awvalid_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19][0]                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_0[0]                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/LOOPBACK_REG                                                                                                                                                                                                                                         | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].u_idelay_impl_clock/max_cnt[4]_i_1__1_n_0                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/native_to_axi_lite_v_0/inst/native_to_axi_lite_v1_0_M00_AXI_inst/start_single_read_reg_n_0                                                                                                                                                                                                                                                                                            | top_block_i/fnet_wrapper/native_to_axi_lite_v_0/inst/native_to_axi_lite_v1_0_M00_AXI_inst/axi_awvalid_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP[7]_i_1_n_0                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg[0]                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/delay_adjust_init_v1_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/start_single_read_reg_n_0                                                                                                                                                                                                                                                                                                  | top_block_i/SO_receiver/delay_adjust_init_v1_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/axi_bready_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[8].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[4].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                                                                                                                                                                  |                3 |              3 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[8].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/appUnit/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[7].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[7].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                                                                                                                                                                  |                3 |              3 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/dly_actual_dowrite                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/cs_data_processor_0/inst/bus_sel[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/tcp_reset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/dyn_in_stat[good_rarp]_i_1_n_0                                                                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[0].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s[reg][0][seq_reset_armed]57_out                                                                                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s[reg][1][seq_reset_armed]                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[2].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[5].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/intercon_wrapper/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/preptcp/a[wtcpcksum]                                                                                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].u_idelay_impl_clock/trial_counter[7]_i_1__2_n_0                                                                                                                                                                                                                                                                                                     | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/cs_data_processor_0/inst/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/tcp_reset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/init_i2c_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/start_single_read_reg_n_0                                                                                                                                                                                                                                                                                                   | top_block_i/SAMPA_I2C_wrapper/init_i2c_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/axi_bready_i_1_n_0                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[1].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[3].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/E[0]                                                                              | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                                                            |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/E[0]                                                                                                  | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                                                            |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                                                                                                                 |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_inferred__0/i__n_0                                                                                            | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                                                                                                                |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out2                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/dna_get/FSM_onehot_state[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_inferred__0/i__n_0                                                                                             | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                                                                                                                 |                1 |              3 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[3].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[4].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[4].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[8].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[4].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[2].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/sample_ptr[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                          | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/E[0]                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[8].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[3].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[0].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/led_module/u_led_inst_0/inst/txn_acc[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/tcp_ctrl/take_rtt                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[6].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[1].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[3].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].u_idelay_impl_clock/max_cnt[4]_i_1_n_0                                                                                                                                                                                                                                                                                                              | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[3].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_NO_AN.ISOLATE_REG_reg_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/USE_ROCKET_IO.MGT_TX_RESET_INT_reg                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA[5]_i_1_n_0                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/BIT_COUNT                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[8].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/SHIFT_REG0                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/SHIFT_REG[3]_i_1_n_0                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/appUnit/cs_das_rx_0/inst/genblk2[3].clk_cnts[3][4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | PUSH_SW_IBUF_inst/O                                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[8].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5][0]                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[5].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[4].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[4].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |              4 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[5].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                                                                                                                    | top_block_i/reset/rst_clk_wiz_0_125M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/pkt_gen/data[4]                                                                                                                                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                      | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/g0_b0_n_0                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                                                            |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync                                                                                                  |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/sim_event/state                                                                                                                                                                                                                                                                                                                                        | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/tcp_reset                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/cs_data_processor_0/inst/fifo_req[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                               | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/tcp_reset                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_waddr                                                                                                                                                                                                                                                                                                                                             | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_wdata[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                                                                                                                               | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/E[0]                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                  | top_block_i/reset/rst_clk_wiz_0_125M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_0_125M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/lmd_format/fmt/FSM_sequential_state[3]_i_1_n_0                                                                                                                                                                                                                                                                                                         | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/tcp_reset                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/preptcp/s[wcksum][3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/sim_event/ev_offset                                                                                                                                                                                                                                                                                                                                    | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/sim_event/ev_offset[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[9].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[4].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/cs_event_builder_0/inst/index[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                   | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/tcp_reset                                                                                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |              5 |         1.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/sim_event/payload_len[4]_i_2_n_0                                                                                                                                                                                                                                                                                                                       | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/sim_event/payload_len[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[2].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any                                                                                                 |                1 |              5 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[1].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[9].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/sim_event/ev_commit_len                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[4].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[5].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg_n_0                                                                                                                   |                1 |              5 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].u_idelay_impl_clock/max_cnt[4]_i_1__0_n_0                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[3].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].u_idelay_impl_clock/edge_pos                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[6].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[5].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[0].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[7].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg_n_0                                                                                                                   |                1 |              5 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/RESET_IN                                                                                                                                                      |                1 |              5 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[9].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].u_idelay_impl_clock/trial_counter[7]_i_1__2_n_0                                                                                                                                                                                                                                                                                                     | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[8].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[6].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[1].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/lmd_format/fmt/mux_offset[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[0].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[8].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[4].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[6].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[0].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[6].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[9].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[2].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[0].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[9].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[3].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                                                                                                                  | top_block_i/reset/rst_clk_wiz_0_125M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg_n_0                                                                                                                               |                1 |              5 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[1].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[3].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/sim_event/data_length[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/sim_event/ts_counter                                                                                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[3].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].u_idelay_impl_clock/edge_pos                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[3].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/regacc_int_read_reg_16                                                                                                                                                                                                                                                                                                                 | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/regacc_int_read_reg_4                                                                                                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[6].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].u_idelay_impl_clock/max_cnt[4]_i_1__2_n_0                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].u_idelay_impl_clock/edge_pos                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[7].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/out_pl/out_r_taken                                                                                                                                                                                                                                                                                                                            | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/out_sm/s[cnt]                                                                                                                                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[8].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[5].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[4].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[5].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/ADDR_WR[4]_i_1_n_0                                                                                                                                                                                                   | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].u_idelay_impl_clock/edge_pos                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[1].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[1].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_1                                                                                                     |                1 |              5 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[0].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/axi_bready_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/SAMPA_I2C_wrapper/init_i2c_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/axi_bready_i_1_n_0                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/SO_receiver/delay_adjust_init_v1_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/axi_bready_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/in0                                                                    |                1 |              5 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/dyn_ctrl/downcount[5]_i_2_n_0                                                                                                                                                                                                                                                                                                                 | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/dyn_ctrl/downcount[5]                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[8].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any                                                                                                 |                1 |              5 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gtwiz_reset_tx_datapath_out                                                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg_n_0                                                                                                                               |                1 |              5 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/got_word_prev                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s[dhcp_option_remain][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[3].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[5].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/axi_bready_i_1_n_0                                                                                                                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[3].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[7].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[2].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                                               | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                                                            | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gen_gtwizard_gthe4.gtpowergood_int                                                                                                          |                1 |              5 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[6].u_idelay_impl_signal/pattern_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/testctrl_reg_reg[2][0]_0[0]                                                                                                                                                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[8].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[9].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out2                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/dna_get/count[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[2].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[0].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[2].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[2].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/freq_counter_rst_reg_n_0                                               |                2 |              6 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[9].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[1].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1_n_0                            |                2 |              6 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[2].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[3].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg_0                                                                                                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_0_125M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                         | top_block_i/reset/rst_clk_wiz_0_125M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                        | top_block_i/reset/rst_clk_wiz_1_320M1/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[2].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/data_gen.test_data_gen/data_commit0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |              6 |         1.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[3].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[8].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                                                                                                                                                                 |                4 |              6 |         1.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                     | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[9].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                                                                                                                  |                4 |              6 |         1.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[1].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                                                                                                                                                                           |                1 |              7 |         7.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].u_idelay_impl_clock/current_idelay[8]_i_1__1_n_0                                                                                                                                                                                                                                                                                                    | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[7].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/intercon_wrapper/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                                                                                                                                                                   | top_block_i/intercon_wrapper/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[6]_i_1_n_0                                                                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/data_receiver_v1_0_0/inst/idle_cnt[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[0].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[5].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[4].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[3].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[6].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[8].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                                                                                                                                                                  |                6 |              7 |         1.17 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[8].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/preptcp/actual_woff[10]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/cnt_idx[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].u_idelay_impl_clock/current_idelay[8]_i_1_n_0                                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[5].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                                                                                                                            | u_ila_1/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              7 |         7.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_waddr                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/DADDR_O[7]_i_1_n_0                                  | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                3 |              7 |         2.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[4].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[2].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[2].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[0].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[3].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[6].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[5].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[3].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/daddr[7]_i_1_n_0                               |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[0].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[5].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[9].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[5].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[4].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                                                                                                                  |                4 |              7 |         1.75 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[7].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[9].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                                               | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                                                            | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                                                                                                            |                1 |              7 |         7.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[7].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/intercon_wrapper/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[3].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[1].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                                                                                                                  |                4 |              7 |         1.75 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[8].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[5].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].u_idelay_impl_clock/error_count[7]_i_1__1_n_0                                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                                                                                                                            | u_ila_1/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              7 |         7.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[5].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[5].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[4].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[7].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/bram_waddr_r_2                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[1].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].u_idelay_impl_clock/error_count[7]_i_1_n_0                                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[7].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[7].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[7].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[7].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[7].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[2].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[2].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/bram_raddr_r_1                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[0].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/bram_wdata_r_3                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[2].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/rcnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[9].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[9].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[9].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/wcnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/axi_wdata[7]_i_1_n_0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[0].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[0].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[1].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[6].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[6].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[6].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[6].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[6].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[3].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[3].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[3].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[1].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[1].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[1].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[3].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[1].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[8].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[8].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[8].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[8].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[9].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[4].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[4].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[4].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[1].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[1].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[1].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[8].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[8].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[6].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[6].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[3].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[3].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[1].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[1].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[1].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[1].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[1].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/toggle_rd                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[8].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[8].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[8].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[8].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[6].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[6].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[6].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[6].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[3].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[3].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[0].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[5].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[5].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[4].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[4].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[4].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[9].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[9].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[9].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[9].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[0].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[0].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[5].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[5].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[0].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[0].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].u_idelay_impl_clock/error_count[7]_i_1__2_n_0                                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[4].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[4].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[4].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[5].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[5].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[7].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[7].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[7].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[7].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[7].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[7].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[7].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[7].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[9].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/toggle_rd                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[9].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[9].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[0].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[0].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[0].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[0].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[2].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[2].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[2].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[2].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[9].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[9].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/preptcp/off[10]_i_2__0_n_0                                                                                                                                                                                                                                                                                                                    | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/preptcp/off[10]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[3].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/data_gen.test_data_gen/data_avail[7]_i_1_n_0                                                                                                                                                                                                                                                                                                  | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/tcp_reset                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[1].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[1].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[1].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[1].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[1].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[1].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg_0                                                                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[8].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[8].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | PUSH_SW_IBUF_inst/O                                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[8].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[3].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/dly_actual_woff[10]_i_1_n_0                                                                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[7].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[7].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/out_sm/ram_cons_array[1][clear_hasdata]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[7].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                                                                                                                   | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                                                                                                                     | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/lmd_format/base_fill                                                                                                                                                                                                                                                                                                                                   | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/tcp_reset                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[5].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[5].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/appUnit/trigger_manager_0/inst/clk_counter_1MHz[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[5].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/lmd_format/fmt/out_offset[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                   | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/lmd_format/fmt/out_offset[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                      | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s[dhcp_option]                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/READ_FIFO_I/Addr_Counters[0].MUXCY_L_I_i_2__1_n_0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s[reg][0][seq_arm_reset_no]                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s[reg][0][seq_no]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/dyn_ctrl/state_reg[pending_dhcp_req]_0                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s[reg][1][seq_arm_reset_no]                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SR[0]                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s[reg][1][seq_no]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                              | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg_0                                                                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/data_receiver_v1_0_0/inst/event_word0                                                                                                                                                                                                                                                                                                                                                 | top_block_i/fnet_wrapper/data_receiver_v1_0_0/inst/offset_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].u_idelay_impl_clock/trial_counter[7]_i_1_n_0                                                                                                                                                                                                                                                                                                        | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/cs_das_rx_0/inst/genblk2[3].current_sample[3][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/cs_das_rx_0/inst/genblk2[2].current_sample[2][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].current_sample[1][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].current_sample[0][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/timeout_cntr[7]_i_1_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[6].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[6].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/data_receiver_v1_0_0/inst/commit_now                                                                                                                                                                                                                                                                                                                                                  | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/tcp_reset                                                                                                                                                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[6].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[6].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[3].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[3].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg_0                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[3].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/mii_initializer_0/inst/gShiftDataEn                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[2].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[2].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[0].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[0].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[2].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[4].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].u_idelay_impl_clock/trial_counter[7]_i_1__1_n_0                                                                                                                                                                                                                                                                                                     | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[4].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[4].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[2].u_idelay_impl_signal/good_count[9]_i_1_n_0                                                                                                                                                                                                                                                                                            | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[2].u_idelay_impl_signal/good_count[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[2].u_idelay_impl_signal/delay_cycle_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[2].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].u_idelay_impl_clock/trial_counter[7]_i_1__0_n_0                                                                                                                                                                                                                                                                                                     | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].u_idelay_impl_clock/error_count[7]_i_1__0_n_0                                                                                                                                                                                                                                                                                                       | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[2].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/cs_data_processor_0/inst/sample_reg[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[7].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[4].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                                                 |                5 |              9 |         1.80 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[6].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/tcp_ctrl/rtt_count_meas[11]_i_1_n_0                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/preptcp/s_reg[keepalive]_0                                                                                                                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[9].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[8].u_idelay_impl_signal/final_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                          |                1 |              9 |         9.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/intercon_wrapper/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/pkt_gen/repeat_cnt[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/controller_inst/clock_adj_r[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].u_idelay_impl_clock/current_idelay[8]_i_1__0_n_0                                                                                                                                                                                                                                                                                                    | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                                                                                                                                                                  |                5 |              9 |         1.80 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/lmd_format/fmt/buf_words_used                                                                                                                                                                                                                                                                                                                          | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/lmd_format/fmt/buf_words_left[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/lmd_format/fmt/buf_words_left_1                                                                                                                                                                                                                                                                                                                        | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/lmd_format/fmt/buf_words_left[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                       |                1 |              9 |         9.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/drp_done                                       | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |                2 |              9 |         4.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[5].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].u_idelay_impl_clock/current_idelay[8]_i_1__2_n_0                                                                                                                                                                                                                                                                                                    | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/regacc_addr_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |              9 |         1.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[9].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[6].u_idelay_impl_signal/current_tap[8]_i_1_n_0                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/E[0]                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/ram_udp_regacc[cons][clear_hasdata]                                                                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[2].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/ram_prod_udp_regacc_reg[set_hasdata]_0[0]                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             10 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[2].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[9].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                                                                                  | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                                                                                                             |                2 |             10 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/native_to_axi_lite_v_0/inst/native_to_axi_lite_v1_0_M00_AXI_inst/axi_awvalid_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/E[0]                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[9].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/axi_araddr[11]_i_1_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             10 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/pkt_gen/p_0_in                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[4].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/preptcp/FSM_onehot_s_reg[state][42]_0[0]                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             10 |         1.43 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/preptcp/cur_tcp_prep_reg_0[0]                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             10 |         1.43 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel                                                                                                                                   | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                                                                                                             |                2 |             10 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s_reg[fill_ram_udp_regacc]_0[0]                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[1].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/ctrl_regacc_aux/s_stat_reg[reg_ch][0]_0[0]                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             10 |         1.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/axi_awaddr[11]_i_1_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[5].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SYNC_STATUS_REG0                                                                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[5].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata[9]_i_1_n_0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             10 |         1.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/regacc_data_rd_r_0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[5].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/ctrl_regacc_aux/E[0]                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/pkt_gen/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[4].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/pkt_gen/sel                                                                                                                                                                                                                                                                                                                                   | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/pkt_gen/reset_offset_p0                                                                                                                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/cnt0                                                                                                                                                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/E[0]                                                                                                                                                                                                                                                                                                                                     | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                     |                5 |             11 |         2.20 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/FSM_sequential_s_reg[state][4]_0[0]                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             11 |         2.75 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_awvalid_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             11 |         2.20 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             11 |         1.57 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[6].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             11 |         2.75 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/a[off_update][1]                                                                                                                                                                                                                                                                                                                       | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/off                                                                                                                                                                                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/regacc_pre_addr[24]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             11 |         2.20 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             11 |         2.20 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/regacc_int_read_reg_16                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             11 |         1.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             11 |         5.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/preptcp/s[payload_len][10]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             11 |         1.57 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             11 |         2.75 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/preptcp/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/intercon_wrapper/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                                                                                                                                                                   | top_block_i/intercon_wrapper/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[2].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                                                                                                                                                                 |                6 |             11 |         1.83 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[3].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                                                                                                                                                                  |                4 |             11 |         2.75 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                                                       |                2 |             11 |         5.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/controller_inst/clock_adj_r[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/E[0]                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             11 |         2.20 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[4].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[9].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[7].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[6].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[8].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[3].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[8].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[7].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[6].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[6].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/tcp_reset_reg                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/tcp_reset                                                                                                                                                                                                                                                                                                                                                      |                8 |             12 |         1.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/tcp_ctrl/rtt_max4_min4                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[2].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/tcp_ctrl/rtt_max4                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/tcp_ctrl/rtt_estimate[11]_i_1_n_0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[1].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[0].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDC_RISING_REG1                                                                                                                                                                                                                                      | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[1].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[0].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                                                                                                                  |                9 |             12 |         1.33 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/tx_elastic_buffer_inst/rd_enable                                                                                                                                                                                                                                                                                                                 | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/tx_elastic_buffer_inst/gen_rd_reset/reset_out                                                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[3].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                                                                                                                                                                  |                7 |             12 |         1.71 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                     |                7 |             12 |         1.71 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/axi_awvalid_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[0].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/slow_counter_tick_reg[0]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[3].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[5].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[8].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[9].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/tx_elastic_buffer_inst/wr_enable                                                                                                                                                                                                                                                                                                                 | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/tx_elastic_buffer_inst/gen_wr_reset/reset_out                                                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[3].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                                                                                                                                                   |                1 |             12 |        12.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[0].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/SHIFT_REG0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[7].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[5].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                5 |             12 |         2.40 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                                                                                                                                                                 |                8 |             12 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[4].u_idelay_impl_signal/time_out[11]_i_1_n_0                                                                                                                                                                                                                                                                                             | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                           |                5 |             13 |         2.60 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                                                                                                                                                                 |                7 |             13 |         1.86 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1_n_0                                                                                                                                                                                                                                 |                2 |             13 |         6.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             13 |         3.25 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                                                                                                                                                              |                7 |             13 |         1.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[3].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                                                                                                                                                                  |                5 |             13 |         2.60 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                                                                                                                                                                              |                7 |             13 |         1.86 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/x0e1_store                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             13 |         2.60 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/sim_event/ev_offset                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             13 |         1.62 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/preptcp/a[cipcksum]                                                                                                                                                                                                                                                                                                                                                   |                2 |             13 |         6.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/native_to_axi_lite_v_0/inst/native_to_axi_lite_v1_0_M00_AXI_inst/axi_awaddr[15]_i_1_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             14 |         2.80 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/native_to_axi_lite_v_0/inst/native_to_axi_lite_v1_0_M00_AXI_inst/axi_araddr[15]_i_1_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             14 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/data_gen.test_data_gen/data_commit0                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/tcp_reset                                                                                                                                                                                                                                                                                                                                                      |                4 |             14 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                     |                5 |             14 |         2.80 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                                                                                                                               | top_block_i/appUnit/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                                                                                                        |                4 |             14 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[1].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                                                                                                                  |                5 |             14 |         2.80 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[9].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                                                                                                                 |                5 |             14 |         2.80 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[9].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             14 |         1.56 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[8].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                                                                                                                                                                 |                5 |             14 |         2.80 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                                                                                                                                                                    |                8 |             14 |         1.75 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/lmd_format/fmt/cur_ev_words_3                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             14 |         1.56 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                                                                                                                                                        | top_block_i/appUnit/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                                                                                                        |                3 |             14 |         4.67 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TX_RST_SM0                                                                                                                                                                                                                                                                                       |                1 |             15 |        15.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/progdiv_cfg_store                              |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             15 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/progclk_sel_store                              |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             15 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                                                                                                                 |                8 |             15 |         1.88 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[9].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                                                                                                                                                                 |                5 |             15 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/vio_0/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                                                                                                                                                                                                               |                5 |             15 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                                                                                                                                                                 |                7 |             15 |         2.14 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                     |                7 |             15 |         2.14 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/tcp_buffer/base_fill                                                                                                                                                                                                                                                                                                                          | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/tcp_reset                                                                                                                                                                                                                                                                                                                                                      |                2 |             15 |         7.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[8].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_RST_SM0                                                                                                                                                                                                                                                                                       |                2 |             15 |         7.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/wait_cnt[16]_i_1_n_0                                                                                                                                                                                                                                                                                                                                  | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/wait_cnt[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                1 |             15 |        15.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             16 |         1.60 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             16 |         1.60 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             16 |         1.60 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               13 |             16 |         1.23 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             16 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                                                                       |                1 |             16 |        16.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/regacc_pre_addr[15]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             16 |         1.45 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             16 |         1.45 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[8].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/lmd_format/fmt/evh_eventno                                                                                                                                                                                                                                                                                                                             | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/lmd_format/fmt/buf_words_left[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             16 |         1.60 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             16 |         1.45 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             16 |         1.45 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             16 |         1.45 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/access_done1_out                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             16 |         1.60 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/regacc_pre2_addr_reg[11]_2                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             16 |         1.60 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             16 |         1.45 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[9].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/di_msk                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/drp_state[6]                                        | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                3 |             16 |         5.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/DO_USR_O[47]_i_1_n_0                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                3 |             16 |         5.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/DI_O[15]_i_1_n_0                                    | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                4 |             16 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/regacc_pre_data_wr[31]                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             16 |         1.60 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s[dyn_offer_ip_port][ip23]                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s[dyn_offer_ip_port][ip01]                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/rx/rx/r_rx_dv                                                                                                                                                                                                                                                                                                                                            | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/rx/rx/r_rx_dv                                                                                                                                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[3].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s[cur_other_ip_port][portno]                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s[cur_other_ip_port][ip23]                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/drp_state_reg_n_0_[4]                          | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |                3 |             16 |         5.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/regacc_pre_data_wr[15]                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/tcp_seq_hi                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s[cur_other_ip_port][ip01][15]_i_1_n_0                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             16 |         1.60 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             16 |         1.45 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/tcp_recv[window_len][15]_i_1_n_0                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/pkt_gen/p_0_in22_in                                                                                                                                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/tcp_recv[ack_seqno][15]_i_1_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/data_gen.test_data_gen/data_count                                                                                                                                                                                                                                                                                                             | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/tcp_reset                                                                                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             17 |         4.25 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             17 |         4.25 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/appUnit/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                                                                                                        |                5 |             17 |         3.40 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/tx/tx/out_fifo_taken                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             17 |         2.83 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s_reg[set_regacc_wcksum]_0[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             17 |         4.25 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/preptcp/s_stat[max_sent]                                                                                                                                                                                                                                                                                                                      | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/tcp_reset                                                                                                                                                                                                                                                                                                                                                      |                5 |             17 |         3.40 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/wait_cnt[16]_i_1_n_0                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             17 |         2.43 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/got_word_prev                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s[psdcksum]                                                                                                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             17 |         4.25 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                |                3 |             17 |         5.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                |                3 |             17 |         5.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s[wcksum_ip][15]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               13 |             17 |         1.31 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                                                                                                                                                                 |               11 |             17 |         1.55 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                                                                                                                                                                 |                9 |             17 |         1.89 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[8].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                                                                                                                                                                 |                4 |             17 |         4.25 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/preptcp/s[cur_address][16]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             17 |         2.83 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                                                                                                                                                                  |               11 |             17 |         1.55 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/tcp_ctrl/s_stat[rtt_trip]                                                                                                                                                                                                                                                                                                                     | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/tcp_reset                                                                                                                                                                                                                                                                                                                                                      |                4 |             17 |         4.25 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/tcp_seq_lo                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             17 |         3.40 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/pkt_gen/p_0_in1_in                                                                                                                                                                                                                                                                                                                            | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/pkt_gen/cmd_p2_reg_n_0_[2]                                                                                                                                                                                                                                                                                                                                            |                3 |             17 |         5.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/out_pl/reg1_word_0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             17 |         3.40 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/out_pl/reg0_word[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             17 |         3.40 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                                                                                                                                                                  |                9 |             17 |         1.89 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                |                2 |             18 |         9.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                                                                                                                  |                7 |             18 |         2.57 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[5].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                                                                                                                                                                 |                3 |             18 |         6.00 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/tx_elastic_buffer_inst/gen_wr_reset/reset_out                                                                                                                                                                                                                                                                                                                            |                5 |             18 |         3.60 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                |                4 |             18 |         4.50 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txoutclkmon | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0       | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/rx/rx_fifo/fifo/E[0]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             18 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1_n_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             18 |         9.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[3].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                                                                                                                                                                    |                5 |             18 |         3.60 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/sim_event/ev_offset                                                                                                                                                                                                                                                                                                                                    | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/sim_event/ev_commit_len                                                                                                                                                                                                                                                                                                                                                        |                6 |             19 |         3.17 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[2].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                                                                                                                                                                 |                7 |             19 |         2.71 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                                                                                                                 |               12 |             20 |         1.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             20 |        10.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[3].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                                                                                                                                                                 |                7 |             20 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             20 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                                                                                                                                                                 |               11 |             20 |         1.82 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/tx_elastic_buffer_inst/wr_enable                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             20 |        10.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             20 |        10.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/data_gen.test_data_gen/data_commit0                                                                                                                                                                                                                                                                                                                                   |               10 |             21 |         2.10 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             21 |         4.20 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                                                                                                                                                                  |               11 |             21 |         1.91 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                                                                                                                                  |                9 |             22 |         2.44 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/transceiver_inst/toggle_i_1_n_0                                                                                                                                                                                                                                                                                    | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                                                                                                                     |                6 |             22 |         3.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                                                                                                                                                                 |               12 |             23 |         1.92 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i/di                                                  | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                7 |             23 |         3.29 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/cal_on_tx_drpen_out                            | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                8 |             23 |         2.88 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_2_n_0                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0                                                   |                3 |             24 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/pkt_gen/repeating_p1_reg_0                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               21 |             24 |         1.14 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/intercon_wrapper/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_reg[0]                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               13 |             24 |         1.85 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/transceiver_inst/toggle                                                                                                                                                                                                                                                                                            | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                                                                                                                                                     |                4 |             24 |         6.00 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/rx/rx_fifo/fifo/ram_reg_0_15_0_13_i_1_n_0                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             24 |        12.00 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/tx_elastic_buffer_inst/gen_rd_reset/reset_out                                                                                                                                                                                                                                                                                                                            |                5 |             24 |         4.80 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             25 |         2.27 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             25 |         2.27 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[3].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             25 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             25 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               12 |             25 |         2.08 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             25 |         2.27 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/intercon_wrapper/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[3]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               15 |             25 |         1.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             25 |         4.17 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             25 |         6.25 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             25 |         6.25 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             25 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             25 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             25 |         4.17 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                                                                                                                 |               14 |             25 |         1.79 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             25 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             25 |         2.27 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             25 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             25 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[6].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[1].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[7].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                                                                                                                                                                 |                7 |             26 |         3.71 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[9].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                                                                                                                                                                 |                7 |             26 |         3.71 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                                                                                     | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                                                                                                                        |                4 |             26 |         6.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[8].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                                                                                                                                                                 |                6 |             27 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                |                2 |             28 |        14.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[4].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                                                                                                                                                                 |                7 |             28 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               14 |             28 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                |                5 |             28 |         5.60 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[7].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                                                                                                                                                                 |                6 |             28 |         4.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[1].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                                                                                                                                                                 |                5 |             28 |         5.60 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/got_word_prev                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/new_packet_prev                                                                                                                                                                                                                                                                                                                                                 |               10 |             29 |         2.90 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[8].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                                                                                                                  |                7 |             29 |         4.14 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/tcp_reset                                                                                                                                                                                                                                                                                                                                                      |               16 |             29 |         1.81 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[4].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                                                                                                                                                                  |                8 |             29 |         3.62 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/dyn_in_stat_reg[any_arp]_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             30 |         2.73 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[6].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                                                                                                                                                                 |                6 |             30 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/led_module/u_led_inst_0/inst/axi_txn_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             30 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/intercon_wrapper/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                                                        | top_block_i/intercon_wrapper/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                                                                                                                             |               13 |             30 |         2.31 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[1].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                                                                                                                                                                 |                8 |             30 |         3.75 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[2].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                                                                                                                 |                6 |             31 |         5.17 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[5].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                                                                                                                                                                 |                7 |             31 |         4.43 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[9].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                                                                                                                                                                 |                5 |             31 |         6.20 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[0].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                                                                                                                                                                 |                6 |             31 |         5.17 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[1].gen_signal[4].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                                                                                                                                                                 |                6 |             31 |         5.17 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[5].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                                                                                                                 |                5 |             31 |         6.20 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                                                                                                                                                                 |               20 |             31 |         1.55 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[6].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                                                                                                                                                                 |                8 |             31 |         3.88 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[7].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                                                                                                                                  |                7 |             31 |         4.43 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[2].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                                                                                                                                                                  |                8 |             31 |         3.88 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[0].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                                                                                                                 |                7 |             31 |         4.43 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[4].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                                                                                                                                                                  |                6 |             31 |         5.17 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[0].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                                                                                                                                                                  |                7 |             31 |         4.43 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[5].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                                                                                                                                                                  |                8 |             31 |         3.88 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[0].gen_signal[7].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                                                                                                                                                                    |                7 |             31 |         4.43 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[0].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                                                                                                                                                                 |                5 |             31 |         6.20 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[2].gen_signal[2].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                                                                                                                                                                 |                6 |             31 |         5.17 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/tcp_ctrl_recv[got_ack]                                                                                                                                                                                                                                                                                                                  | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/tcp_reset                                                                                                                                                                                                                                                                                                                                                      |                9 |             31 |         3.44 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/gen_SAMPAx[3].gen_signal[6].u_idelay_impl_signal/pattern_reg[30]_i_1_n_0                                                                                                                                                                                                                                                                                          | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                                                                                                                 |                7 |             31 |         4.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 |                5 |             31 |         6.20 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             31 |         6.20 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             31 |         5.17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/a[latch_done]                                                                                                                                                                                                                                                                                                                          | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/a[reset_read]                                                                                                                                                                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/native_to_axi_lite_v_0/inst/native_to_axi_lite_v1_0_M00_AXI_inst/regacc_data_rd_r                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/regacc_pre2_addr_reg[2]_0[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/regacc_pre2_addr_reg[0]_0[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/lmd_format/fmt/bufh_no                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/got_word_prev1                                                                                                                                                                                                                                                                                                                          | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/new_packet_prev1                                                                                                                                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/data_sender_v1_0_0/inst/buf_valid00_out                                                                                                                                                                                                                                                                                                                                                    | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/tcp_reset                                                                                                                                                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/regacc_pre2_addr_reg[2]_2[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/regacc_addr_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/cs_event_builder_0/inst/event_word[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/lmd_format/fmt/ts_full[15]                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/regacc_addr_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                                                                                                                                                | top_block_i/appUnit/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/dyn_ctrl/state[dyn_ip][31]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/regacc_pre2_addr_reg[2]_3[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/regacc_pre2_addr_reg[2]_6[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/regacc_pre2_addr_reg[2]_1[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/out_pl/out_r_taken                                                                                                                                                                                                                                                                                                                            | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/out_sm/crc32                                                                                                                                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/lmd_format/fmt/ts_full[47]                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/reg_switch_0/inst/regacc_data_rd[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/regacc_pre2_addr_reg[2]_5[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/regacc/regacc_pre2_addr_reg[2]_4[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/appUnit/trigger_manager_0/inst/clk_counter_1kHz[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/native_to_axi_lite_v_0/inst/native_to_axi_lite_v1_0_M00_AXI_inst/axi_wdata[31]_i_1_n_0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             33 |         3.30 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             33 |         3.30 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             33 |         3.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             33 |         6.60 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             33 |         3.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             33 |         5.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             33 |         5.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             33 |         5.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             33 |         3.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             33 |         5.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             33 |         6.60 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             33 |         4.12 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             33 |         4.71 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             33 |         3.30 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             33 |         4.71 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             33 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             33 |         4.12 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             33 |         4.71 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             33 |         4.71 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             33 |         5.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             33 |         4.12 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             33 |         5.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             33 |         4.12 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             33 |         3.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             33 |         4.71 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             33 |         4.71 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             33 |         3.30 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             33 |         3.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             33 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             33 |         4.12 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             33 |         3.30 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             33 |         3.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             33 |         3.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               12 |             34 |         2.83 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             34 |         4.25 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             34 |         3.78 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             34 |         3.78 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             34 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                                                                                                                    |                5 |             34 |         6.80 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               12 |             34 |         2.83 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             34 |         3.40 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_0_125M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                          |               11 |             34 |         3.09 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             34 |         4.25 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             34 |         4.25 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             34 |         3.40 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                |               11 |             35 |         3.18 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                                                                                                                     |               15 |             35 |         2.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                                                       |               12 |             36 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_bready_i_1_n_0                                                                                                                                                                                                                                                                                                                          |               13 |             37 |         2.85 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_bready_i_1_n_0                                                                                                                                                                                                                                                                                                                          |               12 |             37 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             37 |         3.36 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               12 |             38 |         3.17 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |                9 |             38 |         4.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[2][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[30][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               21 |             40 |         1.90 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[2][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[2][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             40 |         3.64 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[2][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               23 |             40 |         1.74 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[2][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[2][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[2][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[2][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[30][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[30][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[30][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[30][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[30][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[29][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[2][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[2][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[2][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[2][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[2][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[2][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               20 |             40 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[2][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[2][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[29][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[29][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[29][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               20 |             40 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[29][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[29][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               21 |             40 |         1.90 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[3][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[31][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[31][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[3][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[26][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[31][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[31][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[31][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[31][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               24 |             40 |         1.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[31][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[31][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[31][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[31][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[31][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[31][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[30][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[31][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[31][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[31][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[31][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[30][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[30][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[30][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[30][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[30][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               21 |             40 |         1.90 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[30][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[30][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[30][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[30][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[26][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[27][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[27][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[27][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[27][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[27][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[27][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[27][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[27][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[27][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[27][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[27][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[27][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[27][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             40 |         3.64 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[27][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[26][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[26][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[26][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[26][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               22 |             40 |         1.82 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[26][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[26][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[26][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[26][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[26][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[26][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[26][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[26][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[26][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[28][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[29][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[29][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[29][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[29][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[29][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               20 |             40 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[29][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[29][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[29][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[29][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[28][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[28][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[28][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[28][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |                8 |             40 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[29][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               20 |             40 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[28][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[28][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[28][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[28][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[28][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[28][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[28][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               21 |             40 |         1.90 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[28][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[28][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[28][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[28][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[27][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[27][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[7][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[8][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[8][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[8][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[8][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[8][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[8][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[8][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[7][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               21 |             40 |         1.90 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[7][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[7][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[7][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[7][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[7][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[7][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[8][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               22 |             40 |         1.82 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[7][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               20 |             40 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[7][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[7][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[7][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               20 |             40 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[7][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               22 |             40 |         1.82 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[7][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[7][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[7][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[6][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[6][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[6][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[6][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[6][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[9][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/data_receiver_v1_0_0/inst/event_word0                                                                                                                                                                                                                                                                                                                                                 | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/tcp_reset                                                                                                                                                                                                                                                                                                                                                      |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             40 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_i_1_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             40 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[9][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |                6 |             40 |         6.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[9][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[9][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[9][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[9][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               21 |             40 |         1.90 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[9][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[9][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[9][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[9][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               25 |             40 |         1.60 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[9][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[6][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[9][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[9][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[9][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[9][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[9][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[8][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[8][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[8][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[8][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[8][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               22 |             40 |         1.82 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[8][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[8][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               20 |             40 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[8][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[4][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[4][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[4][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[4][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[4][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             40 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[4][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[4][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[4][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               21 |             40 |         1.90 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[4][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |                8 |             40 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[4][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[4][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               24 |             40 |         1.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[4][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[4][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[4][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[4][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[3][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             40 |         3.64 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[3][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[3][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[3][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[3][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               20 |             40 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[3][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             40 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[3][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[3][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[3][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[3][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[3][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[3][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               24 |             40 |         1.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[3][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[5][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[6][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[6][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[6][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[6][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[6][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[6][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               20 |             40 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[6][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[6][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[6][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[6][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[5][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[5][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[5][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[3][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[5][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               22 |             40 |         1.82 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[5][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[5][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[5][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[5][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[5][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[5][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[5][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               20 |             40 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[5][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[5][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[5][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[5][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[4][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             40 |         3.64 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[15][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[14][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[14][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               22 |             40 |         1.82 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[14][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             40 |         3.64 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[14][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[14][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[14][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[15][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[15][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[15][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[14][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[15][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               22 |             40 |         1.82 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[15][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[15][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             40 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[15][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               24 |             40 |         1.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[15][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[15][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[15][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[15][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[14][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[13][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[13][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[13][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             40 |         3.64 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[13][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               23 |             40 |         1.74 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[13][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[13][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[13][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[13][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             40 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[15][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[14][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[14][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[14][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |                9 |             40 |         4.44 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[14][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             40 |         3.64 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[14][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             40 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[14][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[14][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[14][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[17][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[16][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             40 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[17][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[17][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[17][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[17][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[17][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |                6 |             40 |         6.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[17][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[17][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[16][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |                8 |             40 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[17][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[17][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[17][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[17][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               21 |             40 |         1.90 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[17][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[17][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[17][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[17][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             40 |         3.64 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[16][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[15][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[15][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[15][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[16][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[16][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[16][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[16][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[16][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[13][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[16][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[16][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[16][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[16][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[16][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             40 |         3.64 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[16][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[16][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |                7 |             40 |         5.71 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[16][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               21 |             40 |         1.90 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[10][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[10][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[10][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |                9 |             40 |         4.44 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[10][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[10][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[10][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             40 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[10][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               21 |             40 |         1.90 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[10][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[10][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               21 |             40 |         1.90 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[10][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[10][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               20 |             40 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[10][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[10][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[10][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[10][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             40 |         3.64 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[11][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[11][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[11][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               20 |             40 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[0][2][39]_i_2_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[0][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[0][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[0][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[0][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             40 |         3.64 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[0][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |                9 |             40 |         4.44 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[0][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[0][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[0][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[11][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[0][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[0][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[0][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[0][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[0][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             40 |         3.64 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[0][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[0][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[10][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[12][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[12][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[12][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[12][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             40 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[12][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[12][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[12][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               20 |             40 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[12][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[12][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[12][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[12][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[13][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[13][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[13][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[13][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |             40 |        10.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[13][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[13][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[13][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[11][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[11][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[11][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[11][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             40 |         3.64 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[11][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               21 |             40 |         1.90 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[11][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[11][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[11][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[11][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               20 |             40 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[25][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[11][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[11][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[11][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[12][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[12][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[12][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[12][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             40 |         3.64 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[12][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[23][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[22][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[22][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               20 |             40 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[22][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |                8 |             40 |         5.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[22][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[22][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[22][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[23][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[23][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               21 |             40 |         1.90 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[23][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[22][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[23][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |                7 |             40 |         5.71 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[23][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[23][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[23][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[23][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[23][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[23][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[23][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               20 |             40 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[22][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[21][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[21][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[21][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[21][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             40 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[21][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               20 |             40 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[18][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[21][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[21][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[23][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[22][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[22][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[22][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[22][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[22][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[22][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[22][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[22][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[25][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[24][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[25][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[25][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[25][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[25][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               20 |             40 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[25][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[25][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[25][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[24][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[25][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[25][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[25][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[25][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[25][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[25][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[25][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[26][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[24][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[23][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[23][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[23][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[24][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[24][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[24][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[24][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               20 |             40 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[24][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               20 |             40 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[18][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[24][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[24][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[24][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[24][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[24][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             40 |         3.64 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[24][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               21 |             40 |         1.90 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[24][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[24][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               20 |             40 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[1][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[19][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[19][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[19][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             40 |         3.64 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[19][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[19][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[19][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[19][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[19][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[19][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |                9 |             40 |         4.44 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[19][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[19][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[1][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[1][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[1][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[1][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             40 |         3.64 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[1][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[1][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[1][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[1][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[1][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[18][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[18][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[18][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[18][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |                9 |             40 |         4.44 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[18][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[18][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[18][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[18][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             40 |         4.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[18][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[18][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[21][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[18][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               20 |             40 |         2.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[18][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[18][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[18][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[19][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               21 |             40 |         1.90 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[19][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[19][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[19][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[19][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[20][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[20][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[20][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[20][1][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[20][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[20][3][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             40 |         2.22 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[20][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[20][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[20][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[20][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[1][4][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[20][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[21][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |             40 |         2.11 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[21][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[21][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[21][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[21][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[21][14][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[21][15][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[21][2][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[20][12][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[20][13][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               21 |             40 |         1.90 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[20][11][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[1][5][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               16 |             40 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[1][6][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[1][7][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[20][10][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[1][8][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[20][0][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               14 |             40 |         2.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo[1][9][39]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               24 |             40 |         1.67 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/tx/tx_fifo/fifo/wr_ptr_a_reg[4]_0[0]                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             42 |         7.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out2                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/dna_get/shift_reg_0                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             43 |         5.38 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                  |               13 |             43 |         3.31 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/preptcp/s_reg[state]0                                                                                                                                                                                                                                                                                                                                                 |                9 |             43 |         4.78 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               14 |             44 |         3.14 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/SO_receiver/idelay_top_v2_0/inst/controller_inst/clock_adj_r[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                                                                                                                                                                 |                7 |             44 |         6.29 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/reg_switch_0/inst/regacc_addr[13]_i_1_n_0                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               17 |             48 |         2.82 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s[tcp_other_ip_port][ip01]                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             48 |         6.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s[reg][1][other_ip_port][ip01]                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               16 |             48 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/s[reg][0][other_ip_port][portno][15]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               16 |             48 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/appUnit/FIFO_logic/cs_ccd_dflop_0/inst/dout[0]                                                                                                                                                                                                                                                                                                                                                                             |                6 |             48 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               14 |             48 |         3.43 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/lmd_format/fmt/evh_eventno                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             48 |         6.86 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             50 |         5.56 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             54 |         3.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               25 |             54 |         2.16 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/reset/rst_clk_wiz_0_125M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                          |               22 |             55 |         2.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_6_i_3_n_0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             56 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_6_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             56 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_6_i_3_n_0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             56 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_6_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             56 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                                                       |               18 |             60 |         3.33 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/reset/rst_clk_wiz_1_320M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               20 |             63 |         3.15 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/sim_event/ts_counter                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             64 |         8.00 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/dyn_in_stat_reg[good_dhcp_offer]_0[0]                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               23 |             64 |         2.78 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             65 |         7.22 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             65 |         5.91 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             65 |         8.12 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             65 |         6.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             65 |         6.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             65 |         7.22 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             65 |         6.50 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             65 |         5.91 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             65 |         5.91 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             65 |         8.12 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             65 |         5.91 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             65 |         6.50 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                                                                                                       |               15 |             66 |         4.40 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                                                                                                       |               21 |             66 |         3.14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               29 |             67 |         2.31 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/got_word_prev                                                                                                                                                                                                                                                                                                                                                   |               31 |             71 |         2.29 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/out_pl/out_r_taken                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               24 |             76 |         3.17 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               22 |            103 |         4.68 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               21 |            103 |         4.90 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               25 |            122 |         4.88 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                 |               69 |            139 |         2.01 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/in_sm/got_word_prev                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               49 |            148 |         3.02 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               38 |            188 |         4.95 |
|  top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk2                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |               62 |            301 |         4.85 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/cs_das_rx_0/inst/genblk2[3].wr_en_regs[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                          | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               63 |            311 |         4.94 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/cs_das_rx_0/inst/genblk2[2].wr_en_regs[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                          | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               84 |            311 |         3.70 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].wr_en_regs[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                          | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               71 |            311 |         4.38 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/cs_das_rx_0/inst/current_sample                                                                                                                                                                                                                                                                                                                                                            | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               84 |            311 |         3.70 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/cs_event_builder_0/inst/sample_n_reg                                                                                                                                                                                                                                                                                                                                                       | top_block_i/fnet_wrapper/fakernet/fakernet_top_0/inst/t/fakernet/lclreg/tcp_reset                                                                                                                                                                                                                                                                                                                                                      |              119 |            328 |         2.76 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/cs_das_rx_0/inst/genblk2[3].bus_regs[3][327]_i_2_n_0                                                                                                                                                                                                                                                                                                                                       | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               71 |            328 |         4.62 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/cs_das_rx_0/inst/genblk2[2].bus_regs[2][327]_i_1_n_0                                                                                                                                                                                                                                                                                                                                       | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               96 |            328 |         3.42 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_regs[1][327]_i_1_n_0                                                                                                                                                                                                                                                                                                                                       | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |               85 |            328 |         3.86 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs[0][327]_i_1_n_0                                                                                                                                                                                                                                                                                                                                       | top_block_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                                                                                                                                                 |              105 |            328 |         3.12 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           | top_block_i/appUnit/cs_data_processor_0/inst/counter[47]_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                        |              178 |            368 |         2.07 |
|  top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |              350 |           2406 |         6.87 |
|  top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                        |             1170 |           5203 |         4.45 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


