05207nam a2200553 i 4500001000800000005001700008006001900025007001500044008004100059020002500100020002500125024004300150035001700193039001200210040004500222050002600267082001500293090002500308100004100333245012200374264010400496300005500600336002100655337002600676338003200702490006800734500007600802504005500878505035000933505067401283505066101957505063802618505019303256506006003449520051603509588006004025596000704085650002704092650004804119650003404167700003504201700003304236830006704269830006804336856008604404949001904490926011004509758003404619679008020150117143909.0m    eo  d        cr cn |||m|||a150117s2015    caua   foab   000 0 eng d  a9781627056465qebook  z9781627056458qprint7 a10.2200/S00611ED1V01Y201411CAC0302doi  aocn900166697  aexclude  aCaBNVSLbengerdacCaBNVSLdCaBNVSLdAEU 4aQA76.9.A73bS526 201504a004.22223  aInternet AccessbAEU1 aSjälander, Magnus,d1977-,eauthor.10aPower-efficient computer architectures :brecent advances /cMagnus Själander, Margaret Martonosi, Stefanos Kaxiras. 1aSan Rafael, California (1537 Fourth Street, San Rafael, CA  94901 USA) :bMorgan & Claypool,c2015.  a1 online resource (xi, 84 pages) :billustrations.  atext2rdacontent  aelectronic2isbdmedia  aonline resource2rdacarrier1 aSynthesis lectures on computer architecture,x1935-3243 ;v# 30  aPart of: Synthesis digital library of engineering and computer science.  aIncludes bibliographical references (pages 61-81).0 a1. Introduction -- 1.1 From the beginning -- 1.2 The end of Dennard scaling and the switch to multicores -- 1.3 Dark silicon, the utilization wall, and the rise of the heterogeneous parallelism -- 1.4 Other issues and future directions -- 1.5 About the book -- 1.5.1 Differences from the prior synthesis lecture [103] -- 1.5.2 Target audience --8 a2. Voltage and frequency management -- 2.1 Technology background and trends -- 2.1.1 Relation of V and f -- 2.1.2 Technology solutions -- 2.1.3 DVFS latency -- 2.1.4 DVFS granularity -- 2.2 Models of frequency vs. performance and power -- 2.2.1 Analytical models -- 2.2.2 Correlation-based power models -- 2.2.3 A combined power and performance model -- 2.3 OS-managed DVFS techniques -- 2.3.1 Discovering and exploiting deadlines -- 2.3.2 Linux DVFS governors -- 2.4 Parallelism and criticality -- 2.4.1 Thread- and task-level criticality: static scheduling -- 2.4.2 Thread- and task-level criticality: dynamic scheduling -- 2.4.3 Criticality -- 2.5 Chapter summary --8 a3. Heterogeneity and specialization -- 3.1 Dark silicon -- 3.1.1 Dark silicon analysis and models -- 3.1.2 Designing for dark silicon: brief examples -- 3.1.3 The sentiments against dark silicon -- 3.2 Heterogeneity in on-chip CPUs -- 3.2.1 Current industry approaches -- 3.2.2 Research and future trends -- 3.3 Single-ISA configurable heterogeneity -- 3.4 Mixing GPUs and CPUs -- 3.4.1 CPU-GPU pairs: the power-performance rationale -- 3.4.2 Industry examples -- 3.4.3 Selected research examples -- 3.5 Accelerators -- 3.5.1 Background -- 3.5.2 Selected research -- 3.5.3 Industry examples -- 3.6 Reliability vs. energy tradeoffs -- 3.7 Chapter summary --8 a4. Communication and memory systems -- 4.1 The energy cost of data motion: a holistic view -- 4.2 Power awareness in on-chip interconnect: techniques and trends -- 4.2.1 Background and industry state -- 4.2.2 Power efficiency of interconnect links -- 4.2.3 Exploiting emerging technologies to improve power efficiency -- 4.3 Power awareness in data storage: caches and scratchpads -- 4.3.1 Cache hierarchies and power efficiency -- 4.3.2 Cache associativity and its implication on power -- 4.3.3 Cache resizing and static power -- 4.3.4 Cache coherence -- 4.3.5 The power implications of scratchpad memories -- 4.4 Chapter summary --8 a5. Conclusions -- 5.1 Future trends: technology challenges and drivers -- 5.2 Future trends: emerging applications and domains -- 5.3 Final summary -- Bibliography -- Authors' biographies.  aAccess restricted to authorized users and institutions.3 aAs Moore's Law and Dennard scaling trends have slowed, the challenges of building high-performance computer architectures while maintaining acceptable power efficiency levels have heightened. Over the past ten years, architecture techniques for power efficiency have shifted from primarily focusing on module-level efficiencies, toward more holistic design styles based on parallelism and heterogeneity. This work highlights and synthesizes recent techniques and trends in power-efficient computer architecture.  aTitle from PDF title page (viewed on January 17, 2015).  a44 0aComputer architecture. 0aElectronic digital computersxPower supply. 0aElectric powerxConservation.1 aMartonosi, Margaret.,eauthor.1 aKaxiras, Stefanos.,eauthor. 0aSynthesis digital library of engineering and computer science. 0aSynthesis lectures in computer architecture ;v# 30.x1935-3243403University of Alberta Accessuhttp://dx.doi.org/10.2200/S00611ED1V01Y201411CAC030  hUAINzSYNTHDIG  aInternet AccesswLCc1i6790080-1001lINTERNETmUAINTERNETrYsYtE-RESOURCEu1/28/2015xE-BOOKzSYNTHDIG01bhttp://viaf.org/viaf/21958191