{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700948052017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700948052018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 18:34:11 2023 " "Processing started: Sat Nov 25 18:34:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700948052018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700948052018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p2_02 -c p2_02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p2_02 -c p2_02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700948052018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700948052479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700948052479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.v 1 1 " "Found 1 design units, including 1 entities, in source file clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk " "Found entity 1: clk" {  } { { "clk.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700948062557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700948062557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_module.v 1 1 " "Found 1 design units, including 1 entities, in source file main_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_module " "Found entity 1: main_module" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700948062559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700948062559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file matriz_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_controller " "Found entity 1: matriz_controller" {  } { { "matriz_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/matriz_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700948062561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700948062561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer_button.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer_button " "Found entity 1: debouncer_button" {  } { { "debouncer_button.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/debouncer_button.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700948062562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700948062562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_selection.v 1 1 " "Found 1 design units, including 1 entities, in source file game_selection.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_selection " "Found entity 1: game_selection" {  } { { "game_selection.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/game_selection.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700948062563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700948062563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_option_change.v 1 1 " "Found 1 design units, including 1 entities, in source file game_option_change.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_option_change " "Found entity 1: game_option_change" {  } { { "game_option_change.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/game_option_change.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700948062565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700948062565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file main_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_controller " "Found entity 1: main_controller" {  } { { "main_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700948062566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700948062566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_selected_wire main_module.v(52) " "Verilog HDL Implicit Net warning at main_module.v(52): created implicit net for \"game_selected_wire\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700948062566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "columns main_module.v(94) " "Verilog HDL Implicit Net warning at main_module.v(94): created implicit net for \"columns\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700948062566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lines main_module.v(95) " "Verilog HDL Implicit Net warning at main_module.v(95): created implicit net for \"lines\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700948062566 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_module " "Elaborating entity \"main_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700948062594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk clk:clock_divider " "Elaborating entity \"clk\" for hierarchy \"clk:clock_divider\"" {  } { { "main_module.v" "clock_divider" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700948062596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_button debouncer_button:btn_change_game " "Elaborating entity \"debouncer_button\" for hierarchy \"debouncer_button:btn_change_game\"" {  } { { "main_module.v" "btn_change_game" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700948062597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_option_change game_option_change:change_game " "Elaborating entity \"game_option_change\" for hierarchy \"game_option_change:change_game\"" {  } { { "main_module.v" "change_game" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700948062601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_selection game_selection:select_game_option " "Elaborating entity \"game_selection\" for hierarchy \"game_selection:select_game_option\"" {  } { { "main_module.v" "select_game_option" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700948062602 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "game_selected game_selection.v(10) " "Verilog HDL or VHDL warning at game_selection.v(10): object \"game_selected\" assigned a value but never read" {  } { { "game_selection.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/game_selection.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700948062603 "|main_module|game_selection:select_game_option"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "game_selected_option game_selection.v(17) " "Verilog HDL Event Control warning at game_selection.v(17): posedge or negedge of vector \"game_selected_option\" depends solely on its least-significant bit" {  } { { "game_selection.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/game_selection.v" 17 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1700948062603 "|main_module|game_selection:select_game_option"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "game_selection.v(18) " "Verilog HDL Case Statement information at game_selection.v(18): all case item expressions in this case statement are onehot" {  } { { "game_selection.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/game_selection.v" 18 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1700948062603 "|main_module|game_selection:select_game_option"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_controller main_controller:controller " "Elaborating entity \"main_controller\" for hierarchy \"main_controller:controller\"" {  } { { "main_module.v" "controller" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700948062604 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 main_controller.v(20) " "Verilog HDL assignment warning at main_controller.v(20): truncated value with size 2 to match size of target (1)" {  } { { "main_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700948062605 "|main_module|main_controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 main_controller.v(24) " "Verilog HDL assignment warning at main_controller.v(24): truncated value with size 2 to match size of target (1)" {  } { { "main_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700948062605 "|main_module|main_controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 main_controller.v(26) " "Verilog HDL assignment warning at main_controller.v(26): truncated value with size 2 to match size of target (1)" {  } { { "main_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700948062605 "|main_module|main_controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 main_controller.v(28) " "Verilog HDL assignment warning at main_controller.v(28): truncated value with size 2 to match size of target (1)" {  } { { "main_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700948062605 "|main_module|main_controller:controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "col1_in main_controller.v(33) " "Verilog HDL Always Construct warning at main_controller.v(33): variable \"col1_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700948062605 "|main_module|main_controller:controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "col2_in main_controller.v(34) " "Verilog HDL Always Construct warning at main_controller.v(34): variable \"col2_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700948062605 "|main_module|main_controller:controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "col3_in main_controller.v(35) " "Verilog HDL Always Construct warning at main_controller.v(35): variable \"col3_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700948062605 "|main_module|main_controller:controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "col4_in main_controller.v(36) " "Verilog HDL Always Construct warning at main_controller.v(36): variable \"col4_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700948062605 "|main_module|main_controller:controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "col5_in main_controller.v(37) " "Verilog HDL Always Construct warning at main_controller.v(37): variable \"col5_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700948062605 "|main_module|main_controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_controller matriz_controller:matrix " "Elaborating entity \"matriz_controller\" for hierarchy \"matriz_controller:matrix\"" {  } { { "main_module.v" "matrix" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700948062606 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1700948062742 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700948062751 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "onOff " "No output dependent on input pin \"onOff\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700948062754 "|main_module|onOff"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "status " "No output dependent on input pin \"status\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700948062754 "|main_module|status"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "attack_button " "No output dependent on input pin \"attack_button\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700948062754 "|main_module|attack_button"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "save_game_button " "No output dependent on input pin \"save_game_button\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700948062754 "|main_module|save_game_button"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_game_button " "No output dependent on input pin \"reset_game_button\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700948062754 "|main_module|reset_game_button"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "columns_attack\[0\] " "No output dependent on input pin \"columns_attack\[0\]\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700948062754 "|main_module|columns_attack[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "columns_attack\[1\] " "No output dependent on input pin \"columns_attack\[1\]\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700948062754 "|main_module|columns_attack[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "columns_attack\[2\] " "No output dependent on input pin \"columns_attack\[2\]\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700948062754 "|main_module|columns_attack[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rows_attack\[0\] " "No output dependent on input pin \"rows_attack\[0\]\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700948062754 "|main_module|rows_attack[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rows_attack\[1\] " "No output dependent on input pin \"rows_attack\[1\]\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700948062754 "|main_module|rows_attack[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rows_attack\[2\] " "No output dependent on input pin \"rows_attack\[2\]\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700948062754 "|main_module|rows_attack[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change_game_button " "No output dependent on input pin \"change_game_button\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700948062754 "|main_module|change_game_button"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700948062754 "|main_module|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700948062754 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700948062755 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700948062755 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700948062755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700948062781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 25 18:34:22 2023 " "Processing ended: Sat Nov 25 18:34:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700948062781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700948062781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700948062781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700948062781 ""}
