IFACE_HDWR_GP1IA_A_NAME = GP1_CALC_GP1IA_A_NAME;
IFACE_HDWR_GP1IAVST_B_NAME = A2_A04_PI_GP1IAALM_LATCH1;
IFACE_HDWR_GP1IB_A_NAME = GP1_CALC_GP1IB_A_NAME;
IFACE_HDWR_GP1IBVST_B_NAME = A2_A05_PI_GP1IBALM_LATCH1;
IFACE_HDWR_GP1OA_A_NAME = GP1_CALC_GP1OA_A_NAME;
IFACE_HDWR_GP1OAVST_B_NAME = A2_A04_PI_GP1OAALM_LATCH1;
IFACE_HDWR_GP1OB_A_NAME = GP1_CALC_GP1OB_A_NAME;
IFACE_HDWR_GP1OBVST_B_NAME = A2_A05_PI_GP1OBALM_LATCH1;
IFACE_HDWR_GP1PA_A_NAME = GP1_CALC_GP1PA_A_NAME;
IFACE_HDWR_GP1PAVST_B_NAME = A2_A04_PI_GP1PAALM_LATCH1;
IFACE_HDWR_GP1PB_A_NAME = GP1_CALC_GP1PB_A_NAME;
IFACE_HDWR_GP1PBVST_B_NAME = A2_A05_PI_GP1PBALM_LATCH1;
IFACE_HDWR_GP2IA_A_NAME = IFACE_HDWR_GP2IA_SW_A_SW;
IFACE_HDWR_GP2IAVST_B_NAME = A2_A04_PI_GP2IAALM_LATCH1;
IFACE_HDWR_GP2IA_SW_A_SW = A_SW_FUNCTION( TIMERS_TEST_TRUE_B_NAME , A2_A04_PI_PT62137A_AI_PRESS , CORE_ANALOG_PS32SEL );
IFACE_HDWR_GP2IB_A_NAME = IFACE_HDWR_GP2IB_SW_A_SW;
IFACE_HDWR_GP2IBVST_B_NAME = A2_A05_PI_GP2IBALM_LATCH1;
IFACE_HDWR_GP2IB_SW_A_SW = A_SW_FUNCTION( TIMERS_TEST_TRUE_B_NAME , A2_A05_PI_PT62137B_AI_PRESS , CORE_ANALOG_PS32SEL );
IFACE_HDWR_GP2OA_A_NAME = IFACE_HDWR_GP2OA_SW_A_SW;
IFACE_HDWR_GP2OAVST_B_NAME = A2_A04_PI_GP2OAALM_LATCH1;
IFACE_HDWR_GP2OA_SW_A_SW = A_SW_FUNCTION( TIMERS_TEST_TRUE_B_NAME , A2_A04_PI_PT62136A_AI_PRESS , CORE_ANALOG_PS32SEL );
IFACE_HDWR_GP2OB_A_NAME = IFACE_HDWR_GP2OB_SW_A_SW;
IFACE_HDWR_GP2OBVST_B_NAME = A2_A05_PI_GP2OBALM_LATCH1;
IFACE_HDWR_GP2OB_SW_A_SW = A_SW_FUNCTION( TIMERS_TEST_TRUE_B_NAME , A2_A05_PI_PT62136B_AI_PRESS , CORE_ANALOG_PS32SEL );
IFACE_HDWR_GP2PA_A_NAME = IFACE_HDWR_GP2PA_SW_A_SW;
IFACE_HDWR_GP2PAVST_B_NAME = A2_A04_PI_GP2PAALM_LATCH1;
IFACE_HDWR_GP2PA_SW_A_SW = A_SW_FUNCTION( TIMERS_TEST_TRUE_B_NAME , A2_A04_PI_PT62138A_AI_PRESS , CORE_ANALOG_PS32SEL );
IFACE_HDWR_GP2PB_A_NAME = IFACE_HDWR_GP2PB_SW_A_SW;
IFACE_HDWR_GP2PBVST_B_NAME = A2_A05_PI_GP2PBALM_LATCH1;
IFACE_HDWR_GP2PB_SW_A_SW = A_SW_FUNCTION( TIMERS_TEST_TRUE_B_NAME , A2_A05_PI_PT62138B_AI_PRESS , CORE_ANALOG_PS32SEL );
