

================================================================
== Vivado HLS Report for 'k2c_dense_1'
================================================================
* Date:           Sat Apr 20 22:09:03 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FaceClassifier
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu160-flgc2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.539|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |                         |              |  Latency  |  Interval | Pipeline|
        |         Instance        |    Module    | min | max | min | max |   Type  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |grp_k2c_dot_fu_265       |k2c_dot       |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_bias_add_fu_287  |k2c_bias_add  |    ?|    ?|    ?|    ?|   none  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    0|    0|         4|          -|          -|     0|    no    |
        | + k2c_dense_label0  |    0|    0|         8|          4|          1|     0|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 4, D = 8, States = { 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	6  / (tmp)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
6 --> 
	7  / true
7 --> 
	8  / (!exitcond_flatten)
	5  / (exitcond_flatten)
8 --> 
	9  / true
9 --> 
	17  / (exitcond)
	10  / (!exitcond)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	9  / true
17 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.34>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bias_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %bias_numel_read)"   --->   Operation 18 'read' 'bias_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_numel_read)"   --->   Operation 19 'read' 'kernel_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_ndim_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_ndim_read)"   --->   Operation 20 'read' 'kernel_ndim_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 21 'read' 'input_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_ndim_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_ndim_read)"   --->   Operation 22 'read' 'input_ndim_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%output_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_numel_read)"   --->   Operation 23 'read' 'output_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.45ns)   --->   "%tmp = icmp ult i64 %input_ndim_read_1, 3" [../C-Code-Original/include/k2c_core_layers.c:27]   --->   Operation 24 'icmp' 'tmp' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %5" [../C-Code-Original/include/k2c_core_layers.c:27]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.64ns)   --->   "%tmp_s = add i64 -1, %input_ndim_read_1" [../C-Code-Original/include/k2c_core_layers.c:60]   --->   Operation 26 'add' 'tmp_s' <Predicate = (!tmp)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "store i64 %tmp_s, i64* getelementptr inbounds ([1 x i64]* @axesA, i64 0, i64 0), align 8" [../C-Code-Original/include/k2c_core_layers.c:60]   --->   Operation 27 'store' <Predicate = (!tmp)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i64 %input_numel_read_1 to i12" [../C-Code-Original/include/k2c_core_layers.c:65]   --->   Operation 28 'trunc' 'tmp_60' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_56 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_ndim_read_1, i32 1, i32 63)" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 29 'partselect' 'tmp_56' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.45ns)   --->   "%icmp = icmp ne i63 %tmp_56, 0" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 30 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 31 'getelementptr' 'input_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.70ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 32 'load' 'outrows' <Predicate = (tmp)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_shape_addr = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 1" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 33 'getelementptr' 'kernel_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.70ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 34 'load' 'outcols' <Predicate = (tmp)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_shape_addr_1 = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 0" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 35 'getelementptr' 'kernel_shape_addr_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.70ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 36 'load' 'innerdim' <Predicate = (tmp)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot([2622 x float]* %output_array, [2622 x float]* %input_array, i64 %input_ndim_read_1, i12 %tmp_60, [5 x i64]* %input_shape, [262200 x float]* %kernel_array, i64 %kernel_ndim_read_1, i64 %kernel_numel_read_1, [5 x i64]* %kernel_shape, [1 x i64]* @axesA, [1100 x float]* %fwork)" [../C-Code-Original/include/k2c_core_layers.c:65]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot([2622 x float]* %output_array, [2622 x float]* %input_array, i64 %input_ndim_read_1, i12 %tmp_60, [5 x i64]* %input_shape, [262200 x float]* %kernel_array, i64 %kernel_ndim_read_1, i64 %kernel_numel_read_1, [5 x i64]* %kernel_shape, [1 x i64]* @axesA, [1100 x float]* %fwork)" [../C-Code-Original/include/k2c_core_layers.c:65]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (0.00ns)   --->   "call fastcc void @k2c_bias_add([2622 x float]* %output_array, i64 %output_numel_read_1, [2622 x float]* %bias_array, i64 %bias_numel_read_1)" [../C-Code-Original/include/k2c_core_layers.c:66]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 40 [1/2] (0.00ns)   --->   "call fastcc void @k2c_bias_add([2622 x float]* %output_array, i64 %output_numel_read_1, [2622 x float]* %bias_array, i64 %bias_numel_read_1)" [../C-Code-Original/include/k2c_core_layers.c:66]   --->   Operation 40 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 41 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "ret void" [../C-Code-Original/include/k2c_core_layers.c:69]   --->   Operation 42 'ret' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 8.01>
ST_6 : Operation 43 [1/2] (0.70ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 43 'load' 'outrows' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 44 [1/1] (0.54ns)   --->   "%outrows2 = select i1 %icmp, i64 %outrows, i64 1" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 44 'select' 'outrows2' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 45 [1/2] (0.70ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 45 'load' 'outcols' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_57 = trunc i64 %outcols to i20" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 46 'trunc' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i64 %outcols to i13" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 47 'trunc' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/2] (0.70ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 48 'load' 'innerdim' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i64 %innerdim to i13" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 49 'trunc' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%cast = zext i64 %outrows2 to i128" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 50 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%cast1 = zext i64 %outcols to i128" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 51 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (6.77ns)   --->   "%bound = mul i128 %cast1, %cast" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 52 'mul' 'bound' <Predicate = true> <Delay = 6.77> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.95ns)   --->   "br label %1" [../C-Code-Original/include/k2c_core_layers.c:43]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.95>

State 7 <SV = 2> <Delay = 5.73>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i128 [ 0, %_ifconv ], [ %indvar_flatten_next, %4 ]"   --->   Operation 54 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %_ifconv ], [ %outrowidx_mid2_v_v, %4 ]" [../C-Code-Original/include/k2c_core_layers.c:45]   --->   Operation 55 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%j = phi i64 [ 0, %_ifconv ], [ %j_16, %4 ]"   --->   Operation 56 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (1.55ns)   --->   "%exitcond_flatten = icmp eq i128 %indvar_flatten, %bound" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 57 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (1.90ns)   --->   "%indvar_flatten_next = add i128 %indvar_flatten, 1"   --->   Operation 58 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.loopexit.loopexit, label %.reset" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (1.45ns)   --->   "%exitcond14 = icmp eq i64 %j, %outcols" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 60 'icmp' 'exitcond14' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.54ns)   --->   "%j_mid2 = select i1 %exitcond14, i64 0, i64 %j" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 61 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (1.64ns)   --->   "%i_s = add i64 1, %i" [../C-Code-Original/include/k2c_core_layers.c:43]   --->   Operation 62 'add' 'i_s' <Predicate = (!exitcond_flatten)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.54ns)   --->   "%outrowidx_mid2_v_v = select i1 %exitcond14, i64 %i_s, i64 %i" [../C-Code-Original/include/k2c_core_layers.c:45]   --->   Operation 63 'select' 'outrowidx_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i64 %outrowidx_mid2_v_v to i13" [../C-Code-Original/include/k2c_core_layers.c:45]   --->   Operation 64 'trunc' 'tmp_61' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.11ns)   --->   "%outrowidx_mid2 = mul i13 %tmp_58, %tmp_61" [../C-Code-Original/include/k2c_core_layers.c:45]   --->   Operation 65 'mul' 'outrowidx_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.11> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 3.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 66 [1/1] (3.55ns)   --->   "%inneridx_mid2 = mul i13 %tmp_59, %tmp_61" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 66 'mul' 'inneridx_mid2' <Predicate = (!exitcond_flatten)> <Delay = 3.55> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 3.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i64 %j_mid2 to i20" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 67 'trunc' 'tmp_62' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_63 = trunc i64 %j_mid2 to i13" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 68 'trunc' 'tmp_63' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%bias_array_addr = getelementptr [2622 x float]* %bias_array, i64 0, i64 %j_mid2" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 69 'getelementptr' 'bias_array_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 70 [2/2] (1.76ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 70 'load' 'bias_array_load' <Predicate = (!exitcond_flatten)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_7 : Operation 71 [1/1] (2.44ns)   --->   "%tmp_42 = add i13 %tmp_63, %outrowidx_mid2" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 71 'add' 'tmp_42' <Predicate = (!exitcond_flatten)> <Delay = 2.44> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 3.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_43_cast = zext i13 %tmp_42 to i64" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 72 'zext' 'tmp_43_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%output_array_addr = getelementptr [2622 x float]* %output_array, i64 0, i64 %tmp_43_cast" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 73 'getelementptr' 'output_array_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 74 'br' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 3.53>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)"   --->   Operation 75 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str236)" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 76 'specregionbegin' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/2] (1.76ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 77 'load' 'bias_array_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_8 : Operation 78 [1/1] (1.76ns)   --->   "store float %bias_array_load, float* %output_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 78 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_8 : Operation 79 [1/1] (0.95ns)   --->   "br label %2" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.95>

State 9 <SV = 4> <Delay = 6.66>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_43 = phi float [ %bias_array_load, %.reset ], [ %tmp_49, %3 ]" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 80 'phi' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%k = phi i64 [ 0, %.reset ], [ %k_4, %3 ]"   --->   Operation 81 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (1.45ns)   --->   "%exitcond = icmp eq i64 %k, %innerdim" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 82 'icmp' 'exitcond' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (1.64ns)   --->   "%k_4 = add i64 %k, 1" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 83 'add' 'k_4' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i64 %k to i20" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 85 'trunc' 'tmp_64' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i64 %k to i13" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 86 'trunc' 'tmp_65' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (1.27ns)   --->   "%tmp_45 = add i13 %tmp_65, %inneridx_mid2" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 87 'add' 'tmp_45' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_45_cast = zext i13 %tmp_45 to i64" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 88 'zext' 'tmp_45_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%input_array_addr = getelementptr [2622 x float]* %input_array, i64 0, i64 %tmp_45_cast" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 89 'getelementptr' 'input_array_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 90 [2/2] (1.76ns)   --->   "%input_array_load = load float* %input_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 90 'load' 'input_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_9 : Operation 91 [1/1] (3.53ns)   --->   "%tmp_46 = mul i20 %tmp_57, %tmp_64" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 91 'mul' 'tmp_46' <Predicate = (!exitcond)> <Delay = 3.53> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (1.36ns)   --->   "%tmp_47 = add i20 %tmp_46, %tmp_62" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 92 'add' 'tmp_47' <Predicate = (!exitcond)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_47_cast = zext i20 %tmp_47 to i64" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 93 'zext' 'tmp_47_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%kernel_array_addr = getelementptr [262200 x float]* %kernel_array, i64 0, i64 %tmp_47_cast" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 94 'getelementptr' 'kernel_array_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 95 [2/2] (1.76ns)   --->   "%kernel_array_load = load float* %kernel_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 95 'load' 'kernel_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 10 <SV = 5> <Delay = 1.76>
ST_10 : Operation 96 [1/2] (1.76ns)   --->   "%input_array_load = load float* %input_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 96 'load' 'input_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_10 : Operation 97 [1/2] (1.76ns)   --->   "%kernel_array_load = load float* %kernel_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 97 'load' 'kernel_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 11 <SV = 6> <Delay = 8.46>
ST_11 : Operation 98 [2/2] (8.46ns)   --->   "%tmp_48 = fmul float %input_array_load, %kernel_array_load" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 98 'fmul' 'tmp_48' <Predicate = (!exitcond)> <Delay = 8.46> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 8.46>
ST_12 : Operation 99 [1/2] (8.46ns)   --->   "%tmp_48 = fmul float %input_array_load, %kernel_array_load" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 99 'fmul' 'tmp_48' <Predicate = (!exitcond)> <Delay = 8.46> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 6.77>
ST_13 : Operation 100 [4/4] (6.77ns)   --->   "%tmp_49 = fadd float %tmp_43, %tmp_48" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 100 'fadd' 'tmp_49' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 6.77>
ST_14 : Operation 101 [3/4] (6.77ns)   --->   "%tmp_49 = fadd float %tmp_43, %tmp_48" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 101 'fadd' 'tmp_49' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 10> <Delay = 6.77>
ST_15 : Operation 102 [2/4] (6.77ns)   --->   "%tmp_49 = fadd float %tmp_43, %tmp_48" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 102 'fadd' 'tmp_49' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 11> <Delay = 8.53>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str337) nounwind" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 103 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str337)" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 104 'specregionbegin' 'tmp_44' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str135) nounwind" [../C-Code-Original/include/k2c_core_layers.c:51]   --->   Operation 105 'speclooptripcount' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str135) nounwind" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 106 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 107 [1/4] (6.77ns)   --->   "%tmp_49 = fadd float %tmp_43, %tmp_48" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 107 'fadd' 'tmp_49' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 108 [1/1] (1.76ns)   --->   "store float %tmp_49, float* %output_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 108 'store' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str337, i32 %tmp_44)" [../C-Code-Original/include/k2c_core_layers.c:54]   --->   Operation 109 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "br label %2" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 110 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 17 <SV = 5> <Delay = 1.64>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str236, i32 %tmp_41)" [../C-Code-Original/include/k2c_core_layers.c:55]   --->   Operation 111 'specregionend' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (1.64ns)   --->   "%j_16 = add i64 %j_mid2, 1" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 112 'add' 'j_16' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "br label %1" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ bias_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fwork]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ axesA]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bias_numel_read_1   (read             ) [ 001111111111111111]
kernel_numel_read_1 (read             ) [ 001100000000000000]
kernel_ndim_read_1  (read             ) [ 001100000000000000]
input_numel_read_1  (read             ) [ 000000000000000000]
input_ndim_read_1   (read             ) [ 001100000000000000]
output_numel_read_1 (read             ) [ 001111111111111111]
tmp                 (icmp             ) [ 011111111111111111]
StgValue_25         (br               ) [ 000000000000000000]
tmp_s               (add              ) [ 000000000000000000]
StgValue_27         (store            ) [ 000000000000000000]
tmp_60              (trunc            ) [ 001100000000000000]
tmp_56              (partselect       ) [ 000000000000000000]
icmp                (icmp             ) [ 000000100000000000]
input_shape_addr    (getelementptr    ) [ 000000100000000000]
kernel_shape_addr   (getelementptr    ) [ 000000100000000000]
kernel_shape_addr_1 (getelementptr    ) [ 000000100000000000]
StgValue_38         (call             ) [ 000000000000000000]
StgValue_40         (call             ) [ 000000000000000000]
StgValue_41         (br               ) [ 000000000000000000]
StgValue_42         (ret              ) [ 000000000000000000]
outrows             (load             ) [ 000000000000000000]
outrows2            (select           ) [ 000000000000000000]
outcols             (load             ) [ 000000011111111111]
tmp_57              (trunc            ) [ 000000011111111111]
tmp_58              (trunc            ) [ 000000011111111111]
innerdim            (load             ) [ 000000011111111111]
tmp_59              (trunc            ) [ 000000011111111111]
cast                (zext             ) [ 000000000000000000]
cast1               (zext             ) [ 000000000000000000]
bound               (mul              ) [ 000000011111111111]
StgValue_53         (br               ) [ 000000111111111111]
indvar_flatten      (phi              ) [ 000000010000000000]
i                   (phi              ) [ 000000010000000000]
j                   (phi              ) [ 000000010000000000]
exitcond_flatten    (icmp             ) [ 000000011111111111]
indvar_flatten_next (add              ) [ 000000111111111111]
StgValue_59         (br               ) [ 000000000000000000]
exitcond14          (icmp             ) [ 000000000000000000]
j_mid2              (select           ) [ 000000001111111111]
i_s                 (add              ) [ 000000000000000000]
outrowidx_mid2_v_v  (select           ) [ 000000111111111111]
tmp_61              (trunc            ) [ 000000000000000000]
outrowidx_mid2      (mul              ) [ 000000000000000000]
inneridx_mid2       (mul              ) [ 000000001111111110]
tmp_62              (trunc            ) [ 000000001111111110]
tmp_63              (trunc            ) [ 000000000000000000]
bias_array_addr     (getelementptr    ) [ 000000001000000000]
tmp_42              (add              ) [ 000000000000000000]
tmp_43_cast         (zext             ) [ 000000000000000000]
output_array_addr   (getelementptr    ) [ 000000001111111110]
StgValue_74         (br               ) [ 000000000000000000]
StgValue_75         (speclooptripcount) [ 000000000000000000]
tmp_41              (specregionbegin  ) [ 000000000111111111]
bias_array_load     (load             ) [ 000000011111111111]
StgValue_78         (store            ) [ 000000000000000000]
StgValue_79         (br               ) [ 000000011111111111]
tmp_43              (phi              ) [ 000000000111111110]
k                   (phi              ) [ 000000000100000000]
exitcond            (icmp             ) [ 000000011111111111]
k_4                 (add              ) [ 000000011111111111]
StgValue_84         (br               ) [ 000000000000000000]
tmp_64              (trunc            ) [ 000000000000000000]
tmp_65              (trunc            ) [ 000000000000000000]
tmp_45              (add              ) [ 000000000000000000]
tmp_45_cast         (zext             ) [ 000000000000000000]
input_array_addr    (getelementptr    ) [ 000000000010000000]
tmp_46              (mul              ) [ 000000000000000000]
tmp_47              (add              ) [ 000000000000000000]
tmp_47_cast         (zext             ) [ 000000000000000000]
kernel_array_addr   (getelementptr    ) [ 000000000010000000]
input_array_load    (load             ) [ 000000000001100000]
kernel_array_load   (load             ) [ 000000000001100000]
tmp_48              (fmul             ) [ 000000000111111110]
StgValue_103        (specloopname     ) [ 000000000000000000]
tmp_44              (specregionbegin  ) [ 000000000000000000]
StgValue_105        (speclooptripcount) [ 000000000000000000]
StgValue_106        (specpipeline     ) [ 000000000000000000]
tmp_49              (fadd             ) [ 000000011111111111]
StgValue_108        (store            ) [ 000000000000000000]
empty               (specregionend    ) [ 000000000000000000]
StgValue_110        (br               ) [ 000000011111111111]
empty_48            (specregionend    ) [ 000000000000000000]
j_16                (add              ) [ 000000111111111111]
StgValue_113        (br               ) [ 000000111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_numel_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_numel_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_ndim_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_numel_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_numel_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_shape">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_ndim_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_numel_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_numel_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_shape">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_shape"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="bias_array">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="bias_numel_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_numel_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fwork">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="axesA">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axesA"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dot"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_bias_add"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str236"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str337"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="bias_numel_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_numel_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="kernel_numel_read_1_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_numel_read_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="kernel_ndim_read_1_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_ndim_read_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="input_numel_read_1_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_numel_read_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="input_ndim_read_1_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ndim_read_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="output_numel_read_1_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_numel_read_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="StgValue_27_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_27/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="input_shape_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_shape_addr/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outrows/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="kernel_shape_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="0"/>
<pin id="154" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="155" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="156" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="64" slack="0"/>
<pin id="157" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outcols/1 innerdim/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="kernel_shape_addr_1_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr_1/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="bias_array_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="64" slack="0"/>
<pin id="163" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_array_addr/7 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_array_load/7 "/>
</bind>
</comp>

<comp id="172" class="1004" name="output_array_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="13" slack="0"/>
<pin id="176" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_array_addr/7 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="12" slack="1"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_78/8 StgValue_108/16 "/>
</bind>
</comp>

<comp id="185" class="1004" name="input_array_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="13" slack="0"/>
<pin id="189" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_array_addr/9 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="12" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_array_load/9 "/>
</bind>
</comp>

<comp id="198" class="1004" name="kernel_array_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="20" slack="0"/>
<pin id="202" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_array_addr/9 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="19" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_array_load/9 "/>
</bind>
</comp>

<comp id="211" class="1005" name="indvar_flatten_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="128" slack="1"/>
<pin id="213" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="indvar_flatten_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="128" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/7 "/>
</bind>
</comp>

<comp id="222" class="1005" name="i_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="1"/>
<pin id="224" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="i_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="64" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/7 "/>
</bind>
</comp>

<comp id="233" class="1005" name="j_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="1"/>
<pin id="235" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="j_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="64" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/7 "/>
</bind>
</comp>

<comp id="244" class="1005" name="tmp_43_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="4"/>
<pin id="246" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_43 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_43_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="32" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_43/9 "/>
</bind>
</comp>

<comp id="254" class="1005" name="k_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="1"/>
<pin id="256" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="k_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="64" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/9 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_k2c_dot_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="0" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="0" index="2" bw="32" slack="0"/>
<pin id="269" dir="0" index="3" bw="64" slack="1"/>
<pin id="270" dir="0" index="4" bw="12" slack="1"/>
<pin id="271" dir="0" index="5" bw="64" slack="0"/>
<pin id="272" dir="0" index="6" bw="32" slack="0"/>
<pin id="273" dir="0" index="7" bw="64" slack="1"/>
<pin id="274" dir="0" index="8" bw="64" slack="1"/>
<pin id="275" dir="0" index="9" bw="64" slack="0"/>
<pin id="276" dir="0" index="10" bw="64" slack="0"/>
<pin id="277" dir="0" index="11" bw="32" slack="0"/>
<pin id="278" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_37/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_k2c_bias_add_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="0" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="64" slack="3"/>
<pin id="291" dir="0" index="3" bw="32" slack="0"/>
<pin id="292" dir="0" index="4" bw="64" slack="3"/>
<pin id="293" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_39/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="4"/>
<pin id="299" dir="0" index="1" bw="32" slack="1"/>
<pin id="300" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_49/13 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="0" index="1" bw="32" slack="1"/>
<pin id="306" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_48/11 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="0"/>
<pin id="309" dir="0" index="1" bw="3" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_s_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="64" slack="0"/>
<pin id="316" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_60_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_60/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_56_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="63" slack="0"/>
<pin id="326" dir="0" index="1" bw="64" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="0" index="3" bw="7" slack="0"/>
<pin id="329" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_56/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="63" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="outrows2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="0" index="1" bw="64" slack="0"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outrows2/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_57_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_57/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_58_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="0"/>
<pin id="353" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_58/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_59_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="0"/>
<pin id="357" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_59/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="0"/>
<pin id="361" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="cast1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="0"/>
<pin id="365" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="bound_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="0"/>
<pin id="369" dir="0" index="1" bw="64" slack="0"/>
<pin id="370" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="exitcond_flatten_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="128" slack="0"/>
<pin id="375" dir="0" index="1" bw="128" slack="1"/>
<pin id="376" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/7 "/>
</bind>
</comp>

<comp id="378" class="1004" name="indvar_flatten_next_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="128" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/7 "/>
</bind>
</comp>

<comp id="384" class="1004" name="exitcond14_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="0" index="1" bw="64" slack="1"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond14/7 "/>
</bind>
</comp>

<comp id="389" class="1004" name="j_mid2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="64" slack="0"/>
<pin id="393" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="i_s_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="64" slack="0"/>
<pin id="401" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="outrowidx_mid2_v_v_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="64" slack="0"/>
<pin id="407" dir="0" index="2" bw="64" slack="0"/>
<pin id="408" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outrowidx_mid2_v_v/7 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_61_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="0"/>
<pin id="414" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_61/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_62_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_62/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_63_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="0"/>
<pin id="422" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_63/7 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_43_cast_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="13" slack="0"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43_cast/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="exitcond_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="0"/>
<pin id="430" dir="0" index="1" bw="64" slack="3"/>
<pin id="431" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="433" class="1004" name="k_4_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_4/9 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_64_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="0"/>
<pin id="441" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_64/9 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_65_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="0"/>
<pin id="445" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_65/9 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_45_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="13" slack="0"/>
<pin id="449" dir="0" index="1" bw="13" slack="2"/>
<pin id="450" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_45/9 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_45_cast_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="13" slack="0"/>
<pin id="454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_45_cast/9 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_46_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="20" slack="3"/>
<pin id="459" dir="0" index="1" bw="20" slack="0"/>
<pin id="460" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_46/9 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_47_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="20" slack="0"/>
<pin id="464" dir="0" index="1" bw="20" slack="2"/>
<pin id="465" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_47/9 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_47_cast_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="20" slack="0"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47_cast/9 "/>
</bind>
</comp>

<comp id="472" class="1004" name="j_16_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="3"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_16/17 "/>
</bind>
</comp>

<comp id="477" class="1007" name="grp_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="13" slack="1"/>
<pin id="479" dir="0" index="1" bw="13" slack="0"/>
<pin id="480" dir="0" index="2" bw="13" slack="0"/>
<pin id="481" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="outrowidx_mid2/7 tmp_42/7 "/>
</bind>
</comp>

<comp id="485" class="1007" name="inneridx_mid2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="13" slack="1"/>
<pin id="487" dir="0" index="1" bw="13" slack="0"/>
<pin id="488" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="inneridx_mid2/7 "/>
</bind>
</comp>

<comp id="490" class="1005" name="bias_numel_read_1_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="3"/>
<pin id="492" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="bias_numel_read_1 "/>
</bind>
</comp>

<comp id="495" class="1005" name="kernel_numel_read_1_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="64" slack="1"/>
<pin id="497" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernel_numel_read_1 "/>
</bind>
</comp>

<comp id="500" class="1005" name="kernel_ndim_read_1_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="1"/>
<pin id="502" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernel_ndim_read_1 "/>
</bind>
</comp>

<comp id="505" class="1005" name="input_ndim_read_1_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="1"/>
<pin id="507" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ndim_read_1 "/>
</bind>
</comp>

<comp id="510" class="1005" name="output_numel_read_1_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="3"/>
<pin id="512" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="output_numel_read_1 "/>
</bind>
</comp>

<comp id="515" class="1005" name="tmp_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="4"/>
<pin id="517" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="519" class="1005" name="tmp_60_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="12" slack="1"/>
<pin id="521" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="524" class="1005" name="icmp_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="1"/>
<pin id="526" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="529" class="1005" name="input_shape_addr_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="3" slack="1"/>
<pin id="531" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_shape_addr "/>
</bind>
</comp>

<comp id="534" class="1005" name="kernel_shape_addr_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="3" slack="1"/>
<pin id="536" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr "/>
</bind>
</comp>

<comp id="539" class="1005" name="kernel_shape_addr_1_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="1"/>
<pin id="541" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr_1 "/>
</bind>
</comp>

<comp id="544" class="1005" name="outcols_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="1"/>
<pin id="546" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outcols "/>
</bind>
</comp>

<comp id="549" class="1005" name="tmp_57_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="20" slack="3"/>
<pin id="551" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="554" class="1005" name="tmp_58_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="13" slack="1"/>
<pin id="556" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="559" class="1005" name="innerdim_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="3"/>
<pin id="561" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="innerdim "/>
</bind>
</comp>

<comp id="564" class="1005" name="tmp_59_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="13" slack="1"/>
<pin id="566" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

<comp id="569" class="1005" name="bound_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="128" slack="1"/>
<pin id="571" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="577" class="1005" name="indvar_flatten_next_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="128" slack="0"/>
<pin id="579" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="582" class="1005" name="j_mid2_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="3"/>
<pin id="584" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="587" class="1005" name="outrowidx_mid2_v_v_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="64" slack="0"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="outrowidx_mid2_v_v "/>
</bind>
</comp>

<comp id="592" class="1005" name="inneridx_mid2_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="13" slack="2"/>
<pin id="594" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="inneridx_mid2 "/>
</bind>
</comp>

<comp id="597" class="1005" name="tmp_62_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="20" slack="2"/>
<pin id="599" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="602" class="1005" name="bias_array_addr_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="12" slack="1"/>
<pin id="604" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_addr "/>
</bind>
</comp>

<comp id="607" class="1005" name="output_array_addr_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="12" slack="1"/>
<pin id="609" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_array_addr "/>
</bind>
</comp>

<comp id="612" class="1005" name="bias_array_load_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_load "/>
</bind>
</comp>

<comp id="617" class="1005" name="exitcond_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="621" class="1005" name="k_4_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="0"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k_4 "/>
</bind>
</comp>

<comp id="626" class="1005" name="input_array_addr_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="12" slack="1"/>
<pin id="628" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_array_addr "/>
</bind>
</comp>

<comp id="631" class="1005" name="kernel_array_addr_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="19" slack="1"/>
<pin id="633" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="kernel_array_addr "/>
</bind>
</comp>

<comp id="636" class="1005" name="input_array_load_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_array_load "/>
</bind>
</comp>

<comp id="641" class="1005" name="kernel_array_load_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="1"/>
<pin id="643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_array_load "/>
</bind>
</comp>

<comp id="646" class="1005" name="tmp_48_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="651" class="1005" name="tmp_49_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="1"/>
<pin id="653" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="656" class="1005" name="j_16_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="64" slack="1"/>
<pin id="658" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="44" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="118" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="44" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="46" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="132" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="44" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="44" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="166" pin="3"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="44" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="185" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="52" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="44" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="253"><net_src comp="247" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="257"><net_src comp="44" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="279"><net_src comp="48" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="280"><net_src comp="0" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="281"><net_src comp="4" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="282"><net_src comp="10" pin="0"/><net_sink comp="265" pin=5"/></net>

<net id="283"><net_src comp="12" pin="0"/><net_sink comp="265" pin=6"/></net>

<net id="284"><net_src comp="18" pin="0"/><net_sink comp="265" pin=9"/></net>

<net id="285"><net_src comp="26" pin="0"/><net_sink comp="265" pin=10"/></net>

<net id="286"><net_src comp="24" pin="0"/><net_sink comp="265" pin=11"/></net>

<net id="294"><net_src comp="50" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="0" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="20" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="301"><net_src comp="297" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="302"><net_src comp="244" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="311"><net_src comp="100" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="30" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="32" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="100" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="319"><net_src comp="313" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="323"><net_src comp="94" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="36" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="100" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="38" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="40" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="338"><net_src comp="324" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="42" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="126" pin="3"/><net_sink comp="340" pin=1"/></net>

<net id="346"><net_src comp="46" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="350"><net_src comp="140" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="140" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="140" pin="7"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="340" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="140" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="359" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="215" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="215" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="54" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="237" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="44" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="237" pin="4"/><net_sink comp="389" pin=2"/></net>

<net id="397"><net_src comp="389" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="402"><net_src comp="46" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="226" pin="4"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="384" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="398" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="226" pin="4"/><net_sink comp="404" pin=2"/></net>

<net id="415"><net_src comp="404" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="389" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="389" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="424" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="432"><net_src comp="258" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="258" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="46" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="258" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="258" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="447" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="461"><net_src comp="439" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="457" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="462" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="476"><net_src comp="46" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="412" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="483"><net_src comp="420" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="484"><net_src comp="477" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="489"><net_src comp="412" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="76" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="287" pin=4"/></net>

<net id="498"><net_src comp="82" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="265" pin=8"/></net>

<net id="503"><net_src comp="88" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="265" pin=7"/></net>

<net id="508"><net_src comp="100" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="265" pin=3"/></net>

<net id="513"><net_src comp="106" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="518"><net_src comp="307" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="320" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="265" pin=4"/></net>

<net id="527"><net_src comp="334" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="532"><net_src comp="118" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="537"><net_src comp="132" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="542"><net_src comp="146" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="547"><net_src comp="140" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="552"><net_src comp="347" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="557"><net_src comp="351" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="562"><net_src comp="140" pin="7"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="567"><net_src comp="355" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="572"><net_src comp="367" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="580"><net_src comp="378" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="585"><net_src comp="389" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="590"><net_src comp="404" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="595"><net_src comp="485" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="600"><net_src comp="416" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="605"><net_src comp="159" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="610"><net_src comp="172" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="615"><net_src comp="166" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="620"><net_src comp="428" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="433" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="629"><net_src comp="185" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="634"><net_src comp="198" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="639"><net_src comp="192" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="644"><net_src comp="205" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="649"><net_src comp="303" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="654"><net_src comp="297" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="659"><net_src comp="472" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="237" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_array | {2 3 4 5 8 16 }
	Port: fwork | {2 3 }
	Port: axesA | {1 }
 - Input state : 
	Port: k2c_dense.1 : output_array | {4 5 }
	Port: k2c_dense.1 : output_numel_read | {1 }
	Port: k2c_dense.1 : input_array | {2 3 9 10 }
	Port: k2c_dense.1 : input_ndim_read | {1 }
	Port: k2c_dense.1 : input_numel_read | {1 }
	Port: k2c_dense.1 : input_shape | {1 2 3 6 }
	Port: k2c_dense.1 : kernel_array | {2 3 9 10 }
	Port: k2c_dense.1 : kernel_ndim_read | {1 }
	Port: k2c_dense.1 : kernel_numel_read | {1 }
	Port: k2c_dense.1 : kernel_shape | {1 2 3 6 }
	Port: k2c_dense.1 : bias_array | {4 5 7 8 }
	Port: k2c_dense.1 : bias_numel_read | {1 }
	Port: k2c_dense.1 : fwork | {2 3 }
	Port: k2c_dense.1 : axesA | {2 3 }
  - Chain level:
	State 1
		StgValue_25 : 1
		StgValue_27 : 1
		icmp : 1
		outrows : 1
		outcols : 1
		innerdim : 1
	State 2
	State 3
	State 4
	State 5
	State 6
		outrows2 : 1
		tmp_57 : 1
		tmp_58 : 1
		tmp_59 : 1
		cast : 2
		cast1 : 1
		bound : 3
	State 7
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_59 : 2
		exitcond14 : 1
		j_mid2 : 2
		i_s : 1
		outrowidx_mid2_v_v : 2
		tmp_61 : 3
		outrowidx_mid2 : 4
		inneridx_mid2 : 4
		tmp_62 : 3
		tmp_63 : 3
		bias_array_addr : 3
		bias_array_load : 4
		tmp_42 : 5
		tmp_43_cast : 6
		output_array_addr : 7
	State 8
		StgValue_78 : 1
	State 9
		exitcond : 1
		k_4 : 1
		StgValue_84 : 2
		tmp_64 : 1
		tmp_65 : 1
		tmp_45 : 2
		tmp_45_cast : 3
		input_array_addr : 4
		input_array_load : 5
		tmp_46 : 2
		tmp_47 : 3
		tmp_47_cast : 4
		kernel_array_addr : 5
		kernel_array_load : 6
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		StgValue_108 : 1
		empty : 1
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   call   |        grp_k2c_dot_fu_265       |    0    |    28   | 32.3032 |  24416  |  16961  |
|          |     grp_k2c_bias_add_fu_287     |    0    |    2    |   4.76  |   712   |   479   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_s_fu_313          |    0    |    0    |    0    |    0    |    71   |
|          |    indvar_flatten_next_fu_378   |    0    |    0    |    0    |    0    |   135   |
|          |            i_s_fu_398           |    0    |    0    |    0    |    0    |    71   |
|    add   |            k_4_fu_433           |    0    |    0    |    0    |    0    |    71   |
|          |          tmp_45_fu_447          |    0    |    0    |    0    |    0    |    20   |
|          |          tmp_47_fu_462          |    0    |    0    |    0    |    0    |    27   |
|          |           j_16_fu_472           |    0    |    0    |    0    |    0    |    71   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   fadd   |            grp_fu_297           |    0    |    2    |    0    |   227   |   214   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   fmul   |            grp_fu_303           |    0    |    3    |    0    |   128   |   135   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         outrows2_fu_340         |    0    |    0    |    0    |    0    |    64   |
|  select  |          j_mid2_fu_389          |    0    |    0    |    0    |    0    |    64   |
|          |    outrowidx_mid2_v_v_fu_404    |    0    |    0    |    0    |    0    |    64   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |            tmp_fu_307           |    0    |    0    |    0    |    0    |    29   |
|          |           icmp_fu_334           |    0    |    0    |    0    |    0    |    29   |
|   icmp   |     exitcond_flatten_fu_373     |    0    |    0    |    0    |    0    |    50   |
|          |        exitcond14_fu_384        |    0    |    0    |    0    |    0    |    29   |
|          |         exitcond_fu_428         |    0    |    0    |    0    |    0    |    29   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |           bound_fu_367          |    0    |    10   |    0    |    0    |    45   |
|    mul   |          tmp_46_fu_457          |    0    |    1    |    0    |    0    |    10   |
|          |       inneridx_mid2_fu_485      |    0    |    1    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|  muladd  |            grp_fu_477           |    0    |    1    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |   bias_numel_read_1_read_fu_76  |    0    |    0    |    0    |    0    |    0    |
|          |  kernel_numel_read_1_read_fu_82 |    0    |    0    |    0    |    0    |    0    |
|   read   |  kernel_ndim_read_1_read_fu_88  |    0    |    0    |    0    |    0    |    0    |
|          |  input_numel_read_1_read_fu_94  |    0    |    0    |    0    |    0    |    0    |
|          |  input_ndim_read_1_read_fu_100  |    0    |    0    |    0    |    0    |    0    |
|          | output_numel_read_1_read_fu_106 |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_60_fu_320          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_57_fu_347          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_58_fu_351          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_59_fu_355          |    0    |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_61_fu_412          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_62_fu_416          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_63_fu_420          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_64_fu_439          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_65_fu_443          |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|partselect|          tmp_56_fu_324          |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |           cast_fu_359           |    0    |    0    |    0    |    0    |    0    |
|          |           cast1_fu_363          |    0    |    0    |    0    |    0    |    0    |
|   zext   |        tmp_43_cast_fu_424       |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_45_cast_fu_452       |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_47_cast_fu_467       |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                 |    0    |    48   | 37.0632 |  25483  |  18668  |
|----------|---------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  bias_array_addr_reg_602  |   12   |
|  bias_array_load_reg_612  |   32   |
| bias_numel_read_1_reg_490 |   64   |
|       bound_reg_569       |   128  |
|      exitcond_reg_617     |    1   |
|         i_reg_222         |   64   |
|        icmp_reg_524       |    1   |
|indvar_flatten_next_reg_577|   128  |
|   indvar_flatten_reg_211  |   128  |
|      innerdim_reg_559     |   64   |
|   inneridx_mid2_reg_592   |   13   |
|  input_array_addr_reg_626 |   12   |
|  input_array_load_reg_636 |   32   |
| input_ndim_read_1_reg_505 |   64   |
|  input_shape_addr_reg_529 |    3   |
|        j_16_reg_656       |   64   |
|       j_mid2_reg_582      |   64   |
|         j_reg_233         |   64   |
|        k_4_reg_621        |   64   |
|         k_reg_254         |   64   |
| kernel_array_addr_reg_631 |   19   |
| kernel_array_load_reg_641 |   32   |
| kernel_ndim_read_1_reg_500|   64   |
|kernel_numel_read_1_reg_495|   64   |
|kernel_shape_addr_1_reg_539|    3   |
| kernel_shape_addr_reg_534 |    3   |
|      outcols_reg_544      |   64   |
| output_array_addr_reg_607 |   12   |
|output_numel_read_1_reg_510|   64   |
| outrowidx_mid2_v_v_reg_587|   64   |
|       tmp_43_reg_244      |   32   |
|       tmp_48_reg_646      |   32   |
|       tmp_49_reg_651      |   32   |
|       tmp_57_reg_549      |   20   |
|       tmp_58_reg_554      |   13   |
|       tmp_59_reg_564      |   13   |
|       tmp_60_reg_519      |   12   |
|       tmp_62_reg_597      |   20   |
|        tmp_reg_515        |    1   |
+---------------------------+--------+
|           Total           |  1630  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_126 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_140 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_140 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_166 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_179 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_192 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_205 |  p0  |   2  |  19  |   38   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   162  ||  6.664  ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   48   |   37   |  25483 |  18668 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    6   |    -   |   63   |
|  Register |    -   |    -   |    -   |  1630  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   48   |   43   |  27113 |  18731 |
+-----------+--------+--------+--------+--------+--------+
