<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 32nd Design Automation Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/dac.png" alt="Proceedings of the 32nd Design Automation Conference" title="Proceedings of the 32nd Design Automation Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/AUTO/1995/DAC-1995.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>Bryan Preas<br/><em>Proceedings of the 32nd Design Automation Conference</em><br/>DAC, 1995.</h2>
<div class="rbox">
<strong><a href="AUTO.html">AUTO</a></strong><hr/><a href="http://dblp.uni-trier.de/rec/html/conf/dac/1995">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+32nd+Design+Automation+Conference%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick=""/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DAC-1995,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=217474">217474</a>",
</span>	address       = "San Francisco, California, USA",
	booktitle     = "{DAC}",
	editor        = "<a href="person/Bryan_Preas.html">Bryan Preas</a>",
<span id="isbn">	isbn          = "0-89791-725-1",
</span>	publisher     = "{ACM Press}",
	title         = "{Proceedings of the 32nd Design Automation Conference}",
	year          = 1995,
}</pre>
</div>
<hr/>
<h3>Contents (122 items)</h3><dl class="toc"><div class="rbox"><span class="tag">18 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">15 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">12 ×<a href="tag/using.html">#using</a></span><br/><span class="tag">11 ×<a href="tag/modelling.html">#modelling</a></span><br/><span class="tag">11 ×<a href="tag/optimisation.html">#optimisation</a></span><br/><span class="tag">11 ×<a href="tag/simulation.html">#simulation</a></span><br/><span class="tag">10 ×<a href="tag/logic.html">#logic</a></span><br/><span class="tag">10 ×<a href="tag/synthesis.html">#synthesis</a></span><br/><span class="tag">8 ×<a href="tag/algorithm.html">#algorithm</a></span><br/><span class="tag">8 ×<a href="tag/analysis.html">#analysis</a></span><br/></div><dt><a href="DAC-1995-TremblayMIK.html">DAC-1995-TremblayMIK</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A Fast and Flexible Performance Simulator for Micro-Architecture Trade-off Analysis on UltraSPARC-I (<abbr title="Marc Tremblay">MT</abbr>, <abbr title="Guillermo Maturana">GM</abbr>, <abbr title="Atsushi Inoue">AI</abbr>, <abbr title="Leslie Kohn">LK</abbr>), pp. 2–6.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1995-YangGMJL.html">DAC-1995-YangGMJL</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>System Design Methodology of UltraSPARC-I (<abbr title="Lawrence Yang">LY</abbr>, <abbr title="David Gao">DG</abbr>, <abbr title="Jamshid Mostoufi">JM</abbr>, <abbr title="Raju Joshi">RJ</abbr>, <abbr title="Paul Loewenstein">PL</abbr>), pp. 7–12.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-GateleyBCCDDEFGGJKKMNNOPSSWW.html">DAC-1995-GateleyBCCDDEFGGJKKMNNOPSSWW</a></dt><dd>UltraSPARC-I Emulation (<abbr title="James Gateley">JG</abbr>, <abbr title="Miriam Blatt">MB</abbr>, <abbr title="Dennis Chen">DC</abbr>, <abbr title="Scott Cooke">SC</abbr>, <abbr title="Piyush Desai">PD</abbr>, <abbr title="Manjunath Doreswamy">MD</abbr>, <abbr title="Mark Elgood">ME</abbr>, <abbr title="Gary Feierbach">GF</abbr>, <abbr title="Tim Goldsbury">TG</abbr>, <abbr title="Dale Greenley">DG</abbr>, <abbr title="Raju Joshi">RJ</abbr>, <abbr title="Mike Khosraviani">MK</abbr>, <abbr title="Robert Kwong">RK</abbr>, <abbr title="Manish Motwani">MM</abbr>, <abbr title="Chitresh Narasimhaiah">CN</abbr>, <abbr title="Sam J. Nicolino Jr.">SJNJ</abbr>, <abbr title="Tooru Ozeki">TO</abbr>, <abbr title="Gary Peterson">GP</abbr>, <abbr title="Chris Salzmann">CS</abbr>, <abbr title="Nasser Shayesteh">NS</abbr>, <abbr title="Jeffrey Whitman">JW</abbr>, <abbr title="Pak Wong">PW</abbr>), pp. 13–18.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-CaoABDDDDDDFGGGILMMMPPPRRSSSSVWYYZZ.html">DAC-1995-CaoABDDDDDDFGGGILMMMPPPRRSSSSVWYYZZ</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc (<abbr title="A. Cao">AC</abbr>, <abbr title="A. Adalal">AA</abbr>, <abbr title="J. Bauman">JB</abbr>, <abbr title="P. Delisle">PD</abbr>, <abbr title="P. Dedood">PD</abbr>, <abbr title="P. Donehue">PD</abbr>, <abbr title="M. Dell'OcaKhouja">MD</abbr>, <abbr title="T. Doan">TD</abbr>, <abbr title="Manjunath Doreswamy">MD</abbr>, <abbr title="P. Ferolito">PF</abbr>, <abbr title="O. Geva">OG</abbr>, <abbr title="D. Greenhill">DG</abbr>, <abbr title="S. Gopaladhine">SG</abbr>, <abbr title="J. Irwin">JI</abbr>, <abbr title="L. Lev">LL</abbr>, <abbr title="J. MacDonald">JM</abbr>, <abbr title="M. Ma">MM</abbr>, <abbr title="Samir Mitra">SM</abbr>, <abbr title="P. Patel">PP</abbr>, <abbr title="A. Prabhu">AP</abbr>, <abbr title="R. Puranik">RP</abbr>, <abbr title="S. Rozanski">SR</abbr>, <abbr title="N. Ross">NR</abbr>, <abbr title="P. Saggurti">PS</abbr>, <abbr title="S. Simovich">SS</abbr>, <abbr title="R. Sunder">RS</abbr>, <abbr title="B. Sur">BS</abbr>, <abbr title="W. Vercruysse">WV</abbr>, <abbr title="Michelle Wong">MW</abbr>, <abbr title="P. Yip">PY</abbr>, <abbr title="Robert K. Yu">RKY</abbr>, <abbr title="J. Zhou">JZ</abbr>, <abbr title="Gregory B. Zyner">GBZ</abbr>), pp. 19–22.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1995-MannePBHSMP.html">DAC-1995-MannePBHSMP</a></dt><dd>Computing the Maximum Power Cycles of a Sequential Circuit (<abbr title="Srilatha Manne">SM</abbr>, <abbr title="Abelardo Pardo">AP</abbr>, <abbr title="R. Iris Bahar">RIB</abbr>, <abbr title="Gary D. Hachtel">GDH</abbr>, <abbr title="Fabio Somenzi">FS</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 23–28.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-ChangP.html">DAC-1995-ChangP</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Register Allocation and Binding for Low Power (<abbr title="Jui-Ming Chang">JMC</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 29–35.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1995-FarrahiTS.html">DAC-1995-FarrahiTS</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/segmentation.html" title="segmentation">#segmentation</a></span></dt><dd>Memory Segmentation to Exploit Sleep Mode Operation (<abbr title="Amir H. Farrahi">AHF</abbr>, <abbr title="Gustavo E. Téllez">GET</abbr>, <abbr title="Majid Sarrafzadeh">MS</abbr>), pp. 36–41.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-MartinK.html">DAC-1995-MartinK</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power-Profiler: Optimizing ASICs Power Consumption at the Behavioral Level (<abbr title="Raul San Martin">RSM</abbr>, <abbr title="John P. Knight">JPK</abbr>), pp. 42–47.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-WangH.html">DAC-1995-WangH</a></dt><dd>Boolean Matching for Incompletely Specified Functions (<abbr title="Kuo-Hua Wang">KHW</abbr>, <abbr title="TingTing Hwang">TH</abbr>), pp. 48–53.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-WurthEA.html">DAC-1995-WurthEA</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Functional Multiple-Output Decomposition: Theory and an Implicit Algorithm (<abbr title="Bernd Wurth">BW</abbr>, <abbr title="Klaus Eckl">KE</abbr>, <abbr title="Kurt Antreich">KA</abbr>), pp. 54–59.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-StanionS.html">DAC-1995-StanionS</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Method for Finding Good Ashenhurst Decompositions and Its Application to FPGA Synthesis (<abbr title="Ted Stanion">TS</abbr>, <abbr title="Carl Sechen">CS</abbr>), pp. 60–64.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1995-ShenHC.html">DAC-1995-ShenHC</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span></dt><dd>Lambda Set Selection in Roth-Karp Decomposition for LUT-Based FPGA Technology Mapping (<abbr title="Wen-Zen Shen">WZS</abbr>, <abbr title="Juinn-Dar Huang">JDH</abbr>, <abbr title="Shih-Min Chao">SMC</abbr>), pp. 65–69.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1995-VaishnavP.html">DAC-1995-VaishnavP</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Minimizing the Routing Cost During Logic Extraction (<abbr title="Hirendu Vaishnav">HV</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 70–75.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-FrezzaLC.html">DAC-1995-FrezzaLC</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Requirements-Based Design Evaluation (<abbr title="Stephen T. Frezza">STF</abbr>, <abbr title="Steven P. Levitan">SPL</abbr>, <abbr title="Panos K. Chrysanthis">PKC</abbr>), pp. 76–81.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-JohnsonB.html">DAC-1995-JohnsonB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Incorporating Design Schedule Management into a Flow Management System (<abbr title="Eric W. Johnson">EWJ</abbr>, <abbr title="Jay B. Brockman">JBB</abbr>), pp. 82–87.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-AltmeyerSS.html">DAC-1995-AltmeyerSS</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Generating ECAD Framework Code from Abstract Models (<abbr title="Joachim Altmeyer">JA</abbr>, <abbr title="Bernd Schürmann">BS</abbr>, <abbr title="Martin Schütze">MS</abbr>), pp. 88–93.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-BredenfeldC.html">DAC-1995-BredenfeldC</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Tool Integration and Construction Using Generated Graph-Based Design Representations (<abbr title="Ansgar Bredenfeld">AB</abbr>, <abbr title="Raul Camposano">RC</abbr>), pp. 94–99.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-LyKMM.html">DAC-1995-LyKMM</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Scheduling Using Behavioral Templates (<abbr title="Tai Ly">TL</abbr>, <abbr title="David Knapp">DK</abbr>, <abbr title="Ron Miller">RM</abbr>, <abbr title="Don MacMillen">DM</abbr>), pp. 101–106.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-PotkonjakS.html">DAC-1995-PotkonjakS</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Rephasing: A Transformation Technique for the Manipulation of Timing Constraints (<abbr title="Miodrag Potkonjak">MP</abbr>, <abbr title="Mani B. Srivastava">MBS</abbr>), pp. 107–112.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-DeCastelo-Vide-e-SouzaPP.html">DAC-1995-DeCastelo-Vide-e-SouzaPP</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/throughput.html" title="throughput">#throughput</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Optimal ILP-Based Approach for Throughput Optimization Using Simultaneous Algorithm/Architecture Matching and Retiming (<abbr title="Y. G. DeCastelo-Vide-e-Souza">YGDVeS</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 113–118.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-SparmannLCR.html">DAC-1995-SparmannLCR</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/robust.html" title="robust">#robust</a></span></dt><dd>Fast Identification of Robust Dependent Path Delay Faults (<abbr title="Uwe Sparmann">US</abbr>, <abbr title="D. Luxenburger">DL</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 119–125.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1995-PomeranzR.html">DAC-1995-PomeranzR</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Synthesis-for-Testability of Combinational Logic Circuits (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 126–132.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1995-VenkataramanHFRCP.html">DAC-1995-VenkataramanHFRCP</a> <span class="tag"><a href="tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Rapid Diagnostic Fault Simulation of Stuck-at Faults in Sequential Circuits Using Compact Lists (<abbr title="Srikanth Venkataraman">SV</abbr>, <abbr title="Ismed Hartanto">IH</abbr>, <abbr title="W. Kent Fuchs">WKF</abbr>, <abbr title="Elizabeth M. Rudnick">EMR</abbr>, <abbr title="Sreejit Chakravarty">SC</abbr>, <abbr title="Janak H. Patel">JHP</abbr>), pp. 133–138.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-Chamberlain.html">DAC-1995-Chamberlain</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Parallel Logic Simulation of VLSI Systems (<abbr title="Roger D. Chamberlain">RDC</abbr>), pp. 139–143.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1995-WalkerG.html">DAC-1995-WalkerG</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Asynchronous, Distributed Event Driven Simulation Algorithm for Execution of VHDL on Parallel Processors (<abbr title="Peter A. Walker">PAW</abbr>, <abbr title="Sumit Ghosh">SG</abbr>), pp. 144–150.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1995-FrenchLLO.html">DAC-1995-FrenchLLO</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A General Method for Compiling Event-Driven Simulations (<abbr title="Robert S. French">RSF</abbr>, <abbr title="Monica S. Lam">MSL</abbr>, <abbr title="Jeremy R. Levitt">JRL</abbr>, <abbr title="Kunle Olukotun">KO</abbr>), pp. 151–156.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-ChengL.html">DAC-1995-ChengL</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>A Transformation-Based Approach for Storage Optimization (<abbr title="Wei-Kai Cheng">WKC</abbr>, <abbr title="Youn-Long Lin">YLL</abbr>), pp. 158–163.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-WuL.html">DAC-1995-WuL</a></dt><dd>Register Minimization beyond Sharing among Variables (<abbr title="Tsung-Yi Wu">TYW</abbr>, <abbr title="Youn-Long Lin">YLL</abbr>), pp. 164–169.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-FrankRS.html">DAC-1995-FrankRS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Constrained Register Allocation in Bus Architectures (<abbr title="Elof Frank">EF</abbr>, <abbr title="Salil Raje">SR</abbr>, <abbr title="Majid Sarrafzadeh">MS</abbr>), pp. 170–175.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-El-MalehMRM.html">DAC-1995-El-MalehMRM</a> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>On Test Set Preservation of Retimed Circuits (<abbr title="Aiman H. El-Maleh">AHEM</abbr>, <abbr title="Thomas E. Marchok">TEM</abbr>, <abbr title="Janusz Rajski">JR</abbr>, <abbr title="Wojciech Maly">WM</abbr>), pp. 176–182.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1995-RudnickP.html">DAC-1995-RudnickP</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Combining Deterministic and Genetic Approaches for Sequential Circuit Test Generation (<abbr title="Elizabeth M. Rudnick">EMR</abbr>, <abbr title="Janak H. Patel">JHP</abbr>), pp. 183–188.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-PanL.html">DAC-1995-PanL</a></dt><dd>Partial Scan with Pre-selected Scan Signals (<abbr title="Peichen Pan">PP</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 189–194.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-AlpertY.html">DAC-1995-AlpertY</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Spectral Partitioning: The More Eigenvectors, The Better (<abbr title="Charles J. Alpert">CJA</abbr>, <abbr title="So-Zen Yao">SZY</abbr>), pp. 195–200.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-SawkarT.html">DAC-1995-SawkarT</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multi-way Partitioning for Minimum Delay for Look-Up Table Based FPGAs (<abbr title="Prashant Sawkar">PS</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 201–205.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1995-LiuKCH.html">DAC-1995-LiuKCH</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/replication.html" title="replication">#replication</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Performance-Driven Partitioning Using a Replication Graph Approach (<abbr title="Lung-Tien Liu">LTL</abbr>, <abbr title="Ming-Ter Kuo">MTK</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>, <abbr title="T. C. Hu">TCH</abbr>), pp. 206–210.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1995-SwartzS.html">DAC-1995-SwartzS</a> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Timing Driven Placement for Large Standard Cell Circuits (<abbr title="William Swartz">WS</abbr>, <abbr title="Carl Sechen">CS</abbr>), pp. 211–215.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1995-HagenHK.html">DAC-1995-HagenHK</a> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/quantifier.html" title="quantifier">#quantifier</a></span></dt><dd>Quantified Suboptimality of VLSI Layout Heuristics (<abbr title="Lars W. Hagen">LWH</abbr>, <abbr title="Dennis J.-H. Huang">DJHH</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>), pp. 216–221.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-Albrecht.html">DAC-1995-Albrecht</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Concurrent Design Methodology and Configuration Management of the SIEMENS EWSD — CCS7E Processor System Simulation (<abbr title="Thomas W. Albrecht">TWA</abbr>), pp. 222–227.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-ZepterGM.html">DAC-1995-ZepterGM</a> <span class="tag"><a href="tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Digital Receiver Design Using VHDL Generation from Data Flow Graphs (<abbr title="Peter Zepter">PZ</abbr>, <abbr title="Thorsten Grötker">TG</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 228–233.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-MalleyD.html">DAC-1995-MalleyD</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Logic Verification Methodology for PowerPC Microprocessors (<abbr title="Charles H. Malley">CHM</abbr>, <abbr title="Max Dieudonné">MD</abbr>), pp. 234–240.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1995-DevadasM.html">DAC-1995-DevadasM</a> <span class="tag"><a href="tag/bibliography.html" title="bibliography">#bibliography</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A Survey of Optimization Techniques Targeting Low Power VLSI Circuits (<abbr title="Srinivas Devadas">SD</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 242–247.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-ImanP.html">DAC-1995-ImanP</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Logic Extraction and Factorization for Low Power (<abbr title="Sasan Iman">SI</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 248–253.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-LavagnoMSS.html">DAC-1995-LavagnoMSS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Timed Shannon Circuits: A Power-Efficient Design Style and Synthesis Tool (<abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Patrick C. McGeer">PCM</abbr>, <abbr title="Alexander Saldanha">AS</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 254–260.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1995-ChandnaKBRS.html">DAC-1995-ChandnaKBRS</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/ram.html" title="ram">#ram</a></span></dt><dd>The Aurora RAM Compiler (<abbr title="Ajay Chandna">AC</abbr>, <abbr title="C. David Kibler">CDK</abbr>, <abbr title="Richard B. Brown">RBB</abbr>, <abbr title="Mark Roberts">MR</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>), pp. 261–266.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-RekhiTL.html">DAC-1995-RekhiTL</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Automatic Layout Synthesis of Leaf Cells (<abbr title="Sanjay Rekhi">SR</abbr>, <abbr title="J. Donald Trotter">JDT</abbr>, <abbr title="Daniel H. Linder">DHL</abbr>), pp. 267–272.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-MeijsG.html">DAC-1995-MeijsG</a></dt><dd>Delayed Frontal Solution for Finite-Element Based Resistance Extraction (<abbr title="N. P. van der Meijs">NPvdM</abbr>, <abbr title="Arjan J. van Genderen">AJvG</abbr>), pp. 273–278.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-AharonGLLMMMS.html">DAC-1995-AharonGLLMMMS</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Test Program Generation for Functional Verification of PowerPC Processors in IBM (<abbr title="Aharon Aharon">AA</abbr>, <abbr title="Dave Goodman">DG</abbr>, <abbr title="Moshe Levinger">ML</abbr>, <abbr title="Yossi Lichtenstein">YL</abbr>, <abbr title="Yossi Malka">YM</abbr>, <abbr title="Charlotte Metzger">CM</abbr>, <abbr title="Moshe Molcho">MM</abbr>, <abbr title="Gil Shurek">GS</abbr>), pp. 279–285.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1995-KnappLMM.html">DAC-1995-KnappLMM</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>Behavioral Synthesis Methodology for HDL-Based Specification and Validation (<abbr title="David Knapp">DK</abbr>, <abbr title="Tai Ly">TL</abbr>, <abbr title="Don MacMillen">DM</abbr>, <abbr title="Ron Miller">RM</abbr>), pp. 286–291.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-BombanaCCHMZ.html">DAC-1995-BombanaCCHMZ</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Design-Flow and Synthesis for ASICs: A Case Study (<abbr title="Massimo Bombana">MB</abbr>, <abbr title="Patrizia Cavalloro">PC</abbr>, <abbr title="Salvatore Conigliaro">SC</abbr>, <abbr title="Roger B. Hughes">RBH</abbr>, <abbr title="Gerry Musgrave">GM</abbr>, <abbr title="Giuseppe Zaza">GZ</abbr>), pp. 292–297.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-BormannLPV.html">DAC-1995-BormannLPV</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>Model Checking in Industrial Hardware Design (<abbr title="Jörg Bormann">JB</abbr>, <abbr title="Jörg Lohse">JL</abbr>, <abbr title="Michael Payer">MP</abbr>, <abbr title="Gerd Venzl">GV</abbr>), pp. 298–303.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-LalgudiP.html">DAC-1995-LalgudiP</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>DELAY: An Efficient Tool for Retiming with Realistic Delay Modeling (<abbr title="Kumar N. Lalgudi">KNL</abbr>, <abbr title="Marios C. Papaefthymiou">MCP</abbr>), pp. 304–309.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-DeokarS.html">DAC-1995-DeokarS</a> <span class="tag"><a href="tag/fresh%20look.html" title="fresh look">#fresh look</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>A Fresh Look at Retiming Via Clock Skew Optimization (<abbr title="Rahul B. Deokar">RBD</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 310–315.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-SinghalPRB.html">DAC-1995-SinghalPRB</a></dt><dd>The Validity of Retiming Sequential Circuits (<abbr title="Vigyan Singhal">VS</abbr>, <abbr title="Carl Pixley">CP</abbr>, <abbr title="Richard L. Rudell">RLR</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 316–321.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-KarkowskiO.html">DAC-1995-KarkowskiO</a></dt><dd>Retiming Synchronous Circuitry with Imprecise Delays (<abbr title="Ireneusz Karkowski">IK</abbr>, <abbr title="Ralph H. J. M. Otten">RHJMO</abbr>), pp. 322–326.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1995-LiuPD.html">DAC-1995-LiuPD</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Fast State Assignment Procedure for Large FSMs (<abbr title="Shihming Liu">SL</abbr>, <abbr title="Massoud Pedram">MP</abbr>, <abbr title="Alvin M. Despain">AMD</abbr>), pp. 327–332.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-KassabMRT.html">DAC-1995-KassabMRT</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Software Accelerated Functional Fault Simulation for Data-Path Architectures (<abbr title="Mark Kassab">MK</abbr>, <abbr title="Nilanjan Mukherjee">NM</abbr>, <abbr title="Janusz Rajski">JR</abbr>, <abbr title="Jerzy Tyszer">JT</abbr>), pp. 333–338.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-KriegerBK.html">DAC-1995-KriegerBK</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Symbolic Fault Simulation for Sequential Circuits and the Multiple Observation Time Test Strategy (<abbr title="Rolf Krieger">RK</abbr>, <abbr title="Bernd Becker">BB</abbr>, <abbr title="Martin Keim">MK</abbr>), pp. 339–344.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-KonukFL.html">DAC-1995-KonukFL</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Accurate and Efficient Fault Simulation of Realistic CMOS Network Breaks (<abbr title="Haluk Konuk">HK</abbr>, <abbr title="F. Joel Ferguson">FJF</abbr>, <abbr title="Tracy Larrabee">TL</abbr>), pp. 345–351.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1995-Ribas-XirgoC.html">DAC-1995-Ribas-XirgoC</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Analysis of Switch-Level Faults by Symbolic Simulation (<abbr title="Lluis Ribas">LR</abbr>, <abbr title="Jordi Carrabina">JC</abbr>), pp. 352–357.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-KrauterGWP.html">DAC-1995-KrauterGWP</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Transmission Line Synthesis (<abbr title="Byron Krauter">BK</abbr>, <abbr title="Rohini Gupta">RG</abbr>, <abbr title="John Willis">JW</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 358–363.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-GuptaKTWP.html">DAC-1995-GuptaKTWP</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span></dt><dd>The Elmore Delay as a Bound for RC Trees with Generalized Input Signals (<abbr title="Rohini Gupta">RG</abbr>, <abbr title="Byron Krauter">BK</abbr>, <abbr title="Bogdan Tutuianu">BT</abbr>, <abbr title="John Willis">JW</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 364–369.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-Rao.html">DAC-1995-Rao</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>Delay Analysis of the Distributed RC Line (<abbr title="Vasant B. Rao">VBR</abbr>), pp. 370–375.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-SilveiraKW.html">DAC-1995-SilveiraKW</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Reduced-Order Modeling of Frequency-Dependent Coupling Inductances Associated with 3-D Interconnect Structures (<abbr title="Luis Miguel Silveira">LMS</abbr>, <abbr title="Mattan Kamon">MK</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 376–380.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1995-MehrotraFS.html">DAC-1995-MehrotraFS</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance Driven Global Routing and Wiring Rule Generation for High Speed PCBs and MCMs (<abbr title="Sharad Mehrotra">SM</abbr>, <abbr title="Paul D. Franzon">PDF</abbr>, <abbr title="Michael B. Steer">MBS</abbr>), pp. 381–387.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1995-MonahanB.html">DAC-1995-MonahanB</a> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Symbolic Modeling and Evaluation of Data Paths (<abbr title="Chuck Monahan">CM</abbr>, <abbr title="Forrest Brewer">FB</abbr>), pp. 389–394.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-ParulkarGB.html">DAC-1995-ParulkarGB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Data Path Allocation for Synthesizing RTL Designs with Low BIST Area Overhead (<abbr title="Ishwar Parulkar">IP</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 395–401.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1995-GeloshS.html">DAC-1995-GeloshS</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Deriving Efficient Area and Delay Estimates by Modeling Layout Tools (<abbr title="Donald S. Gelosh">DSG</abbr>, <abbr title="Dorothy E. Setliff">DES</abbr>), pp. 402–407.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-BernMS.html">DAC-1995-BernMS</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient OBDD-Based Boolean Manipulation in CAD beyond Current Limits (<abbr title="Jochen Bern">JB</abbr>, <abbr title="Christoph Meinel">CM</abbr>, <abbr title="Anna Slobodová">AS</abbr>), pp. 408–413.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-ReddyKP.html">DAC-1995-ReddyKP</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Novel Verification Framework Combining Structural and OBDD Methods in a Synthesis Environment (<abbr title="Subodh M. Reddy">SMR</abbr>, <abbr title="Wolfgang Kunz">WK</abbr>, <abbr title="Dhiraj K. Pradhan">DKP</abbr>), pp. 414–419.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-JainMF.html">DAC-1995-JainMF</a> <span class="tag"><a href="tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Advanced Verification Techniques Based on Learning (<abbr title="Jawahar Jain">JJ</abbr>, <abbr title="Rajarshi Mukherjee">RM</abbr>, <abbr title="Masahiro Fujita">MF</abbr>), pp. 420–426.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1995-ClarkeGMZ.html">DAC-1995-ClarkeGMZ</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Generation of Counterexamples and Witnesses in Symbolic Model Checking (<abbr title="Edmund M. Clarke">EMC</abbr>, <abbr title="Orna Grumberg">OG</abbr>, <abbr title="Kenneth L. McMillan">KLM</abbr>, <abbr title="Xudong Zhao">XZ</abbr>), pp. 427–432.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-KruiskampL.html">DAC-1995-KruiskampL</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>DARWIN: CMOS Opamp Synthesis by Means of a Genetic Algorithm (<abbr title="Wim Kruiskamp">WK</abbr>, <abbr title="Domine Leenaerts">DL</abbr>), pp. 433–438.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-WempleY.html">DAC-1995-WempleY</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Mixed-Signal Switching Noise Analysis Using Voronoi-Tessellated Substrate Macromodels (<abbr title="Ivan L. Wemple">ILW</abbr>, <abbr title="Andrew T. Yang">ATY</abbr>), pp. 439–444.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-LampaertGS.html">DAC-1995-LampaertGS</a></dt><dd>Direct Performance-Driven Placement of Mismatch-Sensitive Analog Circuits (<abbr title="Koen Lampaert">KL</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>), pp. 445–449.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1995-VinnakotaHS.html">DAC-1995-VinnakotaHS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/difference.html" title="difference">#difference</a></span></dt><dd>System-Level Design for Test of Fully Differential Analog Circuits (<abbr title="Bapiraju Vinnakota">BV</abbr>, <abbr title="Ramesh Harjani">RH</abbr>, <abbr title="Nicholas J. Stessman">NJS</abbr>), pp. 450–454.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1995-LiM.html">DAC-1995-LiM</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Performance Analysis of Embedded Software Using Implicit Path Enumeration (<abbr title="Yau-Tsun Steven Li">YTSL</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 456–461.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-ChouB.html">DAC-1995-ChouB</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Interval Scheduling: Fine-Grained Code Scheduling for Embedded Systems (<abbr title="Pai H. Chou">PHC</abbr>, <abbr title="Gaetano Borriello">GB</abbr>), pp. 462–467.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-NarayanG.html">DAC-1995-NarayanG</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Interfacing Incompatible Protocols Using Interface Process Generation (<abbr title="Sanjiv Narayan">SN</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 468–473.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-FeldmannF.html">DAC-1995-FeldmannF</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Reduced-Order Modeling of Large Linear Subcircuits via a Block Lanczos Algorithm (<abbr title="Peter Feldmann">PF</abbr>, <abbr title="Roland W. Freund">RWF</abbr>), pp. 474–479.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-TelicheveskyKW.html">DAC-1995-TelicheveskyKW</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Steady-State Analysis Based on Matrix-Free Krylov-Subspace Methods (<abbr title="Ricardo Telichevesky">RT</abbr>, <abbr title="Kenneth S. Kundert">KSK</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 480–484.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1995-ChouKW.html">DAC-1995-ChouKW</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Transient Simulations of Three-Dimensional Integrated Circuit Interconnect Using a Mixed Surface-Volume Approach (<abbr title="Mike Chou">MC</abbr>, <abbr title="Tom Korsmeyer">TK</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 485–490.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-XiD.html">DAC-1995-XiD</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Buffer Insertion and Sizing Under Process Variations for Low Power Clock Distribution (<abbr title="Joe G. Xi">JGX</abbr>, <abbr title="Wayne Wei-Ming Dai">WWMD</abbr>), pp. 491–496.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-VittalM.html">DAC-1995-VittalM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Power Optimal Buffered Clock Tree Design (<abbr title="Ashok Vittal">AV</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 497–502.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-VittalM95a.html">DAC-1995-VittalM95a</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Power Distribution Topology Design (<abbr title="Ashok Vittal">AV</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 503–507.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1995-HuangKT.html">DAC-1995-HuangKT</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>On the Bounded-Skew Clock and Steiner Routing Problems (<abbr title="Dennis J.-H. Huang">DJHH</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Chung-Wen Albert Tsao">CWAT</abbr>), pp. 508–513.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-SmailagicSAKMS.html">DAC-1995-SmailagicSAKMS</a> <span class="tag"><a href="tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span></dt><dd>Benchmarking An Interdisciplinary Concurrent Design Methodology for Electronic/Mechanical Systems (<abbr title="Asim Smailagic">AS</abbr>, <abbr title="Daniel P. Siewiorek">DPS</abbr>, <abbr title="Drew Anderson">DA</abbr>, <abbr title="Chris Kasabach">CK</abbr>, <abbr title="Thomas L. Martin">TLM</abbr>, <abbr title="John Stivoric">JS</abbr>), pp. 514–519.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-ManciniYB.html">DAC-1995-ManciniYB</a></dt><dd>A Methodology for HW-SW Codesign in ATM (<abbr title="Giovanni Mancini">GM</abbr>, <abbr title="Dave Yurach">DY</abbr>, <abbr title="Spiros Boucouris">SB</abbr>), pp. 520–527.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1995-SilburtPBNDW.html">DAC-1995-SilburtPBNDW</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Accelerating Concurrent Hardware Design with Behavioural Modelling and System Simulation (<abbr title="Allan Silburt">AS</abbr>, <abbr title="Ian Perryman">IP</abbr>, <abbr title="Janick Bergeron">JB</abbr>, <abbr title="Stacy Nichols">SN</abbr>, <abbr title="Mario Dufresne">MD</abbr>, <abbr title="Greg Ward">GW</abbr>), pp. 528–533.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-BryantC.html">DAC-1995-BryantC</a> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of Arithmetic Circuits with Binary Moment Diagrams (<abbr title="Randal E. Bryant">REB</abbr>, <abbr title="Yirng-An Chen">YAC</abbr>), pp. 535–541.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1995-Kimura.html">DAC-1995-Kimura</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Residue BDD and Its Application to the Verification of Arithmetic Circuits (<abbr title="Shinji Kimura">SK</abbr>), pp. 542–545.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1995-ZhouB.html">DAC-1995-ZhouB</a> <span class="tag"><a href="tag/canonical.html" title="canonical">#canonical</a></span> <span class="tag"><a href="tag/equivalence.html" title="equivalence">#equivalence</a></span></dt><dd>Equivalence Checking of Datapaths Based on Canonical Arithmetic Expressions (<abbr title="Zheng Zhou">ZZ</abbr>, <abbr title="Wayne Burleson">WB</abbr>), pp. 546–551.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-MakW.html">DAC-1995-MakW</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Optimal Board-Level Routing for FPGA-Based Logic Emulation (<abbr title="Wai-Kei Mak">WKM</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 552–556.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1995-LeeW.html">DAC-1995-LeeW</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A Performance and Routability Driven Router for FPGAs Considering Path Delays (<abbr title="Yuh-Sheng Lee">YSL</abbr>, <abbr title="Allen C.-H. Wu">ACHW</abbr>), pp. 557–561.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1995-AlexanderR.html">DAC-1995-AlexanderR</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>New Performance-Driven FPGA Routing Algorithms (<abbr title="Michael J. Alexander">MJA</abbr>, <abbr title="Gabriel Robins">GR</abbr>), pp. 562–567.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-WuM.html">DAC-1995-WuM</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/orthogonal.html" title="orthogonal">#orthogonal</a></span></dt><dd>Orthogonal Greedy Coupling — A New Optimization Approach to 2-D FPGA Routing (<abbr title="Yu-Liang Wu">YLW</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 568–573.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-Trimberger.html">DAC-1995-Trimberger</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Effects of FPGA Architecture on FPGA Routing (<abbr title="Steven Trimberger">ST</abbr>), pp. 574–578.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1995-SilvaK.html">DAC-1995-SilvaK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/web.html" title="web">#web</a></span></dt><dd>The Case for Design Using the World Wide Web (<abbr title="Mário J. Silva">MJS</abbr>, <abbr title="Randy H. Katz">RHK</abbr>), pp. 579–585.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1995-ChiodoGJLHSSS.html">DAC-1995-ChiodoGJLHSSS</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/source%20code.html" title="source code">#source code</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Software Programs for Embedded Control Applications (<abbr title="Massimiliano Chiodo">MC</abbr>, <abbr title="Paolo Giusto">PG</abbr>, <abbr title="Attila Jurecska">AJ</abbr>, <abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Harry Hsieh">HH</abbr>, <abbr title="Kei Suzuki">KS</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>, <abbr title="Ellen Sentovich">ES</abbr>), pp. 587–592.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-TimmerSMJ.html">DAC-1995-TimmerSMJ</a> <span class="tag"><a href="tag/code%20generation.html" title="code generation">#code generation</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Conflict Modelling and Instruction Scheduling in Code Generation for In-House DSP Cores (<abbr title="Adwin H. Timmer">AHT</abbr>, <abbr title="Marino T. J. Strik">MTJS</abbr>, <abbr title="Jef L. van Meerbergen">JLvM</abbr>, <abbr title="Jochen A. G. Jess">JAGJ</abbr>), pp. 593–598.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-LiaoDKTW.html">DAC-1995-LiaoDKTW</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Code Optimization Techniques for Embedded DSP Microprocessors (<abbr title="Stan Y. Liao">SYL</abbr>, <abbr title="Srinivas Devadas">SD</abbr>, <abbr title="Kurt Keutzer">KK</abbr>, <abbr title="Steven W. K. Tjiang">SWKT</abbr>, <abbr title="Albert R. Wang">ARW</abbr>), pp. 599–604.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-BiekerM.html">DAC-1995-BiekerM</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/logic%20programming.html" title="logic programming">#logic programming</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Retargetable Self-Test Program Generation Using Constraint Logic Programming (<abbr title="Ulrich Bieker">UB</abbr>, <abbr title="Peter Marwedel">PM</abbr>), pp. 605–611.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1995-Najm.html">DAC-1995-Najm</a> <span class="tag"><a href="tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/feedback.html" title="feedback">#feedback</a></span></dt><dd>Feedback, Correlation, and Delay Concerns in the Power Estimation of VLSI Circuits (<abbr title="Farid N. Najm">FNN</abbr>), pp. 612–617.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-MehtaBOI.html">DAC-1995-MehtaBOI</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Accurate Estimation of Combinational Circuit Activity (<abbr title="Huzefa Mehta">HM</abbr>, <abbr title="Manjit Borah">MB</abbr>, <abbr title="Robert Michael Owens">RMO</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 618–622.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1995-NajmZ.html">DAC-1995-NajmZ</a> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Extreme Delay Sensitivity and the Worst-Case Switching Activity in VLSI Circuits (<abbr title="Farid N. Najm">FNN</abbr>, <abbr title="Michael Y. Zhang">MYZ</abbr>), pp. 623–627.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1995-MarculescuMP.html">DAC-1995-MarculescuMP</a> <span class="tag"><a href="tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Power Estimation for Highly Correlated Input Streams (<abbr title="Radu Marculescu">RM</abbr>, <abbr title="Diana Marculescu">DM</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 628–634.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1995-NajmGH.html">DAC-1995-NajmGH</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Power Estimation in Sequential Circuits (<abbr title="Farid N. Najm">FNN</abbr>, <abbr title="Shashank Goel">SG</abbr>, <abbr title="Ibrahim N. Hajj">INH</abbr>), pp. 635–640.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-CoudertM.html">DAC-1995-CoudertM</a> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>New Ideas for Solving Covering Problems (<abbr title="Olivier Coudert">OC</abbr>, <abbr title="Jean Christophe Madre">JCM</abbr>), pp. 641–646.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-LinCCMC.html">DAC-1995-LinCCMC</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Logic Synthesis for Engineering Change (<abbr title="Chih-Chang Lin">CCL</abbr>, <abbr title="Kuang-Chien Chen">KCC</abbr>, <abbr title="Shih-Chieh Chang">SCC</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 647–652.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-NakamuraY.html">DAC-1995-NakamuraY</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Partitioning-Based Logic Optimization Method for Large Scale Circuits with Boolean Matrix (<abbr title="Yuichi Nakamura">YN</abbr>, <abbr title="Takeshi Yoshimura">TY</abbr>), pp. 653–657.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1995-YuguchiNWF.html">DAC-1995-YuguchiNWF</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multi-Level Logic Minimization Based on Multi-Signal Implications (<abbr title="Masayuki Yuguchi">MY</abbr>, <abbr title="Yuichi Nakamura">YN</abbr>, <abbr title="Kazutoshi Wakabayashi">KW</abbr>, <abbr title="Tomoyuki Fujita">TF</abbr>), pp. 658–662.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1995-ChangMC.html">DAC-1995-ChangMC</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span></dt><dd>An Efficient Algorithm for Local Don’t Care Sets Calculation (<abbr title="Shih-Chieh Chang">SCC</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 663–667.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1995-RohfleischWA.html">DAC-1995-RohfleischWA</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Logic Clause Analysis for Delay Optimization (<abbr title="Bernhard Rohfleisch">BR</abbr>, <abbr title="Bernd Wurth">BW</abbr>, <abbr title="Kurt Antreich">KA</abbr>), pp. 668–672.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1995-Bergamaschi.html">DAC-1995-Bergamaschi</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Productivity Issues in High-Level Design: Are Tools Solving the Real Problems? (<abbr title="Reinaldo A. Bergamaschi">RAB</abbr>), pp. 674–677.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1995-GiumaleK.html">DAC-1995-GiumaleK</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Information Models of VHDL (<abbr title="Cristian A. Giumale">CAG</abbr>, <abbr title="Hilary J. Kahn">HJK</abbr>), pp. 678–683.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-StollonP.html">DAC-1995-StollonP</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Measures of Syntactic Complexity for Modeling Behavioral VHDL (<abbr title="Neal S. Stollon">NSS</abbr>, <abbr title="John D. Provence">JDP</abbr>), pp. 684–689.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-MenezesPP.html">DAC-1995-MenezesPP</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Simultaneous Gate and Interconnect Sizing for Circuit-Level Delay Optimization (<abbr title="Noel Menezes">NM</abbr>, <abbr title="Satyamurthy Pullela">SP</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 690–695.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-LeeT.html">DAC-1995-LeeT</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span></dt><dd>An Algorithm for Incremental Timing Analysis (<abbr title="Jin-fuw Lee">JfL</abbr>, <abbr title="Donald T. Tang">DTT</abbr>), pp. 696–701.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-FabbroFCG.html">DAC-1995-FabbroFCG</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span> <span class="tag"><a href="tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>An Assigned Probability Technique to Derive Realistic Worst-Case Timing Models of Digital Standard Cells (<abbr title="Alessandro Dal Fabbro">ADF</abbr>, <abbr title="Bruno Franzini">BF</abbr>, <abbr title="Luigi Croce">LC</abbr>, <abbr title="Carlo Guardiani">CG</abbr>), pp. 702–706.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1995-JainBJ.html">DAC-1995-JainBJ</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span></dt><dd>Automatic Clock Abstraction from Sequential Circuits (<abbr title="Samir Jain">SJ</abbr>, <abbr title="Randal E. Bryant">REB</abbr>, <abbr title="Alok Jain">AJ</abbr>), pp. 707–711.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1995-LinJK.html">DAC-1995-LinJK</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Hierarchical Optimization of Asynchronous Circuits (<abbr title="Bill Lin">BL</abbr>, <abbr title="Gjalt G. de Jong">GGdJ</abbr>, <abbr title="Tilman Kolks">TK</abbr>), pp. 712–717.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1995-SawasakiYL.html">DAC-1995-SawasakiYL</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Externally Hazard-Free Implementations of Asynchronous Circuits (<abbr title="Milton H. Sawasaki">MHS</abbr>, <abbr title="Chantal Ykman-Couvreur">CYC</abbr>, <abbr title="Bill Lin">BL</abbr>), pp. 718–724.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1995-VanbekbergenWK.html">DAC-1995-VanbekbergenWK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>A Design and Validation System for Asynchronous Circuits (<abbr title="Peter Vanbekbergen">PV</abbr>, <abbr title="Albert R. Wang">ARW</abbr>, <abbr title="Kurt Keutzer">KK</abbr>), pp. 725–730.</dd> <div class="pagevis" style="width:5px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>