
source Xilinx92i/settings.sh
cd ~/auto-ise

rm -rf build
rm -rf xst
mkdir build
mkdir build/xst_temp
source src/$1
echo XST script file: $XST_SCRIPT_FILE
echo constraints: $CONSTRAINTS_FILE

# synthesis
xst -ifn "src/$XST_SCRIPT_FILE" -ofn build/synthesis.syr
mkdir build/post-synthesis
netgen -ofmt verilog -aka -w -dir build/post-synthesis synthesized.ngc

# translate, map, place, route
ngdbuild -dd build/ngdbuild_temp -nt timestamp -uc "src/$CONSTRAINTS_FILE" -p XC3S500E-FG320-4 build/synthesized.ngc build/synthesized.ngd
map -p XC3S500E-FG320-4 -ol high -o build/mapped.ncd build/synthesized.ngd build/mapped.pcf
par -ol high build/mapped.ncd build/routed.ncd build/mapped.pcf
# trce -v 20 build/routed.ncd build/mapped.pcf

# generate programming files
bitgen -g ConfigRate:25 build/routed.ncd build/bitfile.bit build/mapped.pcf
promgen -u 0 build/bitfile.bit -o build/bitfile.mcs -p mcs -x xcf04s
