INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/up/R_Controller/R_Controller.srcs/sim_1/new/R_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_R_Controller
