<stg><name>calculate_pseudoimage</name>


<trans_list>

<trans id="112" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="10" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln18 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln18"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pointcloud, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %pointcloud

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="2056" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2056 %pseudoimage, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="2056">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2056 %pseudoimage

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:6 %store_ln19 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
entry:7 %br_ln19 = br void %for.body.split

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body.split:0 %i_1 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="10">
<![CDATA[
for.body.split:1 %zext_ln19 = zext i10 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:5 %pointcloud_addr = getelementptr i32 %pointcloud, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="pointcloud_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="10">
<![CDATA[
for.body.split:6 %pointcloud_load = load i10 %pointcloud_addr

]]></Node>
<StgValue><ssdm name="pointcloud_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.split:19 %i_3 = add i10 %i_1, i10 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:0 %icmp_ln19 = icmp_eq  i10 %i_1, i10 999

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:1 %store_ln19 = store i10 %i_3, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:2 %br_ln19 = br i1 %icmp_ln19, void %for.body.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="10">
<![CDATA[
for.body.split:6 %pointcloud_load = load i10 %pointcloud_addr

]]></Node>
<StgValue><ssdm name="pointcloud_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32">
<![CDATA[
for.body.split:7 %x = trunc i32 %pointcloud_load

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="32">
<![CDATA[
for.body.split:8 %trunc_ln20_1 = trunc i32 %pointcloud_load

]]></Node>
<StgValue><ssdm name="trunc_ln20_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:9 %y = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %pointcloud_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.body.split:10 %tmp_8 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %trunc_ln20_1, i7 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="8">
<![CDATA[
for.body.split:11 %zext_ln23 = zext i8 %y

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body.split:12 %add_ln23 = add i14 %tmp_8, i14 %zext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="14">
<![CDATA[
for.body.split:13 %zext_ln23_1 = zext i14 %add_ln23

]]></Node>
<StgValue><ssdm name="zext_ln23_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="2056" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:14 %pseudoimage_addr = getelementptr i2056 %pseudoimage, i64 0, i64 %zext_ln23_1

]]></Node>
<StgValue><ssdm name="pseudoimage_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2056" op_0_bw="14">
<![CDATA[
for.body.split:15 %pseudoimage_load = load i14 %pseudoimage_addr

]]></Node>
<StgValue><ssdm name="pseudoimage_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0">
<![CDATA[
for.body.split:2 %specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln19"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:3 %speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln19"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:4 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2056" op_0_bw="14">
<![CDATA[
for.body.split:15 %pseudoimage_load = load i14 %pseudoimage_addr

]]></Node>
<StgValue><ssdm name="pseudoimage_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="2056">
<![CDATA[
for.body.split:16 %c = trunc i2056 %pseudoimage_load

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2" op_1_bw="2056" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:17 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i2056.i32.i32, i2056 %pseudoimage_load, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.split:18 %icmp_ln24 = icmp_eq  i2 %tmp, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:20 %br_ln24 = br i1 %icmp_ln24, void %for.inc, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:0 %lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %pointcloud_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:1 %lshr_ln25_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %pointcloud_load, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln25_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="2056">
<![CDATA[
if.then:2 %trunc_ln25 = trunc i2056 %pseudoimage_load

]]></Node>
<StgValue><ssdm name="trunc_ln25"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
if.then:3 %shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln25, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="11">
<![CDATA[
if.then:4 %zext_ln25 = zext i11 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
if.then:5 %or_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln25, i5 8

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="2032" op_0_bw="11">
<![CDATA[
if.then:6 %zext_ln25_1 = zext i11 %or_ln1

]]></Node>
<StgValue><ssdm name="zext_ln25_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="2032" op_0_bw="2032" op_1_bw="2032">
<![CDATA[
if.then:7 %shl_ln25 = shl i2032 255, i2032 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="shl_ln25"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2033" op_0_bw="2032">
<![CDATA[
if.then:8 %zext_ln25_2 = zext i2032 %shl_ln25

]]></Node>
<StgValue><ssdm name="zext_ln25_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="2032" op_0_bw="8">
<![CDATA[
if.then:9 %zext_ln25_3 = zext i8 %x

]]></Node>
<StgValue><ssdm name="zext_ln25_3"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="2032" op_0_bw="2032" op_1_bw="2032">
<![CDATA[
if.then:10 %shl_ln25_1 = shl i2032 %zext_ln25_3, i2032 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="shl_ln25_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
if.then:11 %or_ln25_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln25, i5 16

]]></Node>
<StgValue><ssdm name="or_ln25_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="2040" op_0_bw="11">
<![CDATA[
if.then:12 %zext_ln25_4 = zext i11 %or_ln25_1

]]></Node>
<StgValue><ssdm name="zext_ln25_4"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="2040" op_0_bw="2040" op_1_bw="2040">
<![CDATA[
if.then:13 %shl_ln25_2 = shl i2040 255, i2040 %zext_ln25_4

]]></Node>
<StgValue><ssdm name="shl_ln25_2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="2041" op_0_bw="2040">
<![CDATA[
if.then:14 %zext_ln25_5 = zext i2040 %shl_ln25_2

]]></Node>
<StgValue><ssdm name="zext_ln25_5"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="2040" op_0_bw="8">
<![CDATA[
if.then:15 %zext_ln25_6 = zext i8 %y

]]></Node>
<StgValue><ssdm name="zext_ln25_6"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="2040" op_0_bw="2040" op_1_bw="2040">
<![CDATA[
if.then:16 %shl_ln25_3 = shl i2040 %zext_ln25_6, i2040 %zext_ln25_4

]]></Node>
<StgValue><ssdm name="shl_ln25_3"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
if.then:17 %or_ln25_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln25, i5 24

]]></Node>
<StgValue><ssdm name="or_ln25_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2048" op_0_bw="11">
<![CDATA[
if.then:18 %zext_ln25_9 = zext i11 %or_ln25_2

]]></Node>
<StgValue><ssdm name="zext_ln25_9"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
if.then:19 %shl_ln25_4 = shl i2048 255, i2048 %zext_ln25_9

]]></Node>
<StgValue><ssdm name="shl_ln25_4"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="2049" op_0_bw="2048">
<![CDATA[
if.then:20 %zext_ln25_10 = zext i2048 %shl_ln25_4

]]></Node>
<StgValue><ssdm name="zext_ln25_10"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="2048" op_0_bw="8">
<![CDATA[
if.then:21 %zext_ln25_11 = zext i8 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln25_11"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
if.then:22 %shl_ln25_5 = shl i2048 %zext_ln25_11, i2048 %zext_ln25_9

]]></Node>
<StgValue><ssdm name="shl_ln25_5"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then:23 %add_ln25 = add i12 %zext_ln25, i12 32

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="2056" op_0_bw="12">
<![CDATA[
if.then:24 %zext_ln25_7 = zext i12 %add_ln25

]]></Node>
<StgValue><ssdm name="zext_ln25_7"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="2056" op_0_bw="2056" op_1_bw="2056">
<![CDATA[
if.then:25 %shl_ln25_6 = shl i2056 255, i2056 %zext_ln25_7

]]></Node>
<StgValue><ssdm name="shl_ln25_6"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="2056" op_0_bw="8">
<![CDATA[
if.then:26 %zext_ln25_8 = zext i8 %lshr_ln25_1

]]></Node>
<StgValue><ssdm name="zext_ln25_8"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="2056" op_0_bw="2056" op_1_bw="2056">
<![CDATA[
if.then:27 %shl_ln25_7 = shl i2056 %zext_ln25_8, i2056 %zext_ln25_7

]]></Node>
<StgValue><ssdm name="shl_ln25_7"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then:28 %add_ln26 = add i8 %c, i8 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="2033" op_0_bw="2033" op_1_bw="2033">
<![CDATA[
if.then:29 %xor_ln26 = xor i2033 %zext_ln25_2, i2033 986236757547332986472011617696226561292849812918563355472727826767720188564083584387121625107510786855734801053524719833194566624465665316622563244215340671405971599343902468620306327831715457360719532421388780770165778156818229863337344187575566725786793391480600129482653072861971002459947277805295727097226389568776499707662505334062639449916265137796823793276300221537201727072401742985542559596685092673521228140822200236743113743661549252453726123450722876929538747702356573783116366629850199080495560991841329893037292397105499226019760899853193278062243717512000415180826369586332768194383418384126574591

]]></Node>
<StgValue><ssdm name="xor_ln26"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2056" op_0_bw="2033">
<![CDATA[
if.then:30 %sext_ln26 = sext i2033 %xor_ln26

]]></Node>
<StgValue><ssdm name="sext_ln26"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2032" op_0_bw="2033">
<![CDATA[
if.then:31 %trunc_ln26 = trunc i2033 %xor_ln26

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="2032" op_0_bw="2056">
<![CDATA[
if.then:32 %trunc_ln26_1 = trunc i2056 %pseudoimage_load

]]></Node>
<StgValue><ssdm name="trunc_ln26_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="2056" op_0_bw="2056" op_1_bw="2056">
<![CDATA[
if.then:33 %and_ln26 = and i2056 %pseudoimage_load, i2056 %sext_ln26

]]></Node>
<StgValue><ssdm name="and_ln26"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="2032" op_0_bw="2032" op_1_bw="2032">
<![CDATA[
if.then:34 %and_ln26_4 = and i2032 %trunc_ln26_1, i2032 %trunc_ln26

]]></Node>
<StgValue><ssdm name="and_ln26_4"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="2032" op_0_bw="2032" op_1_bw="2032">
<![CDATA[
if.then:35 %or_ln26_5 = or i2032 %and_ln26_4, i2032 %shl_ln25_1

]]></Node>
<StgValue><ssdm name="or_ln26_5"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="24" op_0_bw="24" op_1_bw="2056" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:36 %tmp_1 = partselect i24 @_ssdm_op_PartSelect.i24.i2056.i32.i32, i2056 %and_ln26, i32 2032, i32 2055

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="2056" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:37 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i2056.i32.i32, i2056 %and_ln26, i32 2032, i32 2039

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="2056" op_0_bw="2056" op_1_bw="24" op_2_bw="2032">
<![CDATA[
if.then:38 %or_ln = bitconcatenate i2056 @_ssdm_op_BitConcatenate.i2056.i24.i2032, i24 %tmp_1, i2032 %or_ln26_5

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="2041" op_0_bw="2041" op_1_bw="2041">
<![CDATA[
if.then:39 %xor_ln26_1 = xor i2041 %zext_ln25_5, i2041 252476609932117244536834974130233999690969552107152219001018323652536368272405397603103136027522761435068109069702328277297809055863210321055376190519127211879928729432039031966798419924919157084344200299875527877162439208145466845014360112019345081801419108219033633147559186652664576629746503118155706136889955729606783925161601365520035699178563875275986891078732856713523642130534846204298895256751383724421434404050483260606237118377356608628153887603385056493961919411803282888477789857241650964606863613911380452617546853659007801861058790362417479183934391683072106286291550614101188657762155106336403095551

]]></Node>
<StgValue><ssdm name="xor_ln26_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="2056" op_0_bw="2041">
<![CDATA[
if.then:40 %sext_ln26_1 = sext i2041 %xor_ln26_1

]]></Node>
<StgValue><ssdm name="sext_ln26_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2040" op_0_bw="2041">
<![CDATA[
if.then:41 %trunc_ln26_2 = trunc i2041 %xor_ln26_1

]]></Node>
<StgValue><ssdm name="trunc_ln26_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="2040" op_0_bw="2040" op_1_bw="8" op_2_bw="2032">
<![CDATA[
if.then:42 %tmp_3 = bitconcatenate i2040 @_ssdm_op_BitConcatenate.i2040.i8.i2032, i8 %tmp_2, i2032 %or_ln26_5

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="2056" op_0_bw="2056" op_1_bw="2056">
<![CDATA[
if.then:43 %and_ln26_1 = and i2056 %or_ln, i2056 %sext_ln26_1

]]></Node>
<StgValue><ssdm name="and_ln26_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="2040" op_0_bw="2040" op_1_bw="2040">
<![CDATA[
if.then:44 %and_ln26_5 = and i2040 %tmp_3, i2040 %trunc_ln26_2

]]></Node>
<StgValue><ssdm name="and_ln26_5"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="2040" op_0_bw="2040" op_1_bw="2040">
<![CDATA[
if.then:45 %or_ln26 = or i2040 %and_ln26_5, i2040 %shl_ln25_3

]]></Node>
<StgValue><ssdm name="or_ln26"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="2056" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:46 %tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i2056.i32.i32, i2056 %and_ln26_1, i32 2040, i32 2055

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="2056" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:47 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i2056.i32.i32, i2056 %and_ln26_1, i32 2040, i32 2047

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="2056" op_0_bw="2056" op_1_bw="16" op_2_bw="2040">
<![CDATA[
if.then:48 %or_ln26_1 = bitconcatenate i2056 @_ssdm_op_BitConcatenate.i2056.i16.i2040, i16 %tmp_4, i2040 %or_ln26

]]></Node>
<StgValue><ssdm name="or_ln26_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="2049" op_0_bw="2049" op_1_bw="2049">
<![CDATA[
if.then:49 %xor_ln26_2 = xor i2049 %zext_ln25_10, i2049 64634012142622014601429753377339903920888205339430968064260690855049310277735781786394402823045826927377435921843796038988239118300981842190176304772896566241261754734601992183500395500779304213592115276768135136553584437285239512323676188676952340941163291704072610085775151783082131617215104798247860771043828666779336684841369949573129138989712352070652644116155611318662052385416920628300517185728354233451887207436923714715196702304603291808807395226466574462454251369421640419450314203453862646939357085161313395870091994536705997276431050332778874671087204270866459209290636957209904296387111707222119192461056

]]></Node>
<StgValue><ssdm name="xor_ln26_2"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="2056" op_0_bw="2049">
<![CDATA[
if.then:50 %sext_ln26_2 = sext i2049 %xor_ln26_2

]]></Node>
<StgValue><ssdm name="sext_ln26_2"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="2048" op_0_bw="2049">
<![CDATA[
if.then:51 %trunc_ln26_3 = trunc i2049 %xor_ln26_2

]]></Node>
<StgValue><ssdm name="trunc_ln26_3"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="2048" op_0_bw="2048" op_1_bw="8" op_2_bw="2040">
<![CDATA[
if.then:52 %tmp_6 = bitconcatenate i2048 @_ssdm_op_BitConcatenate.i2048.i8.i2040, i8 %tmp_5, i2040 %or_ln26

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="2056" op_0_bw="2056" op_1_bw="2056">
<![CDATA[
if.then:53 %and_ln26_2 = and i2056 %or_ln26_1, i2056 %sext_ln26_2

]]></Node>
<StgValue><ssdm name="and_ln26_2"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
if.then:54 %and_ln26_6 = and i2048 %tmp_6, i2048 %trunc_ln26_3

]]></Node>
<StgValue><ssdm name="and_ln26_6"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
if.then:55 %or_ln26_6 = or i2048 %and_ln26_6, i2048 %shl_ln25_5

]]></Node>
<StgValue><ssdm name="or_ln26_6"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="2056" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:56 %tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i2056.i32.i32, i2056 %and_ln26_2, i32 2048, i32 2055

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="2056" op_0_bw="2056" op_1_bw="8" op_2_bw="2048">
<![CDATA[
if.then:57 %or_ln26_2 = bitconcatenate i2056 @_ssdm_op_BitConcatenate.i2056.i8.i2048, i8 %tmp_7, i2048 %or_ln26_6

]]></Node>
<StgValue><ssdm name="or_ln26_2"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="2056" op_0_bw="2056" op_1_bw="2056">
<![CDATA[
if.then:58 %xor_ln26_3 = xor i2056 %shl_ln25_6, i2056 8273153554255617868983008432299507701873690283447163912225368429446311715550180068658483561349865846704311797996005892990494607142525675800342567010930760478881504606029054999488050624099750939339790755426321297478858807972510657577430552150649899640468901338121294090979219428234512847003533414175726178693610069347755095659695353545360529790683181065043538446867918248788742705333365840422466199773229341881841562551926235483545177894989221351527346588987721531194144175285969973689640218042094418808237706900648114671371775300698367651383174442595695957899162146670906778789201530522867749937550298524431256635047680

]]></Node>
<StgValue><ssdm name="xor_ln26_3"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="2056" op_0_bw="2056" op_1_bw="2056">
<![CDATA[
if.then:59 %and_ln26_3 = and i2056 %or_ln26_2, i2056 %xor_ln26_3

]]></Node>
<StgValue><ssdm name="and_ln26_3"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="2056" op_0_bw="2056" op_1_bw="2056">
<![CDATA[
if.then:60 %or_ln26_3 = or i2056 %and_ln26_3, i2056 %shl_ln25_7

]]></Node>
<StgValue><ssdm name="or_ln26_3"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="2048" op_0_bw="2048" op_1_bw="2056" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:61 %tmp_s = partselect i2048 @_ssdm_op_PartSelect.i2048.i2056.i32.i32, i2056 %or_ln26_3, i32 8, i32 2055

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2056" op_0_bw="2056" op_1_bw="2048" op_2_bw="8">
<![CDATA[
if.then:62 %or_ln26_4 = bitconcatenate i2056 @_ssdm_op_BitConcatenate.i2056.i2048.i8, i2048 %tmp_s, i8 %add_ln26

]]></Node>
<StgValue><ssdm name="or_ln26_4"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="2056" op_1_bw="14" op_2_bw="0">
<![CDATA[
if.then:63 %store_ln26 = store i2056 %or_ln26_4, i14 %pseudoimage_addr

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
if.then:64 %br_ln27 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0">
<![CDATA[
for.end:0 %ret_ln29 = ret

]]></Node>
<StgValue><ssdm name="ret_ln29"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
