
---------- Begin Simulation Statistics ----------
final_tick                                66528702000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 221936                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686744                       # Number of bytes of host memory used
host_op_rate                                   242868                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   450.58                       # Real time elapsed on the host
host_tick_rate                              147650838                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.066529                       # Number of seconds simulated
sim_ticks                                 66528702000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.606091                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8698944                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9929611                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            154852                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16493220                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300027                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          523194                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           223167                       # Number of indirect misses.
system.cpu.branchPred.lookups                20555741                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050664                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1043                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.330574                       # CPI: cycles per instruction
system.cpu.discardedOps                        719894                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49722105                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17195262                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          9989263                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        15159057                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.751555                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        133057404                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       117898347                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3534                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23651                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          426                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       983640                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          208                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1968005                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            210                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  66528702000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                707                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3384                       # Transaction distribution
system.membus.trans_dist::CleanEvict              148                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19412                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           707                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        43770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  43770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3008384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3008384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20119                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20119    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               20119                       # Request fanout histogram
system.membus.respLayer1.occupancy          189136500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            55900500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  66528702000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            964646                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        36657                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       946727                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3989                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19725                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19725                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        946952                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17694                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2840631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       111745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2952376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    242390912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9048576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              251439488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3739                       # Total snoops (count)
system.tol2bus.snoopTraffic                    433152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           988110                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000652                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025600                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 987468     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    640      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             988110                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2944002500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          93549496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2367380000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  66528702000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               946617                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                17631                       # number of demand (read+write) hits
system.l2.demand_hits::total                   964248                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              946617                       # number of overall hits
system.l2.overall_hits::.cpu.data               17631                       # number of overall hits
system.l2.overall_hits::total                  964248                       # number of overall hits
system.l2.demand_misses::.cpu.inst                335                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              19788                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20123                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               335                       # number of overall misses
system.l2.overall_misses::.cpu.data             19788                       # number of overall misses
system.l2.overall_misses::total                 20123                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     27690000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1752210000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1779900000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     27690000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1752210000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1779900000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           946952                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            37419                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               984371                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          946952                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           37419                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              984371                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000354                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.528822                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.020442                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000354                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.528822                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.020442                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82656.716418                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88549.120679                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88451.026189                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82656.716418                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88549.120679                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88451.026189                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3384                       # number of writebacks
system.l2.writebacks::total                      3384                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         19784                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             20119                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        19784                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20119                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24340000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1554092500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1578432500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24340000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1554092500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1578432500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.528715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.020438                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.528715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.020438                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72656.716418                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78552.997372                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78454.818828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72656.716418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78552.997372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78454.818828                       # average overall mshr miss latency
system.l2.replacements                           3739                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        33273                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            33273                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        33273                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        33273                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       946354                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           946354                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       946354                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       946354                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               313                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   313                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           19412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19412                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1717499500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1717499500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         19725                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19725                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.984132                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.984132                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88476.174531                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88476.174531                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        19412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1523379500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1523379500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.984132                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.984132                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78476.174531                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78476.174531                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         946617                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             946617                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     27690000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27690000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       946952                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         946952                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000354                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000354                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82656.716418                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82656.716418                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24340000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24340000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000354                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000354                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72656.716418                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72656.716418                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         17318                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17318                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          376                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             376                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     34710500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     34710500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        17694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.021250                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.021250                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 92315.159574                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92315.159574                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          372                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          372                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     30713000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     30713000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.021024                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.021024                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82561.827957                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82561.827957                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  66528702000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 12862.620153                       # Cycle average of tags in use
system.l2.tags.total_refs                     1967572                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     20123                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     97.777270                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.907264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       132.750225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     12727.962664                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.776853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.785072                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          181                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1668                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14519                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7890439                       # Number of tag accesses
system.l2.tags.data_accesses                  7890439                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  66528702000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2532352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2575232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       433152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          433152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           19784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3384                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            644534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          38064052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              38708586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       644534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           644534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6510754                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6510754                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6510754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           644534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         38064052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             45219340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.043727801500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          374                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          374                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               80793                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6399                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       20119                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3384                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40238                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6768                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              418                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    645369250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  201190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1399831750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16038.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34788.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    28518                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5796                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40238                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6768                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   20007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   20013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12675                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    237.262012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   198.897583                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   171.678909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           42      0.33%      0.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6824     53.84%     54.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3506     27.66%     81.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1020      8.05%     89.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          699      5.51%     95.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          268      2.11%     97.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           59      0.47%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           56      0.44%     98.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          201      1.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12675                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     107.582888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.450847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1112.812478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          368     98.40%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            4      1.07%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      0.27%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           374                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.050802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.048304                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.310818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              364     97.33%     97.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.27%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      2.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           374                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2575232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  432064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2575232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               433152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        38.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     38.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   66524995000                       # Total gap between requests
system.mem_ctrls.avgGap                    2830489.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2532352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       432064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 644533.843453010777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 38064052.414550341666                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6494399.965897426009                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          670                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        39568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19496000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1380335750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1147886796750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29098.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34885.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 169605023.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             45546060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             24208305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           144299400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           17633160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5251484160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12504056370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15017290080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        33004517535                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        496.094416                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  38913142750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2221440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25394119250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             44953440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             23893320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           142999920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           17607060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5251484160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12142801200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15321504960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        32945244060                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        495.203470                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  39708260250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2221440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24599001750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     66528702000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  66528702000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     25947398                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25947398                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25947398                       # number of overall hits
system.cpu.icache.overall_hits::total        25947398                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       946952                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         946952                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       946952                       # number of overall misses
system.cpu.icache.overall_misses::total        946952                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12480864500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12480864500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12480864500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12480864500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26894350                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26894350                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26894350                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26894350                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.035210                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.035210                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.035210                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.035210                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13180.039221                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13180.039221                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13180.039221                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13180.039221                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       946727                       # number of writebacks
system.cpu.icache.writebacks::total            946727                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       946952                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       946952                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       946952                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       946952                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11533912500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11533912500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11533912500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11533912500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.035210                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.035210                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.035210                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.035210                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12180.039221                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12180.039221                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12180.039221                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12180.039221                       # average overall mshr miss latency
system.cpu.icache.replacements                 946727                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25947398                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25947398                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       946952                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        946952                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12480864500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12480864500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26894350                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26894350                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.035210                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.035210                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13180.039221                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13180.039221                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       946952                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       946952                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11533912500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11533912500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.035210                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.035210                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12180.039221                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12180.039221                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  66528702000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           224.937308                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26894350                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            946952                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             28.400964                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   224.937308                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.878661                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.878661                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          225                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          54735652                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         54735652                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  66528702000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  66528702000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  66528702000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34788406                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34788406                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34791734                       # number of overall hits
system.cpu.dcache.overall_hits::total        34791734                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        48198                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          48198                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        48231                       # number of overall misses
system.cpu.dcache.overall_misses::total         48231                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2666604000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2666604000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2666604000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2666604000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34836604                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34836604                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34839965                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34839965                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001384                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001384                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001384                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001384                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55326.030126                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55326.030126                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55288.175655                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55288.175655                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        33273                       # number of writebacks
system.cpu.dcache.writebacks::total             33273                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        10796                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10796                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10796                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10796                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        37402                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        37402                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        37419                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        37419                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1992748500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1992748500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1993520000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1993520000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001074                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001074                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001074                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001074                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53279.196300                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53279.196300                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53275.608648                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53275.608648                       # average overall mshr miss latency
system.cpu.dcache.replacements                  36907                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20606520                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20606520                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    298025000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    298025000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20626427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20626427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000965                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000965                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14970.864520                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14970.864520                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2230                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2230                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17677                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17677                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    242374500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    242374500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13711.291509                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13711.291509                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14181886                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14181886                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        28291                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        28291                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2368579000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2368579000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14210177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14210177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001991                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001991                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83721.996395                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83721.996395                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8566                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8566                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19725                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19725                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1750374000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1750374000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001388                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001388                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88738.859316                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88738.859316                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3328                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3328                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           33                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           33                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009819                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009819                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       771500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       771500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005058                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005058                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 45382.352941                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 45382.352941                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  66528702000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.558068                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35007317                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             37419                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            935.549240                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.558068                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997184                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997184                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          275                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          179                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70073677                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70073677                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  66528702000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  66528702000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
