$date
	Fri Nov  6 22:29:32 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ejercicio1 $end
$var wire 8 ! ProgramByte [7:0] $end
$var wire 4 " Oprnd [3:0] $end
$var wire 4 # Instr [3:0] $end
$var reg 12 $ addressRAM [11:0] $end
$var reg 1 % clkF $end
$var reg 1 & clkPC $end
$var reg 1 ' enableF $end
$var reg 1 ( enablePC $end
$var reg 1 ) loadPC $end
$var reg 1 * resetF $end
$var reg 1 + resetPC $end
$scope module U1 $end
$var wire 12 , address [11:0] $end
$var wire 1 % clkF $end
$var wire 1 & clkPC $end
$var wire 1 ' enableF $end
$var wire 1 ( enablePC $end
$var wire 1 ) loadPC $end
$var wire 1 * resetF $end
$var wire 1 + resetPC $end
$var wire 8 - ProgramByte [7:0] $end
$var wire 12 . PC [11:0] $end
$var wire 4 / Oprnd [3:0] $end
$var wire 4 0 Instr [3:0] $end
$scope module U1 $end
$var wire 12 1 D [11:0] $end
$var wire 1 & clk $end
$var wire 1 ( enable $end
$var wire 1 ) load $end
$var wire 1 + reset $end
$var reg 12 2 Q [11:0] $end
$upscope $end
$scope module U2 $end
$var wire 12 3 direccion [11:0] $end
$var wire 8 4 salida [7:0] $end
$upscope $end
$scope module U3 $end
$var wire 8 5 D [7:0] $end
$var wire 1 % clk $end
$var wire 1 ' enable $end
$var wire 1 * reset $end
$var wire 4 6 operando [3:0] $end
$var wire 4 7 instruccion [3:0] $end
$scope module U1 $end
$var wire 1 8 D $end
$var wire 1 % clk $end
$var wire 1 ' enable $end
$var wire 1 * reset $end
$var reg 1 9 Q $end
$upscope $end
$scope module U2 $end
$var wire 1 : D $end
$var wire 1 % clk $end
$var wire 1 ' enable $end
$var wire 1 * reset $end
$var reg 1 ; Q $end
$upscope $end
$scope module U3 $end
$var wire 1 < D $end
$var wire 1 % clk $end
$var wire 1 ' enable $end
$var wire 1 * reset $end
$var reg 1 = Q $end
$upscope $end
$scope module U4 $end
$var wire 1 > D $end
$var wire 1 % clk $end
$var wire 1 ' enable $end
$var wire 1 * reset $end
$var reg 1 ? Q $end
$upscope $end
$scope module U5 $end
$var wire 1 @ D $end
$var wire 1 % clk $end
$var wire 1 ' enable $end
$var wire 1 * reset $end
$var reg 1 A Q $end
$upscope $end
$scope module U6 $end
$var wire 1 B D $end
$var wire 1 % clk $end
$var wire 1 ' enable $end
$var wire 1 * reset $end
$var reg 1 C Q $end
$upscope $end
$scope module U7 $end
$var wire 1 D D $end
$var wire 1 % clk $end
$var wire 1 ' enable $end
$var wire 1 * reset $end
$var reg 1 E Q $end
$upscope $end
$scope module U8 $end
$var wire 1 F D $end
$var wire 1 % clk $end
$var wire 1 ' enable $end
$var wire 1 * reset $end
$var reg 1 G Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
x+
x*
x)
x(
x'
x&
x%
bx $
bx #
bx "
bx !
$end
#5
18
0:
1<
0>
0@
0B
0D
1F
09
0;
0=
b0 #
b0 0
b0 7
0?
0A
0C
0E
b0 "
b0 /
b0 6
0G
b10100001 !
b10100001 -
b10100001 4
b10100001 5
b0 .
b0 2
b0 3
0'
1*
0)
0(
1+
0%
0&
b11110 $
b11110 ,
b11110 1
#6
1%
1&
#7
0*
0+
#8
0%
0&
#10
1%
1&
#12
0%
0&
#14
1%
1&
#16
0%
0&
#17
1(
#18
1D
0F
b10100010 !
b10100010 -
b10100010 4
b10100010 5
b1 .
b1 2
b1 3
1%
1&
#20
0%
0&
#22
1F
b10100011 !
b10100011 -
b10100011 4
b10100011 5
b10 .
b10 2
b10 3
1%
1&
#24
0%
0&
#26
1B
0D
0F
b10100100 !
b10100100 -
b10100100 4
b10100100 5
b11 .
b11 2
b11 3
1%
1&
#28
0%
0&
#30
1F
b10100101 !
b10100101 -
b10100101 4
b10100101 5
b100 .
b100 2
b100 3
1%
1&
#32
0%
0&
#34
1D
0F
b10100110 !
b10100110 -
b10100110 4
b10100110 5
b101 .
b101 2
b101 3
1%
1&
#36
0%
0&
#37
0(
#38
1%
1&
#40
0%
0&
#42
1%
1&
#44
0%
0&
#46
1%
1&
#47
19
b1010 #
b1010 0
b1010 7
1=
1C
b110 "
b110 /
b110 6
1E
1'
1(
#48
0%
0&
#50
1F
b10100111 !
b10100111 -
b10100111 4
b10100111 5
b110 .
b110 2
b110 3
1%
1&
#52
0%
0&
#54
1@
0B
0D
0F
b111 "
b111 /
b111 6
1G
b10101000 !
b10101000 -
b10101000 4
b10101000 5
b111 .
b111 2
b111 3
1%
1&
#56
0%
0&
#58
1F
0G
0E
0C
b1000 "
b1000 /
b1000 6
1A
b10101001 !
b10101001 -
b10101001 4
b10101001 5
b1000 .
b1000 2
b1000 3
1%
1&
#60
0%
0&
#62
1D
0F
b1001 "
b1001 /
b1001 6
1G
b10101010 !
b10101010 -
b10101010 4
b10101010 5
b1001 .
b1001 2
b1001 3
1%
1&
#64
0%
0&
#66
1F
0G
b1010 "
b1010 /
b1010 6
1E
b10101011 !
b10101011 -
b10101011 4
b10101011 5
b1010 .
b1010 2
b1010 3
1%
1&
#67
0(
#68
0%
0&
#70
b1011 "
b1011 /
b1011 6
1G
1%
1&
#72
0%
0&
#74
1%
1&
#76
0%
0&
#77
1:
0<
0@
0D
b11000001 !
b11000001 -
b11000001 4
b11000001 5
b11110 .
b11110 2
b11110 3
1)
#78
1;
b1100 #
b1100 0
b1100 7
0=
0A
b1 "
b1 /
b1 6
0E
1%
1&
#80
0%
0&
#82
1%
1&
#84
0%
0&
#86
1%
1&
#88
0%
0&
#90
1%
1&
#92
0%
0&
#94
1%
1&
#96
0%
0&
#97
0)
1(
#98
1D
0F
b11000010 !
b11000010 -
b11000010 4
b11000010 5
b11111 .
b11111 2
b11111 3
1%
1&
#100
0%
0&
#102
1F
1E
b10 "
b10 /
b10 6
0G
b11000011 !
b11000011 -
b11000011 4
b11000011 5
b100000 .
b100000 2
b100000 3
1%
1&
#104
0%
0&
#106
1B
0D
0F
b11 "
b11 /
b11 6
1G
b11000100 !
b11000100 -
b11000100 4
b11000100 5
b100001 .
b100001 2
b100001 3
1%
1&
#108
0%
0&
#110
1F
1C
0E
b100 "
b100 /
b100 6
0G
b11000101 !
b11000101 -
b11000101 4
b11000101 5
b100010 .
b100010 2
b100010 3
1%
1&
#112
0%
0&
#114
1D
0F
b101 "
b101 /
b101 6
1G
b11000110 !
b11000110 -
b11000110 4
b11000110 5
b100011 .
b100011 2
b100011 3
1%
1&
#116
0%
0&
#117
0:
1<
0B
0D
1F
09
b0 #
b0 0
b0 7
0;
0C
b0 "
b0 /
b0 6
0G
b10100001 !
b10100001 -
b10100001 4
b10100001 5
b0 .
b0 2
b0 3
0'
1*
0(
1+
#118
1%
1&
#119
1'
1(
0+
#120
0%
0&
#122
1D
0F
b10100010 !
b10100010 -
b10100010 4
b10100010 5
b1 .
b1 2
b1 3
1%
1&
#124
0%
0&
#126
1F
b10100011 !
b10100011 -
b10100011 4
b10100011 5
b10 .
b10 2
b10 3
1%
1&
#128
0%
0&
#130
1B
0D
0F
b10100100 !
b10100100 -
b10100100 4
b10100100 5
b11 .
b11 2
b11 3
1%
1&
#132
0%
0&
#134
1F
b10100101 !
b10100101 -
b10100101 4
b10100101 5
b100 .
b100 2
b100 3
1%
1&
#136
0%
0&
#138
1D
0F
b10100110 !
b10100110 -
b10100110 4
b10100110 5
b101 .
b101 2
b101 3
1%
1&
#139
