#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Jun 22 17:36:26 2025
# Process ID         : 16588
# Current directory  : C:/Users/samridh/PROJECT
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent6328 C:\Users\samridh\PROJECT\PROJECT.xpr
# Log file           : C:/Users/samridh/PROJECT/vivado.log
# Journal file       : C:/Users/samridh/PROJECT\vivado.jou
# Running On         : PCSAM
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i3-1005G1 CPU @ 1.20GHz
# CPU Frequency      : 1190 MHz
# CPU Physical cores : 2
# CPU Logical cores  : 4
# Host memory        : 8262 MB
# Swap memory        : 10200 MB
# Total Virtual      : 18463 MB
# Available Virtual  : 10168 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/samridh/PROJECT/PROJECT.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_0' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7k70tfbv676-1' used to customize the IP 'blk_mem_gen_0' do not match.
open_project: Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 1232.707 ; gain = 164.426
update_compile_order -fileset sources_1
WARNING: [Vivado 12-4144] IP run blk_mem_gen_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4144] IP run blk_mem_gen_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4144] IP run blk_mem_gen_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/samridh/PROJECT/PROJECT.srcs/utils_1/imports/synth_1/OV7670_top_verilog.dcp with file C:/Users/samridh/PROJECT/PROJECT.runs/synth_1/OV7670_top_verilog.dcp
launch_runs synth_1 -jobs 4
[Sun Jun 22 17:43:57 2025] Launched synth_1...
Run output will be captured here: C:/Users/samridh/PROJECT/PROJECT.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\ov7670_registers_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\OV7670_top_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\clocking_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\debounce.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\ov7670_controller_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\ov7670_capture_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\ov7670_registers_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\OV7670_top_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\clocking_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\debounce.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\ov7670_controller_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\ov7670_capture_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\debounce.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\debounce.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\ov7670_registers_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\OV7670_top_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\clocking_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\debounce.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\ov7670_controller_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\ov7670_capture_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\clocking_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\clocking_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\ov7670_registers_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\OV7670_top_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\clocking_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\debounce.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\ov7670_controller_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\ov7670_capture_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\ov7670_capture_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\ov7670_capture_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\ov7670_registers_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\OV7670_top_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\clocking_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\debounce.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\ov7670_controller_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\ov7670_capture_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\ov7670_registers_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\ov7670_registers_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\ov7670_registers_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\OV7670_top_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\clocking_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\debounce.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\ov7670_controller_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\ov7670_capture_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\ov7670_controller_verilog.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\samridh\PROJECT\PROJECT.srcs\sources_1\new\ov7670_controller_verilog.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [Vivado 12-4144] IP run blk_mem_gen_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/samridh/PROJECT/PROJECT.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'fb1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1470.941 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 248 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/samridh/PROJECT/PROJECT.srcs/constrs_1/new/ov.xdc]
Finished Parsing XDC File [C:/Users/samridh/PROJECT/PROJECT.srcs/constrs_1/new/ov.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1569.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1941.707 ; gain = 672.000
close_design
WARNING: [Vivado 12-4144] IP run blk_mem_gen_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4144] IP run blk_mem_gen_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
close_project
open_project C:/Users/samridh/PROJECT/PROJECT.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_0' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7k70tfbv676-1' used to customize the IP 'blk_mem_gen_0' do not match.
update_compile_order -fileset sources_1
WARNING: [Vivado 12-4144] IP run blk_mem_gen_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 22 17:47:31 2025...
