Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov 24 01:34:44 2022
| Host         : LAPTOP-UUK7QIG6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.516        0.000                      0                   33        0.314        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.516        0.000                      0                   33        0.314        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.516ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 3.032ns (55.250%)  route 2.456ns (44.750%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    pwm_0/clk
    SLICE_X11Y39         FDCE                                         r  pwm_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  pwm_0/count_reg[8]/Q
                         net (fo=5, routed)           1.262     6.806    pwm_0/count_reg[8]
    SLICE_X15Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.930 r  pwm_0/count1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.930    pwm_0/count1_carry__0_i_8_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.462 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.462    pwm_0/count1_carry__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.576    pwm_0/count1_carry__1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     8.884    pwm_0/count1_carry__2_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.008 r  pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.008    pwm_0/count[0]_i_4_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.558 r  pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.558    pwm_0/count_reg[0]_i_1_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.672 r  pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    pwm_0/count_reg[4]_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    pwm_0/count_reg[8]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.900 r  pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.900    pwm_0/count_reg[12]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.014    pwm_0/count_reg[16]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.128 r  pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.128    pwm_0/count_reg[20]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.242 r  pwm_0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    pwm_0/count_reg[24]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.576 r  pwm_0/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.576    pwm_0/count_reg[28]_i_1_n_6
    SLICE_X11Y44         FDCE                                         r  pwm_0/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.451    14.792    pwm_0/clk
    SLICE_X11Y44         FDCE                                         r  pwm_0/count_reg[29]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X11Y44         FDCE (Setup_fdce_C_D)        0.062    15.092    pwm_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                  4.516    

Slack (MET) :             4.537ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 3.011ns (55.078%)  route 2.456ns (44.922%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    pwm_0/clk
    SLICE_X11Y39         FDCE                                         r  pwm_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  pwm_0/count_reg[8]/Q
                         net (fo=5, routed)           1.262     6.806    pwm_0/count_reg[8]
    SLICE_X15Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.930 r  pwm_0/count1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.930    pwm_0/count1_carry__0_i_8_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.462 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.462    pwm_0/count1_carry__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.576    pwm_0/count1_carry__1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     8.884    pwm_0/count1_carry__2_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.008 r  pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.008    pwm_0/count[0]_i_4_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.558 r  pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.558    pwm_0/count_reg[0]_i_1_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.672 r  pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    pwm_0/count_reg[4]_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    pwm_0/count_reg[8]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.900 r  pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.900    pwm_0/count_reg[12]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.014    pwm_0/count_reg[16]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.128 r  pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.128    pwm_0/count_reg[20]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.242 r  pwm_0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    pwm_0/count_reg[24]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.555 r  pwm_0/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.555    pwm_0/count_reg[28]_i_1_n_4
    SLICE_X11Y44         FDCE                                         r  pwm_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.451    14.792    pwm_0/clk
    SLICE_X11Y44         FDCE                                         r  pwm_0/count_reg[31]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X11Y44         FDCE (Setup_fdce_C_D)        0.062    15.092    pwm_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                  4.537    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 2.937ns (54.462%)  route 2.456ns (45.538%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    pwm_0/clk
    SLICE_X11Y39         FDCE                                         r  pwm_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  pwm_0/count_reg[8]/Q
                         net (fo=5, routed)           1.262     6.806    pwm_0/count_reg[8]
    SLICE_X15Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.930 r  pwm_0/count1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.930    pwm_0/count1_carry__0_i_8_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.462 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.462    pwm_0/count1_carry__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.576    pwm_0/count1_carry__1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     8.884    pwm_0/count1_carry__2_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.008 r  pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.008    pwm_0/count[0]_i_4_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.558 r  pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.558    pwm_0/count_reg[0]_i_1_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.672 r  pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    pwm_0/count_reg[4]_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    pwm_0/count_reg[8]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.900 r  pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.900    pwm_0/count_reg[12]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.014    pwm_0/count_reg[16]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.128 r  pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.128    pwm_0/count_reg[20]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.242 r  pwm_0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    pwm_0/count_reg[24]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.481 r  pwm_0/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.481    pwm_0/count_reg[28]_i_1_n_5
    SLICE_X11Y44         FDCE                                         r  pwm_0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.451    14.792    pwm_0/clk
    SLICE_X11Y44         FDCE                                         r  pwm_0/count_reg[30]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X11Y44         FDCE (Setup_fdce_C_D)        0.062    15.092    pwm_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 2.921ns (54.326%)  route 2.456ns (45.674%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    pwm_0/clk
    SLICE_X11Y39         FDCE                                         r  pwm_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  pwm_0/count_reg[8]/Q
                         net (fo=5, routed)           1.262     6.806    pwm_0/count_reg[8]
    SLICE_X15Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.930 r  pwm_0/count1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.930    pwm_0/count1_carry__0_i_8_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.462 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.462    pwm_0/count1_carry__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.576    pwm_0/count1_carry__1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     8.884    pwm_0/count1_carry__2_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.008 r  pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.008    pwm_0/count[0]_i_4_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.558 r  pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.558    pwm_0/count_reg[0]_i_1_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.672 r  pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    pwm_0/count_reg[4]_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    pwm_0/count_reg[8]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.900 r  pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.900    pwm_0/count_reg[12]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.014    pwm_0/count_reg[16]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.128 r  pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.128    pwm_0/count_reg[20]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.242 r  pwm_0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    pwm_0/count_reg[24]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.465 r  pwm_0/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.465    pwm_0/count_reg[28]_i_1_n_7
    SLICE_X11Y44         FDCE                                         r  pwm_0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.451    14.792    pwm_0/clk
    SLICE_X11Y44         FDCE                                         r  pwm_0/count_reg[28]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X11Y44         FDCE (Setup_fdce_C_D)        0.062    15.092    pwm_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -10.465    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 2.918ns (54.301%)  route 2.456ns (45.699%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    pwm_0/clk
    SLICE_X11Y39         FDCE                                         r  pwm_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  pwm_0/count_reg[8]/Q
                         net (fo=5, routed)           1.262     6.806    pwm_0/count_reg[8]
    SLICE_X15Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.930 r  pwm_0/count1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.930    pwm_0/count1_carry__0_i_8_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.462 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.462    pwm_0/count1_carry__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.576    pwm_0/count1_carry__1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     8.884    pwm_0/count1_carry__2_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.008 r  pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.008    pwm_0/count[0]_i_4_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.558 r  pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.558    pwm_0/count_reg[0]_i_1_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.672 r  pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    pwm_0/count_reg[4]_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    pwm_0/count_reg[8]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.900 r  pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.900    pwm_0/count_reg[12]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.014    pwm_0/count_reg[16]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.128 r  pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.128    pwm_0/count_reg[20]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.462 r  pwm_0/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.462    pwm_0/count_reg[24]_i_1_n_6
    SLICE_X11Y43         FDCE                                         r  pwm_0/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.451    14.792    pwm_0/clk
    SLICE_X11Y43         FDCE                                         r  pwm_0/count_reg[25]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X11Y43         FDCE (Setup_fdce_C_D)        0.062    15.092    pwm_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -10.462    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.651ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 2.897ns (54.121%)  route 2.456ns (45.879%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    pwm_0/clk
    SLICE_X11Y39         FDCE                                         r  pwm_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  pwm_0/count_reg[8]/Q
                         net (fo=5, routed)           1.262     6.806    pwm_0/count_reg[8]
    SLICE_X15Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.930 r  pwm_0/count1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.930    pwm_0/count1_carry__0_i_8_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.462 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.462    pwm_0/count1_carry__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.576    pwm_0/count1_carry__1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     8.884    pwm_0/count1_carry__2_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.008 r  pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.008    pwm_0/count[0]_i_4_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.558 r  pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.558    pwm_0/count_reg[0]_i_1_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.672 r  pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    pwm_0/count_reg[4]_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    pwm_0/count_reg[8]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.900 r  pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.900    pwm_0/count_reg[12]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.014    pwm_0/count_reg[16]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.128 r  pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.128    pwm_0/count_reg[20]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.441 r  pwm_0/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.441    pwm_0/count_reg[24]_i_1_n_4
    SLICE_X11Y43         FDCE                                         r  pwm_0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.451    14.792    pwm_0/clk
    SLICE_X11Y43         FDCE                                         r  pwm_0/count_reg[27]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X11Y43         FDCE (Setup_fdce_C_D)        0.062    15.092    pwm_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  4.651    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 2.823ns (53.478%)  route 2.456ns (46.522%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    pwm_0/clk
    SLICE_X11Y39         FDCE                                         r  pwm_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  pwm_0/count_reg[8]/Q
                         net (fo=5, routed)           1.262     6.806    pwm_0/count_reg[8]
    SLICE_X15Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.930 r  pwm_0/count1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.930    pwm_0/count1_carry__0_i_8_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.462 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.462    pwm_0/count1_carry__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.576    pwm_0/count1_carry__1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     8.884    pwm_0/count1_carry__2_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.008 r  pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.008    pwm_0/count[0]_i_4_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.558 r  pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.558    pwm_0/count_reg[0]_i_1_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.672 r  pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    pwm_0/count_reg[4]_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    pwm_0/count_reg[8]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.900 r  pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.900    pwm_0/count_reg[12]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.014    pwm_0/count_reg[16]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.128 r  pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.128    pwm_0/count_reg[20]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.367 r  pwm_0/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.367    pwm_0/count_reg[24]_i_1_n_5
    SLICE_X11Y43         FDCE                                         r  pwm_0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.451    14.792    pwm_0/clk
    SLICE_X11Y43         FDCE                                         r  pwm_0/count_reg[26]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X11Y43         FDCE (Setup_fdce_C_D)        0.062    15.092    pwm_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -10.367    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 2.807ns (53.337%)  route 2.456ns (46.663%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    pwm_0/clk
    SLICE_X11Y39         FDCE                                         r  pwm_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  pwm_0/count_reg[8]/Q
                         net (fo=5, routed)           1.262     6.806    pwm_0/count_reg[8]
    SLICE_X15Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.930 r  pwm_0/count1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.930    pwm_0/count1_carry__0_i_8_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.462 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.462    pwm_0/count1_carry__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.576    pwm_0/count1_carry__1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     8.884    pwm_0/count1_carry__2_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.008 r  pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.008    pwm_0/count[0]_i_4_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.558 r  pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.558    pwm_0/count_reg[0]_i_1_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.672 r  pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    pwm_0/count_reg[4]_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    pwm_0/count_reg[8]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.900 r  pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.900    pwm_0/count_reg[12]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.014    pwm_0/count_reg[16]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.128 r  pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.128    pwm_0/count_reg[20]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.351 r  pwm_0/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.351    pwm_0/count_reg[24]_i_1_n_7
    SLICE_X11Y43         FDCE                                         r  pwm_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.451    14.792    pwm_0/clk
    SLICE_X11Y43         FDCE                                         r  pwm_0/count_reg[24]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X11Y43         FDCE (Setup_fdce_C_D)        0.062    15.092    pwm_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.743ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 2.804ns (53.310%)  route 2.456ns (46.690%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    pwm_0/clk
    SLICE_X11Y39         FDCE                                         r  pwm_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  pwm_0/count_reg[8]/Q
                         net (fo=5, routed)           1.262     6.806    pwm_0/count_reg[8]
    SLICE_X15Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.930 r  pwm_0/count1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.930    pwm_0/count1_carry__0_i_8_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.462 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.462    pwm_0/count1_carry__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.576    pwm_0/count1_carry__1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     8.884    pwm_0/count1_carry__2_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.008 r  pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.008    pwm_0/count[0]_i_4_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.558 r  pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.558    pwm_0/count_reg[0]_i_1_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.672 r  pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    pwm_0/count_reg[4]_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    pwm_0/count_reg[8]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.900 r  pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.900    pwm_0/count_reg[12]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.014    pwm_0/count_reg[16]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.348 r  pwm_0/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.348    pwm_0/count_reg[20]_i_1_n_6
    SLICE_X11Y42         FDCE                                         r  pwm_0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.450    14.791    pwm_0/clk
    SLICE_X11Y42         FDCE                                         r  pwm_0/count_reg[21]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X11Y42         FDCE (Setup_fdce_C_D)        0.062    15.091    pwm_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                  4.743    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 2.783ns (53.123%)  route 2.456ns (46.877%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    pwm_0/clk
    SLICE_X11Y39         FDCE                                         r  pwm_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  pwm_0/count_reg[8]/Q
                         net (fo=5, routed)           1.262     6.806    pwm_0/count_reg[8]
    SLICE_X15Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.930 r  pwm_0/count1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.930    pwm_0/count1_carry__0_i_8_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.462 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.462    pwm_0/count1_carry__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.576    pwm_0/count1_carry__1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     8.884    pwm_0/count1_carry__2_n_0
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.008 r  pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.008    pwm_0/count[0]_i_4_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.558 r  pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.558    pwm_0/count_reg[0]_i_1_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.672 r  pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    pwm_0/count_reg[4]_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    pwm_0/count_reg[8]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.900 r  pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.900    pwm_0/count_reg[12]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.014    pwm_0/count_reg[16]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.327 r  pwm_0/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.327    pwm_0/count_reg[20]_i_1_n_4
    SLICE_X11Y42         FDCE                                         r  pwm_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.450    14.791    pwm_0/clk
    SLICE_X11Y42         FDCE                                         r  pwm_0/count_reg[23]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X11Y42         FDCE (Setup_fdce_C_D)        0.062    15.091    pwm_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                  4.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    pwm_0/clk
    SLICE_X11Y39         FDCE                                         r  pwm_0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  pwm_0/count_reg[11]/Q
                         net (fo=5, routed)           0.170     1.758    pwm_0/count_reg[11]
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.803 r  pwm_0/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.803    pwm_0/count[8]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.866 r  pwm_0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    pwm_0/count_reg[8]_i_1_n_4
    SLICE_X11Y39         FDCE                                         r  pwm_0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    pwm_0/clk
    SLICE_X11Y39         FDCE                                         r  pwm_0/count_reg[11]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X11Y39         FDCE (Hold_fdce_C_D)         0.105     1.552    pwm_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    pwm_0/clk
    SLICE_X11Y37         FDCE                                         r  pwm_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  pwm_0/count_reg[3]/Q
                         net (fo=5, routed)           0.170     1.757    pwm_0/count_reg[3]
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.045     1.802 r  pwm_0/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.802    pwm_0/count[0]_i_2_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.865 r  pwm_0/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    pwm_0/count_reg[0]_i_1_n_4
    SLICE_X11Y37         FDCE                                         r  pwm_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    pwm_0/clk
    SLICE_X11Y37         FDCE                                         r  pwm_0/count_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X11Y37         FDCE (Hold_fdce_C_D)         0.105     1.551    pwm_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    pwm_0/clk
    SLICE_X11Y38         FDCE                                         r  pwm_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  pwm_0/count_reg[7]/Q
                         net (fo=5, routed)           0.170     1.758    pwm_0/count_reg[7]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.803 r  pwm_0/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.803    pwm_0/count[4]_i_2_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.866 r  pwm_0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    pwm_0/count_reg[4]_i_1_n_4
    SLICE_X11Y38         FDCE                                         r  pwm_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    pwm_0/clk
    SLICE_X11Y38         FDCE                                         r  pwm_0/count_reg[7]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X11Y38         FDCE (Hold_fdce_C_D)         0.105     1.552    pwm_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.448    pwm_0/clk
    SLICE_X11Y40         FDCE                                         r  pwm_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  pwm_0/count_reg[15]/Q
                         net (fo=5, routed)           0.170     1.759    pwm_0/count_reg[15]
    SLICE_X11Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.804 r  pwm_0/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.804    pwm_0/count[12]_i_2_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.867 r  pwm_0/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    pwm_0/count_reg[12]_i_1_n_4
    SLICE_X11Y40         FDCE                                         r  pwm_0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     1.962    pwm_0/clk
    SLICE_X11Y40         FDCE                                         r  pwm_0/count_reg[15]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X11Y40         FDCE (Hold_fdce_C_D)         0.105     1.553    pwm_0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.448    pwm_0/clk
    SLICE_X11Y41         FDCE                                         r  pwm_0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  pwm_0/count_reg[19]/Q
                         net (fo=5, routed)           0.170     1.759    pwm_0/count_reg[19]
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.045     1.804 r  pwm_0/count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.804    pwm_0/count[16]_i_2_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.867 r  pwm_0/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    pwm_0/count_reg[16]_i_1_n_4
    SLICE_X11Y41         FDCE                                         r  pwm_0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     1.962    pwm_0/clk
    SLICE_X11Y41         FDCE                                         r  pwm_0/count_reg[19]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X11Y41         FDCE (Hold_fdce_C_D)         0.105     1.553    pwm_0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.449    pwm_0/clk
    SLICE_X11Y43         FDCE                                         r  pwm_0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  pwm_0/count_reg[27]/Q
                         net (fo=4, routed)           0.170     1.760    pwm_0/count_reg[27]
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.045     1.805 r  pwm_0/count[24]_i_2/O
                         net (fo=1, routed)           0.000     1.805    pwm_0/count[24]_i_2_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.868 r  pwm_0/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    pwm_0/count_reg[24]_i_1_n_4
    SLICE_X11Y43         FDCE                                         r  pwm_0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     1.963    pwm_0/clk
    SLICE_X11Y43         FDCE                                         r  pwm_0/count_reg[27]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X11Y43         FDCE (Hold_fdce_C_D)         0.105     1.554    pwm_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.449    pwm_0/clk
    SLICE_X11Y44         FDCE                                         r  pwm_0/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  pwm_0/count_reg[31]/Q
                         net (fo=3, routed)           0.170     1.760    pwm_0/count_reg[31]
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.045     1.805 r  pwm_0/count[28]_i_2/O
                         net (fo=1, routed)           0.000     1.805    pwm_0/count[28]_i_2_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.868 r  pwm_0/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    pwm_0/count_reg[28]_i_1_n_4
    SLICE_X11Y44         FDCE                                         r  pwm_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     1.963    pwm_0/clk
    SLICE_X11Y44         FDCE                                         r  pwm_0/count_reg[31]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X11Y44         FDCE (Hold_fdce_C_D)         0.105     1.554    pwm_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.449    pwm_0/clk
    SLICE_X11Y43         FDCE                                         r  pwm_0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  pwm_0/count_reg[24]/Q
                         net (fo=4, routed)           0.168     1.758    pwm_0/count_reg[24]
    SLICE_X11Y43         LUT2 (Prop_lut2_I1_O)        0.045     1.803 r  pwm_0/count[24]_i_5/O
                         net (fo=1, routed)           0.000     1.803    pwm_0/count[24]_i_5_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.873 r  pwm_0/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.873    pwm_0/count_reg[24]_i_1_n_7
    SLICE_X11Y43         FDCE                                         r  pwm_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     1.963    pwm_0/clk
    SLICE_X11Y43         FDCE                                         r  pwm_0/count_reg[24]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X11Y43         FDCE (Hold_fdce_C_D)         0.105     1.554    pwm_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    pwm_0/clk
    SLICE_X11Y38         FDCE                                         r  pwm_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  pwm_0/count_reg[4]/Q
                         net (fo=5, routed)           0.168     1.756    pwm_0/count_reg[4]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.801 r  pwm_0/count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.801    pwm_0/count[4]_i_5_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.871 r  pwm_0/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.871    pwm_0/count_reg[4]_i_1_n_7
    SLICE_X11Y38         FDCE                                         r  pwm_0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    pwm_0/clk
    SLICE_X11Y38         FDCE                                         r  pwm_0/count_reg[4]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X11Y38         FDCE (Hold_fdce_C_D)         0.105     1.552    pwm_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    pwm_0/clk
    SLICE_X11Y39         FDCE                                         r  pwm_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  pwm_0/count_reg[8]/Q
                         net (fo=5, routed)           0.168     1.756    pwm_0/count_reg[8]
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.801 r  pwm_0/count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.801    pwm_0/count[8]_i_5_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.871 r  pwm_0/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.871    pwm_0/count_reg[8]_i_1_n_7
    SLICE_X11Y39         FDCE                                         r  pwm_0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    pwm_0/clk
    SLICE_X11Y39         FDCE                                         r  pwm_0/count_reg[8]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X11Y39         FDCE (Hold_fdce_C_D)         0.105     1.552    pwm_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y39   pwm_0/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y39   pwm_0/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y40   pwm_0/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y40   pwm_0/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y40   pwm_0/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y40   pwm_0/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y41   pwm_0/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y41   pwm_0/count_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y41   pwm_0/count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y37   pwm_0/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y37   pwm_0/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y37   pwm_0/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y38   pwm_0/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y38   pwm_0/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y38   pwm_0/count_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y38   pwm_0/count_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y37   pwm_0/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y39   pwm_0/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y39   pwm_0/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y41   pwm_0/count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y41   pwm_0/count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y41   pwm_0/count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y41   pwm_0/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y42   pwm_0/count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y42   pwm_0/count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y42   pwm_0/count_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y42   pwm_0/count_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y43   pwm_0/count_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y43   pwm_0/count_reg[25]/C



