set a(0-629) {NAME asn(acc#8(1))#1 TYPE ASSIGN PAR 0-628 XREFS 84344 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-632 {}}} SUCCS {{258 0 0-632 {}}} CYCLES {}}
set a(0-630) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-628 XREFS 84345 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-632 {}}} SUCCS {{258 0 0-632 {}}} CYCLES {}}
set a(0-631) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-628 XREFS 84346 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-632 {}}} SUCCS {{259 0 0-632 {}}} CYCLES {}}
set a(0-633) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-632 XREFS 84347 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {} SUCCS {{258 0 0-870 {}}} CYCLES {}}
set a(0-634) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-632 XREFS 84348 LOC {0 0.9999999250000037 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {} SUCCS {{258 0 0-851 {}}} CYCLES {}}
set a(0-635) {NAME aif#41:aif#1:asn(land#11.sva#1) TYPE ASSIGN PAR 0-632 XREFS 84349 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 3 0.9999999250000037} PREDS {} SUCCS {{258 0 0-840 {}}} CYCLES {}}
set a(0-636) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-632 XREFS 84350 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {} SUCCS {{258 0 0-817 {}}} CYCLES {}}
set a(0-637) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-632 XREFS 84351 LOC {0 0.9999999250000037 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {} SUCCS {{258 0 0-815 {}}} CYCLES {}}
set a(0-638) {NAME acc:asn(acc#8(1).sva#2) TYPE ASSIGN PAR 0-632 XREFS 84352 LOC {0 0.9999999250000037 2 0.1901645154917742 2 0.1901645154917742 2 0.4470618526469074} PREDS {} SUCCS {{258 0 0-782 {}}} CYCLES {}}
set a(0-639) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-632 XREFS 84353 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {} SUCCS {{258 0 0-779 {}}} CYCLES {}}
set a(0-640) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-632 XREFS 84354 LOC {0 0.9999999250000037 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {} SUCCS {{258 0 0-764 {}}} CYCLES {}}
set a(0-641) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-632 XREFS 84355 LOC {0 0.9999999250000037 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{258 0 0-740 {}}} CYCLES {}}
set a(0-642) {NAME asn#176 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84356 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {} SUCCS {{259 0 0-643 {}}} CYCLES {}}
set a(0-643) {NAME slc(vga_xy#1)#13 TYPE READSLICE PAR 0-632 XREFS 84357 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-642 {}}} SUCCS {{259 0 0-644 {}}} CYCLES {}}
set a(0-644) {NAME if:conc#3 TYPE CONCATENATE PAR 0-632 XREFS 84358 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-643 {}}} SUCCS {{258 0 0-655 {}}} CYCLES {}}
set a(0-645) {NAME asn#177 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84359 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-646 {}}} CYCLES {}}
set a(0-646) {NAME slc(vga_xy#1)#14 TYPE READSLICE PAR 0-632 XREFS 84360 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-645 {}}} SUCCS {{259 0 0-647 {}}} CYCLES {}}
set a(0-647) {NAME if:conc#4 TYPE CONCATENATE PAR 0-632 XREFS 84361 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-646 {}}} SUCCS {{258 0 0-653 {}}} CYCLES {}}
set a(0-648) {NAME asn#178 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84362 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-649 {}}} CYCLES {}}
set a(0-649) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-632 XREFS 84363 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-648 {}}} SUCCS {{258 0 0-652 {}}} CYCLES {}}
set a(0-650) {NAME asn#179 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84364 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-651 {}}} CYCLES {}}
set a(0-651) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-632 XREFS 84365 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-650 {}}} SUCCS {{259 0 0-652 {}}} CYCLES {}}
set a(0-652) {NAME if:conc#5 TYPE CONCATENATE PAR 0-632 XREFS 84366 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{258 0 0-649 {}} {259 0 0-651 {}}} SUCCS {{259 0 0-653 {}}} CYCLES {}}
set a(0-653) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-632 XREFS 84367 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.19350672586151518 1 0.4039569403390045} PREDS {{258 0 0-647 {}} {259 0 0-652 {}}} SUCCS {{259 0 0-654 {}}} CYCLES {}}
set a(0-654) {NAME if:slc TYPE READSLICE PAR 0-632 XREFS 84368 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-653 {}}} SUCCS {{259 0 0-655 {}}} CYCLES {}}
set a(0-655) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 4 NAME if:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-632 XREFS 84369 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-644 {}} {259 0 0-654 {}}} SUCCS {{258 0 0-670 {}}} CYCLES {}}
set a(0-656) {NAME asn#180 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84370 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-657 {}}} CYCLES {}}
set a(0-657) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-632 XREFS 84371 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-656 {}}} SUCCS {{259 0 0-658 {}}} CYCLES {}}
set a(0-658) {NAME if:not#1 TYPE NOT PAR 0-632 XREFS 84372 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-657 {}}} SUCCS {{259 0 0-659 {}}} CYCLES {}}
set a(0-659) {NAME if:conc#6 TYPE CONCATENATE PAR 0-632 XREFS 84373 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-658 {}}} SUCCS {{259 0 0-660 {}}} CYCLES {}}
set a(0-660) {NAME if:conc TYPE CONCATENATE PAR 0-632 XREFS 84374 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-659 {}}} SUCCS {{258 0 0-668 {}}} CYCLES {}}
set a(0-661) {NAME asn#181 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84375 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-662 {}}} CYCLES {}}
set a(0-662) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-632 XREFS 84376 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-661 {}}} SUCCS {{259 0 0-663 {}}} CYCLES {}}
set a(0-663) {NAME if:not#2 TYPE NOT PAR 0-632 XREFS 84377 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-662 {}}} SUCCS {{259 0 0-664 {}}} CYCLES {}}
set a(0-664) {NAME if:conc#1 TYPE CONCATENATE PAR 0-632 XREFS 84378 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-663 {}}} SUCCS {{258 0 0-667 {}}} CYCLES {}}
set a(0-665) {NAME asn#182 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84379 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-666 {}}} CYCLES {}}
set a(0-666) {NAME slc(vga_xy#1)#12 TYPE READSLICE PAR 0-632 XREFS 84380 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-665 {}}} SUCCS {{259 0 0-667 {}}} CYCLES {}}
set a(0-667) {NAME if:conc#7 TYPE CONCATENATE PAR 0-632 XREFS 84381 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{258 0 0-664 {}} {259 0 0-666 {}}} SUCCS {{259 0 0-668 {}}} CYCLES {}}
set a(0-668) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-632 XREFS 84382 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-660 {}} {259 0 0-667 {}}} SUCCS {{259 0 0-669 {}}} CYCLES {}}
set a(0-669) {NAME if:slc#1 TYPE READSLICE PAR 0-632 XREFS 84383 LOC {1 0.17579924121003795 1 0.3388407580579621 1 0.3388407580579621 1 0.5492909725354513} PREDS {{259 0 0-668 {}}} SUCCS {{259 0 0-670 {}}} CYCLES {}}
set a(0-670) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 4 NAME acc#9 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-632 XREFS 84384 LOC {1 0.3053750847312458 1 0.3388407580579621 1 0.3388407580579621 1 0.484174504282083 1 0.6946247187595722} PREDS {{258 0 0-655 {}} {259 0 0-669 {}}} SUCCS {{259 0 0-671 {}} {258 0 0-675 {}} {258 0 0-676 {}} {258 0 0-680 {}}} CYCLES {}}
set a(0-671) {NAME if:slc(acc.imod)#3 TYPE READSLICE PAR 0-632 XREFS 84385 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-670 {}}} SUCCS {{259 0 0-672 {}}} CYCLES {}}
set a(0-672) {NAME if:not#3 TYPE NOT PAR 0-632 XREFS 84386 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-671 {}}} SUCCS {{259 0 0-673 {}}} CYCLES {}}
set a(0-673) {NAME if:conc#2 TYPE CONCATENATE PAR 0-632 XREFS 84387 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-672 {}}} SUCCS {{259 0 0-674 {}}} CYCLES {}}
set a(0-674) {NAME if:conc#9 TYPE CONCATENATE PAR 0-632 XREFS 84388 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-673 {}}} SUCCS {{258 0 0-678 {}}} CYCLES {}}
set a(0-675) {NAME if:slc(acc.imod)#1 TYPE READSLICE PAR 0-632 XREFS 84389 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-670 {}}} SUCCS {{258 0 0-677 {}}} CYCLES {}}
set a(0-676) {NAME if:slc(acc.imod) TYPE READSLICE PAR 0-632 XREFS 84390 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-670 {}}} SUCCS {{259 0 0-677 {}}} CYCLES {}}
set a(0-677) {NAME if:conc#10 TYPE CONCATENATE PAR 0-632 XREFS 84391 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-675 {}} {259 0 0-676 {}}} SUCCS {{259 0 0-678 {}}} CYCLES {}}
set a(0-678) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 4 NAME if:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-632 XREFS 84392 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.6295083720153896 1 0.8399585864928789} PREDS {{258 0 0-674 {}} {259 0 0-677 {}}} SUCCS {{259 0 0-679 {}}} CYCLES {}}
set a(0-679) {NAME if:slc#2 TYPE READSLICE PAR 0-632 XREFS 84393 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-678 {}}} SUCCS {{258 0 0-682 {}}} CYCLES {}}
set a(0-680) {NAME if:slc(acc.imod)#2 TYPE READSLICE PAR 0-632 XREFS 84394 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.8399587080020646} PREDS {{258 0 0-670 {}}} SUCCS {{259 0 0-681 {}}} CYCLES {}}
set a(0-681) {NAME if:conc#8 TYPE CONCATENATE PAR 0-632 XREFS 84395 LOC {1 0.45070895246455245 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-680 {}}} SUCCS {{259 0 0-682 {}}} CYCLES {}}
set a(0-682) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-632 XREFS 84396 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.7895495460593742 1 0.9999997605368635} PREDS {{258 0 0-679 {}} {259 0 0-681 {}}} SUCCS {{259 0 0-683 {}} {258 0 0-686 {}}} CYCLES {}}
set a(0-683) {NAME slc(exs.imod) TYPE READSLICE PAR 0-632 XREFS 84397 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-682 {}}} SUCCS {{259 0 0-684 {}}} CYCLES {}}
set a(0-684) {NAME if:not TYPE NOT PAR 0-632 XREFS 84398 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-683 {}}} SUCCS {{259 0 0-685 {}}} CYCLES {}}
set a(0-685) {NAME if:xor TYPE XOR PAR 0-632 XREFS 84399 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-684 {}}} SUCCS {{259 0 0-686 {}}} CYCLES {}}
set a(0-686) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 2 NAME if:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-632 XREFS 84400 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 1 0.9507794220478505 2 0.2366114577562487} PREDS {{258 0 0-682 {}} {259 0 0-685 {}}} SUCCS {{258 0 0-688 {}} {258 0 0-689 {}} {258 0 0-690 {}} {258 0 0-691 {}}} CYCLES {}}
set a(0-687) {NAME asn#183 TYPE ASSIGN PAR 0-632 XREFS 84401 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{262 0 0-881 {}}} SUCCS {{258 0 0-694 {}} {256 0 0-881 {}}} CYCLES {}}
set a(0-688) {NAME slc(if:acc.svs) TYPE READSLICE PAR 0-632 XREFS 84402 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-686 {}}} SUCCS {{258 0 0-692 {}}} CYCLES {}}
set a(0-689) {NAME slc(if:acc.svs)#1 TYPE READSLICE PAR 0-632 XREFS 84403 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-686 {}}} SUCCS {{258 0 0-692 {}}} CYCLES {}}
set a(0-690) {NAME slc(if:acc.svs)#2 TYPE READSLICE PAR 0-632 XREFS 84404 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-686 {}}} SUCCS {{258 0 0-692 {}}} CYCLES {}}
set a(0-691) {NAME slc(if:acc.svs)#3 TYPE READSLICE PAR 0-632 XREFS 84405 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-686 {}}} SUCCS {{259 0 0-692 {}}} CYCLES {}}
set a(0-692) {NAME or TYPE OR PAR 0-632 XREFS 84406 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-690 {}} {258 0 0-689 {}} {258 0 0-688 {}} {259 0 0-691 {}}} SUCCS {{259 0 0-693 {}}} CYCLES {}}
set a(0-693) {NAME exs TYPE SIGNEXTEND PAR 0-632 XREFS 84407 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{259 0 0-692 {}}} SUCCS {{259 0 0-694 {}}} CYCLES {}}
set a(0-694) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 1 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-632 XREFS 84408 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.28583182949997027} PREDS {{258 0 0-687 {}} {259 0 0-693 {}}} SUCCS {{258 0 0-781 {}} {258 0 0-782 {}}} CYCLES {}}
set a(0-695) {NAME if#1:asn TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84409 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-696 {}}} CYCLES {}}
set a(0-696) {NAME if#1:slc(vga_xy#1) TYPE READSLICE PAR 0-632 XREFS 84410 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-695 {}}} SUCCS {{259 0 0-697 {}}} CYCLES {}}
set a(0-697) {NAME asel TYPE SELECT PAR 0-632 XREFS 84411 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-696 {}}} SUCCS {{146 0 0-698 {}} {146 0 0-699 {}} {146 0 0-700 {}} {146 0 0-701 {}} {146 0 0-702 {}} {146 0 0-703 {}} {146 0 0-704 {}} {146 0 0-705 {}} {146 0 0-706 {}} {146 0 0-707 {}} {146 0 0-708 {}} {146 0 0-709 {}} {146 0 0-710 {}} {146 0 0-711 {}} {146 0 0-712 {}} {146 0 0-713 {}} {146 0 0-714 {}} {146 0 0-715 {}} {146 0 0-716 {}} {146 0 0-717 {}} {146 0 0-718 {}}} CYCLES {}}
set a(0-698) {NAME if#1:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84412 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-697 {}}} SUCCS {{259 0 0-699 {}}} CYCLES {}}
set a(0-699) {NAME if#1:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-632 XREFS 84413 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-697 {}} {259 0 0-698 {}}} SUCCS {{258 0 0-718 {}}} CYCLES {}}
set a(0-700) {NAME if#1:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84414 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-697 {}}} SUCCS {{259 0 0-701 {}}} CYCLES {}}
set a(0-701) {NAME if#1:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-632 XREFS 84415 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-697 {}} {259 0 0-700 {}}} SUCCS {{258 0 0-718 {}}} CYCLES {}}
set a(0-702) {NAME if#1:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84416 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-697 {}}} SUCCS {{259 0 0-703 {}}} CYCLES {}}
set a(0-703) {NAME if#1:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-632 XREFS 84417 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-697 {}} {259 0 0-702 {}}} SUCCS {{258 0 0-718 {}}} CYCLES {}}
set a(0-704) {NAME if#1:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84418 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-697 {}}} SUCCS {{259 0 0-705 {}}} CYCLES {}}
set a(0-705) {NAME if#1:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-632 XREFS 84419 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-697 {}} {259 0 0-704 {}}} SUCCS {{258 0 0-718 {}}} CYCLES {}}
set a(0-706) {NAME if#1:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84420 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-697 {}}} SUCCS {{259 0 0-707 {}}} CYCLES {}}
set a(0-707) {NAME if#1:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-632 XREFS 84421 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-697 {}} {259 0 0-706 {}}} SUCCS {{258 0 0-718 {}}} CYCLES {}}
set a(0-708) {NAME if#1:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84422 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-697 {}}} SUCCS {{259 0 0-709 {}}} CYCLES {}}
set a(0-709) {NAME if#1:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-632 XREFS 84423 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-697 {}} {259 0 0-708 {}}} SUCCS {{258 0 0-718 {}}} CYCLES {}}
set a(0-710) {NAME if#1:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84424 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-697 {}}} SUCCS {{259 0 0-711 {}}} CYCLES {}}
set a(0-711) {NAME if#1:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-632 XREFS 84425 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-697 {}} {259 0 0-710 {}}} SUCCS {{258 0 0-718 {}}} CYCLES {}}
set a(0-712) {NAME if#1:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84426 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-697 {}}} SUCCS {{259 0 0-713 {}}} CYCLES {}}
set a(0-713) {NAME if#1:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-632 XREFS 84427 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-697 {}} {259 0 0-712 {}}} SUCCS {{258 0 0-718 {}}} CYCLES {}}
set a(0-714) {NAME if#1:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84428 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-697 {}}} SUCCS {{259 0 0-715 {}}} CYCLES {}}
set a(0-715) {NAME if#1:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-632 XREFS 84429 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-697 {}} {259 0 0-714 {}}} SUCCS {{258 0 0-718 {}}} CYCLES {}}
set a(0-716) {NAME if#1:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84430 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-697 {}}} SUCCS {{259 0 0-717 {}}} CYCLES {}}
set a(0-717) {NAME if#1:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-632 XREFS 84431 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-697 {}} {259 0 0-716 {}}} SUCCS {{259 0 0-718 {}}} CYCLES {}}
set a(0-718) {NAME aif:nor TYPE NOR PAR 0-632 XREFS 84432 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-697 {}} {258 0 0-715 {}} {258 0 0-713 {}} {258 0 0-711 {}} {258 0 0-709 {}} {258 0 0-707 {}} {258 0 0-705 {}} {258 0 0-703 {}} {258 0 0-701 {}} {258 0 0-699 {}} {259 0 0-717 {}}} SUCCS {{258 0 0-740 {}}} CYCLES {}}
set a(0-719) {NAME if#1:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84433 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-720 {}}} CYCLES {}}
set a(0-720) {NAME if#1:slc(vga_xy#1)#20 TYPE READSLICE PAR 0-632 XREFS 84434 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-719 {}}} SUCCS {{258 0 0-739 {}}} CYCLES {}}
set a(0-721) {NAME if#1:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84435 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-722 {}}} CYCLES {}}
set a(0-722) {NAME if#1:slc(vga_xy#1)#21 TYPE READSLICE PAR 0-632 XREFS 84436 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-721 {}}} SUCCS {{258 0 0-739 {}}} CYCLES {}}
set a(0-723) {NAME if#1:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84437 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-724 {}}} CYCLES {}}
set a(0-724) {NAME if#1:slc(vga_xy#1)#22 TYPE READSLICE PAR 0-632 XREFS 84438 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-723 {}}} SUCCS {{258 0 0-739 {}}} CYCLES {}}
set a(0-725) {NAME if#1:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84439 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-726 {}}} CYCLES {}}
set a(0-726) {NAME if#1:slc(vga_xy#1)#23 TYPE READSLICE PAR 0-632 XREFS 84440 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-725 {}}} SUCCS {{258 0 0-739 {}}} CYCLES {}}
set a(0-727) {NAME if#1:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84441 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-728 {}}} CYCLES {}}
set a(0-728) {NAME if#1:slc(vga_xy#1)#24 TYPE READSLICE PAR 0-632 XREFS 84442 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-727 {}}} SUCCS {{258 0 0-739 {}}} CYCLES {}}
set a(0-729) {NAME if#1:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84443 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-730 {}}} CYCLES {}}
set a(0-730) {NAME if#1:slc(vga_xy#1)#25 TYPE READSLICE PAR 0-632 XREFS 84444 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-729 {}}} SUCCS {{258 0 0-739 {}}} CYCLES {}}
set a(0-731) {NAME if#1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84445 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-732 {}}} CYCLES {}}
set a(0-732) {NAME if#1:slc(vga_xy#1)#26 TYPE READSLICE PAR 0-632 XREFS 84446 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-731 {}}} SUCCS {{258 0 0-739 {}}} CYCLES {}}
set a(0-733) {NAME if#1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84447 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-734 {}}} CYCLES {}}
set a(0-734) {NAME if#1:slc(vga_xy#1)#27 TYPE READSLICE PAR 0-632 XREFS 84448 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-733 {}}} SUCCS {{258 0 0-739 {}}} CYCLES {}}
set a(0-735) {NAME if#1:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84449 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-736 {}}} CYCLES {}}
set a(0-736) {NAME if#1:slc(vga_xy#1)#28 TYPE READSLICE PAR 0-632 XREFS 84450 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-735 {}}} SUCCS {{258 0 0-739 {}}} CYCLES {}}
set a(0-737) {NAME if#1:asn#20 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84451 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-738 {}}} CYCLES {}}
set a(0-738) {NAME if#1:slc(vga_xy#1)#29 TYPE READSLICE PAR 0-632 XREFS 84452 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-737 {}}} SUCCS {{259 0 0-739 {}}} CYCLES {}}
set a(0-739) {NAME if#1:nor TYPE NOR PAR 0-632 XREFS 84453 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-736 {}} {258 0 0-734 {}} {258 0 0-732 {}} {258 0 0-730 {}} {258 0 0-728 {}} {258 0 0-726 {}} {258 0 0-724 {}} {258 0 0-722 {}} {258 0 0-720 {}} {259 0 0-738 {}}} SUCCS {{259 0 0-740 {}}} CYCLES {}}
set a(0-740) {NAME if#1:and TYPE AND PAR 0-632 XREFS 84454 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-718 {}} {258 0 0-641 {}} {259 0 0-739 {}}} SUCCS {{258 0 0-742 {}} {258 0 0-746 {}}} CYCLES {}}
set a(0-741) {NAME asn#184 TYPE ASSIGN PAR 0-632 XREFS 84455 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-882 {}}} SUCCS {{258 0 0-744 {}} {256 0 0-882 {}}} CYCLES {}}
set a(0-742) {NAME not#19 TYPE NOT PAR 0-632 XREFS 84456 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-740 {}}} SUCCS {{259 0 0-743 {}}} CYCLES {}}
set a(0-743) {NAME exs#5 TYPE SIGNEXTEND PAR 0-632 XREFS 84457 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-742 {}}} SUCCS {{259 0 0-744 {}}} CYCLES {}}
set a(0-744) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 2 NAME and#1 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-632 XREFS 84458 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-741 {}} {259 0 0-743 {}}} SUCCS {{258 0 0-798 {}} {258 0 0-799 {}} {258 0 0-800 {}} {258 0 0-801 {}} {258 0 0-802 {}} {258 0 0-803 {}} {258 0 0-804 {}} {258 0 0-805 {}} {258 0 0-806 {}} {258 0 0-807 {}} {258 0 0-815 {}}} CYCLES {}}
set a(0-745) {NAME asn#185 TYPE ASSIGN PAR 0-632 XREFS 84459 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-883 {}}} SUCCS {{258 0 0-748 {}} {256 0 0-883 {}}} CYCLES {}}
set a(0-746) {NAME not#10 TYPE NOT PAR 0-632 XREFS 84460 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-740 {}}} SUCCS {{259 0 0-747 {}}} CYCLES {}}
set a(0-747) {NAME exs#6 TYPE SIGNEXTEND PAR 0-632 XREFS 84461 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-746 {}}} SUCCS {{259 0 0-748 {}}} CYCLES {}}
set a(0-748) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 2 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-632 XREFS 84462 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-745 {}} {259 0 0-747 {}}} SUCCS {{258 0 0-788 {}} {258 0 0-789 {}} {258 0 0-790 {}} {258 0 0-791 {}} {258 0 0-792 {}} {258 0 0-793 {}} {258 0 0-794 {}} {258 0 0-795 {}} {258 0 0-796 {}} {258 0 0-797 {}} {258 0 0-817 {}}} CYCLES {}}
set a(0-749) {NAME asn#186 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84463 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {} SUCCS {{259 0 0-750 {}}} CYCLES {}}
set a(0-750) {NAME slc(vin) TYPE READSLICE PAR 0-632 XREFS 84464 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {{259 0 0-749 {}}} SUCCS {{259 0 0-751 {}}} CYCLES {}}
set a(0-751) {NAME aif#11:not#1 TYPE NOT PAR 0-632 XREFS 84465 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {{259 0 0-750 {}}} SUCCS {{259 0 0-752 {}}} CYCLES {}}
set a(0-752) {NAME aif#11:conc TYPE CONCATENATE PAR 0-632 XREFS 84466 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {{259 0 0-751 {}}} SUCCS {{259 0 0-753 {}}} CYCLES {}}
set a(0-753) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-632 XREFS 84467 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.3124219623205515 1 0.5689997244916634} PREDS {{259 0 0-752 {}}} SUCCS {{259 0 0-754 {}}} CYCLES {}}
set a(0-754) {NAME aif#11:slc TYPE READSLICE PAR 0-632 XREFS 84468 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{259 0 0-753 {}}} SUCCS {{259 0 0-755 {}} {258 0 0-763 {}}} CYCLES {}}
set a(0-755) {NAME asel#13 TYPE SELECT PAR 0-632 XREFS 84469 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{259 0 0-754 {}}} SUCCS {{146 0 0-756 {}} {146 0 0-757 {}} {146 0 0-758 {}} {146 0 0-759 {}} {146 0 0-760 {}} {146 0 0-761 {}} {146 0 0-762 {}}} CYCLES {}}
set a(0-756) {NAME asn#187 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84470 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-755 {}}} SUCCS {{259 0 0-757 {}}} CYCLES {}}
set a(0-757) {NAME slc(vin)#1 TYPE READSLICE PAR 0-632 XREFS 84471 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-755 {}} {259 0 0-756 {}}} SUCCS {{259 0 0-758 {}}} CYCLES {}}
set a(0-758) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-632 XREFS 84472 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-755 {}} {259 0 0-757 {}}} SUCCS {{259 0 0-759 {}}} CYCLES {}}
set a(0-759) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-632 XREFS 84473 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-755 {}} {259 0 0-758 {}}} SUCCS {{259 0 0-760 {}}} CYCLES {}}
set a(0-760) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-632 XREFS 84474 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5693192994756846 1 0.8258970616467965} PREDS {{146 0 0-755 {}} {259 0 0-759 {}}} SUCCS {{259 0 0-761 {}}} CYCLES {}}
set a(0-761) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-632 XREFS 84475 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-755 {}} {259 0 0-760 {}}} SUCCS {{259 0 0-762 {}}} CYCLES {}}
set a(0-762) {NAME if#3:not#1 TYPE NOT PAR 0-632 XREFS 84476 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-755 {}} {259 0 0-761 {}}} SUCCS {{258 0 0-764 {}}} CYCLES {}}
set a(0-763) {NAME if#3:not TYPE NOT PAR 0-632 XREFS 84477 LOC {1 0.2568973371551332 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{258 0 0-754 {}}} SUCCS {{259 0 0-764 {}}} CYCLES {}}
set a(0-764) {NAME if#3:and TYPE AND PAR 0-632 XREFS 84478 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{258 0 0-762 {}} {258 0 0-640 {}} {259 0 0-763 {}}} SUCCS {{259 0 0-765 {}} {258 0 0-779 {}}} CYCLES {}}
set a(0-765) {NAME asel#17 TYPE SELECT PAR 0-632 XREFS 84479 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{259 0 0-764 {}}} SUCCS {{146 0 0-766 {}} {146 0 0-767 {}} {146 0 0-768 {}} {130 0 0-769 {}} {130 0 0-770 {}}} CYCLES {}}
set a(0-766) {NAME asn#188 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84480 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-765 {}}} SUCCS {{259 0 0-767 {}}} CYCLES {}}
set a(0-767) {NAME slc(vin)#3 TYPE READSLICE PAR 0-632 XREFS 84481 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-765 {}} {259 0 0-766 {}}} SUCCS {{259 0 0-768 {}}} CYCLES {}}
set a(0-768) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 1 NAME if#3:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-632 XREFS 84482 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.743421976627805 1 0.9999997387989168} PREDS {{146 0 0-765 {}} {259 0 0-767 {}}} SUCCS {{259 0 0-769 {}}} CYCLES {}}
set a(0-769) {NAME aif#17:slc TYPE READSLICE PAR 0-632 XREFS 84483 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{130 0 0-765 {}} {259 0 0-768 {}}} SUCCS {{259 0 0-770 {}} {258 0 0-778 {}}} CYCLES {}}
set a(0-770) {NAME aif#17:asel TYPE SELECT PAR 0-632 XREFS 84484 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{130 0 0-765 {}} {259 0 0-769 {}}} SUCCS {{146 0 0-771 {}} {146 0 0-772 {}} {146 0 0-773 {}} {146 0 0-774 {}} {146 0 0-775 {}} {146 0 0-776 {}} {146 0 0-777 {}}} CYCLES {}}
set a(0-771) {NAME asn#189 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84485 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-770 {}}} SUCCS {{259 0 0-772 {}}} CYCLES {}}
set a(0-772) {NAME slc(vin)#2 TYPE READSLICE PAR 0-632 XREFS 84486 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-770 {}} {259 0 0-771 {}}} SUCCS {{259 0 0-773 {}}} CYCLES {}}
set a(0-773) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-632 XREFS 84487 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-770 {}} {259 0 0-772 {}}} SUCCS {{259 0 0-774 {}}} CYCLES {}}
set a(0-774) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-632 XREFS 84488 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-770 {}} {259 0 0-773 {}}} SUCCS {{259 0 0-775 {}}} CYCLES {}}
set a(0-775) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,11) AREA_SCORE 12.23 QUANTITY 1 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-632 XREFS 84489 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 1 0.9999997941202954 2 0.2858318298286936} PREDS {{146 0 0-770 {}} {259 0 0-774 {}}} SUCCS {{259 0 0-776 {}}} CYCLES {}}
set a(0-776) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-632 XREFS 84490 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-770 {}} {259 0 0-775 {}}} SUCCS {{259 0 0-777 {}}} CYCLES {}}
set a(0-777) {NAME if#3:not#2 TYPE NOT PAR 0-632 XREFS 84491 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-770 {}} {259 0 0-776 {}}} SUCCS {{258 0 0-779 {}}} CYCLES {}}
set a(0-778) {NAME if#3:not#4 TYPE NOT PAR 0-632 XREFS 84492 LOC {1 0.6878974156051292 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-769 {}}} SUCCS {{259 0 0-779 {}}} CYCLES {}}
set a(0-779) {NAME if#3:and#2 TYPE AND PAR 0-632 XREFS 84493 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-764 {}} {258 0 0-777 {}} {258 0 0-639 {}} {259 0 0-778 {}}} SUCCS {{259 0 0-780 {}} {258 0 0-782 {}}} CYCLES {}}
set a(0-780) {NAME sel#3 TYPE SELECT PAR 0-632 XREFS 84494 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{259 0 0-779 {}}} SUCCS {{146 0 0-781 {}}} CYCLES {}}
set a(0-781) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 2 NAME if#3:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-632 XREFS 84495 LOC {2 0.0 2 0.028934623553268823 2 0.028934623553268823 2 0.19016433507860483 2 0.44706167223373805} PREDS {{146 0 0-780 {}} {258 0 0-694 {}}} SUCCS {{259 0 0-782 {}}} CYCLES {}}
set a(0-782) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 1 NAME mux#3 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-632 XREFS 84496 LOC {2 0.16122989193850543 2 0.1901645154917742 2 0.1901645154917742 2 0.25934619953269 2 0.5162435366878232} PREDS {{258 0 0-779 {}} {258 0 0-694 {}} {258 0 0-638 {}} {259 0 0-781 {}}} SUCCS {{259 0 0-783 {}} {258 0 0-881 {}}} CYCLES {}}
set a(0-783) {NAME not#3 TYPE NOT PAR 0-632 XREFS 84497 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.5162436491878176} PREDS {{259 0 0-782 {}}} SUCCS {{259 0 0-784 {}}} CYCLES {}}
set a(0-784) {NAME conc#1 TYPE CONCATENATE PAR 0-632 XREFS 84498 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.5162436491878176} PREDS {{259 0 0-783 {}}} SUCCS {{259 0 0-785 {}}} CYCLES {}}
set a(0-785) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 4 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-632 XREFS 84499 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.40468005825680525 2 0.6615773954119385} PREDS {{259 0 0-784 {}}} SUCCS {{259 0 0-786 {}}} CYCLES {}}
set a(0-786) {NAME slc#3 TYPE READSLICE PAR 0-632 XREFS 84500 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{259 0 0-785 {}}} SUCCS {{259 0 0-787 {}} {258 0 0-814 {}} {258 0 0-816 {}}} CYCLES {}}
set a(0-787) {NAME sel#6 TYPE SELECT PAR 0-632 XREFS 84501 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{259 0 0-786 {}}} SUCCS {{146 0 0-788 {}} {146 0 0-789 {}} {146 0 0-790 {}} {146 0 0-791 {}} {146 0 0-792 {}} {146 0 0-793 {}} {146 0 0-794 {}} {146 0 0-795 {}} {146 0 0-796 {}} {146 0 0-797 {}} {146 0 0-798 {}} {146 0 0-799 {}} {146 0 0-800 {}} {146 0 0-801 {}} {146 0 0-802 {}} {146 0 0-803 {}} {146 0 0-804 {}} {146 0 0-805 {}} {146 0 0-806 {}} {146 0 0-807 {}} {130 0 0-808 {}} {130 0 0-809 {}}} CYCLES {}}
set a(0-788) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-632 XREFS 84502 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-787 {}} {258 0 0-748 {}}} SUCCS {{258 0 0-808 {}}} CYCLES {}}
set a(0-789) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-632 XREFS 84503 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-787 {}} {258 0 0-748 {}}} SUCCS {{258 0 0-808 {}}} CYCLES {}}
set a(0-790) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-632 XREFS 84504 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-787 {}} {258 0 0-748 {}}} SUCCS {{258 0 0-808 {}}} CYCLES {}}
set a(0-791) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-632 XREFS 84505 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-787 {}} {258 0 0-748 {}}} SUCCS {{258 0 0-808 {}}} CYCLES {}}
set a(0-792) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-632 XREFS 84506 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-787 {}} {258 0 0-748 {}}} SUCCS {{258 0 0-808 {}}} CYCLES {}}
set a(0-793) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-632 XREFS 84507 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-787 {}} {258 0 0-748 {}}} SUCCS {{258 0 0-808 {}}} CYCLES {}}
set a(0-794) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-632 XREFS 84508 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-787 {}} {258 0 0-748 {}}} SUCCS {{258 0 0-808 {}}} CYCLES {}}
set a(0-795) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-632 XREFS 84509 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-787 {}} {258 0 0-748 {}}} SUCCS {{258 0 0-808 {}}} CYCLES {}}
set a(0-796) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-632 XREFS 84510 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-787 {}} {258 0 0-748 {}}} SUCCS {{258 0 0-808 {}}} CYCLES {}}
set a(0-797) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-632 XREFS 84511 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-787 {}} {258 0 0-748 {}}} SUCCS {{258 0 0-808 {}}} CYCLES {}}
set a(0-798) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-632 XREFS 84512 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-787 {}} {258 0 0-744 {}}} SUCCS {{258 0 0-808 {}}} CYCLES {}}
set a(0-799) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-632 XREFS 84513 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-787 {}} {258 0 0-744 {}}} SUCCS {{258 0 0-808 {}}} CYCLES {}}
set a(0-800) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-632 XREFS 84514 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-787 {}} {258 0 0-744 {}}} SUCCS {{258 0 0-808 {}}} CYCLES {}}
set a(0-801) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-632 XREFS 84515 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-787 {}} {258 0 0-744 {}}} SUCCS {{258 0 0-808 {}}} CYCLES {}}
set a(0-802) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-632 XREFS 84516 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-787 {}} {258 0 0-744 {}}} SUCCS {{258 0 0-808 {}}} CYCLES {}}
set a(0-803) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-632 XREFS 84517 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-787 {}} {258 0 0-744 {}}} SUCCS {{258 0 0-808 {}}} CYCLES {}}
set a(0-804) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-632 XREFS 84518 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-787 {}} {258 0 0-744 {}}} SUCCS {{258 0 0-808 {}}} CYCLES {}}
set a(0-805) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-632 XREFS 84519 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-787 {}} {258 0 0-744 {}}} SUCCS {{258 0 0-808 {}}} CYCLES {}}
set a(0-806) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-632 XREFS 84520 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-787 {}} {258 0 0-744 {}}} SUCCS {{258 0 0-808 {}}} CYCLES {}}
set a(0-807) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-632 XREFS 84521 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-787 {}} {258 0 0-744 {}}} SUCCS {{259 0 0-808 {}}} CYCLES {}}
set a(0-808) {NAME if#6:if:nor TYPE NOR PAR 0-632 XREFS 84522 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{130 0 0-787 {}} {258 0 0-806 {}} {258 0 0-805 {}} {258 0 0-804 {}} {258 0 0-803 {}} {258 0 0-802 {}} {258 0 0-801 {}} {258 0 0-800 {}} {258 0 0-799 {}} {258 0 0-798 {}} {258 0 0-797 {}} {258 0 0-796 {}} {258 0 0-795 {}} {258 0 0-794 {}} {258 0 0-793 {}} {258 0 0-792 {}} {258 0 0-791 {}} {258 0 0-790 {}} {258 0 0-789 {}} {258 0 0-788 {}} {259 0 0-807 {}}} SUCCS {{259 0 0-809 {}} {258 0 0-814 {}} {258 0 0-816 {}}} CYCLES {}}
set a(0-809) {NAME if#6:sel TYPE SELECT PAR 0-632 XREFS 84523 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{130 0 0-787 {}} {259 0 0-808 {}}} SUCCS {{146 0 0-810 {}} {146 0 0-811 {}} {146 0 0-812 {}} {146 0 0-813 {}}} CYCLES {}}
set a(0-810) {NAME asn#190 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84524 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-809 {}}} SUCCS {{259 0 0-811 {}}} CYCLES {}}
set a(0-811) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-632 XREFS 84525 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-809 {}} {259 0 0-810 {}}} SUCCS {{258 0 0-815 {}}} CYCLES {}}
set a(0-812) {NAME asn#191 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84526 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {{146 0 0-809 {}}} SUCCS {{259 0 0-813 {}}} CYCLES {}}
set a(0-813) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-632 XREFS 84527 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {{146 0 0-809 {}} {259 0 0-812 {}}} SUCCS {{258 0 0-817 {}}} CYCLES {}}
set a(0-814) {NAME and#3 TYPE AND PAR 0-632 XREFS 84528 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{258 0 0-786 {}} {258 0 0-808 {}}} SUCCS {{259 0 0-815 {}}} CYCLES {}}
set a(0-815) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 2 NAME mux#4 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-632 XREFS 84529 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.4738618638069068 2 0.7307592009620401} PREDS {{258 0 0-744 {}} {258 0 0-811 {}} {258 0 0-637 {}} {259 0 0-814 {}}} SUCCS {{258 0 0-821 {}} {258 0 0-882 {}}} CYCLES {}}
set a(0-816) {NAME and#4 TYPE AND PAR 0-632 XREFS 84530 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 3 0.404680179765991} PREDS {{258 0 0-786 {}} {258 0 0-808 {}}} SUCCS {{259 0 0-817 {}}} CYCLES {}}
set a(0-817) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 2 NAME mux#5 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-632 XREFS 84531 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.4738618638069068} PREDS {{258 0 0-748 {}} {258 0 0-813 {}} {258 0 0-636 {}} {259 0 0-816 {}}} SUCCS {{258 0 0-856 {}} {258 0 0-883 {}}} CYCLES {}}
set a(0-818) {NAME asn#192 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84532 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {} SUCCS {{259 0 0-819 {}}} CYCLES {}}
set a(0-819) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-632 XREFS 84533 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-818 {}}} SUCCS {{259 0 0-820 {}}} CYCLES {}}
set a(0-820) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-632 XREFS 84534 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-819 {}}} SUCCS {{258 0 0-823 {}}} CYCLES {}}
set a(0-821) {NAME deltax_square_blue:not TYPE NOT PAR 0-632 XREFS 84535 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{258 0 0-815 {}}} SUCCS {{259 0 0-822 {}}} CYCLES {}}
set a(0-822) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-632 XREFS 84536 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-821 {}}} SUCCS {{259 0 0-823 {}}} CYCLES {}}
set a(0-823) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 2 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-632 XREFS 84537 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7431024577825827 2 0.999999794937716} PREDS {{258 0 0-820 {}} {259 0 0-822 {}}} SUCCS {{259 0 0-824 {}}} CYCLES {}}
set a(0-824) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-632 XREFS 84538 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{259 0 0-823 {}}} SUCCS {{258 0 0-841 {}} {258 0 0-843 {}} {258 0 0-849 {}}} CYCLES {}}
set a(0-825) {NAME asn#193 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84539 LOC {1 0.0 1 0.48620525068973747 1 0.48620525068973747 3 0.48620525068973747} PREDS {} SUCCS {{259 0 0-826 {}}} CYCLES {}}
set a(0-826) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-632 XREFS 84540 LOC {1 0.0 1 0.48620525068973747 1 0.48620525068973747 3 0.48620525068973747} PREDS {{259 0 0-825 {}}} SUCCS {{259 0 0-827 {}}} CYCLES {}}
set a(0-827) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-632 XREFS 84541 LOC {1 0.0 1 0.48620525068973747 1 0.48620525068973747 3 0.48620525068973747} PREDS {{259 0 0-826 {}}} SUCCS {{259 0 0-828 {}}} CYCLES {}}
set a(0-828) {NAME if#12:conc TYPE CONCATENATE PAR 0-632 XREFS 84542 LOC {1 0.0 1 0.48620525068973747 1 0.48620525068973747 3 0.48620525068973747} PREDS {{259 0 0-827 {}}} SUCCS {{259 0 0-829 {}}} CYCLES {}}
set a(0-829) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#39:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-632 XREFS 84543 LOC {1 0.0 1 0.48620525068973747 1 0.48620525068973747 1 0.7431024657865264 3 0.7431024657865264} PREDS {{259 0 0-828 {}}} SUCCS {{259 0 0-830 {}}} CYCLES {}}
set a(0-830) {NAME aif#39:slc TYPE READSLICE PAR 0-632 XREFS 84544 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{259 0 0-829 {}}} SUCCS {{259 0 0-831 {}} {258 0 0-839 {}}} CYCLES {}}
set a(0-831) {NAME asel#41 TYPE SELECT PAR 0-632 XREFS 84545 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{259 0 0-830 {}}} SUCCS {{146 0 0-832 {}} {146 0 0-833 {}} {146 0 0-834 {}} {146 0 0-835 {}} {146 0 0-836 {}} {146 0 0-837 {}} {146 0 0-838 {}}} CYCLES {}}
set a(0-832) {NAME asn#194 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84546 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-831 {}}} SUCCS {{259 0 0-833 {}}} CYCLES {}}
set a(0-833) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-632 XREFS 84547 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-831 {}} {259 0 0-832 {}}} SUCCS {{259 0 0-834 {}}} CYCLES {}}
set a(0-834) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-632 XREFS 84548 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-831 {}} {259 0 0-833 {}}} SUCCS {{259 0 0-835 {}}} CYCLES {}}
set a(0-835) {NAME if#12:conc#1 TYPE CONCATENATE PAR 0-632 XREFS 84549 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-831 {}} {259 0 0-834 {}}} SUCCS {{259 0 0-836 {}}} CYCLES {}}
set a(0-836) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#41:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-632 XREFS 84550 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 1 0.9999998029416595 3 0.9999998029416595} PREDS {{146 0 0-831 {}} {259 0 0-835 {}}} SUCCS {{259 0 0-837 {}}} CYCLES {}}
set a(0-837) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-632 XREFS 84551 LOC {1 0.5137946743102664 1 0.9999999250000037 1 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-831 {}} {259 0 0-836 {}}} SUCCS {{259 0 0-838 {}}} CYCLES {}}
set a(0-838) {NAME if#12:not#1 TYPE NOT PAR 0-632 XREFS 84552 LOC {1 0.5137946743102664 1 0.9999999250000037 1 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-831 {}} {259 0 0-837 {}}} SUCCS {{258 0 0-840 {}}} CYCLES {}}
set a(0-839) {NAME if#12:not TYPE NOT PAR 0-632 XREFS 84553 LOC {1 0.2568973371551332 1 0.9999999250000037 1 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-830 {}}} SUCCS {{259 0 0-840 {}}} CYCLES {}}
set a(0-840) {NAME if#12:and TYPE AND PAR 0-632 XREFS 84554 LOC {1 0.5137946743102664 1 0.9999999250000037 1 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-838 {}} {258 0 0-635 {}} {259 0 0-839 {}}} SUCCS {{258 0 0-874 {}} {258 0 0-877 {}}} CYCLES {}}
set a(0-841) {NAME slc#8 TYPE READSLICE PAR 0-632 XREFS 84555 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{258 0 0-824 {}}} SUCCS {{259 0 0-842 {}}} CYCLES {}}
set a(0-842) {NAME asel#45 TYPE SELECT PAR 0-632 XREFS 84556 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{259 0 0-841 {}}} SUCCS {{146 0 0-843 {}} {146 0 0-844 {}} {146 0 0-845 {}} {146 0 0-846 {}} {146 0 0-847 {}} {146 0 0-848 {}}} CYCLES {}}
set a(0-843) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-632 XREFS 84557 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-842 {}} {258 0 0-824 {}}} SUCCS {{259 0 0-844 {}}} CYCLES {}}
set a(0-844) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-632 XREFS 84558 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-842 {}} {259 0 0-843 {}}} SUCCS {{259 0 0-845 {}}} CYCLES {}}
set a(0-845) {NAME if#13:conc TYPE CONCATENATE PAR 0-632 XREFS 84559 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-842 {}} {259 0 0-844 {}}} SUCCS {{259 0 0-846 {}}} CYCLES {}}
set a(0-846) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#45:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-632 XREFS 84560 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 2 0.9999998029416595 3 0.4738618542485569} PREDS {{146 0 0-842 {}} {259 0 0-845 {}}} SUCCS {{259 0 0-847 {}}} CYCLES {}}
set a(0-847) {NAME aif#45:slc TYPE READSLICE PAR 0-632 XREFS 84561 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{146 0 0-842 {}} {259 0 0-846 {}}} SUCCS {{259 0 0-848 {}}} CYCLES {}}
set a(0-848) {NAME if#13:not TYPE NOT PAR 0-632 XREFS 84562 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{146 0 0-842 {}} {259 0 0-847 {}}} SUCCS {{258 0 0-851 {}}} CYCLES {}}
set a(0-849) {NAME slc#7 TYPE READSLICE PAR 0-632 XREFS 84563 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.4738619763069012} PREDS {{258 0 0-824 {}}} SUCCS {{259 0 0-850 {}}} CYCLES {}}
set a(0-850) {NAME if#13:not#2 TYPE NOT PAR 0-632 XREFS 84564 LOC {2 0.7141679642916018 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{259 0 0-849 {}}} SUCCS {{259 0 0-851 {}}} CYCLES {}}
set a(0-851) {NAME if#13:and TYPE AND PAR 0-632 XREFS 84565 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{258 0 0-848 {}} {258 0 0-634 {}} {259 0 0-850 {}}} SUCCS {{259 0 0-852 {}} {258 0 0-870 {}}} CYCLES {}}
set a(0-852) {NAME asel#47 TYPE SELECT PAR 0-632 XREFS 84566 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{259 0 0-851 {}}} SUCCS {{146 0 0-853 {}} {146 0 0-854 {}} {146 0 0-855 {}} {146 0 0-856 {}} {146 0 0-857 {}} {146 0 0-858 {}} {130 0 0-859 {}} {146 0 0-860 {}} {130 0 0-861 {}}} CYCLES {}}
set a(0-853) {NAME asn#195 TYPE {I/O_READ SIGNAL} PAR 0-632 XREFS 84567 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-852 {}}} SUCCS {{259 0 0-854 {}}} CYCLES {}}
set a(0-854) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-632 XREFS 84568 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-852 {}} {259 0 0-853 {}}} SUCCS {{259 0 0-855 {}}} CYCLES {}}
set a(0-855) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-632 XREFS 84569 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-852 {}} {259 0 0-854 {}}} SUCCS {{258 0 0-858 {}}} CYCLES {}}
set a(0-856) {NAME deltay_square_blue:not TYPE NOT PAR 0-632 XREFS 84570 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-852 {}} {258 0 0-817 {}}} SUCCS {{259 0 0-857 {}}} CYCLES {}}
set a(0-857) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-632 XREFS 84571 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-852 {}} {259 0 0-856 {}}} SUCCS {{259 0 0-858 {}}} CYCLES {}}
set a(0-858) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 2 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-632 XREFS 84572 LOC {3 0.0 3 0.4738619763069012 3 0.4738619763069012 3 0.7431024577825827 3 0.7431024577825827} PREDS {{146 0 0-852 {}} {258 0 0-855 {}} {259 0 0-857 {}}} SUCCS {{259 0 0-859 {}}} CYCLES {}}
set a(0-859) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-632 XREFS 84573 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{130 0 0-852 {}} {259 0 0-858 {}}} SUCCS {{259 0 0-860 {}} {258 0 0-862 {}} {258 0 0-868 {}}} CYCLES {}}
set a(0-860) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-632 XREFS 84574 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-852 {}} {259 0 0-859 {}}} SUCCS {{259 0 0-861 {}}} CYCLES {}}
set a(0-861) {NAME aif#47:asel TYPE SELECT PAR 0-632 XREFS 84575 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{130 0 0-852 {}} {259 0 0-860 {}}} SUCCS {{146 0 0-862 {}} {146 0 0-863 {}} {146 0 0-864 {}} {146 0 0-865 {}} {146 0 0-866 {}} {146 0 0-867 {}}} CYCLES {}}
set a(0-862) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-632 XREFS 84576 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-861 {}} {258 0 0-859 {}}} SUCCS {{259 0 0-863 {}}} CYCLES {}}
set a(0-863) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-632 XREFS 84577 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-861 {}} {259 0 0-862 {}}} SUCCS {{259 0 0-864 {}}} CYCLES {}}
set a(0-864) {NAME if#13:conc#1 TYPE CONCATENATE PAR 0-632 XREFS 84578 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-861 {}} {259 0 0-863 {}}} SUCCS {{259 0 0-865 {}}} CYCLES {}}
set a(0-865) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#47:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-632 XREFS 84579 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.9999998029416595 3 0.9999998029416595} PREDS {{146 0 0-861 {}} {259 0 0-864 {}}} SUCCS {{259 0 0-866 {}}} CYCLES {}}
set a(0-866) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-632 XREFS 84580 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-861 {}} {259 0 0-865 {}}} SUCCS {{259 0 0-867 {}}} CYCLES {}}
set a(0-867) {NAME if#13:not#1 TYPE NOT PAR 0-632 XREFS 84581 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-861 {}} {259 0 0-866 {}}} SUCCS {{258 0 0-870 {}}} CYCLES {}}
set a(0-868) {NAME aif#47:slc TYPE READSLICE PAR 0-632 XREFS 84582 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.9999999250000037} PREDS {{258 0 0-859 {}}} SUCCS {{259 0 0-869 {}}} CYCLES {}}
set a(0-869) {NAME if#13:not#3 TYPE NOT PAR 0-632 XREFS 84583 LOC {3 0.2692406115379694 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-868 {}}} SUCCS {{259 0 0-870 {}}} CYCLES {}}
set a(0-870) {NAME if#13:and#2 TYPE AND PAR 0-632 XREFS 84584 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-851 {}} {258 0 0-867 {}} {258 0 0-633 {}} {259 0 0-869 {}}} SUCCS {{258 0 0-872 {}} {258 0 0-874 {}} {258 0 0-876 {}}} CYCLES {}}
set a(0-871) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,8) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-632 XREFS 84585 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-871 {}} {80 0 0-880 {}}} SUCCS {{260 0 0-871 {}} {80 0 0-880 {}}} CYCLES {}}
set a(0-872) {NAME not#9 TYPE NOT PAR 0-632 XREFS 84586 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-870 {}}} SUCCS {{259 0 0-873 {}}} CYCLES {}}
set a(0-873) {NAME exs#1 TYPE SIGNEXTEND PAR 0-632 XREFS 84587 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-872 {}}} SUCCS {{258 0 0-879 {}}} CYCLES {}}
set a(0-874) {NAME nor TYPE NOR PAR 0-632 XREFS 84588 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-870 {}} {258 0 0-840 {}}} SUCCS {{259 0 0-875 {}}} CYCLES {}}
set a(0-875) {NAME exs#2 TYPE SIGNEXTEND PAR 0-632 XREFS 84589 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-874 {}}} SUCCS {{258 0 0-879 {}}} CYCLES {}}
set a(0-876) {NAME not#16 TYPE NOT PAR 0-632 XREFS 84590 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-870 {}}} SUCCS {{259 0 0-877 {}}} CYCLES {}}
set a(0-877) {NAME nand TYPE NAND PAR 0-632 XREFS 84591 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-840 {}} {259 0 0-876 {}}} SUCCS {{259 0 0-878 {}}} CYCLES {}}
set a(0-878) {NAME exs#3 TYPE SIGNEXTEND PAR 0-632 XREFS 84592 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-877 {}}} SUCCS {{259 0 0-879 {}}} CYCLES {}}
set a(0-879) {NAME conc#8 TYPE CONCATENATE PAR 0-632 XREFS 84593 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-875 {}} {258 0 0-873 {}} {259 0 0-878 {}}} SUCCS {{259 0 0-880 {}}} CYCLES {}}
set a(0-880) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-632 XREFS 84594 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-880 {}} {80 0 0-871 {}} {259 0 0-879 {}}} SUCCS {{80 0 0-871 {}} {260 0 0-880 {}}} CYCLES {}}
set a(0-881) {NAME vin:asn(acc#8(1).sva) TYPE ASSIGN PAR 0-632 XREFS 84595 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 3 0.2366116381694181} PREDS {{260 0 0-881 {}} {256 0 0-687 {}} {258 0 0-782 {}}} SUCCS {{262 0 0-687 {}} {260 0 0-881 {}}} CYCLES {}}
set a(0-882) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-632 XREFS 84596 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 3 0.6123571943821403} PREDS {{260 0 0-882 {}} {256 0 0-741 {}} {258 0 0-815 {}}} SUCCS {{262 0 0-741 {}} {260 0 0-882 {}}} CYCLES {}}
set a(0-883) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-632 XREFS 84597 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.6123571943821403} PREDS {{260 0 0-883 {}} {256 0 0-745 {}} {258 0 0-817 {}}} SUCCS {{262 0 0-745 {}} {260 0 0-883 {}}} CYCLES {}}
set a(0-632) {CHI {0-633 0-634 0-635 0-636 0-637 0-638 0-639 0-640 0-641 0-642 0-643 0-644 0-645 0-646 0-647 0-648 0-649 0-650 0-651 0-652 0-653 0-654 0-655 0-656 0-657 0-658 0-659 0-660 0-661 0-662 0-663 0-664 0-665 0-666 0-667 0-668 0-669 0-670 0-671 0-672 0-673 0-674 0-675 0-676 0-677 0-678 0-679 0-680 0-681 0-682 0-683 0-684 0-685 0-686 0-687 0-688 0-689 0-690 0-691 0-692 0-693 0-694 0-695 0-696 0-697 0-698 0-699 0-700 0-701 0-702 0-703 0-704 0-705 0-706 0-707 0-708 0-709 0-710 0-711 0-712 0-713 0-714 0-715 0-716 0-717 0-718 0-719 0-720 0-721 0-722 0-723 0-724 0-725 0-726 0-727 0-728 0-729 0-730 0-731 0-732 0-733 0-734 0-735 0-736 0-737 0-738 0-739 0-740 0-741 0-742 0-743 0-744 0-745 0-746 0-747 0-748 0-749 0-750 0-751 0-752 0-753 0-754 0-755 0-756 0-757 0-758 0-759 0-760 0-761 0-762 0-763 0-764 0-765 0-766 0-767 0-768 0-769 0-770 0-771 0-772 0-773 0-774 0-775 0-776 0-777 0-778 0-779 0-780 0-781 0-782 0-783 0-784 0-785 0-786 0-787 0-788 0-789 0-790 0-791 0-792 0-793 0-794 0-795 0-796 0-797 0-798 0-799 0-800 0-801 0-802 0-803 0-804 0-805 0-806 0-807 0-808 0-809 0-810 0-811 0-812 0-813 0-814 0-815 0-816 0-817 0-818 0-819 0-820 0-821 0-822 0-823 0-824 0-825 0-826 0-827 0-828 0-829 0-830 0-831 0-832 0-833 0-834 0-835 0-836 0-837 0-838 0-839 0-840 0-841 0-842 0-843 0-844 0-845 0-846 0-847 0-848 0-849 0-850 0-851 0-852 0-853 0-854 0-855 0-856 0-857 0-858 0-859 0-860 0-861 0-862 0-863 0-864 0-865 0-866 0-867 0-868 0-869 0-870 0-871 0-872 0-873 0-874 0-875 0-876 0-877 0-878 0-879 0-880 0-881 0-882 0-883} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 4 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED Yes INITIATION 1 STAGES 4.0 CYCLES_IN 4 TOTAL_CYCLES_IN 4 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4 NAME main TYPE LOOP DELAY {33.33 ns} PAR 0-628 XREFS 84598 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-632 {}} {258 0 0-630 {}} {258 0 0-629 {}} {259 0 0-631 {}}} SUCCS {{772 0 0-629 {}} {772 0 0-630 {}} {772 0 0-631 {}} {774 0 0-632 {}}} CYCLES {}}
set a(0-628) {CHI {0-629 0-630 0-631 0-632} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 4 TOTAL_CYCLES 4 NAME core:rlp TYPE LOOP DELAY {33.33 ns} PAR {} XREFS 84599 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-628-TOTALCYCLES) {4}
set a(0-628-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-653 0-682} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-655 0-670 0-678 0-785} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-668 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4) {0-686 0-781} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) 0-694 mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-744 0-748} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-753 0-760 0-829 0-836 0-846 0-865} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) 0-768 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,11) 0-775 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) 0-782 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-815 0-817} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12) {0-823 0-858} mgc_ioport.mgc_out_stdreg(4,8) 0-871 mgc_ioport.mgc_out_stdreg(2,30) 0-880}
set a(0-628-PROC_NAME) {core}
set a(0-628-HIER_NAME) {/markers/core}
set a(TOP) {0-628}

