// Seed: 4190974359
module module_0 (
    output wire id_0,
    output tri1 id_1,
    output tri0 id_2,
    input uwire id_3,
    output uwire id_4,
    input supply0 id_5,
    output uwire id_6
);
  assign id_2 = 1'h0 ? id_5 : -1;
  assign id_2 = 1;
  id_8(
      1'h0, id_1, -1'b0, 1'b0, id_3, 1, $display(id_0 == id_2.id_3), id_0, id_9
  );
endmodule
module module_1 (
    output logic id_0,
    input wor void id_1,
    input uwire id_2
);
  wire id_4, id_5, id_6, id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_2,
      id_6,
      id_4,
      id_6
  );
  assign id_4 = 1'b0;
  always
    if (1)
      @(posedge id_6(
          id_6
      ) == -1 or(id_5) or posedge 1'b0 && 1 or posedge -1 & 1 or id_2 or negedge (id_2))
        id_0 <= -1 < id_1;
  wire id_8;
endmodule
