

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_POLY_ADD_LOOP15'
================================================================
* Date:           Tue Mar  4 14:33:29 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.802 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4100|     4100|  32.800 us|  32.800 us|  4100|  4100|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- POLY_ADD_LOOP  |     4098|     4098|         7|          4|          1|  1024|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    350|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     80|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    279|    -|
|Register         |        -|    -|     485|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     485|    709|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_4_2_32_1_1_U255  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U256  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U257  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U258  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|  80|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln116_fu_418_p2   |         +|   0|  0|  14|          13|           3|
    |grp_fu_308_p2         |         +|   0|  0|  39|          32|          32|
    |grp_fu_320_p2         |         +|   0|  0|  39|          32|          32|
    |grp_fu_334_p2         |         +|   0|  0|  39|          32|          32|
    |grp_fu_346_p2         |         +|   0|  0|  39|          32|          32|
    |grp_fu_314_p2         |      icmp|   0|  0|  39|          32|          31|
    |grp_fu_340_p2         |      icmp|   0|  0|  39|          32|          31|
    |or_ln116_3_fu_429_p2  |        or|   0|  0|  12|          12|           2|
    |or_ln116_4_fu_442_p2  |        or|   0|  0|  12|          12|           2|
    |or_ln116_fu_404_p2    |        or|   0|  0|  12|          12|           1|
    |grp_fu_326_p3         |    select|   0|  0|  32|           1|          32|
    |grp_fu_352_p3         |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 350|         244|         264|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |DataRAM_10_address0          |  25|          5|   12|         60|
    |DataRAM_10_address1          |  25|          5|   12|         60|
    |DataRAM_1_address0           |  25|          5|   12|         60|
    |DataRAM_1_address1           |  25|          5|   12|         60|
    |DataRAM_4_address0           |  25|          5|   12|         60|
    |DataRAM_4_address1           |  25|          5|   12|         60|
    |DataRAM_7_address0           |  25|          5|   12|         60|
    |DataRAM_7_address1           |  25|          5|   12|         60|
    |ap_NS_fsm                    |  25|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j           |   9|          2|   13|         26|
    |j_11_fu_60                   |   9|          2|   13|         26|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 279|         57|  127|        545|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |DataRAM_10_addr_6_reg_499                |  12|   0|   12|          0|
    |DataRAM_10_addr_7_reg_539                |  11|   0|   12|          1|
    |DataRAM_10_addr_7_reg_539_pp0_iter1_reg  |  11|   0|   12|          1|
    |DataRAM_10_addr_8_reg_559                |  10|   0|   12|          2|
    |DataRAM_10_addr_8_reg_559_pp0_iter1_reg  |  10|   0|   12|          2|
    |DataRAM_10_addr_reg_519                  |  11|   0|   12|          1|
    |DataRAM_1_addr_6_reg_484                 |  12|   0|   12|          0|
    |DataRAM_1_addr_7_reg_524                 |  11|   0|   12|          1|
    |DataRAM_1_addr_7_reg_524_pp0_iter1_reg   |  11|   0|   12|          1|
    |DataRAM_1_addr_8_reg_544                 |  10|   0|   12|          2|
    |DataRAM_1_addr_8_reg_544_pp0_iter1_reg   |  10|   0|   12|          2|
    |DataRAM_1_addr_reg_504                   |  11|   0|   12|          1|
    |DataRAM_4_addr_6_reg_489                 |  12|   0|   12|          0|
    |DataRAM_4_addr_7_reg_529                 |  11|   0|   12|          1|
    |DataRAM_4_addr_7_reg_529_pp0_iter1_reg   |  11|   0|   12|          1|
    |DataRAM_4_addr_8_reg_549                 |  10|   0|   12|          2|
    |DataRAM_4_addr_8_reg_549_pp0_iter1_reg   |  10|   0|   12|          2|
    |DataRAM_4_addr_reg_509                   |  11|   0|   12|          1|
    |DataRAM_7_addr_6_reg_494                 |  12|   0|   12|          0|
    |DataRAM_7_addr_7_reg_534                 |  11|   0|   12|          1|
    |DataRAM_7_addr_7_reg_534_pp0_iter1_reg   |  11|   0|   12|          1|
    |DataRAM_7_addr_8_reg_554                 |  10|   0|   12|          2|
    |DataRAM_7_addr_8_reg_554_pp0_iter1_reg   |  10|   0|   12|          2|
    |DataRAM_7_addr_reg_514                   |  11|   0|   12|          1|
    |ap_CS_fsm                                |   4|   0|    4|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |empty_reg_478                            |  12|   0|   12|          0|
    |j_11_fu_60                               |  13|   0|   13|          0|
    |reg_292                                  |  32|   0|   32|          0|
    |reg_296                                  |  32|   0|   32|          0|
    |reg_300                                  |  32|   0|   32|          0|
    |reg_304                                  |  32|   0|   32|          0|
    |reg_360                                  |  32|   0|   32|          0|
    |reg_368                                  |  32|   0|   32|          0|
    |tmp_reg_474                              |   1|   0|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 485|   0|  513|         28|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_ADD_LOOP15|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_ADD_LOOP15|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_ADD_LOOP15|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_ADD_LOOP15|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_ADD_LOOP15|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_ADD_LOOP15|  return value|
|DataRAM_1_address0   |  out|   12|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_ce0        |  out|    1|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_we0        |  out|    1|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_d0         |  out|   32|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_q0         |   in|   32|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_address1   |  out|   12|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_ce1        |  out|    1|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_we1        |  out|    1|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_d1         |  out|   32|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_q1         |   in|   32|   ap_memory|                        DataRAM_1|         array|
|DataRAM_4_address0   |  out|   12|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_ce0        |  out|    1|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_we0        |  out|    1|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_d0         |  out|   32|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_q0         |   in|   32|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_address1   |  out|   12|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_ce1        |  out|    1|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_we1        |  out|    1|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_d1         |  out|   32|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_q1         |   in|   32|   ap_memory|                        DataRAM_4|         array|
|DataRAM_7_address0   |  out|   12|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_ce0        |  out|    1|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_we0        |  out|    1|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_d0         |  out|   32|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_q0         |   in|   32|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_address1   |  out|   12|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_ce1        |  out|    1|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_we1        |  out|    1|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_d1         |  out|   32|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_q1         |   in|   32|   ap_memory|                        DataRAM_7|         array|
|DataRAM_10_address0  |  out|   12|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_ce0       |  out|    1|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_we0       |  out|    1|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_d0        |  out|   32|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_q0        |   in|   32|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_address1  |  out|   12|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_ce1       |  out|    1|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_we1       |  out|    1|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_d1        |  out|   32|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_q1        |   in|   32|   ap_memory|                       DataRAM_10|         array|
|RAMSel_cast          |   in|    2|     ap_none|                      RAMSel_cast|        scalar|
|RAMSel1_cast         |   in|    2|     ap_none|                     RAMSel1_cast|        scalar|
+---------------------+-----+-----+------------+---------------------------------+--------------+

