<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_and</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_and'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_and')">wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_and</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.24</td>
<td class="s10 cl rt"><a href="mod1277.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1277.html#Toggle" > 48.48</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/soc_config_subsystem/wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int.sv')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/soc_config_subsystem/wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76181"  onclick="showContent('inst_tag_76181')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76181_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76181_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76183"  onclick="showContent('inst_tag_76183')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76183_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76183_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76184"  onclick="showContent('inst_tag_76184')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76184_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76184_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76185"  onclick="showContent('inst_tag_76185')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76185_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76185_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76186"  onclick="showContent('inst_tag_76186')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76186_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76186_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76187"  onclick="showContent('inst_tag_76187')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76187_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76187_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76188"  onclick="showContent('inst_tag_76188')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76188_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76188_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76189"  onclick="showContent('inst_tag_76189')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76189_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76189_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76190"  onclick="showContent('inst_tag_76190')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76190_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76190_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76191"  onclick="showContent('inst_tag_76191')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76191_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76191_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76192"  onclick="showContent('inst_tag_76192')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76192_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76192_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76193"  onclick="showContent('inst_tag_76193')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76193_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76193_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76194"  onclick="showContent('inst_tag_76194')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76194_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76194_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76195"  onclick="showContent('inst_tag_76195')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76195_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76195_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76196"  onclick="showContent('inst_tag_76196')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76196_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76196_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76197"  onclick="showContent('inst_tag_76197')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76197_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76197_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76199"  onclick="showContent('inst_tag_76199')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76199_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76199_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76201"  onclick="showContent('inst_tag_76201')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76201_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76201_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76202"  onclick="showContent('inst_tag_76202')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76202_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76202_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76203"  onclick="showContent('inst_tag_76203')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76203_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76203_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76204"  onclick="showContent('inst_tag_76204')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76204_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76204_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76205"  onclick="showContent('inst_tag_76205')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76205_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76205_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76206"  onclick="showContent('inst_tag_76206')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76206_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76206_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76207"  onclick="showContent('inst_tag_76207')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76207_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76207_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76208"  onclick="showContent('inst_tag_76208')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76208_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76208_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76209"  onclick="showContent('inst_tag_76209')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76209_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76209_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76210"  onclick="showContent('inst_tag_76210')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76210_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76210_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76211"  onclick="showContent('inst_tag_76211')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76211_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76211_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76212"  onclick="showContent('inst_tag_76212')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76212_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76212_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76200"  onclick="showContent('inst_tag_76200')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 56.44</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76200_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1277.html#inst_tag_76200_Toggle" > 12.88</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76182"  onclick="showContent('inst_tag_76182')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s7 cl rt"> 74.24</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76182_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1277.html#inst_tag_76182_Toggle" > 48.48</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76198"  onclick="showContent('inst_tag_76198')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s7 cl rt"> 74.24</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76198_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1277.html#inst_tag_76198_Toggle" > 48.48</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_76181'>
<hr>
<a name="inst_tag_76181"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76181" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76181_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76181_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 44.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88226" >\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76183'>
<hr>
<a name="inst_tag_76183"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76183" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76183_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76183_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 32.31</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88227" >\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76184'>
<hr>
<a name="inst_tag_76184"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76184" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76184_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76184_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 32.31</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88227" >\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76185'>
<hr>
<a name="inst_tag_76185"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76185" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76185_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76185_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 32.31</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88228" >\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76186'>
<hr>
<a name="inst_tag_76186"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76186" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76186_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76186_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 32.31</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88228" >\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76187'>
<hr>
<a name="inst_tag_76187"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76187" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76187_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76187_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 32.31</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88229" >\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76188'>
<hr>
<a name="inst_tag_76188"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76188" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76188_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76188_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 32.31</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88229" >\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76189'>
<hr>
<a name="inst_tag_76189"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76189" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76189_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76189_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 32.31</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88230" >\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76190'>
<hr>
<a name="inst_tag_76190"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76190" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76190_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76190_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 32.31</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88230" >\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76191'>
<hr>
<a name="inst_tag_76191"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76191" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76191_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76191_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 32.31</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88231" >\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76192'>
<hr>
<a name="inst_tag_76192"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76192" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76192_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76192_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 32.31</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88231" >\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76193'>
<hr>
<a name="inst_tag_76193"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76193" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76193_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76193_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 32.31</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88232" >\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76194'>
<hr>
<a name="inst_tag_76194"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76194" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76194_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76194_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 32.31</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88232" >\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76195'>
<hr>
<a name="inst_tag_76195"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76195" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76195_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76195_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 32.31</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88233" >\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76196'>
<hr>
<a name="inst_tag_76196"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76196" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76196_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76196_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 32.31</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88233" >\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76197'>
<hr>
<a name="inst_tag_76197"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76197" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76197_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76197_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 53.44</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 47.08</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88234" >\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76199'>
<hr>
<a name="inst_tag_76199"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76199" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76199_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76199_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.63</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 39.85</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88235" >\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76201'>
<hr>
<a name="inst_tag_76201"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76201" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76201_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76201_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 35.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88236" >\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76202'>
<hr>
<a name="inst_tag_76202"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76202" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76202_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76202_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 35.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88236" >\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76203'>
<hr>
<a name="inst_tag_76203"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76203" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76203_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76203_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 35.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88237" >\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76204'>
<hr>
<a name="inst_tag_76204"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76204" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76204_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76204_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 35.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88237" >\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76205'>
<hr>
<a name="inst_tag_76205"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76205" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76205_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76205_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 35.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88238" >\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76206'>
<hr>
<a name="inst_tag_76206"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76206" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76206_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76206_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 35.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88238" >\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76207'>
<hr>
<a name="inst_tag_76207"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76207" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76207_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76207_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 35.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88239" >\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76208'>
<hr>
<a name="inst_tag_76208"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76208" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76208_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76208_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 35.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88239" >\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76209'>
<hr>
<a name="inst_tag_76209"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76209" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76209_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76209_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 35.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88240" >\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76210'>
<hr>
<a name="inst_tag_76210"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76210" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76210_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76210_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 35.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88240" >\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76211'>
<hr>
<a name="inst_tag_76211"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76211" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76211_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76211_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 35.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88241" >\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76212'>
<hr>
<a name="inst_tag_76212"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76212" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76212_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1277.html#inst_tag_76212_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 35.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88241" >\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76200'>
<hr>
<a name="inst_tag_76200"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76200" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.44</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76200_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1277.html#inst_tag_76200_Toggle" > 12.88</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.63</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 39.85</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88235" >\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76182'>
<hr>
<a name="inst_tag_76182"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76182" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.24</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76182_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1277.html#inst_tag_76182_Toggle" > 48.48</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.24</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 44.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88226" >\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_76198'>
<hr>
<a name="inst_tag_76198"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76198" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.24</td>
<td class="s10 cl rt"><a href="mod1277.html#inst_tag_76198_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1277.html#inst_tag_76198_Toggle" > 48.48</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.24</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 53.44</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 47.08</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1700.html#inst_tag_88234" >\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 </a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_and'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1277.html" >wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_and</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1277.html" >wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_and</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">64</td>
<td class="rt">48.48 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">32</td>
<td class="rt">48.48 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">32</td>
<td class="rt">48.48 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">64</td>
<td class="rt">48.48 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">32</td>
<td class="rt">48.48 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">32</td>
<td class="rt">48.48 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76181'>
<a name="inst_tag_76181_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76181" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76181_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76181" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76183'>
<a name="inst_tag_76183_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76183" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76183_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76183" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76184'>
<a name="inst_tag_76184_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76184" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76184_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76184" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76185'>
<a name="inst_tag_76185_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76185" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76185_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76185" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76186'>
<a name="inst_tag_76186_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76186" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76186_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76186" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76187'>
<a name="inst_tag_76187_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76187" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76187_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76187" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76188'>
<a name="inst_tag_76188_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76188" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76188_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76188" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76189'>
<a name="inst_tag_76189_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76189" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76189_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76189" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76190'>
<a name="inst_tag_76190_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76190" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76190_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76190" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76191'>
<a name="inst_tag_76191_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76191" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76191_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76191" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76192'>
<a name="inst_tag_76192_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76192" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76192_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76192" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76193'>
<a name="inst_tag_76193_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76193" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76193_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76193" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76194'>
<a name="inst_tag_76194_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76194" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76194_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76194" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76195'>
<a name="inst_tag_76195_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76195" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76195_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76195" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76196'>
<a name="inst_tag_76196_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76196" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76196_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76196" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76197'>
<a name="inst_tag_76197_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76197" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76197_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76197" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76199'>
<a name="inst_tag_76199_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76199" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76199_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76199" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76201'>
<a name="inst_tag_76201_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76201" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76201_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76201" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76202'>
<a name="inst_tag_76202_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76202" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76202_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76202" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76203'>
<a name="inst_tag_76203_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76203" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76203_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76203" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76204'>
<a name="inst_tag_76204_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76204" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76204_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76204" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76205'>
<a name="inst_tag_76205_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76205" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76205_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76205" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76206'>
<a name="inst_tag_76206_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76206" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76206_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76206" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76207'>
<a name="inst_tag_76207_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76207" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76207_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76207" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76208'>
<a name="inst_tag_76208_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76208" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76208_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76208" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76209'>
<a name="inst_tag_76209_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76209" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76209_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76209" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76210'>
<a name="inst_tag_76210_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76210" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76210_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76210" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76211'>
<a name="inst_tag_76211_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76211" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76211_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76211" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76212'>
<a name="inst_tag_76212_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76212" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76212_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76212" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76200'>
<a name="inst_tag_76200_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76200" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76200_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76200" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">17</td>
<td class="rt">12.88 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">9</td>
<td class="rt">13.64 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">8</td>
<td class="rt">12.12 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">17</td>
<td class="rt">12.88 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">9</td>
<td class="rt">13.64 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">8</td>
<td class="rt">12.12 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>and_in1[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>and_in1[31:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76182'>
<a name="inst_tag_76182_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76182" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76182_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76182" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">64</td>
<td class="rt">48.48 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">32</td>
<td class="rt">48.48 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">32</td>
<td class="rt">48.48 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">64</td>
<td class="rt">48.48 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">32</td>
<td class="rt">48.48 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">32</td>
<td class="rt">48.48 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_76198'>
<a name="inst_tag_76198_Line"></a>
<b>Line Coverage for Instance : <a href="mod1277.html#inst_tag_76198" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
316                       begin
317        1/1             and_out = and_in1 &amp; {16{and_in2}};
</pre>
<hr>
<a name="inst_tag_76198_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1277.html#inst_tag_76198" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 .U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">132</td>
<td class="rt">64</td>
<td class="rt">48.48 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">32</td>
<td class="rt">48.48 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">32</td>
<td class="rt">48.48 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">132</td>
<td class="rt">64</td>
<td class="rt">48.48 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">66</td>
<td class="rt">32</td>
<td class="rt">48.48 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">66</td>
<td class="rt">32</td>
<td class="rt">48.48 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>and_in1[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>and_in2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>and_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_76181">
    <li>
      <a href="#inst_tag_76181_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76181_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76182">
    <li>
      <a href="#inst_tag_76182_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76182_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76183">
    <li>
      <a href="#inst_tag_76183_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76183_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76184">
    <li>
      <a href="#inst_tag_76184_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76184_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76185">
    <li>
      <a href="#inst_tag_76185_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76185_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76186">
    <li>
      <a href="#inst_tag_76186_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76186_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76187">
    <li>
      <a href="#inst_tag_76187_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76187_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76188">
    <li>
      <a href="#inst_tag_76188_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76188_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76189">
    <li>
      <a href="#inst_tag_76189_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76189_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76190">
    <li>
      <a href="#inst_tag_76190_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76190_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76191">
    <li>
      <a href="#inst_tag_76191_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76191_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76192">
    <li>
      <a href="#inst_tag_76192_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76192_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76193">
    <li>
      <a href="#inst_tag_76193_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76193_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76194">
    <li>
      <a href="#inst_tag_76194_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76194_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76195">
    <li>
      <a href="#inst_tag_76195_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76195_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76196">
    <li>
      <a href="#inst_tag_76196_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76196_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76197">
    <li>
      <a href="#inst_tag_76197_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76197_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76198">
    <li>
      <a href="#inst_tag_76198_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76198_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76199">
    <li>
      <a href="#inst_tag_76199_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76199_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76200">
    <li>
      <a href="#inst_tag_76200_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76200_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76201">
    <li>
      <a href="#inst_tag_76201_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76201_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76202">
    <li>
      <a href="#inst_tag_76202_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76202_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76203">
    <li>
      <a href="#inst_tag_76203_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76203_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76204">
    <li>
      <a href="#inst_tag_76204_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76204_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76205">
    <li>
      <a href="#inst_tag_76205_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76205_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76206">
    <li>
      <a href="#inst_tag_76206_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76206_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76207">
    <li>
      <a href="#inst_tag_76207_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76207_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76208">
    <li>
      <a href="#inst_tag_76208_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76208_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76209">
    <li>
      <a href="#inst_tag_76209_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76209_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76210">
    <li>
      <a href="#inst_tag_76210_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76210_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76211">
    <li>
      <a href="#inst_tag_76211_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76211_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_76212">
    <li>
      <a href="#inst_tag_76212_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_76212_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_and">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
