{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 22 20:54:52 2015 " "Info: Processing started: Sun Mar 22 20:54:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trafficlight -c trafficlight " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off trafficlight -c trafficlight" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlight.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file trafficlight.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trafficlight " "Info: Found entity 1: trafficlight" {  } { { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg-seg_function " "Info: Found design unit 1: seg-seg_function" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/seg.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg " "Info: Found entity 1: seg" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/seg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-clk_div_function " "Info: Found design unit 1: clk_div-clk_div_function" {  } { { "clk_div.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/clk_div.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info: Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/clk_div.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine-state_machine_function " "Info: Found design unit 1: state_machine-state_machine_function" {  } { { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Info: Found entity 1: state_machine" {  } { { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "trafficlight " "Info: Elaborating entity \"trafficlight\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "clk_div inst " "Warning: Block or symbol \"clk_div\" of instance \"inst\" overlaps another block or symbol" {  } { { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 336 88 232 432 "inst" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:inst3 " "Info: Elaborating entity \"state_machine\" for hierarchy \"state_machine:inst3\"" {  } { { "trafficlight.bdf" "inst3" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 368 296 552 560 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "second_count_ge_reg state_machine.vhd(51) " "Warning (10492): VHDL Process Statement warning at state_machine.vhd(51): signal \"second_count_ge_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "second_count_shi_reg state_machine.vhd(52) " "Warning (10492): VHDL Process Statement warning at state_machine.vhd(52): signal \"second_count_shi_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state state_machine.vhd(92) " "Warning (10492): VHDL Process Statement warning at state_machine.vhd(92): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst " "Info: Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst\"" {  } { { "trafficlight.bdf" "inst" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 336 88 232 432 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:inst1 " "Info: Elaborating entity \"seg\" for hierarchy \"seg:inst1\"" {  } { { "trafficlight.bdf" "inst1" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 288 608 848 416 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 82 -1 0 } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 26 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg_duan\[7\] VCC " "Warning (13410): Pin \"seg_duan\[7\]\" is stuck at VCC" {  } { { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 312 888 1064 328 "seg_duan\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "212 " "Info: Implemented 212 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "190 " "Info: Implemented 190 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 22 20:55:00 2015 " "Info: Processing ended: Sun Mar 22 20:55:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 22 20:55:04 2015 " "Info: Processing started: Sun Mar 22 20:55:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off trafficlight -c trafficlight " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off trafficlight -c trafficlight" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "trafficlight EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"trafficlight\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clk_1hz " "Info: Destination node clk_div:inst\|clk_1hz" {  } { { "clk_div.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/clk_div.vhd" 23 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clk_1hz } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg:inst1\|clk_scan " "Info: Destination node seg:inst1\|clk_scan" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/seg.vhd" 20 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst1|clk_scan } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { clk } } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 360 -112 56 376 "clk" "" } } } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst\|clk_1hz  " "Info: Automatically promoted node clk_div:inst\|clk_1hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clk_1hz~0 " "Info: Destination node clk_div:inst\|clk_1hz~0" {  } { { "clk_div.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/clk_div.vhd" 23 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clk_1hz~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_div.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/clk_div.vhd" 23 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clk_1hz } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seg:inst1\|clk_scan  " "Info: Automatically promoted node seg:inst1\|clk_scan " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg:inst1\|clk_scan~0 " "Info: Destination node seg:inst1\|clk_scan~0" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/seg.vhd" 20 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst1|clk_scan~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/seg.vhd" 20 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst1|clk_scan } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state_machine:inst3\|red1~1  " "Info: Automatically promoted node state_machine:inst3\|red1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 82 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_machine:inst3|red1~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.224 ns register register " "Info: Estimated most critical path is register to register delay of 6.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns seg:inst1\|seg_select\[0\] 1 REG LAB_X19_Y10 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y10; Fanout = 10; REG Node = 'seg:inst1\|seg_select\[0\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst1|seg_select[0] } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/seg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.143 ns) + CELL(0.206 ns) 2.349 ns seg:inst1\|seg_duan\[6\]~2 2 COMB LAB_X24_Y6 8 " "Info: 2: + IC(2.143 ns) + CELL(0.206 ns) = 2.349 ns; Loc. = LAB_X24_Y6; Fanout = 8; COMB Node = 'seg:inst1\|seg_duan\[6\]~2'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { seg:inst1|seg_select[0] seg:inst1|seg_duan[6]~2 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/seg.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 3.160 ns seg:inst1\|seg_duan\[6\]~4 3 COMB LAB_X24_Y6 7 " "Info: 3: + IC(0.441 ns) + CELL(0.370 ns) = 3.160 ns; Loc. = LAB_X24_Y6; Fanout = 7; COMB Node = 'seg:inst1\|seg_duan\[6\]~4'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { seg:inst1|seg_duan[6]~2 seg:inst1|seg_duan[6]~4 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/seg.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.209 ns) + CELL(0.855 ns) 6.224 ns seg:inst1\|seg_duan\[6\] 4 REG LAB_X10_Y10 1 " "Info: 4: + IC(2.209 ns) + CELL(0.855 ns) = 6.224 ns; Loc. = LAB_X10_Y10; Fanout = 1; REG Node = 'seg:inst1\|seg_duan\[6\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.064 ns" { seg:inst1|seg_duan[6]~4 seg:inst1|seg_duan[6] } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/seg.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.431 ns ( 22.99 % ) " "Info: Total cell delay = 1.431 ns ( 22.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.793 ns ( 77.01 % ) " "Info: Total interconnect delay = 4.793 ns ( 77.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.224 ns" { seg:inst1|seg_select[0] seg:inst1|seg_duan[6]~2 seg:inst1|seg_duan[6]~4 seg:inst1|seg_duan[6] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "18 " "Warning: Found 18 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red1 0 " "Info: Pin \"red1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green1 0 " "Info: Pin \"green1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "yellow1 0 " "Info: Pin \"yellow1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red2 0 " "Info: Pin \"red2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green2 0 " "Info: Pin \"green2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "yellow2 0 " "Info: Pin \"yellow2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[7\] 0 " "Info: Pin \"seg_duan\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[6\] 0 " "Info: Pin \"seg_duan\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[5\] 0 " "Info: Pin \"seg_duan\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[4\] 0 " "Info: Pin \"seg_duan\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[3\] 0 " "Info: Pin \"seg_duan\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[2\] 0 " "Info: Pin \"seg_duan\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[1\] 0 " "Info: Pin \"seg_duan\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[0\] 0 " "Info: Pin \"seg_duan\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[3\] 0 " "Info: Pin \"seg_wei\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[2\] 0 " "Info: Pin \"seg_wei\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[1\] 0 " "Info: Pin \"seg_wei\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[0\] 0 " "Info: Pin \"seg_wei\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg_duan\[7\] VCC " "Info: Pin seg_duan\[7\] has VCC driving its datain port" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { seg_duan[7] } } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg_duan\[7\]" } } } } { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 312 888 1064 328 "seg_duan\[7..0\]" "" } } } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_duan[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.fit.smsg " "Info: Generated suppressed messages file G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 22 20:55:12 2015 " "Info: Processing ended: Sun Mar 22 20:55:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 22 20:55:15 2015 " "Info: Processing started: Sun Mar 22 20:55:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off trafficlight -c trafficlight " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off trafficlight -c trafficlight" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "159 " "Info: Peak virtual memory: 159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 22 20:55:19 2015 " "Info: Processing ended: Sun Mar 22 20:55:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 22 20:55:22 2015 " "Info: Processing started: Sun Mar 22 20:55:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off trafficlight -c trafficlight --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off trafficlight -c trafficlight --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 360 -112 56 376 "clk" "" } } } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "seg:inst1\|clk_scan " "Info: Detected ripple clock \"seg:inst1\|clk_scan\" as buffer" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/seg.vhd" 20 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst1\|clk_scan" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clk_1hz " "Info: Detected ripple clock \"clk_div:inst\|clk_1hz\" as buffer" {  } { { "clk_div.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/clk_div.vhd" 23 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clk_1hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register seg:inst1\|seg_select\[0\] register seg:inst1\|seg_duan\[6\] 92.76 MHz 10.78 ns Internal " "Info: Clock \"clk\" has Internal fmax of 92.76 MHz between source register \"seg:inst1\|seg_select\[0\]\" and destination register \"seg:inst1\|seg_duan\[6\]\" (period= 10.78 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.107 ns + Longest register register " "Info: + Longest register to register delay is 6.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns seg:inst1\|seg_select\[0\] 1 REG LCFF_X19_Y10_N1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y10_N1; Fanout = 10; REG Node = 'seg:inst1\|seg_select\[0\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst1|seg_select[0] } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/seg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.937 ns) + CELL(0.206 ns) 2.143 ns seg:inst1\|seg_duan\[6\]~3 2 COMB LCCOMB_X24_Y6_N22 8 " "Info: 2: + IC(1.937 ns) + CELL(0.206 ns) = 2.143 ns; Loc. = LCCOMB_X24_Y6_N22; Fanout = 8; COMB Node = 'seg:inst1\|seg_duan\[6\]~3'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.143 ns" { seg:inst1|seg_select[0] seg:inst1|seg_duan[6]~3 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/seg.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.623 ns) 3.149 ns seg:inst1\|seg_duan\[6\]~4 3 COMB LCCOMB_X24_Y6_N24 7 " "Info: 3: + IC(0.383 ns) + CELL(0.623 ns) = 3.149 ns; Loc. = LCCOMB_X24_Y6_N24; Fanout = 7; COMB Node = 'seg:inst1\|seg_duan\[6\]~4'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { seg:inst1|seg_duan[6]~3 seg:inst1|seg_duan[6]~4 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/seg.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.103 ns) + CELL(0.855 ns) 6.107 ns seg:inst1\|seg_duan\[6\] 4 REG LCFF_X10_Y10_N1 1 " "Info: 4: + IC(2.103 ns) + CELL(0.855 ns) = 6.107 ns; Loc. = LCFF_X10_Y10_N1; Fanout = 1; REG Node = 'seg:inst1\|seg_duan\[6\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { seg:inst1|seg_duan[6]~4 seg:inst1|seg_duan[6] } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/seg.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.684 ns ( 27.57 % ) " "Info: Total cell delay = 1.684 ns ( 27.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.423 ns ( 72.43 % ) " "Info: Total interconnect delay = 4.423 ns ( 72.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.107 ns" { seg:inst1|seg_select[0] seg:inst1|seg_duan[6]~3 seg:inst1|seg_duan[6]~4 seg:inst1|seg_duan[6] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.107 ns" { seg:inst1|seg_select[0] {} seg:inst1|seg_duan[6]~3 {} seg:inst1|seg_duan[6]~4 {} seg:inst1|seg_duan[6] {} } { 0.000ns 1.937ns 0.383ns 2.103ns } { 0.000ns 0.206ns 0.623ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.409 ns - Smallest " "Info: - Smallest clock skew is -4.409 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.745 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 360 -112 56 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 50 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 50; COMB Node = 'clk~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 360 -112 56 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.666 ns) 2.745 ns seg:inst1\|seg_duan\[6\] 3 REG LCFF_X10_Y10_N1 1 " "Info: 3: + IC(0.836 ns) + CELL(0.666 ns) = 2.745 ns; Loc. = LCFF_X10_Y10_N1; Fanout = 1; REG Node = 'seg:inst1\|seg_duan\[6\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { clk~clkctrl seg:inst1|seg_duan[6] } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/seg.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.34 % ) " "Info: Total cell delay = 1.766 ns ( 64.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.979 ns ( 35.66 % ) " "Info: Total interconnect delay = 0.979 ns ( 35.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { clk clk~clkctrl seg:inst1|seg_duan[6] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { clk {} clk~combout {} clk~clkctrl {} seg:inst1|seg_duan[6] {} } { 0.000ns 0.000ns 0.143ns 0.836ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.154 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 360 -112 56 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.990 ns) + CELL(0.970 ns) 4.060 ns seg:inst1\|clk_scan 2 REG LCFF_X25_Y2_N1 2 " "Info: 2: + IC(1.990 ns) + CELL(0.970 ns) = 4.060 ns; Loc. = LCFF_X25_Y2_N1; Fanout = 2; REG Node = 'seg:inst1\|clk_scan'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.960 ns" { clk seg:inst1|clk_scan } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/seg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.576 ns) + CELL(0.000 ns) 5.636 ns seg:inst1\|clk_scan~clkctrl 3 COMB CLKCTRL_G4 2 " "Info: 3: + IC(1.576 ns) + CELL(0.000 ns) = 5.636 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'seg:inst1\|clk_scan~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { seg:inst1|clk_scan seg:inst1|clk_scan~clkctrl } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/seg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 7.154 ns seg:inst1\|seg_select\[0\] 4 REG LCFF_X19_Y10_N1 10 " "Info: 4: + IC(0.852 ns) + CELL(0.666 ns) = 7.154 ns; Loc. = LCFF_X19_Y10_N1; Fanout = 10; REG Node = 'seg:inst1\|seg_select\[0\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { seg:inst1|clk_scan~clkctrl seg:inst1|seg_select[0] } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/seg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 38.24 % ) " "Info: Total cell delay = 2.736 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.418 ns ( 61.76 % ) " "Info: Total interconnect delay = 4.418 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.154 ns" { clk seg:inst1|clk_scan seg:inst1|clk_scan~clkctrl seg:inst1|seg_select[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.154 ns" { clk {} clk~combout {} seg:inst1|clk_scan {} seg:inst1|clk_scan~clkctrl {} seg:inst1|seg_select[0] {} } { 0.000ns 0.000ns 1.990ns 1.576ns 0.852ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { clk clk~clkctrl seg:inst1|seg_duan[6] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { clk {} clk~combout {} clk~clkctrl {} seg:inst1|seg_duan[6] {} } { 0.000ns 0.000ns 0.143ns 0.836ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.154 ns" { clk seg:inst1|clk_scan seg:inst1|clk_scan~clkctrl seg:inst1|seg_select[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.154 ns" { clk {} clk~combout {} seg:inst1|clk_scan {} seg:inst1|clk_scan~clkctrl {} seg:inst1|seg_select[0] {} } { 0.000ns 0.000ns 1.990ns 1.576ns 0.852ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/seg.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/seg.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.107 ns" { seg:inst1|seg_select[0] seg:inst1|seg_duan[6]~3 seg:inst1|seg_duan[6]~4 seg:inst1|seg_duan[6] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.107 ns" { seg:inst1|seg_select[0] {} seg:inst1|seg_duan[6]~3 {} seg:inst1|seg_duan[6]~4 {} seg:inst1|seg_duan[6] {} } { 0.000ns 1.937ns 0.383ns 2.103ns } { 0.000ns 0.206ns 0.623ns 0.855ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { clk clk~clkctrl seg:inst1|seg_duan[6] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { clk {} clk~combout {} clk~clkctrl {} seg:inst1|seg_duan[6] {} } { 0.000ns 0.000ns 0.143ns 0.836ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.154 ns" { clk seg:inst1|clk_scan seg:inst1|clk_scan~clkctrl seg:inst1|seg_select[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.154 ns" { clk {} clk~combout {} seg:inst1|clk_scan {} seg:inst1|clk_scan~clkctrl {} seg:inst1|seg_select[0] {} } { 0.000ns 0.000ns 1.990ns 1.576ns 0.852ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state_machine:inst3\|next_state.s1 hold clk 2.734 ns register " "Info: tsu for register \"state_machine:inst3\|next_state.s1\" (data pin = \"hold\", clock pin = \"clk\") is 2.734 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.223 ns + Longest pin register " "Info: + Longest pin to register delay is 10.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns hold 1 PIN PIN_67 16 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_67; Fanout = 16; PIN Node = 'hold'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hold } "NODE_NAME" } } { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 424 128 296 440 "hold" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.798 ns) + CELL(0.624 ns) 7.356 ns state_machine:inst3\|next_state.s3~11 2 COMB LCCOMB_X25_Y4_N30 1 " "Info: 2: + IC(5.798 ns) + CELL(0.624 ns) = 7.356 ns; Loc. = LCCOMB_X25_Y4_N30; Fanout = 1; COMB Node = 'state_machine:inst3\|next_state.s3~11'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.422 ns" { hold state_machine:inst3|next_state.s3~11 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.624 ns) 8.352 ns state_machine:inst3\|next_state.s3~20 3 COMB LCCOMB_X25_Y4_N6 5 " "Info: 3: + IC(0.372 ns) + CELL(0.624 ns) = 8.352 ns; Loc. = LCCOMB_X25_Y4_N6; Fanout = 5; COMB Node = 'state_machine:inst3\|next_state.s3~20'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { state_machine:inst3|next_state.s3~11 state_machine:inst3|next_state.s3~20 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.822 ns) 10.223 ns state_machine:inst3\|next_state.s1 4 REG LCFF_X25_Y5_N27 11 " "Info: 4: + IC(1.049 ns) + CELL(0.822 ns) = 10.223 ns; Loc. = LCFF_X25_Y5_N27; Fanout = 11; REG Node = 'state_machine:inst3\|next_state.s1'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { state_machine:inst3|next_state.s3~20 state_machine:inst3|next_state.s1 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.004 ns ( 29.38 % ) " "Info: Total cell delay = 3.004 ns ( 29.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.219 ns ( 70.62 % ) " "Info: Total interconnect delay = 7.219 ns ( 70.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.223 ns" { hold state_machine:inst3|next_state.s3~11 state_machine:inst3|next_state.s3~20 state_machine:inst3|next_state.s1 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.223 ns" { hold {} hold~combout {} state_machine:inst3|next_state.s3~11 {} state_machine:inst3|next_state.s3~20 {} state_machine:inst3|next_state.s1 {} } { 0.000ns 0.000ns 5.798ns 0.372ns 1.049ns } { 0.000ns 0.934ns 0.624ns 0.624ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.449 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 360 -112 56 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.970 ns) 3.531 ns clk_div:inst\|clk_1hz 2 REG LCFF_X15_Y6_N19 2 " "Info: 2: + IC(1.461 ns) + CELL(0.970 ns) = 3.531 ns; Loc. = LCFF_X15_Y6_N19; Fanout = 2; REG Node = 'clk_div:inst\|clk_1hz'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.431 ns" { clk clk_div:inst|clk_1hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/clk_div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.409 ns) + CELL(0.000 ns) 5.940 ns clk_div:inst\|clk_1hz~clkctrl 3 COMB CLKCTRL_G6 33 " "Info: 3: + IC(2.409 ns) + CELL(0.000 ns) = 5.940 ns; Loc. = CLKCTRL_G6; Fanout = 33; COMB Node = 'clk_div:inst\|clk_1hz~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.409 ns" { clk_div:inst|clk_1hz clk_div:inst|clk_1hz~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/clk_div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 7.449 ns state_machine:inst3\|next_state.s1 4 REG LCFF_X25_Y5_N27 11 " "Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 7.449 ns; Loc. = LCFF_X25_Y5_N27; Fanout = 11; REG Node = 'state_machine:inst3\|next_state.s1'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { clk_div:inst|clk_1hz~clkctrl state_machine:inst3|next_state.s1 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 36.73 % ) " "Info: Total cell delay = 2.736 ns ( 36.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.713 ns ( 63.27 % ) " "Info: Total interconnect delay = 4.713 ns ( 63.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.449 ns" { clk clk_div:inst|clk_1hz clk_div:inst|clk_1hz~clkctrl state_machine:inst3|next_state.s1 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.449 ns" { clk {} clk~combout {} clk_div:inst|clk_1hz {} clk_div:inst|clk_1hz~clkctrl {} state_machine:inst3|next_state.s1 {} } { 0.000ns 0.000ns 1.461ns 2.409ns 0.843ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.223 ns" { hold state_machine:inst3|next_state.s3~11 state_machine:inst3|next_state.s3~20 state_machine:inst3|next_state.s1 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.223 ns" { hold {} hold~combout {} state_machine:inst3|next_state.s3~11 {} state_machine:inst3|next_state.s3~20 {} state_machine:inst3|next_state.s1 {} } { 0.000ns 0.000ns 5.798ns 0.372ns 1.049ns } { 0.000ns 0.934ns 0.624ns 0.624ns 0.822ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.449 ns" { clk clk_div:inst|clk_1hz clk_div:inst|clk_1hz~clkctrl state_machine:inst3|next_state.s1 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.449 ns" { clk {} clk~combout {} clk_div:inst|clk_1hz {} clk_div:inst|clk_1hz~clkctrl {} state_machine:inst3|next_state.s1 {} } { 0.000ns 0.000ns 1.461ns 2.409ns 0.843ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk red1 state_machine:inst3\|red1 14.976 ns register " "Info: tco from clock \"clk\" to destination pin \"red1\" through register \"state_machine:inst3\|red1\" is 14.976 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.449 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 360 -112 56 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.970 ns) 3.531 ns clk_div:inst\|clk_1hz 2 REG LCFF_X15_Y6_N19 2 " "Info: 2: + IC(1.461 ns) + CELL(0.970 ns) = 3.531 ns; Loc. = LCFF_X15_Y6_N19; Fanout = 2; REG Node = 'clk_div:inst\|clk_1hz'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.431 ns" { clk clk_div:inst|clk_1hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/clk_div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.409 ns) + CELL(0.000 ns) 5.940 ns clk_div:inst\|clk_1hz~clkctrl 3 COMB CLKCTRL_G6 33 " "Info: 3: + IC(2.409 ns) + CELL(0.000 ns) = 5.940 ns; Loc. = CLKCTRL_G6; Fanout = 33; COMB Node = 'clk_div:inst\|clk_1hz~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.409 ns" { clk_div:inst|clk_1hz clk_div:inst|clk_1hz~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/clk_div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 7.449 ns state_machine:inst3\|red1 4 REG LCFF_X25_Y5_N17 1 " "Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 7.449 ns; Loc. = LCFF_X25_Y5_N17; Fanout = 1; REG Node = 'state_machine:inst3\|red1'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { clk_div:inst|clk_1hz~clkctrl state_machine:inst3|red1 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 36.73 % ) " "Info: Total cell delay = 2.736 ns ( 36.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.713 ns ( 63.27 % ) " "Info: Total interconnect delay = 4.713 ns ( 63.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.449 ns" { clk clk_div:inst|clk_1hz clk_div:inst|clk_1hz~clkctrl state_machine:inst3|red1 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.449 ns" { clk {} clk~combout {} clk_div:inst|clk_1hz {} clk_div:inst|clk_1hz~clkctrl {} state_machine:inst3|red1 {} } { 0.000ns 0.000ns 1.461ns 2.409ns 0.843ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 82 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.223 ns + Longest register pin " "Info: + Longest register to pin delay is 7.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state_machine:inst3\|red1 1 REG LCFF_X25_Y5_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y5_N17; Fanout = 1; REG Node = 'state_machine:inst3\|red1'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_machine:inst3|red1 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.987 ns) + CELL(3.236 ns) 7.223 ns red1 2 PIN PIN_141 0 " "Info: 2: + IC(3.987 ns) + CELL(3.236 ns) = 7.223 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'red1'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.223 ns" { state_machine:inst3|red1 red1 } "NODE_NAME" } } { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 424 584 760 440 "red1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 44.80 % ) " "Info: Total cell delay = 3.236 ns ( 44.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.987 ns ( 55.20 % ) " "Info: Total interconnect delay = 3.987 ns ( 55.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.223 ns" { state_machine:inst3|red1 red1 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.223 ns" { state_machine:inst3|red1 {} red1 {} } { 0.000ns 3.987ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.449 ns" { clk clk_div:inst|clk_1hz clk_div:inst|clk_1hz~clkctrl state_machine:inst3|red1 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.449 ns" { clk {} clk~combout {} clk_div:inst|clk_1hz {} clk_div:inst|clk_1hz~clkctrl {} state_machine:inst3|red1 {} } { 0.000ns 0.000ns 1.461ns 2.409ns 0.843ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.223 ns" { state_machine:inst3|red1 red1 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.223 ns" { state_machine:inst3|red1 {} red1 {} } { 0.000ns 3.987ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state_machine:inst3\|second_count_ge\[1\] hold clk 0.207 ns register " "Info: th for register \"state_machine:inst3\|second_count_ge\[1\]\" (data pin = \"hold\", clock pin = \"clk\") is 0.207 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.453 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 360 -112 56 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.970 ns) 3.531 ns clk_div:inst\|clk_1hz 2 REG LCFF_X15_Y6_N19 2 " "Info: 2: + IC(1.461 ns) + CELL(0.970 ns) = 3.531 ns; Loc. = LCFF_X15_Y6_N19; Fanout = 2; REG Node = 'clk_div:inst\|clk_1hz'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.431 ns" { clk clk_div:inst|clk_1hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/clk_div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.409 ns) + CELL(0.000 ns) 5.940 ns clk_div:inst\|clk_1hz~clkctrl 3 COMB CLKCTRL_G6 33 " "Info: 3: + IC(2.409 ns) + CELL(0.000 ns) = 5.940 ns; Loc. = CLKCTRL_G6; Fanout = 33; COMB Node = 'clk_div:inst\|clk_1hz~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.409 ns" { clk_div:inst|clk_1hz clk_div:inst|clk_1hz~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/clk_div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 7.453 ns state_machine:inst3\|second_count_ge\[1\] 4 REG LCFF_X26_Y4_N23 5 " "Info: 4: + IC(0.847 ns) + CELL(0.666 ns) = 7.453 ns; Loc. = LCFF_X26_Y4_N23; Fanout = 5; REG Node = 'state_machine:inst3\|second_count_ge\[1\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clk_div:inst|clk_1hz~clkctrl state_machine:inst3|second_count_ge[1] } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 36.71 % ) " "Info: Total cell delay = 2.736 ns ( 36.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.717 ns ( 63.29 % ) " "Info: Total interconnect delay = 4.717 ns ( 63.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.453 ns" { clk clk_div:inst|clk_1hz clk_div:inst|clk_1hz~clkctrl state_machine:inst3|second_count_ge[1] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.453 ns" { clk {} clk~combout {} clk_div:inst|clk_1hz {} clk_div:inst|clk_1hz~clkctrl {} state_machine:inst3|second_count_ge[1] {} } { 0.000ns 0.000ns 1.461ns 2.409ns 0.847ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.552 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns hold 1 PIN PIN_67 16 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_67; Fanout = 16; PIN Node = 'hold'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hold } "NODE_NAME" } } { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 424 128 296 440 "hold" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.763 ns) + CELL(0.855 ns) 7.552 ns state_machine:inst3\|second_count_ge\[1\] 2 REG LCFF_X26_Y4_N23 5 " "Info: 2: + IC(5.763 ns) + CELL(0.855 ns) = 7.552 ns; Loc. = LCFF_X26_Y4_N23; Fanout = 5; REG Node = 'state_machine:inst3\|second_count_ge\[1\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.618 ns" { hold state_machine:inst3|second_count_ge[1] } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.789 ns ( 23.69 % ) " "Info: Total cell delay = 1.789 ns ( 23.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.763 ns ( 76.31 % ) " "Info: Total interconnect delay = 5.763 ns ( 76.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.552 ns" { hold state_machine:inst3|second_count_ge[1] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.552 ns" { hold {} hold~combout {} state_machine:inst3|second_count_ge[1] {} } { 0.000ns 0.000ns 5.763ns } { 0.000ns 0.934ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.453 ns" { clk clk_div:inst|clk_1hz clk_div:inst|clk_1hz~clkctrl state_machine:inst3|second_count_ge[1] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.453 ns" { clk {} clk~combout {} clk_div:inst|clk_1hz {} clk_div:inst|clk_1hz~clkctrl {} state_machine:inst3|second_count_ge[1] {} } { 0.000ns 0.000ns 1.461ns 2.409ns 0.847ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.552 ns" { hold state_machine:inst3|second_count_ge[1] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.552 ns" { hold {} hold~combout {} state_machine:inst3|second_count_ge[1] {} } { 0.000ns 0.000ns 5.763ns } { 0.000ns 0.934ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "138 " "Info: Peak virtual memory: 138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 22 20:55:24 2015 " "Info: Processing ended: Sun Mar 22 20:55:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Info: Quartus II Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
