INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:11:25 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 buffer22/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            buffer6/outs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 1.628ns (29.051%)  route 3.976ns (70.949%))
  Logic Levels:           17  (CARRY4=8 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1052, unset)         0.508     0.508    buffer22/control/clk
                         FDRE                                         r  buffer22/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer22/control/outputValid_reg/Q
                         net (fo=46, unplaced)        0.468     1.202    buffer22/control/outputValid_reg_0
                         LUT4 (Prop_lut4_I1_O)        0.119     1.321 r  buffer22/control/dataReg[0]_i_2__0/O
                         net (fo=7, unplaced)         0.279     1.600    control_merge0/fork_valid/generateBlocks[0].regblock/transmitValue_reg_11
                         LUT6 (Prop_lut6_I2_O)        0.043     1.643 r  control_merge0/fork_valid/generateBlocks[0].regblock/ctrlEnd_ready_i_3/O
                         net (fo=11, unplaced)        0.290     1.933    control_merge2/tehb/control/transmitValue_reg_18
                         LUT6 (Prop_lut6_I0_O)        0.043     1.976 f  control_merge2/tehb/control/i___8_i_3/O
                         net (fo=19, unplaced)        0.303     2.279    control_merge2/tehb/control/transmitValue_reg_0
                         LUT5 (Prop_lut5_I2_O)        0.043     2.322 r  control_merge2/tehb/control/transmitValue_i_3__0/O
                         net (fo=104, unplaced)       0.345     2.667    control_merge2/tehb/control/transmitValue_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.043     2.710 r  control_merge2/tehb/control/outs[2]_i_1__2/O
                         net (fo=2, unplaced)         0.470     3.180    addi19/D[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.425 r  addi19/dataReg_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.007     3.432    addi19/dataReg_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.482 r  addi19/dataReg_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.482    addi19/dataReg_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.532 r  addi19/dataReg_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.532    addi19/dataReg_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.582 r  addi19/dataReg_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.582    addi19/dataReg_reg[16]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.632 r  addi19/dataReg_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.632    addi19/dataReg_reg[20]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.682 r  addi19/dataReg_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.682    addi19/dataReg_reg[24]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.798 f  addi19/dataReg_reg[28]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     4.053    control_merge0/tehb/control/result[26]
                         LUT5 (Prop_lut5_I0_O)        0.126     4.179 f  control_merge0/tehb/control/Memory[0][27]_i_1/O
                         net (fo=4, unplaced)         0.268     4.447    buffer5/fifo/D[27]
                         LUT3 (Prop_lut3_I1_O)        0.043     4.490 f  buffer5/fifo/outs[0]_i_24/O
                         net (fo=1, unplaced)         0.244     4.734    cmpi0/buffer5_outs[13]
                         LUT6 (Prop_lut6_I4_O)        0.043     4.777 r  cmpi0/outs[0]_i_7/O
                         net (fo=1, unplaced)         0.459     5.236    cmpi0/outs[0]_i_7_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.481 r  cmpi0/outs_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.588     6.069    buffer5/fifo/result[0]
                         LUT4 (Prop_lut4_I0_O)        0.043     6.112 r  buffer5/fifo/outs[0]_i_1__5/O
                         net (fo=1, unplaced)         0.000     6.112    buffer6/outs_reg[0]_1
                         FDRE                                         r  buffer6/outs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=1052, unset)         0.483     7.683    buffer6/clk
                         FDRE                                         r  buffer6/outs_reg[0]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
                         FDRE (Setup_fdre_C_D)        0.041     7.688    buffer6/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                  1.576    




