<h1 align="center">ğŸ”³ RISC-V SoC Tapeout Program â€” Week 6ï¸âƒ£</h1>
<p align="center"><img src="week6.png" width="500" alt="OpenROAD CTS banner"/></p>

---

<div align="center">

# âš™ï¸ Week 6 â€” Clock Tree Synthesis (CTS) & Routing in OpenROAD

ğŸŒŸ This is **Week 6** of the **VSD RISC-V SoC Tapeout Program** â€”

I progressed from **placement (Week 5)** to **Clock Tree Synthesis (CTS)** and **Routing**,

focusing on how clock signals are distributed and how final interconnections are established

for complete physical design closure using **OpenROAD**.

</div>

---

## ğŸš€ Overview

In Week 6, the focus was on the **post-placement backend flow** â€” performing

**Clock Tree Synthesis**, **Global + Detailed Routing**, and **DRC checks**

to complete the **RTL-to-GDSII** pipeline for an SoC design.

---

## ğŸ¯ Objectives

- Understand the concept of **Clock Tree Synthesis (CTS)**
- Execute **CTS and Routing** using **OpenROAD-flow-scripts**
- Analyze **clock skew, buffer insertion**, and **timing reports**
- Generate **final routed layout and GDSII file**

---

## ğŸ“š Key Learnings â€” Week 6

### ğŸ§© Clock Tree Synthesis (CTS)

- Understood **clock network design** and **skew management**
- Analyzed **buffer insertion**, **sink balancing**, and **delay optimization**
- Learned how CTS impacts timing and power

---

### ğŸ§© Routing & DRC Verification

- Performed **global + detailed routing**
- Verified **wire congestion**, **via insertion**, and **shorts**
- Ensured **zero DRC violations** using automated checks

---

### ğŸ§© Timing Closure

- Used **OpenSTA** for timing analysis post-routing
- Verified **setup/hold slack**, **path delays**, and **clock distribution**
- Achieved positive timing margins ensuring design stability

---

### ğŸ§© Flow Automation & Debugging

- Debugged missing DEF/LEF path errors in routing stages
- Re-ran specific flow steps using:
    
    for example: `make cts`, `make route`, `make sta`
    
- Validated output hierarchy and reports

---

### ğŸ› ï¸ Tools Used

âœ” **OpenROAD** â€” CTS, Routing, Timing Closure

âœ” **TritonCTS** â€” Clock Tree Synthesis

âœ” **TritonRoute** â€” Detailed Routing

âœ” **OpenSTA** â€” Static Timing Analysis

âœ” **Magic / KLayout** â€” GDSII Visualization

âœ” **Sky130 PDK** â€” Process Technology Library

---

> ğŸ’¡ â€œWeek 6 marked the completion of the full RTL-to-GDSII flow â€” from synthesis to routed layout â€”
> 
> 
> mastering clock distribution, routing optimization, and timing verification with open-source tools.â€ ğŸš€
> 

---
## ğŸ™ Special Thanks ğŸ‘  
I sincerely thank all the organizations and their key members for making this program possible ğŸ’¡:  

- ğŸ§‘â€ğŸ« **VLSI System Design (VSD)** â€“ [Kunal Ghosh](https://www.linkedin.com/in/kunal-ghosh-vlsisystemdesign-com-28084836/) for mentorship and vision.  
- ğŸ¤ **Efabless** â€“ [Michael Wishart](https://www.linkedin.com/in/mike-wishart-81480612/) & [Mohamed Kassem](https://www.linkedin.com/in/mkkassem/) for enabling collaborative open-source chip design.  
- ğŸ­ **[Semiconductor Laboratory (SCL)](https://www.scl.gov.in/)** â€“ for PDK & foundry support.  
- ğŸ“ **[IIT Gandhinagar (IITGN)](https://www.linkedin.com/school/indian-institute-of-technology-gandhinagar-iitgn-/?originalSubdomain=in)** â€“ for on-site training & project facilitation.  
- ğŸ› ï¸ **Synopsys** â€“ [Sassine Ghazi](https://www.linkedin.com/in/sassine-ghazi/) for providing industry-grade EDA tools under C2S program.  

--- 
ğŸ‘‰ Main Repo Link :  
[https://github.com/madhavanshree2006/RISC-V-SoC-Tapeout-Program](https://github.com/madhavanshree2006/RISC-V-SoC-Tapeout-Program)
