\hypertarget{group___r_c_c___p_l_l___configuration}{}\doxysection{PLL Configuration}
\label{group___r_c_c___p_l_l___configuration}\index{PLL Configuration@{PLL Configuration}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___configuration_gaaf196a2df41b0bcbc32745c2b218e696}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\+\_\+\+CR\+\_\+\+PLLON}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the main PLL. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___configuration_ga718a6afcb1492cc2796be78445a7d5ab}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\+\_\+\+CR\+\_\+\+PLLON}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___configuration_gaf9a8466f991888332ec978dc92c62d7d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+PLLSOURCE\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC}}, (\+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the PLL clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___configuration_gabca62f581e6c2553cca7ef0d7a2a4b7f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+PLLM\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+PLLM\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM}}, (\+\_\+\+\_\+\+PLLM\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the PLL multiplication factor. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
~\newline
 

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___p_l_l___configuration_ga718a6afcb1492cc2796be78445a7d5ab}\label{group___r_c_c___p_l_l___configuration_ga718a6afcb1492cc2796be78445a7d5ab}} 
\index{PLL Configuration@{PLL Configuration}!\_\_HAL\_RCC\_PLL\_DISABLE@{\_\_HAL\_RCC\_PLL\_DISABLE}}
\index{\_\_HAL\_RCC\_PLL\_DISABLE@{\_\_HAL\_RCC\_PLL\_DISABLE}!PLL Configuration@{PLL Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLL\_DISABLE}{\_\_HAL\_RCC\_PLL\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\+\_\+\+CR\+\_\+\+PLLON}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l00884}{884}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___p_l_l___configuration_gaaf196a2df41b0bcbc32745c2b218e696}\label{group___r_c_c___p_l_l___configuration_gaaf196a2df41b0bcbc32745c2b218e696}} 
\index{PLL Configuration@{PLL Configuration}!\_\_HAL\_RCC\_PLL\_ENABLE@{\_\_HAL\_RCC\_PLL\_ENABLE}}
\index{\_\_HAL\_RCC\_PLL\_ENABLE@{\_\_HAL\_RCC\_PLL\_ENABLE}!PLL Configuration@{PLL Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLL\_ENABLE}{\_\_HAL\_RCC\_PLL\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\+\_\+\+CR\+\_\+\+PLLON}})}



Macros to enable or disable the main PLL. 

\begin{DoxyNote}{Note}
After enabling the main PLL, the application software should wait on PLLRDY flag to be set indicating that PLL clock is stable and can be used as system clock source. 

The main PLL can not be disabled if it is used as system clock source 

The main PLL is disabled by hardware when entering STOP and STANDBY modes. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l00883}{883}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___p_l_l___configuration_gabca62f581e6c2553cca7ef0d7a2a4b7f}\label{group___r_c_c___p_l_l___configuration_gabca62f581e6c2553cca7ef0d7a2a4b7f}} 
\index{PLL Configuration@{PLL Configuration}!\_\_HAL\_RCC\_PLL\_PLLM\_CONFIG@{\_\_HAL\_RCC\_PLL\_PLLM\_CONFIG}}
\index{\_\_HAL\_RCC\_PLL\_PLLM\_CONFIG@{\_\_HAL\_RCC\_PLL\_PLLM\_CONFIG}!PLL Configuration@{PLL Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLL\_PLLM\_CONFIG}{\_\_HAL\_RCC\_PLL\_PLLM\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+PLLM\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+PLLM\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM}}, (\+\_\+\+\_\+\+PLLM\+\_\+\+\_\+))}



Macro to configure the PLL multiplication factor. 

\begin{DoxyNote}{Note}
This function must be used only when the main PLL is disabled. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLM\+\_\+\+\_\+} & specifies the division factor for PLL VCO input clock This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 63. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the PLLM parameter correctly to ensure that the VCO input frequency ranges from 1 to 2 MHz. It is recommended to select a frequency of 2 MHz to limit PLL jitter. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l00905}{905}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___p_l_l___configuration_gaf9a8466f991888332ec978dc92c62d7d}\label{group___r_c_c___p_l_l___configuration_gaf9a8466f991888332ec978dc92c62d7d}} 
\index{PLL Configuration@{PLL Configuration}!\_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG@{\_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG}}
\index{\_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG@{\_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG}!PLL Configuration@{PLL Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG}{\_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+PLLSOURCE\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC}}, (\+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+))}



Macro to configure the PLL clock source. 

\begin{DoxyNote}{Note}
This function must be used only when the main PLL is disabled. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+} & specifies the PLL entry clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI\+: HSI oscillator clock selected as PLL clock entry \item RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE\+: HSE oscillator clock selected as PLL clock entry \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l00894}{894}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

