<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: Data Fields</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('functions_c.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
<div class="textblock">Here is a list of all struct and union fields with links to the structures/unions they belong to:</div>

<h3><a id="index_c" name="index_c"></a>- c -</h3><ul>
<li>C&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a3876bc4e8693f010e63338532b6522b9">DDRCTL_Type</a></li>
<li>c&#160;:&#160;<a class="el" href="structmcl__control__svpwm__duty__t.html#af8a0013f571f1f93718c0a31b3ce7e7c">mcl_control_svpwm_duty_t</a></li>
<li>c0&#160;:&#160;<a class="el" href="structdispaly__yuv2rgb__coef.html#a32f2f3dd88c253782302734f640d42aa">dispaly_yuv2rgb_coef</a>, <a class="el" href="structdisplay__rgb2yuv__config.html#ace1862da2b6ab04adbbaf1678d956d6d">display_rgb2yuv_config</a></li>
<li>c1&#160;:&#160;<a class="el" href="structdispaly__yuv2rgb__coef.html#af49c729c954e4a4429df7433f402f1d6">dispaly_yuv2rgb_coef</a>, <a class="el" href="structdisplay__rgb2yuv__config.html#a8205de47292fb64036e1aed4c92a5406">display_rgb2yuv_config</a></li>
<li>c2&#160;:&#160;<a class="el" href="structdispaly__yuv2rgb__coef.html#a9d1ad42d94e8dab9c1ac716f57624877">dispaly_yuv2rgb_coef</a>, <a class="el" href="structdisplay__rgb2yuv__config.html#a9d7c8b2edeff3d38395e0ba9c533f4d6">display_rgb2yuv_config</a></li>
<li>c3&#160;:&#160;<a class="el" href="structdispaly__yuv2rgb__coef.html#a8d9cdca03473749eae314c4271a707d3">dispaly_yuv2rgb_coef</a>, <a class="el" href="structdisplay__rgb2yuv__config.html#a2ee80fa689a79278d9225224a0cae46f">display_rgb2yuv_config</a></li>
<li>c4&#160;:&#160;<a class="el" href="structdispaly__yuv2rgb__coef.html#af25264f758ef67bc25b343ea5194b3f7">dispaly_yuv2rgb_coef</a>, <a class="el" href="structdisplay__rgb2yuv__config.html#ad75a86a256e4cdb56856bff1cc2a7d99">display_rgb2yuv_config</a></li>
<li>c5&#160;:&#160;<a class="el" href="structdisplay__rgb2yuv__config.html#ac38dcf8b23c7233a19f8f33438b65818">display_rgb2yuv_config</a></li>
<li>c6&#160;:&#160;<a class="el" href="structdisplay__rgb2yuv__config.html#ae622604a2253c24f7978422285e138f6">display_rgb2yuv_config</a></li>
<li>c7&#160;:&#160;<a class="el" href="structdisplay__rgb2yuv__config.html#a1a1d8b895624ea345a57ce7c9f1e9d0c">display_rgb2yuv_config</a></li>
<li>c8&#160;:&#160;<a class="el" href="structdisplay__rgb2yuv__config.html#a028a4a382daabe78b9634d71fe7e4fbd">display_rgb2yuv_config</a></li>
<li>c_adc_config&#160;:&#160;<a class="el" href="structvsc__config__t.html#ac6a43b6c4100b969783a0bcd546eaf14">vsc_config_t</a></li>
<li>c_data_cnt&#160;:&#160;<a class="el" href="structvsc__config__t.html#ae77e67b6f9620cf0d7782af5076ded2e">vsc_config_t</a></li>
<li>c_data_opr_config&#160;:&#160;<a class="el" href="structvsc__config__t.html#a9d42abfa0d3283aa59d263edda29c93f">vsc_config_t</a></li>
<li>c_offset&#160;:&#160;<a class="el" href="structmcl__control__dead__area__pwm__offset__t.html#a702a9ad305c5e6b7c6a3537a68b8f02c">mcl_control_dead_area_pwm_offset_t</a></li>
<li>cache_control&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a847b72c1701e58c64f1b9b8d723b702f">emmc_ext_csd_t</a></li>
<li>cache_flush_policy&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a91d3529e79af0e3a29f58b0cb0c947b1">emmc_ext_csd_t</a></li>
<li>cache_size&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a84ce4f7d1df6d9bae900d55bdea92813">emmc_ext_csd_t</a></li>
<li>CAL&#160;:&#160;<a class="el" href="structPWMV2__Type.html#ae06344f5edbc93b2b7ed1299f71f6f75">PWMV2_Type</a></li>
<li>CAL_CFG&#160;:&#160;<a class="el" href="structQEIV2__Type.html#a90daacd4b8797b64f9006c6526abe22a">QEIV2_Type</a></li>
<li>cal_speed&#160;:&#160;<a class="el" href="structmcl__encoder__t.html#a9062875878f2166331d02b86209e118c">mcl_encoder_t</a></li>
<li>cal_speed_pll_cfg&#160;:&#160;<a class="el" href="structmcl__encoer__cfg__t.html#a8f31674ad11c34c19e57de7a486fea81">mcl_encoer_cfg_t</a></li>
<li>cal_u&#160;:&#160;<a class="el" href="structbldc__contrl__current__par.html#a0231f4c24473aeec9f12b68340260e5e">bldc_contrl_current_par</a></li>
<li>cal_v&#160;:&#160;<a class="el" href="structbldc__contrl__current__par.html#a148f75da8d04c52457742f32e1dd6de4">bldc_contrl_current_par</a></li>
<li>cal_w&#160;:&#160;<a class="el" href="structbldc__contrl__current__par.html#ac676ce4207d66b3354e8817c5db8ba24">bldc_contrl_current_par</a></li>
<li>CALCRC&#160;:&#160;<a class="el" href="structGWC__Type.html#a5450c1ea99f4a9f01061882a688c399a">GWC_Type</a></li>
<li>callback&#160;:&#160;<a class="el" href="structhpm__pmbus__slave__cfg__t.html#a639b1dc8d37680e8911caf8bb597f06e">hpm_pmbus_slave_cfg_t</a>, <a class="el" href="structipc__event__t.html#af522dc3dfb8bfe1c88ff2382af741b81">ipc_event_t</a>, <a class="el" href="structmcl__analog__cfg__t.html#ad81976d56385630cdc0f9b6c8f77a520">mcl_analog_cfg_t</a>, <a class="el" href="structmcl__control__cfg__t.html#ac5ceb57205cf34579b46a6b6d283a60e">mcl_control_cfg_t</a>, <a class="el" href="structmcl__debug__cfg__t.html#a354543a51458b45e7a975aed691f0365">mcl_debug_cfg_t</a>, <a class="el" href="structmcl__detect__cfg__t.html#aee467912387e14d913a7681d30efad6d">mcl_detect_cfg_t</a>, <a class="el" href="structmcl__drivers__cfg__t.html#a2397e063a0d5d3299817a15c040a735c">mcl_drivers_cfg_t</a>, <a class="el" href="structmcl__encoer__cfg__t.html#a37a7162b57c8498f5cc544bc540e7176">mcl_encoer_cfg_t</a>, <a class="el" href="structsdxc__handle__t.html#a1f8b2d7f30d22308067d3fcc9787a360">sdxc_handle_t</a></li>
<li>callback_data&#160;:&#160;<a class="el" href="structipc__event__t.html#a39156fac80bb96a45f7e9d74e416f670">ipc_event_t</a></li>
<li>calsat_int_en&#160;:&#160;<a class="el" href="structsmix__mixer__dst__config__t.html#a75471a769cdce1b88c1ec02f1531976d">smix_mixer_dst_config_t</a>, <a class="el" href="structsmix__mixer__source__config__t.html#ab301ff647f1b8a945ba7dcc4c362c222">smix_mixer_source_config_t</a></li>
<li>CALSAT_ST&#160;:&#160;<a class="el" href="structSMIX__Type.html#ae39698950716e7a9babf3519f3afbd05">SMIX_Type</a></li>
<li>cam_link&#160;:&#160;<a class="el" href="structlcb__config.html#ac9fb304754fb8dd17214fc55ba1152cd">lcb_config</a></li>
<li>CAM_SYNC_HCNT_BEST&#160;:&#160;<a class="el" href="structLCDC__Type.html#a3a265137af799ee770388be287154dc8">LCDC_Type</a></li>
<li>CAM_SYNC_HCNT_MAX&#160;:&#160;<a class="el" href="structLCDC__Type.html#a84b5261ec5ccafb50b75aefa2533efa5">LCDC_Type</a></li>
<li>CAM_SYNC_HCNT_MIN&#160;:&#160;<a class="el" href="structLCDC__Type.html#a3756fe4df4aff6928200dc2ed99091d4">LCDC_Type</a></li>
<li>CAM_SYNC_HCNT_ST&#160;:&#160;<a class="el" href="structLCDC__Type.html#a8438365dd4e7e5b2fce5464725a5b224">LCDC_Type</a></li>
<li>can20_samplepoint_max&#160;:&#160;<a class="el" href="structcan__config__t.html#a3dad57f38e4b79bd0efd5d1cd9c9da45">can_config_t</a>, <a class="el" href="structmcan__config__struct.html#a9087351cb9a2ce9a8d73a0841509333c">mcan_config_struct</a></li>
<li>can20_samplepoint_min&#160;:&#160;<a class="el" href="structcan__config__t.html#a9386ca9c2dca1c7b9fced166c881fb55">can_config_t</a>, <a class="el" href="structmcan__config__struct.html#ab202fab33e68db4729686b2c2b8fae40">mcan_config_struct</a></li>
<li>can_error_logging_count&#160;:&#160;<a class="el" href="structmcan__error__count__struct.html#a750997a872f487956feb80c33e49c5c4">mcan_error_count_struct</a></li>
<li>can_id_type&#160;:&#160;<a class="el" href="structmcan__std__id__filter__elem__struct.html#a1631f6f090569d39ba14a2b16381a12a">mcan_std_id_filter_elem_struct</a></li>
<li>can_timing&#160;:&#160;<a class="el" href="structcan__config__t.html#a5bbb9370ef5b01a66005150242d14ac9">can_config_t</a>, <a class="el" href="structmcan__config__struct.html#a3d2a1efe18907aabb1da3979519431cd">mcan_config_struct</a></li>
<li>canfd_frame&#160;:&#160;<a class="el" href="structmcan__rx__message__struct.html#a56dd844f6f3653b494c0d8cdf8903109">mcan_rx_message_struct</a>, <a class="el" href="unionmcan__tx__event__fifo__elem__struct.html#a2b0bc9c7d221cd28a403256aa0e97be0">mcan_tx_event_fifo_elem_struct</a>, <a class="el" href="structmcan__tx__message__struct.html#a761ead434e990a6119ba58a9254a8371">mcan_tx_message_struct</a></li>
<li>canfd_msg_received&#160;:&#160;<a class="el" href="structmcan__protocol__status.html#a2e78633ba6d12b45145dcc8ab4656ba0">mcan_protocol_status</a></li>
<li>canfd_samplepoint_max&#160;:&#160;<a class="el" href="structcan__config__t.html#aa42adfd1ec2219bb60e127f3ce3bebf1">can_config_t</a>, <a class="el" href="structmcan__config__struct.html#ab1b2fcc99d240d6d605bae65a5ea2b67">mcan_config_struct</a></li>
<li>canfd_samplepoint_min&#160;:&#160;<a class="el" href="structcan__config__t.html#a5fa6835023ed8d5014d2210987a799e8">can_config_t</a>, <a class="el" href="structmcan__config__struct.html#aed53af67443e0e04a8d5a0b5a321c2a0">mcan_config_struct</a></li>
<li>canfd_timing&#160;:&#160;<a class="el" href="structcan__config__t.html#aa11e26fba38169f73ddd83e4825d6699">can_config_t</a>, <a class="el" href="structmcan__config__struct.html#a452ffa673da6e95aa1158419282e6fc1">mcan_config_struct</a></li>
<li>cap_select&#160;:&#160;<a class="el" href="unionopamp__cfg__preset0.html#a0f9333550e6df4622cb0d2d81e02f7ca">opamp_cfg_preset0</a></li>
<li>CAPABILITIES1&#160;:&#160;<a class="el" href="structSDXC__Type.html#a017839d5dba48c9b2560220a8a4d3f6b">SDXC_Type</a></li>
<li>capabilities1&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#a01178c3849aa6718de0447c3a87d29be">sdxc_capabilities_t</a></li>
<li>CAPABILITIES2&#160;:&#160;<a class="el" href="structSDXC__Type.html#a2acdc8a026fc97165a77e33de333b7ef">SDXC_Type</a></li>
<li>capabilities2&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#a52b50046ee656f1898591a0441ae8be1">sdxc_capabilities_t</a></li>
<li>capability&#160;:&#160;<a class="el" href="structsdxc__host__t.html#a403fccebffc810bcb35d595e94b83c57">sdxc_host_t</a></li>
<li>capacity&#160;:&#160;<a class="el" href="structspi__sdcard__info__t.html#ab9df5fcdcd513db08c8e96ce36d04eaf">spi_sdcard_info_t</a></li>
<li>CAPDTY&#160;:&#160;<a class="el" href="structGPTMR__Type.html#aaf01ba7009eb46e498b18fdd09c1e34b">GPTMR_Type</a></li>
<li>CAPNEG&#160;:&#160;<a class="el" href="structGPTMR__Type.html#a0b657ce536683bce6c184f61b34c3d8a">GPTMR_Type</a>, <a class="el" href="structPWM__Type.html#ad7c7a10af72807a6b4046d7a54dfe459">PWM_Type</a></li>
<li>CAPPOS&#160;:&#160;<a class="el" href="structGPTMR__Type.html#a43b760ebccd0301fef0991a8de597d20">GPTMR_Type</a>, <a class="el" href="structPWM__Type.html#ade0f49ed155670b609291008ec3d4868">PWM_Type</a></li>
<li>CAPPRD&#160;:&#160;<a class="el" href="structGPTMR__Type.html#a415b77d63bc876ddae97c80c1e2d7261">GPTMR_Type</a></li>
<li>CAPT_SNAPH&#160;:&#160;<a class="el" href="structPTPC__Type.html#a1ff430bd9247729dcb29275167bd3a00">PTPC_Type</a></li>
<li>CAPT_SNAPL&#160;:&#160;<a class="el" href="structPTPC__Type.html#a3fbc3b69cc220dba2d37d0042dda177d">PTPC_Type</a></li>
<li>capture_delay&#160;:&#160;<a class="el" href="structpdm__config.html#ac8f442128ca2e2236765cb0c83a6882f">pdm_config</a>, <a class="el" href="structvad__config.html#a7b9914d09e02a73aecb73ac90a2e782c">vad_config</a></li>
<li>capture_keep&#160;:&#160;<a class="el" href="structptpc__config__t.html#a267ca418e4bcf051055b9e2b5a11b0c4">ptpc_config_t</a></li>
<li>CAPTURE_NEG&#160;:&#160;<a class="el" href="structPWMV2__Type.html#a067394dffd724261ba7a6a464efa4e19">PWMV2_Type</a></li>
<li>capture_on_sof&#160;:&#160;<a class="el" href="structmcan__tsu__config__struct.html#a994bfe747f8b6c8a243df6c723473d57">mcan_tsu_config_struct</a></li>
<li>CAPTURE_POS&#160;:&#160;<a class="el" href="structPWMV2__Type.html#a5549e1b23340791179062f7ee5955475">PWMV2_Type</a></li>
<li>capture_trigger&#160;:&#160;<a class="el" href="structptpc__config__t.html#a87281931f4c7f18708c700bcf26940f9">ptpc_config_t</a></li>
<li>card_capacity_status&#160;:&#160;<a class="el" href="unionsd__ocr__t.html#a947e1c25bc2ea19199d784901ff8a19e">sd_ocr_t</a></li>
<li>card_command_class&#160;:&#160;<a class="el" href="structemmc__csd__t.html#ab247638aef574471b22ec28c5b059ec6">emmc_csd_t</a></li>
<li>card_ecc_disabled&#160;:&#160;<a class="el" href="unionsdmmc__r1__status__t.html#ab0a47e45e16ad0a8117a4c9f18876289">sdmmc_r1_status_t</a></li>
<li>card_ecc_failed&#160;:&#160;<a class="el" href="unionsdmmc__r1__status__t.html#a02de5d904eebd27831d69289df324e89">sdmmc_r1_status_t</a></li>
<li>card_init_done&#160;:&#160;<a class="el" href="structsdmmc__host__t.html#a3da195092205040e32587b107cc69a7e">sdmmc_host_t</a></li>
<li>card_inserted&#160;:&#160;<a class="el" href="structsdmmc__host__t.html#a71ca85fc7f0a460f42658dc62c891f57">sdmmc_host_t</a>, <a class="el" href="structsdxc__xfer__callback__t.html#a0820154ee281aeac4d92bb25e6ecae0b">sdxc_xfer_callback_t</a></li>
<li>card_is_locked&#160;:&#160;<a class="el" href="unionsdmmc__r1__status__t.html#a09cfaba14d2b50da5de51a903832e29b">sdmmc_r1_status_t</a></li>
<li>card_power_up_status&#160;:&#160;<a class="el" href="unionsd__ocr__t.html#a506dbd0e0fb811fe677ce5917ff535e8">sd_ocr_t</a></li>
<li>card_removed&#160;:&#160;<a class="el" href="structsdxc__xfer__callback__t.html#a02e3ecc16416065b66dd9b84c0f805de">sdxc_xfer_callback_t</a></li>
<li>card_status&#160;:&#160;<a class="el" href="unionemmc__card__status__t.html#aa158b3549f02594ef14868c23f767e5f">emmc_card_status_t</a></li>
<li>card_type&#160;:&#160;<a class="el" href="structsd__status__t.html#acb2d4b2d7430d66cf9a9bed824093700">sd_status_t</a>, <a class="el" href="structspi__sdcard__info__t.html#ae5e4a1ae2967dc95060a8410c9397348">spi_sdcard_info_t</a></li>
<li>cas_latency&#160;:&#160;<a class="el" href="structfemc__sdram__config__t.html#a01d2a4a654bc4f267003ed8c3db71c2a">femc_sdram_config_t</a></li>
<li>CAVR&#160;:&#160;<a class="el" href="structLOBS__Type.html#adce2c43bc3f11180ccbe42d89220b864">LOBS_Type</a></li>
<li>cb&#160;:&#160;<a class="el" href="structtx__hdr__desc__t.html#aea4cfebdf9d8964e2425a380477c58bc">tx_hdr_desc_t</a></li>
<li>cbx&#160;:&#160;<a class="el" href="unionemmc__cid__t.html#a9dfb6ea94f34194f1fc3653fc6b1c98e">emmc_cid_t</a></li>
<li>cc&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#a9b650152208a10ed85ecf3e9a6e97d31">enet_tx_desc_t</a></li>
<li>cc_error&#160;:&#160;<a class="el" href="unionemmc__card__status__t.html#a596f64a20c5c83afcb8437c85558ed27">emmc_card_status_t</a>, <a class="el" href="unionsdmmc__r1__status__t.html#aa3eb9b72b3b5e1b8116602eb030b4a8b">sdmmc_r1_status_t</a></li>
<li>CCCR&#160;:&#160;<a class="el" href="structMCAN__Type.html#a24dbd9d7101d28c6b18f65a8d937840d">MCAN_Type</a></li>
<li>ccm_dec_verify&#160;:&#160;<a class="el" href="structsm4__api__interface__t.html#a505103062e3e5020d4570d507a3d12a0">sm4_api_interface_t</a></li>
<li>ccm_gen_enc&#160;:&#160;<a class="el" href="structsm4__api__interface__t.html#af4f41af4946753f6a42bfa4f9cbb5f05">sm4_api_interface_t</a></li>
<li>CCVR&#160;:&#160;<a class="el" href="structLOBS__Type.html#a53c4db4fd5ba7809a714b5a10a83eea0">LOBS_Type</a></li>
<li>cd_io_init&#160;:&#160;<a class="el" href="structsdmmc__io__init__apis__t.html#ab68e2a528b08b2f55511e402631d3156">sdmmc_io_init_apis_t</a></li>
<li>cd_pin&#160;:&#160;<a class="el" href="structhpm__sdmmc__extra__io__data__t.html#af7ad50198ad7230dff62eaac436d044a">hpm_sdmmc_extra_io_data_t</a></li>
<li>ce&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#ad3b8006b9d9afd6edcaf841d4f4b6ca3">enet_rx_desc_t</a></li>
<li>ceh_in_ns&#160;:&#160;<a class="el" href="structfemc__sram__config__t.html#afbf889669878f706fa8522f52b653575">femc_sram_config_t</a></li>
<li>CENTRAL_CSR_CB_PARAM&#160;:&#160;<a class="el" href="structTSW__Type.html#a76ad75e3b214e37e7a1deaf47d6662ea">TSW_Type</a></li>
<li>CENTRAL_CSR_CONFIG&#160;:&#160;<a class="el" href="structTSW__Type.html#a3d3fbf96ce1ac73f42f7edd78170c3c6">TSW_Type</a></li>
<li>CENTRAL_CSR_PARAM&#160;:&#160;<a class="el" href="structTSW__Type.html#a7fec3bf2cd2c42200f2c4ca098795ea6">TSW_Type</a></li>
<li>CENTRAL_CSR_QCI_CTRL_PARAM&#160;:&#160;<a class="el" href="structTSW__Type.html#ab2329d49db0db46d050dbe25810772e3">TSW_Type</a></li>
<li>CENTRAL_CSR_VERSION&#160;:&#160;<a class="el" href="structTSW__Type.html#a6d0e046c2c3b5be9edb6174ef5b1f494">TSW_Type</a></li>
<li>CENTRAL_QCI_ABASETM_H&#160;:&#160;<a class="el" href="structTSW__Type.html#a3e65941853a4bd0d76a1994a1a410670">TSW_Type</a></li>
<li>CENTRAL_QCI_ABASETM_L&#160;:&#160;<a class="el" href="structTSW__Type.html#ad17ef3c14b891c55ca6c5ae5e2689e65">TSW_Type</a></li>
<li>CENTRAL_QCI_ACYCLETM&#160;:&#160;<a class="el" href="structTSW__Type.html#a56139a1dd5d40e8848d423cc6faa79b3">TSW_Type</a></li>
<li>CENTRAL_QCI_AENTRY_AENTRY_IVAL&#160;:&#160;<a class="el" href="structTSW__Type.html#a47415203998eb74bd959e49cdd93e250">TSW_Type</a></li>
<li>CENTRAL_QCI_AENTRY_CTRL&#160;:&#160;<a class="el" href="structTSW__Type.html#a849a4296451ce1417fbd3843f9d8715f">TSW_Type</a></li>
<li>CENTRAL_QCI_AENTRY_OBASETM_H&#160;:&#160;<a class="el" href="structTSW__Type.html#a19ef5cb6c70fb957e870e4f39d40d354">TSW_Type</a></li>
<li>CENTRAL_QCI_AENTRY_OBASETM_L&#160;:&#160;<a class="el" href="structTSW__Type.html#a6c9ce8506bbcaa8583e4c1095b99021e">TSW_Type</a></li>
<li>CENTRAL_QCI_AENTRY_OCYCLETM&#160;:&#160;<a class="el" href="structTSW__Type.html#a0cf1d405db5bbe21684de01ae4a421d8">TSW_Type</a></li>
<li>CENTRAL_QCI_CBS&#160;:&#160;<a class="el" href="structTSW__Type.html#a753f28f0f9337ff0342638d2cad72b89">TSW_Type</a></li>
<li>CENTRAL_QCI_CIR&#160;:&#160;<a class="el" href="structTSW__Type.html#ae1c810c484c4ec18ffe0e92a470947f8">TSW_Type</a></li>
<li>CENTRAL_QCI_EBS&#160;:&#160;<a class="el" href="structTSW__Type.html#a681277f97fe13856c5658f389b15bb7b">TSW_Type</a></li>
<li>CENTRAL_QCI_EIR&#160;:&#160;<a class="el" href="structTSW__Type.html#ab49c9b35f96d7356f266f999735f13cd">TSW_Type</a></li>
<li>CENTRAL_QCI_FCTRL&#160;:&#160;<a class="el" href="structTSW__Type.html#ad513e097b9c7af588b5d87ec7e8d652a">TSW_Type</a></li>
<li>CENTRAL_QCI_FILTERSEL&#160;:&#160;<a class="el" href="structTSW__Type.html#ae6573bb8a7000744e18ab0848eb30dba">TSW_Type</a></li>
<li>CENTRAL_QCI_FSIZE&#160;:&#160;<a class="el" href="structTSW__Type.html#a8eec2638a0eacfa1844739586f8e698f">TSW_Type</a></li>
<li>CENTRAL_QCI_GATESEL&#160;:&#160;<a class="el" href="structTSW__Type.html#a95629b22225f1a6a013113296246fc9e">TSW_Type</a></li>
<li>CENTRAL_QCI_GCTRL&#160;:&#160;<a class="el" href="structTSW__Type.html#a2be74d4e16d618b956c40e8cfc1bc6ec">TSW_Type</a></li>
<li>CENTRAL_QCI_GLISTINDEX&#160;:&#160;<a class="el" href="structTSW__Type.html#a91d529d3880e19abfeb1ab67d84454a9">TSW_Type</a></li>
<li>CENTRAL_QCI_GSTATUS&#160;:&#160;<a class="el" href="structTSW__Type.html#a666d2358fe779bd11f7122d289ae1522">TSW_Type</a></li>
<li>CENTRAL_QCI_HWCFG&#160;:&#160;<a class="el" href="structTSW__Type.html#a85930952a3dc3ffdb47d224d4fff8515">TSW_Type</a></li>
<li>CENTRAL_QCI_LISTLEN&#160;:&#160;<a class="el" href="structTSW__Type.html#a1f4a2b73e3ab1efd9bf44435d167f355">TSW_Type</a></li>
<li>CENTRAL_QCI_MCTRL&#160;:&#160;<a class="el" href="structTSW__Type.html#ad0fc5e475af2356812c9dd85b10cd70b">TSW_Type</a></li>
<li>CENTRAL_QCI_METERSEL&#160;:&#160;<a class="el" href="structTSW__Type.html#abe4a26ced946a83eeb959072685e58f0">TSW_Type</a></li>
<li>ces_in_ns&#160;:&#160;<a class="el" href="structfemc__sram__config__t.html#abfe1d87a2d15785405d412b220c8f2b2">femc_sram_config_t</a></li>
<li>CFG&#160;:&#160;<a class="el" href="structACMP__Type.html#a7599a70749a9216200b8db16d7b3e39c">ACMP_Type</a>, <a class="el" href="structI2C__Type.html#a16632c58232ad2346d9185949ac1faeb">I2C_Type</a>, <a class="el" href="structJPEG__Type.html#a51375eae19eb5888a26dbbd51fd8b72e">JPEG_Type</a>, <a class="el" href="structOPAMP__Type.html#ac796074dfcdacd6fb53101e689096860">OPAMP_Type</a>, <a class="el" href="structPWMV2__Type.html#aa846e4f1fdc8a0d3fda9908133ad805f">PWMV2_Type</a>, <a class="el" href="structSEI__Type.html#a7b57e4b108c52e4f4b63c31a5581e664">SEI_Type</a>, <a class="el" href="structUART__Type.html#a9b6c46e45790b57b79931fa3a2db7167">UART_Type</a></li>
<li>cfg&#160;:&#160;<a class="el" href="structmcl__analog__t.html#aa32f89636f4c2f0b65a546e967a8d7ae">mcl_analog_t</a>, <a class="el" href="structmcl__control__dead__area__compensation__t.html#adfec889310a26a5dbd0c6049481c1d40">mcl_control_dead_area_compensation_t</a>, <a class="el" href="structmcl__control__offline__param__detection__t.html#acea1599a02954993cf0f5a0f7fb3231b">mcl_control_offline_param_detection_t</a>, <a class="el" href="structmcl__control__pid__t.html#a75bcfffb870b85f66ec818f8b64115ce">mcl_control_pid_t</a>, <a class="el" href="structmcl__control__smc__t.html#a4d0fffcdceac029951ff31bc9e3fda04">mcl_control_smc_t</a>, <a class="el" href="structmcl__control__t.html#a27fb33bf24038f44f8cd73d7353f8135">mcl_control_t</a>, <a class="el" href="structmcl__debug__t.html#a72bc10e4078e93e53b2798ee189f0dfe">mcl_debug_t</a>, <a class="el" href="structmcl__detect__t.html#a41f7b7721fe157da834d4648e50259e2">mcl_detect_t</a>, <a class="el" href="structmcl__drivers__t.html#a89d5b462fb488e814b0a73b01d8712dd">mcl_drivers_t</a>, <a class="el" href="structmcl__encoder__cal__speed__pll__function__t.html#a5f15458ac84f45836cc155915ba869e0">mcl_encoder_cal_speed_pll_function_t</a>, <a class="el" href="structmcl__encoder__t.html#a764be6bbaffdb2fa58b3462061514bb5">mcl_encoder_t</a>, <a class="el" href="structmcl__filter__iir__df1__t.html#aa505c6ddb00741c4681d12a9abda1b84">mcl_filter_iir_df1_t</a>, <a class="el" href="structmcl__loop__t.html#a9be5ba25b6adbeaec58d91052a442fe9">mcl_loop_t</a>, <a class="el" href="structmcl__path__plan__t.html#a1632da9982be0320888b94fddaf06840">mcl_path_plan_t</a></li>
<li>CFG0&#160;:&#160;<a class="el" href="structDAC__Type.html#a545833987448481414279c8d9492dd80">DAC_Type</a>, <a class="el" href="structGWC__Type.html#a7673a782a67bc8f35cc5107f77ea2890">GWC_Type</a>, <a class="el" href="structOPAMP__Type.html#a5765533815c3a9cba7217c1dde4c1390">OPAMP_Type</a>, <a class="el" href="structPLLCTL__Type.html#a22883a58b5d6f4002dbb979331d13c1f">PLLCTL_Type</a>, <a class="el" href="structPPI__Type.html#a3c3ee3818baaab69afe9c2b45707db9b">PPI_Type</a>, <a class="el" href="structPWMV2__Type.html#a83a0b649189375849f64bf9b6e4fec1c">PWMV2_Type</a></li>
<li>CFG0_BAK&#160;:&#160;<a class="el" href="structDAC__Type.html#a88f8caa7245d12102e49d46c91a92a01">DAC_Type</a></li>
<li>CFG1&#160;:&#160;<a class="el" href="structDAC__Type.html#aebaeff55863e77e674eac6c4c0088434">DAC_Type</a>, <a class="el" href="structGWC__Type.html#aca2c083c264ceceee7cdf5ad2d0cbf5d">GWC_Type</a>, <a class="el" href="structOPAMP__Type.html#a67b69551c7e5e53f3dad63b0174d260f">OPAMP_Type</a>, <a class="el" href="structPLLCTL__Type.html#a6d9a63c62004c15ed1fca11c94ba4473">PLLCTL_Type</a>, <a class="el" href="structPPI__Type.html#aad6dba3a3a811591f7b743d38c99bd00">PPI_Type</a>, <a class="el" href="structPWMV2__Type.html#af16dee37d9f0bd974bf1bdb57e366b6f">PWMV2_Type</a></li>
<li>CFG2&#160;:&#160;<a class="el" href="structDAC__Type.html#afb0569fb4db243c016718b7807833074">DAC_Type</a>, <a class="el" href="structOPAMP__Type.html#a4bb795e3aeeafa5172514c6a9e35eca3">OPAMP_Type</a>, <a class="el" href="structPLLCTL__Type.html#ad04a551bfbda0893ab5ac1f7a18d3682">PLLCTL_Type</a>, <a class="el" href="structPPI__Type.html#ade8c03ef490ce83da20d82e73136af57">PPI_Type</a>, <a class="el" href="structPWMV2__Type.html#a27093701e1bcf015973a1893d4665db2">PWMV2_Type</a></li>
<li>CFG3&#160;:&#160;<a class="el" href="structPPI__Type.html#ae2a9f5ecc83ec032321b0c8a3f47d2e1">PPI_Type</a>, <a class="el" href="structPWMV2__Type.html#af5b8b6c207471bcdb5cca7421dd946ff">PWMV2_Type</a></li>
<li>CFG4&#160;:&#160;<a class="el" href="structPPI__Type.html#aa984a2cc8e342cbf62a177ce8f453672">PPI_Type</a></li>
<li>cfg_cmd_type&#160;:&#160;<a class="el" href="structdevice__mode__cfg__t.html#a8687d990a2a6a93951761bd630497c42">device_mode_cfg_t</a></li>
<li>CFG_FF&#160;:&#160;<a class="el" href="structPLA__Type.html#a9b3868862dd6cf390c1e15f47f8de643">PLA_Type</a></li>
<li>cfg_instr_seq&#160;:&#160;<a class="el" href="structxpi__device__info__t.html#a0a2fcee8447aaa13ea5f23847042f23a">xpi_device_info_t</a></li>
<li>CFG_PROT&#160;:&#160;<a class="el" href="structEWDG__Type.html#a52723a0c15c2b634c75b1856b948ce64">EWDG_Type</a></li>
<li>CFGR&#160;:&#160;<a class="el" href="structI2S__Type.html#a092d8af4216eee7b4a83dcad791a2381">I2S_Type</a></li>
<li>CH&#160;:&#160;<a class="el" href="structSDM__Type.html#ad08aaf2205e773f3cadbcb1b058f0901">SDM_Type</a></li>
<li>ch&#160;:&#160;<a class="el" href="structadc12__channel__config__t.html#ae8fc874ba5462d4688c83b0dd45b3c14">adc12_channel_config_t</a>, <a class="el" href="structadc12__channel__threshold__t.html#aefaf2e54efcbfb763f4525951280240f">adc12_channel_threshold_t</a>, <a class="el" href="structadc12__prd__config__t.html#af087d53b48a6f4936cd32dba94925645">adc12_prd_config_t</a>, <a class="el" href="structadc12__seq__queue__config__t.html#ae13c7ca20c82dfe5a199172af5107f07">adc12_seq_queue_config_t</a>, <a class="el" href="structadc16__channel__config__t.html#a7c2358cd6661e7a06da2222859f431b7">adc16_channel_config_t</a>, <a class="el" href="structadc16__channel__threshold__t.html#a4da52f7228356b0f0f9df1b1d9658feb">adc16_channel_threshold_t</a>, <a class="el" href="structadc16__prd__config__t.html#a3684b9f51e3b4be30c5604824cab5b1f">adc16_prd_config_t</a>, <a class="el" href="structadc16__seq__queue__config__t.html#ac4d07201beda600b4e6b59b5869daee4">adc16_seq_queue_config_t</a></li>
<li>CH_CFG&#160;:&#160;<a class="el" href="structPDM__Type.html#aac22d1b56453522e2c09ee7d305eb2f8">PDM_Type</a></li>
<li>CH_CTRL&#160;:&#160;<a class="el" href="structPDM__Type.html#a2e77c261a4dce6f9a110088de19c32ac">PDM_Type</a></li>
<li>ch_index&#160;:&#160;<a class="el" href="structdma__handshake__config.html#aac5cbfdee49d393422457655c61af5fa">dma_handshake_config</a></li>
<li>CHABORT&#160;:&#160;<a class="el" href="structDMA__Type.html#aedaab530ecfd12429222733b7d394c71">DMA_Type</a>, <a class="el" href="structDMAV2__Type.html#a7a203767ced1983d00b7c8bae697e45f">DMAV2_Type</a></li>
<li>CHANNEL&#160;:&#160;<a class="el" href="structACMP__Type.html#adceeecaf654758c67f92fc978c51970f">ACMP_Type</a>, <a class="el" href="structGPTMR__Type.html#adfb7cf6ca474caf500c5e4b93799cfa4">GPTMR_Type</a>, <a class="el" href="structGWC__Type.html#a855b8c67bc5426048205748f2597e968">GWC_Type</a></li>
<li>channel&#160;:&#160;<a class="el" href="structhpm__i2s__gptmr__context__t.html#ab4f7d8e5553f2b70a2c241dbb2244e8d">hpm_i2s_gptmr_context_t</a>, <a class="el" href="structmipi__dsi__config.html#a1ae537548a46bfce2357d5af7c2a9b33">mipi_dsi_config</a>, <a class="el" href="structmipi__dsi__msg.html#a054338e9096fd6d49db20a1c4c7a5255">mipi_dsi_msg</a>, <a class="el" href="structxpi__io__config__t.html#a984ab91ad3bf56c2b6fd679c30689cd1">xpi_io_config_t</a>, <a class="el" href="structxpi__ram__config__option__t.html#ac0f93bee5e4dab2ea49e00bf6896e785">xpi_ram_config_option_t</a>, <a class="el" href="structxpi__xfer__ctx__t.html#a3d9fcbd593d58a9d221276029e58892f">xpi_xfer_ctx_t</a></li>
<li>channel_count&#160;:&#160;<a class="el" href="structdao__config.html#a168f4f5981510458cf74f6db54a8ec35">dao_config</a></li>
<li>channel_di_index&#160;:&#160;<a class="el" href="structhpm__panel__hw__interface.html#acf63530a6459e4a17895c4b1c54b02ab">hpm_panel_hw_interface</a></li>
<li>channel_en&#160;:&#160;<a class="el" href="structsmix__mixer__dst__config__t.html#a07dbef6606ea425ba3dfdeac9253bde3">smix_mixer_dst_config_t</a></li>
<li>channel_index&#160;:&#160;<a class="el" href="structhpm__panel__hw__interface.html#a9639803c2c7bc885ca901b7dd8537f2b">hpm_panel_hw_interface</a></li>
<li>channel_length&#160;:&#160;<a class="el" href="structi2x__transfer__config.html#a2d89f00cfe7604ccbcdceba708379650">i2x_transfer_config</a></li>
<li>channel_num_per_frame&#160;:&#160;<a class="el" href="structi2x__transfer__config.html#a3942db0e9b0c4d9d9b696c1f1feef1aa">i2x_transfer_config</a></li>
<li>channel_polarity_high&#160;:&#160;<a class="el" href="structvad__config.html#a505ec8900a05c2b3f2c6429eb8026437">vad_config</a></li>
<li>channel_slot_mask&#160;:&#160;<a class="el" href="structdao__config.html#a9c6106a61ffd87c31415b101da9bad67">dao_config</a>, <a class="el" href="structi2x__transfer__config.html#a950a3cfbc097348c180f03ebf1821615">i2x_transfer_config</a></li>
<li>CHANREQCTRL&#160;:&#160;<a class="el" href="structDMAV2__Type.html#a6bfaae947296a9ddf68c60ae2fb80ea8">DMAV2_Type</a></li>
<li>CHCFG&#160;:&#160;<a class="el" href="structPWM__Type.html#a4875e7b6d662d18b9afbc3037c167d71">PWM_Type</a></li>
<li>CHCTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#a1833210df4c150c8abf088fb024f8bb2">DMA_Type</a>, <a class="el" href="structDMAV2__Type.html#a825d6829e7a83f769fcab6b2134ea37f">DMAV2_Type</a></li>
<li>CHEN&#160;:&#160;<a class="el" href="structDMA__Type.html#a369ef224eb56b7eb4fee41487921005f">DMA_Type</a>, <a class="el" href="structDMAV2__Type.html#ac1e15a3e0ac984cc67a8ba24558d9bea">DMAV2_Type</a></li>
<li>CHN&#160;:&#160;<a class="el" href="structCRC__Type.html#a4a6b4b1a6f2acd2de842b0aa6f9909f7">CRC_Type</a>, <a class="el" href="structPLA__Type.html#a41f23892c8271a902ad0625c801ecf79">PLA_Type</a></li>
<li>chn&#160;:&#160;<a class="el" href="structpla__aoi__16to8__chn__cfg.html#af4f6379a7533ca17b2e07b0214ac6f57">pla_aoi_16to8_chn_cfg</a>, <a class="el" href="structpla__aoi__8to7__chn__cfg.html#a2dfc435acbc1cbdae68682a24e9fa5e8">pla_aoi_8to7_chn_cfg</a></li>
<li>CHN_CFG_ACTIVE&#160;:&#160;<a class="el" href="structPLA__Type.html#aeba125d6285acca3a50db5987fb6ce22">PLA_Type</a></li>
<li>chn_info&#160;:&#160;<a class="el" href="structxpi__nor__config__t.html#ac5d8f3ddde0cc1a161750e36e617a9e2">xpi_nor_config_t</a></li>
<li>cic&#160;:&#160;<a class="el" href="structenet__tx__control__config__t.html#afb2b796efba56930359fbe75118a29a4">enet_tx_control_config_t</a>, <a class="el" href="structenet__tx__desc__t.html#a13c6736c8ca82f48d028ec070604802e">enet_tx_desc_t</a></li>
<li>CIC_CFG&#160;:&#160;<a class="el" href="structPDM__Type.html#ab5fc302d537cafad0c7554335a54a851">PDM_Type</a>, <a class="el" href="structVAD__Type.html#a624cd0633930e0942788eca5ace7e261">VAD_Type</a></li>
<li>cic_dec_ratio&#160;:&#160;<a class="el" href="structpdm__config.html#a624f1b63a4d3b02b7ff7645a6416c662">pdm_config</a></li>
<li>cid&#160;:&#160;<a class="el" href="structft5406__sys__info__t.html#a9595588435b7341101a9d91f8a5fa8ed">ft5406_sys_info_t</a>, <a class="el" href="structspi__sdcard__info__t.html#a3a9bd4a6515a21f06b5022e9b961946b">spi_sdcard_info_t</a></li>
<li>cid_or_csd_overwrite&#160;:&#160;<a class="el" href="unionemmc__card__status__t.html#aed895725186d84975267003bb78fc6ca">emmc_card_status_t</a></li>
<li>cid_words&#160;:&#160;<a class="el" href="unionemmc__cid__t.html#aef7329e15a70f54802645638669aefa9">emmc_cid_t</a>, <a class="el" href="unionsd__cid__t.html#a0408d14cfea26a6a7c6d4a6566fdbdef">sd_cid_t</a></li>
<li>CIPHIV&#160;:&#160;<a class="el" href="structSDP__Type.html#a9873043e0699e4fffcf94fb57331ee0d">SDP_Type</a></li>
<li>ck0_timeout_us&#160;:&#160;<a class="el" href="structsei__tranceiver__synchronous__slave__config__t.html#aea3c0cee4ae3c67f6ffc18ac7e113e73">sei_tranceiver_synchronous_slave_config_t</a></li>
<li>ck1_timeout_us&#160;:&#160;<a class="el" href="structsei__tranceiver__synchronous__slave__config__t.html#a189499c659ae91f2ce48bab842fe4b74">sei_tranceiver_synchronous_slave_config_t</a></li>
<li>cke_off_in_ns&#160;:&#160;<a class="el" href="structfemc__sdram__config__t.html#a51610a24c0b8b7ef9b89b985a60cda6e">femc_sdram_config_t</a></li>
<li>CLAIM&#160;:&#160;<a class="el" href="structPLIC__SW__Type.html#ab1dfde31f1a4a576ff0b07f6a1f6d0b5">PLIC_SW_Type</a>, <a class="el" href="structPLIC__Type.html#a18a8d1d5e7ea14614e1e504d43c280c5">PLIC_Type</a></li>
<li>clane_cfg&#160;:&#160;<a class="el" href="structmipi__csi__phy__config.html#a725e31d71f7ab4ffa0f36ac8a3afb659">mipi_csi_phy_config</a></li>
<li>CLANE_DATA_PARA&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#ad7db6be16f8089bea0f806d7e681902d">MIPI_DSI_PHY_Type</a></li>
<li>CLANE_PARA&#160;:&#160;<a class="el" href="structMIPI__CSI__PHY__Type.html#a07e972b6776cf8cfb7deb7cc248826b8">MIPI_CSI_PHY_Type</a></li>
<li>CLANE_PARA0&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#a46d0968349cbfb4c07ed83bdda8cc2e6">MIPI_DSI_PHY_Type</a></li>
<li>CLANE_PARA1&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#a0d244987e9be8485b862a7080f6cb6a4">MIPI_DSI_PHY_Type</a></li>
<li>CLANE_PARA2&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#a6f06d5d49f8208f91befb4ef316001c0">MIPI_DSI_PHY_Type</a></li>
<li>CLANE_PARA3&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#a6db84626596a79eb82618e7492ca2a23">MIPI_DSI_PHY_Type</a></li>
<li>CLANE_PARA4&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#a8b9b469c3a60dacfd872d9fff95c8984">MIPI_DSI_PHY_Type</a></li>
<li>clarke&#160;:&#160;<a class="el" href="structmcl__control__method__t.html#a2d6882a25e5fb080bfc1565e55d748dc">mcl_control_method_t</a></li>
<li>class6_commands_control&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a537d5918ee1a960a77513d207011382a">emmc_ext_csd_t</a></li>
<li>clc_set_val&#160;:&#160;<a class="el" href="structmcl__hardware__clc__cfg__t.html#a8f0e65679bbede5a0a0f6a22803b084e">mcl_hardware_clc_cfg_t</a></li>
<li>CLEAR&#160;:&#160;<a class="el" href="structGPIO__Type.html#a08461f7379d01c2e74b80618392712f3">GPIO_Type</a>, <a class="el" href="structSYSCTL__Type.html#afcf91645c22c41c2e75e84c506a96911">SYSCTL_Type</a></li>
<li>CLK_CFG&#160;:&#160;<a class="el" href="structBCFG__Type.html#ad7706868c11523eed18aad2030a26b9c">BCFG_Type</a>, <a class="el" href="structSEI__Type.html#a949929f56e8058413a08bcdcbd532a9b">SEI_Type</a></li>
<li>clk_cfg&#160;:&#160;<a class="el" href="structsei__state__transition__config__t.html#a378d2b2b40d06dcbc6370c312dd48d04">sei_state_transition_config_t</a></li>
<li>clk_data_io_init&#160;:&#160;<a class="el" href="structsdmmc__io__init__apis__t.html#a436e0d55d27f32af43cc6fea33c96d13">sdmmc_io_init_apis_t</a></li>
<li>clk_freq&#160;:&#160;<a class="el" href="structxpi__nor__config__t.html#a3c86ebed4e884ff34c8d78b76ba0a816">xpi_nor_config_t</a>, <a class="el" href="structxpi__ram__config__t.html#ab6ba22c986be2e2049db5e75850ef53f">xpi_ram_config_t</a></li>
<li>clk_freq_for_device_cfg&#160;:&#160;<a class="el" href="structxpi__device__info__t.html#ad186faaa8b453ca490de734a7240cbdc">xpi_device_info_t</a>, <a class="el" href="structxpi__ram__info__t.html#a7ccc7ae5ea811e07335ffd01c6aa0f23">xpi_ram_info_t</a></li>
<li>clk_freq_for_non_read_cmd&#160;:&#160;<a class="el" href="structxpi__device__info__t.html#a9135d7046b5fbe91b115129e13d841c7">xpi_device_info_t</a></li>
<li>clk_mul&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#a787b55a3c41240c87b80e5b4bd0b20d9">sdxc_capabilities_t</a></li>
<li>clk_output&#160;:&#160;<a class="el" href="structppi__cmd__config__t.html#a8140fbc6b1082ee877c6c1d337b53f89">ppi_cmd_config_t</a></li>
<li>clk_phase&#160;:&#160;<a class="el" href="structspi__initialize__config__t.html#a3846994ed05be651c5f0e3f3284e6e5b">spi_initialize_config_t</a></li>
<li>clk_pol&#160;:&#160;<a class="el" href="structgwc__config.html#ad05ee8297dfef762d3f5ef1005a63b0c">gwc_config</a></li>
<li>clk_polarity&#160;:&#160;<a class="el" href="structspi__initialize__config__t.html#af647f14f4f4721f8375d67ea0aaee5b7">spi_initialize_config_t</a></li>
<li>clk_signal_sync&#160;:&#160;<a class="el" href="structsdm__control__t.html#a35e1070774a2e0f862a9d436619d4959">sdm_control_t</a></li>
<li>clk_src&#160;:&#160;<a class="el" href="unionxpi__clk__config__t.html#afc543f46e62887a60db03d694001540d">xpi_clk_config_t</a></li>
<li>clk_src_freq_in_hz&#160;:&#160;<a class="el" href="structspi__master__timing__config__t.html#afa1613eb9c5cdef9fdb57eb337c83f8c">spi_master_timing_config_t</a></li>
<li>CLKMGR_CFG&#160;:&#160;<a class="el" href="structMIPI__DSI__Type.html#a7bf9c4384fa9538bb3ded6b5e12a1bff">MIPI_DSI_Type</a></li>
<li>CLKPIN_CFG&#160;:&#160;<a class="el" href="structPPI__Type.html#a0fa4a6933ec232d995d7af81d37e12c8">PPI_Type</a></li>
<li>clksrc&#160;:&#160;<a class="el" href="structwdg__control__struct.html#ac8413ca8299466ae89f85e693571929a">wdg_control_struct</a></li>
<li>CLOCK&#160;:&#160;<a class="el" href="structSYSCTL__Type.html#aaa7c0f0c5e42860b5df7e9439db84cad">SYSCTL_Type</a></li>
<li>clock_count&#160;:&#160;<a class="el" href="structmtg__event__param.html#a2f66edffed7a62863aa89ea2798f5523">mtg_event_param</a></li>
<li>CLOCK_CPU&#160;:&#160;<a class="el" href="structSYSCTL__Type.html#aa1754bcdce8ea07e9014b0f634bdc0e9">SYSCTL_Type</a></li>
<li>clock_div_by_power_of_2&#160;:&#160;<a class="el" href="structewdg__func__ctrl__config__t.html#a5f7f60117578c24665ff6a7ea4a07c9b">ewdg_func_ctrl_config_t</a></li>
<li>clock_freq&#160;:&#160;<a class="el" href="structsdmmc__host__t.html#a1e74e6043be6d629f1ea355a65f42189">sdmmc_host_t</a></li>
<li>clock_idle_high_z&#160;:&#160;<a class="el" href="structsei__tranceiver__synchronous__master__config__t.html#a10ec2d8fef579b1cba8112493b2d07e3">sei_tranceiver_synchronous_master_config_t</a>, <a class="el" href="structsei__tranceiver__synchronous__slave__config__t.html#a3e7291a270bb76cdf705307c50d7f969">sei_tranceiver_synchronous_slave_config_t</a></li>
<li>clock_idle_state&#160;:&#160;<a class="el" href="structsei__tranceiver__synchronous__master__config__t.html#a7f0ba150b2aa1f005d3f16799ffa21e3">sei_tranceiver_synchronous_master_config_t</a>, <a class="el" href="structsei__tranceiver__synchronous__slave__config__t.html#a8a2f3e685ce783625f8325bc7f998e58">sei_tranceiver_synchronous_slave_config_t</a></li>
<li>clock_init_func&#160;:&#160;<a class="el" href="structsdmmc__host__param__t.html#a3a2eac3935b44e2b7abe5e38a97e1b21">sdmmc_host_param_t</a></li>
<li>clock_name&#160;:&#160;<a class="el" href="structhpm__i2s__gptmr__context__t.html#a533bd029b2e4c014b3a7a6d491e901f2">hpm_i2s_gptmr_context_t</a>, <a class="el" href="structhpm__i2s__spi__context__t.html#accbaf022dc278ce8bc0f9b42b44c3477">hpm_i2s_spi_context_t</a>, <a class="el" href="structhpm__nor__host__param__t.html#a3af0bfc4ff3197741d683f7773ad001e">hpm_nor_host_param_t</a></li>
<li>CLR&#160;:&#160;<a class="el" href="structCRC__Type.html#a304f4fb9391447a9ecd299ee990a482b">CRC_Type</a>, <a class="el" href="structSEI__Type.html#aac127ff5a954abacd273f99ffc676e43">SEI_Type</a></li>
<li>CLRKEY_HIGH&#160;:&#160;<a class="el" href="structCAM__Type.html#a48a8347cdeef718547c7dfe01c7167cd">CAM_Type</a>, <a class="el" href="structPDMA__Type.html#a72787fb1d0237d04c9af163993a25d19">PDMA_Type</a></li>
<li>CLRKEY_LOW&#160;:&#160;<a class="el" href="structCAM__Type.html#a6d9ffb99785cc22e8deb5e159730f7a5">CAM_Type</a>, <a class="el" href="structPDMA__Type.html#a99efa97a73ead1dfc959b50d4ba1a8be">PDMA_Type</a></li>
<li>CLUT_LOAD&#160;:&#160;<a class="el" href="structLCDC__Type.html#a6681c8ccbbed6631199dfefcedd4c7c3">LCDC_Type</a></li>
<li>CMD&#160;:&#160;<a class="el" href="structDAO__Type.html#ac85d618b7ee47901d7ae8b53889371fc">DAO_Type</a>, <a class="el" href="structI2C__Type.html#a2361ba7630f662660ee3c43e84f63c41">I2C_Type</a>, <a class="el" href="structMTG__Type.html#a11919b739eeef9a27330e86e0c8de9ac">MTG_Type</a>, <a class="el" href="structOTP__Type.html#a9122b856cff2b8829cb7221cbc0207ab">OTP_Type</a>, <a class="el" href="structPPI__Type.html#a4100a9e9507b6514793f6fce31d45d4c">PPI_Type</a>, <a class="el" href="structRNG__Type.html#af0634c43be541f1b4d7290924397d451">RNG_Type</a>, <a class="el" href="structSEI__Type.html#a68c762e34e4aa8649aa76a871bcee7a8">SEI_Type</a>, <a class="el" href="structSPI__Type.html#a9a5c4349c6a9e94a38b295854a12f519">SPI_Type</a></li>
<li>cmd&#160;:&#160;<a class="el" href="structhpm__serial__nor__transfer__seq__t.html#a00dfd3a22fe347ab2ab4225b1f17e56b">hpm_serial_nor_transfer_seq_t</a>, <a class="el" href="structmipi__cmd__list.html#a1804adf78838621e8c2faaee685121c8">mipi_cmd_list</a>, <a class="el" href="structsdmmc__host__t.html#ab65f10a1954290517e9c6b2adacf5501">sdmmc_host_t</a>, <a class="el" href="structsdxc__handle__t.html#aaa9855b9512fe3c323c5ba9486bde112">sdxc_handle_t</a>, <a class="el" href="structspi__context__t.html#aedfe9bf2c53a95234b833c353e814ef4">spi_context_t</a></li>
<li>CMD_ARG&#160;:&#160;<a class="el" href="structSDXC__Type.html#aa3d6d8ce9ab7f335043aafd9b3281f06">SDXC_Type</a></li>
<li>CMD_CFG&#160;:&#160;<a class="el" href="structPPI__Type.html#a4008a540a18b13d98e7480bb56501c99">PPI_Type</a></li>
<li>cmd_cycle&#160;:&#160;<a class="el" href="structppi__cmd__config__t.html#afd9745182930350f695fe684d8ccc6ca">ppi_cmd_config_t</a></li>
<li>cmd_data_width&#160;:&#160;<a class="el" href="structfemc__sdram__config__t.html#a5df8663b6b9ef3d76649cbc060fedc6e">femc_sdram_config_t</a></li>
<li>cmd_done_or_error&#160;:&#160;<a class="el" href="structsdmmc__host__t.html#a4d2d7bee09a8373ed4a9345d31f88056">sdmmc_host_t</a></li>
<li>cmd_enable&#160;:&#160;<a class="el" href="structspi__master__control__config__t.html#ae2ea18d885fd14920b6f3a81cd07887a">spi_master_control_config_t</a></li>
<li>cmd_found&#160;:&#160;<a class="el" href="structhpm__pmbus__cfg__t.html#a4093a512da83623bb808096e7faa6f55">hpm_pmbus_cfg_t</a></li>
<li>cmd_io_init&#160;:&#160;<a class="el" href="structsdmmc__io__init__apis__t.html#ae21989ff4151c27410884b624f80ecdd">sdmmc_io_init_apis_t</a></li>
<li>cmd_mask&#160;:&#160;<a class="el" href="structmmc__coef__input__t.html#add5da23dc633e6eab7720cf559a946d5">mmc_coef_input_t</a>, <a class="el" href="structmmc__pos__or__delta__pos__input__t.html#a2ca37c804887e1ffbd9520d255f710d9">mmc_pos_or_delta_pos_input_t</a></li>
<li>cmd_mask_value&#160;:&#160;<a class="el" href="structsei__command__table__config__t.html#a2fccb52b955ee0b19553e87c6778126f">sei_command_table_config_t</a></li>
<li>cmd_max_value&#160;:&#160;<a class="el" href="structsei__command__table__config__t.html#a6fce346c2549d668e4596fffbfb321b6">sei_command_table_config_t</a></li>
<li>cmd_min_value&#160;:&#160;<a class="el" href="structsei__command__table__config__t.html#a1a281cbac0a0148133a4cd3be9bb3103">sei_command_table_config_t</a></li>
<li>CMD_MODE_CFG&#160;:&#160;<a class="el" href="structMIPI__DSI__Type.html#ab0afa9d3c6d27f32217293d0c78b8830">MIPI_DSI_Type</a></li>
<li>cmd_pads_after_init&#160;:&#160;<a class="el" href="structxpi__nor__config__option__t.html#a870a14e34385452c8abd8bee583de93c">xpi_nor_config_option_t</a></li>
<li>cmd_pads_after_por&#160;:&#160;<a class="el" href="structxpi__nor__config__option__t.html#a6e902c4f057f2e8e547fd9b9ab9e2cc9">xpi_nor_config_option_t</a></li>
<li>cmd_phase&#160;:&#160;<a class="el" href="structhpm__serial__nor__transfer__seq__t.html#a02251bed81eb2d7f14707e1e49704f29">hpm_serial_nor_transfer_seq_t</a></li>
<li>CMD_PKT_STATUS&#160;:&#160;<a class="el" href="structMIPI__DSI__Type.html#aba23d29e3e93d77082874bc368c6e5ec">MIPI_DSI_Type</a></li>
<li>cmd_set&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a01774a2bc930117c7690d3794b722f52">emmc_ext_csd_t</a>, <a class="el" href="unionemmc__switch__cmd__arg__t.html#a1226668251806cabdde9e77fcc6332d0">emmc_switch_cmd_arg_t</a></li>
<li>cmd_set_revision&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#ad92ecb8c968c5903f55fe90128207a8d">emmc_ext_csd_t</a></li>
<li>CMD_STA_CMD_CTRL&#160;:&#160;<a class="el" href="structCAN__Type.html#a8a203a84a26491d0bb5de5a8aa5e64f4">CAN_Type</a></li>
<li>CMD_TABLE&#160;:&#160;<a class="el" href="structSEI__Type.html#a8a02d783406e7d3c6a3996e2f882648b">SEI_Type</a></li>
<li>cmd_timeout&#160;:&#160;<a class="el" href="structfemc__config__t.html#aa68484d0563638c36beadda51d61dba9">femc_config_t</a></li>
<li>cmd_type&#160;:&#160;<a class="el" href="structdevice__config__t.html#a8ed849132cdd78aaebe5c8902c5330f3">device_config_t</a>, <a class="el" href="structxpi__xfer__ctx__t.html#ae8c128ca360931e0a0a03ba01fb31deb">xpi_xfer_ctx_t</a></li>
<li>CMD_XFER&#160;:&#160;<a class="el" href="structSDXC__Type.html#aee37a07fda211826fcd4e5d39fee8e6a">SDXC_Type</a></li>
<li>CMDPTR&#160;:&#160;<a class="el" href="structSDP__Type.html#a7216ca7a70620a10b991e76bb6792013">SDP_Type</a></li>
<li>cmdq_depth&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a86baf94662249b7041f65a84f3edb43e">emmc_ext_csd_t</a></li>
<li>cmdq_support&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a57b491000c1ebdaa2ea8f698caf06988">emmc_ext_csd_t</a></li>
<li>CMP&#160;:&#160;<a class="el" href="structGPTMR__Type.html#aba199a4bbd16851c732fe7ac22a5639b">GPTMR_Type</a>, <a class="el" href="structPLB__Type.html#a5ae9414a2632d67a41df6616057b0868">PLB_Type</a>, <a class="el" href="structPWM__Type.html#aab217a015ed02021492513d5583aca8d">PWM_Type</a>, <a class="el" href="structPWMV2__Type.html#a9f6db28b5862ea8f1392aebacb97db63">PWMV2_Type</a>, <a class="el" href="structSYNT__Type.html#a9775838aece64cabcd8ed430e2d187a1">SYNT_Type</a></li>
<li>cmp&#160;:&#160;<a class="el" href="structgptmr__channel__config.html#abcff8c07885d004c2b0feabb43c26873">gptmr_channel_config</a>, <a class="el" href="structpwm__cmp__config.html#a570e13019a7845c831bb38d770d57a70">pwm_cmp_config</a>, <a class="el" href="structpwmv2__cmp__config.html#a2d0df6298796ae02e707be75e59a6cf3">pwmv2_cmp_config</a></li>
<li>cmp_counter&#160;:&#160;<a class="el" href="structlobs__state__config__t.html#a571ab48db928f11eb0cb206b2b76b57a">lobs_state_config_t</a></li>
<li>cmp_end&#160;:&#160;<a class="el" href="structhpm__mcl__central__aligned__pair__para__t.html#a59efae3dc027d8634c4405bdab81f1c5">hpm_mcl_central_aligned_pair_para_t</a></li>
<li>cmp_end_index&#160;:&#160;<a class="el" href="structpwm__output__channel.html#a91658f0ff1ae47e76172818e9493d877">pwm_output_channel</a></li>
<li>cmp_golden_value&#160;:&#160;<a class="el" href="structlobs__state__config__t.html#a67bec0d31a6e84ac205de205a8db8809">lobs_state_config_t</a></li>
<li>CMP_HRPWM&#160;:&#160;<a class="el" href="structPWM__Type.html#a392581d247c4ddf0e9c14e44c0536c4e">PWM_Type</a></li>
<li>cmp_initial_polarity_high&#160;:&#160;<a class="el" href="structgptmr__channel__config.html#a93b4aa0e83f110d2ffd306042bbb5784">gptmr_channel_config</a></li>
<li>cmp_mode&#160;:&#160;<a class="el" href="structlobs__state__config__t.html#a944ba876523fbd3f68238d965c885c8e">lobs_state_config_t</a>, <a class="el" href="structmtg__event__param.html#a0c75339ef54cefeca5cb4b235fc7b71c">mtg_event_param</a></li>
<li>cmp_sig_bit&#160;:&#160;<a class="el" href="structlobs__state__config__t.html#ac65dfb2b6a9235930e73d58ad6c2ca18">lobs_state_config_t</a></li>
<li>cmp_sig_en&#160;:&#160;<a class="el" href="structlobs__state__config__t.html#acc143a79cbc71e9665ebb4062ae2ecd5">lobs_state_config_t</a></li>
<li>cmp_source&#160;:&#160;<a class="el" href="structpwmv2__cmp__config.html#ae9ea5db468ae7cd488ff366b6194327c">pwmv2_cmp_config</a></li>
<li>cmp_source_index&#160;:&#160;<a class="el" href="structpwmv2__cmp__config.html#a755137ae2122d4879e9a1379f52e5045">pwmv2_cmp_config</a></li>
<li>cmp_start&#160;:&#160;<a class="el" href="structhpm__mcl__central__aligned__pair__para__t.html#a70fa35396bc7bcdc67e589424829a9e0">hpm_mcl_central_aligned_pair_para_t</a></li>
<li>cmp_start_index&#160;:&#160;<a class="el" href="structpwm__output__channel.html#ad2da70e66a1a70e9ced6e17848b2e1b1">pwm_output_channel</a></li>
<li>cmp_use_counter&#160;:&#160;<a class="el" href="structpwmv2__cmp__config.html#a3aae36289fc4f5da25ba9b33007499a4">pwmv2_cmp_config</a></li>
<li>CMP_VAL_WORK&#160;:&#160;<a class="el" href="structPWMV2__Type.html#aa005108ce5bdb2854e7e19659ce874d8">PWMV2_Type</a></li>
<li>CMPCFG&#160;:&#160;<a class="el" href="structPWM__Type.html#a8dd642bf828e75515c7f6835f6efe642">PWM_Type</a></li>
<li>CNT&#160;:&#160;<a class="el" href="structGPTMR__Type.html#a649ad26ab078134061e627b30f853c52">GPTMR_Type</a>, <a class="el" href="structPWM__Type.html#ad5297a88ed442d11b9b6c7f9081a971f">PWM_Type</a>, <a class="el" href="structPWMV2__Type.html#ade34428beaa79e29650aaa480f4574e9">PWMV2_Type</a>, <a class="el" href="structSYNT__Type.html#a5ff054d28302dc1cb533cd2a42afeb14">SYNT_Type</a></li>
<li>cnt&#160;:&#160;<a class="el" href="structmcl__debug__cfg__t.html#a90dc9aadd3520618b7fd3963d02da077">mcl_debug_cfg_t</a></li>
<li>cnt_clk_sel&#160;:&#160;<a class="el" href="structewdg__func__ctrl__config__t.html#a5c871ec1964faa5a0a257bfceb879bd6">ewdg_func_ctrl_config_t</a></li>
<li>CNT_GLBCFG&#160;:&#160;<a class="el" href="structPWMV2__Type.html#a9212edd161e3ce8f9c3e72b58f271746">PWMV2_Type</a></li>
<li>CNT_RELOAD_WORK&#160;:&#160;<a class="el" href="structPWMV2__Type.html#a1744d0ec3c88c5608314cba0773aa34c">PWMV2_Type</a></li>
<li>cnt_src_freq&#160;:&#160;<a class="el" href="structewdg__config__t.html#a7b77599472a53558247b3dd4d22fbae3">ewdg_config_t</a></li>
<li>CNT_VAL&#160;:&#160;<a class="el" href="structPWMV2__Type.html#a1c828886b0eb6ec0614eec4a24ebf896">PWMV2_Type</a></li>
<li>CNTCOPY&#160;:&#160;<a class="el" href="structPWM__Type.html#ad7b9c151a83f77c07a131db9b942757e">PWM_Type</a></li>
<li>CNTUPTVAL&#160;:&#160;<a class="el" href="structGPTMR__Type.html#a04c90c94aecef11336bbe46ecf953d24">GPTMR_Type</a></li>
<li>coarse_increment&#160;:&#160;<a class="el" href="structptpc__config__t.html#a128f22d6ea73a891baa011e877f161b6">ptpc_config_t</a></li>
<li>code&#160;:&#160;<a class="el" href="structcan__filter__config__t.html#a53ee3f0a07d6610f76c1bf457cf2109d">can_filter_config_t</a></li>
<li>COEF&#160;:&#160;<a class="el" href="structVAD__Type.html#aeb8310c1dc14d1b74b31c321eb1a38ee">VAD_Type</a></li>
<li>coef_a&#160;:&#160;<a class="el" href="structmmc__coef__input__t.html#ac9689736a84c7676f49679999a62afdc">mmc_coef_input_t</a>, <a class="el" href="structmmc__coef__out__t.html#a0e1147c776764e81231452cee53d1e92">mmc_coef_out_t</a>, <a class="el" href="structmmc__coef__trig__config__t.html#af9ad177f8c717d7f7a6d307184d175ae">mmc_coef_trig_config_t</a></li>
<li>coef_i&#160;:&#160;<a class="el" href="structmmc__coef__input__t.html#ad6d6bb15ae73d4d9bf00df86f4df293e">mmc_coef_input_t</a>, <a class="el" href="structmmc__coef__out__t.html#a64c0eb622562d84c9bdfafbe79cc1b4c">mmc_coef_out_t</a>, <a class="el" href="structmmc__coef__trig__config__t.html#a68ec78fa2240958f7a9a19a1ba5501da">mmc_coef_trig_config_t</a></li>
<li>coef_p&#160;:&#160;<a class="el" href="structmmc__coef__input__t.html#ace08b6e52e336c3c9232b6ae8ab7dccf">mmc_coef_input_t</a>, <a class="el" href="structmmc__coef__out__t.html#aa378a6c4ca2e6cefc2cc4c6dae09a6d9">mmc_coef_out_t</a>, <a class="el" href="structmmc__coef__trig__config__t.html#acb24a5bcf8d797305d253428ed54485e">mmc_coef_trig_config_t</a></li>
<li>coef_taps&#160;:&#160;<a class="el" href="structfir__xfer__t.html#a3e33e4ac6d3885a2e28ab71da2f20305">fir_xfer_t</a></li>
<li>coef_time&#160;:&#160;<a class="el" href="structmmc__coef__input__t.html#a54edd83a72672664bf8708d2f690b090">mmc_coef_input_t</a></li>
<li>COEF_TRG_CFG&#160;:&#160;<a class="el" href="structMMC__Type.html#a46fd5cd680052a8092c3cb47f26db81f">MMC_Type</a></li>
<li>COEFF&#160;:&#160;<a class="el" href="structCLC__Type.html#a6dc988386e2baf9f52be49361f364d52">CLC_Type</a></li>
<li>coeff&#160;:&#160;<a class="el" href="structfir__xfer__t.html#a0f9a9298d208b8e323ab4ba892cbc4cb">fir_xfer_t</a></li>
<li>COEFF_A0&#160;:&#160;<a class="el" href="structCLC__Type.html#ae0bf30119ab8e701291bb21d04f3a3ea">CLC_Type</a></li>
<li>COEFF_A1&#160;:&#160;<a class="el" href="structCLC__Type.html#aef02118a87dba093698a59d90d2449a7">CLC_Type</a></li>
<li>COEFF_A2&#160;:&#160;<a class="el" href="structCLC__Type.html#ae1f16b5e24cc8eb82fadb4bc998b4838">CLC_Type</a></li>
<li>COEFF_B0&#160;:&#160;<a class="el" href="structCLC__Type.html#af4234a8b16c2b891899e7d3324cf67da">CLC_Type</a></li>
<li>COEFF_B1&#160;:&#160;<a class="el" href="structCLC__Type.html#a683af981e290e0845b980f6c8a935f8d">CLC_Type</a></li>
<li>COEFF_B2&#160;:&#160;<a class="el" href="structCLC__Type.html#a5e3476cd71d4e5cde421d34b4b164355">CLC_Type</a></li>
<li>COEFF_B3&#160;:&#160;<a class="el" href="structCLC__Type.html#a5477700911e6a8d06684962b60cea873">CLC_Type</a></li>
<li>COEFF_KS&#160;:&#160;<a class="el" href="structCLC__Type.html#a2f6323bf661fbe95eda9f0fb3143c800">CLC_Type</a></li>
<li>col_addr_bits&#160;:&#160;<a class="el" href="structfemc__sdram__config__t.html#aa670810ac8440828418c034f82a374d9">femc_sdram_config_t</a></li>
<li>color_ext&#160;:&#160;<a class="el" href="structcam__config__t.html#a5cf46a30373fc1d576b20f65347fcd3f">cam_config_t</a></li>
<li>color_format&#160;:&#160;<a class="el" href="structcam__config__t.html#a16b4724fb56eff06e2439889471bbc02">cam_config_t</a></li>
<li>colorkey_high&#160;:&#160;<a class="el" href="structpdma__plane__config.html#a47f46ec786851914a1ef5b807afe8248">pdma_plane_config</a></li>
<li>colorkey_low&#160;:&#160;<a class="el" href="structpdma__plane__config.html#a3cd9cfeb98ea19b7ca94c56f72e04f30">pdma_plane_config</a></li>
<li>column_addr_size&#160;:&#160;<a class="el" href="structxpi__device__config__t.html#aba924e957b473158be624c4e87ed51ce">xpi_device_config_t</a>, <a class="el" href="structxpi__nor__config__t.html#a9464083fc3d1efe3cfc29714318fc47d">xpi_nor_config_t</a>, <a class="el" href="structxpi__ram__config__t.html#a416b8abda5a072e511492653dba153d2">xpi_ram_config_t</a></li>
<li>com_crc_err&#160;:&#160;<a class="el" href="unionemmc__card__status__t.html#a27712dc6c9099f7e0aaf2233243e75e2">emmc_card_status_t</a></li>
<li>com_crc_error&#160;:&#160;<a class="el" href="unionsdmmc__r1__status__t.html#af51c0bc8a3743b5189b4d15823c7df1e">sdmmc_r1_status_t</a></li>
<li>command&#160;:&#160;<a class="el" href="structhpm__pmbus__complete__cb__cfg__t.html#ac28527fb3c97784fcc9ebfffb262bc45">hpm_pmbus_complete_cb_cfg_t</a></li>
<li>command_code&#160;:&#160;<a class="el" href="structhpm__pmbus__cfg__t.html#ab4937ce8e16274e7aa4e8abaa8c7e61a">hpm_pmbus_cfg_t</a>, <a class="el" href="structhpm__pmbus__cmd__param__t.html#a7cf55185d84242b2d611ca18367ee9ce">hpm_pmbus_cmd_param_t</a></li>
<li>command_queue_mode_enable&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#ab8e5a2557f7cf70c62ea5c977c37de0c">emmc_ext_csd_t</a></li>
<li>common_config&#160;:&#160;<a class="el" href="structspi__control__config__t.html#ad808dc64b56fca1e62005aaaf8618b70">spi_control_config_t</a>, <a class="el" href="structspi__format__config__t.html#aca68f5f5e29c87ed38b57f36b4ca77e3">spi_format_config_t</a></li>
<li>COMMON_PARA0&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#aabd1c359f47ee768c88f3c943c4d8395">MIPI_DSI_PHY_Type</a></li>
<li>communication_interval_us&#160;:&#160;<a class="el" href="structmcl__encoer__cfg__t.html#a066dccd24e8c640bf343990b0803ade9">mcl_encoer_cfg_t</a></li>
<li>COMPEN&#160;:&#160;<a class="el" href="structLOBS__Type.html#addec5f44d09a76508fc5d93349f107a1">LOBS_Type</a></li>
<li>complete_int_en&#160;:&#160;<a class="el" href="structsmix__dma__ch__config__t.html#a6a7b8e3e66302f53f9b792e681cc6041">smix_dma_ch_config_t</a></li>
<li>CONFIG&#160;:&#160;<a class="el" href="structADC12__Type.html#ab00eeb04ffa18731119556849fdfab67">ADC12_Type</a>, <a class="el" href="structADC16__Type.html#ac7c70f0e8f756a335fcbaf82111369e2">ADC16_Type</a>, <a class="el" href="structBACC__Type.html#a4d65adb7be315a20824cafd7efaac8cb">BACC_Type</a>, <a class="el" href="structPLLCTLV2__Type.html#a0cc95eef60c5f732934ab2ab0a1dad12">PLLCTLV2_Type</a>, <a class="el" href="structSPI__Type.html#a6830311ec099d5454e43877aea536997">SPI_Type</a>, <a class="el" href="structSYSCTL__Type.html#a97eb2fd9931b73fe4d99d5e4c84ced33">SYSCTL_Type</a>, <a class="el" href="structTSNS__Type.html#ad22539da52c5b5a84595cd2a3619c33d">TSNS_Type</a></li>
<li>config&#160;:&#160;<a class="el" href="structadc__channel__config__t.html#a53d0cee9dd93c2c208290580a7b774cd">adc_channel_config_t</a>, <a class="el" href="structadc__config__t.html#a30feb8a9108ac2f1fd037f94b908586b">adc_config_t</a>, <a class="el" href="structadc__dma__config__t.html#aa463059a9f2d85352160b66950cb7c04">adc_dma_config_t</a>, <a class="el" href="structadc__pmt__config__t.html#a1e8677efa7905bc452029add288323cc">adc_pmt_config_t</a>, <a class="el" href="structadc__prd__config__t.html#a242cf2bd2c4af006226c806d7d0f7083">adc_prd_config_t</a>, <a class="el" href="structadc__seq__config__t.html#abc820979814930e454552c8d5522377b">adc_seq_config_t</a>, <a class="el" href="structe2p__t.html#a99248ef5d9e5be6bd48c4fb434d0e95d">e2p_t</a>, <a class="el" href="structsdxc__host__t.html#a733eeb24082cabee17e8002ddbd7b67f">sdxc_host_t</a></li>
<li>config_ahb_buffer&#160;:&#160;<a class="el" href="structxpi__driver__interface__t.html#a9d1d90d55a0ed1ac676d5c992aceb17e">xpi_driver_interface_t</a></li>
<li>config_device&#160;:&#160;<a class="el" href="structxpi__driver__interface__t.html#a7a5706a3d792e7d4681b1949b30d00cd">xpi_driver_interface_t</a></li>
<li>config_in_progress&#160;:&#160;<a class="el" href="structxpi__nor__config__t.html#ae835dd34758f67e558f88b9d8b635f4c">xpi_nor_config_t</a></li>
<li>config_uart_pin&#160;:&#160;<a class="el" href="structuart__lin__pin.html#a89e50338548c7158a0a55eeb25ca007d">uart_lin_pin</a></li>
<li>config_uart_pin_as_gpio&#160;:&#160;<a class="el" href="structuart__lin__pin.html#a6af7b5fe8e4631fd655635d689d7f8d3">uart_lin_pin</a></li>
<li>configure_region&#160;:&#160;<a class="el" href="structexip__driver__interface__t.html#a25e8a949b9786158aa8b3cf2d71a9c84">exip_driver_interface_t</a></li>
<li>connection_sel&#160;:&#160;<a class="el" href="structxpi__nor__config__option__t.html#ab3067be496e64b296265fe535ccba62a">xpi_nor_config_option_t</a></li>
<li>const_data&#160;:&#160;<a class="el" href="structmcl__control__smc__cfg__t.html#abfeaf7bf57863b0594fec1df17df1270">mcl_control_smc_cfg_t</a></li>
<li>const_time&#160;:&#160;<a class="el" href="structmcl__loop__t.html#a6be53b4146dc372b0f04699a42691539">mcl_loop_t</a></li>
<li>const_vbus&#160;:&#160;<a class="el" href="structmcl__loop__t.html#aeb377144b2611221e642f9ec9254314e">mcl_loop_t</a></li>
<li>cont_en&#160;:&#160;<a class="el" href="structadc12__seq__config__t.html#acff1ddef11863e450c26d8302f8d900b">adc12_seq_config_t</a>, <a class="el" href="structadc16__seq__config__t.html#aafca2939fa8bea31aa173296c5432ac7">adc16_seq_config_t</a></li>
<li>CONTCFG0&#160;:&#160;<a class="el" href="structMMC__Type.html#a92e0d565385bc47e22c6e7b0f9f7c901">MMC_Type</a></li>
<li>context_capabilities&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#ac6116465f9264c0c8880192c8a795405">emmc_ext_csd_t</a></li>
<li>context_config&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a4f5d26e416bf13789ee09381d6751aba">emmc_ext_csd_t</a></li>
<li>continue_edge_num&#160;:&#160;<a class="el" href="structrdc__acc__cfg.html#a3eec7d7ffea84a3105116fbe436a841b">rdc_acc_cfg</a></li>
<li>continuous_circ_thr&#160;:&#160;<a class="el" href="structmmc__track__pos__mode__t.html#aeb00a182fe4fce9e50a556008b070cd0">mmc_track_pos_mode_t</a></li>
<li>continuous_step_thr&#160;:&#160;<a class="el" href="structmmc__track__pos__mode__t.html#a98a416ac3c898b5203ddb43c506e41fd">mmc_track_pos_mode_t</a></li>
<li>CONTROL&#160;:&#160;<a class="el" href="structBMON__Type.html#a95ca9713abbfd9d3a3588dee8300993d">BMON_Type</a>, <a class="el" href="structESC__Type.html#a28a7a894ce0cd2e54dcaf572e49a5464">ESC_Type</a>, <a class="el" href="structLIN__Type.html#af1235a177577a79c6fd2cb0e9ccc2c06">LIN_Type</a>, <a class="el" href="structMON__Type.html#abdeccf40f0aae9328412ee3fe1f16bbe">MON_Type</a>, <a class="el" href="structMTG__Type.html#a639a7988b8d1252d62672b8cd9f8a1f7">MTG_Type</a>, <a class="el" href="structPMON__Type.html#a567bf5900fbd001c7c7f87550f4c206d">PMON_Type</a>, <a class="el" href="structSYSCTL__Type.html#a2dbaf9beed9fff838a5a2f7e1d71da14">SYSCTL_Type</a>, <a class="el" href="structTAMP__Type.html#a43a5794c0b8d4a4706f233bd790ca06b">TAMP_Type</a></li>
<li>control&#160;:&#160;<a class="el" href="structlcdc__config.html#a919139549d6cb541fd696f20e129e4a6">lcdc_config</a>, <a class="el" href="structmcl__loop__t.html#aff4af0e10abaa39612907a9dd89e276d">mcl_loop_t</a></li>
<li>control_loop&#160;:&#160;<a class="el" href="structmcl__detect__status.html#a2550d3410594519e1d5e8a6f1b31b20e">mcl_detect_status</a></li>
<li>CONTROL_STATUS&#160;:&#160;<a class="el" href="structLINV2__Type.html#adfe3073ecdb36b3403c89fb084b26c06">LINV2_Type</a></li>
<li>CONV_CFG1&#160;:&#160;<a class="el" href="structADC12__Type.html#ae4867d29c1f984586b2d947ef0e9a48e">ADC12_Type</a>, <a class="el" href="structADC16__Type.html#a539022ba594836ec37b5994a98acadec">ADC16_Type</a></li>
<li>conv_mode&#160;:&#160;<a class="el" href="structadc12__config__t.html#a1b4ee955f33dd1f7c1295bd07ff54dc4">adc12_config_t</a>, <a class="el" href="structadc16__config__t.html#a9ac8125c568c4b6b7bac37d605ec25ab">adc16_config_t</a></li>
<li>convert_float_to_clc_val&#160;:&#160;<a class="el" href="structmcl__hardware__clc__cfg__t.html#af3303d3da849cf0e928760ec386e52ad">mcl_hardware_clc_cfg_t</a></li>
<li>convert_rate&#160;:&#160;<a class="el" href="structsmix__mixer__source__config__t.html#a6770cd6df62bf0bc5b8003b094d98155">smix_mixer_source_config_t</a></li>
<li>copyright&#160;:&#160;<a class="el" href="structbootloader__api__table__t.html#a6544bf89d7e61e0bb81de3f556559d83">bootloader_api_table_t</a></li>
<li>core_clock_en&#160;:&#160;<a class="el" href="structesc__eeprom__clock__config__t.html#af41de6f746b023e1f94d41e370cc34f4">esc_eeprom_clock_config_t</a></li>
<li>cos_x&#160;:&#160;<a class="el" href="structmcl__control__method__t.html#a9e5d2dc896f78e9dc771dcb8871f756b">mcl_control_method_t</a></li>
<li>COUNT&#160;:&#160;<a class="el" href="structHALL__Type.html#a6111b52be6f1388d246cc47ae581525b">HALL_Type</a>, <a class="el" href="structQEI__Type.html#a1378a765677e05b35e065c0896a52154">QEI_Type</a>, <a class="el" href="structQEIV2__Type.html#add64a049060c188e67306f8d5fb4815c">QEIV2_Type</a></li>
<li>count&#160;:&#160;<a class="el" href="structenet__buff__config__t.html#aba0dad1220ec42bf836a8d5f38e81964">enet_buff_config_t</a>, <a class="el" href="structsdm__output__config__t.html#a633c12a77d9a74857a0977fd6fbf4903">sdm_output_config_t</a></li>
<li>COUNTCOMP&#160;:&#160;<a class="el" href="structLOBS__Type.html#ae90d54366267c9a26a11b0dfcff6157f">LOBS_Type</a></li>
<li>COUNTER&#160;:&#160;<a class="el" href="structSYSCTL__Type.html#ad1fa0eae3d1b3ab32b510f0d98220143">SYSCTL_Type</a></li>
<li>counter_index&#160;:&#160;<a class="el" href="structpwmv2__cmp__calculate__cfg.html#a5d854936d3c5a8fb35f6ad0f186b5483">pwmv2_cmp_calculate_cfg</a></li>
<li>counter_prescaler&#160;:&#160;<a class="el" href="structmcan__internal__timestamp__config__struct.html#a351c53597bcebf31f6029c8b54bc0069">mcan_internal_timestamp_config_struct</a></li>
<li>cpha&#160;:&#160;<a class="el" href="structspi__common__format__config__t.html#a7c701dd9caff9d37a414909ef2f64371">spi_common_format_config_t</a></li>
<li>cpol&#160;:&#160;<a class="el" href="structspi__common__format__config__t.html#a4551ed3258f8e414898d0b1ec1874235">spi_common_format_config_t</a></li>
<li>CPU&#160;:&#160;<a class="el" href="structSYSCTL__Type.html#aa131d467f9eb9fbaf10db14ad2640092">SYSCTL_Type</a></li>
<li>CPU_PORT_EGRESS_FRER_CONTROL&#160;:&#160;<a class="el" href="structTSW__Type.html#aafb20920dd3f64c33c97742ace5bf768">TSW_Type</a></li>
<li>CPU_PORT_EGRESS_FRER_FCTRL&#160;:&#160;<a class="el" href="structTSW__Type.html#a08cf69c71e9d2df3d939a9aa99e060ba">TSW_Type</a></li>
<li>CPU_PORT_EGRESS_FRER_FSELECT&#160;:&#160;<a class="el" href="structTSW__Type.html#ab2e1206d701c571b43fad321afd5a3b5">TSW_Type</a></li>
<li>CPU_PORT_EGRESS_FRER_IRFUNC&#160;:&#160;<a class="el" href="structTSW__Type.html#ae796bbea9b21cf6fb05999dc6637cfd1">TSW_Type</a></li>
<li>CPU_PORT_EGRESS_FRER_LATERRCNT&#160;:&#160;<a class="el" href="structTSW__Type.html#aa8c6260ff7685a613155d6f740810e20">TSW_Type</a></li>
<li>CPU_PORT_EGRESS_FRER_LATERRDIFFALW&#160;:&#160;<a class="el" href="structTSW__Type.html#acc7a5038c8e8f5b4af72ce4d40ff821e">TSW_Type</a></li>
<li>CPU_PORT_EGRESS_FRER_LATRSPERIOD&#160;:&#160;<a class="el" href="structTSW__Type.html#acec648408719eb6e48c7227fd318ff5c">TSW_Type</a></li>
<li>CPU_PORT_EGRESS_FRER_LATTESTPERIOD&#160;:&#160;<a class="el" href="structTSW__Type.html#a7f506a92dcce1dd07a10008bd4f353cc">TSW_Type</a></li>
<li>CPU_PORT_EGRESS_FRER_RESETMSEC&#160;:&#160;<a class="el" href="structTSW__Type.html#a22f932d7d9bb8f11ca529c757671f013">TSW_Type</a></li>
<li>CPU_PORT_EGRESS_FRER_SIDSEL&#160;:&#160;<a class="el" href="structTSW__Type.html#a9e973f93b552e0e29afd09e0dd275128">TSW_Type</a></li>
<li>CPU_PORT_EGRESS_FRER_SRFUNC&#160;:&#160;<a class="el" href="structTSW__Type.html#ad8fe1a25a983d700e93444603c2954c7">TSW_Type</a></li>
<li>CPU_PORT_EGRESS_STMID_AMACHI&#160;:&#160;<a class="el" href="structTSW__Type.html#a569ca9da30135ea977d8afcc670dec5c">TSW_Type</a></li>
<li>CPU_PORT_EGRESS_STMID_CONTROL&#160;:&#160;<a class="el" href="structTSW__Type.html#a733b30802783cd31286763345e200e3e">TSW_Type</a></li>
<li>CPU_PORT_EGRESS_STMID_ESELECT&#160;:&#160;<a class="el" href="structTSW__Type.html#a93533b4da41843b887781ded4d1455d0">TSW_Type</a></li>
<li>CPU_PORT_EGRESS_STMID_MACHI&#160;:&#160;<a class="el" href="structTSW__Type.html#aed235919899cd202cd54d5907c59a27b">TSW_Type</a></li>
<li>CPU_PORT_EGRESS_STMID_MACLO&#160;:&#160;<a class="el" href="structTSW__Type.html#a2414efbeebf16ca0c394278605195f52">TSW_Type</a></li>
<li>CPU_PORT_EGRESS_STMID_MATCHCNT&#160;:&#160;<a class="el" href="structTSW__Type.html#a56965c6e2e11f8ba09bc2d5bf398f957">TSW_Type</a></li>
<li>CPU_PORT_EGRESS_STMID_SEQNO&#160;:&#160;<a class="el" href="structTSW__Type.html#ab28e48aeaca4c3e72f774bf49941b983">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_FRER_CONTROL&#160;:&#160;<a class="el" href="structTSW__Type.html#a3b86995e7791c4d77414cb776cc3a65c">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_FRER_FCTRL&#160;:&#160;<a class="el" href="structTSW__Type.html#aa8374ea4778386703b7e40a347a14d4c">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_FRER_FSELECT&#160;:&#160;<a class="el" href="structTSW__Type.html#acf3d697c83f1d9ff3b38508a146e59bc">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_FRER_IRFUNC&#160;:&#160;<a class="el" href="structTSW__Type.html#a0014fc992e86e74acc26d9ad5173efc8">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_FRER_LATERRCNT&#160;:&#160;<a class="el" href="structTSW__Type.html#af8daf7e38fd1bcaf936f7b270b8ed3c6">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_FRER_LATERRDIFFALW&#160;:&#160;<a class="el" href="structTSW__Type.html#a07e3e69c3b848e7f6f4658cf4925ca8f">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_FRER_LATRSPERIOD&#160;:&#160;<a class="el" href="structTSW__Type.html#a6135b0d8e353b8b622e607d826038f9e">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_FRER_LATTESTPERIOD&#160;:&#160;<a class="el" href="structTSW__Type.html#a4c774a6021b17f92b7d2f196ac777c04">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_FRER_RESETMSEC&#160;:&#160;<a class="el" href="structTSW__Type.html#a69b41101d97bd9efe50398f2c5bcd19b">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_FRER_SIDSEL&#160;:&#160;<a class="el" href="structTSW__Type.html#ab8bdaf465aa4bcf6e09889fa65aefd57">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_FRER_SRFUNC&#160;:&#160;<a class="el" href="structTSW__Type.html#a2250e66b06756de5206fbc521982b3e8">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG&#160;:&#160;<a class="el" href="structTSW__Type.html#a4e49ac9468e2de425e560ee15e23383a">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_CNT_BYTE&#160;:&#160;<a class="el" href="structTSW__Type.html#abbd15515268a7907ad2e7447a800d236">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS&#160;:&#160;<a class="el" href="structTSW__Type.html#abf266ccde904b40b9e6488accbe652c9">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_RX_FDFIFO_IE_ERROR_FLAG&#160;:&#160;<a class="el" href="structTSW__Type.html#a62a70fb279f636fbdfa7d3b47c523c57">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_RX_FDFIFO_IN_CONFIG&#160;:&#160;<a class="el" href="structTSW__Type.html#a4c5899e22adfaabce42951db03760448">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_RX_FDFIFO_MIRROR&#160;:&#160;<a class="el" href="structTSW__Type.html#a6d7f373a69b4a90149c851dcc0a5bdf8">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_RX_FDFIFO_MIRROR_TX&#160;:&#160;<a class="el" href="structTSW__Type.html#a4ebe09cfea3e20fafc633b12de0b6b2a">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG&#160;:&#160;<a class="el" href="structTSW__Type.html#a76a30b71e6c3958828f28f0052e6cac7">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_RX_FDFIFO_PARAM&#160;:&#160;<a class="el" href="structTSW__Type.html#a9f57e837162fcc7a93b7104cde31f27a">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_RX_FDFIFO_PORTMASK&#160;:&#160;<a class="el" href="structTSW__Type.html#ae60f1a024bfc46b79695ab6f17bab3df">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_RX_FDFIFO_RESET&#160;:&#160;<a class="el" href="structTSW__Type.html#ac36414fa13886b34669b45db241d6383">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_RX_FDFIFO_STRFWD&#160;:&#160;<a class="el" href="structTSW__Type.html#a03e411f15a2b9d71fa58050eb0f6b9b0">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_STMID_AMACHI&#160;:&#160;<a class="el" href="structTSW__Type.html#a950b4612d0599ce536e3f385622989aa">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_STMID_CONTROL&#160;:&#160;<a class="el" href="structTSW__Type.html#a847cc46867c8a1c5190e4cc7e2e16b76">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_STMID_ESELECT&#160;:&#160;<a class="el" href="structTSW__Type.html#ab192822103909a5f779cf8045fb1d09a">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_STMID_MACHI&#160;:&#160;<a class="el" href="structTSW__Type.html#a762957bcdb394633f2242b8313c18a3e">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_STMID_MACLO&#160;:&#160;<a class="el" href="structTSW__Type.html#a805a958ebe163985c27a68e4cdaffefc">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_STMID_MATCHCNT&#160;:&#160;<a class="el" href="structTSW__Type.html#a293b12c654c98c23a4cdab14e1821c61">TSW_Type</a></li>
<li>CPU_PORT_IGRESS_STMID_SEQNO&#160;:&#160;<a class="el" href="structTSW__Type.html#a1ce1f3eacb5d2657ce622030676703b8">TSW_Type</a></li>
<li>CPU_PORT_MONITOR_CTRL&#160;:&#160;<a class="el" href="structTSW__Type.html#aaee55e184a37008b14bccea3d1eb7f55">TSW_Type</a></li>
<li>CPU_PORT_MONITOR_PARAM&#160;:&#160;<a class="el" href="structTSW__Type.html#aa271bd457b9f8556029d11185f4a0c79">TSW_Type</a></li>
<li>CPU_PORT_MONITOR_RESET&#160;:&#160;<a class="el" href="structTSW__Type.html#af7475aa0139020733d644967d44fa11a">TSW_Type</a></li>
<li>CPU_PORT_MONITOR_RX_COUNTER_RX_BC&#160;:&#160;<a class="el" href="structTSW__Type.html#a4f6b05cfb304620a8b3394112f452549">TSW_Type</a></li>
<li>CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_ERR&#160;:&#160;<a class="el" href="structTSW__Type.html#aeecd51416a5748036803ffab4e02db51">TSW_Type</a></li>
<li>CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_LU&#160;:&#160;<a class="el" href="structTSW__Type.html#a58c4487d12c27c9ccc10def4a0ebd787">TSW_Type</a></li>
<li>CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_OVFL&#160;:&#160;<a class="el" href="structTSW__Type.html#a1f0a34fa3954cdcc0c75d358a1fa71c8">TSW_Type</a></li>
<li>CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_VLAN&#160;:&#160;<a class="el" href="structTSW__Type.html#afad5edfc663eeb5e0c42bcf85ed30006">TSW_Type</a></li>
<li>CPU_PORT_MONITOR_RX_COUNTER_RX_FERROR&#160;:&#160;<a class="el" href="structTSW__Type.html#a1391767c5e8af4ce913914b3ed9acfde">TSW_Type</a></li>
<li>CPU_PORT_MONITOR_RX_COUNTER_RX_FGOOD&#160;:&#160;<a class="el" href="structTSW__Type.html#aad23f9ae3dc7685c6116dc85b7c7eb76">TSW_Type</a></li>
<li>CPU_PORT_MONITOR_RX_COUNTER_RX_FPE_FGOOD&#160;:&#160;<a class="el" href="structTSW__Type.html#ad431f42e26ee2ef636e010ba64f58928">TSW_Type</a></li>
<li>CPU_PORT_MONITOR_RX_COUNTER_RX_INTERN&#160;:&#160;<a class="el" href="structTSW__Type.html#ab8ad785fa32221db8ec700512bed0d4f">TSW_Type</a></li>
<li>CPU_PORT_MONITOR_RX_COUNTER_RX_KNOWN&#160;:&#160;<a class="el" href="structTSW__Type.html#a51f1675c6faa02fb05440a8a62b62a7e">TSW_Type</a></li>
<li>CPU_PORT_MONITOR_RX_COUNTER_RX_MULTI&#160;:&#160;<a class="el" href="structTSW__Type.html#a230473f2b607e366567f5f47c04125c6">TSW_Type</a></li>
<li>CPU_PORT_MONITOR_RX_COUNTER_RX_UC&#160;:&#160;<a class="el" href="structTSW__Type.html#a7715f89d5afdc4550cdc01b8fcd54229">TSW_Type</a></li>
<li>CPU_PORT_MONITOR_RX_COUNTER_RX_UNKNOWN&#160;:&#160;<a class="el" href="structTSW__Type.html#ac2ea4fcbe13af3b2b72355cef3d81724">TSW_Type</a></li>
<li>CPU_PORT_MONITOR_RX_COUNTER_RX_VLAN&#160;:&#160;<a class="el" href="structTSW__Type.html#a4a6c47c898d39d1c06f746ebe19acbcd">TSW_Type</a></li>
<li>CPU_PORT_MONITOR_TX_COUNTER_TX_DROP_OVFL&#160;:&#160;<a class="el" href="structTSW__Type.html#a78a16140e31a76f15ddcf7bca36752a9">TSW_Type</a></li>
<li>CPU_PORT_MONITOR_TX_COUNTER_TX_FERROR&#160;:&#160;<a class="el" href="structTSW__Type.html#ac5c29fee1bd461dc4a2afa0e993b40a5">TSW_Type</a></li>
<li>CPU_PORT_MONITOR_TX_COUNTER_TX_FGOOD&#160;:&#160;<a class="el" href="structTSW__Type.html#a0394fe0c277620bdd90beb6385ffb914">TSW_Type</a></li>
<li>CPU_PORT_PORT_MAIN_ENNABLE&#160;:&#160;<a class="el" href="structTSW__Type.html#a549a8a4dd67f6a253f8f87a1f09ec654">TSW_Type</a></li>
<li>CPU_PORT_PORT_MAIN_TAGGING&#160;:&#160;<a class="el" href="structTSW__Type.html#aeae3573aaed2a3a8d77bc38bd65eb3db">TSW_Type</a></li>
<li>CQCAP&#160;:&#160;<a class="el" href="structSDXC__Type.html#a1df4654c09ce122516074583ffc44ef7">SDXC_Type</a></li>
<li>CQCFG&#160;:&#160;<a class="el" href="structSDXC__Type.html#a0b8944d65c4a9f5e15b97bb67651bcdc">SDXC_Type</a></li>
<li>CQCRA&#160;:&#160;<a class="el" href="structSDXC__Type.html#aee8da3a4de5642cb46455513fb8df103">SDXC_Type</a></li>
<li>CQCRDCT&#160;:&#160;<a class="el" href="structSDXC__Type.html#a9b2652416d2f1979aada891c69406421">SDXC_Type</a></li>
<li>CQCRI&#160;:&#160;<a class="el" href="structSDXC__Type.html#a86eb1af488fa6f182e449416c46cbb5d">SDXC_Type</a></li>
<li>CQCTL&#160;:&#160;<a class="el" href="structSDXC__Type.html#a442a4d4987462e52897d18f7153b2ce6">SDXC_Type</a></li>
<li>CQDPT&#160;:&#160;<a class="el" href="structSDXC__Type.html#aaca5725af709d8209fc708ca5ddd0c46">SDXC_Type</a></li>
<li>CQDQS&#160;:&#160;<a class="el" href="structSDXC__Type.html#af173ba5a6fa0b3460b44350eab46237d">SDXC_Type</a></li>
<li>CQIC&#160;:&#160;<a class="el" href="structSDXC__Type.html#aa4ea700ec5fd716e320d730f335c8e88">SDXC_Type</a></li>
<li>CQIS&#160;:&#160;<a class="el" href="structSDXC__Type.html#a68f62051d897fafa0c0d5ae1604cc16b">SDXC_Type</a></li>
<li>CQISE&#160;:&#160;<a class="el" href="structSDXC__Type.html#ac7db0ed60347a05a154849c6128ce30a">SDXC_Type</a></li>
<li>CQISGE&#160;:&#160;<a class="el" href="structSDXC__Type.html#a6c13ebdb7179aca6f67a353b67a7db70">SDXC_Type</a></li>
<li>CQRMEM&#160;:&#160;<a class="el" href="structSDXC__Type.html#aee100e5a2bdf896e354215a461a50e99">SDXC_Type</a></li>
<li>CQSSC1&#160;:&#160;<a class="el" href="structSDXC__Type.html#a2d6a42e2f6a511df985009f9a88bb241">SDXC_Type</a></li>
<li>CQSSC2&#160;:&#160;<a class="el" href="structSDXC__Type.html#a0e6b8f5129fde89e537eca0517b51807">SDXC_Type</a></li>
<li>CQTCLR&#160;:&#160;<a class="el" href="structSDXC__Type.html#a012fd30bb2c8a85e15621a059259e22a">SDXC_Type</a></li>
<li>CQTCN&#160;:&#160;<a class="el" href="structSDXC__Type.html#a483ca03c65e9c918f3cbcaa95854e19c">SDXC_Type</a></li>
<li>CQTDBR&#160;:&#160;<a class="el" href="structSDXC__Type.html#a8d0a831934d1f15635e217f46d215ddd">SDXC_Type</a></li>
<li>CQTDLBA&#160;:&#160;<a class="el" href="structSDXC__Type.html#ab3274f22e6156206a971c135e5582b85">SDXC_Type</a></li>
<li>CQTERRI&#160;:&#160;<a class="el" href="structSDXC__Type.html#ae93cbcf0787a334190b2ee977dd07351">SDXC_Type</a></li>
<li>CQVER&#160;:&#160;<a class="el" href="structSDXC__Type.html#a2dc4d6b30d2be489878e6de0d1ca8516">SDXC_Type</a></li>
<li>CR&#160;:&#160;<a class="el" href="structGPTMR__Type.html#a4d82a3c1f60b3e24ea63ed49c4cb80a7">GPTMR_Type</a>, <a class="el" href="structHALL__Type.html#a2dcf3e7e3b923b7c5650eb0df29d3a31">HALL_Type</a>, <a class="el" href="structMBX__Type.html#add87d8cce3984c29da363503ad3b777d">MBX_Type</a>, <a class="el" href="structMMC__Type.html#aad09203fd0aafd7ebbf40ade5bd264e6">MMC_Type</a>, <a class="el" href="structQEI__Type.html#a464015e948e2c8634d8c45cbc2d1a1d2">QEI_Type</a>, <a class="el" href="structQEIV2__Type.html#abbe88bec47fec8bbe1883fe05dcf3d95">QEIV2_Type</a></li>
<li>CR0&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a1859f7dd2bbf0306cbb8bfa72a767dc2">DDRPHY_Type</a></li>
<li>CR1&#160;:&#160;<a class="el" href="structCAM__Type.html#a97a7dad686a612956be55100f5b89935">CAM_Type</a>, <a class="el" href="structDDRPHY__Type.html#a7f1e36261127eb0924cee1e77cfbbe3d">DDRPHY_Type</a></li>
<li>CR18&#160;:&#160;<a class="el" href="structCAM__Type.html#aadfe3dcd968d60f5d101ae7d5641bde8">CAM_Type</a></li>
<li>CR2&#160;:&#160;<a class="el" href="structCAM__Type.html#ad29973b41f28b5d7c680f7a7a70c58f4">CAM_Type</a></li>
<li>CR20&#160;:&#160;<a class="el" href="structCAM__Type.html#acaa9a51d16245e8ca08af60b0f608c5c">CAM_Type</a></li>
<li>crc&#160;:&#160;<a class="el" href="structe2p__block.html#a810b7f27700a0b169f6ae2c2bc70d410">e2p_block</a></li>
<li>crc7&#160;:&#160;<a class="el" href="unionsd__cid__t.html#a6ea66c2b68e46d1c4ed221239f0f1269">sd_cid_t</a></li>
<li>crc_init_value&#160;:&#160;<a class="el" href="structsei__data__format__config__t.html#a96acffabb22f13a81cb4e27e0408857b">sei_data_format_config_t</a></li>
<li>crc_invert&#160;:&#160;<a class="el" href="structsei__data__format__config__t.html#ae7486a883b5bd11f7e3e58a58bdbf6d1">sei_data_format_config_t</a></li>
<li>crc_len&#160;:&#160;<a class="el" href="structsei__data__format__config__t.html#a63a4ade58de987b9cf0c149b490d7186">sei_data_format_config_t</a></li>
<li>crc_poly&#160;:&#160;<a class="el" href="structsei__data__format__config__t.html#aad5c4755b751f183cb79a63c6a18c3bd">sei_data_format_config_t</a></li>
<li>crc_shift_mode&#160;:&#160;<a class="el" href="structsei__data__format__config__t.html#a42e4ad3a9387dc33545d1868c68273a0">sei_data_format_config_t</a></li>
<li>CRCINIT&#160;:&#160;<a class="el" href="structSEI__Type.html#a43fb0950d8c62a4fcf79614457f68d5a">SEI_Type</a></li>
<li>CRCPARCTL0&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a09697d8665ac574ce82056bc37c55424">DDRCTL_Type</a></li>
<li>CRCPARSTAT&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a3f18d0d385a4d55fbf3cb6127e9e7bf0">DDRCTL_Type</a></li>
<li>CRCPOLY&#160;:&#160;<a class="el" href="structSEI__Type.html#a47e984cd25c0ffbb6ccf333da4c7881f">SEI_Type</a></li>
<li>crcr&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#a13c6333598826db58c9f60d611f47848">enet_tx_desc_t</a></li>
<li>CREL&#160;:&#160;<a class="el" href="structMCAN__Type.html#a6a427b38750bb21e8ea9a04b37e37fd2">MCAN_Type</a></li>
<li>cross_param&#160;:&#160;<a class="el" href="structmtg__event__param.html#ab455a98ebb22e08cdf6ef70cfbd8d30f">mtg_event_param</a></li>
<li>cross_value_h&#160;:&#160;<a class="el" href="structmtg__event__param.html#ae8637ea7832875455439513664af282a">mtg_event_param</a></li>
<li>cross_value_l&#160;:&#160;<a class="el" href="structmtg__event__param.html#a9d370c3316133c4430e2a0daf7a5e669">mtg_event_param</a></li>
<li>crypt_cbc&#160;:&#160;<a class="el" href="structsm4__api__interface__t.html#a323920f65d5724a71db47900fc5aac7c">sm4_api_interface_t</a></li>
<li>crypt_ctr&#160;:&#160;<a class="el" href="structsm4__api__interface__t.html#ac511e2f5d42bea290acb17786df6036d">sm4_api_interface_t</a></li>
<li>crypt_ecb&#160;:&#160;<a class="el" href="structsm4__api__interface__t.html#a917a33c276143e7171bef22e6baa72e9">sm4_api_interface_t</a></li>
<li>crypto_alg&#160;:&#160;<a class="el" href="structsdp__action__t.html#a53f2f6a4982647293c3bec1209376cdf">sdp_action_t</a></li>
<li>crypto_algo&#160;:&#160;<a class="el" href="structsdp__crypto__ctx__t.html#a38ba17f554aaf4b7ac8f43c0d685439e">sdp_crypto_ctx_t</a></li>
<li>crypto_mode&#160;:&#160;<a class="el" href="structsdp__action__t.html#acf96fcfcff29393e207c95c89116a1d9">sdp_action_t</a></li>
<li>crypto_op&#160;:&#160;<a class="el" href="structsdp__action__t.html#a901a0772815143509f8779d5aa19e8e5">sdp_action_t</a></li>
<li>CS&#160;:&#160;<a class="el" href="structPPI__Type.html#a72f730bdc5ce54caa63aa42c38268d01">PPI_Type</a></li>
<li>cs&#160;:&#160;<a class="el" href="structfemc__sdram__config__t.html#ae2e7010929e70b5c4787d2becb165d3d">femc_sdram_config_t</a></li>
<li>cs2sclk&#160;:&#160;<a class="el" href="structspi__master__timing__config__t.html#af96ea528f3b57794c7e8432de7ef5c73">spi_master_timing_config_t</a></li>
<li>cs_hold_time&#160;:&#160;<a class="el" href="structxpi__device__config__t.html#a0af64ddf05b9eadb6d5ede5fd1455719">xpi_device_config_t</a>, <a class="el" href="structxpi__device__info__t.html#aac8270bb2e88f6c1451783edb4af8ac3">xpi_device_info_t</a>, <a class="el" href="structxpi__ram__info__t.html#a01bb9be394c2c80ec3fbeb5f37dd99e7">xpi_ram_info_t</a></li>
<li>cs_index&#160;:&#160;<a class="el" href="structspi__common__control__config__t.html#aaef58e57ce410d47830ff7d397adefcb">spi_common_control_config_t</a></li>
<li>cs_interval&#160;:&#160;<a class="el" href="structxpi__device__config__t.html#a8266c0d8b3e63ecf687d0a05135f430b">xpi_device_config_t</a>, <a class="el" href="structxpi__device__info__t.html#af72fcbd2a96bbc8eaf91701cf89aa150">xpi_device_info_t</a>, <a class="el" href="structxpi__ram__info__t.html#a43e8a00b9c207d070821799496f8bf0b">xpi_ram_info_t</a></li>
<li>cs_mux_pin&#160;:&#160;<a class="el" href="structfemc__sdram__config__t.html#ac58e1a5bc50f6bf82de144996019c426">femc_sdram_config_t</a></li>
<li>cs_pin&#160;:&#160;<a class="el" href="structhpm__i2s__spi__context__t.html#ada8fe284a5391397106a3e2d41ddba68">hpm_i2s_spi_context_t</a>, <a class="el" href="structspi__context__t.html#abb2a09bc6e322f4076ffecf73b6a70d1">spi_context_t</a></li>
<li>cs_pin_value&#160;:&#160;<a class="el" href="structppi__cmd__config__t.html#ae4345e125c607e901c3c491a2c2f17d1">ppi_cmd_config_t</a></li>
<li>cs_relese&#160;:&#160;<a class="el" href="structsdcard__spi__interface__t.html#ac67b181dcae033450b7bf0770ebf6088">sdcard_spi_interface_t</a></li>
<li>cs_select&#160;:&#160;<a class="el" href="structsdcard__spi__interface__t.html#abeffd2d28739db7b5331178d8b3f8299">sdcard_spi_interface_t</a></li>
<li>cs_setup_time&#160;:&#160;<a class="el" href="structxpi__device__config__t.html#a0ad3d621cae662482abed21983367441">xpi_device_config_t</a>, <a class="el" href="structxpi__device__info__t.html#a22569a58183901ef244a9aea2c053e0b">xpi_device_info_t</a>, <a class="el" href="structxpi__ram__info__t.html#afe5b96103a28a3c887d031514b5ebfb8">xpi_ram_info_t</a></li>
<li>cs_valid_polarity&#160;:&#160;<a class="el" href="structppi__async__sram__config__t.html#a4fd074ab79abb37f3fa2c7ff4b66171a">ppi_async_sram_config_t</a></li>
<li>CSC_COEF0&#160;:&#160;<a class="el" href="structCAM__Type.html#a9047bc3d238afa5d0cf1674abf2faa30">CAM_Type</a>, <a class="el" href="structJPEG__Type.html#a13b3e5c3a4860248e5e167812334e2b8">JPEG_Type</a>, <a class="el" href="structLCDC__Type.html#a7913388d56f87dbb69bc24e23117cfe2">LCDC_Type</a></li>
<li>CSC_COEF1&#160;:&#160;<a class="el" href="structCAM__Type.html#a00b418386e6d3d46685c5a0d6ddef999">CAM_Type</a>, <a class="el" href="structJPEG__Type.html#a81c9a7a0dc3452ae8afe7c0b34304309">JPEG_Type</a>, <a class="el" href="structLCDC__Type.html#a6cb88785e7cf1863bb6476b87e22081a">LCDC_Type</a></li>
<li>CSC_COEF2&#160;:&#160;<a class="el" href="structCAM__Type.html#afe025b1cc812f8bcf1ca387f4badf035">CAM_Type</a>, <a class="el" href="structJPEG__Type.html#a3c6a087c0efda250082beed6ca440201">JPEG_Type</a>, <a class="el" href="structLCDC__Type.html#a8b24537bf6a1cdff82baa49977e32c26">LCDC_Type</a></li>
<li>csc_config&#160;:&#160;<a class="el" href="structcam__config__t.html#a730ff5e646f20d04386090b0d396436f">cam_config_t</a>, <a class="el" href="structlcdc__layer__config.html#a3661cfc8ed2f31de5f9744a3d20b1930">lcdc_layer_config</a></li>
<li>csd&#160;:&#160;<a class="el" href="structspi__sdcard__info__t.html#a9937c9d26e5f67bc462a5529f61830a8">spi_sdcard_info_t</a></li>
<li>csd_overwrite&#160;:&#160;<a class="el" href="unionsdmmc__r1__status__t.html#a558e9229301425161b973ba9538b72c0">sdmmc_r1_status_t</a></li>
<li>csd_structure&#160;:&#160;<a class="el" href="structemmc__csd__t.html#aa28f61e89f8bf9a13021948b9d026fa3">emmc_csd_t</a>, <a class="el" href="structemmc__ext__csd__t.html#a0b4ad50da754feabda40689411747ea2">emmc_ext_csd_t</a></li>
<li>csht&#160;:&#160;<a class="el" href="structspi__master__timing__config__t.html#ab0423d7034f7fa474079de79cdd0adec">spi_master_timing_config_t</a></li>
<li>CSI2_RESETN&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a207decf1695c7acf65a56897a0d25681">MIPI_CSI_Type</a></li>
<li>CSI_CTL01&#160;:&#160;<a class="el" href="structMIPI__CSI__PHY__Type.html#a643b9cd96e1a205f23ab5cd97c638552">MIPI_CSI_PHY_Type</a></li>
<li>CSI_CTL23&#160;:&#160;<a class="el" href="structMIPI__CSI__PHY__Type.html#a1dc2971b32d7aac7e148b3bb43539f80">MIPI_CSI_PHY_Type</a></li>
<li>CSI_VINIT&#160;:&#160;<a class="el" href="structMIPI__CSI__PHY__Type.html#af03aa94677ad89a8903a482c825ee1af">MIPI_CSI_PHY_Type</a></li>
<li>CTL&#160;:&#160;<a class="el" href="structSMIX__Type.html#ab79a84646b3bb168a56cd4ccd038a2cc">SMIX_Type</a></li>
<li>CTL0&#160;:&#160;<a class="el" href="structLVB__Type.html#ac1f989d25c5ce0d700d4bb67979069a5">LVB_Type</a></li>
<li>CTL1&#160;:&#160;<a class="el" href="structLVB__Type.html#a0da9b67b4b70bb3ebef903b3135d8b7c">LVB_Type</a></li>
<li>ctr&#160;:&#160;<a class="el" href="structexip__region__param__t.html#abcb23d1a64e1c7cf2c3225d98cf36fd8">exip_region_param_t</a></li>
<li>CTRL&#160;:&#160;<a class="el" href="structDAO__Type.html#a41fb82b4a8e96e02a46ae3555666db17">DAO_Type</a>, <a class="el" href="structDDRCTL__Type.html#a479083fbb3d0d465101532cf68612758">DDRCTL_Type</a>, <a class="el" href="structDMA__Type.html#a5eb7b20222326896e9c787a3232b6a05">DMA_Type</a>, <a class="el" href="structDMAV2__Type.html#afd2aff4c00f3161535417a7d29aec2cd">DMAV2_Type</a>, <a class="el" href="structFEMC__Type.html#aa7b7f6ac8bffdba8d1b5231886d28dca">FEMC_Type</a>, <a class="el" href="structFFA__Type.html#a88604dbc341376ebefc9eba2da294a90">FFA_Type</a>, <a class="el" href="structI2C__Type.html#a9d3524959292b45eda52c68ccb8e6088">I2C_Type</a>, <a class="el" href="structI2S__Type.html#a28930d775822a881647ed46f3fb06142">I2S_Type</a>, <a class="el" href="structLCB__Type.html#a0db5278e41d03935e2f30658557afb28">LCB_Type</a>, <a class="el" href="structLCDC__Type.html#aba7432639047cca2897a83b3d55bab6c">LCDC_Type</a>, <a class="el" href="structLOBS__Type.html#ab1ca7888b45df0bc18e26c0883df5bb1">LOBS_Type</a>, <a class="el" href="structLVB__Type.html#adbd218ba7f6f505a158ccddd0030f7e4">LVB_Type</a>, <a class="el" href="structPDM__Type.html#ada71eb601ee5ef63a8dc6d3f47ed6db9">PDM_Type</a>, <a class="el" href="structPDMA__Type.html#a4d0cf29a0a0422b4772651997c53eccf">PDMA_Type</a>, <a class="el" href="structRNG__Type.html#a655b9f94d734a4b1ae3646258a4784bd">RNG_Type</a>, <a class="el" href="structSDM__Type.html#a2e8ffb3fd8f31d4fffeb342ca8707cd1">SDM_Type</a>, <a class="el" href="structSEI__Type.html#a260fb0e355394c496a05dde36ecaae81">SEI_Type</a>, <a class="el" href="structSMIX__Type.html#a9cb018195a6a83bfa2bbee81066c716c">SMIX_Type</a>, <a class="el" href="structSPI__Type.html#a62780ecb289cdd6e93a947ffdd3ebfef">SPI_Type</a>, <a class="el" href="structVAD__Type.html#a1003deae489470cac7400476c9a8659a">VAD_Type</a>, <a class="el" href="structWDG__Type.html#a19591a70736af6eb1f276f1cd52a2303">WDG_Type</a></li>
<li>ctrl&#160;:&#160;<a class="el" href="structdma__linked__descriptor.html#a4ebb85d442f2d06bb117f1eaa7e848dc">dma_linked_descriptor</a>, <a class="el" href="structsmix__dma__linked__descriptor__t.html#a8149a6aec9c8752d3e6b2b10a5ff9287">smix_dma_linked_descriptor_t</a></li>
<li>CTRL0&#160;:&#160;<a class="el" href="structCONCTL__Type.html#a3c5c7229e36b1c76df3ad2f2ca8fc314">CONCTL_Type</a>, <a class="el" href="structENET__Type.html#a9a0621eb39d07b061b6d1f42f2e3bf01">ENET_Type</a>, <a class="el" href="structEWDG__Type.html#a5c4ab7b33ae39d020889ec4591739822">EWDG_Type</a>, <a class="el" href="structOPAMP__Type.html#ae940338bd280ce952b6f5d974868873f">OPAMP_Type</a>, <a class="el" href="structPTPC__Type.html#a46f496d83afe9fc8a0444151b4d616a1">PTPC_Type</a></li>
<li>CTRL1&#160;:&#160;<a class="el" href="structEWDG__Type.html#a5238265014bcb485d30725e6aeeac3e7">EWDG_Type</a>, <a class="el" href="structOPAMP__Type.html#a607014d92386621df4e4b6e04f0b97cc">OPAMP_Type</a>, <a class="el" href="structPTPC__Type.html#a7f57bcafd62ba39e411a16cf6297c8c2">PTPC_Type</a></li>
<li>CTRL2&#160;:&#160;<a class="el" href="structCONCTL__Type.html#a3c4ef10ba6cd4c86578206fbf7921d4f">CONCTL_Type</a>, <a class="el" href="structENET__Type.html#a8442a4d0fc74483b39663ac12655b2a1">ENET_Type</a></li>
<li>CTRL3&#160;:&#160;<a class="el" href="structCONCTL__Type.html#ae3bca47832a95b19bddb36b8c9085dfa">CONCTL_Type</a></li>
<li>CTRL4&#160;:&#160;<a class="el" href="structCONCTL__Type.html#a259fbdb518a5da95ae509ed1fc8ef2ea">CONCTL_Type</a></li>
<li>CTRL5&#160;:&#160;<a class="el" href="structCONCTL__Type.html#aae5c801dd1512cf267711fdee29662ea">CONCTL_Type</a></li>
<li>CTRL_BP_V_RANGE&#160;:&#160;<a class="el" href="structLCDC__Type.html#aae248d4e90ae9680601442b19a9bf22f">LCDC_Type</a></li>
<li>CTRL_CFG&#160;:&#160;<a class="el" href="structPPI__Type.html#ad920ae46058f8f98a546d114a0e97528">PPI_Type</a></li>
<li>ctrl_config&#160;:&#160;<a class="el" href="structewdg__config__t.html#acaa01c5cdb5851ba1ef18173e36faac0">ewdg_config_t</a></li>
<li>CTRL_FILT0&#160;:&#160;<a class="el" href="structPDM__Type.html#aa7b131fbaa905c03dbb68c47d68ab2b5">PDM_Type</a></li>
<li>CTRL_FILT1&#160;:&#160;<a class="el" href="structPDM__Type.html#abfc7acd1a90e8c0e4839e4ddab3e3980">PDM_Type</a></li>
<li>CTRL_FP_V_RANGE&#160;:&#160;<a class="el" href="structLCDC__Type.html#a534e69d152fbb1921786127d76fe6285">LCDC_Type</a></li>
<li>CTRL_INBUF&#160;:&#160;<a class="el" href="structPDM__Type.html#a882fcbd80647ad6c09721850c76b3e2f">PDM_Type</a></li>
<li>CTRL_PARA0&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#ad38db135481bcc81b7fe148fe2121f0a">MIPI_DSI_PHY_Type</a></li>
<li>ctrl_pin_value&#160;:&#160;<a class="el" href="structppi__cmd__config__t.html#afed0d5b20edc0a18f60a7fcc01f65857">ppi_cmd_config_t</a></li>
<li>CTRL_PW_V_RANGE&#160;:&#160;<a class="el" href="structLCDC__Type.html#a6d09641a024d9d689b1fc791e6e48240">LCDC_Type</a></li>
<li>ctrl_reg_update_password&#160;:&#160;<a class="el" href="structewdg__func__ctrl__config__t.html#af04de4a68cf43ed86b00207bd5ab6947">ewdg_func_ctrl_config_t</a></li>
<li>ctrl_reg_update_period_bus_clk_x_128&#160;:&#160;<a class="el" href="structewdg__func__ctrl__config__t.html#ae1a88d0ee759b7760c587beade036aae">ewdg_func_ctrl_config_t</a></li>
<li>CTSR&#160;:&#160;<a class="el" href="structLOBS__Type.html#a49c04c07406007114edbe7f7a4bfb17d">LOBS_Type</a></li>
<li>cur&#160;:&#160;<a class="el" href="structbldc__contrl__pid__par.html#a0d19b05d1d0538b7aa52c557f2c9858b">bldc_contrl_pid_par</a>, <a class="el" href="structhpm__mcl__over__zero__pi__par.html#a38b089817bfa41d6d8308a45bbbce1fd">hpm_mcl_over_zero_pi_par</a></li>
<li>CUR_ACOEF&#160;:&#160;<a class="el" href="structMMC__Type.html#ac37015afa92ee4dcd26f3f2deda749b7">MMC_Type</a></li>
<li>CUR_ICOEF&#160;:&#160;<a class="el" href="structMMC__Type.html#aabbda7750115d8786eb2c687f99c2240">MMC_Type</a></li>
<li>CUR_PCOEF&#160;:&#160;<a class="el" href="structMMC__Type.html#acab3f0962d27b9dd88bbc32fa310f23c">MMC_Type</a></li>
<li>CURR_CAPABILITIES1&#160;:&#160;<a class="el" href="structSDXC__Type.html#ac1a0c5b6039f8376105650e203a71fcc">SDXC_Type</a></li>
<li>curr_capabilities1&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#ab18e35109b56050d1f0b42af4ad5c606">sdxc_capabilities_t</a></li>
<li>CURR_CAPABILITIES2&#160;:&#160;<a class="el" href="structSDXC__Type.html#a9cf4cbb158ec5bbf6c830ee81f6194e6">SDXC_Type</a></li>
<li>curr_capabilities2&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#a302bffa46c34d964f46f2f3db129ea58">sdxc_capabilities_t</a></li>
<li>CURRENT&#160;:&#160;<a class="el" href="structSYSCTL__Type.html#a82eabe1d38308e2ff07f7032539c0adb">SYSCTL_Type</a></li>
<li>current&#160;:&#160;<a class="el" href="structmcl__analog__t.html#afecb0757590df7eb4a895e4c3dc09864">mcl_analog_t</a>, <a class="el" href="structmcl__path__plan__t.html#a2565bf7c76cf3cbe5308a0741e4b6f24">mcl_path_plan_t</a></li>
<li>current_d_init_val&#160;:&#160;<a class="el" href="structhpm__hfi__pole__detect__para.html#a5bb378d464f6f3ef5ddce51f7673ede8">hpm_hfi_pole_detect_para</a></li>
<li>current_empty&#160;:&#160;<a class="el" href="structmcl__path__plan__t.html#aa253ad00fb85e465d445354849970f96">mcl_path_plan_t</a></li>
<li>current_half_rated&#160;:&#160;<a class="el" href="structmcl__control__offline__param__detection__cfg__t.html#aee4b3b4f5969116088e2f1c3aec6310a">mcl_control_offline_param_detection_cfg_t</a></li>
<li>current_loop_ts&#160;:&#160;<a class="el" href="structmcl__encoder__t.html#af9a069250edf1a130b084e51b5ac3036">mcl_encoder_t</a>, <a class="el" href="structphysical__time__q__t.html#ae76187e9bd044f8437a4453ad6c21566">physical_time_q_t</a>, <a class="el" href="structphysical__time__t.html#ab094266269b29f78319d74d3789daca8">physical_time_t</a></li>
<li>current_mode&#160;:&#160;<a class="el" href="unionflash__run__context__t.html#aabdbea26457b688fbf9456a845baf45c">flash_run_context_t</a></li>
<li>current_state&#160;:&#160;<a class="el" href="unionemmc__card__status__t.html#a914e0f18632520d37260928ce25652d1">emmc_card_status_t</a>, <a class="el" href="unionsdmmc__r1__status__t.html#ac2ae7ef76676a7d25aebdfb7d02d2377">sdmmc_r1_status_t</a></li>
<li>current_ts&#160;:&#160;<a class="el" href="structmcl__loop__t.html#a929ae91e2609d925ee64557823456c5d">mcl_loop_t</a></li>
<li>currentd_force&#160;:&#160;<a class="el" href="structhpm__hfi__pole__detect__para.html#adbc871f86c174ad53935bddebe2da3a5">hpm_hfi_pole_detect_para</a></li>
<li>currentd_pid&#160;:&#160;<a class="el" href="structmcl__control__method__t.html#a08c799eb2ac0d3b6f873f9e457d6148e">mcl_control_method_t</a></li>
<li>currentd_pid_cfg&#160;:&#160;<a class="el" href="structmcl__control__cfg__t.html#a5ade6933a05a1010c9124b8690f3240d">mcl_control_cfg_t</a></li>
<li>currentdpipar&#160;:&#160;<a class="el" href="structbldc__contrl__foc__par.html#a446fcb7c53fc998abfd0ce6434a35524">bldc_contrl_foc_par</a></li>
<li>currentq_pid&#160;:&#160;<a class="el" href="structmcl__control__method__t.html#a44f9eff2dd406030e61edd98a9523a29">mcl_control_method_t</a></li>
<li>currentq_pid_cfg&#160;:&#160;<a class="el" href="structmcl__control__cfg__t.html#a86d8f95b8712bc1215ad90a0db0e242b">mcl_control_cfg_t</a></li>
<li>currentqpipar&#160;:&#160;<a class="el" href="structbldc__contrl__foc__par.html#a4fe0f3d05b84240b93b94087781075b0">bldc_contrl_foc_par</a></li>
<li>CYC_UNIT_CTRL&#160;:&#160;<a class="el" href="structESC__Type.html#a93019cbaf73d517f0d1139120d100f5e">ESC_Type</a></li>
<li>CYCLE0_CNT&#160;:&#160;<a class="el" href="structQEIV2__Type.html#a0f60d640a68030e8f0b876229b911081">QEIV2_Type</a></li>
<li>CYCLE0_NUM&#160;:&#160;<a class="el" href="structQEIV2__Type.html#a4283f7e5e0fdc22b19e184c7b939aab7">QEIV2_Type</a></li>
<li>CYCLE0_SNAP0&#160;:&#160;<a class="el" href="structQEIV2__Type.html#af6784eeaec72ba210373cbc2809e39a5">QEIV2_Type</a></li>
<li>CYCLE0_SNAP1&#160;:&#160;<a class="el" href="structQEIV2__Type.html#a116ed5d78e0471eb8f54e0b48a0dc763">QEIV2_Type</a></li>
<li>CYCLE0PULSE_CNT&#160;:&#160;<a class="el" href="structQEIV2__Type.html#aae59c7ad44bda61ead1400c250fee311">QEIV2_Type</a></li>
<li>CYCLE1_CNT&#160;:&#160;<a class="el" href="structQEIV2__Type.html#aebcd4326575f7dd94011edcd2e420104">QEIV2_Type</a></li>
<li>CYCLE1_NUM&#160;:&#160;<a class="el" href="structQEIV2__Type.html#a0c6fb8ad0e126d4082ce83159d2a04e3">QEIV2_Type</a></li>
<li>CYCLE1_SNAP0&#160;:&#160;<a class="el" href="structQEIV2__Type.html#a4b2b218fe2d58fcb468d56e229e78f8e">QEIV2_Type</a></li>
<li>CYCLE1_SNAP1&#160;:&#160;<a class="el" href="structQEIV2__Type.html#a071cfdaec67e09ea79e85c63a0ffe6c4">QEIV2_Type</a></li>
<li>CYCLE1PULSE_CNT&#160;:&#160;<a class="el" href="structQEIV2__Type.html#a461e76a886070b91ee000782088369fc">QEIV2_Type</a></li>
<li>cycle_bit&#160;:&#160;<a class="el" href="structadc12__pmt__dma__data__t.html#a36d30545e46520bc0be861467e5b1a2d">adc12_pmt_dma_data_t</a>, <a class="el" href="structadc12__seq__dma__data__t.html#a40028630e92edd0a3212fd49df7acb59">adc12_seq_dma_data_t</a>, <a class="el" href="structadc16__pmt__dma__data__t.html#a26162448d8d8544f74d398fd387e5572">adc16_pmt_dma_data_t</a>, <a class="el" href="structadc16__seq__dma__data__t.html#a734a735f4ffba520a65a5b53303137ee">adc16_seq_dma_data_t</a></li>
<li>cycle_num&#160;:&#160;<a class="el" href="structppi__clk__pin__config__t.html#ab98ed0b0ff3affd37c47b5a0240aa2fa">ppi_clk_pin_config_t</a></li>
<li>cycle_time&#160;:&#160;<a class="el" href="structtsw__tas__config__t.html#a9bedca584933e6b3ba03683910633539">tsw_tas_config_t</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Mon Sep 30 2024 15:24:04 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
