From 77018af86e05ebdad976103f3e3b5aa4dded1053 Mon Sep 17 00:00:00 2001
From: Ciprian Costea <ciprianmarian.costea@nxp.com>
Date: Thu, 13 Jan 2022 10:59:07 +0200
Subject: [PATCH 10/25] s32-gen1: clocks: Enable CLK_PER clock for SARADC

Issue: ALB-8328
Upstream-Status: Pending 

Signed-off-by: Ciprian Costea <ciprianmarian.costea@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 drivers/clk/s32/s32gen1_scmi_ids.c | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/drivers/clk/s32/s32gen1_scmi_ids.c b/drivers/clk/s32/s32gen1_scmi_ids.c
index 5a990414dd..d625dd9bcb 100644
--- a/drivers/clk/s32/s32gen1_scmi_ids.c
+++ b/drivers/clk/s32/s32gen1_scmi_ids.c
@@ -1,6 +1,6 @@
 // SPDX-License-Identifier: BSD-3-Clause
 /*
- * Copyright 2020-2021 NXP
+ * Copyright 2020-2022 NXP
  */
 #include <dt-bindings/clock/s32g-clock.h>
 #include <dt-bindings/clock/s32gen1-clock.h>
@@ -52,6 +52,7 @@ static u32 s32gen1_scmi_ids[] = {
 	[INDEX(S32GEN1_SCMI_CLK_SRAM_REG)] = S32GEN1_CLK_XBAR_DIV3,
 	[INDEX(S32GEN1_SCMI_CLK_I2C_REG)] = S32GEN1_CLK_XBAR_DIV3,
 	[INDEX(S32GEN1_SCMI_CLK_I2C_MODULE)] = S32GEN1_CLK_XBAR_DIV3,
+	[INDEX(S32GEN1_SCMI_CLK_SAR_ADC_BUS)] = S32GEN1_CLK_PER,
 	[INDEX(S32GEN1_SCMI_CLK_RTC_REG)] = S32GEN1_CLK_XBAR_DIV6,
 	[INDEX(S32GEN1_SCMI_CLK_RTC_SIRC)] = S32GEN1_CLK_SIRC,
 	[INDEX(S32GEN1_SCMI_CLK_RTC_FIRC)] = S32GEN1_CLK_FIRC,
-- 
2.17.1

