;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
	SPL 0, <402
	ADD 30, 9
	ADD 30, 9
	JMP -1, @-20
	SUB 210, 0
	SUB 210, 0
	SUB -300, 99
	SUB #270, 1
	SUB 100, <0
	SUB #270, 1
	SUB 462, @910
	SUB 462, @910
	ADD 600, 305
	ADD 600, 305
	ADD 600, 305
	SPL 0, <402
	CMP -207, <-120
	SUB @121, 105
	JMP -1, @-20
	ADD 30, 9
	JMP -1, @-20
	SUB -7, <-122
	JMP -1, @-20
	ADD 30, 9
	SPL 0, <402
	SLT 600, 305
	SPL 0, <402
	JMP -30, 2
	SUB #-72, 200
	SUB @-127, 100
	SUB #-72, 200
	JMP -1, @-20
	DJN -1, @-20
	SLT 0, @12
	MOV @121, 103
	ADD @-127, 100
	SPL 0, <402
	SPL 0, <402
	SUB @121, 105
	SUB 100, -101
	SUB 100, -101
	ADD 462, @910
	MOV @121, 103
	ADD 30, 9
	SPL 0, <402
	MOV -7, <-20
	MOV -7, <-20
