<stg><name>sha_transform</name>


<trans_list>

<trans id="273" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="14" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="16" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="17" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:1 %specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln17"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %W = alloca i64 1

]]></Node>
<StgValue><ssdm name="W"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:3 %store_ln93 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln98 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc:0 %i_6 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:1 %icmp_ln98 = icmp_eq  i5 %i_6, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:2 %add_ln98 = add i5 %i_6, i5 1

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln98 = br i1 %icmp_ln98, void %for.inc.split, void %for.inc21.preheader

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:0 %zext_ln98 = zext i5 %i_6

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:3 %sha_info_data_addr = getelementptr i32 %sha_info_data, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="sha_info_data_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:4 %sha_info_data_load = load i4 %sha_info_data_addr

]]></Node>
<StgValue><ssdm name="sha_info_data_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:7 %store_ln93 = store i5 %add_ln98, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="32">
<![CDATA[
for.inc21.preheader:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc21.preheader:1 %store_ln93 = store i7 16, i7 %i_1

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
for.inc21.preheader:2 %br_ln104 = br void %for.inc21

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln99 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln99"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln101"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:4 %sha_info_data_load = load i4 %sha_info_data_addr

]]></Node>
<StgValue><ssdm name="sha_info_data_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %W_addr = getelementptr i32 %W, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="W_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
for.inc.split:6 %store_ln100 = store i32 %sha_info_data_load, i7 %W_addr

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:8 %br_ln98 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc21:0 %i_7 = load i7 %i_1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc21:1 %icmp_ln104 = icmp_eq  i7 %i_7, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc21:2 %br_ln104 = br i1 %icmp_ln104, void %for.inc21.split, void %for.end23

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc21.split:3 %add_ln106 = add i7 %i_7, i7 125

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="7">
<![CDATA[
for.inc21.split:4 %zext_ln106 = zext i7 %add_ln106

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21.split:5 %W_addr_1 = getelementptr i32 %W, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="W_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="7">
<![CDATA[
for.inc21.split:6 %W_load = load i7 %W_addr_1

]]></Node>
<StgValue><ssdm name="W_load"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc21.split:7 %add_ln106_1 = add i7 %i_7, i7 120

]]></Node>
<StgValue><ssdm name="add_ln106_1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="7">
<![CDATA[
for.inc21.split:8 %zext_ln106_1 = zext i7 %add_ln106_1

]]></Node>
<StgValue><ssdm name="zext_ln106_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21.split:9 %W_addr_2 = getelementptr i32 %W, i64 0, i64 %zext_ln106_1

]]></Node>
<StgValue><ssdm name="W_addr_2"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="7">
<![CDATA[
for.inc21.split:10 %W_load_1 = load i7 %W_addr_2

]]></Node>
<StgValue><ssdm name="W_load_1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc21.split:24 %add_ln104 = add i7 %i_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc21.split:25 %store_ln93 = store i7 %add_ln104, i7 %i_1

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="32">
<![CDATA[
for.end23:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
for.end23:1 %C_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="C_1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
for.end23:2 %D_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="D_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
for.end23:3 %E_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="E_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
for.end23:4 %A = load i32 0

]]></Node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end23:12 %store_ln93 = store i5 0, i5 %i_2

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="61" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="7">
<![CDATA[
for.inc21.split:6 %W_load = load i7 %W_addr_1

]]></Node>
<StgValue><ssdm name="W_load"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="7">
<![CDATA[
for.inc21.split:10 %W_load_1 = load i7 %W_addr_2

]]></Node>
<StgValue><ssdm name="W_load_1"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc21.split:11 %add_ln106_2 = add i7 %i_7, i7 114

]]></Node>
<StgValue><ssdm name="add_ln106_2"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="7">
<![CDATA[
for.inc21.split:12 %zext_ln106_2 = zext i7 %add_ln106_2

]]></Node>
<StgValue><ssdm name="zext_ln106_2"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21.split:13 %W_addr_3 = getelementptr i32 %W, i64 0, i64 %zext_ln106_2

]]></Node>
<StgValue><ssdm name="W_addr_3"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="7">
<![CDATA[
for.inc21.split:14 %W_load_2 = load i7 %W_addr_3

]]></Node>
<StgValue><ssdm name="W_load_2"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc21.split:15 %add_ln106_3 = add i7 %i_7, i7 112

]]></Node>
<StgValue><ssdm name="add_ln106_3"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="7">
<![CDATA[
for.inc21.split:16 %zext_ln106_3 = zext i7 %add_ln106_3

]]></Node>
<StgValue><ssdm name="zext_ln106_3"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21.split:17 %W_addr_4 = getelementptr i32 %W, i64 0, i64 %zext_ln106_3

]]></Node>
<StgValue><ssdm name="W_addr_4"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="7">
<![CDATA[
for.inc21.split:18 %W_load_3 = load i7 %W_addr_4

]]></Node>
<StgValue><ssdm name="W_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="7">
<![CDATA[
for.inc21.split:0 %zext_ln104 = zext i7 %i_7

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc21.split:1 %speclooptripcount_ln105 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln105"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc21.split:2 %specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln107"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="7">
<![CDATA[
for.inc21.split:14 %W_load_2 = load i7 %W_addr_3

]]></Node>
<StgValue><ssdm name="W_load_2"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="7">
<![CDATA[
for.inc21.split:18 %W_load_3 = load i7 %W_addr_4

]]></Node>
<StgValue><ssdm name="W_load_3"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc21.split:19 %xor_ln106 = xor i32 %W_load_1, i32 %W_load

]]></Node>
<StgValue><ssdm name="xor_ln106"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc21.split:20 %xor_ln106_1 = xor i32 %W_load_2, i32 %W_load_3

]]></Node>
<StgValue><ssdm name="xor_ln106_1"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc21.split:21 %xor_ln106_2 = xor i32 %xor_ln106_1, i32 %xor_ln106

]]></Node>
<StgValue><ssdm name="xor_ln106_2"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21.split:22 %W_addr_5 = getelementptr i32 %W, i64 0, i64 %zext_ln104

]]></Node>
<StgValue><ssdm name="W_addr_5"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
for.inc21.split:23 %store_ln106 = store i32 %xor_ln106_2, i7 %W_addr_5

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
for.inc21.split:26 %br_ln104 = br void %for.inc21

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="82" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
for.end23:4 %A = load i32 0

]]></Node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
for.end23:5 %B = load i32 1

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
for.end23:6 %C = load i32 2

]]></Node>
<StgValue><ssdm name="C"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="85" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
for.end23:5 %B = load i32 1

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
for.end23:6 %C = load i32 2

]]></Node>
<StgValue><ssdm name="C"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
for.end23:7 %D = load i32 3

]]></Node>
<StgValue><ssdm name="D"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
for.end23:8 %E = load i32 4

]]></Node>
<StgValue><ssdm name="E"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end23:11 %store_ln94 = store i32 %C, i32 %C_1

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="90" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
for.end23:7 %D = load i32 3

]]></Node>
<StgValue><ssdm name="D"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
for.end23:8 %E = load i32 4

]]></Node>
<StgValue><ssdm name="E"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end23:9 %store_ln94 = store i32 %E, i32 %E_1

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end23:10 %store_ln94 = store i32 %D, i32 %D_1

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
for.end23:13 %br_ln117 = br void %for.inc38

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc38:0 %B_10 = phi i32 %A_9, void %for.inc38.split, i32 %A, void %for.end23

]]></Node>
<StgValue><ssdm name="B_10"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc38:1 %B_2 = phi i32 %B_10, void %for.inc38.split, i32 %B, void %for.end23

]]></Node>
<StgValue><ssdm name="B_2"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc38:2 %i_8 = load i5 %i_2

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc38:3 %D_13 = load i32 %C_1

]]></Node>
<StgValue><ssdm name="D_13"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc38:4 %E_13 = load i32 %D_1

]]></Node>
<StgValue><ssdm name="E_13"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc38:5 %E_4 = load i32 %E_1

]]></Node>
<StgValue><ssdm name="E_4"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc38:6 %icmp_ln117 = icmp_eq  i5 %i_8, i5 20

]]></Node>
<StgValue><ssdm name="icmp_ln117"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc38:7 %add_ln117 = add i5 %i_8, i5 1

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc38:8 %br_ln117 = br i1 %icmp_ln117, void %for.inc38.split, void %for.inc60.preheader

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="5">
<![CDATA[
for.inc38.split:0 %zext_ln94 = zext i5 %i_8

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc38.split:5 %W_addr_6 = getelementptr i32 %W, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="W_addr_6"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="7">
<![CDATA[
for.inc38.split:6 %W_load_4 = load i7 %W_addr_6

]]></Node>
<StgValue><ssdm name="W_load_4"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.split:7 %xor_ln119 = xor i32 %B_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln119"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.split:8 %and_ln119 = and i32 %D_13, i32 %B_2

]]></Node>
<StgValue><ssdm name="and_ln119"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.split:9 %and_ln119_1 = and i32 %E_13, i32 %xor_ln119

]]></Node>
<StgValue><ssdm name="and_ln119_1"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.split:10 %or_ln119 = or i32 %and_ln119_1, i32 %and_ln119

]]></Node>
<StgValue><ssdm name="or_ln119"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.split:13 %add_ln119_1 = add i32 %or_ln119, i32 1518500249

]]></Node>
<StgValue><ssdm name="add_ln119_1"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.split:14 %add_ln119_2 = add i32 %add_ln119_1, i32 %E_4

]]></Node>
<StgValue><ssdm name="add_ln119_2"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="32">
<![CDATA[
for.inc38.split:16 %trunc_ln119_1 = trunc i32 %B_2

]]></Node>
<StgValue><ssdm name="trunc_ln119_1"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc38.split:17 %lshr_ln119_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %B_2, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln119_1"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
for.inc38.split:18 %C_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln119_1, i30 %lshr_ln119_1

]]></Node>
<StgValue><ssdm name="C_2"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38.split:19 %store_ln94 = store i32 %E_13, i32 %E_1

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38.split:20 %store_ln94 = store i32 %D_13, i32 %D_1

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38.split:21 %store_ln94 = store i32 %C_2, i32 %C_1

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38.split:22 %store_ln93 = store i5 %add_ln117, i5 %i_2

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="32">
<![CDATA[
for.inc60.preheader:0 %i_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
for.inc60.preheader:1 %C_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="C_3"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
for.inc60.preheader:2 %D_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="D_2"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
for.inc60.preheader:3 %E_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="E_2"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60.preheader:4 %store_ln94 = store i32 %E_4, i32 %E_2

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60.preheader:5 %store_ln94 = store i32 %E_13, i32 %D_2

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60.preheader:6 %store_ln94 = store i32 %D_13, i32 %C_3

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc60.preheader:7 %store_ln93 = store i6 20, i6 %i_3

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
for.inc60.preheader:8 %br_ln121 = br void %for.inc60

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc38.split:1 %speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln118"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc38.split:2 %specloopname_ln120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln120"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="27" op_0_bw="32">
<![CDATA[
for.inc38.split:3 %trunc_ln119 = trunc i32 %B_10

]]></Node>
<StgValue><ssdm name="trunc_ln119"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc38.split:4 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %B_10, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="7">
<![CDATA[
for.inc38.split:6 %W_load_4 = load i7 %W_addr_6

]]></Node>
<StgValue><ssdm name="W_load_4"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
for.inc38.split:11 %or_ln119_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln119, i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="or_ln119_1"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.split:12 %add_ln119 = add i32 %W_load_4, i32 %or_ln119_1

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc38.split:15 %A_9 = add i32 %add_ln119_2, i32 %add_ln119

]]></Node>
<StgValue><ssdm name="A_9"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
for.inc38.split:23 %br_ln117 = br void %for.inc38

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc60:0 %B_11 = phi i32 %A_10, void %for.inc60.split, i32 %B_10, void %for.inc60.preheader

]]></Node>
<StgValue><ssdm name="B_11"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc60:1 %B_4 = phi i32 %B_11, void %for.inc60.split, i32 %B_2, void %for.inc60.preheader

]]></Node>
<StgValue><ssdm name="B_4"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc60:2 %i_9 = load i6 %i_3

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc60:3 %D_14 = load i32 %C_3

]]></Node>
<StgValue><ssdm name="D_14"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc60:4 %E_14 = load i32 %D_2

]]></Node>
<StgValue><ssdm name="E_14"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc60:5 %E_8 = load i32 %E_2

]]></Node>
<StgValue><ssdm name="E_8"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc60:6 %icmp_ln121 = icmp_eq  i6 %i_9, i6 40

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc60:7 %br_ln121 = br i1 %icmp_ln121, void %for.inc60.split, void %for.inc85.preheader

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="6">
<![CDATA[
for.inc60.split:0 %zext_ln94_1 = zext i6 %i_9

]]></Node>
<StgValue><ssdm name="zext_ln94_1"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc60.split:5 %W_addr_7 = getelementptr i32 %W, i64 0, i64 %zext_ln94_1

]]></Node>
<StgValue><ssdm name="W_addr_7"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="7">
<![CDATA[
for.inc60.split:6 %W_load_5 = load i7 %W_addr_7

]]></Node>
<StgValue><ssdm name="W_load_5"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60.split:7 %xor_ln123 = xor i32 %B_4, i32 %E_14

]]></Node>
<StgValue><ssdm name="xor_ln123"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60.split:8 %xor_ln123_1 = xor i32 %xor_ln123, i32 %D_14

]]></Node>
<StgValue><ssdm name="xor_ln123_1"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60.split:11 %add_ln123_1 = add i32 %xor_ln123_1, i32 1859775393

]]></Node>
<StgValue><ssdm name="add_ln123_1"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60.split:12 %add_ln123_2 = add i32 %add_ln123_1, i32 %E_8

]]></Node>
<StgValue><ssdm name="add_ln123_2"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="32">
<![CDATA[
for.inc60.split:14 %trunc_ln123_1 = trunc i32 %B_4

]]></Node>
<StgValue><ssdm name="trunc_ln123_1"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc60.split:15 %lshr_ln123_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %B_4, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln123_1"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
for.inc60.split:16 %C_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln123_1, i30 %lshr_ln123_1

]]></Node>
<StgValue><ssdm name="C_4"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc60.split:17 %add_ln121 = add i6 %i_9, i6 1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc60.split:18 %store_ln94 = store i32 %E_14, i32 %E_2

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc60.split:19 %store_ln94 = store i32 %D_14, i32 %D_2

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc60.split:20 %store_ln94 = store i32 %C_4, i32 %C_3

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc60.split:21 %store_ln93 = store i6 %add_ln121, i6 %i_3

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="32">
<![CDATA[
for.inc85.preheader:0 %i_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
for.inc85.preheader:1 %C_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="C_7"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
for.inc85.preheader:2 %D_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="D_5"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
for.inc85.preheader:3 %E_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="E_5"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc85.preheader:4 %store_ln94 = store i32 %E_8, i32 %E_5

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc85.preheader:5 %store_ln94 = store i32 %E_14, i32 %D_5

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc85.preheader:6 %store_ln94 = store i32 %D_14, i32 %C_7

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc85.preheader:7 %store_ln93 = store i6 40, i6 %i_4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
for.inc85.preheader:8 %br_ln125 = br void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc60.split:1 %speclooptripcount_ln122 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln122"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc60.split:2 %specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln124"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="27" op_0_bw="32">
<![CDATA[
for.inc60.split:3 %trunc_ln123 = trunc i32 %B_11

]]></Node>
<StgValue><ssdm name="trunc_ln123"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc60.split:4 %lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %B_11, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="7">
<![CDATA[
for.inc60.split:6 %W_load_5 = load i7 %W_addr_7

]]></Node>
<StgValue><ssdm name="W_load_5"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
for.inc60.split:9 %or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln123, i5 %lshr_ln1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60.split:10 %add_ln123 = add i32 %W_load_5, i32 %or_ln

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60.split:13 %A_10 = add i32 %add_ln123_2, i32 %add_ln123

]]></Node>
<StgValue><ssdm name="A_10"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
for.inc60.split:22 %br_ln121 = br void %for.inc60

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc85:0 %B_12 = phi i32 %A_11, void %for.inc85.split, i32 %B_11, void %for.inc85.preheader

]]></Node>
<StgValue><ssdm name="B_12"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc85:1 %B_6 = phi i32 %B_12, void %for.inc85.split, i32 %B_4, void %for.inc85.preheader

]]></Node>
<StgValue><ssdm name="B_6"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc85:2 %i_10 = load i6 %i_4

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc85:3 %D_15 = load i32 %C_7

]]></Node>
<StgValue><ssdm name="D_15"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc85:4 %E_15 = load i32 %D_5

]]></Node>
<StgValue><ssdm name="E_15"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc85:5 %E_11 = load i32 %E_5

]]></Node>
<StgValue><ssdm name="E_11"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc85:6 %icmp_ln125 = icmp_eq  i6 %i_10, i6 60

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc85:7 %br_ln125 = br i1 %icmp_ln125, void %for.inc85.split, void %for.inc107.preheader

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="6">
<![CDATA[
for.inc85.split:0 %zext_ln94_2 = zext i6 %i_10

]]></Node>
<StgValue><ssdm name="zext_ln94_2"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc85.split:5 %W_addr_8 = getelementptr i32 %W, i64 0, i64 %zext_ln94_2

]]></Node>
<StgValue><ssdm name="W_addr_8"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="7">
<![CDATA[
for.inc85.split:6 %W_load_6 = load i7 %W_addr_8

]]></Node>
<StgValue><ssdm name="W_load_6"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc85.split:7 %or_ln127 = or i32 %E_15, i32 %D_15

]]></Node>
<StgValue><ssdm name="or_ln127"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc85.split:8 %and_ln127 = and i32 %or_ln127, i32 %B_6

]]></Node>
<StgValue><ssdm name="and_ln127"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc85.split:9 %and_ln127_1 = and i32 %E_15, i32 %D_15

]]></Node>
<StgValue><ssdm name="and_ln127_1"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc85.split:10 %or_ln127_1 = or i32 %and_ln127, i32 %and_ln127_1

]]></Node>
<StgValue><ssdm name="or_ln127_1"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc85.split:13 %add_ln127_1 = add i32 %E_11, i32 %or_ln127_1

]]></Node>
<StgValue><ssdm name="add_ln127_1"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc85.split:14 %add_ln127_2 = add i32 %add_ln127_1, i32 2400959708

]]></Node>
<StgValue><ssdm name="add_ln127_2"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="2" op_0_bw="32">
<![CDATA[
for.inc85.split:16 %trunc_ln127_1 = trunc i32 %B_6

]]></Node>
<StgValue><ssdm name="trunc_ln127_1"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc85.split:17 %lshr_ln127_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %B_6, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln127_1"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
for.inc85.split:18 %C_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln127_1, i30 %lshr_ln127_1

]]></Node>
<StgValue><ssdm name="C_6"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc85.split:19 %add_ln125 = add i6 %i_10, i6 1

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc85.split:20 %store_ln94 = store i32 %E_15, i32 %E_5

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc85.split:21 %store_ln94 = store i32 %D_15, i32 %D_5

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc85.split:22 %store_ln94 = store i32 %C_6, i32 %C_7

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc85.split:23 %store_ln93 = store i6 %add_ln125, i6 %i_4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
for.inc107.preheader:0 %E_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="E_7"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
for.inc107.preheader:1 %B_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="B_5"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="32">
<![CDATA[
for.inc107.preheader:2 %i_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32">
<![CDATA[
for.inc107.preheader:3 %E_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="E_9"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
for.inc107.preheader:4 %D_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="D_8"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
for.inc107.preheader:5 %B_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="B_7"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc107.preheader:6 %store_ln94 = store i32 %B_12, i32 %B_7

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc107.preheader:7 %store_ln94 = store i32 %D_15, i32 %D_8

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc107.preheader:8 %store_ln94 = store i32 %E_15, i32 %E_9

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc107.preheader:9 %store_ln93 = store i7 60, i7 %i_5

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc107.preheader:10 %store_ln94 = store i32 %B_6, i32 %B_5

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc107.preheader:11 %store_ln94 = store i32 %E_11, i32 %E_7

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
for.inc107.preheader:12 %br_ln129 = br void %for.inc107

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="217" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc85.split:1 %speclooptripcount_ln126 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln126"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc85.split:2 %specloopname_ln128 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="27" op_0_bw="32">
<![CDATA[
for.inc85.split:3 %trunc_ln127 = trunc i32 %B_12

]]></Node>
<StgValue><ssdm name="trunc_ln127"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc85.split:4 %lshr_ln2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %B_12, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="7">
<![CDATA[
for.inc85.split:6 %W_load_6 = load i7 %W_addr_8

]]></Node>
<StgValue><ssdm name="W_load_6"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
for.inc85.split:11 %or_ln127_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln127, i5 %lshr_ln2

]]></Node>
<StgValue><ssdm name="or_ln127_2"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc85.split:12 %add_ln127 = add i32 %W_load_6, i32 %or_ln127_2

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc85.split:15 %A_11 = add i32 %add_ln127_2, i32 %add_ln127

]]></Node>
<StgValue><ssdm name="A_11"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
for.inc85.split:24 %br_ln125 = br void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="226" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc107:0 %i_11 = load i7 %i_5

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc107:1 %D_16 = load i32 %E_9

]]></Node>
<StgValue><ssdm name="D_16"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc107:2 %C_13 = load i32 %D_8

]]></Node>
<StgValue><ssdm name="C_13"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc107:3 %A_12 = load i32 %B_7

]]></Node>
<StgValue><ssdm name="A_12"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc107:4 %icmp_ln129 = icmp_eq  i7 %i_11, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc107:5 %br_ln129 = br i1 %icmp_ln129, void %for.inc107.split, void %for.end109

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc107.split:0 %E_7_load_1 = load i32 %E_7

]]></Node>
<StgValue><ssdm name="E_7_load_1"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc107.split:1 %B_5_load_1 = load i32 %B_5

]]></Node>
<StgValue><ssdm name="B_5_load_1"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="7">
<![CDATA[
for.inc107.split:2 %zext_ln129 = zext i7 %i_11

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc107.split:7 %W_addr_9 = getelementptr i32 %W, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="W_addr_9"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="7">
<![CDATA[
for.inc107.split:8 %W_load_7 = load i7 %W_addr_9

]]></Node>
<StgValue><ssdm name="W_load_7"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc107.split:9 %xor_ln131 = xor i32 %B_5_load_1, i32 %D_16

]]></Node>
<StgValue><ssdm name="xor_ln131"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc107.split:10 %xor_ln131_1 = xor i32 %xor_ln131, i32 %C_13

]]></Node>
<StgValue><ssdm name="xor_ln131_1"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc107.split:13 %add_ln131_1 = add i32 %xor_ln131_1, i32 3395469782

]]></Node>
<StgValue><ssdm name="add_ln131_1"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc107.split:14 %add_ln131_2 = add i32 %add_ln131_1, i32 %E_7_load_1

]]></Node>
<StgValue><ssdm name="add_ln131_2"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="2" op_0_bw="32">
<![CDATA[
for.inc107.split:16 %trunc_ln131_1 = trunc i32 %B_5_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln131_1"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc107.split:17 %lshr_ln131_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %B_5_load_1, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln131_1"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
for.inc107.split:18 %C_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln131_1, i30 %lshr_ln131_1

]]></Node>
<StgValue><ssdm name="C_8"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc107.split:19 %add_ln129 = add i7 %i_11, i7 1

]]></Node>
<StgValue><ssdm name="add_ln129"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc107.split:21 %store_ln94 = store i32 %C_8, i32 %D_8

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc107.split:22 %store_ln94 = store i32 %C_13, i32 %E_9

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc107.split:23 %store_ln93 = store i7 %add_ln129, i7 %i_5

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc107.split:24 %store_ln94 = store i32 %A_12, i32 %B_5

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc107.split:25 %store_ln94 = store i32 %D_16, i32 %E_7

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end109:1 %B_5_load = load i32 %B_5

]]></Node>
<StgValue><ssdm name="B_5_load"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end109:2 %add_ln135 = add i32 %A, i32 %A_12

]]></Node>
<StgValue><ssdm name="add_ln135"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end109:3 %store_ln135 = store i32 %add_ln135, i32 0

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end109:4 %add_ln136 = add i32 %B, i32 %B_5_load

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end109:5 %store_ln136 = store i32 %add_ln136, i32 1

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end109:6 %add_ln137 = add i32 %C, i32 %C_13

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end109:8 %add_ln138 = add i32 %D, i32 %D_16

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="257" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc107.split:3 %speclooptripcount_ln130 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln130"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc107.split:4 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="27" op_0_bw="32">
<![CDATA[
for.inc107.split:5 %trunc_ln131 = trunc i32 %A_12

]]></Node>
<StgValue><ssdm name="trunc_ln131"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc107.split:6 %lshr_ln3 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %A_12, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="7">
<![CDATA[
for.inc107.split:8 %W_load_7 = load i7 %W_addr_9

]]></Node>
<StgValue><ssdm name="W_load_7"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
for.inc107.split:11 %or_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln131, i5 %lshr_ln3

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc107.split:12 %add_ln131 = add i32 %W_load_7, i32 %or_ln1

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc107.split:15 %temp = add i32 %add_ln131_2, i32 %add_ln131

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc107.split:20 %store_ln94 = store i32 %temp, i32 %B_7

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
for.inc107.split:26 %br_ln129 = br void %for.inc107

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="267" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end109:7 %store_ln137 = store i32 %add_ln137, i32 2

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end109:9 %store_ln138 = store i32 %add_ln138, i32 3

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="269" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end109:0 %E_7_load = load i32 %E_7

]]></Node>
<StgValue><ssdm name="E_7_load"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end109:10 %add_ln139 = add i32 %E, i32 %E_7_load

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end109:11 %store_ln139 = store i32 %add_ln139, i32 4

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="272" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0">
<![CDATA[
for.end109:12 %ret_ln140 = ret

]]></Node>
<StgValue><ssdm name="ret_ln140"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
