//==================================================
// This file contains the Excluded objects
// Generated By User: aradan
// Format Version: 2
// Date: Thu Jan 20 11:23:26 2022
// ExclMode: default
//==================================================
CHECKSUM: "3761378638 3281212534"
//INSTANCE: tb.gpu0.chip0.core.udpcssys_tb_usb.dpcssys_tb_c20_usb0.rdpcs_pipe_usb.DPCS_PHY_data_dp_pipe_tx1_serdes
MODULE: DPCS_PHY_pipe_data
Toggle 0to1 data2 [39] "logic data2[39:0]"
Toggle 1to0 data2 [39] "logic data2[39:0]"
Toggle 0to1 data2 [28] "logic data2[39:0]"
Toggle 1to0 data2 [28] "logic data2[39:0]"
Toggle 0to1 data2 [29] "logic data2[39:0]"
Toggle 1to0 data2 [29] "logic data2[39:0]"
Toggle 0to1 data2 [38] "logic data2[39:0]"
Toggle 1to0 data2 [38] "logic data2[39:0]"
Toggle 0to1 elecidle [3] "logic elecidle[3:0]"
Toggle 1to0 elecidle [3] "logic elecidle[3:0]"
Toggle 0to1 elecidle [1] "logic elecidle[3:0]"
Toggle 1to0 elecidle [1] "logic elecidle[3:0]"
Toggle 0to1 elecidle [2] "logic elecidle[3:0]"
Toggle 1to0 elecidle [2] "logic elecidle[3:0]"
Toggle 0to1 data [29] "logic data[39:0]"
Toggle 1to0 data [29] "logic data[39:0]"
Toggle 0to1 data [38] "logic data[39:0]"
Toggle 1to0 data [38] "logic data[39:0]"
Toggle 0to1 data [39] "logic data[39:0]"
Toggle 1to0 data [39] "logic data[39:0]"
Toggle 0to1 data [28] "logic data[39:0]"
Toggle 1to0 data [28] "logic data[39:0]"
CHECKSUM: "3761378638 3281212534"
INSTANCE: tb.gpu0.chip0.core.udpcssys_tb_usb.dpcssys_tb_c20_usb0.rdpcs_pipe_usb.DPCS_PHY_data_dp_pipe_tx0_serdes
Toggle 0to1 data2 [39] "logic data2[39:0]"
Toggle 1to0 data2 [39] "logic data2[39:0]"
Toggle 0to1 data2 [28] "logic data2[39:0]"
Toggle 1to0 data2 [28] "logic data2[39:0]"
Toggle 0to1 data2 [29] "logic data2[39:0]"
Toggle 1to0 data2 [29] "logic data2[39:0]"
Toggle 0to1 data2 [38] "logic data2[39:0]"
Toggle 1to0 data2 [38] "logic data2[39:0]"
Toggle 0to1 elecidle [3] "logic elecidle[3:0]"
Toggle 1to0 elecidle [3] "logic elecidle[3:0]"
Toggle 0to1 elecidle [1] "logic elecidle[3:0]"
Toggle 1to0 elecidle [1] "logic elecidle[3:0]"
Toggle 0to1 elecidle [2] "logic elecidle[3:0]"
Toggle 1to0 elecidle [2] "logic elecidle[3:0]"
Toggle 0to1 data [29] "logic data[39:0]"
Toggle 1to0 data [29] "logic data[39:0]"
Toggle 0to1 data [38] "logic data[39:0]"
Toggle 1to0 data [38] "logic data[39:0]"
Toggle 0to1 data [39] "logic data[39:0]"
Toggle 1to0 data [39] "logic data[39:0]"
Toggle 0to1 data [28] "logic data[39:0]"
Toggle 1to0 data [28] "logic data[39:0]"
CHECKSUM: "2999957633 4192654025"
INSTANCE: tb.gpu0.chip0.core.udpcssys_tb_usb.dpcssys_tb_c20_usb0.rdpcs_pipe_usb.DPCS_PHY_dp_pipe_cntl_lane1
ANNOTATION: " tied to 0 "
Toggle maxpclk_div_ratio "logic maxpclk_div_ratio[3:0]"
CHECKSUM: "2999957633 4192654025"
INSTANCE: tb.gpu0.chip0.core.udpcssys_tb_usb.dpcssys_tb_c20_usb0.rdpcs_pipe_usb.DPCS_PHY_dp_pipe_cntl_lane0
Toggle maxpclk_div_ratio "logic maxpclk_div_ratio[3:0]"
CHECKSUM: "1611039844 3732011281"
//INSTANCE: tb.gpu0.chip0.core.udpcssys_tb_usb.dpcssys_tb_c20_usb1.rdpcs_pipe_usb
MODULE: rdocs_pipe_dc_wrapper
Toggle 0to1 DPCS_DEBUG_ASYNC_debug_8bit_data [0] "logic DPCS_DEBUG_ASYNC_debug_8bit_data[7:0]"
Toggle 1to0 DPCS_DEBUG_ASYNC_debug_8bit_data [0] "logic DPCS_DEBUG_ASYNC_debug_8bit_data[7:0]"
ANNOTATION: " tied to 0 "
Toggle DPCS_PHY_dp_pipe_cntl_lane1_maxpclk_div_ratio "logic DPCS_PHY_dp_pipe_cntl_lane1_maxpclk_div_ratio[3:0]"
ANNOTATION: " tied to 0 "
Toggle DPCS_PHY_dp_pipe_cntl_lane0_maxpclk_div_ratio "logic DPCS_PHY_dp_pipe_cntl_lane0_maxpclk_div_ratio[3:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle [3] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle[3:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle [3] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle[3:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle [1] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle[3:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle [1] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle[3:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle [2] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle[3:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle [2] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle[3:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [29] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [29] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [38] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [38] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [39] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [39] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [28] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [28] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data2 [29] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data2 [29] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data2 [38] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data2 [38] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data2 [39] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data2 [39] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data2 [28] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data2 [28] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle [3] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle[3:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle [3] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle[3:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle [1] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle[3:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle [1] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle[3:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle [2] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle[3:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle [2] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle[3:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [29] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [29] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [38] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [38] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [39] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [39] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [28] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [28] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [39] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [39] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [28] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [28] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [29] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [29] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [38] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [38] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_DEBUG_DATA_symclk_dpcs [0] "logic DPCS_DEBUG_DATA_symclk_dpcs[31:0]"
Toggle 1to0 DPCS_DEBUG_DATA_symclk_dpcs [0] "logic DPCS_DEBUG_DATA_symclk_dpcs[31:0]"
Toggle 0to1 DPCS_DEBUG_DATA_symclk_dpcs [25] "logic DPCS_DEBUG_DATA_symclk_dpcs[31:0]"
Toggle 1to0 DPCS_DEBUG_DATA_symclk_dpcs [25] "logic DPCS_DEBUG_DATA_symclk_dpcs[31:0]"
Toggle 0to1 DPCS_DEBUG_DATA_symclk_dpcs [11] "logic DPCS_DEBUG_DATA_symclk_dpcs[31:0]"
Toggle 1to0 DPCS_DEBUG_DATA_symclk_dpcs [11] "logic DPCS_DEBUG_DATA_symclk_dpcs[31:0]"
Toggle 0to1 DPCS_BPHY_COMM_COMBO_dp_pg_reset "logic DPCS_BPHY_COMM_COMBO_dp_pg_reset"
Toggle 1to0 DPCS_BPHY_COMM_COMBO_dp_pg_reset "logic DPCS_BPHY_COMM_COMBO_dp_pg_reset"
ANNOTATION: " toggles, connectivity is ok "
Toggle 1to0 hard_resetb "logic hard_resetb"
CHECKSUM: "1611039844 3732011281"
INSTANCE: tb.gpu0.chip0.core.udpcssys_tb_usb.dpcssys_tb_c20_usb0.rdpcs_pipe_usb
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [39] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [39] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [28] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [28] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [29] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [29] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [38] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [38] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_dp_pipe_cntl_lane1_maxpclk_div_ratio [3] "logic DPCS_PHY_dp_pipe_cntl_lane1_maxpclk_div_ratio[3:0]"
Toggle 1to0 DPCS_PHY_dp_pipe_cntl_lane1_maxpclk_div_ratio [3] "logic DPCS_PHY_dp_pipe_cntl_lane1_maxpclk_div_ratio[3:0]"
Toggle 0to1 DPCS_PHY_dp_pipe_cntl_lane1_maxpclk_div_ratio [0] "logic DPCS_PHY_dp_pipe_cntl_lane1_maxpclk_div_ratio[3:0]"
Toggle 1to0 DPCS_PHY_dp_pipe_cntl_lane1_maxpclk_div_ratio [0] "logic DPCS_PHY_dp_pipe_cntl_lane1_maxpclk_div_ratio[3:0]"
Toggle 0to1 DPCS_PHY_dp_pipe_cntl_lane1_maxpclk_div_ratio [1] "logic DPCS_PHY_dp_pipe_cntl_lane1_maxpclk_div_ratio[3:0]"
Toggle 1to0 DPCS_PHY_dp_pipe_cntl_lane1_maxpclk_div_ratio [1] "logic DPCS_PHY_dp_pipe_cntl_lane1_maxpclk_div_ratio[3:0]"
Toggle 0to1 DPCS_PHY_dp_pipe_cntl_lane1_maxpclk_div_ratio [2] "logic DPCS_PHY_dp_pipe_cntl_lane1_maxpclk_div_ratio[3:0]"
Toggle 1to0 DPCS_PHY_dp_pipe_cntl_lane1_maxpclk_div_ratio [2] "logic DPCS_PHY_dp_pipe_cntl_lane1_maxpclk_div_ratio[3:0]"
Toggle 0to1 DPCS_PHY_dp_pipe_cntl_lane0_maxpclk_div_ratio [3] "logic DPCS_PHY_dp_pipe_cntl_lane0_maxpclk_div_ratio[3:0]"
Toggle 1to0 DPCS_PHY_dp_pipe_cntl_lane0_maxpclk_div_ratio [3] "logic DPCS_PHY_dp_pipe_cntl_lane0_maxpclk_div_ratio[3:0]"
Toggle 0to1 DPCS_PHY_dp_pipe_cntl_lane0_maxpclk_div_ratio [0] "logic DPCS_PHY_dp_pipe_cntl_lane0_maxpclk_div_ratio[3:0]"
Toggle 1to0 DPCS_PHY_dp_pipe_cntl_lane0_maxpclk_div_ratio [0] "logic DPCS_PHY_dp_pipe_cntl_lane0_maxpclk_div_ratio[3:0]"
Toggle 0to1 DPCS_PHY_dp_pipe_cntl_lane0_maxpclk_div_ratio [1] "logic DPCS_PHY_dp_pipe_cntl_lane0_maxpclk_div_ratio[3:0]"
Toggle 1to0 DPCS_PHY_dp_pipe_cntl_lane0_maxpclk_div_ratio [1] "logic DPCS_PHY_dp_pipe_cntl_lane0_maxpclk_div_ratio[3:0]"
Toggle 0to1 DPCS_PHY_dp_pipe_cntl_lane0_maxpclk_div_ratio [2] "logic DPCS_PHY_dp_pipe_cntl_lane0_maxpclk_div_ratio[3:0]"
Toggle 1to0 DPCS_PHY_dp_pipe_cntl_lane0_maxpclk_div_ratio [2] "logic DPCS_PHY_dp_pipe_cntl_lane0_maxpclk_div_ratio[3:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle [3] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle[3:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle [3] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle[3:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle [1] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle[3:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle [1] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle[3:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle [2] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle[3:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle [2] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle[3:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle [3] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle[3:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle [3] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle[3:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle [1] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle[3:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle [1] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle[3:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle [2] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle[3:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle [2] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle[3:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [29] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [29] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [38] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [38] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [39] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [39] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [28] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [28] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data2 [39] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data2 [39] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data2 [28] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data2 [28] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data2 [29] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data2 [29] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data2 [38] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data2 [38] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [29] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [29] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [38] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [38] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [39] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [39] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [28] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [28] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_DEBUG_DATA_symclk_dpcs [0] "logic DPCS_DEBUG_DATA_symclk_dpcs[31:0]"
Toggle 1to0 DPCS_DEBUG_DATA_symclk_dpcs [0] "logic DPCS_DEBUG_DATA_symclk_dpcs[31:0]"
Toggle 0to1 DPCS_DEBUG_DATA_symclk_dpcs [25] "logic DPCS_DEBUG_DATA_symclk_dpcs[31:0]"
Toggle 1to0 DPCS_DEBUG_DATA_symclk_dpcs [25] "logic DPCS_DEBUG_DATA_symclk_dpcs[31:0]"
CHECKSUM: "1611039844 3732011281"
INSTANCE: tb.gpu0.chip0.core.udpcssys_tb_usb.dpcssys_tb_c20_usb2.rdpcs_pipe_usb
Toggle 0to1 DPCS_BPHY_COMM_COMBO_dp_pg_reset "logic DPCS_BPHY_COMM_COMBO_dp_pg_reset"
Toggle 1to0 DPCS_BPHY_COMM_COMBO_dp_pg_reset "logic DPCS_BPHY_COMM_COMBO_dp_pg_reset"
Toggle 0to1 DPCS_DEBUG_DATA_symclk_dpcs [0] "logic DPCS_DEBUG_DATA_symclk_dpcs[31:0]"
Toggle 1to0 DPCS_DEBUG_DATA_symclk_dpcs [0] "logic DPCS_DEBUG_DATA_symclk_dpcs[31:0]"
Toggle 0to1 DPCS_DEBUG_DATA_symclk_dpcs [25] "logic DPCS_DEBUG_DATA_symclk_dpcs[31:0]"
Toggle 1to0 DPCS_DEBUG_DATA_symclk_dpcs [25] "logic DPCS_DEBUG_DATA_symclk_dpcs[31:0]"
Toggle 0to1 DPCS_DEBUG_DATA_symclk_dpcs [11] "logic DPCS_DEBUG_DATA_symclk_dpcs[31:0]"
Toggle 1to0 DPCS_DEBUG_DATA_symclk_dpcs [11] "logic DPCS_DEBUG_DATA_symclk_dpcs[31:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data2 [29] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data2 [29] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data2 [38] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data2 [38] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data2 [39] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data2 [39] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data2 [28] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data2 [28] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data2[39:0]"
Toggle 0to1 DPCS_DEBUG_ASYNC_debug_8bit_data [0] "logic DPCS_DEBUG_ASYNC_debug_8bit_data[7:0]"
Toggle 1to0 DPCS_DEBUG_ASYNC_debug_8bit_data [0] "logic DPCS_DEBUG_ASYNC_debug_8bit_data[7:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [39] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [39] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [20] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [20] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [21] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [21] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [22] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [22] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [23] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [23] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [24] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [24] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [25] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [25] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [26] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [26] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [27] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [27] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [28] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [28] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [29] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [29] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [30] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [30] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [31] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [31] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [32] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [32] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [33] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [33] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [34] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [34] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [35] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [35] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [36] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [36] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [37] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [37] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_data [38] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_data [38] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [39] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [39] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [20] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [20] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [21] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [21] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [22] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [22] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [23] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [23] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [24] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [24] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [25] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [25] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [26] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [26] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [27] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [27] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [28] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [28] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [29] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [29] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [30] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [30] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [31] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [31] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [32] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [32] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [33] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [33] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [34] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [34] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [35] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [35] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [36] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [36] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [37] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [37] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data [38] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data [38] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [39] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [39] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [20] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [20] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [21] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [21] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [22] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [22] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [23] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [23] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [24] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [24] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [25] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [25] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [26] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [26] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [27] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [27] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [28] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [28] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [29] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [29] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [30] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [30] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [31] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [31] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [32] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [32] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [33] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [33] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [34] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [34] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [35] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [35] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [36] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [36] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [37] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [37] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [38] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_data2 [38] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_data2[39:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle [3] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle[3:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle [3] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle[3:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle [1] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle[3:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle [1] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle[3:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle [2] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle[3:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle [2] "logic DPCS_PHY_data_dp_pipe_tx1_serdes_elecidle[3:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle [3] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle[3:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle [3] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle[3:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle [1] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle[3:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle [1] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle[3:0]"
Toggle 0to1 DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle [2] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle[3:0]"
Toggle 1to0 DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle [2] "logic DPCS_PHY_data_dp_pipe_tx0_serdes_elecidle[3:0]"
ANNOTATION: " tied to 0 "
Toggle DPCS_PHY_dp_pipe_cntl_lane1_maxpclk_div_ratio "logic DPCS_PHY_dp_pipe_cntl_lane1_maxpclk_div_ratio[3:0]"
ANNOTATION: " tied to 0 "
Toggle DPCS_PHY_dp_pipe_cntl_lane0_maxpclk_div_ratio "logic DPCS_PHY_dp_pipe_cntl_lane0_maxpclk_div_ratio[3:0]"
ANNOTATION: " toggles, connectivity is ok "
Toggle 1to0 hard_resetb "logic hard_resetb"
