// Seed: 422323378
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1 - id_2 >= 1;
  tri0 id_3;
  wor  id_4;
  assign id_1 = 1 - id_4;
  tri0  id_5;
  uwire id_6;
  assign id_5 = 1;
  assign id_3 = 1 / 1;
  assign id_4 = 1;
  always @(posedge id_5) begin
    id_6 = 1'd0 == id_2 - 1;
    $display(1);
  end
  assign id_1 = id_5 >= 1;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
module module_0 ();
  supply1 id_2 = module_1 == id_2;
  module_0(
      id_2, id_2
  );
endmodule
