Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Sep 28 22:02:17 2024
| Host         : LAPTOP-DTPKTC7I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file POKEY_Top_timing_summary_routed.rpt -pb POKEY_Top_timing_summary_routed.pb -rpx POKEY_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : POKEY_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (27)
6. checking no_output_delay (25)
7. checking multiple_clock (568)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (568)
--------------------------------
 There are 568 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.167        0.000                      0                 1005        0.024        0.000                      0                 1005        7.833        0.000                       0                   587  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk179_pin              {0.000 294.360}      558.720         1.790           
clk_pin                 {0.000 41.660}       83.330          12.000          
  clk_out_clk_wiz_0_1   {0.000 8.333}        16.666          60.002          
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          
sysclk                  {0.000 41.666}       83.333          12.000          
  clk_out_clk_wiz_0     {0.000 8.333}        16.667          60.000          
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk179_pin                                                                                                                                                              263.860        0.000                       0                    13  
clk_pin                                                                                                                                                                  16.670        0.000                       0                     1  
  clk_out_clk_wiz_0_1         4.183        0.000                      0                 1005        0.278        0.000                      0                 1005        7.833        0.000                       0                   570  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  
sysclk                                                                                                                                                                   16.667        0.000                       0                     1  
  clk_out_clk_wiz_0           4.167        0.000                      0                 1005        0.278        0.000                      0                 1005        7.833        0.000                       0                   570  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_0    clk_out_clk_wiz_0_1        4.167        0.000                      0                 1005        0.025        0.000                      0                 1005  
clk_out_clk_wiz_0_1  clk_out_clk_wiz_0          4.168        0.000                      0                 1005        0.024        0.000                      0                 1005  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk179_pin
  To Clock:  clk179_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      263.860ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk179_pin
Waveform(ns):       { 0.000 294.360 }
Period(ns):         558.720
Sources:            { clk179 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         558.720     556.565    BUFGCTRL_X0Y1  clk179_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         558.720     557.720    SLICE_X58Y44   Aint_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         558.720     557.720    SLICE_X58Y44   Aint_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         558.720     557.720    SLICE_X58Y44   Aint_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         558.720     557.720    SLICE_X58Y44   Aint_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         558.720     557.720    SLICE_X64Y42   Dataw_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         558.720     557.720    SLICE_X64Y49   Dataw_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         558.720     557.720    SLICE_X64Y42   Dataw_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         558.720     557.720    SLICE_X64Y49   Dataw_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         558.720     557.720    SLICE_X64Y49   Dataw_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X54Y49   Dataw_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X54Y49   Dataw_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X58Y44   Aint_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X58Y44   Aint_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X58Y44   Aint_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X58Y44   Aint_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X64Y42   Dataw_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X64Y49   Dataw_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X64Y49   Dataw_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X64Y42   Dataw_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         294.360     293.860    SLICE_X64Y42   Dataw_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         294.360     293.860    SLICE_X64Y42   Dataw_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         294.360     293.860    SLICE_X54Y49   Dataw_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         294.360     293.860    SLICE_X54Y49   Dataw_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         294.360     293.860    SLICE_X58Y44   Aint_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         294.360     293.860    SLICE_X58Y44   Aint_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         294.360     293.860    SLICE_X58Y44   Aint_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         294.360     293.860    SLICE_X58Y44   Aint_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         294.360     293.860    SLICE_X58Y44   Aint_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         294.360     293.860    SLICE_X58Y44   Aint_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _key_core/D_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.077 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.833    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.983 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.493    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  sysclk (IN)
                         net (fo=0)                   0.000    16.666    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[0]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.237    15.538    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.333    _key_core/D_reg[0]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _key_core/D_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.077 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.833    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.983 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.493    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  sysclk (IN)
                         net (fo=0)                   0.000    16.666    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[1]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.237    15.538    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.333    _key_core/D_reg[1]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _key_core/D_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.077 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.833    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.983 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.493    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  sysclk (IN)
                         net (fo=0)                   0.000    16.666    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[2]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.237    15.538    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.333    _key_core/D_reg[2]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _key_core/D_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.077 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.833    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.983 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.493    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  sysclk (IN)
                         net (fo=0)                   0.000    16.666    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[3]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.237    15.538    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.333    _key_core/D_reg[3]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _key_core/D_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.077 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.833    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.983 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.493    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  sysclk (IN)
                         net (fo=0)                   0.000    16.666    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[4]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.237    15.538    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.333    _key_core/D_reg[4]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _key_core/D_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.077 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.833    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.983 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.493    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  sysclk (IN)
                         net (fo=0)                   0.000    16.666    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[5]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.237    15.538    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.333    _key_core/D_reg[5]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _key_core/D_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.077 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.833    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.983 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.493    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  sysclk (IN)
                         net (fo=0)                   0.000    16.666    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[7]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.237    15.538    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.333    _key_core/D_reg[7]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.371ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _key_core/D_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        3.495ns  (logic 1.126ns (32.222%)  route 2.369ns (67.778%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.077 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.833    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.983 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.493    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.343    10.960    _key_core/c5_n_1
    SLICE_X62Y55         FDRE                                         r  _key_core/D_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  sysclk (IN)
                         net (fo=0)                   0.000    16.666    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.509    15.199    _key_core/clk_out
    SLICE_X62Y55         FDRE                                         r  _key_core/D_reg[6]/C
                         clock pessimism              0.575    15.774    
                         clock uncertainty           -0.237    15.537    
    SLICE_X62Y55         FDRE (Setup_fdre_C_CE)      -0.205    15.332    _key_core/D_reg[6]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  4.371    

Slack (MET) :             4.830ns  (required time - arrival time)
  Source:                 _pot_core/nor1_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _pot_core/nor4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        3.212ns  (logic 0.941ns (29.297%)  route 2.271ns (70.703%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 15.132 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 7.412 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.077 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.572     7.412    _pot_core/clk_out
    SLICE_X55Y49         FDRE                                         r  _pot_core/nor1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.459     7.871 r  _pot_core/nor1_reg/Q
                         net (fo=21, routed)          1.851     9.722    _pot_core/b3/nor1
    SLICE_X55Y54         LUT5 (Prop_lut5_I3_O)        0.150     9.872 f  _pot_core/b3/nor4_i_3/O
                         net (fo=1, routed)           0.420    10.292    _pot_core/b0/nor4_reg_0
    SLICE_X54Y53         LUT4 (Prop_lut4_I1_O)        0.332    10.624 r  _pot_core/b0/nor4_i_1__3/O
                         net (fo=1, routed)           0.000    10.624    _pot_core/b0_n_2
    SLICE_X54Y53         FDRE                                         r  _pot_core/nor4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  sysclk (IN)
                         net (fo=0)                   0.000    16.666    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.442    15.132    _pot_core/clk_out
    SLICE_X54Y53         FDRE                                         r  _pot_core/nor4_reg/C
                         clock pessimism              0.483    15.614    
                         clock uncertainty           -0.237    15.377    
    SLICE_X54Y53         FDRE (Setup_fdre_C_D)        0.077    15.454    _pot_core/nor4_reg
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  4.830    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 _key_core/qb3/intQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _key_core/b0/intQ_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0_1 fall@8.333ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 1.056ns (32.434%)  route 2.200ns (67.566%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 6.866 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626    -0.867    _key_core/qb3/clk_out
    SLICE_X63Y53         FDRE                                         r  _key_core/qb3/intQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  _key_core/qb3/intQ_reg/Q
                         net (fo=6, routed)           1.018     0.607    _key_core/c0/Q_3
    SLICE_X64Y53         LUT4 (Prop_lut4_I3_O)        0.148     0.755 r  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     1.473    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328     1.801 r  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463     2.265    _key_core/b0/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124     2.389 r  _key_core/b0/intQ_i_1__4/O
                         net (fo=1, routed)           0.000     2.389    _key_core/b0/intQ_i_1__4_n_0
    SLICE_X62Y54         FDRE                                         r  _key_core/b0/intQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.900    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.509     6.866    _key_core/b0/clk_out
    SLICE_X62Y54         FDRE                                         r  _key_core/b0/intQ_reg/C  (IS_INVERTED)
                         clock pessimism              0.575     7.441    
                         clock uncertainty           -0.237     7.204    
    SLICE_X62Y54         FDRE (Setup_fdre_C_D)        0.032     7.236    _key_core/b0/intQ_reg
  -------------------------------------------------------------------
                         required time                          7.236    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                  4.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 _freq_control/t3_b6/nDout_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _freq_control/t3_b6/bt_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 fall@8.333ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.414ns  (logic 0.249ns (60.207%)  route 0.165ns (39.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 7.500 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 7.736 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.567     7.736    _freq_control/t3_b6/clk_out
    SLICE_X54Y47         FDRE                                         r  _freq_control/t3_b6/nDout_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.151     7.887 r  _freq_control/t3_b6/nDout_reg/Q
                         net (fo=1, routed)           0.165     8.052    _freq_control/t3_b6/nDout_reg_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I0_O)        0.098     8.150 r  _freq_control/t3_b6/bt_i_1__16/O
                         net (fo=1, routed)           0.000     8.150    _freq_control/t3_b6/muxOut
    SLICE_X53Y47         FDRE                                         r  _freq_control/t3_b6/bt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.838     7.500    _freq_control/t3_b6/clk_out
    SLICE_X53Y47         FDRE                                         r  _freq_control/t3_b6/bt_reg/C  (IS_INVERTED)
                         clock pessimism              0.273     7.773    
    SLICE_X53Y47         FDRE (Hold_fdre_C_D)         0.099     7.872    _freq_control/t3_b6/bt_reg
  -------------------------------------------------------------------
                         required time                         -7.872    
                         arrival time                           8.150    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 _aud1/poly17Out_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _aud2/poly17Out_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 fall@8.333ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.307ns  (logic 0.133ns (43.292%)  route 0.174ns (56.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 7.527 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.569ns = ( 7.764 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.595     7.764    _aud1/clk_out
    SLICE_X58Y48         FDRE                                         r  _aud1/poly17Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.133     7.897 r  _aud1/poly17Out_reg/Q
                         net (fo=2, routed)           0.174     8.071    _aud2/poly17_0
    SLICE_X60Y47         FDRE                                         r  _aud2/poly17Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.865     7.527    _aud2/clk_out
    SLICE_X60Y47         FDRE                                         r  _aud2/poly17Out_reg/C  (IS_INVERTED)
                         clock pessimism              0.253     7.780    
    SLICE_X60Y47         FDRE (Hold_fdre_C_D)         0.010     7.790    _aud2/poly17Out_reg
  -------------------------------------------------------------------
                         required time                         -7.790    
                         arrival time                           8.071    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 _poly_core/lfsr5bit_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _poly_core/lfsr5bit_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 fall@8.333ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.307ns  (logic 0.133ns (43.370%)  route 0.174ns (56.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.568ns = ( 7.765 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.596     7.765    _poly_core/clk_out
    SLICE_X65Y47         FDRE                                         r  _poly_core/lfsr5bit_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.133     7.898 r  _poly_core/lfsr5bit_reg[2]/Q
                         net (fo=2, routed)           0.174     8.072    _poly_core/p_1_in
    SLICE_X65Y47         FDRE                                         r  _poly_core/lfsr5bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.867     7.529    _poly_core/clk_out
    SLICE_X65Y47         FDRE                                         r  _poly_core/lfsr5bit_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.236     7.765    
    SLICE_X65Y47         FDRE (Hold_fdre_C_D)         0.025     7.790    _poly_core/lfsr5bit_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.790    
                         arrival time                           8.072    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 _freq_control/t3_b5/nDout_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _freq_control/t3_b5/bt_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 fall@8.333ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.419ns  (logic 0.250ns (59.735%)  route 0.169ns (40.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 7.500 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 7.736 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.567     7.736    _freq_control/t3_b5/clk_out
    SLICE_X54Y47         FDRE                                         r  _freq_control/t3_b5/nDout_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.151     7.887 r  _freq_control/t3_b5/nDout_reg/Q
                         net (fo=1, routed)           0.169     8.056    _freq_control/t3_b5/nDout_reg_n_0
    SLICE_X53Y47         LUT4 (Prop_lut4_I0_O)        0.099     8.155 r  _freq_control/t3_b5/bt_i_1__17/O
                         net (fo=1, routed)           0.000     8.155    _freq_control/t3_b5/muxOut
    SLICE_X53Y47         FDRE                                         r  _freq_control/t3_b5/bt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.838     7.500    _freq_control/t3_b5/clk_out
    SLICE_X53Y47         FDRE                                         r  _freq_control/t3_b5/bt_reg/C  (IS_INVERTED)
                         clock pessimism              0.273     7.773    
    SLICE_X53Y47         FDRE (Hold_fdre_C_D)         0.098     7.871    _freq_control/t3_b5/bt_reg
  -------------------------------------------------------------------
                         required time                         -7.871    
                         arrival time                           8.155    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 _clock_gen_core/lfsr15k_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _clock_gen_core/lfsr15k0_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 fall@8.333ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.383ns  (logic 0.231ns (60.290%)  route 0.152ns (39.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.568ns = ( 7.765 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.596     7.765    _clock_gen_core/clk_out
    SLICE_X65Y49         FDRE                                         r  _clock_gen_core/lfsr15k_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.133     7.898 r  _clock_gen_core/lfsr15k_reg[6]/Q
                         net (fo=2, routed)           0.152     8.050    _clock_gen_core/p_0_in
    SLICE_X65Y49         LUT6 (Prop_lut6_I1_O)        0.098     8.148 r  _clock_gen_core/lfsr15k0_i_1/O
                         net (fo=1, routed)           0.000     8.148    _clock_gen_core/lfsr15k0_i_1_n_0
    SLICE_X65Y49         FDRE                                         r  _clock_gen_core/lfsr15k0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.867     7.529    _clock_gen_core/clk_out
    SLICE_X65Y49         FDRE                                         r  _clock_gen_core/lfsr15k0_reg/C  (IS_INVERTED)
                         clock pessimism              0.236     7.765    
    SLICE_X65Y49         FDRE (Hold_fdre_C_D)         0.099     7.864    _clock_gen_core/lfsr15k0_reg
  -------------------------------------------------------------------
                         required time                         -7.864    
                         arrival time                           8.148    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 _poly_core/lfsr4bit_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _poly_core/lfsr4bit_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 fall@8.333ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.316ns  (logic 0.133ns (42.129%)  route 0.183ns (57.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 7.527 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.569ns = ( 7.764 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.595     7.764    _poly_core/clk_out
    SLICE_X61Y49         FDRE                                         r  _poly_core/lfsr4bit_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.133     7.897 r  _poly_core/lfsr4bit_reg[1]/Q
                         net (fo=2, routed)           0.183     8.080    _poly_core/p_0_in
    SLICE_X61Y49         FDRE                                         r  _poly_core/lfsr4bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.865     7.527    _poly_core/clk_out
    SLICE_X61Y49         FDRE                                         r  _poly_core/lfsr4bit_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.237     7.764    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.025     7.789    _poly_core/lfsr4bit_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.789    
                         arrival time                           8.080    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 _ser_core/sh2_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _ser_core/sdiClk_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 fall@8.333ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.324ns  (logic 0.133ns (41.097%)  route 0.191ns (58.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.568ns = ( 7.765 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.596     7.765    _ser_core/clk_out
    SLICE_X65Y48         FDRE                                         r  _ser_core/sh2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.133     7.898 r  _ser_core/sh2_reg/Q
                         net (fo=1, routed)           0.191     8.089    _ser_core/sh2
    SLICE_X65Y48         FDRE                                         r  _ser_core/sdiClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.867     7.529    _ser_core/clk_out
    SLICE_X65Y48         FDRE                                         r  _ser_core/sdiClk_reg/C  (IS_INVERTED)
                         clock pessimism              0.236     7.765    
    SLICE_X65Y48         FDRE (Hold_fdre_C_D)         0.029     7.794    _ser_core/sdiClk_reg
  -------------------------------------------------------------------
                         required time                         -7.794    
                         arrival time                           8.089    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 _ser_core/Dr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _io_core/DataDQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.594%)  route 0.177ns (54.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.593    -0.571    _ser_core/clk_out
    SLICE_X60Y50         FDRE                                         r  _ser_core/Dr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  _ser_core/Dr_reg[4]/Q
                         net (fo=1, routed)           0.177    -0.246    _io_core/DataDQ_reg[7]_0[4]
    SLICE_X60Y51         FDRE                                         r  _io_core/DataDQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.863    -0.808    _io_core/clk_out
    SLICE_X60Y51         FDRE                                         r  _io_core/DataDQ_reg[4]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.011    -0.544    _io_core/DataDQ_reg[4]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 _skctls_reg/SKCTLS_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _ser_core/t2/nQ_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 fall@8.333ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.437ns  (logic 0.249ns (56.995%)  route 0.188ns (43.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.569ns = ( 7.764 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.595     7.764    _skctls_reg/clk_out
    SLICE_X60Y48         FDRE                                         r  _skctls_reg/SKCTLS_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.151     7.915 r  _skctls_reg/SKCTLS_reg[6]/Q
                         net (fo=4, routed)           0.188     8.103    _skctls_reg/Q[6]
    SLICE_X65Y47         LUT5 (Prop_lut5_I3_O)        0.098     8.201 r  _skctls_reg/nQ_i_1__4/O
                         net (fo=1, routed)           0.000     8.201    _ser_core/t2/muxOut
    SLICE_X65Y47         FDRE                                         r  _ser_core/t2/nQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.867     7.529    _ser_core/t2/clk_out
    SLICE_X65Y47         FDRE                                         r  _ser_core/t2/nQ_reg/C  (IS_INVERTED)
                         clock pessimism              0.273     7.802    
    SLICE_X65Y47         FDRE (Hold_fdre_C_D)         0.099     7.901    _ser_core/t2/nQ_reg
  -------------------------------------------------------------------
                         required time                         -7.901    
                         arrival time                           8.201    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 _aud2/poly5Out_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _aud3/poly5Out_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 fall@8.333ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.330ns  (logic 0.151ns (45.769%)  route 0.179ns (54.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 7.526 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.569ns = ( 7.764 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.595     7.764    _aud2/clk_out
    SLICE_X60Y47         FDRE                                         r  _aud2/poly5Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDRE (Prop_fdre_C_Q)         0.151     7.915 r  _aud2/poly5Out_reg/Q
                         net (fo=2, routed)           0.179     8.094    _aud3/poly5_1
    SLICE_X60Y46         FDRE                                         r  _aud3/poly5Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.864     7.526    _aud3/clk_out
    SLICE_X60Y46         FDRE                                         r  _aud3/poly5Out_reg/C  (IS_INVERTED)
                         clock pessimism              0.253     7.779    
    SLICE_X60Y46         FDRE (Hold_fdre_C_D)         0.010     7.789    _aud3/poly5Out_reg
  -------------------------------------------------------------------
                         required time                         -7.789    
                         arrival time                           8.094    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.666
Sources:            { clk_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.666      14.511     BUFGCTRL_X0Y0    clk_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.666      15.417     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X61Y45     AUD12_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X61Y45     AUD12_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X62Y44     AUD12_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X62Y44     AUD12_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X62Y44     AUD12_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X63Y45     AUD34_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X63Y44     AUD34_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X63Y45     AUD34_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.666      196.694    MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X61Y45     AUD12_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X61Y45     AUD12_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y44     AUD12_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y44     AUD12_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y44     AUD12_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y45     AUD34_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y44     AUD34_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y45     AUD34_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y45     AUD34_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y45     AUD34_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X61Y45     AUD12_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X61Y45     AUD12_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y43     _aud2/c2p/intQ_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X65Y46     _aud2/c2r/nQ_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y45     _aud2/data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y45     _aud2/data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y45     _aud2/data_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y45     _aud2/data_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y45     _aud2/data_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y45     _aud2/data_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clk_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y2    clk_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _key_core/D_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.078 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.834    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.984 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.494    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  sysclk (IN)
                         net (fo=0)                   0.000    16.667    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[0]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.253    15.522    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.317    _key_core/D_reg[0]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _key_core/D_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.078 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.834    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.984 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.494    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  sysclk (IN)
                         net (fo=0)                   0.000    16.667    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[1]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.253    15.522    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.317    _key_core/D_reg[1]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _key_core/D_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.078 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.834    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.984 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.494    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  sysclk (IN)
                         net (fo=0)                   0.000    16.667    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[2]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.253    15.522    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.317    _key_core/D_reg[2]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _key_core/D_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.078 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.834    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.984 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.494    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  sysclk (IN)
                         net (fo=0)                   0.000    16.667    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[3]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.253    15.522    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.317    _key_core/D_reg[3]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _key_core/D_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.078 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.834    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.984 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.494    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  sysclk (IN)
                         net (fo=0)                   0.000    16.667    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[4]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.253    15.522    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.317    _key_core/D_reg[4]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _key_core/D_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.078 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.834    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.984 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.494    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  sysclk (IN)
                         net (fo=0)                   0.000    16.667    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[5]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.253    15.522    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.317    _key_core/D_reg[5]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _key_core/D_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.078 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.834    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.984 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.494    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  sysclk (IN)
                         net (fo=0)                   0.000    16.667    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[7]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.253    15.522    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.317    _key_core/D_reg[7]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _key_core/D_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        3.495ns  (logic 1.126ns (32.222%)  route 2.369ns (67.778%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.078 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.834    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.984 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.494    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.343    10.961    _key_core/c5_n_1
    SLICE_X62Y55         FDRE                                         r  _key_core/D_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  sysclk (IN)
                         net (fo=0)                   0.000    16.667    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.509    15.199    _key_core/clk_out
    SLICE_X62Y55         FDRE                                         r  _key_core/D_reg[6]/C
                         clock pessimism              0.575    15.774    
                         clock uncertainty           -0.253    15.521    
    SLICE_X62Y55         FDRE (Setup_fdre_C_CE)      -0.205    15.316    _key_core/D_reg[6]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.815ns  (required time - arrival time)
  Source:                 _pot_core/nor1_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _pot_core/nor4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        3.212ns  (logic 0.941ns (29.297%)  route 2.271ns (70.703%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 15.132 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 7.412 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.078 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.572     7.412    _pot_core/clk_out
    SLICE_X55Y49         FDRE                                         r  _pot_core/nor1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.459     7.871 r  _pot_core/nor1_reg/Q
                         net (fo=21, routed)          1.851     9.722    _pot_core/b3/nor1
    SLICE_X55Y54         LUT5 (Prop_lut5_I3_O)        0.150     9.872 f  _pot_core/b3/nor4_i_3/O
                         net (fo=1, routed)           0.420    10.292    _pot_core/b0/nor4_reg_0
    SLICE_X54Y53         LUT4 (Prop_lut4_I1_O)        0.332    10.624 r  _pot_core/b0/nor4_i_1__3/O
                         net (fo=1, routed)           0.000    10.624    _pot_core/b0_n_2
    SLICE_X54Y53         FDRE                                         r  _pot_core/nor4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  sysclk (IN)
                         net (fo=0)                   0.000    16.667    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.442    15.132    _pot_core/clk_out
    SLICE_X54Y53         FDRE                                         r  _pot_core/nor4_reg/C
                         clock pessimism              0.483    15.615    
                         clock uncertainty           -0.253    15.362    
    SLICE_X54Y53         FDRE (Setup_fdre_C_D)        0.077    15.439    _pot_core/nor4_reg
  -------------------------------------------------------------------
                         required time                         15.439    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  4.815    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 _key_core/qb3/intQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _key_core/b0/intQ_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0 fall@8.333ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 1.056ns (32.434%)  route 2.200ns (67.566%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 6.866 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626    -0.867    _key_core/qb3/clk_out
    SLICE_X63Y53         FDRE                                         r  _key_core/qb3/intQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  _key_core/qb3/intQ_reg/Q
                         net (fo=6, routed)           1.018     0.607    _key_core/c0/Q_3
    SLICE_X64Y53         LUT4 (Prop_lut4_I3_O)        0.148     0.755 r  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     1.473    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328     1.801 r  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463     2.265    _key_core/b0/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124     2.389 r  _key_core/b0/intQ_i_1__4/O
                         net (fo=1, routed)           0.000     2.389    _key_core/b0/intQ_i_1__4_n_0
    SLICE_X62Y54         FDRE                                         r  _key_core/b0/intQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.901    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.509     6.866    _key_core/b0/clk_out
    SLICE_X62Y54         FDRE                                         r  _key_core/b0/intQ_reg/C  (IS_INVERTED)
                         clock pessimism              0.575     7.441    
                         clock uncertainty           -0.253     7.188    
    SLICE_X62Y54         FDRE (Setup_fdre_C_D)        0.032     7.220    _key_core/b0/intQ_reg
  -------------------------------------------------------------------
                         required time                          7.220    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                  4.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 _freq_control/t3_b6/nDout_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _freq_control/t3_b6/bt_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 fall@8.333ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.414ns  (logic 0.249ns (60.207%)  route 0.165ns (39.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 7.500 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 7.736 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.567     7.736    _freq_control/t3_b6/clk_out
    SLICE_X54Y47         FDRE                                         r  _freq_control/t3_b6/nDout_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.151     7.887 r  _freq_control/t3_b6/nDout_reg/Q
                         net (fo=1, routed)           0.165     8.052    _freq_control/t3_b6/nDout_reg_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I0_O)        0.098     8.150 r  _freq_control/t3_b6/bt_i_1__16/O
                         net (fo=1, routed)           0.000     8.150    _freq_control/t3_b6/muxOut
    SLICE_X53Y47         FDRE                                         r  _freq_control/t3_b6/bt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.838     7.500    _freq_control/t3_b6/clk_out
    SLICE_X53Y47         FDRE                                         r  _freq_control/t3_b6/bt_reg/C  (IS_INVERTED)
                         clock pessimism              0.273     7.773    
    SLICE_X53Y47         FDRE (Hold_fdre_C_D)         0.099     7.872    _freq_control/t3_b6/bt_reg
  -------------------------------------------------------------------
                         required time                         -7.872    
                         arrival time                           8.150    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 _aud1/poly17Out_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _aud2/poly17Out_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 fall@8.333ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.307ns  (logic 0.133ns (43.292%)  route 0.174ns (56.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 7.527 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.569ns = ( 7.764 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.595     7.764    _aud1/clk_out
    SLICE_X58Y48         FDRE                                         r  _aud1/poly17Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.133     7.897 r  _aud1/poly17Out_reg/Q
                         net (fo=2, routed)           0.174     8.072    _aud2/poly17_0
    SLICE_X60Y47         FDRE                                         r  _aud2/poly17Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.865     7.527    _aud2/clk_out
    SLICE_X60Y47         FDRE                                         r  _aud2/poly17Out_reg/C  (IS_INVERTED)
                         clock pessimism              0.253     7.780    
    SLICE_X60Y47         FDRE (Hold_fdre_C_D)         0.010     7.790    _aud2/poly17Out_reg
  -------------------------------------------------------------------
                         required time                         -7.790    
                         arrival time                           8.072    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 _poly_core/lfsr5bit_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _poly_core/lfsr5bit_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 fall@8.333ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.307ns  (logic 0.133ns (43.370%)  route 0.174ns (56.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.568ns = ( 7.765 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.596     7.765    _poly_core/clk_out
    SLICE_X65Y47         FDRE                                         r  _poly_core/lfsr5bit_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.133     7.898 r  _poly_core/lfsr5bit_reg[2]/Q
                         net (fo=2, routed)           0.174     8.072    _poly_core/p_1_in
    SLICE_X65Y47         FDRE                                         r  _poly_core/lfsr5bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.867     7.529    _poly_core/clk_out
    SLICE_X65Y47         FDRE                                         r  _poly_core/lfsr5bit_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.236     7.765    
    SLICE_X65Y47         FDRE (Hold_fdre_C_D)         0.025     7.790    _poly_core/lfsr5bit_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.790    
                         arrival time                           8.072    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 _freq_control/t3_b5/nDout_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _freq_control/t3_b5/bt_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 fall@8.333ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.419ns  (logic 0.250ns (59.735%)  route 0.169ns (40.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 7.500 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 7.736 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.567     7.736    _freq_control/t3_b5/clk_out
    SLICE_X54Y47         FDRE                                         r  _freq_control/t3_b5/nDout_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.151     7.887 r  _freq_control/t3_b5/nDout_reg/Q
                         net (fo=1, routed)           0.169     8.056    _freq_control/t3_b5/nDout_reg_n_0
    SLICE_X53Y47         LUT4 (Prop_lut4_I0_O)        0.099     8.155 r  _freq_control/t3_b5/bt_i_1__17/O
                         net (fo=1, routed)           0.000     8.155    _freq_control/t3_b5/muxOut
    SLICE_X53Y47         FDRE                                         r  _freq_control/t3_b5/bt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.838     7.500    _freq_control/t3_b5/clk_out
    SLICE_X53Y47         FDRE                                         r  _freq_control/t3_b5/bt_reg/C  (IS_INVERTED)
                         clock pessimism              0.273     7.773    
    SLICE_X53Y47         FDRE (Hold_fdre_C_D)         0.098     7.871    _freq_control/t3_b5/bt_reg
  -------------------------------------------------------------------
                         required time                         -7.871    
                         arrival time                           8.155    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 _clock_gen_core/lfsr15k_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _clock_gen_core/lfsr15k0_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 fall@8.333ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.383ns  (logic 0.231ns (60.290%)  route 0.152ns (39.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.568ns = ( 7.765 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.596     7.765    _clock_gen_core/clk_out
    SLICE_X65Y49         FDRE                                         r  _clock_gen_core/lfsr15k_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.133     7.898 r  _clock_gen_core/lfsr15k_reg[6]/Q
                         net (fo=2, routed)           0.152     8.051    _clock_gen_core/p_0_in
    SLICE_X65Y49         LUT6 (Prop_lut6_I1_O)        0.098     8.149 r  _clock_gen_core/lfsr15k0_i_1/O
                         net (fo=1, routed)           0.000     8.149    _clock_gen_core/lfsr15k0_i_1_n_0
    SLICE_X65Y49         FDRE                                         r  _clock_gen_core/lfsr15k0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.867     7.529    _clock_gen_core/clk_out
    SLICE_X65Y49         FDRE                                         r  _clock_gen_core/lfsr15k0_reg/C  (IS_INVERTED)
                         clock pessimism              0.236     7.765    
    SLICE_X65Y49         FDRE (Hold_fdre_C_D)         0.099     7.864    _clock_gen_core/lfsr15k0_reg
  -------------------------------------------------------------------
                         required time                         -7.864    
                         arrival time                           8.149    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 _poly_core/lfsr4bit_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _poly_core/lfsr4bit_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 fall@8.333ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.316ns  (logic 0.133ns (42.129%)  route 0.183ns (57.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 7.527 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.569ns = ( 7.764 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.595     7.764    _poly_core/clk_out
    SLICE_X61Y49         FDRE                                         r  _poly_core/lfsr4bit_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.133     7.897 r  _poly_core/lfsr4bit_reg[1]/Q
                         net (fo=2, routed)           0.183     8.080    _poly_core/p_0_in
    SLICE_X61Y49         FDRE                                         r  _poly_core/lfsr4bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.865     7.527    _poly_core/clk_out
    SLICE_X61Y49         FDRE                                         r  _poly_core/lfsr4bit_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.237     7.764    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.025     7.789    _poly_core/lfsr4bit_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.789    
                         arrival time                           8.080    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 _ser_core/sh2_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _ser_core/sdiClk_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 fall@8.333ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.324ns  (logic 0.133ns (41.097%)  route 0.191ns (58.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.568ns = ( 7.765 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.596     7.765    _ser_core/clk_out
    SLICE_X65Y48         FDRE                                         r  _ser_core/sh2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.133     7.898 r  _ser_core/sh2_reg/Q
                         net (fo=1, routed)           0.191     8.089    _ser_core/sh2
    SLICE_X65Y48         FDRE                                         r  _ser_core/sdiClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.867     7.529    _ser_core/clk_out
    SLICE_X65Y48         FDRE                                         r  _ser_core/sdiClk_reg/C  (IS_INVERTED)
                         clock pessimism              0.236     7.765    
    SLICE_X65Y48         FDRE (Hold_fdre_C_D)         0.029     7.794    _ser_core/sdiClk_reg
  -------------------------------------------------------------------
                         required time                         -7.794    
                         arrival time                           8.089    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 _ser_core/Dr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _io_core/DataDQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.594%)  route 0.177ns (54.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.593    -0.571    _ser_core/clk_out
    SLICE_X60Y50         FDRE                                         r  _ser_core/Dr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  _ser_core/Dr_reg[4]/Q
                         net (fo=1, routed)           0.177    -0.246    _io_core/DataDQ_reg[7]_0[4]
    SLICE_X60Y51         FDRE                                         r  _io_core/DataDQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.863    -0.808    _io_core/clk_out
    SLICE_X60Y51         FDRE                                         r  _io_core/DataDQ_reg[4]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.011    -0.544    _io_core/DataDQ_reg[4]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 _skctls_reg/SKCTLS_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _ser_core/t2/nQ_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 fall@8.333ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.437ns  (logic 0.249ns (56.995%)  route 0.188ns (43.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.569ns = ( 7.764 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.595     7.764    _skctls_reg/clk_out
    SLICE_X60Y48         FDRE                                         r  _skctls_reg/SKCTLS_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.151     7.915 r  _skctls_reg/SKCTLS_reg[6]/Q
                         net (fo=4, routed)           0.188     8.103    _skctls_reg/Q[6]
    SLICE_X65Y47         LUT5 (Prop_lut5_I3_O)        0.098     8.201 r  _skctls_reg/nQ_i_1__4/O
                         net (fo=1, routed)           0.000     8.201    _ser_core/t2/muxOut
    SLICE_X65Y47         FDRE                                         r  _ser_core/t2/nQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.867     7.529    _ser_core/t2/clk_out
    SLICE_X65Y47         FDRE                                         r  _ser_core/t2/nQ_reg/C  (IS_INVERTED)
                         clock pessimism              0.273     7.802    
    SLICE_X65Y47         FDRE (Hold_fdre_C_D)         0.099     7.901    _ser_core/t2/nQ_reg
  -------------------------------------------------------------------
                         required time                         -7.901    
                         arrival time                           8.201    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 _aud2/poly5Out_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _aud3/poly5Out_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 fall@8.333ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.330ns  (logic 0.151ns (45.769%)  route 0.179ns (54.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 7.526 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.569ns = ( 7.764 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.595     7.764    _aud2/clk_out
    SLICE_X60Y47         FDRE                                         r  _aud2/poly5Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDRE (Prop_fdre_C_Q)         0.151     7.915 r  _aud2/poly5Out_reg/Q
                         net (fo=2, routed)           0.179     8.094    _aud3/poly5_1
    SLICE_X60Y46         FDRE                                         r  _aud3/poly5Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.864     7.526    _aud3/clk_out
    SLICE_X60Y46         FDRE                                         r  _aud3/poly5Out_reg/C  (IS_INVERTED)
                         clock pessimism              0.253     7.779    
    SLICE_X60Y46         FDRE (Hold_fdre_C_D)         0.010     7.789    _aud3/poly5Out_reg
  -------------------------------------------------------------------
                         required time                         -7.789    
                         arrival time                           8.094    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { clk_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y0    clk_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X61Y45     AUD12_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X61Y45     AUD12_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X62Y44     AUD12_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X62Y44     AUD12_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X62Y44     AUD12_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X63Y45     AUD34_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X63Y44     AUD34_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X63Y45     AUD34_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X61Y45     AUD12_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X61Y45     AUD12_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y44     AUD12_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y44     AUD12_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y44     AUD12_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y45     AUD34_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y44     AUD34_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y45     AUD34_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y45     AUD34_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y45     AUD34_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X61Y45     AUD12_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X61Y45     AUD12_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y43     _aud2/c2p/intQ_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X65Y46     _aud2/c2r/nQ_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y45     _aud2/data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y45     _aud2/data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y45     _aud2/data_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y45     _aud2/data_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y45     _aud2/data_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y45     _aud2/data_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    clk_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _key_core/D_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.078 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.834    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.984 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.494    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  sysclk (IN)
                         net (fo=0)                   0.000    16.666    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[0]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.253    15.522    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.317    _key_core/D_reg[0]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _key_core/D_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.078 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.834    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.984 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.494    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  sysclk (IN)
                         net (fo=0)                   0.000    16.666    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[1]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.253    15.522    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.317    _key_core/D_reg[1]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _key_core/D_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.078 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.834    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.984 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.494    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  sysclk (IN)
                         net (fo=0)                   0.000    16.666    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[2]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.253    15.522    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.317    _key_core/D_reg[2]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _key_core/D_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.078 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.834    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.984 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.494    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  sysclk (IN)
                         net (fo=0)                   0.000    16.666    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[3]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.253    15.522    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.317    _key_core/D_reg[3]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _key_core/D_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.078 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.834    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.984 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.494    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  sysclk (IN)
                         net (fo=0)                   0.000    16.666    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[4]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.253    15.522    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.317    _key_core/D_reg[4]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _key_core/D_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.078 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.834    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.984 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.494    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  sysclk (IN)
                         net (fo=0)                   0.000    16.666    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[5]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.253    15.522    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.317    _key_core/D_reg[5]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _key_core/D_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.078 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.834    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.984 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.494    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  sysclk (IN)
                         net (fo=0)                   0.000    16.666    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[7]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.253    15.522    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.317    _key_core/D_reg[7]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _key_core/D_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        3.495ns  (logic 1.126ns (32.222%)  route 2.369ns (67.778%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.078 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.834    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.984 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.494    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.343    10.961    _key_core/c5_n_1
    SLICE_X62Y55         FDRE                                         r  _key_core/D_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  sysclk (IN)
                         net (fo=0)                   0.000    16.666    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.509    15.199    _key_core/clk_out
    SLICE_X62Y55         FDRE                                         r  _key_core/D_reg[6]/C
                         clock pessimism              0.575    15.774    
                         clock uncertainty           -0.253    15.521    
    SLICE_X62Y55         FDRE (Setup_fdre_C_CE)      -0.205    15.316    _key_core/D_reg[6]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 _pot_core/nor1_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _pot_core/nor4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        3.212ns  (logic 0.941ns (29.297%)  route 2.271ns (70.703%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 15.132 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 7.412 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.078 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.572     7.412    _pot_core/clk_out
    SLICE_X55Y49         FDRE                                         r  _pot_core/nor1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.459     7.871 r  _pot_core/nor1_reg/Q
                         net (fo=21, routed)          1.851     9.722    _pot_core/b3/nor1
    SLICE_X55Y54         LUT5 (Prop_lut5_I3_O)        0.150     9.872 f  _pot_core/b3/nor4_i_3/O
                         net (fo=1, routed)           0.420    10.292    _pot_core/b0/nor4_reg_0
    SLICE_X54Y53         LUT4 (Prop_lut4_I1_O)        0.332    10.624 r  _pot_core/b0/nor4_i_1__3/O
                         net (fo=1, routed)           0.000    10.624    _pot_core/b0_n_2
    SLICE_X54Y53         FDRE                                         r  _pot_core/nor4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    L17                                               0.000    16.666 r  sysclk (IN)
                         net (fo=0)                   0.000    16.666    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.012 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.599    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.690 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.442    15.132    _pot_core/clk_out
    SLICE_X54Y53         FDRE                                         r  _pot_core/nor4_reg/C
                         clock pessimism              0.483    15.614    
                         clock uncertainty           -0.253    15.361    
    SLICE_X54Y53         FDRE (Setup_fdre_C_D)        0.077    15.438    _pot_core/nor4_reg
  -------------------------------------------------------------------
                         required time                         15.438    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 _key_core/qb3/intQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _key_core/b0/intQ_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0_1 fall@8.333ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 1.056ns (32.434%)  route 2.200ns (67.566%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 6.866 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626    -0.867    _key_core/qb3/clk_out
    SLICE_X63Y53         FDRE                                         r  _key_core/qb3/intQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  _key_core/qb3/intQ_reg/Q
                         net (fo=6, routed)           1.018     0.607    _key_core/c0/Q_3
    SLICE_X64Y53         LUT4 (Prop_lut4_I3_O)        0.148     0.755 r  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     1.473    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328     1.801 r  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463     2.265    _key_core/b0/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124     2.389 r  _key_core/b0/intQ_i_1__4/O
                         net (fo=1, routed)           0.000     2.389    _key_core/b0/intQ_i_1__4_n_0
    SLICE_X62Y54         FDRE                                         r  _key_core/b0/intQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.900    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.509     6.866    _key_core/b0/clk_out
    SLICE_X62Y54         FDRE                                         r  _key_core/b0/intQ_reg/C  (IS_INVERTED)
                         clock pessimism              0.575     7.441    
                         clock uncertainty           -0.253     7.188    
    SLICE_X62Y54         FDRE (Setup_fdre_C_D)        0.032     7.220    _key_core/b0/intQ_reg
  -------------------------------------------------------------------
                         required time                          7.220    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                  4.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 _freq_control/t3_b6/nDout_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _freq_control/t3_b6/bt_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 fall@8.333ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.414ns  (logic 0.249ns (60.207%)  route 0.165ns (39.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 7.500 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 7.736 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.567     7.736    _freq_control/t3_b6/clk_out
    SLICE_X54Y47         FDRE                                         r  _freq_control/t3_b6/nDout_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.151     7.887 r  _freq_control/t3_b6/nDout_reg/Q
                         net (fo=1, routed)           0.165     8.052    _freq_control/t3_b6/nDout_reg_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I0_O)        0.098     8.150 r  _freq_control/t3_b6/bt_i_1__16/O
                         net (fo=1, routed)           0.000     8.150    _freq_control/t3_b6/muxOut
    SLICE_X53Y47         FDRE                                         r  _freq_control/t3_b6/bt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.838     7.500    _freq_control/t3_b6/clk_out
    SLICE_X53Y47         FDRE                                         r  _freq_control/t3_b6/bt_reg/C  (IS_INVERTED)
                         clock pessimism              0.273     7.773    
                         clock uncertainty            0.253     8.026    
    SLICE_X53Y47         FDRE (Hold_fdre_C_D)         0.099     8.125    _freq_control/t3_b6/bt_reg
  -------------------------------------------------------------------
                         required time                         -8.125    
                         arrival time                           8.150    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 _aud1/poly17Out_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _aud2/poly17Out_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 fall@8.333ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.307ns  (logic 0.133ns (43.292%)  route 0.174ns (56.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 7.527 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.569ns = ( 7.764 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.595     7.764    _aud1/clk_out
    SLICE_X58Y48         FDRE                                         r  _aud1/poly17Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.133     7.897 r  _aud1/poly17Out_reg/Q
                         net (fo=2, routed)           0.174     8.072    _aud2/poly17_0
    SLICE_X60Y47         FDRE                                         r  _aud2/poly17Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.865     7.527    _aud2/clk_out
    SLICE_X60Y47         FDRE                                         r  _aud2/poly17Out_reg/C  (IS_INVERTED)
                         clock pessimism              0.253     7.780    
                         clock uncertainty            0.253     8.033    
    SLICE_X60Y47         FDRE (Hold_fdre_C_D)         0.010     8.043    _aud2/poly17Out_reg
  -------------------------------------------------------------------
                         required time                         -8.043    
                         arrival time                           8.072    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 _poly_core/lfsr5bit_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _poly_core/lfsr5bit_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 fall@8.333ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.307ns  (logic 0.133ns (43.370%)  route 0.174ns (56.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.568ns = ( 7.765 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.596     7.765    _poly_core/clk_out
    SLICE_X65Y47         FDRE                                         r  _poly_core/lfsr5bit_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.133     7.898 r  _poly_core/lfsr5bit_reg[2]/Q
                         net (fo=2, routed)           0.174     8.072    _poly_core/p_1_in
    SLICE_X65Y47         FDRE                                         r  _poly_core/lfsr5bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.867     7.529    _poly_core/clk_out
    SLICE_X65Y47         FDRE                                         r  _poly_core/lfsr5bit_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.236     7.765    
                         clock uncertainty            0.253     8.018    
    SLICE_X65Y47         FDRE (Hold_fdre_C_D)         0.025     8.043    _poly_core/lfsr5bit_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.043    
                         arrival time                           8.072    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 _freq_control/t3_b5/nDout_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _freq_control/t3_b5/bt_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 fall@8.333ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.419ns  (logic 0.250ns (59.735%)  route 0.169ns (40.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 7.500 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 7.736 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.567     7.736    _freq_control/t3_b5/clk_out
    SLICE_X54Y47         FDRE                                         r  _freq_control/t3_b5/nDout_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.151     7.887 r  _freq_control/t3_b5/nDout_reg/Q
                         net (fo=1, routed)           0.169     8.056    _freq_control/t3_b5/nDout_reg_n_0
    SLICE_X53Y47         LUT4 (Prop_lut4_I0_O)        0.099     8.155 r  _freq_control/t3_b5/bt_i_1__17/O
                         net (fo=1, routed)           0.000     8.155    _freq_control/t3_b5/muxOut
    SLICE_X53Y47         FDRE                                         r  _freq_control/t3_b5/bt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.838     7.500    _freq_control/t3_b5/clk_out
    SLICE_X53Y47         FDRE                                         r  _freq_control/t3_b5/bt_reg/C  (IS_INVERTED)
                         clock pessimism              0.273     7.773    
                         clock uncertainty            0.253     8.026    
    SLICE_X53Y47         FDRE (Hold_fdre_C_D)         0.098     8.124    _freq_control/t3_b5/bt_reg
  -------------------------------------------------------------------
                         required time                         -8.124    
                         arrival time                           8.155    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 _clock_gen_core/lfsr15k_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _clock_gen_core/lfsr15k0_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 fall@8.333ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.383ns  (logic 0.231ns (60.290%)  route 0.152ns (39.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.568ns = ( 7.765 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.596     7.765    _clock_gen_core/clk_out
    SLICE_X65Y49         FDRE                                         r  _clock_gen_core/lfsr15k_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.133     7.898 r  _clock_gen_core/lfsr15k_reg[6]/Q
                         net (fo=2, routed)           0.152     8.051    _clock_gen_core/p_0_in
    SLICE_X65Y49         LUT6 (Prop_lut6_I1_O)        0.098     8.149 r  _clock_gen_core/lfsr15k0_i_1/O
                         net (fo=1, routed)           0.000     8.149    _clock_gen_core/lfsr15k0_i_1_n_0
    SLICE_X65Y49         FDRE                                         r  _clock_gen_core/lfsr15k0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.867     7.529    _clock_gen_core/clk_out
    SLICE_X65Y49         FDRE                                         r  _clock_gen_core/lfsr15k0_reg/C  (IS_INVERTED)
                         clock pessimism              0.236     7.765    
                         clock uncertainty            0.253     8.018    
    SLICE_X65Y49         FDRE (Hold_fdre_C_D)         0.099     8.117    _clock_gen_core/lfsr15k0_reg
  -------------------------------------------------------------------
                         required time                         -8.117    
                         arrival time                           8.149    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 _poly_core/lfsr4bit_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _poly_core/lfsr4bit_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 fall@8.333ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.316ns  (logic 0.133ns (42.129%)  route 0.183ns (57.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 7.527 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.569ns = ( 7.764 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.595     7.764    _poly_core/clk_out
    SLICE_X61Y49         FDRE                                         r  _poly_core/lfsr4bit_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.133     7.897 r  _poly_core/lfsr4bit_reg[1]/Q
                         net (fo=2, routed)           0.183     8.080    _poly_core/p_0_in
    SLICE_X61Y49         FDRE                                         r  _poly_core/lfsr4bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.865     7.527    _poly_core/clk_out
    SLICE_X61Y49         FDRE                                         r  _poly_core/lfsr4bit_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.237     7.764    
                         clock uncertainty            0.253     8.017    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.025     8.042    _poly_core/lfsr4bit_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.042    
                         arrival time                           8.080    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 _ser_core/sh2_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _ser_core/sdiClk_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 fall@8.333ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.324ns  (logic 0.133ns (41.097%)  route 0.191ns (58.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.568ns = ( 7.765 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.596     7.765    _ser_core/clk_out
    SLICE_X65Y48         FDRE                                         r  _ser_core/sh2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.133     7.898 r  _ser_core/sh2_reg/Q
                         net (fo=1, routed)           0.191     8.089    _ser_core/sh2
    SLICE_X65Y48         FDRE                                         r  _ser_core/sdiClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.867     7.529    _ser_core/clk_out
    SLICE_X65Y48         FDRE                                         r  _ser_core/sdiClk_reg/C  (IS_INVERTED)
                         clock pessimism              0.236     7.765    
                         clock uncertainty            0.253     8.018    
    SLICE_X65Y48         FDRE (Hold_fdre_C_D)         0.029     8.047    _ser_core/sdiClk_reg
  -------------------------------------------------------------------
                         required time                         -8.047    
                         arrival time                           8.089    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 _ser_core/Dr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _io_core/DataDQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.594%)  route 0.177ns (54.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.593    -0.571    _ser_core/clk_out
    SLICE_X60Y50         FDRE                                         r  _ser_core/Dr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  _ser_core/Dr_reg[4]/Q
                         net (fo=1, routed)           0.177    -0.246    _io_core/DataDQ_reg[7]_0[4]
    SLICE_X60Y51         FDRE                                         r  _io_core/DataDQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.863    -0.808    _io_core/clk_out
    SLICE_X60Y51         FDRE                                         r  _io_core/DataDQ_reg[4]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.253    -0.302    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.011    -0.291    _io_core/DataDQ_reg[4]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 _skctls_reg/SKCTLS_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _ser_core/t2/nQ_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 fall@8.333ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.437ns  (logic 0.249ns (56.995%)  route 0.188ns (43.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.569ns = ( 7.764 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.595     7.764    _skctls_reg/clk_out
    SLICE_X60Y48         FDRE                                         r  _skctls_reg/SKCTLS_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.151     7.915 r  _skctls_reg/SKCTLS_reg[6]/Q
                         net (fo=4, routed)           0.188     8.103    _skctls_reg/Q[6]
    SLICE_X65Y47         LUT5 (Prop_lut5_I3_O)        0.098     8.201 r  _skctls_reg/nQ_i_1__4/O
                         net (fo=1, routed)           0.000     8.201    _ser_core/t2/muxOut
    SLICE_X65Y47         FDRE                                         r  _ser_core/t2/nQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.867     7.529    _ser_core/t2/clk_out
    SLICE_X65Y47         FDRE                                         r  _ser_core/t2/nQ_reg/C  (IS_INVERTED)
                         clock pessimism              0.273     7.802    
                         clock uncertainty            0.253     8.055    
    SLICE_X65Y47         FDRE (Hold_fdre_C_D)         0.099     8.154    _ser_core/t2/nQ_reg
  -------------------------------------------------------------------
                         required time                         -8.154    
                         arrival time                           8.201    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 _aud2/poly5Out_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _aud3/poly5Out_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 fall@8.333ns - clk_out_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.330ns  (logic 0.151ns (45.769%)  route 0.179ns (54.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 7.526 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.569ns = ( 7.764 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.595     7.764    _aud2/clk_out
    SLICE_X60Y47         FDRE                                         r  _aud2/poly5Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDRE (Prop_fdre_C_Q)         0.151     7.915 r  _aud2/poly5Out_reg/Q
                         net (fo=2, routed)           0.179     8.094    _aud3/poly5_1
    SLICE_X60Y46         FDRE                                         r  _aud3/poly5Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.864     7.526    _aud3/clk_out
    SLICE_X60Y46         FDRE                                         r  _aud3/poly5Out_reg/C  (IS_INVERTED)
                         clock pessimism              0.253     7.779    
                         clock uncertainty            0.253     8.032    
    SLICE_X60Y46         FDRE (Hold_fdre_C_D)         0.010     8.042    _aud3/poly5Out_reg
  -------------------------------------------------------------------
                         required time                         -8.042    
                         arrival time                           8.094    
  -------------------------------------------------------------------
                         slack                                  0.052    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _key_core/D_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.077 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.833    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.983 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.493    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  sysclk (IN)
                         net (fo=0)                   0.000    16.667    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[0]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.253    15.522    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.317    _key_core/D_reg[0]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _key_core/D_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.077 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.833    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.983 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.493    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  sysclk (IN)
                         net (fo=0)                   0.000    16.667    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[1]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.253    15.522    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.317    _key_core/D_reg[1]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _key_core/D_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.077 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.833    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.983 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.493    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  sysclk (IN)
                         net (fo=0)                   0.000    16.667    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[2]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.253    15.522    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.317    _key_core/D_reg[2]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _key_core/D_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.077 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.833    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.983 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.493    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  sysclk (IN)
                         net (fo=0)                   0.000    16.667    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[3]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.253    15.522    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.317    _key_core/D_reg[3]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _key_core/D_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.077 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.833    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.983 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.493    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  sysclk (IN)
                         net (fo=0)                   0.000    16.667    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[4]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.253    15.522    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.317    _key_core/D_reg[4]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _key_core/D_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.077 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.833    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.983 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.493    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  sysclk (IN)
                         net (fo=0)                   0.000    16.667    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[5]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.253    15.522    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.317    _key_core/D_reg[5]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _key_core/D_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        3.684ns  (logic 1.126ns (30.565%)  route 2.558ns (69.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.077 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.833    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.983 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.493    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.532    11.150    _key_core/c5_n_1
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  sysclk (IN)
                         net (fo=0)                   0.000    16.667    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.510    15.200    _key_core/clk_out
    SLICE_X62Y52         FDRE                                         r  _key_core/D_reg[7]/C
                         clock pessimism              0.575    15.775    
                         clock uncertainty           -0.253    15.522    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    15.317    _key_core/D_reg[7]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 _key_core/qb0/intQ_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _key_core/D_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        3.495ns  (logic 1.126ns (32.222%)  route 2.369ns (67.778%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 7.466 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.077 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626     7.466    _key_core/qb0/clk_out
    SLICE_X64Y54         FDRE                                         r  _key_core/qb0/intQ_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.524     7.990 r  _key_core/qb0/intQ_reg/Q
                         net (fo=6, routed)           0.844     8.833    _key_core/c0/Q_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.983 f  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     9.702    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328    10.030 f  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463    10.493    _key_core/c5/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  _key_core/c5/D[7]_i_1/O
                         net (fo=8, routed)           0.343    10.960    _key_core/c5_n_1
    SLICE_X62Y55         FDRE                                         r  _key_core/D_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  sysclk (IN)
                         net (fo=0)                   0.000    16.667    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.509    15.199    _key_core/clk_out
    SLICE_X62Y55         FDRE                                         r  _key_core/D_reg[6]/C
                         clock pessimism              0.575    15.774    
                         clock uncertainty           -0.253    15.521    
    SLICE_X62Y55         FDRE (Setup_fdre_C_CE)      -0.205    15.316    _key_core/D_reg[6]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.815ns  (required time - arrival time)
  Source:                 _pot_core/nor1_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _pot_core/nor4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        3.212ns  (logic 0.941ns (29.297%)  route 2.271ns (70.703%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 15.132 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 7.412 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     9.809 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.042    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.077 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.744    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.840 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.572     7.412    _pot_core/clk_out
    SLICE_X55Y49         FDRE                                         r  _pot_core/nor1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.459     7.871 r  _pot_core/nor1_reg/Q
                         net (fo=21, routed)          1.851     9.722    _pot_core/b3/nor1
    SLICE_X55Y54         LUT5 (Prop_lut5_I3_O)        0.150     9.872 f  _pot_core/b3/nor4_i_3/O
                         net (fo=1, routed)           0.420    10.292    _pot_core/b0/nor4_reg_0
    SLICE_X54Y53         LUT4 (Prop_lut4_I1_O)        0.332    10.624 r  _pot_core/b0/nor4_i_1__3/O
                         net (fo=1, routed)           0.000    10.624    _pot_core/b0_n_2
    SLICE_X54Y53         FDRE                                         r  _pot_core/nor4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    L17                                               0.000    16.667 r  sysclk (IN)
                         net (fo=0)                   0.000    16.667    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    18.072 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.234    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    12.013 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.600    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.691 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.442    15.132    _pot_core/clk_out
    SLICE_X54Y53         FDRE                                         r  _pot_core/nor4_reg/C
                         clock pessimism              0.483    15.615    
                         clock uncertainty           -0.253    15.362    
    SLICE_X54Y53         FDRE (Setup_fdre_C_D)        0.077    15.439    _pot_core/nor4_reg
  -------------------------------------------------------------------
                         required time                         15.439    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  4.815    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 _key_core/qb3/intQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _key_core/b0/intQ_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out_clk_wiz_0 fall@8.333ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 1.056ns (32.434%)  route 2.200ns (67.566%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 6.866 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.626    -0.867    _key_core/qb3/clk_out
    SLICE_X63Y53         FDRE                                         r  _key_core/qb3/intQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  _key_core/qb3/intQ_reg/Q
                         net (fo=6, routed)           1.018     0.607    _key_core/c0/Q_3
    SLICE_X64Y53         LUT4 (Prop_lut4_I3_O)        0.148     0.755 r  _key_core/c0/D[7]_i_4/O
                         net (fo=1, routed)           0.718     1.473    _key_core/c5/D_reg[0]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.328     1.801 r  _key_core/c5/D[7]_i_2/O
                         net (fo=4, routed)           0.463     2.265    _key_core/b0/debComp__5
    SLICE_X62Y54         LUT6 (Prop_lut6_I3_O)        0.124     2.389 r  _key_core/b0/intQ_i_1__4/O
                         net (fo=1, routed)           0.000     2.389    _key_core/b0/intQ_i_1__4_n_0
    SLICE_X62Y54         FDRE                                         r  _key_core/b0/intQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.901    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.509     6.866    _key_core/b0/clk_out
    SLICE_X62Y54         FDRE                                         r  _key_core/b0/intQ_reg/C  (IS_INVERTED)
                         clock pessimism              0.575     7.441    
                         clock uncertainty           -0.253     7.188    
    SLICE_X62Y54         FDRE (Setup_fdre_C_D)        0.032     7.220    _key_core/b0/intQ_reg
  -------------------------------------------------------------------
                         required time                          7.220    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                  4.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 _freq_control/t3_b6/nDout_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _freq_control/t3_b6/bt_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 fall@8.333ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.414ns  (logic 0.249ns (60.207%)  route 0.165ns (39.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 7.500 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 7.736 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.567     7.736    _freq_control/t3_b6/clk_out
    SLICE_X54Y47         FDRE                                         r  _freq_control/t3_b6/nDout_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.151     7.887 r  _freq_control/t3_b6/nDout_reg/Q
                         net (fo=1, routed)           0.165     8.052    _freq_control/t3_b6/nDout_reg_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I0_O)        0.098     8.150 r  _freq_control/t3_b6/bt_i_1__16/O
                         net (fo=1, routed)           0.000     8.150    _freq_control/t3_b6/muxOut
    SLICE_X53Y47         FDRE                                         r  _freq_control/t3_b6/bt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.838     7.500    _freq_control/t3_b6/clk_out
    SLICE_X53Y47         FDRE                                         r  _freq_control/t3_b6/bt_reg/C  (IS_INVERTED)
                         clock pessimism              0.273     7.773    
                         clock uncertainty            0.253     8.027    
    SLICE_X53Y47         FDRE (Hold_fdre_C_D)         0.099     8.126    _freq_control/t3_b6/bt_reg
  -------------------------------------------------------------------
                         required time                         -8.126    
                         arrival time                           8.150    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 _aud1/poly17Out_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _aud2/poly17Out_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 fall@8.333ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.307ns  (logic 0.133ns (43.292%)  route 0.174ns (56.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 7.527 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.569ns = ( 7.764 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.595     7.764    _aud1/clk_out
    SLICE_X58Y48         FDRE                                         r  _aud1/poly17Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.133     7.897 r  _aud1/poly17Out_reg/Q
                         net (fo=2, routed)           0.174     8.071    _aud2/poly17_0
    SLICE_X60Y47         FDRE                                         r  _aud2/poly17Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.865     7.527    _aud2/clk_out
    SLICE_X60Y47         FDRE                                         r  _aud2/poly17Out_reg/C  (IS_INVERTED)
                         clock pessimism              0.253     7.780    
                         clock uncertainty            0.253     8.034    
    SLICE_X60Y47         FDRE (Hold_fdre_C_D)         0.010     8.044    _aud2/poly17Out_reg
  -------------------------------------------------------------------
                         required time                         -8.044    
                         arrival time                           8.071    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 _poly_core/lfsr5bit_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _poly_core/lfsr5bit_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 fall@8.333ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.307ns  (logic 0.133ns (43.370%)  route 0.174ns (56.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.568ns = ( 7.765 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.596     7.765    _poly_core/clk_out
    SLICE_X65Y47         FDRE                                         r  _poly_core/lfsr5bit_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.133     7.898 r  _poly_core/lfsr5bit_reg[2]/Q
                         net (fo=2, routed)           0.174     8.072    _poly_core/p_1_in
    SLICE_X65Y47         FDRE                                         r  _poly_core/lfsr5bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.867     7.529    _poly_core/clk_out
    SLICE_X65Y47         FDRE                                         r  _poly_core/lfsr5bit_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.236     7.765    
                         clock uncertainty            0.253     8.019    
    SLICE_X65Y47         FDRE (Hold_fdre_C_D)         0.025     8.044    _poly_core/lfsr5bit_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.044    
                         arrival time                           8.072    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 _freq_control/t3_b5/nDout_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _freq_control/t3_b5/bt_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 fall@8.333ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.419ns  (logic 0.250ns (59.735%)  route 0.169ns (40.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 7.500 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 7.736 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.567     7.736    _freq_control/t3_b5/clk_out
    SLICE_X54Y47         FDRE                                         r  _freq_control/t3_b5/nDout_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.151     7.887 r  _freq_control/t3_b5/nDout_reg/Q
                         net (fo=1, routed)           0.169     8.056    _freq_control/t3_b5/nDout_reg_n_0
    SLICE_X53Y47         LUT4 (Prop_lut4_I0_O)        0.099     8.155 r  _freq_control/t3_b5/bt_i_1__17/O
                         net (fo=1, routed)           0.000     8.155    _freq_control/t3_b5/muxOut
    SLICE_X53Y47         FDRE                                         r  _freq_control/t3_b5/bt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.838     7.500    _freq_control/t3_b5/clk_out
    SLICE_X53Y47         FDRE                                         r  _freq_control/t3_b5/bt_reg/C  (IS_INVERTED)
                         clock pessimism              0.273     7.773    
                         clock uncertainty            0.253     8.027    
    SLICE_X53Y47         FDRE (Hold_fdre_C_D)         0.098     8.125    _freq_control/t3_b5/bt_reg
  -------------------------------------------------------------------
                         required time                         -8.125    
                         arrival time                           8.155    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 _clock_gen_core/lfsr15k_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _clock_gen_core/lfsr15k0_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 fall@8.333ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.383ns  (logic 0.231ns (60.290%)  route 0.152ns (39.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.568ns = ( 7.765 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.596     7.765    _clock_gen_core/clk_out
    SLICE_X65Y49         FDRE                                         r  _clock_gen_core/lfsr15k_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.133     7.898 r  _clock_gen_core/lfsr15k_reg[6]/Q
                         net (fo=2, routed)           0.152     8.050    _clock_gen_core/p_0_in
    SLICE_X65Y49         LUT6 (Prop_lut6_I1_O)        0.098     8.148 r  _clock_gen_core/lfsr15k0_i_1/O
                         net (fo=1, routed)           0.000     8.148    _clock_gen_core/lfsr15k0_i_1_n_0
    SLICE_X65Y49         FDRE                                         r  _clock_gen_core/lfsr15k0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.867     7.529    _clock_gen_core/clk_out
    SLICE_X65Y49         FDRE                                         r  _clock_gen_core/lfsr15k0_reg/C  (IS_INVERTED)
                         clock pessimism              0.236     7.765    
                         clock uncertainty            0.253     8.019    
    SLICE_X65Y49         FDRE (Hold_fdre_C_D)         0.099     8.118    _clock_gen_core/lfsr15k0_reg
  -------------------------------------------------------------------
                         required time                         -8.118    
                         arrival time                           8.148    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 _poly_core/lfsr4bit_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _poly_core/lfsr4bit_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 fall@8.333ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.316ns  (logic 0.133ns (42.129%)  route 0.183ns (57.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 7.527 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.569ns = ( 7.764 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.595     7.764    _poly_core/clk_out
    SLICE_X61Y49         FDRE                                         r  _poly_core/lfsr4bit_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.133     7.897 r  _poly_core/lfsr4bit_reg[1]/Q
                         net (fo=2, routed)           0.183     8.080    _poly_core/p_0_in
    SLICE_X61Y49         FDRE                                         r  _poly_core/lfsr4bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.865     7.527    _poly_core/clk_out
    SLICE_X61Y49         FDRE                                         r  _poly_core/lfsr4bit_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.237     7.764    
                         clock uncertainty            0.253     8.018    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.025     8.043    _poly_core/lfsr4bit_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.043    
                         arrival time                           8.080    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 _ser_core/sh2_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _ser_core/sdiClk_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 fall@8.333ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.324ns  (logic 0.133ns (41.097%)  route 0.191ns (58.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.568ns = ( 7.765 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.596     7.765    _ser_core/clk_out
    SLICE_X65Y48         FDRE                                         r  _ser_core/sh2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.133     7.898 r  _ser_core/sh2_reg/Q
                         net (fo=1, routed)           0.191     8.089    _ser_core/sh2
    SLICE_X65Y48         FDRE                                         r  _ser_core/sdiClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.867     7.529    _ser_core/clk_out
    SLICE_X65Y48         FDRE                                         r  _ser_core/sdiClk_reg/C  (IS_INVERTED)
                         clock pessimism              0.236     7.765    
                         clock uncertainty            0.253     8.019    
    SLICE_X65Y48         FDRE (Hold_fdre_C_D)         0.029     8.048    _ser_core/sdiClk_reg
  -------------------------------------------------------------------
                         required time                         -8.048    
                         arrival time                           8.089    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 _ser_core/Dr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _io_core/DataDQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.594%)  route 0.177ns (54.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.593    -0.571    _ser_core/clk_out
    SLICE_X60Y50         FDRE                                         r  _ser_core/Dr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  _ser_core/Dr_reg[4]/Q
                         net (fo=1, routed)           0.177    -0.246    _io_core/DataDQ_reg[7]_0[4]
    SLICE_X60Y51         FDRE                                         r  _io_core/DataDQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.863    -0.808    _io_core/clk_out
    SLICE_X60Y51         FDRE                                         r  _io_core/DataDQ_reg[4]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.253    -0.302    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.011    -0.291    _io_core/DataDQ_reg[4]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 _skctls_reg/SKCTLS_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _ser_core/t2/nQ_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 fall@8.333ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.437ns  (logic 0.249ns (56.995%)  route 0.188ns (43.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.569ns = ( 7.764 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.595     7.764    _skctls_reg/clk_out
    SLICE_X60Y48         FDRE                                         r  _skctls_reg/SKCTLS_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.151     7.915 r  _skctls_reg/SKCTLS_reg[6]/Q
                         net (fo=4, routed)           0.188     8.103    _skctls_reg/Q[6]
    SLICE_X65Y47         LUT5 (Prop_lut5_I3_O)        0.098     8.201 r  _skctls_reg/nQ_i_1__4/O
                         net (fo=1, routed)           0.000     8.201    _ser_core/t2/muxOut
    SLICE_X65Y47         FDRE                                         r  _ser_core/t2/nQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.867     7.529    _ser_core/t2/clk_out
    SLICE_X65Y47         FDRE                                         r  _ser_core/t2/nQ_reg/C  (IS_INVERTED)
                         clock pessimism              0.273     7.802    
                         clock uncertainty            0.253     8.056    
    SLICE_X65Y47         FDRE (Hold_fdre_C_D)         0.099     8.155    _ser_core/t2/nQ_reg
  -------------------------------------------------------------------
                         required time                         -8.155    
                         arrival time                           8.201    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 _aud2/poly5Out_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _aud3/poly5Out_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 fall@8.333ns - clk_out_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.330ns  (logic 0.151ns (45.769%)  route 0.179ns (54.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 7.526 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.569ns = ( 7.764 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.595     7.764    _aud2/clk_out
    SLICE_X60Y47         FDRE                                         r  _aud2/poly5Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDRE (Prop_fdre_C_Q)         0.151     7.915 r  _aud2/poly5Out_reg/Q
                         net (fo=2, routed)           0.179     8.094    _aud3/poly5_1
    SLICE_X60Y46         FDRE                                         r  _aud3/poly5Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.864     7.526    _aud3/clk_out
    SLICE_X60Y46         FDRE                                         r  _aud3/poly5Out_reg/C  (IS_INVERTED)
                         clock pessimism              0.253     7.779    
                         clock uncertainty            0.253     8.033    
    SLICE_X60Y46         FDRE (Hold_fdre_C_D)         0.010     8.043    _aud3/poly5Out_reg
  -------------------------------------------------------------------
                         required time                         -8.043    
                         arrival time                           8.094    
  -------------------------------------------------------------------
                         slack                                  0.052    





