

================================================================
== Vitis HLS Report for 'main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3'
================================================================
* Date:           Fri Apr 19 10:54:44 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        ultra96ms2_418
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.290 us|  0.290 us|   29|   29|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3  |       27|       27|         2|          1|          1|    27|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    106|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    117|    -|
|Register         |        -|    -|      24|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      24|    223|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln17_1_fu_184_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln17_fu_205_p2         |         +|   0|  0|   9|           2|           1|
    |add_ln18_1_fu_285_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln18_fu_251_p2         |         +|   0|  0|   9|           2|           1|
    |add_ln19_fu_279_p2         |         +|   0|  0|   9|           2|           1|
    |and_ln17_fu_237_p2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln17_fu_178_p2        |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln18_fu_211_p2        |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln19_fu_231_p2        |      icmp|   0|  0|   9|           2|           2|
    |or_ln18_fu_257_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln17_1_fu_243_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln17_fu_217_p3      |    select|   0|  0|   2|           1|           1|
    |select_ln18_1_fu_271_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln18_2_fu_291_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln18_fu_263_p3      |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln17_fu_225_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 106|          36|          29|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_f_load                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten10_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    4|          8|
    |ap_sig_allocacmp_kh_load                |   9|          2|    2|          4|
    |ap_sig_allocacmp_kw_load                |   9|          2|    2|          4|
    |f_fu_124                                |   9|          2|    2|          4|
    |indvar_flatten10_fu_128                 |   9|          2|    5|         10|
    |indvar_flatten_fu_120                   |   9|          2|    4|          8|
    |kh_fu_116                               |   9|          2|    2|          4|
    |kw_fu_112                               |   9|          2|    2|          4|
    |wt_blk_n_R                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 117|         26|   33|         66|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |f_fu_124                 |  2|   0|    2|          0|
    |indvar_flatten10_fu_128  |  5|   0|    5|          0|
    |indvar_flatten_fu_120    |  4|   0|    4|          0|
    |kh_fu_116                |  2|   0|    2|          0|
    |kw_fu_112                |  2|   0|    2|          0|
    |select_ln17_1_reg_529    |  2|   0|    2|          0|
    |select_ln18_1_reg_537    |  2|   0|    2|          0|
    |select_ln18_reg_533      |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 24|   0|   24|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3|  return value|
|m_axi_wt_AWVALID            |  out|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_AWREADY            |   in|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_AWADDR             |  out|   64|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_AWID               |  out|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_AWLEN              |  out|   32|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_AWSIZE             |  out|    3|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_AWBURST            |  out|    2|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_AWLOCK             |  out|    2|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_AWCACHE            |  out|    4|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_AWPROT             |  out|    3|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_AWQOS              |  out|    4|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_AWREGION           |  out|    4|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_AWUSER             |  out|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_WVALID             |  out|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_WREADY             |   in|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_WDATA              |  out|   16|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_WSTRB              |  out|    2|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_WLAST              |  out|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_WID                |  out|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_WUSER              |  out|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_ARVALID            |  out|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_ARREADY            |   in|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_ARADDR             |  out|   64|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_ARID               |  out|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_ARLEN              |  out|   32|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_ARSIZE             |  out|    3|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_ARBURST            |  out|    2|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_ARLOCK             |  out|    2|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_ARCACHE            |  out|    4|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_ARPROT             |  out|    3|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_ARQOS              |  out|    4|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_ARREGION           |  out|    4|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_ARUSER             |  out|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_RVALID             |   in|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_RREADY             |  out|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_RDATA              |   in|   16|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_RLAST              |   in|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_RID                |   in|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_RFIFONUM           |   in|   10|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_RUSER              |   in|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_RRESP              |   in|    2|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_BVALID             |   in|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_BREADY             |  out|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_BRESP              |   in|    2|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_BID                |   in|    1|       m_axi|                                                                  wt|       pointer|
|m_axi_wt_BUSER              |   in|    1|       m_axi|                                                                  wt|       pointer|
|sext_ln17_5                 |   in|   63|     ap_none|                                                         sext_ln17_5|        scalar|
|weight_buf3x3_0_0_0         |  out|   16|      ap_vld|                                                 weight_buf3x3_0_0_0|       pointer|
|weight_buf3x3_0_0_0_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_0_0_0|       pointer|
|weight_buf3x3_0_0_1         |  out|   16|      ap_vld|                                                 weight_buf3x3_0_0_1|       pointer|
|weight_buf3x3_0_0_1_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_0_0_1|       pointer|
|weight_buf3x3_0_0_2         |  out|   16|      ap_vld|                                                 weight_buf3x3_0_0_2|       pointer|
|weight_buf3x3_0_0_2_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_0_0_2|       pointer|
|weight_buf3x3_0_1_0         |  out|   16|      ap_vld|                                                 weight_buf3x3_0_1_0|       pointer|
|weight_buf3x3_0_1_0_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_0_1_0|       pointer|
|weight_buf3x3_0_1_1         |  out|   16|      ap_vld|                                                 weight_buf3x3_0_1_1|       pointer|
|weight_buf3x3_0_1_1_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_0_1_1|       pointer|
|weight_buf3x3_0_1_2         |  out|   16|      ap_vld|                                                 weight_buf3x3_0_1_2|       pointer|
|weight_buf3x3_0_1_2_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_0_1_2|       pointer|
|weight_buf3x3_0_2_0         |  out|   16|      ap_vld|                                                 weight_buf3x3_0_2_0|       pointer|
|weight_buf3x3_0_2_0_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_0_2_0|       pointer|
|weight_buf3x3_0_2_1         |  out|   16|      ap_vld|                                                 weight_buf3x3_0_2_1|       pointer|
|weight_buf3x3_0_2_1_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_0_2_1|       pointer|
|weight_buf3x3_0_2_2         |  out|   16|      ap_vld|                                                 weight_buf3x3_0_2_2|       pointer|
|weight_buf3x3_0_2_2_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_0_2_2|       pointer|
|weight_buf3x3_1_0_0         |  out|   16|      ap_vld|                                                 weight_buf3x3_1_0_0|       pointer|
|weight_buf3x3_1_0_0_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_1_0_0|       pointer|
|weight_buf3x3_1_0_1         |  out|   16|      ap_vld|                                                 weight_buf3x3_1_0_1|       pointer|
|weight_buf3x3_1_0_1_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_1_0_1|       pointer|
|weight_buf3x3_1_0_2         |  out|   16|      ap_vld|                                                 weight_buf3x3_1_0_2|       pointer|
|weight_buf3x3_1_0_2_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_1_0_2|       pointer|
|weight_buf3x3_1_1_0         |  out|   16|      ap_vld|                                                 weight_buf3x3_1_1_0|       pointer|
|weight_buf3x3_1_1_0_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_1_1_0|       pointer|
|weight_buf3x3_1_1_1         |  out|   16|      ap_vld|                                                 weight_buf3x3_1_1_1|       pointer|
|weight_buf3x3_1_1_1_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_1_1_1|       pointer|
|weight_buf3x3_1_1_2         |  out|   16|      ap_vld|                                                 weight_buf3x3_1_1_2|       pointer|
|weight_buf3x3_1_1_2_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_1_1_2|       pointer|
|weight_buf3x3_1_2_0         |  out|   16|      ap_vld|                                                 weight_buf3x3_1_2_0|       pointer|
|weight_buf3x3_1_2_0_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_1_2_0|       pointer|
|weight_buf3x3_1_2_1         |  out|   16|      ap_vld|                                                 weight_buf3x3_1_2_1|       pointer|
|weight_buf3x3_1_2_1_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_1_2_1|       pointer|
|weight_buf3x3_1_2_2         |  out|   16|      ap_vld|                                                 weight_buf3x3_1_2_2|       pointer|
|weight_buf3x3_1_2_2_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_1_2_2|       pointer|
|weight_buf3x3_2_0_0         |  out|   16|      ap_vld|                                                 weight_buf3x3_2_0_0|       pointer|
|weight_buf3x3_2_0_0_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_2_0_0|       pointer|
|weight_buf3x3_2_0_1         |  out|   16|      ap_vld|                                                 weight_buf3x3_2_0_1|       pointer|
|weight_buf3x3_2_0_1_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_2_0_1|       pointer|
|weight_buf3x3_2_0_2         |  out|   16|      ap_vld|                                                 weight_buf3x3_2_0_2|       pointer|
|weight_buf3x3_2_0_2_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_2_0_2|       pointer|
|weight_buf3x3_2_1_0         |  out|   16|      ap_vld|                                                 weight_buf3x3_2_1_0|       pointer|
|weight_buf3x3_2_1_0_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_2_1_0|       pointer|
|weight_buf3x3_2_1_1         |  out|   16|      ap_vld|                                                 weight_buf3x3_2_1_1|       pointer|
|weight_buf3x3_2_1_1_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_2_1_1|       pointer|
|weight_buf3x3_2_1_2         |  out|   16|      ap_vld|                                                 weight_buf3x3_2_1_2|       pointer|
|weight_buf3x3_2_1_2_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_2_1_2|       pointer|
|weight_buf3x3_2_2_0         |  out|   16|      ap_vld|                                                 weight_buf3x3_2_2_0|       pointer|
|weight_buf3x3_2_2_0_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_2_2_0|       pointer|
|weight_buf3x3_2_2_1         |  out|   16|      ap_vld|                                                 weight_buf3x3_2_2_1|       pointer|
|weight_buf3x3_2_2_1_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_2_2_1|       pointer|
|weight_buf3x3_2_2_2         |  out|   16|      ap_vld|                                                 weight_buf3x3_2_2_2|       pointer|
|weight_buf3x3_2_2_2_ap_vld  |  out|    1|      ap_vld|                                                 weight_buf3x3_2_2_2|       pointer|
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.54>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%kw = alloca i32 1" [ultra96ms2_418/utils.cpp:19->ultra96ms2_418/main_func.cpp:40]   --->   Operation 5 'alloca' 'kw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kh = alloca i32 1" [ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40]   --->   Operation 6 'alloca' 'kh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%f = alloca i32 1" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 8 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten10 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln17_5_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln17_5"   --->   Operation 10 'read' 'sext_ln17_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln17_5_cast = sext i63 %sext_ln17_5_read"   --->   Operation 11 'sext' 'sext_ln17_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 1, void @empty_3, void @empty_9, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten10"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln17 = store i2 0, i2 %f" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 14 'store' 'store_ln17' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%store_ln18 = store i2 0, i2 %kh" [ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40]   --->   Operation 16 'store' 'store_ln18' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 17 [1/1] (0.48ns)   --->   "%store_ln19 = store i2 0, i2 %kw" [ultra96ms2_418/utils.cpp:19->ultra96ms2_418/main_func.cpp:40]   --->   Operation 17 'store' 'store_ln19' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten10_load = load i5 %indvar_flatten10" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 20 'load' 'indvar_flatten10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.87ns)   --->   "%icmp_ln17 = icmp_eq  i5 %indvar_flatten10_load, i5 27" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 22 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.87ns)   --->   "%add_ln17_1 = add i5 %indvar_flatten10_load, i5 1" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 23 'add' 'add_ln17_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc22.i, void %VITIS_LOOP_22_4.i.exitStub" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 24 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kw_load = load i2 %kw" [ultra96ms2_418/utils.cpp:19->ultra96ms2_418/main_func.cpp:40]   --->   Operation 25 'load' 'kw_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kh_load = load i2 %kh" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 26 'load' 'kh_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%f_load = load i2 %f" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 27 'load' 'f_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln17_5_cast" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 28 'getelementptr' 'wt_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.62ns)   --->   "%add_ln17 = add i2 %f_load, i2 1" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 29 'add' 'add_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.86ns)   --->   "%icmp_ln18 = icmp_eq  i4 %indvar_flatten_load, i4 9" [ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40]   --->   Operation 30 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.26ns)   --->   "%select_ln17 = select i1 %icmp_ln18, i2 0, i2 %kh_load" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 31 'select' 'select_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln17)   --->   "%xor_ln17 = xor i1 %icmp_ln18, i1 1" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 32 'xor' 'xor_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.62ns)   --->   "%icmp_ln19 = icmp_eq  i2 %kw_load, i2 3" [ultra96ms2_418/utils.cpp:19->ultra96ms2_418/main_func.cpp:40]   --->   Operation 33 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln17 = and i1 %icmp_ln19, i1 %xor_ln17" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 34 'and' 'and_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.26ns)   --->   "%select_ln17_1 = select i1 %icmp_ln18, i2 %add_ln17, i2 %f_load" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 35 'select' 'select_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.62ns)   --->   "%add_ln18 = add i2 %select_ln17, i2 1" [ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40]   --->   Operation 36 'add' 'add_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln18)   --->   "%or_ln18 = or i1 %and_ln17, i1 %icmp_ln18" [ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40]   --->   Operation 37 'or' 'or_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln18 = select i1 %or_ln18, i2 0, i2 %kw_load" [ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40]   --->   Operation 38 'select' 'select_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.26ns)   --->   "%select_ln18_1 = select i1 %and_ln17, i2 %add_ln18, i2 %select_ln17" [ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40]   --->   Operation 39 'select' 'select_ln18_1' <Predicate = (!icmp_ln17)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.03ns)   --->   "%switch_ln20 = switch i2 %select_ln18_1, void %arrayidx18610.i.case.2, i2 0, void %arrayidx18610.i.case.0, i2 1, void %arrayidx18610.i.case.1" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 40 'switch' 'switch_ln20' <Predicate = (!icmp_ln17)> <Delay = 1.03>
ST_1 : Operation 41 [1/1] (1.03ns)   --->   "%switch_ln20 = switch i2 %select_ln18, void %arrayidx18610.i.case.239, i2 0, void %arrayidx18610.i.case.037, i2 1, void %arrayidx18610.i.case.138" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 41 'switch' 'switch_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 1)> <Delay = 1.03>
ST_1 : Operation 42 [1/1] (1.03ns)   --->   "%switch_ln20 = switch i2 %select_ln17_1, void %branch17, i2 0, void %branch15, i2 1, void %branch16" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 42 'switch' 'switch_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 1 & select_ln18 == 1)> <Delay = 1.03>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.exit36" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 43 'br' 'br_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 1 & select_ln18 == 1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.03ns)   --->   "%switch_ln20 = switch i2 %select_ln17_1, void %branch20, i2 0, void %branch18, i2 1, void %branch19" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 44 'switch' 'switch_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 1 & select_ln18 == 0)> <Delay = 1.03>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.exit36" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 45 'br' 'br_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 1 & select_ln18 == 0)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.03ns)   --->   "%switch_ln20 = switch i2 %select_ln17_1, void %branch14, i2 0, void %branch12, i2 1, void %branch13" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 46 'switch' 'switch_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 1 & select_ln18 != 0 & select_ln18 != 1)> <Delay = 1.03>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.exit36" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 47 'br' 'br_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 1 & select_ln18 != 0 & select_ln18 != 1)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.exit" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 48 'br' 'br_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 1)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.03ns)   --->   "%switch_ln20 = switch i2 %select_ln18, void %arrayidx18610.i.case.234, i2 0, void %arrayidx18610.i.case.032, i2 1, void %arrayidx18610.i.case.133" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 49 'switch' 'switch_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 0)> <Delay = 1.03>
ST_1 : Operation 50 [1/1] (1.03ns)   --->   "%switch_ln20 = switch i2 %select_ln17_1, void %branch26, i2 0, void %branch24, i2 1, void %branch25" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 50 'switch' 'switch_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 0 & select_ln18 == 1)> <Delay = 1.03>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.exit31" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 51 'br' 'br_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 0 & select_ln18 == 1)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.03ns)   --->   "%switch_ln20 = switch i2 %select_ln17_1, void %branch29, i2 0, void %branch27, i2 1, void %branch28" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 52 'switch' 'switch_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 0 & select_ln18 == 0)> <Delay = 1.03>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.exit31" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 53 'br' 'br_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 0 & select_ln18 == 0)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.03ns)   --->   "%switch_ln20 = switch i2 %select_ln17_1, void %branch23, i2 0, void %branch21, i2 1, void %branch22" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 54 'switch' 'switch_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 0 & select_ln18 != 0 & select_ln18 != 1)> <Delay = 1.03>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.exit31" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 55 'br' 'br_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 0 & select_ln18 != 0 & select_ln18 != 1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.exit" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 56 'br' 'br_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 == 0)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.03ns)   --->   "%switch_ln20 = switch i2 %select_ln18, void %arrayidx18610.i.case.244, i2 0, void %arrayidx18610.i.case.042, i2 1, void %arrayidx18610.i.case.143" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 57 'switch' 'switch_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 != 0 & select_ln18_1 != 1)> <Delay = 1.03>
ST_1 : Operation 58 [1/1] (1.03ns)   --->   "%switch_ln20 = switch i2 %select_ln17_1, void %branch8, i2 0, void %branch6, i2 1, void %branch7" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 58 'switch' 'switch_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 1)> <Delay = 1.03>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.exit41" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 59 'br' 'br_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.03ns)   --->   "%switch_ln20 = switch i2 %select_ln17_1, void %branch11, i2 0, void %branch9, i2 1, void %branch10" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 60 'switch' 'switch_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 0)> <Delay = 1.03>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.exit41" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 61 'br' 'br_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 0)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.03ns)   --->   "%switch_ln20 = switch i2 %select_ln17_1, void %branch5, i2 0, void %branch3, i2 1, void %branch4" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 62 'switch' 'switch_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 != 0 & select_ln18 != 1)> <Delay = 1.03>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.exit41" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 63 'br' 'br_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 != 0 & select_ln18 != 1)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.exit" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 64 'br' 'br_ln20' <Predicate = (!icmp_ln17 & select_ln18_1 != 0 & select_ln18_1 != 1)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.62ns)   --->   "%add_ln19 = add i2 %select_ln18, i2 1" [ultra96ms2_418/utils.cpp:19->ultra96ms2_418/main_func.cpp:40]   --->   Operation 65 'add' 'add_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.86ns)   --->   "%add_ln18_1 = add i4 %indvar_flatten_load, i4 1" [ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40]   --->   Operation 66 'add' 'add_ln18_1' <Predicate = (!icmp_ln17)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.45ns)   --->   "%select_ln18_2 = select i1 %icmp_ln18, i4 1, i4 %add_ln18_1" [ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40]   --->   Operation 67 'select' 'select_ln18_2' <Predicate = (!icmp_ln17)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.48ns)   --->   "%store_ln17 = store i5 %add_ln17_1, i5 %indvar_flatten10" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 68 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.48>
ST_1 : Operation 69 [1/1] (0.48ns)   --->   "%store_ln17 = store i2 %select_ln17_1, i2 %f" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 69 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.48>
ST_1 : Operation 70 [1/1] (0.48ns)   --->   "%store_ln18 = store i4 %select_ln18_2, i4 %indvar_flatten" [ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40]   --->   Operation 70 'store' 'store_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.48>
ST_1 : Operation 71 [1/1] (0.48ns)   --->   "%store_ln18 = store i2 %select_ln18_1, i2 %kh" [ultra96ms2_418/utils.cpp:18->ultra96ms2_418/main_func.cpp:40]   --->   Operation 71 'store' 'store_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.48>
ST_1 : Operation 72 [1/1] (0.48ns)   --->   "%store_ln19 = store i2 %add_ln19, i2 %kw" [ultra96ms2_418/utils.cpp:19->ultra96ms2_418/main_func.cpp:40]   --->   Operation 72 'store' 'store_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.48>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc.i" [ultra96ms2_418/utils.cpp:19->ultra96ms2_418/main_func.cpp:40]   --->   Operation 73 'br' 'br_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 132 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_str"   --->   Operation 74 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 27, i64 27, i64 27"   --->   Operation 75 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [ultra96ms2_418/utils.cpp:19->ultra96ms2_418/main_func.cpp:40]   --->   Operation 76 'specpipeline' 'specpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (7.30ns)   --->   "%wt_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %wt_addr" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 77 'read' 'wt_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_1_1" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 78 'store' 'store_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 == 1 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.13859" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 79 'br' 'br_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 == 1 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_1_0" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 80 'store' 'store_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 == 1 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.13859" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 81 'br' 'br_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 == 1 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_1_2" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 82 'store' 'store_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 == 1 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.13859" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 83 'br' 'br_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 == 1 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_0_1" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 84 'store' 'store_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 == 0 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.03768" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 85 'br' 'br_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 == 0 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_0_0" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 86 'store' 'store_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 == 0 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.03768" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 87 'br' 'br_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 == 0 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_0_2" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 88 'store' 'store_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 == 0 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.03768" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 89 'br' 'br_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 == 0 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_2_1" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 90 'store' 'store_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.23950" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 91 'br' 'br_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_2_0" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 92 'store' 'store_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.23950" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 93 'br' 'br_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_2_2" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 94 'store' 'store_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.23950" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 95 'br' 'br_ln20' <Predicate = (select_ln18_1 == 1 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_1_1" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 96 'store' 'store_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 == 1 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.13386" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 97 'br' 'br_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 == 1 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_1_0" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 98 'store' 'store_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 == 1 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.13386" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 99 'br' 'br_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 == 1 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_1_2" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 100 'store' 'store_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 == 1 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.13386" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 101 'br' 'br_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 == 1 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_0_1" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 102 'store' 'store_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 == 0 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.03295" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 103 'br' 'br_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 == 0 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_0_0" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 104 'store' 'store_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 == 0 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.03295" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 105 'br' 'br_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 == 0 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_0_2" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 106 'store' 'store_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 == 0 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.03295" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 107 'br' 'br_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 == 0 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_2_1" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 108 'store' 'store_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.23477" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 109 'br' 'br_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_2_0" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 110 'store' 'store_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.23477" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 111 'br' 'br_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_2_2" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 112 'store' 'store_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.23477" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 113 'br' 'br_ln20' <Predicate = (select_ln18_1 == 0 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_1_1" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 114 'store' 'store_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 1 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.14332" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 115 'br' 'br_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 1 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_1_0" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 116 'store' 'store_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 1 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.14332" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 117 'br' 'br_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 1 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_1_2" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 118 'store' 'store_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 1 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.14332" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 119 'br' 'br_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 1 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_0_1" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 120 'store' 'store_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 0 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.04241" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 121 'br' 'br_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 0 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_0_0" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 122 'store' 'store_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 0 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.04241" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 123 'br' 'br_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 0 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_0_2" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 124 'store' 'store_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 0 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.04241" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 125 'br' 'br_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 == 0 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_2_1" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 126 'store' 'store_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.24423" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 127 'br' 'br_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 == 1)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_2_0" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 128 'store' 'store_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.24423" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 129 'br' 'br_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 == 0)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_2_2" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 130 'store' 'store_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx18610.i.case.24423" [ultra96ms2_418/utils.cpp:20->ultra96ms2_418/main_func.cpp:40]   --->   Operation 131 'br' 'br_ln20' <Predicate = (select_ln18_1 != 0 & select_ln18_1 != 1 & select_ln18 != 0 & select_ln18 != 1 & select_ln17_1 != 0 & select_ln17_1 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln17_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_buf3x3_0_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buf3x3_0_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buf3x3_0_0_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buf3x3_0_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buf3x3_0_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buf3x3_0_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buf3x3_0_2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buf3x3_0_2_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buf3x3_0_2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buf3x3_1_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buf3x3_1_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buf3x3_1_0_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buf3x3_1_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buf3x3_1_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buf3x3_1_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buf3x3_1_2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buf3x3_1_2_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buf3x3_1_2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buf3x3_2_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buf3x3_2_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buf3x3_2_0_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buf3x3_2_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buf3x3_2_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buf3x3_2_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buf3x3_2_2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buf3x3_2_2_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buf3x3_2_2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kw                    (alloca           ) [ 010]
kh                    (alloca           ) [ 010]
indvar_flatten        (alloca           ) [ 010]
f                     (alloca           ) [ 010]
indvar_flatten10      (alloca           ) [ 010]
sext_ln17_5_read      (read             ) [ 000]
sext_ln17_5_cast      (sext             ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
store_ln17            (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln18            (store            ) [ 000]
store_ln19            (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten_load   (load             ) [ 000]
indvar_flatten10_load (load             ) [ 000]
specbitsmap_ln0       (specbitsmap      ) [ 000]
icmp_ln17             (icmp             ) [ 010]
add_ln17_1            (add              ) [ 000]
br_ln17               (br               ) [ 000]
kw_load               (load             ) [ 000]
kh_load               (load             ) [ 000]
f_load                (load             ) [ 000]
wt_addr               (getelementptr    ) [ 011]
add_ln17              (add              ) [ 000]
icmp_ln18             (icmp             ) [ 000]
select_ln17           (select           ) [ 000]
xor_ln17              (xor              ) [ 000]
icmp_ln19             (icmp             ) [ 000]
and_ln17              (and              ) [ 000]
select_ln17_1         (select           ) [ 011]
add_ln18              (add              ) [ 000]
or_ln18               (or               ) [ 000]
select_ln18           (select           ) [ 011]
select_ln18_1         (select           ) [ 011]
switch_ln20           (switch           ) [ 000]
switch_ln20           (switch           ) [ 000]
switch_ln20           (switch           ) [ 000]
br_ln20               (br               ) [ 000]
switch_ln20           (switch           ) [ 000]
br_ln20               (br               ) [ 000]
switch_ln20           (switch           ) [ 000]
br_ln20               (br               ) [ 000]
br_ln20               (br               ) [ 000]
switch_ln20           (switch           ) [ 000]
switch_ln20           (switch           ) [ 000]
br_ln20               (br               ) [ 000]
switch_ln20           (switch           ) [ 000]
br_ln20               (br               ) [ 000]
switch_ln20           (switch           ) [ 000]
br_ln20               (br               ) [ 000]
br_ln20               (br               ) [ 000]
switch_ln20           (switch           ) [ 000]
switch_ln20           (switch           ) [ 000]
br_ln20               (br               ) [ 000]
switch_ln20           (switch           ) [ 000]
br_ln20               (br               ) [ 000]
switch_ln20           (switch           ) [ 000]
br_ln20               (br               ) [ 000]
br_ln20               (br               ) [ 000]
add_ln19              (add              ) [ 000]
add_ln18_1            (add              ) [ 000]
select_ln18_2         (select           ) [ 000]
store_ln17            (store            ) [ 000]
store_ln17            (store            ) [ 000]
store_ln18            (store            ) [ 000]
store_ln18            (store            ) [ 000]
store_ln19            (store            ) [ 000]
br_ln19               (br               ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
specpipeline_ln19     (specpipeline     ) [ 000]
wt_addr_read          (read             ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
store_ln20            (store            ) [ 000]
br_ln20               (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln17_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln17_5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight_buf3x3_0_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weight_buf3x3_0_0_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_0_0_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weight_buf3x3_0_0_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_0_0_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weight_buf3x3_0_1_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_0_1_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weight_buf3x3_0_1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_0_1_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weight_buf3x3_0_1_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_0_1_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_buf3x3_0_2_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_0_2_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_buf3x3_0_2_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_0_2_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weight_buf3x3_0_2_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_0_2_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weight_buf3x3_1_0_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_1_0_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weight_buf3x3_1_0_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_1_0_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weight_buf3x3_1_0_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_1_0_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weight_buf3x3_1_1_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_1_1_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weight_buf3x3_1_1_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_1_1_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weight_buf3x3_1_1_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_1_1_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weight_buf3x3_1_2_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_1_2_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weight_buf3x3_1_2_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_1_2_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="weight_buf3x3_1_2_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_1_2_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weight_buf3x3_2_0_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_2_0_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="weight_buf3x3_2_0_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_2_0_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="weight_buf3x3_2_0_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_2_0_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="weight_buf3x3_2_1_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_2_1_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="weight_buf3x3_2_1_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_2_1_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="weight_buf3x3_2_1_2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_2_1_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="weight_buf3x3_2_2_0">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_2_2_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="weight_buf3x3_2_2_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_2_2_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="weight_buf3x3_2_2_2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_2_2_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="kw_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kw/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="kh_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kh/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="f_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten10_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten10/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sext_ln17_5_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="63" slack="0"/>
<pin id="134" dir="0" index="1" bw="63" slack="0"/>
<pin id="135" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln17_5_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="wt_addr_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="1"/>
<pin id="141" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wt_addr_read/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="sext_ln17_5_cast_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="63" slack="0"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_5_cast/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="5" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln17_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="2" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="4" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln18_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="2" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln19_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="2" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="indvar_flatten_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="indvar_flatten10_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="0"/>
<pin id="177" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten10_load/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln17_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="0"/>
<pin id="180" dir="0" index="1" bw="5" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln17_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="kw_load_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kw_load/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="kh_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kh_load/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="f_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_load/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="wt_addr_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="0"/>
<pin id="201" dir="0" index="1" bw="64" slack="0"/>
<pin id="202" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_addr/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln17_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="2" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln18_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="0" index="1" bw="4" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="select_ln17_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="2" slack="0"/>
<pin id="220" dir="0" index="2" bw="2" slack="0"/>
<pin id="221" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="xor_ln17_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln17/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln19_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="0"/>
<pin id="233" dir="0" index="1" bw="2" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="and_ln17_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="select_ln17_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="2" slack="0"/>
<pin id="246" dir="0" index="2" bw="2" slack="0"/>
<pin id="247" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_1/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln18_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="2" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="or_ln18_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="select_ln18_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="2" slack="0"/>
<pin id="266" dir="0" index="2" bw="2" slack="0"/>
<pin id="267" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="select_ln18_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="2" slack="0"/>
<pin id="274" dir="0" index="2" bw="2" slack="0"/>
<pin id="275" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln19_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="2" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln18_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="select_ln18_2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="4" slack="0"/>
<pin id="294" dir="0" index="2" bw="4" slack="0"/>
<pin id="295" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_2/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln17_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="0" index="1" bw="5" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln17_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="0"/>
<pin id="306" dir="0" index="1" bw="2" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln18_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="4" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln18_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="0"/>
<pin id="316" dir="0" index="1" bw="2" slack="0"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln19_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="0"/>
<pin id="321" dir="0" index="1" bw="2" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln20_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln20_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln20_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln20_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln20_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln20_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="16" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln20_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="0"/>
<pin id="362" dir="0" index="1" bw="16" slack="0"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln20_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="0" index="1" bw="16" slack="0"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln20_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="0"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln20_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln20_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="0"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln20_store_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="0"/>
<pin id="393" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln20_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="0" index="1" bw="16" slack="0"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="store_ln20_store_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="0" index="1" bw="16" slack="0"/>
<pin id="405" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln20_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="0" index="1" bw="16" slack="0"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln20_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="0" index="1" bw="16" slack="0"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="store_ln20_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="0" index="1" bw="16" slack="0"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln20_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="0" index="1" bw="16" slack="0"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln20_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="0"/>
<pin id="434" dir="0" index="1" bw="16" slack="0"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln20_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="0"/>
<pin id="440" dir="0" index="1" bw="16" slack="0"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln20_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="0"/>
<pin id="446" dir="0" index="1" bw="16" slack="0"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln20_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="0"/>
<pin id="452" dir="0" index="1" bw="16" slack="0"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln20_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="0" index="1" bw="16" slack="0"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="store_ln20_store_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="0"/>
<pin id="464" dir="0" index="1" bw="16" slack="0"/>
<pin id="465" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="store_ln20_store_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="16" slack="0"/>
<pin id="470" dir="0" index="1" bw="16" slack="0"/>
<pin id="471" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln20_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="0"/>
<pin id="476" dir="0" index="1" bw="16" slack="0"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="store_ln20_store_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="16" slack="0"/>
<pin id="482" dir="0" index="1" bw="16" slack="0"/>
<pin id="483" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="486" class="1005" name="kw_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="2" slack="0"/>
<pin id="488" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="kw "/>
</bind>
</comp>

<comp id="493" class="1005" name="kh_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="2" slack="0"/>
<pin id="495" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="kh "/>
</bind>
</comp>

<comp id="500" class="1005" name="indvar_flatten_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="0"/>
<pin id="502" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="507" class="1005" name="f_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="2" slack="0"/>
<pin id="509" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="514" class="1005" name="indvar_flatten10_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="5" slack="0"/>
<pin id="516" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten10 "/>
</bind>
</comp>

<comp id="524" class="1005" name="wt_addr_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="16" slack="1"/>
<pin id="526" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr "/>
</bind>
</comp>

<comp id="529" class="1005" name="select_ln17_1_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="2" slack="1"/>
<pin id="531" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln17_1 "/>
</bind>
</comp>

<comp id="533" class="1005" name="select_ln18_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="2" slack="1"/>
<pin id="535" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln18 "/>
</bind>
</comp>

<comp id="537" class="1005" name="select_ln18_1_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="2" slack="1"/>
<pin id="539" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln18_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="58" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="58" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="58" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="58" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="58" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="60" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="110" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="132" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="78" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="80" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="82" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="80" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="80" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="182"><net_src comp="175" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="86" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="175" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="88" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="143" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="196" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="90" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="172" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="92" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="80" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="193" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="229"><net_src comp="211" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="94" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="190" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="96" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="225" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="211" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="205" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="196" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="255"><net_src comp="217" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="90" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="237" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="211" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="80" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="190" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="276"><net_src comp="237" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="251" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="217" pin="3"/><net_sink comp="271" pin=2"/></net>

<net id="283"><net_src comp="263" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="90" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="172" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="98" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="211" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="98" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="285" pin="2"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="184" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="243" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="291" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="271" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="279" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="138" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="30" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="138" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="28" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="138" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="32" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="138" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="24" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="138" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="22" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="138" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="26" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="138" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="36" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="138" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="34" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="138" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="38" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="138" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="12" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="138" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="10" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="138" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="14" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="138" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="6" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="138" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="4" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="138" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="8" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="138" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="18" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="138" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="16" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="138" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="20" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="138" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="48" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="138" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="46" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="138" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="50" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="138" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="42" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="138" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="40" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="138" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="44" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="138" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="54" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="138" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="52" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="138" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="56" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="112" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="492"><net_src comp="486" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="496"><net_src comp="116" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="503"><net_src comp="120" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="506"><net_src comp="500" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="510"><net_src comp="124" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="513"><net_src comp="507" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="517"><net_src comp="128" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="520"><net_src comp="514" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="527"><net_src comp="199" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="532"><net_src comp="243" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="263" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="271" pin="3"/><net_sink comp="537" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wt | {}
	Port: weight_buf3x3_0_0_0 | {2 }
	Port: weight_buf3x3_0_0_1 | {2 }
	Port: weight_buf3x3_0_0_2 | {2 }
	Port: weight_buf3x3_0_1_0 | {2 }
	Port: weight_buf3x3_0_1_1 | {2 }
	Port: weight_buf3x3_0_1_2 | {2 }
	Port: weight_buf3x3_0_2_0 | {2 }
	Port: weight_buf3x3_0_2_1 | {2 }
	Port: weight_buf3x3_0_2_2 | {2 }
	Port: weight_buf3x3_1_0_0 | {2 }
	Port: weight_buf3x3_1_0_1 | {2 }
	Port: weight_buf3x3_1_0_2 | {2 }
	Port: weight_buf3x3_1_1_0 | {2 }
	Port: weight_buf3x3_1_1_1 | {2 }
	Port: weight_buf3x3_1_1_2 | {2 }
	Port: weight_buf3x3_1_2_0 | {2 }
	Port: weight_buf3x3_1_2_1 | {2 }
	Port: weight_buf3x3_1_2_2 | {2 }
	Port: weight_buf3x3_2_0_0 | {2 }
	Port: weight_buf3x3_2_0_1 | {2 }
	Port: weight_buf3x3_2_0_2 | {2 }
	Port: weight_buf3x3_2_1_0 | {2 }
	Port: weight_buf3x3_2_1_1 | {2 }
	Port: weight_buf3x3_2_1_2 | {2 }
	Port: weight_buf3x3_2_2_0 | {2 }
	Port: weight_buf3x3_2_2_1 | {2 }
	Port: weight_buf3x3_2_2_2 | {2 }
 - Input state : 
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : wt | {2 }
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : sext_ln17_5 | {1 }
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_0_0_0 | {}
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_0_0_1 | {}
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_0_0_2 | {}
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_0_1_0 | {}
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_0_1_1 | {}
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_0_1_2 | {}
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_0_2_0 | {}
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_0_2_1 | {}
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_0_2_2 | {}
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_1_0_0 | {}
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_1_0_1 | {}
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_1_0_2 | {}
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_1_1_0 | {}
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_1_1_1 | {}
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_1_1_2 | {}
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_1_2_0 | {}
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_1_2_1 | {}
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_1_2_2 | {}
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_2_0_0 | {}
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_2_0_1 | {}
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_2_0_2 | {}
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_2_1_0 | {}
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_2_1_1 | {}
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_2_1_2 | {}
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_2_2_0 | {}
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_2_2_1 | {}
	Port: main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 : weight_buf3x3_2_2_2 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln17 : 1
		store_ln0 : 1
		store_ln18 : 1
		store_ln19 : 1
		indvar_flatten_load : 1
		indvar_flatten10_load : 1
		icmp_ln17 : 2
		add_ln17_1 : 2
		br_ln17 : 3
		kw_load : 1
		kh_load : 1
		f_load : 1
		wt_addr : 1
		add_ln17 : 2
		icmp_ln18 : 2
		select_ln17 : 3
		xor_ln17 : 3
		icmp_ln19 : 2
		and_ln17 : 3
		select_ln17_1 : 3
		add_ln18 : 4
		or_ln18 : 3
		select_ln18 : 3
		select_ln18_1 : 3
		switch_ln20 : 4
		switch_ln20 : 4
		switch_ln20 : 4
		switch_ln20 : 4
		switch_ln20 : 4
		switch_ln20 : 4
		switch_ln20 : 4
		switch_ln20 : 4
		switch_ln20 : 4
		switch_ln20 : 4
		switch_ln20 : 4
		switch_ln20 : 4
		switch_ln20 : 4
		add_ln19 : 4
		add_ln18_1 : 2
		select_ln18_2 : 3
		store_ln17 : 3
		store_ln17 : 4
		store_ln18 : 4
		store_ln18 : 4
		store_ln19 : 5
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       add_ln17_1_fu_184      |    0    |    12   |
|          |        add_ln17_fu_205       |    0    |    9    |
|    add   |        add_ln18_fu_251       |    0    |    9    |
|          |        add_ln19_fu_279       |    0    |    9    |
|          |       add_ln18_1_fu_285      |    0    |    12   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln17_fu_178       |    0    |    12   |
|   icmp   |       icmp_ln18_fu_211       |    0    |    12   |
|          |       icmp_ln19_fu_231       |    0    |    9    |
|----------|------------------------------|---------|---------|
|          |      select_ln17_fu_217      |    0    |    2    |
|          |     select_ln17_1_fu_243     |    0    |    2    |
|  select  |      select_ln18_fu_263      |    0    |    2    |
|          |     select_ln18_1_fu_271     |    0    |    2    |
|          |     select_ln18_2_fu_291     |    0    |    4    |
|----------|------------------------------|---------|---------|
|    xor   |        xor_ln17_fu_225       |    0    |    2    |
|----------|------------------------------|---------|---------|
|    and   |        and_ln17_fu_237       |    0    |    2    |
|----------|------------------------------|---------|---------|
|    or    |        or_ln18_fu_257        |    0    |    2    |
|----------|------------------------------|---------|---------|
|   read   | sext_ln17_5_read_read_fu_132 |    0    |    0    |
|          |   wt_addr_read_read_fu_138   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |    sext_ln17_5_cast_fu_143   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   102   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        f_reg_507       |    2   |
|indvar_flatten10_reg_514|    5   |
| indvar_flatten_reg_500 |    4   |
|       kh_reg_493       |    2   |
|       kw_reg_486       |    2   |
|  select_ln17_1_reg_529 |    2   |
|  select_ln18_1_reg_537 |    2   |
|   select_ln18_reg_533  |    2   |
|     wt_addr_reg_524    |   16   |
+------------------------+--------+
|          Total         |   37   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   102  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   37   |    -   |
+-----------+--------+--------+
|   Total   |   37   |   102  |
+-----------+--------+--------+
