<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p198" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_198{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_198{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_198{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_198{left:189px;bottom:998px;letter-spacing:-0.1px;}
#t5_198{left:525px;bottom:998px;letter-spacing:-0.11px;}
#t6_198{left:525px;bottom:976px;letter-spacing:-0.11px;}
#t7_198{left:525px;bottom:959px;letter-spacing:-0.1px;}
#t8_198{left:525px;bottom:938px;letter-spacing:-0.11px;}
#t9_198{left:525px;bottom:921px;letter-spacing:-0.12px;}
#ta_198{left:525px;bottom:900px;letter-spacing:-0.11px;}
#tb_198{left:525px;bottom:878px;letter-spacing:-0.1px;}
#tc_198{left:525px;bottom:862px;letter-spacing:-0.11px;}
#td_198{left:525px;bottom:845px;letter-spacing:-0.11px;word-spacing:-0.25px;}
#te_198{left:525px;bottom:828px;letter-spacing:-0.11px;}
#tf_198{left:189px;bottom:804px;letter-spacing:-0.13px;}
#tg_198{left:525px;bottom:804px;letter-spacing:-0.13px;}
#th_198{left:81px;bottom:779px;letter-spacing:-0.18px;}
#ti_198{left:142px;bottom:779px;letter-spacing:-0.15px;}
#tj_198{left:189px;bottom:779px;letter-spacing:-0.15px;}
#tk_198{left:432px;bottom:779px;letter-spacing:-0.13px;}
#tl_198{left:525px;bottom:779px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tm_198{left:81px;bottom:755px;letter-spacing:-0.17px;}
#tn_198{left:142px;bottom:755px;letter-spacing:-0.17px;}
#to_198{left:189px;bottom:755px;letter-spacing:-0.14px;}
#tp_198{left:432px;bottom:755px;letter-spacing:-0.13px;}
#tq_198{left:525px;bottom:755px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tr_198{left:81px;bottom:730px;letter-spacing:-0.17px;}
#ts_198{left:142px;bottom:730px;letter-spacing:-0.17px;}
#tt_198{left:189px;bottom:730px;letter-spacing:-0.13px;}
#tu_198{left:432px;bottom:730px;letter-spacing:-0.13px;}
#tv_198{left:525px;bottom:730px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tw_198{left:81px;bottom:706px;letter-spacing:-0.18px;}
#tx_198{left:142px;bottom:706px;letter-spacing:-0.15px;}
#ty_198{left:189px;bottom:706px;letter-spacing:-0.16px;}
#tz_198{left:432px;bottom:706px;letter-spacing:-0.13px;}
#t10_198{left:525px;bottom:706px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t11_198{left:81px;bottom:681px;letter-spacing:-0.14px;}
#t12_198{left:142px;bottom:681px;letter-spacing:-0.17px;}
#t13_198{left:189px;bottom:681px;letter-spacing:-0.15px;}
#t14_198{left:432px;bottom:681px;letter-spacing:-0.13px;}
#t15_198{left:525px;bottom:681px;letter-spacing:-0.12px;}
#t16_198{left:189px;bottom:657px;}
#t17_198{left:525px;bottom:657px;letter-spacing:-0.12px;}
#t18_198{left:525px;bottom:635px;letter-spacing:-0.11px;}
#t19_198{left:525px;bottom:619px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1a_198{left:525px;bottom:602px;letter-spacing:-0.12px;}
#t1b_198{left:525px;bottom:585px;letter-spacing:-0.11px;}
#t1c_198{left:525px;bottom:568px;letter-spacing:-0.1px;}
#t1d_198{left:189px;bottom:544px;}
#t1e_198{left:525px;bottom:544px;letter-spacing:-0.12px;}
#t1f_198{left:525px;bottom:522px;letter-spacing:-0.11px;}
#t1g_198{left:525px;bottom:506px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1h_198{left:525px;bottom:489px;letter-spacing:-0.11px;}
#t1i_198{left:525px;bottom:472px;letter-spacing:-0.11px;}
#t1j_198{left:189px;bottom:448px;}
#t1k_198{left:525px;bottom:448px;letter-spacing:-0.14px;}
#t1l_198{left:525px;bottom:426px;letter-spacing:-0.11px;}
#t1m_198{left:525px;bottom:409px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#t1n_198{left:525px;bottom:393px;letter-spacing:-0.1px;}
#t1o_198{left:525px;bottom:376px;letter-spacing:-0.11px;}
#t1p_198{left:525px;bottom:359px;letter-spacing:-0.12px;}
#t1q_198{left:189px;bottom:334px;letter-spacing:-0.13px;}
#t1r_198{left:525px;bottom:334px;letter-spacing:-0.13px;}
#t1s_198{left:81px;bottom:310px;letter-spacing:-0.17px;}
#t1t_198{left:142px;bottom:310px;letter-spacing:-0.17px;}
#t1u_198{left:189px;bottom:310px;letter-spacing:-0.13px;}
#t1v_198{left:432px;bottom:310px;letter-spacing:-0.13px;}
#t1w_198{left:525px;bottom:310px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t1x_198{left:81px;bottom:286px;letter-spacing:-0.17px;}
#t1y_198{left:142px;bottom:286px;letter-spacing:-0.17px;}
#t1z_198{left:189px;bottom:286px;letter-spacing:-0.13px;}
#t20_198{left:432px;bottom:286px;letter-spacing:-0.13px;}
#t21_198{left:525px;bottom:286px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t22_198{left:81px;bottom:261px;letter-spacing:-0.17px;}
#t23_198{left:142px;bottom:261px;letter-spacing:-0.17px;}
#t24_198{left:189px;bottom:261px;letter-spacing:-0.13px;}
#t25_198{left:432px;bottom:261px;letter-spacing:-0.13px;}
#t26_198{left:525px;bottom:261px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t27_198{left:81px;bottom:237px;letter-spacing:-0.17px;}
#t28_198{left:142px;bottom:237px;letter-spacing:-0.17px;}
#t29_198{left:189px;bottom:237px;letter-spacing:-0.13px;}
#t2a_198{left:432px;bottom:237px;letter-spacing:-0.13px;}
#t2b_198{left:525px;bottom:237px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t2c_198{left:81px;bottom:212px;letter-spacing:-0.15px;}
#t2d_198{left:142px;bottom:212px;letter-spacing:-0.17px;}
#t2e_198{left:189px;bottom:212px;letter-spacing:-0.14px;}
#t2f_198{left:432px;bottom:212px;letter-spacing:-0.14px;}
#t2g_198{left:525px;bottom:212px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2h_198{left:81px;bottom:188px;letter-spacing:-0.16px;}
#t2i_198{left:142px;bottom:188px;letter-spacing:-0.18px;}
#t2j_198{left:189px;bottom:188px;letter-spacing:-0.14px;}
#t2k_198{left:432px;bottom:188px;letter-spacing:-0.14px;}
#t2l_198{left:525px;bottom:188px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2m_198{left:81px;bottom:163px;letter-spacing:-0.16px;}
#t2n_198{left:142px;bottom:163px;letter-spacing:-0.18px;}
#t2o_198{left:189px;bottom:163px;letter-spacing:-0.14px;}
#t2p_198{left:432px;bottom:163px;letter-spacing:-0.14px;}
#t2q_198{left:525px;bottom:163px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2r_198{left:81px;bottom:139px;letter-spacing:-0.17px;}
#t2s_198{left:142px;bottom:139px;letter-spacing:-0.18px;}
#t2t_198{left:189px;bottom:139px;letter-spacing:-0.14px;}
#t2u_198{left:432px;bottom:139px;letter-spacing:-0.14px;}
#t2v_198{left:525px;bottom:139px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2w_198{left:81px;bottom:114px;letter-spacing:-0.17px;}
#t2x_198{left:142px;bottom:114px;letter-spacing:-0.17px;}
#t2y_198{left:189px;bottom:114px;letter-spacing:-0.14px;}
#t2z_198{left:432px;bottom:114px;letter-spacing:-0.13px;}
#t30_198{left:525px;bottom:114px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t31_198{left:118px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t32_198{left:204px;bottom:1086px;letter-spacing:0.13px;}
#t33_198{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t34_198{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t35_198{left:224px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t36_198{left:454px;bottom:1046px;letter-spacing:-0.14px;}
#t37_198{left:639px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t38_198{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t39_198{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_198{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_198{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_198{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_198{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_198{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts198" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg198Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg198" style="-webkit-user-select: none;"><object width="935" height="1210" data="198/198.svg" type="image/svg+xml" id="pdf198" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_198" class="t s1_198">2-182 </span><span id="t2_198" class="t s1_198">Vol. 4 </span>
<span id="t3_198" class="t s2_198">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_198" class="t s3_198">1:0 </span><span id="t5_198" class="t s3_198">AES Configuration (RW-L) </span>
<span id="t6_198" class="t s3_198">Upon a successful read of this MSR, the configuration </span>
<span id="t7_198" class="t s3_198">of AES instruction set availability is as follows: </span>
<span id="t8_198" class="t s3_198">11b: AES instructions are not available until next </span>
<span id="t9_198" class="t s3_198">RESET. </span>
<span id="ta_198" class="t s3_198">Otherwise, AES instructions are available. </span>
<span id="tb_198" class="t s3_198">Note, AES instruction set is not available if read is </span>
<span id="tc_198" class="t s3_198">unsuccessful. If the configuration is not 01b, AES </span>
<span id="td_198" class="t s3_198">instructions can be mis-configured if a privileged agent </span>
<span id="te_198" class="t s3_198">unintentionally writes 11b. </span>
<span id="tf_198" class="t s3_198">63:2 </span><span id="tg_198" class="t s3_198">Reserved </span>
<span id="th_198" class="t s3_198">174H </span><span id="ti_198" class="t s3_198">372 </span><span id="tj_198" class="t s3_198">IA32_SYSENTER_CS </span><span id="tk_198" class="t s3_198">Thread </span><span id="tl_198" class="t s3_198">See Table 2-2. </span>
<span id="tm_198" class="t s3_198">175H </span><span id="tn_198" class="t s3_198">373 </span><span id="to_198" class="t s3_198">IA32_SYSENTER_ESP </span><span id="tp_198" class="t s3_198">Thread </span><span id="tq_198" class="t s3_198">See Table 2-2. </span>
<span id="tr_198" class="t s3_198">176H </span><span id="ts_198" class="t s3_198">374 </span><span id="tt_198" class="t s3_198">IA32_SYSENTER_EIP </span><span id="tu_198" class="t s3_198">Thread </span><span id="tv_198" class="t s3_198">See Table 2-2. </span>
<span id="tw_198" class="t s3_198">179H </span><span id="tx_198" class="t s3_198">377 </span><span id="ty_198" class="t s3_198">IA32_MCG_CAP </span><span id="tz_198" class="t s3_198">Thread </span><span id="t10_198" class="t s3_198">See Table 2-2. </span>
<span id="t11_198" class="t s3_198">17AH </span><span id="t12_198" class="t s3_198">378 </span><span id="t13_198" class="t s3_198">IA32_MCG_STATUS </span><span id="t14_198" class="t s3_198">Thread </span><span id="t15_198" class="t s3_198">Global Machine Check Status </span>
<span id="t16_198" class="t s3_198">0 </span><span id="t17_198" class="t s3_198">RIPV </span>
<span id="t18_198" class="t s3_198">When set, bit indicates that the instruction addressed </span>
<span id="t19_198" class="t s3_198">by the instruction pointer pushed on the stack (when </span>
<span id="t1a_198" class="t s3_198">the machine check was generated) can be used to </span>
<span id="t1b_198" class="t s3_198">restart the program. If cleared, the program cannot be </span>
<span id="t1c_198" class="t s3_198">reliably restarted. </span>
<span id="t1d_198" class="t s3_198">1 </span><span id="t1e_198" class="t s3_198">EIPV </span>
<span id="t1f_198" class="t s3_198">When set, bit indicates that the instruction addressed </span>
<span id="t1g_198" class="t s3_198">by the instruction pointer pushed on the stack (when </span>
<span id="t1h_198" class="t s3_198">the machine check was generated) is directly </span>
<span id="t1i_198" class="t s3_198">associated with the error. </span>
<span id="t1j_198" class="t s3_198">2 </span><span id="t1k_198" class="t s3_198">MCIP </span>
<span id="t1l_198" class="t s3_198">When set, bit indicates that a machine check has been </span>
<span id="t1m_198" class="t s3_198">generated. If a second machine check is detected while </span>
<span id="t1n_198" class="t s3_198">this bit is still set, the processor enters a shutdown </span>
<span id="t1o_198" class="t s3_198">state. Software should write this bit to 0 after </span>
<span id="t1p_198" class="t s3_198">processing a machine check exception. </span>
<span id="t1q_198" class="t s3_198">63:3 </span><span id="t1r_198" class="t s3_198">Reserved </span>
<span id="t1s_198" class="t s3_198">186H </span><span id="t1t_198" class="t s3_198">390 </span><span id="t1u_198" class="t s3_198">IA32_PERFEVTSEL0 </span><span id="t1v_198" class="t s3_198">Thread </span><span id="t1w_198" class="t s3_198">See Table 2-2. </span>
<span id="t1x_198" class="t s3_198">187H </span><span id="t1y_198" class="t s3_198">391 </span><span id="t1z_198" class="t s3_198">IA32_PERFEVTSEL1 </span><span id="t20_198" class="t s3_198">Thread </span><span id="t21_198" class="t s3_198">See Table 2-2. </span>
<span id="t22_198" class="t s3_198">188H </span><span id="t23_198" class="t s3_198">392 </span><span id="t24_198" class="t s3_198">IA32_PERFEVTSEL2 </span><span id="t25_198" class="t s3_198">Thread </span><span id="t26_198" class="t s3_198">See Table 2-2. </span>
<span id="t27_198" class="t s3_198">189H </span><span id="t28_198" class="t s3_198">393 </span><span id="t29_198" class="t s3_198">IA32_PERFEVTSEL3 </span><span id="t2a_198" class="t s3_198">Thread </span><span id="t2b_198" class="t s3_198">See Table 2-2. </span>
<span id="t2c_198" class="t s3_198">18AH </span><span id="t2d_198" class="t s3_198">394 </span><span id="t2e_198" class="t s3_198">IA32_PERFEVTSEL4 </span><span id="t2f_198" class="t s3_198">Core </span><span id="t2g_198" class="t s3_198">See Table 2-2. If CPUID.0AH:EAX[15:8] &gt; 4. </span>
<span id="t2h_198" class="t s3_198">18BH </span><span id="t2i_198" class="t s3_198">395 </span><span id="t2j_198" class="t s3_198">IA32_PERFEVTSEL5 </span><span id="t2k_198" class="t s3_198">Core </span><span id="t2l_198" class="t s3_198">See Table 2-2. If CPUID.0AH:EAX[15:8] &gt; 5. </span>
<span id="t2m_198" class="t s3_198">18CH </span><span id="t2n_198" class="t s3_198">396 </span><span id="t2o_198" class="t s3_198">IA32_PERFEVTSEL6 </span><span id="t2p_198" class="t s3_198">Core </span><span id="t2q_198" class="t s3_198">See Table 2-2. If CPUID.0AH:EAX[15:8] &gt; 6. </span>
<span id="t2r_198" class="t s3_198">18DH </span><span id="t2s_198" class="t s3_198">397 </span><span id="t2t_198" class="t s3_198">IA32_PERFEVTSEL7 </span><span id="t2u_198" class="t s3_198">Core </span><span id="t2v_198" class="t s3_198">See Table 2-2. If CPUID.0AH:EAX[15:8] &gt; 7. </span>
<span id="t2w_198" class="t s3_198">198H </span><span id="t2x_198" class="t s3_198">408 </span><span id="t2y_198" class="t s3_198">IA32_PERF_STATUS </span><span id="t2z_198" class="t s3_198">Package </span><span id="t30_198" class="t s3_198">See Table 2-2. </span>
<span id="t31_198" class="t s4_198">Table 2-20. </span><span id="t32_198" class="t s4_198">MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture (Contd.) </span>
<span id="t33_198" class="t s5_198">Register </span>
<span id="t34_198" class="t s5_198">Address </span><span id="t35_198" class="t s5_198">Register Name / Bit Fields </span><span id="t36_198" class="t s5_198">Scope </span><span id="t37_198" class="t s5_198">Bit Description </span>
<span id="t38_198" class="t s5_198">Hex </span><span id="t39_198" class="t s5_198">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
