<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="KGP_RISC_GR_10.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU_STRUCTURAL.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU_STRUCTURAL.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU_STRUCTURAL.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU_STRUCTURAL.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_STRUCTURAL.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_STRUCTURAL.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU_STRUCTURAL.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU_STRUCTURAL.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_STRUCTURAL_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_STRUCTURAL_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CONTROLLER.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CONTROLLER.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CONTROLLER.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CONTROLLER.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CONTROLLER.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CONTROLLER.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CONTROLLER.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CONTROLLER.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CONTROLLER_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CONTROLLER_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CONTROLLER_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="MEM.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MEMORY_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEMORY_TEST_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="MUX232.tfi"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PROCESSOR.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PROCESSOR.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PROCESSOR.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PROCESSOR.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROCESSOR.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PROCESSOR.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PROCESSOR.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PROCESSOR.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PROCESSOR_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PROCESSOR_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PROCESSOR_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PROCESSOR_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PROGRAM_COUNTER.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PROGRAM_COUNTER.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PROGRAM_COUNTER.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PROGRAM_COUNTER.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROGRAM_COUNTER.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PROGRAM_COUNTER.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PROGRAM_COUNTER.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PROGRAM_COUNTER.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PROGRAM_COUNTER_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PROGRAM_COUNTER_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PROGRAM_COUNTER_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="RISC_COMPUTER.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RISC_COMPUTER.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RISC_COMPUTER.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="RISC_COMPUTER.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="RISC_COMPUTER.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="RISC_COMPUTER.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RISC_COMPUTER.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="RISC_COMPUTER.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="RISC_COMPUTER.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="RISC_COMPUTER.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RISC_COMPUTER.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="RISC_COMPUTER.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="RISC_COMPUTER.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RISC_COMPUTER.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="RISC_COMPUTER.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="RISC_COMPUTER.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="RISC_COMPUTER.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="RISC_COMPUTER.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="RISC_COMPUTER.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RISC_COMPUTER.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RISC_COMPUTER_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="RISC_COMPUTER_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="RISC_COMPUTER_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="RISC_COMPUTER_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="RISC_COMPUTER_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="RISC_COMPUTER_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RISC_COMPUTER_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RISC_COMPUTER_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="RISC_COMPUTER_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="RISC_COMPUTER_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RISC_COMPUTER_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RISC_COMPUTER_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="RISC_COMPUTER_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="RISC_COMPUTER_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RISC_COMPUTER_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/RISC_COMPUTER_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/RISC_COMPUTER_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/par/RISC_COMPUTER_timesim.v"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/RISC_COMPUTER_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/RISC_COMPUTER_synthesis.v"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="risc_computer.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="risc_computer.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="risc_computer.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_computer_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_computer_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_computer_isim_beh.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_computer_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_computer_isim_par.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_computer_par.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_computer_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_computer_stx_par.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_controller_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_controller_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1667561651" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1667561651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667975901" xil_pn:in_ck="6536719655320902383" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1667975901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADDER_1.v"/>
      <outfile xil_pn:name="ADDER_L.v"/>
      <outfile xil_pn:name="ALU_STRUCTURAL.v"/>
      <outfile xil_pn:name="AUGMENTED_FOUR_BIT_CARRY_LOOK_AHEAD_ADDER.v"/>
      <outfile xil_pn:name="BITWISE_AND.v"/>
      <outfile xil_pn:name="BITWISE_XOR.v"/>
      <outfile xil_pn:name="CONTROLLER.v"/>
      <outfile xil_pn:name="D_LATCH.v"/>
      <outfile xil_pn:name="LOOKAHEAD_CARRY_UNIT.v"/>
      <outfile xil_pn:name="MEMORY_TEST.v"/>
      <outfile xil_pn:name="MUX211.v"/>
      <outfile xil_pn:name="MUX81.v"/>
      <outfile xil_pn:name="ONE_BIT_EIGHT_TO_ONE_MUX.v"/>
      <outfile xil_pn:name="PROCESSOR.v"/>
      <outfile xil_pn:name="PROGRAM_COUNTER.v"/>
      <outfile xil_pn:name="RAM.v"/>
      <outfile xil_pn:name="REGISTER_FILE.v"/>
      <outfile xil_pn:name="RISC_COMPUTER.v"/>
      <outfile xil_pn:name="SHIFT_LEFT_LOGICAL.v"/>
      <outfile xil_pn:name="SHIFT_RIGHT_ARITHMETIC.v"/>
      <outfile xil_pn:name="SHIFT_RIGHT_LOGICAL.v"/>
      <outfile xil_pn:name="SIXTEEN_BIT_CARRY_LOOK_AHEAD_ADDER.v"/>
      <outfile xil_pn:name="THIRTY_TWO_BIT_ADDER.v"/>
      <outfile xil_pn:name="THIRTY_TWO_BIT_COMPLEMENT.v"/>
      <outfile xil_pn:name="THIRTY_TWO_BIT_DECODER.v"/>
      <outfile xil_pn:name="THIRTY_TWO_BIT_FOUR_TO_ONE_MUX.v"/>
      <outfile xil_pn:name="THIRTY_TWO_BIT_OR.v"/>
      <outfile xil_pn:name="THIRTY_TWO_BIT_TWO_TO_ONE_MUX.v"/>
      <outfile xil_pn:name="test.v"/>
      <outfile xil_pn:name="test_computer.v"/>
      <outfile xil_pn:name="test_controller.v"/>
      <outfile xil_pn:name="test_reg.v"/>
    </transform>
    <transform xil_pn:end_ts="1667809690" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6712067169479013691" xil_pn:start_ts="1667809690">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667809690" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1624585926319928445" xil_pn:start_ts="1667809690">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667975801" xil_pn:in_ck="-2675866462641019008" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6986590773855134444" xil_pn:start_ts="1667975801">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/MEMORY.ngc"/>
      <outfile xil_pn:name="ipcore_dir/MEMORY.v"/>
    </transform>
    <transform xil_pn:end_ts="1667975901" xil_pn:in_ck="7081408916774854171" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1667975901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADDER_1.v"/>
      <outfile xil_pn:name="ADDER_L.v"/>
      <outfile xil_pn:name="ALU_STRUCTURAL.v"/>
      <outfile xil_pn:name="AUGMENTED_FOUR_BIT_CARRY_LOOK_AHEAD_ADDER.v"/>
      <outfile xil_pn:name="BITWISE_AND.v"/>
      <outfile xil_pn:name="BITWISE_XOR.v"/>
      <outfile xil_pn:name="CONTROLLER.v"/>
      <outfile xil_pn:name="D_LATCH.v"/>
      <outfile xil_pn:name="LOOKAHEAD_CARRY_UNIT.v"/>
      <outfile xil_pn:name="MEMORY_TEST.v"/>
      <outfile xil_pn:name="MUX211.v"/>
      <outfile xil_pn:name="MUX81.v"/>
      <outfile xil_pn:name="ONE_BIT_EIGHT_TO_ONE_MUX.v"/>
      <outfile xil_pn:name="PROCESSOR.v"/>
      <outfile xil_pn:name="PROGRAM_COUNTER.v"/>
      <outfile xil_pn:name="RAM.v"/>
      <outfile xil_pn:name="REGISTER_FILE.v"/>
      <outfile xil_pn:name="RISC_COMPUTER.v"/>
      <outfile xil_pn:name="SHIFT_LEFT_LOGICAL.v"/>
      <outfile xil_pn:name="SHIFT_RIGHT_ARITHMETIC.v"/>
      <outfile xil_pn:name="SHIFT_RIGHT_LOGICAL.v"/>
      <outfile xil_pn:name="SIXTEEN_BIT_CARRY_LOOK_AHEAD_ADDER.v"/>
      <outfile xil_pn:name="THIRTY_TWO_BIT_ADDER.v"/>
      <outfile xil_pn:name="THIRTY_TWO_BIT_COMPLEMENT.v"/>
      <outfile xil_pn:name="THIRTY_TWO_BIT_DECODER.v"/>
      <outfile xil_pn:name="THIRTY_TWO_BIT_FOUR_TO_ONE_MUX.v"/>
      <outfile xil_pn:name="THIRTY_TWO_BIT_OR.v"/>
      <outfile xil_pn:name="THIRTY_TWO_BIT_TWO_TO_ONE_MUX.v"/>
      <outfile xil_pn:name="ipcore_dir/MEMORY.v"/>
      <outfile xil_pn:name="test.v"/>
      <outfile xil_pn:name="test_computer.v"/>
      <outfile xil_pn:name="test_controller.v"/>
      <outfile xil_pn:name="test_reg.v"/>
    </transform>
    <transform xil_pn:end_ts="1667975906" xil_pn:in_ck="7081408916774854171" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6201954437621383174" xil_pn:start_ts="1667975901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_computer_beh.prj"/>
      <outfile xil_pn:name="test_computer_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1667975906" xil_pn:in_ck="2801688701944089381" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4549305692160949289" xil_pn:start_ts="1667975906">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_computer_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1667542219" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1667542219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667552499" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6758387347136514510" xil_pn:start_ts="1667552499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667976220" xil_pn:in_ck="-2675866462641019008" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6986590773855134444" xil_pn:start_ts="1667976220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/MEMORY.ngc"/>
      <outfile xil_pn:name="ipcore_dir/MEMORY.v"/>
    </transform>
    <transform xil_pn:end_ts="1667552499" xil_pn:in_ck="3930127101394137583" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1667552499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667552499" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3965549849282956266" xil_pn:start_ts="1667552499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667552499" xil_pn:in_ck="3930127101394137583" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249795389316" xil_pn:start_ts="1667552499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667552499" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1042929225328663478" xil_pn:start_ts="1667552499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667976258" xil_pn:in_ck="4845195353516004737" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-5439452661724057012" xil_pn:start_ts="1667976220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="ALU_STRUCTURAL.ngr"/>
      <outfile xil_pn:name="CONTROLLER.ngr"/>
      <outfile xil_pn:name="PROCESSOR.ngr"/>
      <outfile xil_pn:name="PROGRAM_COUNTER.ngr"/>
      <outfile xil_pn:name="RISC_COMPUTER.lso"/>
      <outfile xil_pn:name="RISC_COMPUTER.ngc"/>
      <outfile xil_pn:name="RISC_COMPUTER.ngr"/>
      <outfile xil_pn:name="RISC_COMPUTER.prj"/>
      <outfile xil_pn:name="RISC_COMPUTER.stx"/>
      <outfile xil_pn:name="RISC_COMPUTER.syr"/>
      <outfile xil_pn:name="RISC_COMPUTER.xst"/>
      <outfile xil_pn:name="RISC_COMPUTER_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1667967671" xil_pn:in_ck="176568949853672016" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3095982484864292801" xil_pn:start_ts="1667967671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667976267" xil_pn:in_ck="-2988603526235076112" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1003144741335348918" xil_pn:start_ts="1667976258">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RISC_COMPUTER.bld"/>
      <outfile xil_pn:name="RISC_COMPUTER.ngd"/>
      <outfile xil_pn:name="RISC_COMPUTER_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1667976279" xil_pn:in_ck="-6626293282957618666" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-4775573358763839746" xil_pn:start_ts="1667976267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RISC_COMPUTER.pcf"/>
      <outfile xil_pn:name="RISC_COMPUTER_map.map"/>
      <outfile xil_pn:name="RISC_COMPUTER_map.mrp"/>
      <outfile xil_pn:name="RISC_COMPUTER_map.ncd"/>
      <outfile xil_pn:name="RISC_COMPUTER_map.ngm"/>
      <outfile xil_pn:name="RISC_COMPUTER_map.xrpt"/>
      <outfile xil_pn:name="RISC_COMPUTER_summary.xml"/>
      <outfile xil_pn:name="RISC_COMPUTER_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1667976392" xil_pn:in_ck="5435647595842179727" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="8251173951899154272" xil_pn:start_ts="1667976279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RISC_COMPUTER.ncd"/>
      <outfile xil_pn:name="RISC_COMPUTER.pad"/>
      <outfile xil_pn:name="RISC_COMPUTER.par"/>
      <outfile xil_pn:name="RISC_COMPUTER.ptwx"/>
      <outfile xil_pn:name="RISC_COMPUTER.unroutes"/>
      <outfile xil_pn:name="RISC_COMPUTER.xpi"/>
      <outfile xil_pn:name="RISC_COMPUTER_pad.csv"/>
      <outfile xil_pn:name="RISC_COMPUTER_pad.txt"/>
      <outfile xil_pn:name="RISC_COMPUTER_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1667976406" xil_pn:in_ck="-3276725626276462846" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1667976392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RISC_COMPUTER.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="risc_computer.bgn"/>
      <outfile xil_pn:name="risc_computer.bit"/>
      <outfile xil_pn:name="risc_computer.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1667895705" xil_pn:in_ck="-3276725626276462846" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="6781189111815790269" xil_pn:start_ts="1667895691">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1667895782" xil_pn:in_ck="-6831748373766949831" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1667895782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1667895802" xil_pn:in_ck="-3762292191952716010" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="-4213504121396559066" xil_pn:start_ts="1667895782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1667895802" xil_pn:in_ck="-3699859877817905391" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="-4864909280392293481" xil_pn:start_ts="1667895802">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1667976392" xil_pn:in_ck="5148892730939993106" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1667976379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RISC_COMPUTER.twr"/>
      <outfile xil_pn:name="RISC_COMPUTER.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1667970779" xil_pn:in_ck="8893121659398749088" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="133292289920486547" xil_pn:start_ts="1667970776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/RISC_COMPUTER_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/RISC_COMPUTER_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
