Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 849AD33DE89
	for <lists+qemu-devel@lfdr.de>; Tue, 16 Mar 2021 21:22:19 +0100 (CET)
Received: from localhost ([::1]:39694 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1lMGCo-0005SP-KA
	for lists+qemu-devel@lfdr.de; Tue, 16 Mar 2021 16:22:18 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:58574)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1lMFnR-0005CU-60; Tue, 16 Mar 2021 15:56:05 -0400
Received: from mail-qk1-x72f.google.com ([2607:f8b0:4864:20::72f]:44862)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1lMFnM-0008Ia-Go; Tue, 16 Mar 2021 15:56:04 -0400
Received: by mail-qk1-x72f.google.com with SMTP id 130so36559745qkh.11;
 Tue, 16 Mar 2021 12:55:59 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc; bh=GqMAZL0XmNWwrUlAucEMPrH3WEoFydfF5nGVsAFtxIQ=;
 b=RkqMjO3k2szsLGNbd1ztjOk1f6vVwRwSkCrp0Pjow9Adb01m1TPhUO60v7WcpoU0Qv
 rqt/drJvfGsfMQC4sQfxjNlof4HvNIDNwZbynajatsNR90Rgj+K//bY4F/JFNaLcvSz+
 jp57hJAPZSMD+7eey+Urktsq/YBB/l20udhSuHAZ1xVfJHo20PCgrDQecYUvIeTfGh/I
 mstV/XmVQDbEc3p5aGbIWXTxc7OsfnvrI9URnqkPofoNVf711wfnccpaceBChEhS8FUR
 OL7xqJLXseMPrGezWbsVDrJ+WrVAGmbwHWOVYwYgqkx+vZb9X6Cq8Q9ojnvEwYQTCixT
 mGbw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc;
 bh=GqMAZL0XmNWwrUlAucEMPrH3WEoFydfF5nGVsAFtxIQ=;
 b=PPRqAAbfDhob78bIgYAhwAA6YY0jkAvkjJE0CiQr/Zmn1bmdV9OhP8LhUaHpnytlHp
 YbX2PWpI9pSSDX6/vQAMcPMjWueefQEWVyztVgUyWXxglG6rac7wzMFDbpQWtDE+hzYW
 q/dgUO7/QdknypatvU7VcExNFsgMOC1EL2JHz0wjFxkXLHakE7Zksj68GZCtxCMykj53
 LKGY8e/FdxzerNfHjO7t0+uMtW8RY698BcQrXFuOJIkaEhKAMyrkwWcErB27XOOHUEcb
 Iz4QKNsHNah1zKlgMhlsKlS1YIXguRxO34iyZgfGpWNO2gGgyDB+mP0xt5adMdHRKBMh
 4d0Q==
X-Gm-Message-State: AOAM530JwRtTZYW0f5Ro0Hnkrs8Fb+b8wgX4oBXmc/j47JXgz75715pE
 9a2WQiYylJ2c6RDAA3lgtXttpgSwG8EsZ/9PlpY=
X-Google-Smtp-Source: ABdhPJymCg87qsyemCJWp9bjz7reRxhoMpfuRQIKnh9q6Tlde9m2ZcFRBhFR7pwADncxmUaoiRkUZX7V48sl7fipxfc=
X-Received: by 2002:a05:620a:13aa:: with SMTP id
 m10mr834332qki.164.1615924558921; 
 Tue, 16 Mar 2021 12:55:58 -0700 (PDT)
MIME-Version: 1.0
References: <20210212150256.885-1-zhiwei_liu@c-sky.com>
 <20210212150256.885-7-zhiwei_liu@c-sky.com>
 <CAKmqyKP+=knMPnOtgQq477_=dwswG3TQ+xBBPULnvLma2HmsdQ@mail.gmail.com>
 <c4d020e2-cb88-869f-a504-22dd2e4eae05@c-sky.com>
In-Reply-To: <c4d020e2-cb88-869f-a504-22dd2e4eae05@c-sky.com>
From: Alistair Francis <alistair23@gmail.com>
Date: Tue, 16 Mar 2021 15:54:21 -0400
Message-ID: <CAKmqyKPm98gFz9n=hpkHdKcugiqG2ouAjJDtj1r0ON5ZjkQ9sQ@mail.gmail.com>
Subject: Re: [PATCH 06/38] target/riscv: SIMD 16-bit Shift Instructions
To: LIU Zhiwei <zhiwei_liu@c-sky.com>
Content-Type: text/plain; charset="UTF-8"
Received-SPF: pass client-ip=2607:f8b0:4864:20::72f;
 envelope-from=alistair23@gmail.com; helo=mail-qk1-x72f.google.com
X-Spam_score_int: -17
X-Spam_score: -1.8
X-Spam_bar: -
X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Richard Henderson <richard.henderson@linaro.org>,
 Palmer Dabbelt <palmer@dabbelt.com>,
 "open list:RISC-V" <qemu-riscv@nongnu.org>,
 "qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Mon, Mar 15, 2021 at 10:40 PM LIU Zhiwei <zhiwei_liu@c-sky.com> wrote:
>
>
>
> On 2021/3/16 5:25, Alistair Francis wrote:
> > On Fri, Feb 12, 2021 at 10:16 AM LIU Zhiwei <zhiwei_liu@c-sky.com> wrote:
> >> Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>
> >> ---
> >>   target/riscv/helper.h                   |   9 ++
> >>   target/riscv/insn32.decode              |  17 ++++
> >>   target/riscv/insn_trans/trans_rvp.c.inc | 115 ++++++++++++++++++++++++
> >>   target/riscv/packed_helper.c            | 104 +++++++++++++++++++++
> >>   4 files changed, 245 insertions(+)
> >>
> >> diff --git a/target/riscv/helper.h b/target/riscv/helper.h
> >> index a69a6b4e84..20bf400ac2 100644
> >> --- a/target/riscv/helper.h
> >> +++ b/target/riscv/helper.h
> >> @@ -1184,3 +1184,12 @@ DEF_HELPER_3(rsub8, tl, env, tl, tl)
> >>   DEF_HELPER_3(ursub8, tl, env, tl, tl)
> >>   DEF_HELPER_3(ksub8, tl, env, tl, tl)
> >>   DEF_HELPER_3(uksub8, tl, env, tl, tl)
> >> +
> >> +DEF_HELPER_3(sra16, tl, env, tl, tl)
> >> +DEF_HELPER_3(sra16_u, tl, env, tl, tl)
> >> +DEF_HELPER_3(srl16, tl, env, tl, tl)
> >> +DEF_HELPER_3(srl16_u, tl, env, tl, tl)
> >> +DEF_HELPER_3(sll16, tl, env, tl, tl)
> >> +DEF_HELPER_3(ksll16, tl, env, tl, tl)
> >> +DEF_HELPER_3(kslra16, tl, env, tl, tl)
> >> +DEF_HELPER_3(kslra16_u, tl, env, tl, tl)
> >> diff --git a/target/riscv/insn32.decode b/target/riscv/insn32.decode
> >> index 358dd1fa10..6f053bfeb7 100644
> >> --- a/target/riscv/insn32.decode
> >> +++ b/target/riscv/insn32.decode
> >> @@ -23,6 +23,7 @@
> >>   %rd        7:5
> >>
> >>   %sh10    20:10
> >> +%sh4    20:4
> >>   %csr    20:12
> >>   %rm     12:3
> >>   %nf     29:3                     !function=ex_plus_1
> >> @@ -59,6 +60,7 @@
> >>   @j       ....................      ..... ....... &j      imm=%imm_j          %rd
> >>
> >>   @sh      ......  ...... .....  ... ..... ....... &shift  shamt=%sh10      %rs1 %rd
> >> +@sh4     ......  ...... .....  ... ..... ....... &shift  shamt=%sh4      %rs1 %rd
> >>   @csr     ............   .....  ... ..... .......               %csr     %rs1 %rd
> >>
> >>   @atom_ld ..... aq:1 rl:1 ..... ........ ..... ....... &atomic rs2=0     %rs1 %rd
> >> @@ -635,3 +637,18 @@ rsub8      0000101  ..... ..... 000 ..... 1111111 @r
> >>   ursub8     0010101  ..... ..... 000 ..... 1111111 @r
> >>   ksub8      0001101  ..... ..... 000 ..... 1111111 @r
> >>   uksub8     0011101  ..... ..... 000 ..... 1111111 @r
> >> +
> >> +sra16      0101000  ..... ..... 000 ..... 1111111 @r
> >> +sra16_u    0110000  ..... ..... 000 ..... 1111111 @r
> >> +srai16     0111000  0.... ..... 000 ..... 1111111 @sh4
> >> +srai16_u   0111000  1.... ..... 000 ..... 1111111 @sh4
> >> +srl16      0101001  ..... ..... 000 ..... 1111111 @r
> >> +srl16_u    0110001  ..... ..... 000 ..... 1111111 @r
> >> +srli16     0111001  0.... ..... 000 ..... 1111111 @sh4
> >> +srli16_u   0111001  1.... ..... 000 ..... 1111111 @sh4
> >> +sll16      0101010  ..... ..... 000 ..... 1111111 @r
> >> +slli16     0111010  0.... ..... 000 ..... 1111111 @sh4
> >> +ksll16     0110010  ..... ..... 000 ..... 1111111 @r
> >> +kslli16    0111010  1.... ..... 000 ..... 1111111 @sh4
> >> +kslra16    0101011  ..... ..... 000 ..... 1111111 @r
> >> +kslra16_u  0110011  ..... ..... 000 ..... 1111111 @r
> >> diff --git a/target/riscv/insn_trans/trans_rvp.c.inc b/target/riscv/insn_trans/trans_rvp.c.inc
> >> index 109f560ec9..848edab7e5 100644
> >> --- a/target/riscv/insn_trans/trans_rvp.c.inc
> >> +++ b/target/riscv/insn_trans/trans_rvp.c.inc
> >> @@ -238,3 +238,118 @@ GEN_RVP_R_OOL(rsub8);
> >>   GEN_RVP_R_OOL(ursub8);
> >>   GEN_RVP_R_OOL(ksub8);
> >>   GEN_RVP_R_OOL(uksub8);
> >> +
> >> +/* 16-bit Shift Instructions */
> >> +static bool rvp_shift_ool(DisasContext *ctx, arg_r *a,
> >> +                          gen_helper_rvp_r *fn, target_ulong mask)
> >> +{
> >> +    TCGv src1, src2, dst;
> >> +
> >> +    src1 = tcg_temp_new();
> >> +    src2 = tcg_temp_new();
> >> +    dst = tcg_temp_new();
> >> +
> >> +    gen_get_gpr(src1, a->rs1);
> >> +    gen_get_gpr(src2, a->rs2);
> >> +    tcg_gen_andi_tl(src2, src2, mask);
> >> +
> >> +    fn(dst, cpu_env, src1, src2);
> >> +    gen_set_gpr(a->rd, dst);
> >> +
> >> +    tcg_temp_free(src1);
> >> +    tcg_temp_free(src2);
> >> +    tcg_temp_free(dst);
> >> +    return true;
> >> +}
> >> +
> >> +typedef void GenGvecShift(unsigned, uint32_t, uint32_t, TCGv_i32,
> >> +                          uint32_t, uint32_t);
> >> +static inline bool
> >> +rvp_shift(DisasContext *ctx, arg_r *a, uint8_t vece,
> >> +          GenGvecShift *f64, gen_helper_rvp_r *fn,
> >> +          uint8_t mask)
> >> +{
> >> +    if (!has_ext(ctx, RVP)) {
> >> +        return false;
> >> +    }
> >> +
> >> +#ifdef TARGET_RISCV64
> > Hmm....
> >
> > I don't want to add any more #defines on the RISC-V xlen. We are
> > trying to make the QEMU RISC-V implementation xlen independent.
> I noticed the change, but was not quite clear about the benefit of it.
>
> Could you give a brief explanation?

Yep, there are a few reasons for it.

AFAIK every QEMU platform except RISC-V allows the 64-bit binary to
run the 32-bit guests. So for example in the ARM QEMU builds I can use
qemu-system-aarch64 to run 32-bit ARMv7 guests. This is a step towards
allowing us to do the same with RISC-V.

It's also a step towards allowing fixed XLEN CPUS to run. For example
4 64-bit application CPUs and a single 32-bit power management CPU can
all run together.

Also XLEN in RISC-V is configurable. A 64-bit Hypervisor can have
32-bit XLEN guests according to the spec. This is a step towards
allowing that as well.

> > Can you use `riscv_cpu_is_32bit(env)` instead, here are everywhere
> > else you add a #define TARGET... ?
> Sure, I think there are two ways.
>
> 1) Get env from the current_cpu, then call riscv_cpu_is_32bit(env).
>
> It's some strange,  because I can't find current_cpu reference from many
> archs.
>
> I don't know whether it has side effects.
>
> 2)  Add a similar function cpu_is_32bit(DisasContext *ctx).

This is probably a better option, but I'm open to either way if you
have a strong preference.

Alistair

>
> In this way, the type of  misa field  in struct DisasContext should be
> target_ulong.
> Currently, the type of misa filed is uint32_t.
>
> Do you think which one is better? Thanks very much.
>
> Zhiwei
> >
> > Alistair
> >
> >> +    if (a->rd && a->rs1 && a->rs2) {
> >> +        TCGv_i32 shift = tcg_temp_new_i32();
> >> +        tcg_gen_extrl_i64_i32(shift, cpu_gpr[a->rs2]);
> >> +        tcg_gen_andi_i32(shift, shift, mask);
> >> +        f64(vece, offsetof(CPURISCVState, gpr[a->rd]),
> >> +            offsetof(CPURISCVState, gpr[a->rs1]),
> >> +            shift, 8, 8);
> >> +        tcg_temp_free_i32(shift);
> >> +        return true;
> >> +    }
> >> +#endif
> >> +    return rvp_shift_ool(ctx, a, fn, mask);
> >> +}
> >> +
> >> +#define GEN_RVP_SHIFT(NAME, GVEC, VECE)                     \
> >> +static bool trans_##NAME(DisasContext *s, arg_r *a)         \
> >> +{                                                           \
> >> +    return rvp_shift(s, a, VECE, GVEC, gen_helper_##NAME,   \
> >> +                     (8 << VECE) - 1);                      \
> >> +}
> >> +
> >> +GEN_RVP_SHIFT(sra16, tcg_gen_gvec_sars, 1);
> >> +GEN_RVP_SHIFT(srl16, tcg_gen_gvec_shrs, 1);
> >> +GEN_RVP_SHIFT(sll16, tcg_gen_gvec_shls, 1);
> >> +GEN_RVP_R_OOL(sra16_u);
> >> +GEN_RVP_R_OOL(srl16_u);
> >> +GEN_RVP_R_OOL(ksll16);
> >> +GEN_RVP_R_OOL(kslra16);
> >> +GEN_RVP_R_OOL(kslra16_u);
> >> +
> >> +static bool rvp_shifti_ool(DisasContext *ctx, arg_shift *a,
> >> +                           gen_helper_rvp_r *fn)
> >> +{
> >> +    TCGv src1, dst, shift;
> >> +
> >> +    src1 = tcg_temp_new();
> >> +    dst = tcg_temp_new();
> >> +
> >> +    gen_get_gpr(src1, a->rs1);
> >> +    shift = tcg_const_tl(a->shamt);
> >> +    fn(dst, cpu_env, src1, shift);
> >> +    gen_set_gpr(a->rd, dst);
> >> +
> >> +    tcg_temp_free(src1);
> >> +    tcg_temp_free(dst);
> >> +    tcg_temp_free(shift);
> >> +    return true;
> >> +}
> >> +
> >> +static inline bool
> >> +rvp_shifti(DisasContext *ctx, arg_shift *a,
> >> +           void (* f64)(TCGv_i64, TCGv_i64, int64_t),
> >> +           gen_helper_rvp_r *fn)
> >> +{
> >> +    if (!has_ext(ctx, RVP)) {
> >> +        return false;
> >> +    }
> >> +
> >> +#ifdef TARGET_RISCV64
> >> +    if (a->rd && a->rs1 && f64) {
> >> +        f64(cpu_gpr[a->rd], cpu_gpr[a->rs1], a->shamt);
> >> +        return true;
> >> +    }
> >> +#endif
> >> +    return rvp_shifti_ool(ctx, a, fn);
> >> +}
> >> +
> >> +#define GEN_RVP_SHIFTI(NAME, OP, GVEC)                   \
> >> +static bool trans_##NAME(DisasContext *s, arg_shift *a)  \
> >> +{                                                        \
> >> +    return rvp_shifti(s, a, GVEC, gen_helper_##OP);      \
> >> +}
> >> +
> >> +GEN_RVP_SHIFTI(srai16, sra16, tcg_gen_vec_sar16i_i64);
> >> +GEN_RVP_SHIFTI(srli16, srl16, tcg_gen_vec_shr16i_i64);
> >> +GEN_RVP_SHIFTI(slli16, sll16, tcg_gen_vec_shl16i_i64);
> >> +GEN_RVP_SHIFTI(srai16_u, sra16_u, NULL);
> >> +GEN_RVP_SHIFTI(srli16_u, srl16_u, NULL);
> >> +GEN_RVP_SHIFTI(kslli16, ksll16, NULL);
> >> diff --git a/target/riscv/packed_helper.c b/target/riscv/packed_helper.c
> >> index 62db072204..7e31c2fe46 100644
> >> --- a/target/riscv/packed_helper.c
> >> +++ b/target/riscv/packed_helper.c
> >> @@ -425,3 +425,107 @@ static inline void do_uksub8(CPURISCVState *env, void *vd, void *va,
> >>   }
> >>
> >>   RVPR(uksub8, 1, 1);
> >> +
> >> +/* 16-bit Shift Instructions */
> >> +static inline void do_sra16(CPURISCVState *env, void *vd, void *va,
> >> +                            void *vb, uint8_t i)
> >> +{
> >> +    int16_t *d = vd, *a = va;
> >> +    uint8_t shift = *(uint8_t *)vb & 0xf;
> >> +    d[i] = a[i] >> shift;
> >> +}
> >> +
> >> +RVPR(sra16, 1, 2);
> >> +
> >> +static inline void do_srl16(CPURISCVState *env, void *vd, void *va,
> >> +                            void *vb, uint8_t i)
> >> +{
> >> +    uint16_t *d = vd, *a = va;
> >> +    uint8_t shift = *(uint8_t *)vb & 0xf;
> >> +    d[i] = a[i] >> shift;
> >> +}
> >> +
> >> +RVPR(srl16, 1, 2);
> >> +
> >> +static inline void do_sll16(CPURISCVState *env, void *vd, void *va,
> >> +                            void *vb, uint8_t i)
> >> +{
> >> +    uint16_t *d = vd, *a = va;
> >> +    uint8_t shift = *(uint8_t *)vb & 0xf;
> >> +    d[i] = a[i] << shift;
> >> +}
> >> +
> >> +RVPR(sll16, 1, 2);
> >> +
> >> +static inline void do_sra16_u(CPURISCVState *env, void *vd, void *va,
> >> +                              void *vb, uint8_t i)
> >> +{
> >> +    int16_t *d = vd, *a = va;
> >> +    uint8_t shift = *(uint8_t *)vb & 0xf;
> >> +
> >> +    d[i] = vssra16(env, 0, a[i], shift);
> >> +}
> >> +
> >> +RVPR(sra16_u, 1, 2);
> >> +
> >> +static inline void do_srl16_u(CPURISCVState *env, void *vd, void *va,
> >> +                              void *vb, uint8_t i)
> >> +{
> >> +    uint16_t *d = vd, *a = va;
> >> +    uint8_t shift = *(uint8_t *)vb & 0xf;
> >> +
> >> +    d[i] = vssrl16(env, 0, a[i], shift);
> >> +}
> >> +
> >> +RVPR(srl16_u, 1, 2);
> >> +
> >> +static inline void do_ksll16(CPURISCVState *env, void *vd, void *va,
> >> +                             void *vb, uint8_t i)
> >> +{
> >> +    int16_t *d = vd, *a = va, result;
> >> +    uint8_t shift = *(uint8_t *)vb & 0xf;
> >> +
> >> +    result = a[i] << shift;
> >> +    if (shift > (clrsb32(a[i]) - 16)) {
> >> +        env->vxsat = 0x1;
> >> +        d[i] = (a[i] & INT16_MIN) ? INT16_MIN : INT16_MAX;
> >> +    } else {
> >> +        d[i] = result;
> >> +    }
> >> +}
> >> +
> >> +RVPR(ksll16, 1, 2);
> >> +
> >> +static inline void do_kslra16(CPURISCVState *env, void *vd, void *va,
> >> +                              void *vb, uint8_t i)
> >> +{
> >> +    int16_t *d = vd, *a = va;
> >> +    int32_t shift = sextract32((*(target_ulong *)vb), 0, 5);
> >> +
> >> +    if (shift >= 0) {
> >> +        do_ksll16(env, vd, va, vb, i);
> >> +    } else {
> >> +        shift = -shift;
> >> +        shift = (shift == 16) ? 15 : shift;
> >> +        d[i] = a[i] >> shift;
> >> +    }
> >> +}
> >> +
> >> +RVPR(kslra16, 1, 2);
> >> +
> >> +static inline void do_kslra16_u(CPURISCVState *env, void *vd, void *va,
> >> +                                void *vb, uint8_t i)
> >> +{
> >> +    int16_t *d = vd, *a = va;
> >> +    int32_t shift = sextract32((*(uint32_t *)vb), 0, 5);
> >> +
> >> +    if (shift >= 0) {
> >> +        do_ksll16(env, vd, va, vb, i);
> >> +    } else {
> >> +        shift = -shift;
> >> +        shift = (shift == 16) ? 15 : shift;
> >> +        d[i] = vssra16(env, 0, a[i], shift);
> >> +    }
> >> +}
> >> +
> >> +RVPR(kslra16_u, 1, 2);
> >> --
> >> 2.17.1
> >>
>

