/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire [2:0] _01_;
  reg [26:0] _02_;
  reg [10:0] _03_;
  wire [11:0] _04_;
  wire [5:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [4:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire [7:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [24:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [14:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [12:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [22:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [28:0] celloutsig_1_3z;
  wire [18:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = !(celloutsig_1_8z ? celloutsig_1_1z[10] : celloutsig_1_8z);
  assign celloutsig_0_23z = !(celloutsig_0_2z ? celloutsig_0_11z[0] : celloutsig_0_17z);
  assign celloutsig_0_3z = ~((celloutsig_0_2z | celloutsig_0_2z) & (in_data[61] | celloutsig_0_0z[4]));
  assign celloutsig_0_13z = ~((celloutsig_0_8z | 1'h0) & (celloutsig_0_9z | celloutsig_0_8z));
  assign celloutsig_0_30z = ~((celloutsig_0_0z[1] | celloutsig_0_21z) & (celloutsig_0_2z | celloutsig_0_10z[8]));
  assign celloutsig_0_42z = celloutsig_0_4z ^ celloutsig_0_26z;
  assign celloutsig_0_9z = celloutsig_0_0z[2] ^ celloutsig_0_7z;
  assign celloutsig_0_14z = celloutsig_0_2z ^ celloutsig_0_13z;
  assign celloutsig_0_17z = in_data[15] ^ celloutsig_0_11z[4];
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 8'h00;
    else _00_ <= { celloutsig_0_6z[7:5], celloutsig_0_23z, celloutsig_0_29z, celloutsig_0_3z, celloutsig_0_33z, celloutsig_0_7z };
  reg [9:0] _15_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _15_ <= 10'h000;
    else _15_ <= { in_data[84:79], celloutsig_0_50z, celloutsig_0_44z, celloutsig_0_9z, celloutsig_0_41z };
  assign out_data[41:32] = _15_;
  reg [2:0] _16_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _16_ <= 3'h0;
    else _16_ <= { _01_[2], celloutsig_0_41z, celloutsig_0_13z };
  assign out_data[2:0] = _16_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 27'h0000000;
    else _02_ <= { celloutsig_1_4z[5:2], celloutsig_1_1z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 11'h000;
    else _03_ <= { in_data[40:32], celloutsig_0_9z, celloutsig_0_7z };
  reg [11:0] _19_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _19_ <= 12'h000;
    else _19_ <= in_data[49:38];
  assign { _01_[2], _04_[10:0] } = _19_;
  assign celloutsig_0_37z = { celloutsig_0_10z[9:6], 1'h0 } == celloutsig_0_16z;
  assign celloutsig_1_11z = celloutsig_1_4z[17:13] == celloutsig_1_0z[5:1];
  assign celloutsig_0_50z = celloutsig_0_40z[14:12] === celloutsig_0_28z[5:3];
  assign celloutsig_0_29z = { celloutsig_0_19z[3:1], celloutsig_0_28z } === { celloutsig_0_14z, celloutsig_0_11z, 1'h0, celloutsig_0_9z };
  assign celloutsig_1_19z = { _02_[22:15], celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_15z } >= { celloutsig_1_1z[20:11], celloutsig_1_2z };
  assign celloutsig_0_20z = { in_data[47:46], celloutsig_0_17z, celloutsig_0_6z, 1'h0 } >= { celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_1_4z = { celloutsig_1_1z[18:7], celloutsig_1_2z, celloutsig_1_0z } % { 1'h1, in_data[185:168] };
  assign celloutsig_1_14z = { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_8z } % { 1'h1, _02_[20:9] };
  assign celloutsig_0_1z = { in_data[3:0], celloutsig_0_0z } % { 1'h1, in_data[60:58], celloutsig_0_0z[5:1], in_data[0] };
  assign celloutsig_0_19z = { celloutsig_0_0z[5:1], celloutsig_0_9z } % { 1'h1, celloutsig_0_0z[3:0], celloutsig_0_4z };
  assign celloutsig_1_1z = { in_data[190:186], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } * { in_data[112:102], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_3z[17:13], celloutsig_1_6z } * celloutsig_1_4z[5:0];
  assign celloutsig_0_41z = { celloutsig_0_37z, celloutsig_0_32z } !== { _00_[6:2], celloutsig_0_27z };
  assign celloutsig_0_44z = { celloutsig_0_37z, celloutsig_0_30z, celloutsig_0_30z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_42z, celloutsig_0_12z, celloutsig_0_42z } !== { celloutsig_0_16z[2:0], celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_1_15z = { _02_[13:5], celloutsig_1_12z } !== { _02_[24:16], celloutsig_1_11z };
  assign celloutsig_0_8z = { 2'h0, celloutsig_0_4z, celloutsig_0_3z } !== celloutsig_0_6z[8:5];
  assign celloutsig_0_2z = { in_data[91:89], celloutsig_0_0z, celloutsig_0_0z } !== { celloutsig_0_1z[6:2], celloutsig_0_1z };
  assign celloutsig_0_26z = _03_[7:1] !== { celloutsig_0_16z, celloutsig_0_3z, 1'h0 };
  assign celloutsig_0_33z = & { celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_0_4z = & celloutsig_0_1z;
  assign celloutsig_1_2z = & celloutsig_1_1z[22:1];
  assign celloutsig_1_6z = & celloutsig_1_3z[17:12];
  assign celloutsig_1_8z = & { celloutsig_1_5z, celloutsig_1_4z[16:7], celloutsig_1_0z };
  assign celloutsig_1_16z = & { celloutsig_1_14z, celloutsig_1_3z[1] };
  assign celloutsig_0_18z = & { celloutsig_0_12z, in_data[17:9] };
  assign celloutsig_0_21z = & celloutsig_0_19z[4:1];
  assign celloutsig_0_27z = & { celloutsig_0_6z[1:0], celloutsig_0_3z };
  assign celloutsig_0_12z = | { celloutsig_0_10z[8:0], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_38z = { celloutsig_0_0z[4:0], celloutsig_0_22z } >> { celloutsig_0_1z[7:1], celloutsig_0_13z };
  assign celloutsig_0_10z = { celloutsig_0_6z[8:0], celloutsig_0_3z, celloutsig_0_4z } >> { celloutsig_0_6z[14:6], celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_11z = { celloutsig_0_10z[3:1], celloutsig_0_0z } >> { celloutsig_0_0z[3:1], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_40z = { celloutsig_0_6z[13:4], celloutsig_0_13z, celloutsig_0_38z, celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_26z } >>> { _04_[7:5], celloutsig_0_12z, _03_, celloutsig_0_18z, celloutsig_0_29z, celloutsig_0_32z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_20z };
  assign celloutsig_0_16z = _03_[9:5] >>> { celloutsig_0_1z[1:0], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_28z = { _03_[10:4], celloutsig_0_27z, celloutsig_0_8z } >>> { in_data[34:27], celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[85:80] - in_data[70:65];
  assign celloutsig_1_18z = { celloutsig_1_3z[3:0], celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_15z } - celloutsig_1_14z[12:6];
  assign celloutsig_1_3z = { in_data[180:158], celloutsig_1_0z } ~^ in_data[167:139];
  assign celloutsig_1_5z = in_data[187:184] ~^ celloutsig_1_4z[5:2];
  assign celloutsig_0_22z = { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_13z } ~^ celloutsig_0_0z[5:3];
  assign celloutsig_0_32z = celloutsig_0_28z[6:2] ^ celloutsig_0_28z[7:3];
  assign celloutsig_1_0z = in_data[133:128] ^ in_data[102:97];
  assign celloutsig_0_7z = ~((celloutsig_0_4z & celloutsig_0_4z) | celloutsig_0_3z);
  assign celloutsig_0_6z[13] = ~ in_data[41];
  assign { celloutsig_0_6z[12:11], celloutsig_0_6z[5], celloutsig_0_6z[10], celloutsig_0_6z[4], celloutsig_0_6z[9], celloutsig_0_6z[3], celloutsig_0_6z[8], celloutsig_0_6z[2], celloutsig_0_6z[14], celloutsig_0_6z[7], celloutsig_0_6z[1:0], celloutsig_0_6z[6] } = { celloutsig_0_3z, celloutsig_0_0z[5], celloutsig_0_0z[5:4], celloutsig_0_0z[4:3], celloutsig_0_0z[3:2], celloutsig_0_0z[2:1], celloutsig_0_0z[1], celloutsig_0_0z[1:0], celloutsig_0_0z[0] } ~^ { in_data[40:39], in_data[33], in_data[38], in_data[32], in_data[37], in_data[31], in_data[36], in_data[30], in_data[42], in_data[35], in_data[29], celloutsig_0_4z, in_data[34] };
  assign _01_[1:0] = { celloutsig_0_41z, celloutsig_0_13z };
  assign _04_[11] = _01_[2];
  assign { out_data[134:128], out_data[96] } = { celloutsig_1_18z, celloutsig_1_19z };
endmodule
