pin,slack
MDTTop_2/LeadingCountDecode_1_0_.m8:A,6944
MDTTop_2/LeadingCountDecode_1_0_.m8:B,6826
MDTTop_2/LeadingCountDecode_1_0_.m8:C,5786
MDTTop_2/LeadingCountDecode_1_0_.m8:D,5668
MDTTop_2/LeadingCountDecode_1_0_.m8:Y,5668
CtrlIO_1/StateMachine.M_IO_LATCH_2_f0:A,14325
CtrlIO_1/StateMachine.M_IO_LATCH_2_f0:B,13077
CtrlIO_1/StateMachine.M_IO_LATCH_2_f0:C,14168
CtrlIO_1/StateMachine.M_IO_LATCH_2_f0:D,13984
CtrlIO_1/StateMachine.M_IO_LATCH_2_f0:Y,13077
DIO8_1/d8DataOut_m2_2[4]:A,13565
DIO8_1/d8DataOut_m2_2[4]:B,12378
DIO8_1/d8DataOut_m2_2[4]:C,
DIO8_1/d8DataOut_m2_2[4]:D,
DIO8_1/d8DataOut_m2_2[4]:Y,12378
DATA_iobuf[28]/U0/U_IOPAD:D,2423
DATA_iobuf[28]/U0/U_IOPAD:E,4878
DATA_iobuf[28]/U0/U_IOPAD:PAD,2423
DATA_iobuf[28]/U0/U_IOPAD:Y,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_1:IPCLKn,
CPUCnf_1/int_M_DRV_EN_RNIHIU6:A,
CPUCnf_1/int_M_DRV_EN_RNIHIU6:Y,
FPGA_Test_obuf/U0/U_IOOUTFF:A,
FPGA_Test_obuf/U0/U_IOOUTFF:Y,
RESET_ibuf/U0/U_IOINFF:A,
RESET_ibuf/U0/U_IOINFF:Y,
DIO8_1/d8DataOut_m5_1_0_wmux[7]:A,12756
DIO8_1/d8DataOut_m5_1_0_wmux[7]:B,12656
DIO8_1/d8DataOut_m5_1_0_wmux[7]:C,
DIO8_1/d8DataOut_m5_1_0_wmux[7]:D,
DIO8_1/d8DataOut_m5_1_0_wmux[7]:FCO,
DIO8_1/d8DataOut_m5_1_0_wmux[7]:Y,12656
Analog_1/DataBuf_1/ReadPointer[2]:CLK,14264
Analog_1/DataBuf_1/ReadPointer[2]:D,-12329
Analog_1/DataBuf_1/ReadPointer[2]:Q,14264
CtrlIO_1/Axis0EnFlt1:ALn,-4495
CtrlIO_1/Axis0EnFlt1:CLK,15540
CtrlIO_1/Axis0EnFlt1:D,
CtrlIO_1/Axis0EnFlt1:EN,
CtrlIO_1/Axis0EnFlt1:Q,15540
SSITop_2/CycleCounter_cry[1]:B,12785
SSITop_2/CycleCounter_cry[1]:C,13972
SSITop_2/CycleCounter_cry[1]:FCI,12768
SSITop_2/CycleCounter_cry[1]:FCO,12768
SSITop_2/CycleCounter_cry[1]:S,12812
SerMemInt_1/un1_discoverIdDataOut_0_iv_8[21]:A,5800
SerMemInt_1/un1_discoverIdDataOut_0_iv_8[21]:B,
SerMemInt_1/un1_discoverIdDataOut_0_iv_8[21]:C,7119
SerMemInt_1/un1_discoverIdDataOut_0_iv_8[21]:D,6907
SerMemInt_1/un1_discoverIdDataOut_0_iv_8[21]:Y,5800
ExpModLED_1/intExpLEDSelect_ns_0_RNO[1]:A,-12045
ExpModLED_1/intExpLEDSelect_ns_0_RNO[1]:B,
ExpModLED_1/intExpLEDSelect_ns_0_RNO[1]:C,-9783
ExpModLED_1/intExpLEDSelect_ns_0_RNO[1]:D,-11150
ExpModLED_1/intExpLEDSelect_ns_0_RNO[1]:Y,-12045
Analog_1/DataBuf_1/S2P_Addr_Z[1]:CLK,10532
Analog_1/DataBuf_1/S2P_Addr_Z[1]:D,11138
Analog_1/DataBuf_1/S2P_Addr_Z[1]:Q,10532
MDTTop_2/RetPulseDelayEnable_1_sqmuxa_i_o3:A,3508
MDTTop_2/RetPulseDelayEnable_1_sqmuxa_i_o3:B,4589
MDTTop_2/RetPulseDelayEnable_1_sqmuxa_i_o3:Y,3508
MDTTop_1/un1_discoverIdDataOut_0_iv_4[16]:A,13003
MDTTop_1/un1_discoverIdDataOut_0_iv_4[16]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[16]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[16]:D,8151
MDTTop_1/un1_discoverIdDataOut_0_iv_4[16]:Y,8151
Analog_1/StateMach_1/un1_ExpA_CS_L_0_sqmuxa_i_a2_0_a2:A,10687
Analog_1/StateMach_1/un1_ExpA_CS_L_0_sqmuxa_i_a2_0_a2:B,11925
Analog_1/StateMach_1/un1_ExpA_CS_L_0_sqmuxa_i_a2_0_a2:Y,10687
MDTTop_1/un1_discoverIdDataOut_0_iv_10[4]:A,13805
MDTTop_1/un1_discoverIdDataOut_0_iv_10[4]:B,6581
MDTTop_1/un1_discoverIdDataOut_0_iv_10[4]:C,4614
MDTTop_1/un1_discoverIdDataOut_0_iv_10[4]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_10[4]:Y,4614
DIO8_1/d8DataOut_m2_2[8]:A,12233
DIO8_1/d8DataOut_m2_2[8]:B,11046
DIO8_1/d8DataOut_m2_2[8]:C,
DIO8_1/d8DataOut_m2_2[8]:D,
DIO8_1/d8DataOut_m2_2[8]:Y,11046
CtrlIO_1/EnableDelay:ALn,13503
CtrlIO_1/EnableDelay:CLK,14279
CtrlIO_1/EnableDelay:EN,9988
CtrlIO_1/EnableDelay:Q,14279
Decode_1/un1_exp1quadledstatuswrite_0_a2:A,
Decode_1/un1_exp1quadledstatuswrite_0_a2:B,
Decode_1/un1_exp1quadledstatuswrite_0_a2:C,
Decode_1/un1_exp1quadledstatuswrite_0_a2:D,-12353
Decode_1/un1_exp1quadledstatuswrite_0_a2:Y,-12353
MDTTop_2/TransducerSelect[3]:CLK,
MDTTop_2/TransducerSelect[3]:D,
MDTTop_2/TransducerSelect[3]:EN,-7344
MDTTop_2/TransducerSelect[3]:Q,
MDTTop_2/TransducerSelect[3]:SLn,-3994
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_0:CLK,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_0:IPCLKn,
DIO8_1/d8DataOut_m5_0[8]:A,12555
DIO8_1/d8DataOut_m5_0[8]:B,12515
DIO8_1/d8DataOut_m5_0[8]:Y,12515
DIO8_1/IntDout_3_1_0_wmux_0[8]:A,11396
DIO8_1/IntDout_3_1_0_wmux_0[8]:B,12443
DIO8_1/IntDout_3_1_0_wmux_0[8]:C,14245
DIO8_1/IntDout_3_1_0_wmux_0[8]:D,13985
DIO8_1/IntDout_3_1_0_wmux_0[8]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[8]:Y,11396
CtrlIO_1/controlIoDataOut_1[28]:A,15920
CtrlIO_1/controlIoDataOut_1[28]:B,15973
CtrlIO_1/controlIoDataOut_1[28]:C,
CtrlIO_1/controlIoDataOut_1[28]:D,
CtrlIO_1/controlIoDataOut_1[28]:Y,15920
Quad_1/QuadXface_6/Latch0Reg[4]:CLK,
Quad_1/QuadXface_6/Latch0Reg[4]:D,15287
Quad_1/QuadXface_6/Latch0Reg[4]:EN,13858
Quad_1/QuadXface_6/Latch0Reg[4]:Q,
DATA_iobuf[3]/U0/U_IOENFF:A,4878
DATA_iobuf[3]/U0/U_IOENFF:Y,4878
Analog_1/StateMach_1/ConversionCounterEN_1_sqmuxa_0_a3:A,13159
Analog_1/StateMach_1/ConversionCounterEN_1_sqmuxa_0_a3:B,13061
Analog_1/StateMach_1/ConversionCounterEN_1_sqmuxa_0_a3:Y,13061
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[3]:CLK,11961
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[3]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[3]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[3]:Q,11961
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[3]:SLn,9714
SSITop_2/DelayCntEn_1:A,14224
SSITop_2/DelayCntEn_1:B,11094
SSITop_2/DelayCntEn_1:C,14281
SSITop_2/DelayCntEn_1:D,14070
SSITop_2/DelayCntEn_1:Y,11094
SSITop_2/ShiftCounter[0]:CLK,12936
SSITop_2/ShiftCounter[0]:D,13671
SSITop_2/ShiftCounter[0]:EN,12871
SSITop_2/ShiftCounter[0]:Q,12936
Quad_1/QuadXface_2/QuadDataOut_1_1[15]:A,14947
Quad_1/QuadXface_2/QuadDataOut_1_1[15]:B,13755
Quad_1/QuadXface_2/QuadDataOut_1_1[15]:C,12124
Quad_1/QuadXface_2/QuadDataOut_1_1[15]:Y,12124
ExpSigRoute_3/ExpQ1_A:A,9523
ExpSigRoute_3/ExpQ1_A:B,
ExpSigRoute_3/ExpQ1_A:Y,9523
SSITop_2/SSIDataLatch[5]:CLK,
SSITop_2/SSIDataLatch[5]:D,15326
SSITop_2/SSIDataLatch[5]:EN,12103
SSITop_2/SSIDataLatch[5]:Q,
Quad_1/QuadXface_3/QL0[1]:CLK,14263
Quad_1/QuadXface_3/QL0[1]:D,15334
Quad_1/QuadXface_3/QL0[1]:Q,14263
Quad_1/QuadXface_5/QuadCount_RNILBK51[0]:A,13876
Quad_1/QuadXface_5/QuadCount_RNILBK51[0]:B,10688
Quad_1/QuadXface_5/QuadCount_RNILBK51[0]:C,13676
Quad_1/QuadXface_5/QuadCount_RNILBK51[0]:FCI,10706
Quad_1/QuadXface_5/QuadCount_RNILBK51[0]:FCO,10688
Quad_1/QuadXface_5/QuadCount_RNILBK51[0]:S,10936
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_0_8:A,11055
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_0_8:B,11005
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_0_8:C,10908
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_0_8:D,10790
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_0_8:Y,10790
Quad_1/QuadXface_1/QuadDataOut_1_25:A,14042
Quad_1/QuadXface_1/QuadDataOut_1_25:B,13815
Quad_1/QuadXface_1/QuadDataOut_1_25:C,
Quad_1/QuadXface_1/QuadDataOut_1_25:Y,13815
ExpModLED_1/ShiftRegister3_3_i_m2[3]:A,14333
ExpModLED_1/ShiftRegister3_3_i_m2[3]:B,12913
ExpModLED_1/ShiftRegister3_3_i_m2[3]:C,9207
ExpModLED_1/ShiftRegister3_3_i_m2[3]:Y,9207
Decode_1/un3_fpgaprogrammedread_0_a2:A,5842
Decode_1/un3_fpgaprogrammedread_0_a2:B,4534
Decode_1/un3_fpgaprogrammedread_0_a2:C,5660
Decode_1/un3_fpgaprogrammedread_0_a2:D,3054
Decode_1/un3_fpgaprogrammedread_0_a2:Y,3054
SerMemInt_1/SerialDataOutputMux_1[2]:A,5161
SerMemInt_1/SerialDataOutputMux_1[2]:B,13085
SerMemInt_1/SerialDataOutputMux_1[2]:C,11817
SerMemInt_1/SerialDataOutputMux_1[2]:D,11637
SerMemInt_1/SerialDataOutputMux_1[2]:Y,5161
SSITop_2/ShiftCounter[4]:CLK,12848
SSITop_2/ShiftCounter[4]:D,12810
SSITop_2/ShiftCounter[4]:EN,12871
SSITop_2/ShiftCounter[4]:Q,12848
Quad_1/QuadXface_1/Latch0Reg[1]:CLK,
Quad_1/QuadXface_1/Latch0Reg[1]:D,15287
Quad_1/QuadXface_1/Latch0Reg[1]:EN,13858
Quad_1/QuadXface_1/Latch0Reg[1]:Q,
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[15]:CLK,12065
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[15]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[15]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[15]:Q,12065
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[15]:SLn,9714
Analog_1/Ser2Par_1/S2P_Data_7[13]:A,13124
Analog_1/Ser2Par_1/S2P_Data_7[13]:B,10684
Analog_1/Ser2Par_1/S2P_Data_7[13]:C,10618
Analog_1/Ser2Par_1/S2P_Data_7[13]:Y,10618
MDTTop_2/un11_risingacountenable:A,4757
MDTTop_2/un11_risingacountenable:B,3629
MDTTop_2/un11_risingacountenable:C,5645
MDTTop_2/un11_risingacountenable:D,5478
MDTTop_2/un11_risingacountenable:Y,3629
SSITop_1/SSIDataLatch_Z[24]:CLK,
SSITop_1/SSIDataLatch_Z[24]:D,15326
SSITop_1/SSIDataLatch_Z[24]:EN,12103
SSITop_1/SSIDataLatch_Z[24]:Q,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[6]:A,13546
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[6]:B,13546
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[6]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[6]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[6]:Y,13546
Quad_1/QuadXface_3/Latch0Reg[1]:CLK,
Quad_1/QuadXface_3/Latch0Reg[1]:D,15287
Quad_1/QuadXface_3/Latch0Reg[1]:EN,13858
Quad_1/QuadXface_3/Latch0Reg[1]:Q,
DATA_iobuf[26]/U0/U_IOINFF:A,
DATA_iobuf[26]/U0/U_IOINFF:Y,
SSITop_1/SSIDataLatch_Z[9]:CLK,
SSITop_1/SSIDataLatch_Z[9]:D,15326
SSITop_1/SSIDataLatch_Z[9]:EN,12103
SSITop_1/SSIDataLatch_Z[9]:Q,
Quad_1/QuadXface_5/Latch0Reg[5]:CLK,
Quad_1/QuadXface_5/Latch0Reg[5]:D,15287
Quad_1/QuadXface_5/Latch0Reg[5]:EN,13858
Quad_1/QuadXface_5/Latch0Reg[5]:Q,
Quad_1/QuadXface_1/Latch1Reg[5]:CLK,
Quad_1/QuadXface_1/Latch1Reg[5]:D,15287
Quad_1/QuadXface_1/Latch1Reg[5]:EN,13858
Quad_1/QuadXface_1/Latch1Reg[5]:Q,
ExpModLED_1/ShiftRegister0[7]:CLK,
ExpModLED_1/ShiftRegister0[7]:D,15334
ExpModLED_1/ShiftRegister0[7]:EN,10421
ExpModLED_1/ShiftRegister0[7]:Q,
ExpModLED_1/ShiftRegister0[7]:SLn,11310
Quad_1/QuadXface_1/LatchedDec_1_0_x2:A,-3482
Quad_1/QuadXface_1/LatchedDec_1_0_x2:B,-3565
Quad_1/QuadXface_1/LatchedDec_1_0_x2:Y,-3565
MDTTop_1/un1_discoverIdDataOut_0_iv_6[18]:A,8194
MDTTop_1/un1_discoverIdDataOut_0_iv_6[18]:B,10739
MDTTop_1/un1_discoverIdDataOut_0_iv_6[18]:C,15013
MDTTop_1/un1_discoverIdDataOut_0_iv_6[18]:D,13664
MDTTop_1/un1_discoverIdDataOut_0_iv_6[18]:Y,8194
SerMemInt_1/SerialDataOutput[3]:CLK,13183
SerMemInt_1/SerialDataOutput[3]:D,5161
SerMemInt_1/SerialDataOutput[3]:EN,10316
SerMemInt_1/SerialDataOutput[3]:Q,13183
SSITop_2/Serial2ParallelData[7]:CLK,15326
SSITop_2/Serial2ParallelData[7]:D,15326
SSITop_2/Serial2ParallelData[7]:EN,10706
SSITop_2/Serial2ParallelData[7]:Q,15326
SSITop_2/Serial2ParallelData[7]:SLn,11847
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[2]:A,11463
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[2]:B,11404
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[2]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[2]:D,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[2]:Y,11404
Quad_1/QuadXface_1/Latch1Reg[14]:CLK,
Quad_1/QuadXface_1/Latch1Reg[14]:D,15287
Quad_1/QuadXface_1/Latch1Reg[14]:EN,13858
Quad_1/QuadXface_1/Latch1Reg[14]:Q,
MDTTop_2/RetPulseDelayEnable_RNO_1:A,-5884
MDTTop_2/RetPulseDelayEnable_RNO_1:B,4759
MDTTop_2/RetPulseDelayEnable_RNO_1:Y,-5884
ExpModLED_1/Count_RNO[3]:A,13761
ExpModLED_1/Count_RNO[3]:B,13045
ExpModLED_1/Count_RNO[3]:C,10994
ExpModLED_1/Count_RNO[3]:D,11314
ExpModLED_1/Count_RNO[3]:Y,10994
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[5]:A,10513
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[5]:B,10439
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[5]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[5]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[5]:Y,10439
Exp0Data_iobuf[4]/U0/U_IOOUTFF:A,
Exp0Data_iobuf[4]/U0/U_IOOUTFF:Y,
M_ENABLE_obuf[1]/U0/U_IOPAD:D,
M_ENABLE_obuf[1]/U0/U_IOPAD:E,
M_ENABLE_obuf[1]/U0/U_IOPAD:PAD,
LatCnt_1/LatencyCounter_cry[9]:B,5355
LatCnt_1/LatencyCounter_cry[9]:FCI,5176
LatCnt_1/LatencyCounter_cry[9]:FCO,5176
LatCnt_1/LatencyCounter_cry[9]:S,5594
Quad_1/QuadXface_3/AccumOverflow:CLK,
Quad_1/QuadXface_3/AccumOverflow:D,15334
Quad_1/QuadXface_3/AccumOverflow:EN,12103
Quad_1/QuadXface_3/AccumOverflow:Q,
MDTTop_2/TransducerSelect_2[1]:CLK,5645
MDTTop_2/TransducerSelect_2[1]:D,
MDTTop_2/TransducerSelect_2[1]:EN,-7344
MDTTop_2/TransducerSelect_2[1]:Q,5645
MDTTop_2/TransducerSelect_2[1]:SLn,-3994
Quad_1/QuadXface_1/QuadDataOut_1_m2[9]:A,14833
Quad_1/QuadXface_1/QuadDataOut_1_m2[9]:B,13705
Quad_1/QuadXface_1/QuadDataOut_1_m2[9]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m2[9]:D,14928
Quad_1/QuadXface_1/QuadDataOut_1_m2[9]:Y,13705
SerMemInt_1/StateMachine_or[11]:A,12028
SerMemInt_1/StateMachine_or[11]:B,13534
SerMemInt_1/StateMachine_or[11]:Y,12028
Quad_1/QuadXface_4/QuadDataOut_1s2:A,12688
Quad_1/QuadXface_4/QuadDataOut_1s2:B,12583
Quad_1/QuadXface_4/QuadDataOut_1s2:Y,12583
MDTTop_2/CountRA_cry[14]:B,5716
MDTTop_2/CountRA_cry[14]:FCI,5442
MDTTop_2/CountRA_cry[14]:FCO,5442
MDTTop_2/CountRA_cry[14]:S,5499
DiscID_1/DiscCtrlID_1/State_i_RNO[5]:A,14294
DiscID_1/DiscCtrlID_1/State_i_RNO[5]:B,13717
DiscID_1/DiscCtrlID_1/State_i_RNO[5]:C,13151
DiscID_1/DiscCtrlID_1/State_i_RNO[5]:Y,13151
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO_0[2]:A,5807
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO_0[2]:B,14755
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO_0[2]:C,15831
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO_0[2]:D,12267
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO_0[2]:Y,5807
DIO8_1/d8DataOut_m6_cZ[5]:A,13481
DIO8_1/d8DataOut_m6_cZ[5]:B,11420
DIO8_1/d8DataOut_m6_cZ[5]:C,11089
DIO8_1/d8DataOut_m6_cZ[5]:D,11022
DIO8_1/d8DataOut_m6_cZ[5]:Y,11022
ExpModLED_1/un1_synchedtick_1_i_0_x2:A,12992
ExpModLED_1/un1_synchedtick_1_i_0_x2:B,12449
ExpModLED_1/un1_synchedtick_1_i_0_x2:C,12863
ExpModLED_1/un1_synchedtick_1_i_0_x2:D,12738
ExpModLED_1/un1_synchedtick_1_i_0_x2:Y,12449
MDTTop_1/un1_discoverIdDataOut_0_iv_9[14]:A,16097
MDTTop_1/un1_discoverIdDataOut_0_iv_9[14]:B,9157
MDTTop_1/un1_discoverIdDataOut_0_iv_9[14]:C,5835
MDTTop_1/un1_discoverIdDataOut_0_iv_9[14]:D,6851
MDTTop_1/un1_discoverIdDataOut_0_iv_9[14]:Y,5835
SerMemInt_1/LoadMemAddr_RNO_0:A,8706
SerMemInt_1/LoadMemAddr_RNO_0:B,9886
SerMemInt_1/LoadMemAddr_RNO_0:C,-2092
SerMemInt_1/LoadMemAddr_RNO_0:D,-2057
SerMemInt_1/LoadMemAddr_RNO_0:Y,-2092
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[13]:CLK,13159
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[13]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[13]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[13]:Q,13159
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[13]:SLn,9714
SerMemInt_1/StartStopBit_RNO_0:A,13144
SerMemInt_1/StartStopBit_RNO_0:B,10804
SerMemInt_1/StartStopBit_RNO_0:C,13039
SerMemInt_1/StartStopBit_RNO_0:D,12947
SerMemInt_1/StartStopBit_RNO_0:Y,10804
Quad_1/QuadXface_4/QuadDataOut_1_m2[5]:A,13544
Quad_1/QuadXface_4/QuadDataOut_1_m2[5]:B,13479
Quad_1/QuadXface_4/QuadDataOut_1_m2[5]:C,12296
Quad_1/QuadXface_4/QuadDataOut_1_m2[5]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2[5]:Y,12296
Exp2Data_iobuf[2]/U0/U_IOINFF:A,
Exp2Data_iobuf[2]/U0/U_IOINFF:Y,
DIO8_1/d8DataOut_ss0_0_0_a2_0:A,13503
DIO8_1/d8DataOut_ss0_0_0_a2_0:B,13565
DIO8_1/d8DataOut_ss0_0_0_a2_0:C,10122
DIO8_1/d8DataOut_ss0_0_0_a2_0:Y,10122
ExpSigRoute_3/un5_serialmemorydatain_0_a2_0:A,-621
ExpSigRoute_3/un5_serialmemorydatain_0_a2_0:B,-688
ExpSigRoute_3/un5_serialmemorydatain_0_a2_0:C,-788
ExpSigRoute_3/un5_serialmemorydatain_0_a2_0:D,7202
ExpSigRoute_3/un5_serialmemorydatain_0_a2_0:Y,-788
MDTTop_1/MDTPosition[18]:CLK,
MDTTop_1/MDTPosition[18]:D,5461
MDTTop_1/MDTPosition[18]:EN,5602
MDTTop_1/MDTPosition[18]:Q,
CPUCnf_1/un1_cpuconfigwrite:A,
CPUCnf_1/un1_cpuconfigwrite:B,
CPUCnf_1/un1_cpuconfigwrite:Y,
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[8]:CLK,-12156
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[8]:D,15310
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[8]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[8]:Q,-12156
Quad_1/QuadXface_6/RisingLatch1:CLK,13059
Quad_1/QuadXface_6/RisingLatch1:D,14215
Quad_1/QuadXface_6/RisingLatch1:Q,13059
MDTTop_1/un1_discoverIdDataOut_0_iv_4[12]:A,10777
MDTTop_1/un1_discoverIdDataOut_0_iv_4[12]:B,13042
MDTTop_1/un1_discoverIdDataOut_0_iv_4[12]:C,9137
MDTTop_1/un1_discoverIdDataOut_0_iv_4[12]:D,10122
MDTTop_1/un1_discoverIdDataOut_0_iv_4[12]:Y,9137
MDTTop_1/LeadingCountDecode_1_0_.m5:A,6890
MDTTop_1/LeadingCountDecode_1_0_.m5:B,6846
MDTTop_1/LeadingCountDecode_1_0_.m5:C,4688
MDTTop_1/LeadingCountDecode_1_0_.m5:D,5668
MDTTop_1/LeadingCountDecode_1_0_.m5:Y,4688
ExpModLED_1/N_147_i:A,10124
ExpModLED_1/N_147_i:B,10051
ExpModLED_1/N_147_i:C,13666
ExpModLED_1/N_147_i:D,12444
ExpModLED_1/N_147_i:Y,10051
Analog_1/StateMach_1/InterConversionDelayCNTR_RNICN727[9]:B,14053
Analog_1/StateMach_1/InterConversionDelayCNTR_RNICN727[9]:C,9603
Analog_1/StateMach_1/InterConversionDelayCNTR_RNICN727[9]:FCI,9477
Analog_1/StateMach_1/InterConversionDelayCNTR_RNICN727[9]:FCO,9477
Analog_1/StateMach_1/InterConversionDelayCNTR_RNICN727[9]:S,9494
Quad_1/QuadXface_6/QuadDataOut_1_2[14]:A,
Quad_1/QuadXface_6/QuadDataOut_1_2[14]:B,14832
Quad_1/QuadXface_6/QuadDataOut_1_2[14]:C,14779
Quad_1/QuadXface_6/QuadDataOut_1_2[14]:D,
Quad_1/QuadXface_6/QuadDataOut_1_2[14]:Y,14779
MDTTop_1/un1_discoverIdDataOut_0_iv_0_0[24]:A,10648
MDTTop_1/un1_discoverIdDataOut_0_iv_0_0[24]:B,11715
MDTTop_1/un1_discoverIdDataOut_0_iv_0_0[24]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_0_0[24]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_0_0[24]:Y,10648
MDTTop_1/un1_discoverIdDataOut_0_iv_1[5]:A,5109
MDTTop_1/un1_discoverIdDataOut_0_iv_1[5]:B,6065
MDTTop_1/un1_discoverIdDataOut_0_iv_1[5]:C,10439
MDTTop_1/un1_discoverIdDataOut_0_iv_1[5]:D,10408
MDTTop_1/un1_discoverIdDataOut_0_iv_1[5]:Y,5109
DiscID_1/DiscExpID_1/ExpansionID1_1[14]:CLK,-12276
DiscID_1/DiscExpID_1/ExpansionID1_1[14]:D,15310
DiscID_1/DiscExpID_1/ExpansionID1_1[14]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID1_1[14]:Q,-12276
Analog_1/Ser2Par_1/S2P_Data_cZ[4]:A,14238
Analog_1/Ser2Par_1/S2P_Data_cZ[4]:B,10618
Analog_1/Ser2Par_1/S2P_Data_cZ[4]:C,11411
Analog_1/Ser2Par_1/S2P_Data_cZ[4]:Y,10618
M_DRV_EN_L_obuf/U0/U_IOOUTFF:A,
M_DRV_EN_L_obuf/U0/U_IOOUTFF:Y,
DIO8_1/IntDout_3_1_0_wmux[20]:A,10827
DIO8_1/IntDout_3_1_0_wmux[20]:B,10501
DIO8_1/IntDout_3_1_0_wmux[20]:C,12291
DIO8_1/IntDout_3_1_0_wmux[20]:D,11986
DIO8_1/IntDout_3_1_0_wmux[20]:FCO,
DIO8_1/IntDout_3_1_0_wmux[20]:Y,10501
SSITop_2/ShiftCounter[2]:CLK,12992
SSITop_2/ShiftCounter[2]:D,12820
SSITop_2/ShiftCounter[2]:EN,12871
SSITop_2/ShiftCounter[2]:Q,12992
MDTTop_2/un17_retpulsedelayenable:A,4779
MDTTop_2/un17_retpulsedelayenable:B,4696
MDTTop_2/un17_retpulsedelayenable:Y,4696
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[5]:A,12659
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[5]:B,14786
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[5]:C,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[5]:D,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[5]:FCI,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[5]:Y,12659
ExpSigRoute_3/expd8_datain_0_o2:A,8628
ExpSigRoute_3/expd8_datain_0_o2:B,8584
ExpSigRoute_3/expd8_datain_0_o2:Y,8584
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_9:IPENn,
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux[1]:A,13806
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux[1]:B,13592
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux[1]:C,12332
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux[1]:D,
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux[1]:FCO,
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux[1]:Y,12332
ExpModLED_1/State_RNIJHM9[1]:A,12131
ExpModLED_1/State_RNIJHM9[1]:B,12041
ExpModLED_1/State_RNIJHM9[1]:Y,12041
CtrlOut_1/ShiftRegister[3]:CLK,14235
CtrlOut_1/ShiftRegister[3]:D,12813
CtrlOut_1/ShiftRegister[3]:EN,12700
CtrlOut_1/ShiftRegister[3]:Q,14235
Quad_1/QuadXface_6/BBreak:CLK,
Quad_1/QuadXface_6/BBreak:D,15334
Quad_1/QuadXface_6/BBreak:EN,12103
Quad_1/QuadXface_6/BBreak:Q,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[3]:A,13325
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[3]:B,13454
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[3]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[3]:D,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[3]:Y,13325
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[14]:A,15035
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[14]:B,15091
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[14]:C,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[14]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[14]:Y,15035
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_24:CLK,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_24:IPCLKn,
DIO8_1/d8DataOut_m5_1_0_wmux[4]:A,12809
DIO8_1/d8DataOut_m5_1_0_wmux[4]:B,12709
DIO8_1/d8DataOut_m5_1_0_wmux[4]:C,
DIO8_1/d8DataOut_m5_1_0_wmux[4]:D,
DIO8_1/d8DataOut_m5_1_0_wmux[4]:FCO,
DIO8_1/d8DataOut_m5_1_0_wmux[4]:Y,12709
MDTTop_2/CountRA[4]:CLK,5526
MDTTop_2/CountRA[4]:D,5689
MDTTop_2/CountRA[4]:EN,5496
MDTTop_2/CountRA[4]:Q,5526
MDTTop_2/CountRA[4]:SLn,6387
ExpModLED_1/un28_slowenable_0_RNI948Q:A,10421
ExpModLED_1/un28_slowenable_0_RNI948Q:B,11573
ExpModLED_1/un28_slowenable_0_RNI948Q:Y,10421
SSITop_1/DataLength_Z[1]:CLK,14533
SSITop_1/DataLength_Z[1]:D,
SSITop_1/DataLength_Z[1]:EN,-7390
SSITop_1/DataLength_Z[1]:Q,14533
Quad_1/QuadXface_3/QL1[1]:CLK,14263
Quad_1/QuadXface_3/QL1[1]:D,15334
Quad_1/QuadXface_3/QL1[1]:Q,14263
MDTTop_1/un1_data_12_RNII3S21:A,6907
MDTTop_1/un1_data_12_RNII3S21:B,13962
MDTTop_1/un1_data_12_RNII3S21:C,13969
MDTTop_1/un1_data_12_RNII3S21:D,12124
MDTTop_1/un1_data_12_RNII3S21:Y,6907
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[4]:CLK,10966
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[4]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[4]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[4]:Q,10966
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[4]:SLn,9714
CtrlIO_1/controlIoDataOut_1[31]:A,16548
CtrlIO_1/controlIoDataOut_1[31]:B,15973
CtrlIO_1/controlIoDataOut_1[31]:C,16127
CtrlIO_1/controlIoDataOut_1[31]:D,
CtrlIO_1/controlIoDataOut_1[31]:Y,15973
WDT_1/FPGA_RstReq_0_sqmuxa:A,11854
WDT_1/FPGA_RstReq_0_sqmuxa:B,-3973
WDT_1/FPGA_RstReq_0_sqmuxa:Y,-3973
ExpModLED_1/un20_intexpledselect_0_0:A,-10825
ExpModLED_1/un20_intexpledselect_0_0:B,-13180
ExpModLED_1/un20_intexpledselect_0_0:Y,-13180
SSITop_1/SSIDataLatch_Z[29]:CLK,
SSITop_1/SSIDataLatch_Z[29]:D,15326
SSITop_1/SSIDataLatch_Z[29]:EN,12103
SSITop_1/SSIDataLatch_Z[29]:Q,
Quad_1/QuadXface_2/QuadDataOut_1_m4[13]:A,
Quad_1/QuadXface_2/QuadDataOut_1_m4[13]:B,12745
Quad_1/QuadXface_2/QuadDataOut_1_m4[13]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m4[13]:Y,12745
SerMemInt_1/WriteLatch_1:A,
SerMemInt_1/WriteLatch_1:B,5886
SerMemInt_1/WriteLatch_1:C,
SerMemInt_1/WriteLatch_1:D,-5261
SerMemInt_1/WriteLatch_1:Y,-5261
Quad_1/QuadXface_3/un1_ledstatuswrite_0:A,-11028
Quad_1/QuadXface_3/un1_ledstatuswrite_0:B,14123
Quad_1/QuadXface_3/un1_ledstatuswrite_0:C,-7054
Quad_1/QuadXface_3/un1_ledstatuswrite_0:Y,-11028
ExpModLED_1/un9_expleddataout_0:A,14242
ExpModLED_1/un9_expleddataout_0:B,16407
ExpModLED_1/un9_expleddataout_0:C,12901
ExpModLED_1/un9_expleddataout_0:Y,12901
ExpModLED_1/ShiftRegister1[6]:CLK,15334
ExpModLED_1/ShiftRegister1[6]:D,15334
ExpModLED_1/ShiftRegister1[6]:EN,10421
ExpModLED_1/ShiftRegister1[6]:Q,15334
ExpModLED_1/ShiftRegister1[6]:SLn,11310
DIO8_1/un1_IntDout_iv_0_0[15]:A,13193
DIO8_1/un1_IntDout_iv_0_0[15]:B,13079
DIO8_1/un1_IntDout_iv_0_0[15]:C,10501
DIO8_1/un1_IntDout_iv_0_0[15]:D,10395
DIO8_1/un1_IntDout_iv_0_0[15]:Y,10395
Quad_1/QuadXface_6/Latch0Reg[6]:CLK,
Quad_1/QuadXface_6/Latch0Reg[6]:D,15287
Quad_1/QuadXface_6/Latch0Reg[6]:EN,13858
Quad_1/QuadXface_6/Latch0Reg[6]:Q,
DIO8_1/D8OutputReg2[2]:ALn,-4495
DIO8_1/D8OutputReg2[2]:CLK,13244
DIO8_1/D8OutputReg2[2]:D,
DIO8_1/D8OutputReg2[2]:EN,-9175
DIO8_1/D8OutputReg2[2]:Q,13244
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0_8:A,10910
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0_8:B,10860
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0_8:C,10763
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0_8:D,10645
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0_8:Y,10645
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO[2]:A,16247
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO[2]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO[2]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO[2]:D,9680
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO[2]:Y,9680
MDTTop_1/ParamWrite_or_0:A,
MDTTop_1/ParamWrite_or_0:B,-7344
MDTTop_1/ParamWrite_or_0:C,-4944
MDTTop_1/ParamWrite_or_0:Y,-7344
CtrlOut_2/State_1:A,14033
CtrlOut_2/State_1:B,14196
CtrlOut_2/State_1:C,9902
CtrlOut_2/State_1:D,11666
CtrlOut_2/State_1:Y,9902
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_11:B,13995
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_11:C,14118
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_11:IPB,13995
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_11:IPC,14118
DIO8_1/D8InputReg3[0]:CLK,
DIO8_1/D8InputReg3[0]:D,15303
DIO8_1/D8InputReg3[0]:EN,13656
DIO8_1/D8InputReg3[0]:Q,
SSITop_2/ShiftCounter_cry[3]:B,12820
SSITop_2/ShiftCounter_cry[3]:C,13980
SSITop_2/ShiftCounter_cry[3]:FCI,12793
SSITop_2/ShiftCounter_cry[3]:FCO,12793
SSITop_2/ShiftCounter_cry[3]:S,12820
Quad_1/QuadXface_6/QuadDataOut_1_2[11]:A,
Quad_1/QuadXface_6/QuadDataOut_1_2[11]:B,13528
Quad_1/QuadXface_6/QuadDataOut_1_2[11]:C,13475
Quad_1/QuadXface_6/QuadDataOut_1_2[11]:D,
Quad_1/QuadXface_6/QuadDataOut_1_2[11]:Y,13475
DiscID_1/DiscExpID_1/ExpansionID0_1_RNIU36S2[12]:A,-12322
DiscID_1/DiscExpID_1/ExpansionID0_1_RNIU36S2[12]:B,-12399
DiscID_1/DiscExpID_1/ExpansionID0_1_RNIU36S2[12]:Y,-12399
Quad_1/QuadXface_3/HomeLat:CLK,
Quad_1/QuadXface_3/HomeLat:D,15318
Quad_1/QuadXface_3/HomeLat:EN,12103
Quad_1/QuadXface_3/HomeLat:Q,
Quad_1/QuadXface_3/Latch1Reg[10]:CLK,
Quad_1/QuadXface_3/Latch1Reg[10]:D,15287
Quad_1/QuadXface_3/Latch1Reg[10]:EN,13858
Quad_1/QuadXface_3/Latch1Reg[10]:Q,
Quad_1/QuadXface_3/QuadLatch[10]:CLK,
Quad_1/QuadXface_3/QuadLatch[10]:D,15287
Quad_1/QuadXface_3/QuadLatch[10]:EN,12103
Quad_1/QuadXface_3/QuadLatch[10]:Q,
Decode_1/un4_exp3dio8configwrite_0_a2_0:A,14128
Decode_1/un4_exp3dio8configwrite_0_a2_0:B,14190
Decode_1/un4_exp3dio8configwrite_0_a2_0:Y,14128
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_34:IPENn,
WDT_1/FPGAProgDOut_Z[1]:CLK,
WDT_1/FPGAProgDOut_Z[1]:D,
WDT_1/FPGAProgDOut_Z[1]:EN,-4037
WDT_1/FPGAProgDOut_Z[1]:Q,
Analog_1/StateMach_1/un1_ConversionCounter_1_1.SUM[3]:A,14255
Analog_1/StateMach_1/un1_ConversionCounter_1_1.SUM[3]:B,12583
Analog_1/StateMach_1/un1_ConversionCounter_1_1.SUM[3]:C,14127
Analog_1/StateMach_1/un1_ConversionCounter_1_1.SUM[3]:D,14009
Analog_1/StateMach_1/un1_ConversionCounter_1_1.SUM[3]:Y,12583
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[0]:A,10768
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[0]:B,10712
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[0]:C,11045
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[0]:D,10740
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[0]:FCO,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[0]:Y,10712
DIO8_1/D8OutputReg0[13]:ALn,-4495
DIO8_1/D8OutputReg0[13]:CLK,12185
DIO8_1/D8OutputReg0[13]:D,
DIO8_1/D8OutputReg0[13]:EN,-9145
DIO8_1/D8OutputReg0[13]:Q,12185
Analog_1/DataBuf_1/AddrBank1_i_m2[2]:A,14091
Analog_1/DataBuf_1/AddrBank1_i_m2[2]:B,13736
Analog_1/DataBuf_1/AddrBank1_i_m2[2]:C,15275
Analog_1/DataBuf_1/AddrBank1_i_m2[2]:Y,13736
Quad_1/QuadXface_6/QuadLatch[14]:CLK,
Quad_1/QuadXface_6/QuadLatch[14]:D,15287
Quad_1/QuadXface_6/QuadLatch[14]:EN,12103
Quad_1/QuadXface_6/QuadLatch[14]:Q,
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_8:A,10810
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_8:B,10719
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_8:C,10666
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_8:D,10574
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_8:Y,10574
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[6]:A,13876
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[6]:B,13847
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[6]:C,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[6]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[6]:Y,13847
Quad_1/QuadXface_5/Latch1Reg[0]:CLK,
Quad_1/QuadXface_5/Latch1Reg[0]:D,15287
Quad_1/QuadXface_5/Latch1Reg[0]:EN,13858
Quad_1/QuadXface_5/Latch1Reg[0]:Q,
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[4]:CLK,13159
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[4]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[4]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[4]:Q,13159
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[4]:SLn,9714
Exp2Data_iobuf[0]/U0/U_IOPAD:D,
Exp2Data_iobuf[0]/U0/U_IOPAD:E,
Exp2Data_iobuf[0]/U0/U_IOPAD:PAD,
Exp2Data_iobuf[0]/U0/U_IOPAD:Y,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_31:C,7930
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_31:IPC,7930
SerMemInt_1/SerialDataOutput[5]:CLK,13085
SerMemInt_1/SerialDataOutput[5]:D,5063
SerMemInt_1/SerialDataOutput[5]:EN,10316
SerMemInt_1/SerialDataOutput[5]:Q,13085
MDTTop_1/DataValid:CLK,4893
MDTTop_1/DataValid:D,4556
MDTTop_1/DataValid:Q,4893
DIO8_1/State_RNO[8]:A,14255
DIO8_1/State_RNO[8]:B,14204
DIO8_1/State_RNO[8]:C,13617
DIO8_1/State_RNO[8]:D,10874
DIO8_1/State_RNO[8]:Y,10874
RESET_ibuf/U0/U_IOPAD:PAD,
RESET_ibuf/U0/U_IOPAD:Y,
DATA_iobuf[16]/U0/U_IOINFF:A,
DATA_iobuf[16]/U0/U_IOINFF:Y,
Quad_1/QuadXface_6/QL1[2]:CLK,14215
Quad_1/QuadXface_6/QL1[2]:D,15318
Quad_1/QuadXface_6/QL1[2]:Q,14215
SSITop_1/HalfPeriod[2]:CLK,14449
SSITop_1/HalfPeriod[2]:D,
SSITop_1/HalfPeriod[2]:EN,-7666
SSITop_1/HalfPeriod[2]:Q,14449
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_34:B,9151
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_34:C,7889
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_34:IPB,9151
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_34:IPC,7889
Quad_1/QuadXface_4/Latch1Reg[4]:CLK,
Quad_1/QuadXface_4/Latch1Reg[4]:D,15287
Quad_1/QuadXface_4/Latch1Reg[4]:EN,13858
Quad_1/QuadXface_4/Latch1Reg[4]:Q,
Decode_1/un1_discoverIdDataOut_0_iv[31]:A,4109
Decode_1/un1_discoverIdDataOut_0_iv[31]:B,9468
Decode_1/un1_discoverIdDataOut_0_iv[31]:C,9033
Decode_1/un1_discoverIdDataOut_0_iv[31]:D,2415
Decode_1/un1_discoverIdDataOut_0_iv[31]:Y,2415
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[5]:A,12688
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[5]:B,12659
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[5]:C,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[5]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[5]:Y,12659
SSITop_2/DelayTerminalCount[6]:CLK,12622
SSITop_2/DelayTerminalCount[6]:D,
SSITop_2/DelayTerminalCount[6]:EN,-7666
SSITop_2/DelayTerminalCount[6]:Q,12622
Quad_1/QuadXface_1/HomeReg[9]:CLK,
Quad_1/QuadXface_1/HomeReg[9]:D,15287
Quad_1/QuadXface_1/HomeReg[9]:EN,15120
Quad_1/QuadXface_1/HomeReg[9]:Q,
ExpModLED_1/expLedDataOut_1_m2s2:A,12095
ExpModLED_1/expLedDataOut_1_m2s2:B,14144
ExpModLED_1/expLedDataOut_1_m2s2:C,10789
ExpModLED_1/expLedDataOut_1_m2s2:D,10580
ExpModLED_1/expLedDataOut_1_m2s2:Y,10580
SerMemInt_1/MemoryAddress[1]:CLK,5212
SerMemInt_1/MemoryAddress[1]:D,
SerMemInt_1/MemoryAddress[1]:EN,
SerMemInt_1/MemoryAddress[1]:Q,5212
Quad_1/QuadXface_5/Latch1Reg[15]:CLK,
Quad_1/QuadXface_5/Latch1Reg[15]:D,15287
Quad_1/QuadXface_5/Latch1Reg[15]:EN,13858
Quad_1/QuadXface_5/Latch1Reg[15]:Q,
DiscID_1/DiscExpID_1/ExpansionID1_1[12]:CLK,-10922
DiscID_1/DiscExpID_1/ExpansionID1_1[12]:D,15310
DiscID_1/DiscExpID_1/ExpansionID1_1[12]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID1_1[12]:Q,-10922
Decode_1/un141_data_i_o2_2:A,-8429
Decode_1/un141_data_i_o2_2:B,-6155
Decode_1/un141_data_i_o2_2:C,-6254
Decode_1/un141_data_i_o2_2:Y,-8429
WDT_1/FPGAProgDOut_Z[3]:CLK,
WDT_1/FPGAProgDOut_Z[3]:D,
WDT_1/FPGAProgDOut_Z[3]:EN,-4037
WDT_1/FPGAProgDOut_Z[3]:Q,
ExpSigRoute_1/expd8_datain_0_o2:A,8530
ExpSigRoute_1/expd8_datain_0_o2:B,8486
ExpSigRoute_1/expd8_datain_0_o2:Y,8486
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[0]:A,10730
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[0]:B,10646
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[0]:C,10994
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[0]:D,10689
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[0]:FCO,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[0]:Y,10646
MDTTop_1/un1_discoverIdDataOut_0_iv_9[10]:A,13897
MDTTop_1/un1_discoverIdDataOut_0_iv_9[10]:B,9322
MDTTop_1/un1_discoverIdDataOut_0_iv_9[10]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_9[10]:D,4677
MDTTop_1/un1_discoverIdDataOut_0_iv_9[10]:Y,4677
Quad_1/QuadXface_4/LatchedDec_1_0_x2:A,-3482
Quad_1/QuadXface_4/LatchedDec_1_0_x2:B,-3565
Quad_1/QuadXface_4/LatchedDec_1_0_x2:Y,-3565
MDTTop_2/RetPulseDelayEnable_1_sqmuxa_i_a2_4:A,3631
MDTTop_2/RetPulseDelayEnable_1_sqmuxa_i_a2_4:B,3531
MDTTop_2/RetPulseDelayEnable_1_sqmuxa_i_a2_4:C,3478
MDTTop_2/RetPulseDelayEnable_1_sqmuxa_i_a2_4:D,3366
MDTTop_2/RetPulseDelayEnable_1_sqmuxa_i_a2_4:Y,3366
Quad_1/QuadXface_1/Latch0Reg[12]:CLK,
Quad_1/QuadXface_1/Latch0Reg[12]:D,15287
Quad_1/QuadXface_1/Latch0Reg[12]:EN,13858
Quad_1/QuadXface_1/Latch0Reg[12]:Q,
ClkCtrl_1/DLL_LOCK_Int_1:A,14333
ClkCtrl_1/DLL_LOCK_Int_1:B,14227
ClkCtrl_1/DLL_LOCK_Int_1:C,14176
ClkCtrl_1/DLL_LOCK_Int_1:D,14096
ClkCtrl_1/DLL_LOCK_Int_1:Y,14096
Quad_1/QuadXface_6/Latch1Reg[5]:CLK,
Quad_1/QuadXface_6/Latch1Reg[5]:D,15287
Quad_1/QuadXface_6/Latch1Reg[5]:EN,13858
Quad_1/QuadXface_6/Latch1Reg[5]:Q,
ClkCtrl_1/DLL_Lock_ShiftReg[0]:ALn,
ClkCtrl_1/DLL_Lock_ShiftReg[0]:CLK,14096
ClkCtrl_1/DLL_Lock_ShiftReg[0]:D,
ClkCtrl_1/DLL_Lock_ShiftReg[0]:Q,14096
DIO8_1/D8InputReg2[0]:CLK,
DIO8_1/D8InputReg2[0]:D,15303
DIO8_1/D8InputReg2[0]:EN,12602
DIO8_1/D8InputReg2[0]:Q,
MDTTop_1/TransducerSelect[3]:CLK,
MDTTop_1/TransducerSelect[3]:D,
MDTTop_1/TransducerSelect[3]:EN,-7344
MDTTop_1/TransducerSelect[3]:Q,
MDTTop_1/TransducerSelect[3]:SLn,-3994
Quad_1/QuadXface_1/QuadDataOut_1[6]:A,13918
Quad_1/QuadXface_1/QuadDataOut_1[6]:B,12879
Quad_1/QuadXface_1/QuadDataOut_1[6]:C,13803
Quad_1/QuadXface_1/QuadDataOut_1[6]:D,13648
Quad_1/QuadXface_1/QuadDataOut_1[6]:Y,12879
DiscID_1/DiscExpID_1/ExpansionID3_1_fast_RNIKLKE[13]:A,-12857
DiscID_1/DiscExpID_1/ExpansionID3_1_fast_RNIKLKE[13]:B,-12913
DiscID_1/DiscExpID_1/ExpansionID3_1_fast_RNIKLKE[13]:C,-12985
DiscID_1/DiscExpID_1/ExpansionID3_1_fast_RNIKLKE[13]:D,-13111
DiscID_1/DiscExpID_1/ExpansionID3_1_fast_RNIKLKE[13]:Y,-13111
MDTTop_2/State_RNO[0]:A,5969
MDTTop_2/State_RNO[0]:B,-3745
MDTTop_2/State_RNO[0]:C,4705
MDTTop_2/State_RNO[0]:D,4530
MDTTop_2/State_RNO[0]:Y,-3745
Exp_Mxd_ID_CLK_obuf/U0/U_IOPAD:D,
Exp_Mxd_ID_CLK_obuf/U0/U_IOPAD:E,
Exp_Mxd_ID_CLK_obuf/U0/U_IOPAD:PAD,
SerMemInt_1/SerialMemoryClockEnableCounter_RNO[0]:A,10842
SerMemInt_1/SerialMemoryClockEnableCounter_RNO[0]:B,14192
SerMemInt_1/SerialMemoryClockEnableCounter_RNO[0]:Y,10842
Decode_1/un3_axis0x011write_0_a2:A,
Decode_1/un3_axis0x011write_0_a2:B,
Decode_1/un3_axis0x011write_0_a2:C,
Decode_1/un3_axis0x011write_0_a2:D,
Decode_1/un3_axis0x011write_0_a2:Y,
Exp2Data_iobuf[4]/U0/U_IOENFF:A,
Exp2Data_iobuf[4]/U0/U_IOENFF:Y,
DiscID_1/DiscCtrlID_1/Count[1]:CLK,12848
DiscID_1/DiscCtrlID_1/Count[1]:D,12485
DiscID_1/DiscCtrlID_1/Count[1]:EN,14285
DiscID_1/DiscCtrlID_1/Count[1]:Q,12848
MDTTop_2/mdtSimpDataOut_1_0[3]:A,15072
MDTTop_2/mdtSimpDataOut_1_0[3]:B,
MDTTop_2/mdtSimpDataOut_1_0[3]:C,
MDTTop_2/mdtSimpDataOut_1_0[3]:Y,15072
DIO8_1/D8OutputReg3[9]:ALn,-4495
DIO8_1/D8OutputReg3[9]:CLK,12970
DIO8_1/D8OutputReg3[9]:D,
DIO8_1/D8OutputReg3[9]:EN,-8813
DIO8_1/D8OutputReg3[9]:Q,12970
Quad_1/QuadXface_5/Latch0Reg[6]:CLK,
Quad_1/QuadXface_5/Latch0Reg[6]:D,15287
Quad_1/QuadXface_5/Latch0Reg[6]:EN,13858
Quad_1/QuadXface_5/Latch0Reg[6]:Q,
Decode_1/un474_data:A,5005
Decode_1/un474_data:B,12844
Decode_1/un474_data:C,12687
Decode_1/un474_data:D,11549
Decode_1/un474_data:Y,5005
DIO8_1/d8DataOut_m2_2[11]:A,12233
DIO8_1/d8DataOut_m2_2[11]:B,11046
DIO8_1/d8DataOut_m2_2[11]:C,
DIO8_1/d8DataOut_m2_2[11]:D,
DIO8_1/d8DataOut_m2_2[11]:Y,11046
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[5]:CLK,10717
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[5]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[5]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[5]:Q,10717
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[5]:SLn,9714
Analog_1/StateMach_1/CycleCounter_RNO[1]:A,14248
Analog_1/StateMach_1/CycleCounter_RNO[1]:B,14184
Analog_1/StateMach_1/CycleCounter_RNO[1]:C,14104
Analog_1/StateMach_1/CycleCounter_RNO[1]:Y,14104
DIO8_1/D8InputReg3[2]:CLK,
DIO8_1/D8InputReg3[2]:D,15303
DIO8_1/D8InputReg3[2]:EN,13656
DIO8_1/D8InputReg3[2]:Q,
ExpModLED_1/Count[1]:CLK,10658
ExpModLED_1/Count[1]:D,11082
ExpModLED_1/Count[1]:EN,14285
ExpModLED_1/Count[1]:Q,10658
DiscID_1/DiscExpID_1/ExpansionID3_1_fast_RNIA7SE[9]:A,-12769
DiscID_1/DiscExpID_1/ExpansionID3_1_fast_RNIA7SE[9]:B,-12817
DiscID_1/DiscExpID_1/ExpansionID3_1_fast_RNIA7SE[9]:Y,-12817
DIO8_1/d8DataOut_m2s2_i_a2_i_a2:A,13875
DIO8_1/d8DataOut_m2s2_i_a2_i_a2:B,11309
DIO8_1/d8DataOut_m2s2_i_a2_i_a2:C,13747
DIO8_1/d8DataOut_m2s2_i_a2_i_a2:D,
DIO8_1/d8DataOut_m2s2_i_a2_i_a2:Y,11309
SerMemInt_1/SerialDataCounter_r[2]:A,9530
SerMemInt_1/SerialDataCounter_r[2]:B,13239
SerMemInt_1/SerialDataCounter_r[2]:Y,9530
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_3:IPC,
Quad_1/QuadXface_1/QuadLatch[14]:CLK,
Quad_1/QuadXface_1/QuadLatch[14]:D,15287
Quad_1/QuadXface_1/QuadLatch[14]:EN,12103
Quad_1/QuadXface_1/QuadLatch[14]:Q,
Quad_1/QuadXface_6/Latch1Reg[7]:CLK,
Quad_1/QuadXface_6/Latch1Reg[7]:D,15287
Quad_1/QuadXface_6/Latch1Reg[7]:EN,13858
Quad_1/QuadXface_6/Latch1Reg[7]:Q,
Quad_1/QuadXface_5/QH[1]:CLK,14263
Quad_1/QuadXface_5/QH[1]:D,15334
Quad_1/QuadXface_5/QH[1]:Q,14263
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[7]:CLK,12062
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[7]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[7]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[7]:Q,12062
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[7]:SLn,9714
ExpModLED_1/StateMachine.un2_slowenable_0_a4_i_i_a2:A,9907
ExpModLED_1/StateMachine.un2_slowenable_0_a4_i_i_a2:B,12430
ExpModLED_1/StateMachine.un2_slowenable_0_a4_i_i_a2:Y,9907
DiscID_1/DiscExpID_1/State_RNO[3]:A,14317
DiscID_1/DiscExpID_1/State_RNO[3]:B,14219
DiscID_1/DiscExpID_1/State_RNO[3]:C,13151
DiscID_1/DiscExpID_1/State_RNO[3]:D,13507
DiscID_1/DiscExpID_1/State_RNO[3]:Y,13151
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[8]:CLK,10674
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[8]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[8]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[8]:Q,10674
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[8]:SLn,9714
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_16:C,10618
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_16:IPB,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_16:IPC,10618
Quad_1/QuadXface_6/QuadCount_RNO_0[15]:A,12936
Quad_1/QuadXface_6/QuadCount_RNO_0[15]:B,9830
Quad_1/QuadXface_6/QuadCount_RNO_0[15]:Y,9830
ExpSigRoute_1/un1_expdata_0:A,
ExpSigRoute_1/un1_expdata_0:B,
ExpSigRoute_1/un1_expdata_0:C,
ExpSigRoute_1/un1_expdata_0:D,
ExpSigRoute_1/un1_expdata_0:Y,
DiscID_1/discoverIdDataOut_1[0]:A,11484
DiscID_1/discoverIdDataOut_1[0]:B,14662
DiscID_1/discoverIdDataOut_1[0]:C,14585
DiscID_1/discoverIdDataOut_1[0]:D,
DiscID_1/discoverIdDataOut_1[0]:Y,11484
Quad_1/QuadXface_3/QuadCount[0]:CLK,10574
Quad_1/QuadXface_3/QuadCount[0]:D,10936
Quad_1/QuadXface_3/QuadCount[0]:Q,10574
Quad_1/QuadXface_3/QuadCount[0]:SLn,11847
DiscID_1/discoverIdDataOut_1[6]:A,9941
DiscID_1/discoverIdDataOut_1[6]:B,14835
DiscID_1/discoverIdDataOut_1[6]:C,14758
DiscID_1/discoverIdDataOut_1[6]:D,
DiscID_1/discoverIdDataOut_1[6]:Y,9941
DIO8_1/d8DataOut_m2s2_i_a2_i_a2_1:A,13740
DIO8_1/d8DataOut_m2s2_i_a2_i_a2_1:B,13667
DIO8_1/d8DataOut_m2s2_i_a2_i_a2_1:C,11291
DIO8_1/d8DataOut_m2s2_i_a2_i_a2_1:D,13318
DIO8_1/d8DataOut_m2s2_i_a2_i_a2_1:Y,11291
SSITop_2/ShiftOn_RNI9F191:A,13969
SSITop_2/ShiftOn_RNI9F191:B,13884
SSITop_2/ShiftOn_RNI9F191:C,10706
SSITop_2/ShiftOn_RNI9F191:D,13724
SSITop_2/ShiftOn_RNI9F191:Y,10706
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_25:C,13781
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_25:IPC,13781
Quad_1/QuadXface_4/QuadCount_RNIHTV02[0]:A,13876
Quad_1/QuadXface_4/QuadCount_RNIHTV02[0]:B,10688
Quad_1/QuadXface_4/QuadCount_RNIHTV02[0]:C,13676
Quad_1/QuadXface_4/QuadCount_RNIHTV02[0]:FCI,10706
Quad_1/QuadXface_4/QuadCount_RNIHTV02[0]:FCO,10688
Quad_1/QuadXface_4/QuadCount_RNIHTV02[0]:S,10936
SerMemInt_1/StateMachine_1_sqmuxa_0_a2:A,10675
SerMemInt_1/StateMachine_1_sqmuxa_0_a2:B,14204
SerMemInt_1/StateMachine_1_sqmuxa_0_a2:Y,10675
DiscID_1/DiscExpID_1/ExpansionID2_1[14]:CLK,-13073
DiscID_1/DiscExpID_1/ExpansionID2_1[14]:D,15310
DiscID_1/DiscExpID_1/ExpansionID2_1[14]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID2_1[14]:Q,-13073
Quad_1/QuadXface_3/QL0[0]:CLK,15334
Quad_1/QuadXface_3/QL0[0]:D,9531
Quad_1/QuadXface_3/QL0[0]:Q,15334
MDTTop_2/FallingA[2]:CLK,7001
MDTTop_2/FallingA[2]:D,7001
MDTTop_2/FallingA[2]:Q,7001
Decode_1/un141_data_i_x2_0:A,12429
Decode_1/un141_data_i_x2_0:B,12246
Decode_1/un141_data_i_x2_0:Y,12246
DIO8_1/IntWrite_RNO:A,7045
DIO8_1/IntWrite_RNO:B,14211
DIO8_1/IntWrite_RNO:Y,7045
CtrlOut_2/Count_RNO[0]:A,10076
CtrlOut_2/Count_RNO[0]:B,14192
CtrlOut_2/Count_RNO[0]:Y,10076
CtrlIO_1/StartStateMachine:ALn,13503
CtrlIO_1/StartStateMachine:CLK,12969
CtrlIO_1/StartStateMachine:D,11094
CtrlIO_1/StartStateMachine:Q,12969
Analog_1/Ser2Par_1/S2P_Data_cZ[6]:A,14240
Analog_1/Ser2Par_1/S2P_Data_cZ[6]:B,10620
Analog_1/Ser2Par_1/S2P_Data_cZ[6]:C,11415
Analog_1/Ser2Par_1/S2P_Data_cZ[6]:Y,10620
DATA_iobuf[15]/U0/U_IOPAD:D,1545
DATA_iobuf[15]/U0/U_IOPAD:E,4878
DATA_iobuf[15]/U0/U_IOPAD:PAD,1545
DATA_iobuf[15]/U0/U_IOPAD:Y,
Quad_1/QuadXface_6/QuadCount[7]:CLK,10952
Quad_1/QuadXface_6/QuadCount[7]:D,10840
Quad_1/QuadXface_6/QuadCount[7]:Q,10952
Quad_1/QuadXface_6/QuadCount[7]:SLn,11847
MDTTop_2/CountRA[0]:CLK,5442
MDTTop_2/CountRA[0]:D,5930
MDTTop_2/CountRA[0]:EN,5496
MDTTop_2/CountRA[0]:Q,5442
MDTTop_2/CountRA[0]:SLn,6387
QA1_SigB_ibuf/U0/U_IOPAD:PAD,
QA1_SigB_ibuf/U0/U_IOPAD:Y,
WDT_1/IntReset[0]:ALn,
WDT_1/IntReset[0]:CLK,15335
WDT_1/IntReset[0]:Q,15335
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[6]:A,10620
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[6]:B,11656
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[6]:C,12004
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[6]:D,11699
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[6]:FCI,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[6]:Y,10620
Quad_1/QuadXface_5/QuadDataOut_1_2[12]:A,
Quad_1/QuadXface_5/QuadDataOut_1_2[12]:B,13162
Quad_1/QuadXface_5/QuadDataOut_1_2[12]:C,14279
Quad_1/QuadXface_5/QuadDataOut_1_2[12]:D,
Quad_1/QuadXface_5/QuadDataOut_1_2[12]:Y,13162
MDTTop_2/CountRA_cry[9]:B,5621
MDTTop_2/CountRA_cry[9]:FCI,5442
MDTTop_2/CountRA_cry[9]:FCO,5442
MDTTop_2/CountRA_cry[9]:S,5594
ExpModLED_1/ShiftRegister3[3]:CLK,15334
ExpModLED_1/ShiftRegister3[3]:D,9207
ExpModLED_1/ShiftRegister3[3]:EN,12691
ExpModLED_1/ShiftRegister3[3]:Q,15334
Analog_1/StateMach_1/ConversionCounter[2]:CLK,13116
Analog_1/StateMach_1/ConversionCounter[2]:D,12583
Analog_1/StateMach_1/ConversionCounter[2]:Q,13116
Analog_1/StateMach_1/ConversionCounter[2]:SLn,11847
WDT_1/FPGAProgDOut_Z[0]:CLK,
WDT_1/FPGAProgDOut_Z[0]:D,
WDT_1/FPGAProgDOut_Z[0]:EN,-4037
WDT_1/FPGAProgDOut_Z[0]:Q,
MDTTop_2/SendInterrogationPulse_RNO:A,-5975
MDTTop_2/SendInterrogationPulse_RNO:B,-3830
MDTTop_2/SendInterrogationPulse_RNO:Y,-5975
MDTTop_2/Delay[10]:CLK,3540
MDTTop_2/Delay[10]:D,5575
MDTTop_2/Delay[10]:EN,4696
MDTTop_2/Delay[10]:Q,3540
MDTTop_2/Delay[10]:SLn,6387
MDTTop_1/RisingA[1]:CLK,6241
MDTTop_1/RisingA[1]:D,
MDTTop_1/RisingA[1]:Q,6241
MDTTop_2/State[4]:CLK,3540
MDTTop_2/State[4]:D,-3745
MDTTop_2/State[4]:Q,3540
DIO8_1/D8InputReg3[5]:CLK,
DIO8_1/D8InputReg3[5]:D,15303
DIO8_1/D8InputReg3[5]:EN,13656
DIO8_1/D8InputReg3[5]:Q,
Analog_1/StateMach_1/un35_state_i_o2:A,12976
Analog_1/StateMach_1/un35_state_i_o2:B,12885
Analog_1/StateMach_1/un35_state_i_o2:C,12825
Analog_1/StateMach_1/un35_state_i_o2:Y,12825
SSITop_2/DelayCounter[14]:CLK,11685
SSITop_2/DelayCounter[14]:D,13832
SSITop_2/DelayCounter[14]:EN,9833
SSITop_2/DelayCounter[14]:Q,11685
SSITop_2/DelayCounter[14]:SLn,10722
SSITop_2/Serial2ParallelData[15]:CLK,15326
SSITop_2/Serial2ParallelData[15]:D,15326
SSITop_2/Serial2ParallelData[15]:EN,10706
SSITop_2/Serial2ParallelData[15]:Q,15326
SSITop_2/Serial2ParallelData[15]:SLn,11847
Quad_1/QuadXface_5/QuadCount_RNIOMVC8[12]:A,14088
Quad_1/QuadXface_5/QuadCount_RNIOMVC8[12]:B,10916
Quad_1/QuadXface_5/QuadCount_RNIOMVC8[12]:C,13880
Quad_1/QuadXface_5/QuadCount_RNIOMVC8[12]:FCI,10688
Quad_1/QuadXface_5/QuadCount_RNIOMVC8[12]:FCO,10688
Quad_1/QuadXface_5/QuadCount_RNIOMVC8[12]:S,10745
Quad_1/QuadXface_1/un3_capturelatch1counts_0:A,13326
Quad_1/QuadXface_1/un3_capturelatch1counts_0:B,14407
Quad_1/QuadXface_1/un3_capturelatch1counts_0:C,13059
Quad_1/QuadXface_1/un3_capturelatch1counts_0:D,12964
Quad_1/QuadXface_1/un3_capturelatch1counts_0:Y,12964
M_MUXED_ADC_CS_QA0_SIGA_iobuf/U0/U_IOOUTFF:A,
M_MUXED_ADC_CS_QA0_SIGA_iobuf/U0/U_IOOUTFF:Y,
CtrlOut_2/ShiftRegister_4[5]:A,15612
CtrlOut_2/ShiftRegister_4[5]:B,14235
CtrlOut_2/ShiftRegister_4[5]:C,12813
CtrlOut_2/ShiftRegister_4[5]:Y,12813
Quad_1/QuadXface_3/intAccumOverflow:CLK,15334
Quad_1/QuadXface_3/intAccumOverflow:EN,9651
Quad_1/QuadXface_3/intAccumOverflow:Q,15334
Quad_1/QuadXface_3/intAccumOverflow:SLn,11847
Quad_1/QuadXface_6/intHomeLat_1:A,11138
Quad_1/QuadXface_6/intHomeLat_1:B,10611
Quad_1/QuadXface_6/intHomeLat_1:C,14168
Quad_1/QuadXface_6/intHomeLat_1:Y,10611
Quad_1/QuadXface_2/QuadLatch[13]:CLK,
Quad_1/QuadXface_2/QuadLatch[13]:D,15287
Quad_1/QuadXface_2/QuadLatch[13]:EN,12103
Quad_1/QuadXface_2/QuadLatch[13]:Q,
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[3]:CLK,11709
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[3]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[3]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[3]:Q,11709
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[3]:SLn,9714
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_0_9:A,11146
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_0_9:B,11096
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_0_9:C,10999
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_0_9:D,10881
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_0_9:Y,10881
Quad_1/QuadXface_6/QuadCount[14]:CLK,9937
Quad_1/QuadXface_6/QuadCount[14]:D,10707
Quad_1/QuadXface_6/QuadCount[14]:Q,9937
Quad_1/QuadXface_6/QuadCount[14]:SLn,11847
Quad_1/QuadXface_5/QuadCount_RNITUEV7[11]:A,14085
Quad_1/QuadXface_5/QuadCount_RNITUEV7[11]:B,10897
Quad_1/QuadXface_5/QuadCount_RNITUEV7[11]:C,13863
Quad_1/QuadXface_5/QuadCount_RNITUEV7[11]:FCI,10688
Quad_1/QuadXface_5/QuadCount_RNITUEV7[11]:FCO,10688
Quad_1/QuadXface_5/QuadCount_RNITUEV7[11]:S,10764
Quad_1/QuadXface_1/QuadDataOut_1[20]:A,11642
Quad_1/QuadXface_1/QuadDataOut_1[20]:B,
Quad_1/QuadXface_1/QuadDataOut_1[20]:C,10202
Quad_1/QuadXface_1/QuadDataOut_1[20]:D,11207
Quad_1/QuadXface_1/QuadDataOut_1[20]:Y,10202
Quad_1/QuadXface_1/QuadLatch[3]:CLK,
Quad_1/QuadXface_1/QuadLatch[3]:D,15287
Quad_1/QuadXface_1/QuadLatch[3]:EN,12103
Quad_1/QuadXface_1/QuadLatch[3]:Q,
SSITop_2/Serial2ParallelData[29]:CLK,15326
SSITop_2/Serial2ParallelData[29]:D,15326
SSITop_2/Serial2ParallelData[29]:EN,10706
SSITop_2/Serial2ParallelData[29]:Q,15326
SSITop_2/Serial2ParallelData[29]:SLn,11847
CtrlOut_1/ShiftRegister[11]:CLK,14235
CtrlOut_1/ShiftRegister[11]:D,12813
CtrlOut_1/ShiftRegister[11]:EN,12700
CtrlOut_1/ShiftRegister[11]:Q,14235
CtrlIO_1/Count_RNO[1]:A,14263
CtrlIO_1/Count_RNO[1]:B,14199
CtrlIO_1/Count_RNO[1]:C,12858
CtrlIO_1/Count_RNO[1]:D,8025
CtrlIO_1/Count_RNO[1]:Y,8025
MDTTop_1/un1_discoverIdDataOut_0_iv_7_2[20]:A,5984
MDTTop_1/un1_discoverIdDataOut_0_iv_7_2[20]:B,7925
MDTTop_1/un1_discoverIdDataOut_0_iv_7_2[20]:C,11046
MDTTop_1/un1_discoverIdDataOut_0_iv_7_2[20]:Y,5984
Quad_1/QuadXface_6/QuadDataOut_1[24]:A,16066
Quad_1/QuadXface_6/QuadDataOut_1[24]:B,16183
Quad_1/QuadXface_6/QuadDataOut_1[24]:C,16288
Quad_1/QuadXface_6/QuadDataOut_1[24]:D,13439
Quad_1/QuadXface_6/QuadDataOut_1[24]:Y,13439
Quad_1/QuadXface_2/intLatch0Lat:CLK,-3806
Quad_1/QuadXface_2/intLatch0Lat:D,11082
Quad_1/QuadXface_2/intLatch0Lat:Q,-3806
Quad_1/QuadXface_2/intLatch0Lat:SLn,11847
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[7]:CLK,11757
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[7]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[7]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[7]:Q,11757
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[7]:SLn,9714
DIO8_1/d8DataOut_m5_1_0_wmux_0[6]:A,12709
DIO8_1/d8DataOut_m5_1_0_wmux_0[6]:B,13764
DIO8_1/d8DataOut_m5_1_0_wmux_0[6]:C,
DIO8_1/d8DataOut_m5_1_0_wmux_0[6]:D,
DIO8_1/d8DataOut_m5_1_0_wmux_0[6]:FCI,
DIO8_1/d8DataOut_m5_1_0_wmux_0[6]:Y,12709
Quad_1/QuadXface_4/QuadCount_RNIKB5FA[9]:A,14047
Quad_1/QuadXface_4/QuadCount_RNIKB5FA[9]:B,10859
Quad_1/QuadXface_4/QuadCount_RNIKB5FA[9]:C,13829
Quad_1/QuadXface_4/QuadCount_RNIKB5FA[9]:FCI,10688
Quad_1/QuadXface_4/QuadCount_RNIKB5FA[9]:FCO,10688
Quad_1/QuadXface_4/QuadCount_RNIKB5FA[9]:S,10802
Quad_1/QuadXface_3/Latch1ArmedState[2]:CLK,13470
Quad_1/QuadXface_3/Latch1ArmedState[2]:D,-10978
Quad_1/QuadXface_3/Latch1ArmedState[2]:Q,13470
MDTTop_2/MDTPosition_1_cry_5:B,5507
MDTTop_2/MDTPosition_1_cry_5:FCI,5442
MDTTop_2/MDTPosition_1_cry_5:FCO,5442
MDTTop_2/MDTPosition_1_cry_5:S,5693
Quad_1/QuadXface_4/PostCount:CLK,-2707
Quad_1/QuadXface_4/PostCount:D,14235
Quad_1/QuadXface_4/PostCount:EN,12128
Quad_1/QuadXface_4/PostCount:Q,-2707
Quad_1/QuadXface_1/Latch1Reg[8]:CLK,
Quad_1/QuadXface_1/Latch1Reg[8]:D,15287
Quad_1/QuadXface_1/Latch1Reg[8]:EN,13858
Quad_1/QuadXface_1/Latch1Reg[8]:Q,
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[15]:CLK,11707
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[15]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[15]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[15]:Q,11707
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[15]:SLn,9714
Quad_1/QuadXface_5/un1_registrationx_1[0]:A,15604
Quad_1/QuadXface_5/un1_registrationx_1[0]:B,
Quad_1/QuadXface_5/un1_registrationx_1[0]:C,
Quad_1/QuadXface_5/un1_registrationx_1[0]:Y,15604
Quad_1/QuadXface_3/Latch1ArmedState[1]:CLK,13406
Quad_1/QuadXface_3/Latch1ArmedState[1]:D,-10978
Quad_1/QuadXface_3/Latch1ArmedState[1]:Q,13406
M_IO_CLK_obuf/U0/U_IOPAD:D,
M_IO_CLK_obuf/U0/U_IOPAD:E,
M_IO_CLK_obuf/U0/U_IOPAD:PAD,
DiscID_1/DiscExpID_1/ExpansionID0_1_RNI4U921[10]:A,-10885
DiscID_1/DiscExpID_1/ExpansionID0_1_RNI4U921[10]:B,-10935
DiscID_1/DiscExpID_1/ExpansionID0_1_RNI4U921[10]:C,-12128
DiscID_1/DiscExpID_1/ExpansionID0_1_RNI4U921[10]:D,-12267
DiscID_1/DiscExpID_1/ExpansionID0_1_RNI4U921[10]:Y,-12267
DIO8_1/d8DataOut_m6_cZ[31]:A,14568
DIO8_1/d8DataOut_m6_cZ[31]:B,13410
DIO8_1/d8DataOut_m6_cZ[31]:C,11017
DIO8_1/d8DataOut_m6_cZ[31]:D,
DIO8_1/d8DataOut_m6_cZ[31]:Y,11017
MDTTop_1/un1_discoverIdDataOut_0_iv_2[19]:A,12790
MDTTop_1/un1_discoverIdDataOut_0_iv_2[19]:B,4758
MDTTop_1/un1_discoverIdDataOut_0_iv_2[19]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_2[19]:D,12170
MDTTop_1/un1_discoverIdDataOut_0_iv_2[19]:Y,4758
SSITop_1/un152_data:A,16027
SSITop_1/un152_data:B,13844
SSITop_1/un152_data:C,15983
SSITop_1/un152_data:D,15964
SSITop_1/un152_data:Y,13844
Analog_1/StateMach_1/State_srsts_0_i_o3_0_o2[0]:A,6418
Analog_1/StateMach_1/State_srsts_0_i_o3_0_o2[0]:B,8484
Analog_1/StateMach_1/State_srsts_0_i_o3_0_o2[0]:Y,6418
SerMemInt_1/StateMachine[8]:CLK,11940
SerMemInt_1/StateMachine[8]:D,-992
SerMemInt_1/StateMachine[8]:EN,12028
SerMemInt_1/StateMachine[8]:Q,11940
SerMemInt_1/StateMachine[8]:SLn,12887
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_10:B,13838
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_10:C,13856
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_10:IPB,13838
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_10:IPC,13856
Quad_1/QuadXface_4/IllegalTransitionLat_RNO_0:A,13123
Quad_1/QuadXface_4/IllegalTransitionLat_RNO_0:B,13032
Quad_1/QuadXface_4/IllegalTransitionLat_RNO_0:C,12963
Quad_1/QuadXface_4/IllegalTransitionLat_RNO_0:D,12835
Quad_1/QuadXface_4/IllegalTransitionLat_RNO_0:Y,12835
DIO8_1/D8OutputReg3[14]:ALn,-4495
DIO8_1/D8OutputReg3[14]:CLK,12970
DIO8_1/D8OutputReg3[14]:D,
DIO8_1/D8OutputReg3[14]:EN,-8813
DIO8_1/D8OutputReg3[14]:Q,12970
DIO8_1/d8DataOut_m6_cZ[15]:A,14477
DIO8_1/d8DataOut_m6_cZ[15]:B,13319
DIO8_1/d8DataOut_m6_cZ[15]:C,10926
DIO8_1/d8DataOut_m6_cZ[15]:D,
DIO8_1/d8DataOut_m6_cZ[15]:Y,10926
MDTTop_1/MDTPosition_1_cry_11:B,5621
MDTTop_1/MDTPosition_1_cry_11:FCI,5442
MDTTop_1/MDTPosition_1_cry_11:FCO,5442
MDTTop_1/MDTPosition_1_cry_11:S,5591
DATA_iobuf[19]/U0/U_IOPAD:D,1391
DATA_iobuf[19]/U0/U_IOPAD:E,4878
DATA_iobuf[19]/U0/U_IOPAD:PAD,1391
DATA_iobuf[19]/U0/U_IOPAD:Y,
CtrlOut_2/DataBuffer[3]:ALn,-4495
CtrlOut_2/DataBuffer[3]:CLK,15612
CtrlOut_2/DataBuffer[3]:D,
CtrlOut_2/DataBuffer[3]:EN,
CtrlOut_2/DataBuffer[3]:Q,15612
Quad_1/QuadXface_3/HomeReg[9]:CLK,
Quad_1/QuadXface_3/HomeReg[9]:D,15287
Quad_1/QuadXface_3/HomeReg[9]:EN,15120
Quad_1/QuadXface_3/HomeReg[9]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[11]:A,11701
MDTTop_1/un1_discoverIdDataOut_0_iv_4[11]:B,13966
MDTTop_1/un1_discoverIdDataOut_0_iv_4[11]:C,10061
MDTTop_1/un1_discoverIdDataOut_0_iv_4[11]:D,11046
MDTTop_1/un1_discoverIdDataOut_0_iv_4[11]:Y,10061
DiscID_1/DiscCtrlID_1/ControlID_1[12]:ALn,13503
DiscID_1/DiscCtrlID_1/ControlID_1[12]:CLK,-9731
DiscID_1/DiscCtrlID_1/ControlID_1[12]:D,15318
DiscID_1/DiscCtrlID_1/ControlID_1[12]:EN,13595
DiscID_1/DiscCtrlID_1/ControlID_1[12]:Q,-9731
SerMemInt_1/StateMachine[10]:CLK,9359
SerMemInt_1/StateMachine[10]:D,9387
SerMemInt_1/StateMachine[10]:EN,12028
SerMemInt_1/StateMachine[10]:Q,9359
SerMemInt_1/StateMachine[10]:SLn,12887
Analog_1/DataBuf_1/DataOut[12]:A,
Analog_1/DataBuf_1/DataOut[12]:B,
Analog_1/DataBuf_1/DataOut[12]:C,
Analog_1/DataBuf_1/DataOut[12]:Y,
Exp2Data_obuft[5]/U0/U_IOOUTFF:A,
Exp2Data_obuft[5]/U0/U_IOOUTFF:Y,
DiscID_1/DiscCtrlID_1/Count_RNO[0]:A,12739
DiscID_1/DiscCtrlID_1/Count_RNO[0]:B,14199
DiscID_1/DiscCtrlID_1/Count_RNO[0]:C,13031
DiscID_1/DiscCtrlID_1/Count_RNO[0]:Y,12739
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[3]:A,10631
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[3]:B,11678
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[3]:C,12014
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[3]:D,11709
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[3]:FCI,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[3]:Y,10631
MDTTop_1/un1_discoverIdDataOut_0_iv_5_RNO[30]:A,7286
MDTTop_1/un1_discoverIdDataOut_0_iv_5_RNO[30]:B,15256
MDTTop_1/un1_discoverIdDataOut_0_iv_5_RNO[30]:C,10580
MDTTop_1/un1_discoverIdDataOut_0_iv_5_RNO[30]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_5_RNO[30]:Y,7286
MDTTop_1/un1_discoverIdDataOut_0_iv_7_1[20]:A,4570
MDTTop_1/un1_discoverIdDataOut_0_iv_7_1[20]:B,10202
MDTTop_1/un1_discoverIdDataOut_0_iv_7_1[20]:C,161
MDTTop_1/un1_discoverIdDataOut_0_iv_7_1[20]:Y,161
MDTTop_1/un1_discoverIdDataOut_0_iv_3[9]:A,10830
MDTTop_1/un1_discoverIdDataOut_0_iv_3[9]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_3[9]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_3[9]:D,8451
MDTTop_1/un1_discoverIdDataOut_0_iv_3[9]:Y,8451
ExpModLED_1/expLedDataOut_3[1]:A,14353
ExpModLED_1/expLedDataOut_3[1]:B,14218
ExpModLED_1/expLedDataOut_3[1]:C,
ExpModLED_1/expLedDataOut_3[1]:D,15081
ExpModLED_1/expLedDataOut_3[1]:Y,14218
WDT_1/PUReg_s[2]:A,14326
WDT_1/PUReg_s[2]:B,14143
WDT_1/PUReg_s[2]:C,-3956
WDT_1/PUReg_s[2]:D,
WDT_1/PUReg_s[2]:Y,-3956
Quad_1/QuadXface_5/Latch0ArmedState[2]:CLK,13470
Quad_1/QuadXface_5/Latch0ArmedState[2]:D,-8429
Quad_1/QuadXface_5/Latch0ArmedState[2]:Q,13470
DIO8_1/d8DataOut_m2[31]:A,13270
DIO8_1/d8DataOut_m2[31]:B,12212
DIO8_1/d8DataOut_m2[31]:C,11017
DIO8_1/d8DataOut_m2[31]:D,
DIO8_1/d8DataOut_m2[31]:Y,11017
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[7]:CLK,13259
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[7]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[7]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[7]:Q,13259
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[7]:SLn,9714
MDTTop_1/un1_discoverIdDataOut_0_iv_6[14]:A,11581
MDTTop_1/un1_discoverIdDataOut_0_iv_6[14]:B,13846
MDTTop_1/un1_discoverIdDataOut_0_iv_6[14]:C,9941
MDTTop_1/un1_discoverIdDataOut_0_iv_6[14]:D,10926
MDTTop_1/un1_discoverIdDataOut_0_iv_6[14]:Y,9941
Quad_1/QuadXface_6/Latch1InSel:CLK,15604
Quad_1/QuadXface_6/Latch1InSel:D,
Quad_1/QuadXface_6/Latch1InSel:EN,-7429
Quad_1/QuadXface_6/Latch1InSel:Q,15604
ExpModLED_1/StateMachine.ShiftEnable_3_iv_0_0_a2_0:A,13200
ExpModLED_1/StateMachine.ShiftEnable_3_iv_0_0_a2_0:B,13203
ExpModLED_1/StateMachine.ShiftEnable_3_iv_0_0_a2_0:C,13113
ExpModLED_1/StateMachine.ShiftEnable_3_iv_0_0_a2_0:Y,13113
SerMemInt_1/SerialDataOutputMux[5]:A,14263
SerMemInt_1/SerialDataOutputMux[5]:B,6221
SerMemInt_1/SerialDataOutputMux[5]:C,5063
SerMemInt_1/SerialDataOutputMux[5]:D,12862
SerMemInt_1/SerialDataOutputMux[5]:Y,5063
SerMemInt_1/LoadMemAddr_RNO_1:A,8706
SerMemInt_1/LoadMemAddr_RNO_1:B,9977
SerMemInt_1/LoadMemAddr_RNO_1:Y,8706
Quad_1/QuadXface_2/QuadDataOut_1_2[15]:A,12939
Quad_1/QuadXface_2/QuadDataOut_1_2[15]:B,12867
Quad_1/QuadXface_2/QuadDataOut_1_2[15]:C,13021
Quad_1/QuadXface_2/QuadDataOut_1_2[15]:D,
Quad_1/QuadXface_2/QuadDataOut_1_2[15]:Y,12867
MDTTop_1/MDTPosition[17]:CLK,
MDTTop_1/MDTPosition[17]:D,5480
MDTTop_1/MDTPosition[17]:EN,5602
MDTTop_1/MDTPosition[17]:Q,
CtrlOut_2/StateMachine.M_OUT_CONTROL_3_iv_i:A,14240
CtrlOut_2/StateMachine.M_OUT_CONTROL_3_iv_i:B,14196
CtrlOut_2/StateMachine.M_OUT_CONTROL_3_iv_i:C,14176
CtrlOut_2/StateMachine.M_OUT_CONTROL_3_iv_i:D,12699
CtrlOut_2/StateMachine.M_OUT_CONTROL_3_iv_i:Y,12699
Quad_1/QuadXface_1/Latch0ArmedState_1[1]:A,-11156
Quad_1/QuadXface_1/Latch0ArmedState_1[1]:B,-3806
Quad_1/QuadXface_1/Latch0ArmedState_1[1]:C,14180
Quad_1/QuadXface_1/Latch0ArmedState_1[1]:D,
Quad_1/QuadXface_1/Latch0ArmedState_1[1]:Y,-11156
Analog_1/Ser2Par_1/S2P_Data_cZ[0]:A,14266
Analog_1/Ser2Par_1/S2P_Data_cZ[0]:B,10646
Analog_1/Ser2Par_1/S2P_Data_cZ[0]:C,11432
Analog_1/Ser2Par_1/S2P_Data_cZ[0]:Y,10646
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_13:C,10532
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_13:IPB,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_13:IPC,10532
DiscID_1/DiscExpID_1/ExpansionID2_1[12]:CLK,-11772
DiscID_1/DiscExpID_1/ExpansionID2_1[12]:D,15310
DiscID_1/DiscExpID_1/ExpansionID2_1[12]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID2_1[12]:Q,-11772
MDTTop_1/un1_discoverIdDataOut_0_iv_11[3]:A,15216
MDTTop_1/un1_discoverIdDataOut_0_iv_11[3]:B,11273
MDTTop_1/un1_discoverIdDataOut_0_iv_11[3]:C,11701
MDTTop_1/un1_discoverIdDataOut_0_iv_11[3]:D,6567
MDTTop_1/un1_discoverIdDataOut_0_iv_11[3]:Y,6567
SSITop_1/DelayCntEn_RNI05NE:A,12489
SSITop_1/DelayCntEn_RNI05NE:B,12908
SSITop_1/DelayCntEn_RNI05NE:Y,12489
Quad_1/QuadXface_3/QuadDataOut_1_5:A,13034
Quad_1/QuadXface_3/QuadDataOut_1_5:B,12807
Quad_1/QuadXface_3/QuadDataOut_1_5:C,
Quad_1/QuadXface_3/QuadDataOut_1_5:Y,12807
Quad_1/QuadXface_2/HomeReg[8]:CLK,
Quad_1/QuadXface_2/HomeReg[8]:D,15287
Quad_1/QuadXface_2/HomeReg[8]:EN,15120
Quad_1/QuadXface_2/HomeReg[8]:Q,
Quad_1/QuadXface_5/QuadDataOut_1_m2[1]:A,13912
Quad_1/QuadXface_5/QuadDataOut_1_m2[1]:B,13714
Quad_1/QuadXface_5/QuadDataOut_1_m2[1]:C,12531
Quad_1/QuadXface_5/QuadDataOut_1_m2[1]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2[1]:Y,12531
Quad_1/QuadXface_1/LatchedDec_1_0:A,-3565
Quad_1/QuadXface_1/LatchedDec_1_0:B,-3629
Quad_1/QuadXface_1/LatchedDec_1_0:C,14161
Quad_1/QuadXface_1/LatchedDec_1_0:D,-2707
Quad_1/QuadXface_1/LatchedDec_1_0:Y,-3629
SSITop_1/CycleCounter[3]:CLK,12889
SSITop_1/CycleCounter[3]:D,12802
SSITop_1/CycleCounter[3]:EN,13853
SSITop_1/CycleCounter[3]:Q,12889
Quad_1/QuadXface_5/QuadDataOut_1_m2[0]:A,13643
Quad_1/QuadXface_5/QuadDataOut_1_m2[0]:B,13369
Quad_1/QuadXface_5/QuadDataOut_1_m2[0]:C,12205
Quad_1/QuadXface_5/QuadDataOut_1_m2[0]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2[0]:Y,12205
DiscID_1/DiscExpID_1/ExpansionID2_1[7]:CLK,15326
DiscID_1/DiscExpID_1/ExpansionID2_1[7]:D,15318
DiscID_1/DiscExpID_1/ExpansionID2_1[7]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID2_1[7]:Q,15326
CtrlIO_1/Axis0EnFlt0:ALn,-4495
CtrlIO_1/Axis0EnFlt0:CLK,15596
CtrlIO_1/Axis0EnFlt0:D,
CtrlIO_1/Axis0EnFlt0:EN,
CtrlIO_1/Axis0EnFlt0:Q,15596
ExpSigRoute_3/un5_serialmemorydatain_0_a2_RNI68IP3:A,6094
ExpSigRoute_3/un5_serialmemorydatain_0_a2_RNI68IP3:B,-788
ExpSigRoute_3/un5_serialmemorydatain_0_a2_RNI68IP3:C,
ExpSigRoute_3/un5_serialmemorydatain_0_a2_RNI68IP3:D,139
ExpSigRoute_3/un5_serialmemorydatain_0_a2_RNI68IP3:Y,-788
DiscID_1/discoverIdDataOut_1_m2_2[14]:A,11657
DiscID_1/discoverIdDataOut_1_m2_2[14]:B,9941
DiscID_1/discoverIdDataOut_1_m2_2[14]:C,
DiscID_1/discoverIdDataOut_1_m2_2[14]:D,
DiscID_1/discoverIdDataOut_1_m2_2[14]:Y,9941
CtrlOut_1/ShiftRegister_4[3]:A,15612
CtrlOut_1/ShiftRegister_4[3]:B,14235
CtrlOut_1/ShiftRegister_4[3]:C,12813
CtrlOut_1/ShiftRegister_4[3]:Y,12813
Quad_1/QuadXface_5/HomeReg[11]:CLK,
Quad_1/QuadXface_5/HomeReg[11]:D,15287
Quad_1/QuadXface_5/HomeReg[11]:EN,15120
Quad_1/QuadXface_5/HomeReg[11]:Q,
DIO8_1/IntDout_3_1_0_wmux[23]:A,10827
DIO8_1/IntDout_3_1_0_wmux[23]:B,10501
DIO8_1/IntDout_3_1_0_wmux[23]:C,12291
DIO8_1/IntDout_3_1_0_wmux[23]:D,11986
DIO8_1/IntDout_3_1_0_wmux[23]:FCO,
DIO8_1/IntDout_3_1_0_wmux[23]:Y,10501
DIO8_1/D8OutputReg0[31]:ALn,-4495
DIO8_1/D8OutputReg0[31]:CLK,12291
DIO8_1/D8OutputReg0[31]:D,
DIO8_1/D8OutputReg0[31]:EN,-9145
DIO8_1/D8OutputReg0[31]:Q,12291
WDT_1/Res_OS_RNI1BN01:A,14067
WDT_1/Res_OS_RNI1BN01:B,-4023
WDT_1/Res_OS_RNI1BN01:C,
WDT_1/Res_OS_RNI1BN01:Y,-4023
DiscID_1/DiscCtrlID_1/ControlID_1[15]:ALn,13503
DiscID_1/DiscCtrlID_1/ControlID_1[15]:CLK,-9582
DiscID_1/DiscCtrlID_1/ControlID_1[15]:D,
DiscID_1/DiscCtrlID_1/ControlID_1[15]:EN,13595
DiscID_1/DiscCtrlID_1/ControlID_1[15]:Q,-9582
DIO8_1/d8DataOut_m2[17]:A,13298
DIO8_1/d8DataOut_m2[17]:B,12240
DIO8_1/d8DataOut_m2[17]:C,11045
DIO8_1/d8DataOut_m2[17]:D,
DIO8_1/d8DataOut_m2[17]:Y,11045
Quad_1/QuadXface_2/QuadLatch[4]:CLK,
Quad_1/QuadXface_2/QuadLatch[4]:D,15287
Quad_1/QuadXface_2/QuadLatch[4]:EN,12103
Quad_1/QuadXface_2/QuadLatch[4]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[13]:A,11988
MDTTop_1/un1_discoverIdDataOut_0_iv_4[13]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[13]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[13]:D,7136
MDTTop_1/un1_discoverIdDataOut_0_iv_4[13]:Y,7136
ExpModLED_1/ShiftRegister3_3_i_m2_2[1]:A,14485
ExpModLED_1/ShiftRegister3_3_i_m2_2[1]:B,14402
ExpModLED_1/ShiftRegister3_3_i_m2_2[1]:C,11669
ExpModLED_1/ShiftRegister3_3_i_m2_2[1]:D,9207
ExpModLED_1/ShiftRegister3_3_i_m2_2[1]:Y,9207
DiscID_1/DiscExpID_1/ShiftComplete:CLK,13055
DiscID_1/DiscExpID_1/ShiftComplete:D,12567
DiscID_1/DiscExpID_1/ShiftComplete:Q,13055
WDT_1/WDTCounter_cry[12]:B,13765
WDT_1/WDTCounter_cry[12]:C,13886
WDT_1/WDTCounter_cry[12]:D,14911
WDT_1/WDTCounter_cry[12]:FCI,13518
WDT_1/WDTCounter_cry[12]:FCO,13518
WDT_1/WDTCounter_cry[12]:S,13689
Quad_1/QuadXface_5/QuadDataOut_1_m3[15]:A,10332
Quad_1/QuadXface_5/QuadDataOut_1_m3[15]:B,12671
Quad_1/QuadXface_5/QuadDataOut_1_m3[15]:C,11292
Quad_1/QuadXface_5/QuadDataOut_1_m3[15]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m3[15]:Y,10332
MDTTop_1/RisingACountEnablePipe_RNO:A,4667
MDTTop_1/RisingACountEnablePipe_RNO:B,5859
MDTTop_1/RisingACountEnablePipe_RNO:Y,4667
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[10]:A,13731
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[10]:B,13787
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[10]:C,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[10]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[10]:Y,13731
Quad_1/QuadXface_6/Latch1ArmedState_1[0]:A,-8429
Quad_1/QuadXface_6/Latch1ArmedState_1[0]:B,-3806
Quad_1/QuadXface_6/Latch1ArmedState_1[0]:C,14188
Quad_1/QuadXface_6/Latch1ArmedState_1[0]:D,
Quad_1/QuadXface_6/Latch1ArmedState_1[0]:Y,-8429
Quad_1/QuadXface_3/LatchedDec_1_0_x2:A,-3482
Quad_1/QuadXface_3/LatchedDec_1_0_x2:B,-3565
Quad_1/QuadXface_3/LatchedDec_1_0_x2:Y,-3565
ExpModLED_1/ShiftRegister2_3_i_m2_2[1]:A,14485
ExpModLED_1/ShiftRegister2_3_i_m2_2[1]:B,14402
ExpModLED_1/ShiftRegister2_3_i_m2_2[1]:C,11669
ExpModLED_1/ShiftRegister2_3_i_m2_2[1]:D,9180
ExpModLED_1/ShiftRegister2_3_i_m2_2[1]:Y,9180
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[5]:CLK,12056
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[5]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[5]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[5]:Q,12056
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[5]:SLn,9714
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[10]:A,10532
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[10]:B,11579
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[10]:C,11938
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[10]:D,11633
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[10]:FCI,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[10]:Y,10532
MDTTop_2/CountRA_cry[10]:B,5640
MDTTop_2/CountRA_cry[10]:FCI,5442
MDTTop_2/CountRA_cry[10]:FCO,5442
MDTTop_2/CountRA_cry[10]:S,5575
MDTTop_1/RetPulseDelayEnable:CLK,4696
MDTTop_1/RetPulseDelayEnable:D,3440
MDTTop_1/RetPulseDelayEnable:EN,-3830
MDTTop_1/RetPulseDelayEnable:Q,4696
MDTTop_1/RetPulseDelayEnable:SLn,-2980
DIO8_1/D8OutputReg0[27]:ALn,-4495
DIO8_1/D8OutputReg0[27]:CLK,12291
DIO8_1/D8OutputReg0[27]:D,
DIO8_1/D8OutputReg0[27]:EN,-9145
DIO8_1/D8OutputReg0[27]:Q,12291
Quad_1/QuadXface_4/QuadLatch[3]:CLK,
Quad_1/QuadXface_4/QuadLatch[3]:D,15287
Quad_1/QuadXface_4/QuadLatch[3]:EN,12103
Quad_1/QuadXface_4/QuadLatch[3]:Q,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[0]:A,13455
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[0]:B,13455
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[0]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[0]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[0]:Y,13455
DIO8_1/D8OutputReg1[2]:ALn,-4495
DIO8_1/D8OutputReg1[2]:CLK,11880
DIO8_1/D8OutputReg1[2]:D,
DIO8_1/D8OutputReg1[2]:EN,-8821
DIO8_1/D8OutputReg1[2]:Q,11880
Quad_1/QuadXface_4/Latch1Reg[15]:CLK,
Quad_1/QuadXface_4/Latch1Reg[15]:D,15287
Quad_1/QuadXface_4/Latch1Reg[15]:EN,13858
Quad_1/QuadXface_4/Latch1Reg[15]:Q,
Quad_1/QuadXface_4/Latch0Reg[9]:CLK,
Quad_1/QuadXface_4/Latch0Reg[9]:D,15287
Quad_1/QuadXface_4/Latch0Reg[9]:EN,13858
Quad_1/QuadXface_4/Latch0Reg[9]:Q,
DiscID_1/DiscExpID_1/ExpansionID2_1[2]:CLK,10670
DiscID_1/DiscExpID_1/ExpansionID2_1[2]:D,15318
DiscID_1/DiscExpID_1/ExpansionID2_1[2]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID2_1[2]:Q,10670
Quad_1/QuadXface_2/QL0[2]:CLK,14215
Quad_1/QuadXface_2/QL0[2]:D,15318
Quad_1/QuadXface_2/QL0[2]:Q,14215
M_MUXED_ADC_CS_QA0_SIGA_iobuf/U0/U_IOENFF:A,
M_MUXED_ADC_CS_QA0_SIGA_iobuf/U0/U_IOENFF:Y,
MDTTop_2/MDTPosition_Z[14]:CLK,
MDTTop_2/MDTPosition_Z[14]:D,5537
MDTTop_2/MDTPosition_Z[14]:EN,5602
MDTTop_2/MDTPosition_Z[14]:Q,
SerMemInt_1/intSerialMemoryClock_r:A,14209
SerMemInt_1/intSerialMemoryClock_r:B,13705
SerMemInt_1/intSerialMemoryClock_r:C,13151
SerMemInt_1/intSerialMemoryClock_r:D,11605
SerMemInt_1/intSerialMemoryClock_r:Y,11605
DIO8_1/D8OutputReg1[23]:ALn,-4495
DIO8_1/D8OutputReg1[23]:CLK,11986
DIO8_1/D8OutputReg1[23]:D,
DIO8_1/D8OutputReg1[23]:EN,-8821
DIO8_1/D8OutputReg1[23]:Q,11986
Quad_1/QuadXface_6/QuadDataOut_1_m2[5]:A,13862
Quad_1/QuadXface_6/QuadDataOut_1_m2[5]:B,13842
Quad_1/QuadXface_6/QuadDataOut_1_m2[5]:C,12659
Quad_1/QuadXface_6/QuadDataOut_1_m2[5]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2[5]:Y,12659
Quad_1/QuadXface_3/QuadLatch[3]:CLK,
Quad_1/QuadXface_3/QuadLatch[3]:D,15287
Quad_1/QuadXface_3/QuadLatch[3]:EN,12103
Quad_1/QuadXface_3/QuadLatch[3]:Q,
DIO8_1/un1_IntDout_iv_0[11]:A,13193
DIO8_1/un1_IntDout_iv_0[11]:B,13079
DIO8_1/un1_IntDout_iv_0[11]:C,10501
DIO8_1/un1_IntDout_iv_0[11]:D,10395
DIO8_1/un1_IntDout_iv_0[11]:Y,10395
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_0:CLK,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_0:IPCLKn,
Quad_1/QuadXface_5/QuadDataOut_1_ss3_0:A,11497
Quad_1/QuadXface_5/QuadDataOut_1_ss3_0:B,10332
Quad_1/QuadXface_5/QuadDataOut_1_ss3_0:C,11352
Quad_1/QuadXface_5/QuadDataOut_1_ss3_0:Y,10332
DIO8_1/d8DataOut_m5_1_0_wmux[2]:A,12756
DIO8_1/d8DataOut_m5_1_0_wmux[2]:B,12656
DIO8_1/d8DataOut_m5_1_0_wmux[2]:C,
DIO8_1/d8DataOut_m5_1_0_wmux[2]:D,
DIO8_1/d8DataOut_m5_1_0_wmux[2]:FCO,
DIO8_1/d8DataOut_m5_1_0_wmux[2]:Y,12656
MDTTop_2/Delay_cry[7]:B,5689
MDTTop_2/Delay_cry[7]:FCI,5556
MDTTop_2/Delay_cry[7]:FCO,5556
MDTTop_2/Delay_cry[7]:S,5632
Quad_1/QuadXface_2/QuadDataOut_1_10:A,13021
Quad_1/QuadXface_2/QuadDataOut_1_10:B,
Quad_1/QuadXface_2/QuadDataOut_1_10:Y,13021
H1_CLKWR_ibuf_RNI0GE3/U0:An,
H1_CLKWR_ibuf_RNI0GE3/U0:YNn,
Decode_1/un1_CPUConfigRead:A,13925
Decode_1/un1_CPUConfigRead:B,16008
Decode_1/un1_CPUConfigRead:C,16117
Decode_1/un1_CPUConfigRead:Y,13925
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[1]:CLK,11990
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[1]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[1]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[1]:Q,11990
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[1]:SLn,9714
Analog_1/DataBuf_1/S2P_Addr_Z[2]:CLK,11665
Analog_1/DataBuf_1/S2P_Addr_Z[2]:D,10869
Analog_1/DataBuf_1/S2P_Addr_Z[2]:Q,11665
Quad_1/QuadXface_2/QuadDataOut_1_m4[12]:A,
Quad_1/QuadXface_2/QuadDataOut_1_m4[12]:B,12797
Quad_1/QuadXface_2/QuadDataOut_1_m4[12]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m4[12]:Y,12797
Quad_1/QuadXface_2/Latch0ArmedState_1[0]:A,-11110
Quad_1/QuadXface_2/Latch0ArmedState_1[0]:B,-3806
Quad_1/QuadXface_2/Latch0ArmedState_1[0]:C,14188
Quad_1/QuadXface_2/Latch0ArmedState_1[0]:D,
Quad_1/QuadXface_2/Latch0ArmedState_1[0]:Y,-11110
MDTTop_1/un1_discoverIdDataOut_0_iv_8_1_RNO[28]:A,5005
MDTTop_1/un1_discoverIdDataOut_0_iv_8_1_RNO[28]:B,11440
MDTTop_1/un1_discoverIdDataOut_0_iv_8_1_RNO[28]:C,11086
MDTTop_1/un1_discoverIdDataOut_0_iv_8_1_RNO[28]:D,11478
MDTTop_1/un1_discoverIdDataOut_0_iv_8_1_RNO[28]:Y,5005
Exp0Data_obuft[5]/U0/U_IOOUTFF:A,
Exp0Data_obuft[5]/U0/U_IOOUTFF:Y,
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[11]:A,
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[11]:B,13977
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[11]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[11]:Y,13977
MDTTop_2/intDataValid:CLK,4787
MDTTop_2/intDataValid:D,5666
MDTTop_2/intDataValid:Q,4787
MDTTop_1/RisingACountEnableLatch:CLK,2524
MDTTop_1/RisingACountEnableLatch:D,5820
MDTTop_1/RisingACountEnableLatch:Q,2524
Quad_1/QuadXface_4/QuadDataOut_1_m4[6]:A,
Quad_1/QuadXface_4/QuadDataOut_1_m4[6]:B,13684
Quad_1/QuadXface_4/QuadDataOut_1_m4[6]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m4[6]:Y,13684
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[4]:A,3796
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[4]:B,9209
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[4]:C,8221
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[4]:D,4614
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[4]:Y,3796
DATA_iobuf[24]/U0/U_IOOUTFF:A,161
DATA_iobuf[24]/U0/U_IOOUTFF:Y,161
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[12]:CLK,-12256
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[12]:D,15310
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[12]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[12]:Q,-12256
DIO8_1/d8DataOut_ss3_0_a2:A,14151
DIO8_1/d8DataOut_ss3_0_a2:B,14161
DIO8_1/d8DataOut_ss3_0_a2:C,11520
DIO8_1/d8DataOut_ss3_0_a2:D,15017
DIO8_1/d8DataOut_ss3_0_a2:Y,11520
MDTTop_1/un1_discoverIdDataOut_iv_14_RNO_1[1]:A,3705
MDTTop_1/un1_discoverIdDataOut_iv_14_RNO_1[1]:B,
MDTTop_1/un1_discoverIdDataOut_iv_14_RNO_1[1]:C,
MDTTop_1/un1_discoverIdDataOut_iv_14_RNO_1[1]:D,
MDTTop_1/un1_discoverIdDataOut_iv_14_RNO_1[1]:Y,3705
DIO8_1/D8OutputReg2[19]:ALn,-4495
DIO8_1/D8OutputReg2[19]:CLK,13350
DIO8_1/D8OutputReg2[19]:D,
DIO8_1/D8OutputReg2[19]:EN,-9175
DIO8_1/D8OutputReg2[19]:Q,13350
Quad_1/QuadXface_2/RisingHome:CLK,12225
Quad_1/QuadXface_2/RisingHome:D,14215
Quad_1/QuadXface_2/RisingHome:Q,12225
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_28:IPENn,
ExpSigRoute_3/ExpQ1_FaultA_i:A,9548
ExpSigRoute_3/ExpQ1_FaultA_i:B,
ExpSigRoute_3/ExpQ1_FaultA_i:Y,9548
Analog_1/un18_anlgdata_0_a2_3:A,13535
Analog_1/un18_anlgdata_0_a2_3:B,13425
Analog_1/un18_anlgdata_0_a2_3:C,-10910
Analog_1/un18_anlgdata_0_a2_3:D,12246
Analog_1/un18_anlgdata_0_a2_3:Y,-10910
SSITop_1/DelayCounter_cry[11]:B,14030
SSITop_1/DelayCounter_cry[11]:FCI,13813
SSITop_1/DelayCounter_cry[11]:FCO,13813
SSITop_1/DelayCounter_cry[11]:S,13889
DiscID_1/DiscExpID_1/ExpansionID1_1_RNIP6A44[10]:A,-12221
DiscID_1/DiscExpID_1/ExpansionID1_1_RNIP6A44[10]:B,-12312
DiscID_1/DiscExpID_1/ExpansionID1_1_RNIP6A44[10]:Y,-12312
MDTTop_1/un1_discoverIdDataOut_0_iv_5[17]:A,
MDTTop_1/un1_discoverIdDataOut_0_iv_5[17]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_5[17]:C,8218
MDTTop_1/un1_discoverIdDataOut_0_iv_5[17]:D,9413
MDTTop_1/un1_discoverIdDataOut_0_iv_5[17]:Y,8218
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[4]:A,11754
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[4]:B,16227
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[4]:C,12311
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[4]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[4]:Y,11754
LatCnt_1/LatencyCounter[7]:CLK,5317
LatCnt_1/LatencyCounter[7]:D,5632
LatCnt_1/LatencyCounter[7]:EN,-6247
LatCnt_1/LatencyCounter[7]:Q,5317
LatCnt_1/LatencyCounter[7]:SLn,-5250
DIO8_1/d8DataOut_m2_2[31]:A,12204
DIO8_1/d8DataOut_m2_2[31]:B,11017
DIO8_1/d8DataOut_m2_2[31]:C,
DIO8_1/d8DataOut_m2_2[31]:D,
DIO8_1/d8DataOut_m2_2[31]:Y,11017
ExpModLED_1/un1_exp2led0write_0:A,
ExpModLED_1/un1_exp2led0write_0:B,-10777
ExpModLED_1/un1_exp2led0write_0:C,-13180
ExpModLED_1/un1_exp2led0write_0:Y,-13180
Analog_1/DataBuf_1/S2P_Addr_Z[0]:CLK,10598
Analog_1/DataBuf_1/S2P_Addr_Z[0]:D,13885
Analog_1/DataBuf_1/S2P_Addr_Z[0]:Q,10598
Analog_1/DataBuf_1/S2P_Addr_Z[0]:SLn,11847
DiscID_1/discoverIdDataOut_1[3]:A,11273
DiscID_1/discoverIdDataOut_1[3]:B,16167
DiscID_1/discoverIdDataOut_1[3]:C,16090
DiscID_1/discoverIdDataOut_1[3]:D,
DiscID_1/discoverIdDataOut_1[3]:Y,11273
CtrlIO_1/State_RNO[0]:A,14302
CtrlIO_1/State_RNO[0]:B,12824
CtrlIO_1/State_RNO[0]:C,10994
CtrlIO_1/State_RNO[0]:D,9079
CtrlIO_1/State_RNO[0]:Y,9079
Quad_1/QuadXface_6/RisingLatch0:CLK,13059
Quad_1/QuadXface_6/RisingLatch0:D,14215
Quad_1/QuadXface_6/RisingLatch0:Q,13059
Quad_1/QuadXface_4/QuadDataOut_1_m2[7]:A,14652
Quad_1/QuadXface_4/QuadDataOut_1_m2[7]:B,14511
Quad_1/QuadXface_4/QuadDataOut_1_m2[7]:C,13402
Quad_1/QuadXface_4/QuadDataOut_1_m2[7]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2[7]:Y,13402
CtrlOut_1/M_OUT_DATA:CLK,13026
CtrlOut_1/M_OUT_DATA:D,11626
CtrlOut_1/M_OUT_DATA:EN,11011
CtrlOut_1/M_OUT_DATA:Q,13026
SSITop_1/DelayCounter[1]:CLK,11476
SSITop_1/DelayCounter[1]:D,14069
SSITop_1/DelayCounter[1]:EN,9833
SSITop_1/DelayCounter[1]:Q,11476
SSITop_1/DelayCounter[1]:SLn,10722
ExpModLED_1/N_92_i:A,
ExpModLED_1/N_92_i:B,
ExpModLED_1/N_92_i:Y,
RESET_ibuf_RNI8T16/U0_RGB1:An,
RESET_ibuf_RNI8T16/U0_RGB1:YL,
Quad_1/QuadXface_4/QuadDataOut_1_5:A,
Quad_1/QuadXface_4/QuadDataOut_1_5:B,15216
Quad_1/QuadXface_4/QuadDataOut_1_5:C,15210
Quad_1/QuadXface_4/QuadDataOut_1_5:Y,15210
H1_CLKWR_ibuf_RNI0GE3/U0_RGB1:An,
H1_CLKWR_ibuf_RNI0GE3/U0_RGB1:YL,
Quad_1/QuadXface_2/QuadLatch[2]:CLK,
Quad_1/QuadXface_2/QuadLatch[2]:D,15287
Quad_1/QuadXface_2/QuadLatch[2]:EN,12103
Quad_1/QuadXface_2/QuadLatch[2]:Q,
Quad_1/QuadXface_3/QA[2]:CLK,-3714
Quad_1/QuadXface_3/QA[2]:D,15310
Quad_1/QuadXface_3/QA[2]:Q,-3714
Decode_1/un1_discoverIdDataOut_0_iv[8]:A,4941
Decode_1/un1_discoverIdDataOut_0_iv[8]:B,5809
Decode_1/un1_discoverIdDataOut_0_iv[8]:C,3624
Decode_1/un1_discoverIdDataOut_0_iv[8]:D,5888
Decode_1/un1_discoverIdDataOut_0_iv[8]:Y,3624
MDTTop_2/un228_data:A,11705
MDTTop_2/un228_data:B,11636
MDTTop_2/un228_data:C,
MDTTop_2/un228_data:D,4544
MDTTop_2/un228_data:Y,4544
SSITop_2/un1_enable_0:A,12937
SSITop_2/un1_enable_0:B,13061
SSITop_2/un1_enable_0:Y,12937
CtrlIO_1/QA1DisableTermination:ALn,-4495
CtrlIO_1/QA1DisableTermination:CLK,15658
CtrlIO_1/QA1DisableTermination:D,
CtrlIO_1/QA1DisableTermination:EN,
CtrlIO_1/QA1DisableTermination:Q,15658
Quad_1/QuadXface_4/Direction:CLK,15383
Quad_1/QuadXface_4/Direction:D,-2523
Quad_1/QuadXface_4/Direction:EN,-3714
Quad_1/QuadXface_4/Direction:Q,15383
Decode_1/un78_data_0_o2_0:A,3413
Decode_1/un78_data_0_o2_0:B,3211
Decode_1/un78_data_0_o2_0:Y,3211
CtrlIO_1/M_ENABLE[1]:ALn,-4495
CtrlIO_1/M_ENABLE[1]:CLK,
CtrlIO_1/M_ENABLE[1]:D,
CtrlIO_1/M_ENABLE[1]:EN,
CtrlIO_1/M_ENABLE[1]:Q,
SSITop_1/CheckDataLo:CLK,14271
SSITop_1/CheckDataLo:D,15334
SSITop_1/CheckDataLo:Q,14271
Quad_1/QuadXface_4/QuadCount[2]:CLK,10666
Quad_1/QuadXface_4/QuadCount[2]:D,10927
Quad_1/QuadXface_4/QuadCount[2]:Q,10666
Quad_1/QuadXface_4/QuadCount[2]:SLn,11847
Quad_1/QuadXface_3/IllegalTransition:CLK,
Quad_1/QuadXface_3/IllegalTransition:D,15334
Quad_1/QuadXface_3/IllegalTransition:EN,12103
Quad_1/QuadXface_3/IllegalTransition:Q,
WDT_1/PreClearKey_RNO:A,14337
WDT_1/PreClearKey_RNO:B,14196
WDT_1/PreClearKey_RNO:C,
WDT_1/PreClearKey_RNO:D,14090
WDT_1/PreClearKey_RNO:Y,14090
WDT_1/FPGAProgDOut_Z[2]:CLK,
WDT_1/FPGAProgDOut_Z[2]:D,
WDT_1/FPGAProgDOut_Z[2]:EN,-4037
WDT_1/FPGAProgDOut_Z[2]:Q,
M_OUT0_CLK_obuf/U0/U_IOPAD:D,
M_OUT0_CLK_obuf/U0/U_IOPAD:E,
M_OUT0_CLK_obuf/U0/U_IOPAD:PAD,
FPGA_Test_obuf/U0/U_IOPAD:D,
FPGA_Test_obuf/U0/U_IOPAD:E,
FPGA_Test_obuf/U0/U_IOPAD:PAD,
ExpSigRoute_3/N_823_i:A,9530
ExpSigRoute_3/N_823_i:B,
ExpSigRoute_3/N_823_i:Y,9530
Quad_1/QuadXface_2/QuadDataOut_1s2:A,11946
Quad_1/QuadXface_2/QuadDataOut_1s2:B,10706
Quad_1/QuadXface_2/QuadDataOut_1s2:Y,10706
MDTTop_2/TransducerSelect_2[0]:CLK,5478
MDTTop_2/TransducerSelect_2[0]:D,
MDTTop_2/TransducerSelect_2[0]:EN,-7344
MDTTop_2/TransducerSelect_2[0]:Q,5478
MDTTop_2/TransducerSelect_2[0]:SLn,-3994
MDTTop_2/CountRA[7]:CLK,5583
MDTTop_2/CountRA[7]:D,5632
MDTTop_2/CountRA[7]:EN,5496
MDTTop_2/CountRA[7]:Q,5583
MDTTop_2/CountRA[7]:SLn,6387
DATA_iobuf[11]/U0/U_IOPAD:D,4667
DATA_iobuf[11]/U0/U_IOPAD:E,4878
DATA_iobuf[11]/U0/U_IOPAD:PAD,4667
DATA_iobuf[11]/U0/U_IOPAD:Y,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[5]:A,10750
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[5]:B,10689
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[5]:C,11022
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[5]:D,10717
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[5]:FCO,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[5]:Y,10689
WD_RST_L_obuf/U0/U_IOENFF:A,
WD_RST_L_obuf/U0/U_IOENFF:Y,
Quad_1/QuadXface_1/IndexPolarity:CLK,
Quad_1/QuadXface_1/IndexPolarity:D,
Quad_1/QuadXface_1/IndexPolarity:EN,-10191
Quad_1/QuadXface_1/IndexPolarity:Q,
LatCnt_1/LatencyCounter[2]:CLK,5222
LatCnt_1/LatencyCounter[2]:D,5727
LatCnt_1/LatencyCounter[2]:EN,-6247
LatCnt_1/LatencyCounter[2]:Q,5222
LatCnt_1/LatencyCounter[2]:SLn,-5250
DiscID_1/DiscCtrlID_1/ShiftEnable_1_sqmuxa_0_a3_0_a4_0_a2:A,14302
DiscID_1/DiscCtrlID_1/ShiftEnable_1_sqmuxa_0_a3_0_a4_0_a2:B,14207
DiscID_1/DiscCtrlID_1/ShiftEnable_1_sqmuxa_0_a3_0_a4_0_a2:Y,14207
MDTTop_1/un1_discoverIdDataOut_0_iv_6[10]:A,
MDTTop_1/un1_discoverIdDataOut_0_iv_6[10]:B,12893
MDTTop_1/un1_discoverIdDataOut_0_iv_6[10]:C,15083
MDTTop_1/un1_discoverIdDataOut_0_iv_6[10]:D,5953
MDTTop_1/un1_discoverIdDataOut_0_iv_6[10]:Y,5953
Analog_1/DataBuf_1/S2P_Addr_0_i_o2_2[3]:A,11605
Analog_1/DataBuf_1/S2P_Addr_0_i_o2_2[3]:B,11918
Analog_1/DataBuf_1/S2P_Addr_0_i_o2_2[3]:Y,11605
SSITop_2/intSSI_CLK_2:A,14087
SSITop_2/intSSI_CLK_2:B,13085
SSITop_2/intSSI_CLK_2:C,14104
SSITop_2/intSSI_CLK_2:D,14034
SSITop_2/intSSI_CLK_2:Y,13085
Quad_1/QuadXface_3/QuadDataOut_1_9:A,13034
Quad_1/QuadXface_3/QuadDataOut_1_9:B,12807
Quad_1/QuadXface_3/QuadDataOut_1_9:C,
Quad_1/QuadXface_3/QuadDataOut_1_9:Y,12807
Quad_1/QuadXface_1/QuadLatch[4]:CLK,
Quad_1/QuadXface_1/QuadLatch[4]:D,15287
Quad_1/QuadXface_1/QuadLatch[4]:EN,12103
Quad_1/QuadXface_1/QuadLatch[4]:Q,
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux[4]:A,13019
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux[4]:B,12805
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux[4]:C,11401
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux[4]:D,
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux[4]:FCO,
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux[4]:Y,11401
MDTTop_1/un1_discoverIdDataOut_0_iv_0_RNO[17]:A,5888
MDTTop_1/un1_discoverIdDataOut_0_iv_0_RNO[17]:B,13768
MDTTop_1/un1_discoverIdDataOut_0_iv_0_RNO[17]:C,12510
MDTTop_1/un1_discoverIdDataOut_0_iv_0_RNO[17]:D,12025
MDTTop_1/un1_discoverIdDataOut_0_iv_0_RNO[17]:Y,5888
CtrlOut_2/ShiftRegister_4[3]:A,15612
CtrlOut_2/ShiftRegister_4[3]:B,14235
CtrlOut_2/ShiftRegister_4[3]:C,12813
CtrlOut_2/ShiftRegister_4[3]:Y,12813
Quad_1/QuadXface_3/EdgeMode_3:A,
Quad_1/QuadXface_3/EdgeMode_3:B,14208
Quad_1/QuadXface_3/EdgeMode_3:C,-7004
Quad_1/QuadXface_3/EdgeMode_3:Y,-7004
LatCnt_1/LatencyCounter_cry[2]:B,5222
LatCnt_1/LatencyCounter_cry[2]:FCI,5176
LatCnt_1/LatencyCounter_cry[2]:FCO,5176
LatCnt_1/LatencyCounter_cry[2]:S,5727
DiscID_1/discoverIdDataOut_1[5]:A,9994
DiscID_1/discoverIdDataOut_1[5]:B,14888
DiscID_1/discoverIdDataOut_1[5]:C,14811
DiscID_1/discoverIdDataOut_1[5]:D,
DiscID_1/discoverIdDataOut_1[5]:Y,9994
Quad_1/QuadXface_4/QuadDataOut_1_m4[13]:A,
Quad_1/QuadXface_4/QuadDataOut_1_m4[13]:B,12934
Quad_1/QuadXface_4/QuadDataOut_1_m4[13]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m4[13]:Y,12934
Quad_1/QuadXface_4/QuadLatch[12]:CLK,
Quad_1/QuadXface_4/QuadLatch[12]:D,15287
Quad_1/QuadXface_4/QuadLatch[12]:EN,12103
Quad_1/QuadXface_4/QuadLatch[12]:Q,
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux_0[4]:A,11401
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux_0[4]:B,13860
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux_0[4]:C,
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux_0[4]:D,
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux_0[4]:FCI,
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux_0[4]:Y,11401
Quad_1/QuadXface_3/QuadCount_RNIOP93A[13]:A,14088
Quad_1/QuadXface_3/QuadCount_RNIOP93A[13]:B,10935
Quad_1/QuadXface_3/QuadCount_RNIOP93A[13]:C,13890
Quad_1/QuadXface_3/QuadCount_RNIOP93A[13]:FCI,10688
Quad_1/QuadXface_3/QuadCount_RNIOP93A[13]:FCO,10688
Quad_1/QuadXface_3/QuadCount_RNIOP93A[13]:S,10726
MDTTop_1/LeadingCountDecode_1_0_.m8:A,6944
MDTTop_1/LeadingCountDecode_1_0_.m8:B,6834
MDTTop_1/LeadingCountDecode_1_0_.m8:C,5786
MDTTop_1/LeadingCountDecode_1_0_.m8:D,5668
MDTTop_1/LeadingCountDecode_1_0_.m8:Y,5668
DIO8_1/D8InputReg2[1]:CLK,
DIO8_1/D8InputReg2[1]:D,15303
DIO8_1/D8InputReg2[1]:EN,12602
DIO8_1/D8InputReg2[1]:Q,
DATA_iobuf[25]/U0/U_IOINFF:A,
DATA_iobuf[25]/U0/U_IOINFF:Y,
DIO8_1/d8DataOut_m6_cZ[21]:A,15611
DIO8_1/d8DataOut_m6_cZ[21]:B,14453
DIO8_1/d8DataOut_m6_cZ[21]:C,12060
DIO8_1/d8DataOut_m6_cZ[21]:D,
DIO8_1/d8DataOut_m6_cZ[21]:Y,12060
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[11]:A,10662
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[11]:B,10556
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[11]:C,10904
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[11]:D,10599
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[11]:FCO,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[11]:Y,10556
DIO8_1/InputShiftRegister[6]:CLK,15334
DIO8_1/InputShiftRegister[6]:D,15334
DIO8_1/InputShiftRegister[6]:EN,9791
DIO8_1/InputShiftRegister[6]:Q,15334
Decode_1/un1_exp0quadinputread_0_a2_0:A,13924
Decode_1/un1_exp0quadinputread_0_a2_0:B,13902
Decode_1/un1_exp0quadinputread_0_a2_0:C,11526
Decode_1/un1_exp0quadinputread_0_a2_0:D,13553
Decode_1/un1_exp0quadinputread_0_a2_0:Y,11526
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[3]:CLK,13211
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[3]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[3]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[3]:Q,13211
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[3]:SLn,9714
Exp3Data_iobuf[3]/U0/U_IOOUTFF:A,
Exp3Data_iobuf[3]/U0/U_IOOUTFF:Y,
Quad_1/QuadXface_3/QuadDataOut_1_m2[8]:A,14613
Quad_1/QuadXface_3/QuadDataOut_1_m2[8]:B,14472
Quad_1/QuadXface_3/QuadDataOut_1_m2[8]:C,13363
Quad_1/QuadXface_3/QuadDataOut_1_m2[8]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2[8]:Y,13363
Quad_1/QuadXface_3/QuadDataOut_1_m2[12]:A,14796
Quad_1/QuadXface_3/QuadDataOut_1_m2[12]:B,14655
Quad_1/QuadXface_3/QuadDataOut_1_m2[12]:C,13546
Quad_1/QuadXface_3/QuadDataOut_1_m2[12]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2[12]:Y,13546
Quad_1/QuadXface_6/Latch1Reg[13]:CLK,
Quad_1/QuadXface_6/Latch1Reg[13]:D,15287
Quad_1/QuadXface_6/Latch1Reg[13]:EN,13858
Quad_1/QuadXface_6/Latch1Reg[13]:Q,
DIO8_1/d8DataOut_m6_cZ[17]:A,14596
DIO8_1/d8DataOut_m6_cZ[17]:B,13438
DIO8_1/d8DataOut_m6_cZ[17]:C,11045
DIO8_1/d8DataOut_m6_cZ[17]:D,
DIO8_1/d8DataOut_m6_cZ[17]:Y,11045
Quad_1/QuadXface_6/QuadCount[15]:CLK,9978
Quad_1/QuadXface_6/QuadCount[15]:D,9830
Quad_1/QuadXface_6/QuadCount[15]:Q,9978
Quad_1/QuadXface_6/QuadCount[15]:SLn,11847
LatCnt_1/LatencyCounter_cry[6]:B,5298
LatCnt_1/LatencyCounter_cry[6]:FCI,5176
LatCnt_1/LatencyCounter_cry[6]:FCO,5176
LatCnt_1/LatencyCounter_cry[6]:S,5651
Quad_1/QuadXface_3/QuadLatch[0]:CLK,
Quad_1/QuadXface_3/QuadLatch[0]:D,15287
Quad_1/QuadXface_3/QuadLatch[0]:EN,12103
Quad_1/QuadXface_3/QuadLatch[0]:Q,
Analog_1/Ser2Par_1/S2P_Data_cZ[8]:A,14251
Analog_1/Ser2Par_1/S2P_Data_cZ[8]:B,10631
Analog_1/Ser2Par_1/S2P_Data_cZ[8]:C,11421
Analog_1/Ser2Par_1/S2P_Data_cZ[8]:Y,10631
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[7]:A,10693
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[7]:B,11729
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[7]:C,12062
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[7]:D,11757
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[7]:FCI,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[7]:Y,10693
Decode_1/un1_expa0led1write_0_a2:A,
Decode_1/un1_expa0led1write_0_a2:B,
Decode_1/un1_expa0led1write_0_a2:C,
Decode_1/un1_expa0led1write_0_a2:D,-11317
Decode_1/un1_expa0led1write_0_a2:Y,-11317
DIO8_1/d8DataOut_m2_1[5]:A,12080
DIO8_1/d8DataOut_m2_1[5]:B,11022
DIO8_1/d8DataOut_m2_1[5]:C,
DIO8_1/d8DataOut_m2_1[5]:Y,11022
SerMemInt_1/un1_StateMachine_10_0_o2_0:A,9457
SerMemInt_1/un1_StateMachine_10_0_o2_0:B,9359
SerMemInt_1/un1_StateMachine_10_0_o2_0:Y,9359
Quad_1/QuadXface_4/un7_capturehomecounts_0_m2:A,12225
Quad_1/QuadXface_4/un7_capturehomecounts_0_m2:B,12127
Quad_1/QuadXface_4/un7_capturehomecounts_0_m2:C,13352
Quad_1/QuadXface_4/un7_capturehomecounts_0_m2:Y,12127
Quad_1/QuadXface_4/QuadLatch[8]:CLK,
Quad_1/QuadXface_4/QuadLatch[8]:D,15287
Quad_1/QuadXface_4/QuadLatch[8]:EN,12103
Quad_1/QuadXface_4/QuadLatch[8]:Q,
Quad_1/QuadXface_1/QuadDataOut_1s2:A,14765
Quad_1/QuadXface_1/QuadDataOut_1s2:B,12248
Quad_1/QuadXface_1/QuadDataOut_1s2:C,11207
Quad_1/QuadXface_1/QuadDataOut_1s2:Y,11207
CtrlOut_1/DataBuffer[14]:ALn,-4495
CtrlOut_1/DataBuffer[14]:CLK,15612
CtrlOut_1/DataBuffer[14]:D,
CtrlOut_1/DataBuffer[14]:EN,
CtrlOut_1/DataBuffer[14]:Q,15612
MDTTop_1/un1_discoverIdDataOut_0_iv_3[18]:A,12859
MDTTop_1/un1_discoverIdDataOut_0_iv_3[18]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_3[18]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_3[18]:D,8007
MDTTop_1/un1_discoverIdDataOut_0_iv_3[18]:Y,8007
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[5]:A,10712
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[5]:B,10623
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[5]:C,10971
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[5]:D,10666
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[5]:FCO,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[5]:Y,10623
ExpModLED_1/ShiftRegister2[1]:CLK,14333
ExpModLED_1/ShiftRegister2[1]:D,9180
ExpModLED_1/ShiftRegister2[1]:EN,12691
ExpModLED_1/ShiftRegister2[1]:Q,14333
ExpSigRoute_2/expd8_datain_0_o2:A,8464
ExpSigRoute_2/expd8_datain_0_o2:B,8420
ExpSigRoute_2/expd8_datain_0_o2:Y,8420
ExpModLED_1/un1_expleddataout_0:A,16613
ExpModLED_1/un1_expleddataout_0:B,18754
ExpModLED_1/un1_expleddataout_0:C,15256
ExpModLED_1/un1_expleddataout_0:Y,15256
MDTTop_1/CountRA[0]:CLK,5442
MDTTop_1/CountRA[0]:D,5930
MDTTop_1/CountRA[0]:EN,5496
MDTTop_1/CountRA[0]:Q,5442
MDTTop_1/CountRA[0]:SLn,6387
ExpModLED_1/expLedDataOut_1_m2_2[3]:A,10580
ExpModLED_1/expLedDataOut_1_m2_2[3]:B,
ExpModLED_1/expLedDataOut_1_m2_2[3]:C,
ExpModLED_1/expLedDataOut_1_m2_2[3]:D,11523
ExpModLED_1/expLedDataOut_1_m2_2[3]:Y,10580
DiscID_1/discoverIdDataOut_1[7]:A,11273
DiscID_1/discoverIdDataOut_1[7]:B,16167
DiscID_1/discoverIdDataOut_1[7]:C,16090
DiscID_1/discoverIdDataOut_1[7]:D,
DiscID_1/discoverIdDataOut_1[7]:Y,11273
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[0]:A,12544
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[0]:B,12600
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[0]:C,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[0]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[0]:Y,12544
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[10]:CLK,-13037
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[10]:D,15310
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[10]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[10]:Q,-13037
WDT_1/FPGAResetStatus_2_0:A,10878
WDT_1/FPGAResetStatus_2_0:B,
WDT_1/FPGAResetStatus_2_0:C,13019
WDT_1/FPGAResetStatus_2_0:Y,10878
MDTTop_1/MDTPosition[16]:CLK,
MDTTop_1/MDTPosition[16]:D,5499
MDTTop_1/MDTPosition[16]:EN,5602
MDTTop_1/MDTPosition[16]:Q,
ExpSigRoute_4/un1_expa_clk_u_0_a2_2[5]:A,
ExpSigRoute_4/un1_expa_clk_u_0_a2_2[5]:B,
ExpSigRoute_4/un1_expa_clk_u_0_a2_2[5]:Y,
Quad_1/QuadXface_1/RisingLatch0_1:A,14317
Quad_1/QuadXface_1/RisingLatch0_1:B,14215
Quad_1/QuadXface_1/RisingLatch0_1:Y,14215
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[8]:CLK,11030
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[8]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[8]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[8]:Q,11030
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[8]:SLn,9714
CtrlIO_1/intM_IO_OE:ALn,13503
CtrlIO_1/intM_IO_OE:CLK,
CtrlIO_1/intM_IO_OE:D,14279
CtrlIO_1/intM_IO_OE:EN,9988
CtrlIO_1/intM_IO_OE:Q,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST_RNO:A,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST_RNO:Y,
Quad_1/QuadXface_1/Latch1ArmedState[2]:CLK,13470
Quad_1/QuadXface_1/Latch1ArmedState[2]:D,-11156
Quad_1/QuadXface_1/Latch1ArmedState[2]:Q,13470
CtrlIO_1/controlIoDataOut_1_m1_i_a2[27]:A,17260
CtrlIO_1/controlIoDataOut_1_m1_i_a2[27]:B,16184
CtrlIO_1/controlIoDataOut_1_m1_i_a2[27]:C,18418
CtrlIO_1/controlIoDataOut_1_m1_i_a2[27]:D,18211
CtrlIO_1/controlIoDataOut_1_m1_i_a2[27]:Y,16184
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[9]:CLK,10740
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[9]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[9]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[9]:Q,10740
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[9]:SLn,9714
SSITop_1/ShiftCounter_cry[2]:B,12810
SSITop_1/ShiftCounter_cry[2]:C,13980
SSITop_1/ShiftCounter_cry[2]:FCI,12793
SSITop_1/ShiftCounter_cry[2]:FCO,12793
SSITop_1/ShiftCounter_cry[2]:S,12820
Quad_1/QuadXface_6/Latch1Reg[1]:CLK,
Quad_1/QuadXface_6/Latch1Reg[1]:D,15287
Quad_1/QuadXface_6/Latch1Reg[1]:EN,13858
Quad_1/QuadXface_6/Latch1Reg[1]:Q,
DIO8_1/State_Z[5]:ALn,13503
DIO8_1/State_Z[5]:CLK,10613
DIO8_1/State_Z[5]:D,10861
DIO8_1/State_Z[5]:Q,10613
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_31:C,7930
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_31:IPC,7930
SSITop_2/SequenceOn_1:A,14271
SSITop_2/SequenceOn_1:B,14219
SSITop_2/SequenceOn_1:C,14129
SSITop_2/SequenceOn_1:Y,14129
Quad_1/QuadXface_2/QuadDataOut_1_m2_1[9]:A,14628
Quad_1/QuadXface_2/QuadDataOut_1_m2_1[9]:B,14621
Quad_1/QuadXface_2/QuadDataOut_1_m2_1[9]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m2_1[9]:Y,14621
DiscID_1/discoverIdDataOut_1_m2[1]:A,11432
DiscID_1/discoverIdDataOut_1_m2[1]:B,9975
DiscID_1/discoverIdDataOut_1_m2[1]:C,8662
DiscID_1/discoverIdDataOut_1_m2[1]:D,
DiscID_1/discoverIdDataOut_1_m2[1]:Y,8662
Decode_1/un1_expa0led1write_0_a2_0:A,12498
Decode_1/un1_expa0led1write_0_a2_0:B,12448
Decode_1/un1_expa0led1write_0_a2_0:C,-12214
Decode_1/un1_expa0led1write_0_a2_0:D,-12329
Decode_1/un1_expa0led1write_0_a2_0:Y,-12329
Quad_1/QuadXface_3/QuadCount[14]:CLK,9796
Quad_1/QuadXface_3/QuadCount[14]:D,10707
Quad_1/QuadXface_3/QuadCount[14]:Q,9796
Quad_1/QuadXface_3/QuadCount[14]:SLn,11847
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_8:IPC,
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[26]:A,10720
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[26]:B,9129
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[26]:C,5886
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[26]:D,1175
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[26]:Y,1175
MDTTop_1/un1_discoverIdDataOut_0_iv_7[25]:A,13897
MDTTop_1/un1_discoverIdDataOut_0_iv_7[25]:B,8027
MDTTop_1/un1_discoverIdDataOut_0_iv_7[25]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_7[25]:D,4677
MDTTop_1/un1_discoverIdDataOut_0_iv_7[25]:Y,4677
SSITop_2/un159_data:A,11829
SSITop_2/un159_data:B,15050
SSITop_2/un159_data:C,14743
SSITop_2/un159_data:Y,11829
SSITop_2/SSIDataLatch[4]:CLK,
SSITop_2/SSIDataLatch[4]:D,15326
SSITop_2/SSIDataLatch[4]:EN,12103
SSITop_2/SSIDataLatch[4]:Q,
Quad_1/QuadXface_1/Latch1ArmedState[1]:CLK,13406
Quad_1/QuadXface_1/Latch1ArmedState[1]:D,-11156
Quad_1/QuadXface_1/Latch1ArmedState[1]:Q,13406
MDTTop_1/un254_data_RNI2K7U:A,5984
MDTTop_1/un254_data_RNI2K7U:B,6747
MDTTop_1/un254_data_RNI2K7U:C,14815
MDTTop_1/un254_data_RNI2K7U:Y,5984
Analog_1/StateMach_1/CycleCounter_RNO[4]:A,14255
Analog_1/StateMach_1/CycleCounter_RNO[4]:B,14199
Analog_1/StateMach_1/CycleCounter_RNO[4]:C,12943
Analog_1/StateMach_1/CycleCounter_RNO[4]:D,13971
Analog_1/StateMach_1/CycleCounter_RNO[4]:Y,12943
Analog_1/StateMach_1/ConversionCounter[1]:CLK,12961
Analog_1/StateMach_1/ConversionCounter[1]:D,12639
Analog_1/StateMach_1/ConversionCounter[1]:Q,12961
Analog_1/StateMach_1/ConversionCounter[1]:SLn,11847
SSITop_1/DelayCounter[15]:CLK,11595
SSITop_1/DelayCounter[15]:D,13813
SSITop_1/DelayCounter[15]:EN,9833
SSITop_1/DelayCounter[15]:Q,11595
SSITop_1/DelayCounter[15]:SLn,10722
SerMemInt_1/MemoryAddress[3]:CLK,5161
SerMemInt_1/MemoryAddress[3]:D,
SerMemInt_1/MemoryAddress[3]:EN,
SerMemInt_1/MemoryAddress[3]:Q,5161
ExpModLED_1/Exp2LED[1]:ALn,-4495
ExpModLED_1/Exp2LED[1]:CLK,14402
ExpModLED_1/Exp2LED[1]:D,
ExpModLED_1/Exp2LED[1]:EN,-11188
ExpModLED_1/Exp2LED[1]:Q,14402
DIO8_1/D8OutputReg2[8]:ALn,-4495
DIO8_1/D8OutputReg2[8]:CLK,14245
DIO8_1/D8OutputReg2[8]:D,
DIO8_1/D8OutputReg2[8]:EN,-9175
DIO8_1/D8OutputReg2[8]:Q,14245
Quad_1/QuadXface_3/IndexPolarity:CLK,
Quad_1/QuadXface_3/IndexPolarity:D,
Quad_1/QuadXface_3/IndexPolarity:EN,-10013
Quad_1/QuadXface_3/IndexPolarity:Q,
Quad_1/QuadXface_1/HomeReg[12]:CLK,
Quad_1/QuadXface_1/HomeReg[12]:D,15287
Quad_1/QuadXface_1/HomeReg[12]:EN,15120
Quad_1/QuadXface_1/HomeReg[12]:Q,
Debug1_obuf/U0/U_IOOUTFF:A,
Debug1_obuf/U0/U_IOOUTFF:Y,
Quad_1/QuadXface_4/Latch0Reg[1]:CLK,
Quad_1/QuadXface_4/Latch0Reg[1]:D,15287
Quad_1/QuadXface_4/Latch0Reg[1]:EN,13858
Quad_1/QuadXface_4/Latch0Reg[1]:Q,
Decode_1/un112_data_0:A,11671
Decode_1/un112_data_0:B,8356
Decode_1/un112_data_0:C,8127
Decode_1/un112_data_0:Y,8127
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[0]:CLK,11716
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[0]:D,9538
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[0]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[0]:Q,11716
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[0]:SLn,9714
Quad_1/QuadXface_5/CaptureHomeCountsLat:CLK,15120
Quad_1/QuadXface_5/CaptureHomeCountsLat:D,11732
Quad_1/QuadXface_5/CaptureHomeCountsLat:Q,15120
Quad_1/QuadXface_3/QuadLatch[13]:CLK,
Quad_1/QuadXface_3/QuadLatch[13]:D,15287
Quad_1/QuadXface_3/QuadLatch[13]:EN,12103
Quad_1/QuadXface_3/QuadLatch[13]:Q,
Quad_1/QuadXface_5/HomeLat:CLK,
Quad_1/QuadXface_5/HomeLat:D,15318
Quad_1/QuadXface_5/HomeLat:EN,12103
Quad_1/QuadXface_5/HomeLat:Q,
Quad_1/QuadXface_1/QuadDataOut_1_m4[10]:A,
Quad_1/QuadXface_1/QuadDataOut_1_m4[10]:B,13778
Quad_1/QuadXface_1/QuadDataOut_1_m4[10]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m4[10]:Y,13778
X_Reserved0_obuf/U0/U_IOENFF:A,
X_Reserved0_obuf/U0/U_IOENFF:Y,
ExpModLED_1/Count[0]:CLK,10522
ExpModLED_1/Count[0]:D,10994
ExpModLED_1/Count[0]:EN,14285
ExpModLED_1/Count[0]:Q,10522
Quad_1/QuadXface_4/RisingLatch0_1:A,14317
Quad_1/QuadXface_4/RisingLatch0_1:B,14215
Quad_1/QuadXface_4/RisingLatch0_1:Y,14215
SerMemInt_1/OperationFaultCount_0[1]:A,14271
SerMemInt_1/OperationFaultCount_0[1]:B,14215
SerMemInt_1/OperationFaultCount_0[1]:C,12594
SerMemInt_1/OperationFaultCount_0[1]:D,11895
SerMemInt_1/OperationFaultCount_0[1]:Y,11895
MDTTop_2/StateMachine.intCounterOverFlow_2_f0:A,3731
MDTTop_2/StateMachine.intCounterOverFlow_2_f0:B,5894
MDTTop_2/StateMachine.intCounterOverFlow_2_f0:C,5786
MDTTop_2/StateMachine.intCounterOverFlow_2_f0:Y,3731
Decode_1/MDT_SSIDelayWrite1_0_a2:A,
Decode_1/MDT_SSIDelayWrite1_0_a2:B,
Decode_1/MDT_SSIDelayWrite1_0_a2:C,
Decode_1/MDT_SSIDelayWrite1_0_a2:D,-7666
Decode_1/MDT_SSIDelayWrite1_0_a2:Y,-7666
Quad_1/QuadXface_1/QuadCount_RNI98TM7[8]:A,14028
Quad_1/QuadXface_1/QuadCount_RNI98TM7[8]:B,10840
Quad_1/QuadXface_1/QuadCount_RNI98TM7[8]:C,13812
Quad_1/QuadXface_1/QuadCount_RNI98TM7[8]:FCI,10688
Quad_1/QuadXface_1/QuadCount_RNI98TM7[8]:FCO,10688
Quad_1/QuadXface_1/QuadCount_RNI98TM7[8]:S,10821
MDTTop_1/un1_discoverIdDataOut_0_iv_10[6]:A,12715
MDTTop_1/un1_discoverIdDataOut_0_iv_10[6]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_10[6]:C,7847
MDTTop_1/un1_discoverIdDataOut_0_iv_10[6]:D,4585
MDTTop_1/un1_discoverIdDataOut_0_iv_10[6]:Y,4585
Analog_1/StateMach_1/ExpA_CS_L:CLK,12741
Analog_1/StateMach_1/ExpA_CS_L:D,9399
Analog_1/StateMach_1/ExpA_CS_L:EN,9918
Analog_1/StateMach_1/ExpA_CS_L:Q,12741
DiscID_1/DiscExpID_1/ExpansionID1_1_fast_RNIB17N[10]:A,-12015
DiscID_1/DiscExpID_1/ExpansionID1_1_fast_RNIB17N[10]:B,-12073
DiscID_1/DiscExpID_1/ExpansionID1_1_fast_RNIB17N[10]:C,-12184
DiscID_1/DiscExpID_1/ExpansionID1_1_fast_RNIB17N[10]:Y,-12184
MDTTop_2/Delay[6]:CLK,3502
MDTTop_2/Delay[6]:D,5651
MDTTop_2/Delay[6]:EN,4696
MDTTop_2/Delay[6]:Q,3502
MDTTop_2/Delay[6]:SLn,6387
Decode_1/un1_discoverIdDataOut_0_iv_3_0[28]:A,13897
Decode_1/un1_discoverIdDataOut_0_iv_3_0[28]:B,3874
Decode_1/un1_discoverIdDataOut_0_iv_3_0[28]:C,15920
Decode_1/un1_discoverIdDataOut_0_iv_3_0[28]:D,
Decode_1/un1_discoverIdDataOut_0_iv_3_0[28]:Y,3874
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_14:A,10810
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_14:B,10719
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_14:C,11866
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_14:Y,10719
MDTTop_1/un1_data_13:A,12731
MDTTop_1/un1_data_13:B,12646
MDTTop_1/un1_data_13:C,4677
MDTTop_1/un1_data_13:D,13685
MDTTop_1/un1_data_13:Y,4677
Quad_1/QuadXface_6/Latch1Reg[12]:CLK,
Quad_1/QuadXface_6/Latch1Reg[12]:D,15287
Quad_1/QuadXface_6/Latch1Reg[12]:EN,13858
Quad_1/QuadXface_6/Latch1Reg[12]:Q,
Quad_1/QuadXface_2/QuadCount_RNIL1M65[3]:A,13933
Quad_1/QuadXface_2/QuadCount_RNIL1M65[3]:B,10745
Quad_1/QuadXface_2/QuadCount_RNIL1M65[3]:C,13727
Quad_1/QuadXface_2/QuadCount_RNIL1M65[3]:FCI,10688
Quad_1/QuadXface_2/QuadCount_RNIL1M65[3]:FCO,10688
Quad_1/QuadXface_2/QuadCount_RNIL1M65[3]:S,10910
M_OUT0_DATA_obuf/U0/U_IOPAD:D,
M_OUT0_DATA_obuf/U0/U_IOPAD:E,
M_OUT0_DATA_obuf/U0/U_IOPAD:PAD,
DiscID_1/DiscExpID_1/Count_s[5]:B,12832
DiscID_1/DiscExpID_1/Count_s[5]:C,13980
DiscID_1/DiscExpID_1/Count_s[5]:FCI,12774
DiscID_1/DiscExpID_1/Count_s[5]:S,12774
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_15:C,10565
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_15:IPB,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_15:IPC,10565
Quad_1/QuadXface_1/Latch1Reg[4]:CLK,
Quad_1/QuadXface_1/Latch1Reg[4]:D,15287
Quad_1/QuadXface_1/Latch1Reg[4]:EN,13858
Quad_1/QuadXface_1/Latch1Reg[4]:Q,
DATA_iobuf[29]/U0/U_IOINFF:A,
DATA_iobuf[29]/U0/U_IOINFF:Y,
Quad_1/QuadXface_2/HomeReg[7]:CLK,
Quad_1/QuadXface_2/HomeReg[7]:D,15287
Quad_1/QuadXface_2/HomeReg[7]:EN,15120
Quad_1/QuadXface_2/HomeReg[7]:Q,
DIO8_1/un1_IntDout_iv_0[14]:A,13193
DIO8_1/un1_IntDout_iv_0[14]:B,13079
DIO8_1/un1_IntDout_iv_0[14]:C,10501
DIO8_1/un1_IntDout_iv_0[14]:D,10395
DIO8_1/un1_IntDout_iv_0[14]:Y,10395
Quad_1/QuadXface_3/QuadDataOut_1_21_1:A,
Quad_1/QuadXface_3/QuadDataOut_1_21_1:B,13864
Quad_1/QuadXface_3/QuadDataOut_1_21_1:Y,13864
SSITop_2/Serial2ParallelData[24]:CLK,15326
SSITop_2/Serial2ParallelData[24]:D,15326
SSITop_2/Serial2ParallelData[24]:EN,10706
SSITop_2/Serial2ParallelData[24]:Q,15326
SSITop_2/Serial2ParallelData[24]:SLn,11847
SSITop_2/DelayTerminalCount[2]:CLK,12588
SSITop_2/DelayTerminalCount[2]:D,
SSITop_2/DelayTerminalCount[2]:EN,-7666
SSITop_2/DelayTerminalCount[2]:Q,12588
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[15]:CLK,11760
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[15]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[15]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[15]:Q,11760
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[15]:SLn,9714
SSITop_1/preturnshiftoff_NE_2:A,14589
SSITop_1/preturnshiftoff_NE_2:B,14498
SSITop_1/preturnshiftoff_NE_2:C,13112
SSITop_1/preturnshiftoff_NE_2:D,12992
SSITop_1/preturnshiftoff_NE_2:Y,12992
MDTTop_1/un1_discoverIdDataOut_iv_3[1]:A,9339
MDTTop_1/un1_discoverIdDataOut_iv_3[1]:B,12531
MDTTop_1/un1_discoverIdDataOut_iv_3[1]:C,14852
MDTTop_1/un1_discoverIdDataOut_iv_3[1]:D,9458
MDTTop_1/un1_discoverIdDataOut_iv_3[1]:Y,9339
Decode_1/un1_discoverIdDataOut_0_iv_6[31]:A,4109
Decode_1/un1_discoverIdDataOut_0_iv_6[31]:B,7286
Decode_1/un1_discoverIdDataOut_0_iv_6[31]:C,15973
Decode_1/un1_discoverIdDataOut_0_iv_6[31]:D,6741
Decode_1/un1_discoverIdDataOut_0_iv_6[31]:Y,4109
ClkCtrl_1/SysRESET:ALn,
ClkCtrl_1/SysRESET:CLK,-6217
ClkCtrl_1/SysRESET:EN,14130
ClkCtrl_1/SysRESET:Q,-6217
SSITop_1/ShiftCounter_cry[0]:B,14011
SSITop_1/ShiftCounter_cry[0]:C,13913
SSITop_1/ShiftCounter_cry[0]:D,13634
SSITop_1/ShiftCounter_cry[0]:FCI,13896
SSITop_1/ShiftCounter_cry[0]:FCO,13634
SSITop_1/ShiftCounter_cry[0]:S,13671
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[1]:A,11408
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[1]:B,11334
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[1]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[1]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[1]:Y,11334
DiscID_1/DiscExpID_1/State_i[5]:CLK,11792
DiscID_1/DiscExpID_1/State_i[5]:D,13151
DiscID_1/DiscExpID_1/State_i[5]:Q,11792
Quad_1/QuadXface_3/QuadDataOut_1s2:A,12966
Quad_1/QuadXface_3/QuadDataOut_1s2:B,15214
Quad_1/QuadXface_3/QuadDataOut_1s2:C,11843
Quad_1/QuadXface_3/QuadDataOut_1s2:Y,11843
Quad_1/QuadXface_6/FallingHome_1_0_a2:A,14263
Quad_1/QuadXface_6/FallingHome_1_0_a2:B,14219
Quad_1/QuadXface_6/FallingHome_1_0_a2:Y,14219
MDTTop_1/MDTPosition_1_cry_10:B,5602
MDTTop_1/MDTPosition_1_cry_10:FCI,5442
MDTTop_1/MDTPosition_1_cry_10:FCO,5442
MDTTop_1/MDTPosition_1_cry_10:S,5608
MDTTop_2/un1_synchedtick60:A,5602
MDTTop_2/un1_synchedtick60:B,5642
MDTTop_2/un1_synchedtick60:Y,5602
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[9]:A,3806
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[9]:B,14018
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[9]:C,12905
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[9]:D,12411
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[9]:Y,3806
Quad_1/QuadXface_6/HomeTriggerType[0]:CLK,12152
Quad_1/QuadXface_6/HomeTriggerType[0]:D,
Quad_1/QuadXface_6/HomeTriggerType[0]:EN,-7429
Quad_1/QuadXface_6/HomeTriggerType[0]:Q,12152
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_35:B,9369
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_35:C,8138
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_35:IPB,9369
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_35:IPC,8138
SerMemInt_1/StateMachine_ns_0_0_a2_1[4]:A,12024
SerMemInt_1/StateMachine_ns_0_0_a2_1[4]:B,11901
SerMemInt_1/StateMachine_ns_0_0_a2_1[4]:C,-2092
SerMemInt_1/StateMachine_ns_0_0_a2_1[4]:Y,-2092
Quad_1/QuadXface_3/LatchedInc_1_0:A,-3516
Quad_1/QuadXface_3/LatchedInc_1_0:B,-3622
Quad_1/QuadXface_3/LatchedInc_1_0:C,14038
Quad_1/QuadXface_3/LatchedInc_1_0:D,-2707
Quad_1/QuadXface_3/LatchedInc_1_0:Y,-3622
Decode_1/MDT_SSIStatusRead1_0_a2:A,5566
Decode_1/MDT_SSIStatusRead1_0_a2:B,4474
Decode_1/MDT_SSIStatusRead1_0_a2:C,
Decode_1/MDT_SSIStatusRead1_0_a2:D,5288
Decode_1/MDT_SSIStatusRead1_0_a2:Y,4474
MDTTop_2/CounterOverFlowRetrigger:CLK,6000
MDTTop_2/CounterOverFlowRetrigger:D,4732
MDTTop_2/CounterOverFlowRetrigger:EN,-5975
MDTTop_2/CounterOverFlowRetrigger:Q,6000
MDTTop_2/CounterOverFlowRetrigger:SLn,-2980
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[8]:A,10697
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[8]:B,11730
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[8]:C,12063
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[8]:D,11758
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[8]:FCI,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[8]:Y,10697
Quad_1/QuadXface_3/QH[2]:CLK,14215
Quad_1/QuadXface_3/QH[2]:D,15318
Quad_1/QuadXface_3/QH[2]:Q,14215
DIO8_1/ExpD8_Latch_RNIPU521:A,
DIO8_1/ExpD8_Latch_RNIPU521:B,
DIO8_1/ExpD8_Latch_RNIPU521:Y,
MDTTop_2/intCounterOverFlow:CLK,5843
MDTTop_2/intCounterOverFlow:D,3731
MDTTop_2/intCounterOverFlow:EN,-2699
MDTTop_2/intCounterOverFlow:Q,5843
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[29]:A,4109
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[29]:B,9468
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[29]:C,9033
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[29]:D,2415
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[29]:Y,2415
Exp1Data_iobuf[0]/U0/U_IOINFF:A,
Exp1Data_iobuf[0]/U0/U_IOINFF:Y,
MDTTop_1/CountRA_cry[1]:B,5469
MDTTop_1/CountRA_cry[1]:FCI,5442
MDTTop_1/CountRA_cry[1]:FCO,5442
MDTTop_1/CountRA_cry[1]:S,5736
Quad_1/QuadXface_5/Latch0Reg[13]:CLK,
Quad_1/QuadXface_5/Latch0Reg[13]:D,15287
Quad_1/QuadXface_5/Latch0Reg[13]:EN,13858
Quad_1/QuadXface_5/Latch0Reg[13]:Q,
Quad_1/QuadXface_4/HomeReg[6]:CLK,
Quad_1/QuadXface_4/HomeReg[6]:D,15287
Quad_1/QuadXface_4/HomeReg[6]:EN,15120
Quad_1/QuadXface_4/HomeReg[6]:Q,
MDTTop_1/un1_discoverIdDataOut_iv_5[1]:A,12935
MDTTop_1/un1_discoverIdDataOut_iv_5[1]:B,4903
MDTTop_1/un1_discoverIdDataOut_iv_5[1]:C,
MDTTop_1/un1_discoverIdDataOut_iv_5[1]:D,11334
MDTTop_1/un1_discoverIdDataOut_iv_5[1]:Y,4903
WDT_1/PowerUp.WDTExpFlag_2_0_a2_14:A,11972
WDT_1/PowerUp.WDTExpFlag_2_0_a2_14:B,11916
WDT_1/PowerUp.WDTExpFlag_2_0_a2_14:C,11828
WDT_1/PowerUp.WDTExpFlag_2_0_a2_14:D,11718
WDT_1/PowerUp.WDTExpFlag_2_0_a2_14:Y,11718
Quad_1/QuadXface_5/HomeReg[4]:CLK,
Quad_1/QuadXface_5/HomeReg[4]:D,15287
Quad_1/QuadXface_5/HomeReg[4]:EN,15120
Quad_1/QuadXface_5/HomeReg[4]:Q,
Quad_1/QuadXface_3/QuadDataOut_1_2[15]:A,13889
Quad_1/QuadXface_3/QuadDataOut_1_2[15]:B,13662
Quad_1/QuadXface_3/QuadDataOut_1_2[15]:C,11298
Quad_1/QuadXface_3/QuadDataOut_1_2[15]:D,
Quad_1/QuadXface_3/QuadDataOut_1_2[15]:Y,11298
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[4]:CLK,11748
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[4]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[4]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[4]:Q,11748
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[4]:SLn,9714
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[11]:A,10622
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[11]:B,11669
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[11]:C,12008
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[11]:D,11703
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[11]:FCI,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[11]:Y,10622
Quad_1/QuadXface_3/QuadDataOut_1_1:A,14125
Quad_1/QuadXface_3/QuadDataOut_1_1:B,13898
Quad_1/QuadXface_3/QuadDataOut_1_1:C,
Quad_1/QuadXface_3/QuadDataOut_1_1:Y,13898
DIO8_1/d8DataOut_m0_0_a2_0[19]:A,13693
DIO8_1/d8DataOut_m0_0_a2_0[19]:B,13710
DIO8_1/d8DataOut_m0_0_a2_0[19]:C,10122
DIO8_1/d8DataOut_m0_0_a2_0[19]:Y,10122
SSITop_2/DelayCounter_cry[1]:B,13840
SSITop_2/DelayCounter_cry[1]:FCI,13813
SSITop_2/DelayCounter_cry[1]:FCO,13813
SSITop_2/DelayCounter_cry[1]:S,14069
SSITop_1/DelayCounter[2]:CLK,11583
SSITop_1/DelayCounter[2]:D,14060
SSITop_1/DelayCounter[2]:EN,9833
SSITop_1/DelayCounter[2]:Q,11583
SSITop_1/DelayCounter[2]:SLn,10722
SSITop_2/Serial2ParallelData[6]:CLK,15326
SSITop_2/Serial2ParallelData[6]:D,15326
SSITop_2/Serial2ParallelData[6]:EN,10706
SSITop_2/Serial2ParallelData[6]:Q,15326
SSITop_2/Serial2ParallelData[6]:SLn,11847
MDTTop_1/un1_discoverIdDataOut_0_iv_3[27]:A,11957
MDTTop_1/un1_discoverIdDataOut_0_iv_3[27]:B,12716
MDTTop_1/un1_discoverIdDataOut_0_iv_3[27]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_3[27]:D,15008
MDTTop_1/un1_discoverIdDataOut_0_iv_3[27]:Y,11957
Quad_1/QuadXface_4/PostCount_RNO:A,14235
Quad_1/QuadXface_4/PostCount_RNO:B,14260
Quad_1/QuadXface_4/PostCount_RNO:Y,14235
Quad_1/QuadXface_2/QA[1]:CLK,-3710
Quad_1/QuadXface_2/QA[1]:D,15334
Quad_1/QuadXface_2/QA[1]:Q,-3710
DATA_iobuf[15]/U0/U_IOINFF:A,
DATA_iobuf[15]/U0/U_IOINFF:Y,
Quad_1/QuadXface_6/IndexEdgeDetected_1_0_m2:A,10890
Quad_1/QuadXface_6/IndexEdgeDetected_1_0_m2:B,12140
Quad_1/QuadXface_6/IndexEdgeDetected_1_0_m2:C,10795
Quad_1/QuadXface_6/IndexEdgeDetected_1_0_m2:D,10611
Quad_1/QuadXface_6/IndexEdgeDetected_1_0_m2:Y,10611
Quad_1/QuadXface_4/Latch0ArmedState[2]:CLK,13470
Quad_1/QuadXface_4/Latch0ArmedState[2]:D,-10946
Quad_1/QuadXface_4/Latch0ArmedState[2]:Q,13470
Quad_1/QuadXface_3/HomeReg[13]:CLK,
Quad_1/QuadXface_3/HomeReg[13]:D,15287
Quad_1/QuadXface_3/HomeReg[13]:EN,15120
Quad_1/QuadXface_3/HomeReg[13]:Q,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR[0],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR[1],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR[2],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR[3],13830
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR[4],13803
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR[5],13736
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR[6],7750
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR[7],7968
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR[8],7968
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR[9],9098
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR_EN,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_BLK[0],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_BLK[1],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_DOUT[0],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_DOUT[1],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_DOUT[2],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_DOUT[3],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_DOUT[4],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_DOUT[5],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_DOUT[6],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_DOUT[7],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_DOUT[8],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_DOUT_EN,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR[0],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR[1],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR[2],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR[3],13856
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR[4],13838
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR[5],13781
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR[6],7723
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR[7],7930
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR[8],7889
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR[9],9151
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR_EN,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:B_BLK[0],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:B_BLK[1],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:B_DOUT_EN,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_ADDR[0],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_ADDR[1],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_ADDR[2],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_ADDR[3],14118
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_ADDR[4],13995
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_ADDR[5],14007
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_ADDR[6],7995
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_ADDR[7],8168
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_ADDR[8],8138
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_ADDR[9],9369
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_ARST_N,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_BLK[0],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_BLK[1],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_CLK,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[0],10646
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[10],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[11],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[12],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[13],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[14],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[15],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[16],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[17],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[1],10532
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[2],10556
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[3],10565
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[4],10618
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[5],10623
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[6],10620
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[7],10627
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[8],10631
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[9],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/INST_RAM64x18_IP:C_WEN,13918
Decode_1/un1_discoverIdDataOut_iv_12[0]:A,12715
Decode_1/un1_discoverIdDataOut_iv_12[0]:B,8038
Decode_1/un1_discoverIdDataOut_iv_12[0]:C,11945
Decode_1/un1_discoverIdDataOut_iv_12[0]:D,9194
Decode_1/un1_discoverIdDataOut_iv_12[0]:Y,8038
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_13:IPA,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_13:IPC,
Quad_1/QuadXface_2/HomeLat:CLK,
Quad_1/QuadXface_2/HomeLat:D,15318
Quad_1/QuadXface_2/HomeLat:EN,12103
Quad_1/QuadXface_2/HomeLat:Q,
DATA_iobuf[9]/U0/U_IOINFF:A,
DATA_iobuf[9]/U0/U_IOINFF:Y,
CPUCnf_1/DLL_RST:ALn,
CPUCnf_1/DLL_RST:CLK,16667
CPUCnf_1/DLL_RST:D,15335
CPUCnf_1/DLL_RST:Q,16667
SSITop_1/DelayCounter_RNO[0]:A,14263
SSITop_1/DelayCounter_RNO[0]:Y,14263
MDTTop_2/MDTPosition_1_cry_4:B,5488
MDTTop_2/MDTPosition_1_cry_4:FCI,5442
MDTTop_2/MDTPosition_1_cry_4:FCO,5442
MDTTop_2/MDTPosition_1_cry_4:S,5710
DIO8_1/D8InputReg0[0]:CLK,
DIO8_1/D8InputReg0[0]:D,15303
DIO8_1/D8InputReg0[0]:EN,12603
DIO8_1/D8InputReg0[0]:Q,
Exp1Data_iobuf[2]/U0/U_IOOUTFF:A,
Exp1Data_iobuf[2]/U0/U_IOOUTFF:Y,
CtrlIO_1/DataBufferIn[3]:CLK,15334
CtrlIO_1/DataBufferIn[3]:D,15326
CtrlIO_1/DataBufferIn[3]:EN,12103
CtrlIO_1/DataBufferIn[3]:Q,15334
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[1]:A,12738
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[1]:B,12531
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[1]:C,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[1]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[1]:Y,12531
Quad_1/QuadXface_1/QB[1]:CLK,-3631
Quad_1/QuadXface_1/QB[1]:D,15334
Quad_1/QuadXface_1/QB[1]:Q,-3631
CtrlOut_1/DataBuffer[10]:ALn,-4495
CtrlOut_1/DataBuffer[10]:CLK,15612
CtrlOut_1/DataBuffer[10]:D,
CtrlOut_1/DataBuffer[10]:EN,
CtrlOut_1/DataBuffer[10]:Q,15612
CtrlOut_2/Count_n3:A,14263
CtrlOut_2/Count_n3:B,13025
CtrlOut_2/Count_n3:C,9932
CtrlOut_2/Count_n3:Y,9932
Quad_1/QuadXface_3/QuadDataOut_1_1[15]:A,13970
Quad_1/QuadXface_3/QuadDataOut_1_1[15]:B,17240
Quad_1/QuadXface_3/QuadDataOut_1_1[15]:C,14797
Quad_1/QuadXface_3/QuadDataOut_1_1[15]:D,11064
Quad_1/QuadXface_3/QuadDataOut_1_1[15]:Y,11064
DATA_iobuf[13]/U0/U_IOPAD:D,3624
DATA_iobuf[13]/U0/U_IOPAD:E,4878
DATA_iobuf[13]/U0/U_IOPAD:PAD,3624
DATA_iobuf[13]/U0/U_IOPAD:Y,
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[8]:CLK,10979
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[8]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[8]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[8]:Q,10979
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[8]:SLn,9714
ExpModLED_1/ShiftRegister0[3]:CLK,15334
ExpModLED_1/ShiftRegister0[3]:D,9180
ExpModLED_1/ShiftRegister0[3]:EN,12691
ExpModLED_1/ShiftRegister0[3]:Q,15334
Quad_1/QuadXface_4/QL1[1]:CLK,14263
Quad_1/QuadXface_4/QL1[1]:D,15334
Quad_1/QuadXface_4/QL1[1]:Q,14263
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[9]:A,14640
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[9]:B,14769
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[9]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[9]:D,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[9]:Y,14640
MDTTop_1/CountRA_cry[3]:B,5507
MDTTop_1/CountRA_cry[3]:FCI,5442
MDTTop_1/CountRA_cry[3]:FCO,5442
MDTTop_1/CountRA_cry[3]:S,5708
DIO8_1/IntDout_3_1_0_wmux_0[31]:A,10501
DIO8_1/IntDout_3_1_0_wmux_0[31]:B,11548
DIO8_1/IntDout_3_1_0_wmux_0[31]:C,13350
DIO8_1/IntDout_3_1_0_wmux_0[31]:D,13090
DIO8_1/IntDout_3_1_0_wmux_0[31]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[31]:Y,10501
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_6_6:A,10673
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_6_6:B,10575
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_6_6:C,10468
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_6_6:D,10358
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_6_6:Y,10358
ExpModLED_1/un28_intexpledselect_0_0:A,-10841
ExpModLED_1/un28_intexpledselect_0_0:B,-13148
ExpModLED_1/un28_intexpledselect_0_0:Y,-13148
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_33:IPENn,
DATA_iobuf[0]/U0/U_IOENFF:A,4878
DATA_iobuf[0]/U0/U_IOENFF:Y,4878
Exp1Data_iobuf[0]/U0/U_IOENFF:A,
Exp1Data_iobuf[0]/U0/U_IOENFF:Y,
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_11:A,9896
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_11:B,9796
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_11:C,9743
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_11:D,9651
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_11:Y,9651
CtrlIO_1/un1_ShiftOutRegister_i_m2[0]:A,
CtrlIO_1/un1_ShiftOutRegister_i_m2[0]:B,
CtrlIO_1/un1_ShiftOutRegister_i_m2[0]:C,
CtrlIO_1/un1_ShiftOutRegister_i_m2[0]:Y,
Quad_1/QuadXface_2/Latch0InSel:CLK,15548
Quad_1/QuadXface_2/Latch0InSel:D,
Quad_1/QuadXface_2/Latch0InSel:EN,-10145
Quad_1/QuadXface_2/Latch0InSel:Q,15548
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[13]:A,13690
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[13]:B,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[13]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[13]:D,13577
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[13]:Y,13577
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[23]:A,8285
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[23]:B,16629
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[23]:C,16396
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[23]:D,13755
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[23]:Y,8285
Quad_1/QuadXface_4/QuadDataOut_1_1:A,
Quad_1/QuadXface_4/QuadDataOut_1_1:B,15163
Quad_1/QuadXface_4/QuadDataOut_1_1:C,15157
Quad_1/QuadXface_4/QuadDataOut_1_1:Y,15157
Quad_1/QuadXface_5/QuadCount[11]:CLK,11096
Quad_1/QuadXface_5/QuadCount[11]:D,10764
Quad_1/QuadXface_5/QuadCount[11]:Q,11096
Quad_1/QuadXface_5/QuadCount[11]:SLn,11847
CtrlIO_1/Axis1Status1:ALn,-4495
CtrlIO_1/Axis1Status1:CLK,15540
CtrlIO_1/Axis1Status1:D,
CtrlIO_1/Axis1Status1:EN,
CtrlIO_1/Axis1Status1:Q,15540
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_9:IPENn,
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_0_11:A,12008
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_0_11:B,11967
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_0_11:C,11870
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_0_11:D,11752
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_0_11:Y,11752
Quad_1/QuadXface_1/Latch0Reg[3]:CLK,
Quad_1/QuadXface_1/Latch0Reg[3]:D,15287
Quad_1/QuadXface_1/Latch0Reg[3]:EN,13858
Quad_1/QuadXface_1/Latch0Reg[3]:Q,
Quad_1/QuadXface_1/Latch1Lat:CLK,
Quad_1/QuadXface_1/Latch1Lat:D,15303
Quad_1/QuadXface_1/Latch1Lat:EN,12103
Quad_1/QuadXface_1/Latch1Lat:Q,
SerMemInt_1/SerialDataInput[6]:CLK,15326
SerMemInt_1/SerialDataInput[6]:D,15326
SerMemInt_1/SerialDataInput[6]:EN,11644
SerMemInt_1/SerialDataInput[6]:Q,15326
SerMemInt_1/MemoryAddress[5]:CLK,5063
SerMemInt_1/MemoryAddress[5]:D,
SerMemInt_1/MemoryAddress[5]:EN,
SerMemInt_1/MemoryAddress[5]:Q,5063
Quad_1/QuadXface_5/Latch0ArmedState_1[2]:A,-8429
Quad_1/QuadXface_5/Latch0ArmedState_1[2]:B,-3806
Quad_1/QuadXface_5/Latch0ArmedState_1[2]:C,14188
Quad_1/QuadXface_5/Latch0ArmedState_1[2]:D,
Quad_1/QuadXface_5/Latch0ArmedState_1[2]:Y,-8429
Quad_1/QuadXface_5/un1_ledstatuswrite_0_0:A,
Quad_1/QuadXface_5/un1_ledstatuswrite_0_0:B,-7320
Quad_1/QuadXface_5/un1_ledstatuswrite_0_0:C,-7054
Quad_1/QuadXface_5/un1_ledstatuswrite_0_0:D,13919
Quad_1/QuadXface_5/un1_ledstatuswrite_0_0:Y,-7320
DIO8_1/un1_IntDout_iv_0[10]:A,13193
DIO8_1/un1_IntDout_iv_0[10]:B,13079
DIO8_1/un1_IntDout_iv_0[10]:C,10501
DIO8_1/un1_IntDout_iv_0[10]:D,10395
DIO8_1/un1_IntDout_iv_0[10]:Y,10395
Analog_1/StateMach_1/CycleCounter_RNI6ULV[2]:A,9642
Analog_1/StateMach_1/CycleCounter_RNI6ULV[2]:B,9601
Analog_1/StateMach_1/CycleCounter_RNI6ULV[2]:C,9497
Analog_1/StateMach_1/CycleCounter_RNI6ULV[2]:D,9399
Analog_1/StateMach_1/CycleCounter_RNI6ULV[2]:Y,9399
Quad_1/QuadXface_4/HomeReg[15]:CLK,
Quad_1/QuadXface_4/HomeReg[15]:D,15287
Quad_1/QuadXface_4/HomeReg[15]:EN,15120
Quad_1/QuadXface_4/HomeReg[15]:Q,
LatCnt_1/LatencyCounter[21]:CLK,5583
LatCnt_1/LatencyCounter[21]:D,5366
LatCnt_1/LatencyCounter[21]:EN,-6247
LatCnt_1/LatencyCounter[21]:Q,5583
LatCnt_1/LatencyCounter[21]:SLn,-5250
ExpSigRoute_2/un1_serialmemorydataout_iv_0[1]:A,
ExpSigRoute_2/un1_serialmemorydataout_iv_0[1]:B,
ExpSigRoute_2/un1_serialmemorydataout_iv_0[1]:C,
ExpSigRoute_2/un1_serialmemorydataout_iv_0[1]:D,
ExpSigRoute_2/un1_serialmemorydataout_iv_0[1]:Y,
M_OUT1_DATA_obuf/U0/U_IOPAD:D,
M_OUT1_DATA_obuf/U0/U_IOPAD:E,
M_OUT1_DATA_obuf/U0/U_IOPAD:PAD,
Quad_1/QuadXface_3/RisingLatch0_1:A,14317
Quad_1/QuadXface_3/RisingLatch0_1:B,14215
Quad_1/QuadXface_3/RisingLatch0_1:Y,14215
SSITop_2/CycleCounter[3]:CLK,12889
SSITop_2/CycleCounter[3]:D,12802
SSITop_2/CycleCounter[3]:EN,13853
SSITop_2/CycleCounter[3]:Q,12889
DiscID_1/un14_expoldap2_1:A,10670
DiscID_1/un14_expoldap2_1:B,10620
DiscID_1/un14_expoldap2_1:Y,10620
CtrlOut_2/ShiftRegister[10]:CLK,14235
CtrlOut_2/ShiftRegister[10]:D,12813
CtrlOut_2/ShiftRegister[10]:EN,12700
CtrlOut_2/ShiftRegister[10]:Q,14235
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_5:IPB,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_5:IPC,
Quad_1/QuadXface_3/HomeReg[10]:CLK,
Quad_1/QuadXface_3/HomeReg[10]:D,15287
Quad_1/QuadXface_3/HomeReg[10]:EN,15120
Quad_1/QuadXface_3/HomeReg[10]:Q,
DIO8_1/d8DataOut_m6_cZ[12]:A,13673
DIO8_1/d8DataOut_m6_cZ[12]:B,12515
DIO8_1/d8DataOut_m6_cZ[12]:C,10122
DIO8_1/d8DataOut_m6_cZ[12]:D,
DIO8_1/d8DataOut_m6_cZ[12]:Y,10122
CtrlOut_2/ShiftEnable_RNI1H051:A,13867
CtrlOut_2/ShiftEnable_RNI1H051:B,12700
CtrlOut_2/ShiftEnable_RNI1H051:C,13945
CtrlOut_2/ShiftEnable_RNI1H051:D,13826
CtrlOut_2/ShiftEnable_RNI1H051:Y,12700
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[11]:A,4677
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[11]:B,14889
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[11]:C,13776
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[11]:D,13282
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[11]:Y,4677
DATA_iobuf[4]/U0/U_IOPAD:D,3796
DATA_iobuf[4]/U0/U_IOPAD:E,4878
DATA_iobuf[4]/U0/U_IOPAD:PAD,3796
DATA_iobuf[4]/U0/U_IOPAD:Y,
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[8]:CLK,13169
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[8]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[8]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[8]:Q,13169
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[8]:SLn,9714
Decode_1/un53_data_RNI20S71:A,8038
Decode_1/un53_data_RNI20S71:B,14978
Decode_1/un53_data_RNI20S71:C,14741
Decode_1/un53_data_RNI20S71:Y,8038
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_20:IPENn,
WDT_1/un1_WD_RST_SHIFT_1_i_0:A,14199
WDT_1/un1_WD_RST_SHIFT_1_i_0:B,14068
WDT_1/un1_WD_RST_SHIFT_1_i_0:C,-3970
WDT_1/un1_WD_RST_SHIFT_1_i_0:D,
WDT_1/un1_WD_RST_SHIFT_1_i_0:Y,-3970
DIO8_1/d8DataOut_m2[14]:A,13179
DIO8_1/d8DataOut_m2[14]:B,12121
DIO8_1/d8DataOut_m2[14]:C,10926
DIO8_1/d8DataOut_m2[14]:D,
DIO8_1/d8DataOut_m2[14]:Y,10926
Quad_1/QuadXface_6/RisingHome:CLK,12166
Quad_1/QuadXface_6/RisingHome:D,14207
Quad_1/QuadXface_6/RisingHome:Q,12166
ExpModLED_1/ShiftRegister1_3_i_m2_i_m2_2[2]:A,14485
ExpModLED_1/ShiftRegister1_3_i_m2_i_m2_2[2]:B,14402
ExpModLED_1/ShiftRegister1_3_i_m2_i_m2_2[2]:C,11669
ExpModLED_1/ShiftRegister1_3_i_m2_i_m2_2[2]:D,9180
ExpModLED_1/ShiftRegister1_3_i_m2_i_m2_2[2]:Y,9180
SSITop_2/Serial2ParallelData[3]:CLK,15326
SSITop_2/Serial2ParallelData[3]:D,15326
SSITop_2/Serial2ParallelData[3]:EN,10706
SSITop_2/Serial2ParallelData[3]:Q,15326
SSITop_2/Serial2ParallelData[3]:SLn,11847
SerMemInt_1/StateMachine_ns_0_0[3]:A,14286
SerMemInt_1/StateMachine_ns_0_0[3]:B,14204
SerMemInt_1/StateMachine_ns_0_0[3]:C,9278
SerMemInt_1/StateMachine_ns_0_0[3]:D,10576
SerMemInt_1/StateMachine_ns_0_0[3]:Y,9278
Quad_1/QuadXface_5/QuadLatch[4]:CLK,
Quad_1/QuadXface_5/QuadLatch[4]:D,15287
Quad_1/QuadXface_5/QuadLatch[4]:EN,12103
Quad_1/QuadXface_5/QuadLatch[4]:Q,
DATA_iobuf[27]/U0/U_IOINFF:A,
DATA_iobuf[27]/U0/U_IOINFF:Y,
DIO8_1/D8OutputReg2[16]:ALn,-4495
DIO8_1/D8OutputReg2[16]:CLK,13350
DIO8_1/D8OutputReg2[16]:D,
DIO8_1/D8OutputReg2[16]:EN,-9175
DIO8_1/D8OutputReg2[16]:Q,13350
SerMemInt_1/SerialDataOutputMux_m0[6]:A,13098
SerMemInt_1/SerialDataOutputMux_m0[6]:B,13085
SerMemInt_1/SerialDataOutputMux_m0[6]:Y,13085
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux_0[1]:A,11334
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux_0[1]:B,13927
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux_0[1]:C,
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux_0[1]:D,
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux_0[1]:FCI,
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux_0[1]:Y,11334
WDT_1/AccessKeyReg1[3]:ALn,
WDT_1/AccessKeyReg1[3]:CLK,13063
WDT_1/AccessKeyReg1[3]:D,14233
WDT_1/AccessKeyReg1[3]:EN,-3970
WDT_1/AccessKeyReg1[3]:Q,13063
MDTTop_1/MDTPosition[1]:CLK,
MDTTop_1/MDTPosition[1]:D,5744
MDTTop_1/MDTPosition[1]:EN,5602
MDTTop_1/MDTPosition[1]:Q,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[10]:A,10598
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[10]:B,11645
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[10]:C,11990
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[10]:D,11686
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[10]:FCI,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[10]:Y,10598
MDTTop_1/MDTPosition[7]:CLK,
MDTTop_1/MDTPosition[7]:D,5659
MDTTop_1/MDTPosition[7]:EN,5602
MDTTop_1/MDTPosition[7]:Q,
CtrlOut_1/ShiftRegister_4[6]:A,15612
CtrlOut_1/ShiftRegister_4[6]:B,14235
CtrlOut_1/ShiftRegister_4[6]:C,12813
CtrlOut_1/ShiftRegister_4[6]:Y,12813
DATA_iobuf[21]/U0/U_IOINFF:A,
DATA_iobuf[21]/U0/U_IOINFF:Y,
M_ENABLE_obuf[0]/U0/U_IOPAD:D,
M_ENABLE_obuf[0]/U0/U_IOPAD:E,
M_ENABLE_obuf[0]/U0/U_IOPAD:PAD,
DATA_iobuf[19]/U0/U_IOINFF:A,
DATA_iobuf[19]/U0/U_IOINFF:Y,
WDT_1/FPGAProgDOut_Z[4]:CLK,
WDT_1/FPGAProgDOut_Z[4]:D,
WDT_1/FPGAProgDOut_Z[4]:EN,-4037
WDT_1/FPGAProgDOut_Z[4]:Q,
Quad_1/QuadXface_2/QL0[0]:CLK,15334
Quad_1/QuadXface_2/QL0[0]:D,9523
Quad_1/QuadXface_2/QL0[0]:Q,15334
MDTTop_2/MDTPosition_1_cry_14:B,5678
MDTTop_2/MDTPosition_1_cry_14:FCI,5442
MDTTop_2/MDTPosition_1_cry_14:FCO,5442
MDTTop_2/MDTPosition_1_cry_14:S,5537
DiscID_1/DiscExpID_1/ExpansionID2_1_RNII2SC1[10]:A,-11689
DiscID_1/DiscExpID_1/ExpansionID2_1_RNII2SC1[10]:B,-11745
DiscID_1/DiscExpID_1/ExpansionID2_1_RNII2SC1[10]:C,-12879
DiscID_1/DiscExpID_1/ExpansionID2_1_RNII2SC1[10]:D,-13047
DiscID_1/DiscExpID_1/ExpansionID2_1_RNII2SC1[10]:Y,-13047
DIO8_1/InputShiftRegister[14]:CLK,15303
DIO8_1/InputShiftRegister[14]:D,15303
DIO8_1/InputShiftRegister[14]:EN,9791
DIO8_1/InputShiftRegister[14]:Q,15303
Quad_1/QuadXface_5/QuadCount_RNO_0[15]:A,12936
Quad_1/QuadXface_5/QuadCount_RNO_0[15]:B,9830
Quad_1/QuadXface_5/QuadCount_RNO_0[15]:Y,9830
Quad_1/QuadXface_3/QuadDataOut_1_m2[3]:A,14704
Quad_1/QuadXface_3/QuadDataOut_1_m2[3]:B,14563
Quad_1/QuadXface_3/QuadDataOut_1_m2[3]:C,13454
Quad_1/QuadXface_3/QuadDataOut_1_m2[3]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2[3]:Y,13454
Quad_1/QuadXface_1/QH[0]:CLK,15334
Quad_1/QuadXface_1/QH[0]:D,9515
Quad_1/QuadXface_1/QH[0]:Q,15334
DiscID_1/DiscExpID_1/ShiftEnable_RNO_0:A,13183
DiscID_1/DiscExpID_1/ShiftEnable_RNO_0:B,13061
DiscID_1/DiscExpID_1/ShiftEnable_RNO_0:C,11021
DiscID_1/DiscExpID_1/ShiftEnable_RNO_0:D,10797
DiscID_1/DiscExpID_1/ShiftEnable_RNO_0:Y,10797
Decode_1/QA1LEDStatusRead_0_a2:A,8026
Decode_1/QA1LEDStatusRead_0_a2:B,6934
Decode_1/QA1LEDStatusRead_0_a2:C,
Decode_1/QA1LEDStatusRead_0_a2:D,7748
Decode_1/QA1LEDStatusRead_0_a2:Y,6934
SerMemInt_1/StateMachine_ns_i_m4_i_m2[2]:A,14248
SerMemInt_1/StateMachine_ns_i_m4_i_m2[2]:B,9656
SerMemInt_1/StateMachine_ns_i_m4_i_m2[2]:C,9387
SerMemInt_1/StateMachine_ns_i_m4_i_m2[2]:Y,9387
Quad_1/QuadXface_6/HomeTriggerType[1]:CLK,11898
Quad_1/QuadXface_6/HomeTriggerType[1]:D,
Quad_1/QuadXface_6/HomeTriggerType[1]:EN,-7429
Quad_1/QuadXface_6/HomeTriggerType[1]:Q,11898
DiscID_1/DiscCtrlID_1/State[4]:CLK,13113
DiscID_1/DiscCtrlID_1/State[4]:D,13026
DiscID_1/DiscCtrlID_1/State[4]:Q,13113
Quad_1/QuadXface_2/HomeReg[4]:CLK,
Quad_1/QuadXface_2/HomeReg[4]:D,15287
Quad_1/QuadXface_2/HomeReg[4]:EN,15120
Quad_1/QuadXface_2/HomeReg[4]:Q,
Quad_1/QuadXface_1/QuadDataOut_1_m4[9]:A,
Quad_1/QuadXface_1/QuadDataOut_1_m4[9]:B,13961
Quad_1/QuadXface_1/QuadDataOut_1_m4[9]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m4[9]:Y,13961
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[10]:CLK,10880
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[10]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[10]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[10]:Q,10880
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[10]:SLn,9714
MDTTop_1/un1_discoverIdDataOut_0_iv_5[18]:A,11701
MDTTop_1/un1_discoverIdDataOut_0_iv_5[18]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_5[18]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_5[18]:D,9322
MDTTop_1/un1_discoverIdDataOut_0_iv_5[18]:Y,9322
MDTTop_1/un1_discoverIdDataOut_0_iv_2[25]:A,11754
MDTTop_1/un1_discoverIdDataOut_0_iv_2[25]:B,11663
MDTTop_1/un1_discoverIdDataOut_0_iv_2[25]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_2[25]:D,11099
MDTTop_1/un1_discoverIdDataOut_0_iv_2[25]:Y,11099
Quad_1/QuadXface_6/QuadDataOut_1_2[18]:A,15063
Quad_1/QuadXface_6/QuadDataOut_1_2[18]:B,15013
Quad_1/QuadXface_6/QuadDataOut_1_2[18]:C,15326
Quad_1/QuadXface_6/QuadDataOut_1_2[18]:D,
Quad_1/QuadXface_6/QuadDataOut_1_2[18]:Y,15013
DIO8_1/d8DataOut_m2_1[6]:A,13369
DIO8_1/d8DataOut_m2_1[6]:B,12311
DIO8_1/d8DataOut_m2_1[6]:C,
DIO8_1/d8DataOut_m2_1[6]:Y,12311
SSITop_1/DelayCntEn_1:A,14224
SSITop_1/DelayCntEn_1:B,11094
SSITop_1/DelayCntEn_1:C,14281
SSITop_1/DelayCntEn_1:D,14070
SSITop_1/DelayCntEn_1:Y,11094
Quad_1/QuadXface_6/FallingLatch0:CLK,12964
Quad_1/QuadXface_6/FallingLatch0:D,14227
Quad_1/QuadXface_6/FallingLatch0:Q,12964
DATA_iobuf[31]/U0/U_IOINFF:A,
DATA_iobuf[31]/U0/U_IOINFF:Y,
Quad_1/QuadXface_6/ABreak:CLK,
Quad_1/QuadXface_6/ABreak:D,15334
Quad_1/QuadXface_6/ABreak:EN,12103
Quad_1/QuadXface_6/ABreak:Q,
Quad_1/QuadXface_3/DirectionLat:CLK,
Quad_1/QuadXface_3/DirectionLat:D,15383
Quad_1/QuadXface_3/DirectionLat:EN,15120
Quad_1/QuadXface_3/DirectionLat:Q,
MDTTop_1/MDTPosition_1_cry_1:A,5533
MDTTop_1/MDTPosition_1_cry_1:B,5480
MDTTop_1/MDTPosition_1_cry_1:FCI,5455
MDTTop_1/MDTPosition_1_cry_1:FCO,5455
MDTTop_1/MDTPosition_1_cry_1:S,5744
SSITop_2/un11_delaycounter_0_I_39:A,13068
SSITop_2/un11_delaycounter_0_I_39:B,11668
SSITop_2/un11_delaycounter_0_I_39:C,11578
SSITop_2/un11_delaycounter_0_I_39:D,12673
SSITop_2/un11_delaycounter_0_I_39:FCI,11476
SSITop_2/un11_delaycounter_0_I_39:FCO,11476
Quad_1/QuadXface_3/QuadCount[5]:CLK,10810
Quad_1/QuadXface_3/QuadCount[5]:D,10876
Quad_1/QuadXface_3/QuadCount[5]:Q,10810
Quad_1/QuadXface_3/QuadCount[5]:SLn,11847
Quad_1/QuadXface_3/QuadCount[15]:CLK,9896
Quad_1/QuadXface_3/QuadCount[15]:D,9830
Quad_1/QuadXface_3/QuadCount[15]:Q,9896
Quad_1/QuadXface_3/QuadCount[15]:SLn,11847
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[13]:CLK,-12157
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[13]:D,15310
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[13]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[13]:Q,-12157
Decode_1/un3_axis0x012read_0_a2:A,17137
Decode_1/un3_axis0x012read_0_a2:B,15821
Decode_1/un3_axis0x012read_0_a2:C,14323
Decode_1/un3_axis0x012read_0_a2:D,16837
Decode_1/un3_axis0x012read_0_a2:Y,14323
MDTTop_1/Delay_cry[9]:B,5727
MDTTop_1/Delay_cry[9]:FCI,5556
MDTTop_1/Delay_cry[9]:FCO,5556
MDTTop_1/Delay_cry[9]:S,5594
LatCnt_1/LatencyCounter_cry[25]:B,5659
LatCnt_1/LatencyCounter_cry[25]:FCI,5176
LatCnt_1/LatencyCounter_cry[25]:FCO,5176
LatCnt_1/LatencyCounter_cry[25]:S,5290
CtrlOut_1/ShiftRegister_4[4]:A,15612
CtrlOut_1/ShiftRegister_4[4]:B,14235
CtrlOut_1/ShiftRegister_4[4]:C,12813
CtrlOut_1/ShiftRegister_4[4]:Y,12813
Exp3Data_iobuf[4]/U0/U_IOOUTFF:A,
Exp3Data_iobuf[4]/U0/U_IOOUTFF:Y,
Decode_1/un1_discoverIdDataOut_0_iv_4_0[31]:A,13950
Decode_1/un1_discoverIdDataOut_0_iv_4_0[31]:B,9468
Decode_1/un1_discoverIdDataOut_0_iv_4_0[31]:C,
Decode_1/un1_discoverIdDataOut_0_iv_4_0[31]:Y,9468
Quad_1/QuadXface_5/LatchedInc:CLK,11866
Quad_1/QuadXface_5/LatchedInc:D,-3779
Quad_1/QuadXface_5/LatchedInc:Q,11866
DIO8_1/D8OutputReg0[30]:ALn,-4495
DIO8_1/D8OutputReg0[30]:CLK,12291
DIO8_1/D8OutputReg0[30]:D,
DIO8_1/D8OutputReg0[30]:EN,-9145
DIO8_1/D8OutputReg0[30]:Q,12291
Quad_1/QuadXface_5/intEdgeMode_2_0_a3_0_a2:A,14263
Quad_1/QuadXface_5/intEdgeMode_2_0_a3_0_a2:B,13045
Quad_1/QuadXface_5/intEdgeMode_2_0_a3_0_a2:C,15470
Quad_1/QuadXface_5/intEdgeMode_2_0_a3_0_a2:Y,13045
Exp0Data_iobuf[4]/U0/U_IOPAD:D,
Exp0Data_iobuf[4]/U0/U_IOPAD:E,
Exp0Data_iobuf[4]/U0/U_IOPAD:PAD,
Exp0Data_iobuf[4]/U0/U_IOPAD:Y,
Decode_1/un3_cpuledwrite_0_a2_0:A,
Decode_1/un3_cpuledwrite_0_a2_0:B,
Decode_1/un3_cpuledwrite_0_a2_0:C,
Decode_1/un3_cpuledwrite_0_a2_0:Y,
MDTTop_1/CountRA[15]:CLK,5735
MDTTop_1/CountRA[15]:D,5480
MDTTop_1/CountRA[15]:EN,5496
MDTTop_1/CountRA[15]:Q,5735
MDTTop_1/CountRA[15]:SLn,6387
ExpSigRoute_3/un25_expdata_i_o2_RNITLRL5:A,
ExpSigRoute_3/un25_expdata_i_o2_RNITLRL5:B,
ExpSigRoute_3/un25_expdata_i_o2_RNITLRL5:C,
ExpSigRoute_3/un25_expdata_i_o2_RNITLRL5:Y,
Analog_1/Ser2Par_1/S2P_Data_cZ[5]:A,14243
Analog_1/Ser2Par_1/S2P_Data_cZ[5]:B,10623
Analog_1/Ser2Par_1/S2P_Data_cZ[5]:C,11414
Analog_1/Ser2Par_1/S2P_Data_cZ[5]:Y,10623
SSITop_1/un1_enable_2:A,14374
SSITop_1/un1_enable_2:B,14318
SSITop_1/un1_enable_2:C,12889
SSITop_1/un1_enable_2:D,12775
SSITop_1/un1_enable_2:Y,12775
Quad_1/QuadXface_3/QuadCount[9]:CLK,10902
Quad_1/QuadXface_3/QuadCount[9]:D,10802
Quad_1/QuadXface_3/QuadCount[9]:Q,10902
Quad_1/QuadXface_3/QuadCount[9]:SLn,11847
Quad_1/QuadXface_1/QuadDataOut_1_m2_1[8]:A,13350
Quad_1/QuadXface_1/QuadDataOut_1_m2_1[8]:B,13148
Quad_1/QuadXface_1/QuadDataOut_1_m2_1[8]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m2_1[8]:Y,13148
WDT_1/WDTCounter_RNID593[17]:A,11590
WDT_1/WDTCounter_RNID593[17]:B,11534
WDT_1/WDTCounter_RNID593[17]:C,11446
WDT_1/WDTCounter_RNID593[17]:D,11336
WDT_1/WDTCounter_RNID593[17]:Y,11336
Quad_1/QuadXface_4/QuadCount[8]:CLK,9795
Quad_1/QuadXface_4/QuadCount[8]:D,10821
Quad_1/QuadXface_4/QuadCount[8]:Q,9795
Quad_1/QuadXface_4/QuadCount[8]:SLn,11847
MDTTop_2/CountRA[10]:CLK,5640
MDTTop_2/CountRA[10]:D,5575
MDTTop_2/CountRA[10]:EN,5496
MDTTop_2/CountRA[10]:Q,5640
MDTTop_2/CountRA[10]:SLn,6387
Quad_1/QuadXface_5/QuadLatch[9]:CLK,
Quad_1/QuadXface_5/QuadLatch[9]:D,15287
Quad_1/QuadXface_5/QuadLatch[9]:EN,12103
Quad_1/QuadXface_5/QuadLatch[9]:Q,
Quad_1/QuadXface_6/QuadDataOut_1_m2[7]:A,16296
Quad_1/QuadXface_6/QuadDataOut_1_m2[7]:B,16189
Quad_1/QuadXface_6/QuadDataOut_1_m2[7]:C,15035
Quad_1/QuadXface_6/QuadDataOut_1_m2[7]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2[7]:Y,15035
Quad_1/QuadXface_5/QuadDataOut_1_2[14]:A,
Quad_1/QuadXface_5/QuadDataOut_1_2[14]:B,12084
Quad_1/QuadXface_5/QuadDataOut_1_2[14]:C,13201
Quad_1/QuadXface_5/QuadDataOut_1_2[14]:D,
Quad_1/QuadXface_5/QuadDataOut_1_2[14]:Y,12084
LatCnt_1/LatencyCounter[1]:CLK,5203
LatCnt_1/LatencyCounter[1]:D,5736
LatCnt_1/LatencyCounter[1]:EN,-6247
LatCnt_1/LatencyCounter[1]:Q,5203
LatCnt_1/LatencyCounter[1]:SLn,-5250
WDT_1/WDTCounter_s[21]:B,13899
WDT_1/WDTCounter_s[21]:C,13980
WDT_1/WDTCounter_s[21]:D,15051
WDT_1/WDTCounter_s[21]:FCI,13518
WDT_1/WDTCounter_s[21]:S,13518
ExpModLED_1/State_ns_1_0_.N_775_i:A,11905
ExpModLED_1/State_ns_1_0_.N_775_i:B,8862
ExpModLED_1/State_ns_1_0_.N_775_i:C,14114
ExpModLED_1/State_ns_1_0_.N_775_i:D,11875
ExpModLED_1/State_ns_1_0_.N_775_i:Y,8862
WDT_1/WDTDelay[3]:ALn,
WDT_1/WDTDelay[3]:CLK,14854
WDT_1/WDTDelay[3]:D,
WDT_1/WDTDelay[3]:EN,-3973
WDT_1/WDTDelay[3]:Q,14854
Quad_1/QuadXface_2/AccumOverflow:CLK,
Quad_1/QuadXface_2/AccumOverflow:D,15334
Quad_1/QuadXface_2/AccumOverflow:EN,12103
Quad_1/QuadXface_2/AccumOverflow:Q,
Quad_1/QuadXface_2/Latch1ArmedState[0]:CLK,13326
Quad_1/QuadXface_2/Latch1ArmedState[0]:D,-11110
Quad_1/QuadXface_2/Latch1ArmedState[0]:Q,13326
Exp2Data_iobuf[4]/U0/U_IOINFF:A,
Exp2Data_iobuf[4]/U0/U_IOINFF:Y,
ExpSigRoute_1/un5_serialmemorydatain_0_a2_RNIGNAD3:A,-2092
ExpSigRoute_1/un5_serialmemorydatain_0_a2_RNIGNAD3:B,-1050
ExpSigRoute_1/un5_serialmemorydatain_0_a2_RNIGNAD3:C,4558
ExpSigRoute_1/un5_serialmemorydatain_0_a2_RNIGNAD3:Y,-2092
DATA_iobuf[4]/U0/U_IOINFF:A,
DATA_iobuf[4]/U0/U_IOINFF:Y,
WDT_1/WDTDelay[1]:ALn,
WDT_1/WDTDelay[1]:CLK,14816
WDT_1/WDTDelay[1]:D,
WDT_1/WDTDelay[1]:EN,-3973
WDT_1/WDTDelay[1]:Q,14816
DiscID_1/un24_expoldap2_1:A,10670
DiscID_1/un24_expoldap2_1:B,10620
DiscID_1/un24_expoldap2_1:Y,10620
M_IO_OE_obuf/U0/U_IOENFF:A,
M_IO_OE_obuf/U0/U_IOENFF:Y,
SSITop_2/SSIDataLatch[12]:CLK,
SSITop_2/SSIDataLatch[12]:D,15326
SSITop_2/SSIDataLatch[12]:EN,12103
SSITop_2/SSIDataLatch[12]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_11[6]:A,8221
MDTTop_1/un1_discoverIdDataOut_0_iv_11[6]:B,9941
MDTTop_1/un1_discoverIdDataOut_0_iv_11[6]:C,15959
MDTTop_1/un1_discoverIdDataOut_0_iv_11[6]:D,10593
MDTTop_1/un1_discoverIdDataOut_0_iv_11[6]:Y,8221
MDTTop_1/un1_discoverIdDataOut_0_iv_1[16]:A,13805
MDTTop_1/un1_discoverIdDataOut_0_iv_1[16]:B,10263
MDTTop_1/un1_discoverIdDataOut_0_iv_1[16]:C,12178
MDTTop_1/un1_discoverIdDataOut_0_iv_1[16]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_1[16]:Y,10263
DIO8_1/D8InputReg1[0]:CLK,
DIO8_1/D8InputReg1[0]:D,15303
DIO8_1/D8InputReg1[0]:EN,12603
DIO8_1/D8InputReg1[0]:Q,
Quad_1/QuadXface_6/HomeReg[0]:CLK,
Quad_1/QuadXface_6/HomeReg[0]:D,15287
Quad_1/QuadXface_6/HomeReg[0]:EN,15120
Quad_1/QuadXface_6/HomeReg[0]:Q,
Quad_1/QuadXface_5/IllegalTransitionLat_RNO:A,11088
Quad_1/QuadXface_5/IllegalTransitionLat_RNO:B,12835
Quad_1/QuadXface_5/IllegalTransitionLat_RNO:Y,11088
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[13]:A,3835
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[13]:B,14047
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[13]:C,12934
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[13]:D,12440
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[13]:Y,3835
Quad_1/QuadXface_6/HomeReg[6]:CLK,
Quad_1/QuadXface_6/HomeReg[6]:D,15287
Quad_1/QuadXface_6/HomeReg[6]:EN,15120
Quad_1/QuadXface_6/HomeReg[6]:Q,
MDTTop_1/Delay_cry[4]:B,5632
MDTTop_1/Delay_cry[4]:FCI,5556
MDTTop_1/Delay_cry[4]:FCO,5556
MDTTop_1/Delay_cry[4]:S,5689
DiscID_1/DiscExpID_1/State_RNO[4]:A,14317
DiscID_1/DiscExpID_1/State_RNO[4]:B,14176
DiscID_1/DiscExpID_1/State_RNO[4]:C,13617
DiscID_1/DiscExpID_1/State_RNO[4]:D,13026
DiscID_1/DiscExpID_1/State_RNO[4]:Y,13026
SSITop_1/CycleCounter_cry[4]:B,12812
SSITop_1/CycleCounter_cry[4]:C,13972
SSITop_1/CycleCounter_cry[4]:FCI,12768
SSITop_1/CycleCounter_cry[4]:FCO,12768
SSITop_1/CycleCounter_cry[4]:S,12785
Quad_1/QuadXface_5/QuadDataOut_1_2[23]:A,13877
Quad_1/QuadXface_5/QuadDataOut_1_2[23]:B,14883
Quad_1/QuadXface_5/QuadDataOut_1_2[23]:C,15112
Quad_1/QuadXface_5/QuadDataOut_1_2[23]:D,
Quad_1/QuadXface_5/QuadDataOut_1_2[23]:Y,13877
MDTTop_2/MDTPosition_1_cry_7:B,5545
MDTTop_2/MDTPosition_1_cry_7:FCI,5442
MDTTop_2/MDTPosition_1_cry_7:FCO,5442
MDTTop_2/MDTPosition_1_cry_7:S,5659
DIO8_1/un1_IntDout_iv[13]:A,10395
DIO8_1/un1_IntDout_iv[13]:B,14235
DIO8_1/un1_IntDout_iv[13]:C,8654
DIO8_1/un1_IntDout_iv[13]:D,8574
DIO8_1/un1_IntDout_iv[13]:Y,8574
DIO8_1/d8DataOut_m6_cZ[19]:A,15611
DIO8_1/d8DataOut_m6_cZ[19]:B,14453
DIO8_1/d8DataOut_m6_cZ[19]:C,12060
DIO8_1/d8DataOut_m6_cZ[19]:D,
DIO8_1/d8DataOut_m6_cZ[19]:Y,12060
DIO8_1/d8DataOut_m5s4_i_a2_i_o2:A,4926
DIO8_1/d8DataOut_m5s4_i_a2_i_o2:B,4772
DIO8_1/d8DataOut_m5s4_i_a2_i_o2:C,5898
DIO8_1/d8DataOut_m5s4_i_a2_i_o2:D,4695
DIO8_1/d8DataOut_m5s4_i_a2_i_o2:Y,4695
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_22:IPENn,
Quad_1/QuadXface_6/intAccumOverflow_RNO:A,9722
Quad_1/QuadXface_6/intAccumOverflow_RNO:B,10997
Quad_1/QuadXface_6/intAccumOverflow_RNO:Y,9722
SSITop_2/un11_delaycounter_0_I_1:A,12966
SSITop_2/un11_delaycounter_0_I_1:B,11558
SSITop_2/un11_delaycounter_0_I_1:C,11476
SSITop_2/un11_delaycounter_0_I_1:D,12571
SSITop_2/un11_delaycounter_0_I_1:FCO,11476
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[0]:CLK,10689
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[0]:D,
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[0]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[0]:Q,10689
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[0]:SLn,9714
ExpModLED_1/m84_0_a2_1:A,11930
ExpModLED_1/m84_0_a2_1:B,11895
ExpModLED_1/m84_0_a2_1:C,11298
ExpModLED_1/m84_0_a2_1:D,10539
ExpModLED_1/m84_0_a2_1:Y,10539
Quad_1/QuadXface_2/Latch1ArmedState_1[2]:A,-11110
Quad_1/QuadXface_2/Latch1ArmedState_1[2]:B,-3806
Quad_1/QuadXface_2/Latch1ArmedState_1[2]:C,14188
Quad_1/QuadXface_2/Latch1ArmedState_1[2]:D,
Quad_1/QuadXface_2/Latch1ArmedState_1[2]:Y,-11110
Quad_1/QuadXface_6/un3_capturelatch0counts_0:A,13326
Quad_1/QuadXface_6/un3_capturelatch0counts_0:B,14407
Quad_1/QuadXface_6/un3_capturelatch0counts_0:C,13059
Quad_1/QuadXface_6/un3_capturelatch0counts_0:D,12964
Quad_1/QuadXface_6/un3_capturelatch0counts_0:Y,12964
MDTTop_1/un1_discoverIdDataOut_0_iv_7[2]:A,13805
MDTTop_1/un1_discoverIdDataOut_0_iv_7[2]:B,8973
MDTTop_1/un1_discoverIdDataOut_0_iv_7[2]:C,13702
MDTTop_1/un1_discoverIdDataOut_0_iv_7[2]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_7[2]:Y,8973
SSITop_1/Serial2ParallelData_6[0]:A,6241
SSITop_1/Serial2ParallelData_6[0]:B,14297
SSITop_1/Serial2ParallelData_6[0]:C,14119
SSITop_1/Serial2ParallelData_6[0]:Y,6241
ExpSigRoute_4/ExpQ1_B:A,9516
ExpSigRoute_4/ExpQ1_B:B,
ExpSigRoute_4/ExpQ1_B:Y,9516
MDTTop_1/un1_discoverIdDataOut_0_iv_2[16]:A,7086
MDTTop_1/un1_discoverIdDataOut_0_iv_2[16]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_2[16]:C,7066
MDTTop_1/un1_discoverIdDataOut_0_iv_2[16]:D,11916
MDTTop_1/un1_discoverIdDataOut_0_iv_2[16]:Y,7066
DIO8_1/un1_IntDout_iv[4]:A,10395
DIO8_1/un1_IntDout_iv[4]:B,14235
DIO8_1/un1_IntDout_iv[4]:C,8654
DIO8_1/un1_IntDout_iv[4]:D,8574
DIO8_1/un1_IntDout_iv[4]:Y,8574
ExpModLED_1/N_761_i:A,13174
ExpModLED_1/N_761_i:B,11652
ExpModLED_1/N_761_i:C,14104
ExpModLED_1/N_761_i:D,14073
ExpModLED_1/N_761_i:Y,11652
Quad_1/QuadXface_4/QuadCount_RNI5K4H9[8]:A,14028
Quad_1/QuadXface_4/QuadCount_RNI5K4H9[8]:B,10840
Quad_1/QuadXface_4/QuadCount_RNI5K4H9[8]:C,13812
Quad_1/QuadXface_4/QuadCount_RNI5K4H9[8]:FCI,10688
Quad_1/QuadXface_4/QuadCount_RNI5K4H9[8]:FCO,10688
Quad_1/QuadXface_4/QuadCount_RNI5K4H9[8]:S,10821
Quad_1/QuadXface_2/QuadDataOut_1_m4[9]:A,
Quad_1/QuadXface_2/QuadDataOut_1_m4[9]:B,12759
Quad_1/QuadXface_2/QuadDataOut_1_m4[9]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m4[9]:Y,12759
MDTTop_1/un7_data_0_0:A,279
MDTTop_1/un7_data_0_0:B,161
MDTTop_1/un7_data_0_0:Y,161
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[12]:CLK,10608
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[12]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[12]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[12]:Q,10608
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[12]:SLn,9714
Analog_1/DataBuf_1/S2P_Addr_RNO[2]:A,14117
Analog_1/DataBuf_1/S2P_Addr_RNO[2]:B,13814
Analog_1/DataBuf_1/S2P_Addr_RNO[2]:C,12711
Analog_1/DataBuf_1/S2P_Addr_RNO[2]:D,10869
Analog_1/DataBuf_1/S2P_Addr_RNO[2]:Y,10869
Quad_1/QuadXface_6/QuadLatch[6]:CLK,
Quad_1/QuadXface_6/QuadLatch[6]:D,15287
Quad_1/QuadXface_6/QuadLatch[6]:EN,12103
Quad_1/QuadXface_6/QuadLatch[6]:Q,
MDTTop_2/StateMachine.StartInterrogation_1:A,6000
MDTTop_2/StateMachine.StartInterrogation_1:B,5747
MDTTop_2/StateMachine.StartInterrogation_1:C,5704
MDTTop_2/StateMachine.StartInterrogation_1:D,5684
MDTTop_2/StateMachine.StartInterrogation_1:Y,5684
Quad_1/QuadXface_1/QuadCount[7]:CLK,10811
Quad_1/QuadXface_1/QuadCount[7]:D,10840
Quad_1/QuadXface_1/QuadCount[7]:Q,10811
Quad_1/QuadXface_1/QuadCount[7]:SLn,11847
MDTTop_1/un1_discoverIdDataOut_0_iv_9[7]:A,
MDTTop_1/un1_discoverIdDataOut_0_iv_9[7]:B,9157
MDTTop_1/un1_discoverIdDataOut_0_iv_9[7]:C,6974
MDTTop_1/un1_discoverIdDataOut_0_iv_9[7]:D,5715
MDTTop_1/un1_discoverIdDataOut_0_iv_9[7]:Y,5715
MDTTop_1/un1_discoverIdDataOut_0_iv_5[26]:A,5886
MDTTop_1/un1_discoverIdDataOut_0_iv_5[26]:B,15601
MDTTop_1/un1_discoverIdDataOut_0_iv_5[26]:C,9565
MDTTop_1/un1_discoverIdDataOut_0_iv_5[26]:D,7821
MDTTop_1/un1_discoverIdDataOut_0_iv_5[26]:Y,5886
ExpModLED_1/expLedDataOut_1_m5[2]:A,17646
ExpModLED_1/expLedDataOut_1_m5[2]:B,15221
ExpModLED_1/expLedDataOut_1_m5[2]:C,
ExpModLED_1/expLedDataOut_1_m5[2]:D,
ExpModLED_1/expLedDataOut_1_m5[2]:Y,15221
DIO8_1/D8InputReg1[5]:CLK,
DIO8_1/D8InputReg1[5]:D,15303
DIO8_1/D8InputReg1[5]:EN,12603
DIO8_1/D8InputReg1[5]:Q,
ExpModLED_1/Exp2LED[2]:ALn,-4495
ExpModLED_1/Exp2LED[2]:CLK,13125
ExpModLED_1/Exp2LED[2]:D,-12221
ExpModLED_1/Exp2LED[2]:Q,13125
Quad_1/QuadXface_1/Latch1ArmedState_1[1]:A,-11156
Quad_1/QuadXface_1/Latch1ArmedState_1[1]:B,-3806
Quad_1/QuadXface_1/Latch1ArmedState_1[1]:C,14180
Quad_1/QuadXface_1/Latch1ArmedState_1[1]:D,
Quad_1/QuadXface_1/Latch1ArmedState_1[1]:Y,-11156
DiscID_1/DiscExpID_1/ExpansionID0_1[13]:CLK,-10885
DiscID_1/DiscExpID_1/ExpansionID0_1[13]:D,15310
DiscID_1/DiscExpID_1/ExpansionID0_1[13]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID0_1[13]:Q,-10885
Quad_1/QuadXface_5/QuadLatch[0]:CLK,
Quad_1/QuadXface_5/QuadLatch[0]:D,15287
Quad_1/QuadXface_5/QuadLatch[0]:EN,12103
Quad_1/QuadXface_5/QuadLatch[0]:Q,
Quad_1/QuadXface_5/QuadDataOut_1[8]:A,13531
Quad_1/QuadXface_5/QuadDataOut_1[8]:B,14537
Quad_1/QuadXface_5/QuadDataOut_1[8]:C,13364
Quad_1/QuadXface_5/QuadDataOut_1[8]:D,12027
Quad_1/QuadXface_5/QuadDataOut_1[8]:Y,12027
Decode_1/un1_ExpA_CLK_i_m2_1_0:A,
Decode_1/un1_ExpA_CLK_i_m2_1_0:B,
Decode_1/un1_ExpA_CLK_i_m2_1_0:C,
Decode_1/un1_ExpA_CLK_i_m2_1_0:D,
Decode_1/un1_ExpA_CLK_i_m2_1_0:Y,
Quad_1/QuadXface_4/Latch0Reg[13]:CLK,
Quad_1/QuadXface_4/Latch0Reg[13]:D,15287
Quad_1/QuadXface_4/Latch0Reg[13]:EN,13858
Quad_1/QuadXface_4/Latch0Reg[13]:Q,
DiscID_1/discoverIdDataOut_1[1]:A,8662
DiscID_1/discoverIdDataOut_1[1]:B,13559
DiscID_1/discoverIdDataOut_1[1]:C,13479
DiscID_1/discoverIdDataOut_1[1]:D,
DiscID_1/discoverIdDataOut_1[1]:Y,8662
Quad_1/QuadXface_5/QuadDataOut_1_ss0_0_a2:A,13799
Quad_1/QuadXface_5/QuadDataOut_1_ss0_0_a2:B,13817
Quad_1/QuadXface_5/QuadDataOut_1_ss0_0_a2:C,11523
Quad_1/QuadXface_5/QuadDataOut_1_ss0_0_a2:Y,11523
MDTTop_1/un1_discoverIdDataOut_0_iv_8[6]:A,
MDTTop_1/un1_discoverIdDataOut_0_iv_8[6]:B,12984
MDTTop_1/un1_discoverIdDataOut_0_iv_8[6]:C,7060
MDTTop_1/un1_discoverIdDataOut_0_iv_8[6]:D,12879
MDTTop_1/un1_discoverIdDataOut_0_iv_8[6]:Y,7060
SSITop_2/DelayCounter_cry[13]:B,14068
SSITop_2/DelayCounter_cry[13]:FCI,13813
SSITop_2/DelayCounter_cry[13]:FCO,13813
SSITop_2/DelayCounter_cry[13]:S,13851
SerMemInt_1/SerialDataInput[1]:CLK,15326
SerMemInt_1/SerialDataInput[1]:D,15326
SerMemInt_1/SerialDataInput[1]:EN,11644
SerMemInt_1/SerialDataInput[1]:Q,15326
LatCnt_1/LatencyCounter[27]:CLK,5697
LatCnt_1/LatencyCounter[27]:D,5252
LatCnt_1/LatencyCounter[27]:EN,-6247
LatCnt_1/LatencyCounter[27]:Q,5697
LatCnt_1/LatencyCounter[27]:SLn,-5250
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[4]:A,12438
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[4]:B,13511
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[4]:C,12359
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[4]:D,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[4]:FCO,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[4]:Y,12359
Quad_1/QuadXface_2/QuadCount[8]:CLK,9795
Quad_1/QuadXface_2/QuadCount[8]:D,10821
Quad_1/QuadXface_2/QuadCount[8]:Q,9795
Quad_1/QuadXface_2/QuadCount[8]:SLn,11847
Quad_1/QuadXface_5/QuadDataOut_1_2[11]:A,
Quad_1/QuadXface_5/QuadDataOut_1_2[11]:B,12055
Quad_1/QuadXface_5/QuadDataOut_1_2[11]:C,13172
Quad_1/QuadXface_5/QuadDataOut_1_2[11]:D,
Quad_1/QuadXface_5/QuadDataOut_1_2[11]:Y,12055
DIO8_1/D8OutputReg3[1]:ALn,-4495
DIO8_1/D8OutputReg3[1]:CLK,12970
DIO8_1/D8OutputReg3[1]:D,
DIO8_1/D8OutputReg3[1]:EN,-8813
DIO8_1/D8OutputReg3[1]:Q,12970
QA0_RegX_PosLmt_ibuf/U0/U_IOPAD:PAD,
QA0_RegX_PosLmt_ibuf/U0/U_IOPAD:Y,
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[15]:A,4797
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[15]:B,15158
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[15]:C,15187
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[15]:D,12183
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[15]:Y,4797
WDT_1/un18_accesskeyreg1_1:A,12110
WDT_1/un18_accesskeyreg1_1:B,12010
WDT_1/un18_accesskeyreg1_1:Y,12010
DATA_iobuf[9]/U0/U_IOPAD:D,3796
DATA_iobuf[9]/U0/U_IOPAD:E,4878
DATA_iobuf[9]/U0/U_IOPAD:PAD,3796
DATA_iobuf[9]/U0/U_IOPAD:Y,
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO_0[13]:A,3624
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO_0[13]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO_0[13]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO_0[13]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO_0[13]:Y,3624
M_SPROM_DATA_iobuf/U0/U_IOINFF:A,
M_SPROM_DATA_iobuf/U0/U_IOINFF:Y,
Quad_1/QuadXface_2/Latch1Reg[14]:CLK,
Quad_1/QuadXface_2/Latch1Reg[14]:D,15287
Quad_1/QuadXface_2/Latch1Reg[14]:EN,13858
Quad_1/QuadXface_2/Latch1Reg[14]:Q,
DATA_iobuf[17]/U0/U_IOINFF:A,
DATA_iobuf[17]/U0/U_IOINFF:Y,
SSITop_2/SSIDataLatch[17]:CLK,
SSITop_2/SSIDataLatch[17]:D,15326
SSITop_2/SSIDataLatch[17]:EN,12103
SSITop_2/SSIDataLatch[17]:Q,
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_0_10:A,11925
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_0_10:B,11875
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_0_10:C,11778
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_0_10:D,11660
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_0_10:Y,11660
M_Card_ID_LATCH_obuf/U0/U_IOENFF:A,
M_Card_ID_LATCH_obuf/U0/U_IOENFF:Y,
DiscID_1/DiscExpID_1/ExpansionID1_1[4]:CLK,15326
DiscID_1/DiscExpID_1/ExpansionID1_1[4]:D,15326
DiscID_1/DiscExpID_1/ExpansionID1_1[4]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID1_1[4]:Q,15326
DIO8_1/IntDout_3_1_0_wmux[18]:A,10827
DIO8_1/IntDout_3_1_0_wmux[18]:B,10501
DIO8_1/IntDout_3_1_0_wmux[18]:C,12291
DIO8_1/IntDout_3_1_0_wmux[18]:D,11986
DIO8_1/IntDout_3_1_0_wmux[18]:FCO,
DIO8_1/IntDout_3_1_0_wmux[18]:Y,10501
Quad_1/QuadXface_2/LatchedDec:CLK,12080
Quad_1/QuadXface_2/LatchedDec:D,-3629
Quad_1/QuadXface_2/LatchedDec:Q,12080
SSITop_2/SSIRead:CLK,12989
SSITop_2/SSIRead:D,-7572
SSITop_2/SSIRead:Q,12989
CtrlIO_1/State_RNO[2]:A,14302
CtrlIO_1/State_RNO[2]:B,14219
CtrlIO_1/State_RNO[2]:C,10994
CtrlIO_1/State_RNO[2]:D,13779
CtrlIO_1/State_RNO[2]:Y,10994
MDTTop_2/Delay_s_1599:B,5556
MDTTop_2/Delay_s_1599:FCO,5556
MDTTop_1/un1_data_15_RNIBV06:A,11181
MDTTop_1/un1_data_15_RNIBV06:B,3563
MDTTop_1/un1_data_15_RNIBV06:Y,3563
CtrlOut_2/Count_n1:A,14248
CtrlOut_2/Count_n1:B,10020
CtrlOut_2/Count_n1:C,14111
CtrlOut_2/Count_n1:Y,10020
DIO8_1/InputShiftRegister[12]:CLK,15303
DIO8_1/InputShiftRegister[12]:D,15303
DIO8_1/InputShiftRegister[12]:EN,9791
DIO8_1/InputShiftRegister[12]:Q,15303
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIFO045[6]:B,14014
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIFO045[6]:C,9579
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIFO045[6]:FCI,9477
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIFO045[6]:FCO,9477
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIFO045[6]:S,9545
WDT_1/WDTCounter_cry[16]:B,13841
WDT_1/WDTCounter_cry[16]:C,13962
WDT_1/WDTCounter_cry[16]:D,14987
WDT_1/WDTCounter_cry[16]:FCI,13518
WDT_1/WDTCounter_cry[16]:FCO,13518
WDT_1/WDTCounter_cry[16]:S,13613
Quad_1/QuadXface_5/QuadCount_RNIQ6Q45[6]:A,13990
Quad_1/QuadXface_5/QuadCount_RNIQ6Q45[6]:B,10802
Quad_1/QuadXface_5/QuadCount_RNIQ6Q45[6]:C,13778
Quad_1/QuadXface_5/QuadCount_RNIQ6Q45[6]:FCI,10688
Quad_1/QuadXface_5/QuadCount_RNIQ6Q45[6]:FCO,10688
Quad_1/QuadXface_5/QuadCount_RNIQ6Q45[6]:S,10859
DATA_iobuf[11]/U0/U_IOINFF:A,
DATA_iobuf[11]/U0/U_IOINFF:Y,
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[9]:CLK,12021
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[9]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[9]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[9]:Q,12021
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[9]:SLn,9714
SSITop_1/SSIDataLatch_Z[10]:CLK,
SSITop_1/SSIDataLatch_Z[10]:D,15326
SSITop_1/SSIDataLatch_Z[10]:EN,12103
SSITop_1/SSIDataLatch_Z[10]:Q,
Quad_1/QuadXface_3/QuadDataOut_1_13_1:A,
Quad_1/QuadXface_3/QuadDataOut_1_13_1:B,14128
Quad_1/QuadXface_3/QuadDataOut_1_13_1:Y,14128
CtrlIO_1/State_ns_a3[0]:A,12969
CtrlIO_1/State_ns_a3[0]:B,12869
CtrlIO_1/State_ns_a3[0]:Y,12869
Analog_1/StateMach_1/InterConversionDelayCNTR[9]:CLK,11805
Analog_1/StateMach_1/InterConversionDelayCNTR[9]:D,9494
Analog_1/StateMach_1/InterConversionDelayCNTR[9]:EN,9726
Analog_1/StateMach_1/InterConversionDelayCNTR[9]:Q,11805
SSITop_2/SSIDataLatch[19]:CLK,
SSITop_2/SSIDataLatch[19]:D,15326
SSITop_2/SSIDataLatch[19]:EN,12103
SSITop_2/SSIDataLatch[19]:Q,
SSITop_1/SSIDataLatch_Z[28]:CLK,
SSITop_1/SSIDataLatch_Z[28]:D,15326
SSITop_1/SSIDataLatch_Z[28]:EN,12103
SSITop_1/SSIDataLatch_Z[28]:Q,
SSITop_2/ssiDataOut_0[14]:A,16097
SSITop_2/ssiDataOut_0[14]:B,
SSITop_2/ssiDataOut_0[14]:C,
SSITop_2/ssiDataOut_0[14]:Y,16097
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO_0[6]:A,7026
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO_0[6]:B,13910
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO_0[6]:C,12797
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO_0[6]:D,13469
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO_0[6]:Y,7026
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[15]:CLK,-12252
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[15]:D,15310
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[15]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[15]:Q,-12252
DATA_iobuf[10]/U0/U_IOOUTFF:A,4667
DATA_iobuf[10]/U0/U_IOOUTFF:Y,4667
DIO8_1/D8OutputReg1[5]:ALn,-4495
DIO8_1/D8OutputReg1[5]:CLK,11880
DIO8_1/D8OutputReg1[5]:D,
DIO8_1/D8OutputReg1[5]:EN,-8821
DIO8_1/D8OutputReg1[5]:Q,11880
Decode_1/un1_exp0quadledstatuswrite_0_a2_0:A,7875
Decode_1/un1_exp0quadledstatuswrite_0_a2_0:B,7819
Decode_1/un1_exp0quadledstatuswrite_0_a2_0:C,-12399
Decode_1/un1_exp0quadledstatuswrite_0_a2_0:Y,-12399
Quad_1/QuadXface_4/HomeReg[8]:CLK,
Quad_1/QuadXface_4/HomeReg[8]:D,15287
Quad_1/QuadXface_4/HomeReg[8]:EN,15120
Quad_1/QuadXface_4/HomeReg[8]:Q,
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_9:A,10902
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_9:B,10811
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_9:C,10758
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_9:D,10666
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_9:Y,10666
MDTTop_1/CounterOverFlowRetrigger_RNO:A,-3739
MDTTop_1/CounterOverFlowRetrigger_RNO:B,5808
MDTTop_1/CounterOverFlowRetrigger_RNO:C,3469
MDTTop_1/CounterOverFlowRetrigger_RNO:Y,-3739
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2[3]:A,14333
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2[3]:B,12913
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2[3]:C,9180
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2[3]:Y,9180
DiscID_1/DiscExpID_1/Count[0]:CLK,13175
DiscID_1/DiscExpID_1/Count[0]:D,12832
DiscID_1/DiscExpID_1/Count[0]:EN,13581
DiscID_1/DiscExpID_1/Count[0]:Q,13175
DIO8_1/D8InputReg1[3]:CLK,
DIO8_1/D8InputReg1[3]:D,15303
DIO8_1/D8InputReg1[3]:EN,12603
DIO8_1/D8InputReg1[3]:Q,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_16:C,10618
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_16:IPB,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_16:IPC,10618
SerMemInt_1/SerialDataInput[4]:CLK,15326
SerMemInt_1/SerialDataInput[4]:D,15326
SerMemInt_1/SerialDataInput[4]:EN,11644
SerMemInt_1/SerialDataInput[4]:Q,15326
SerMemInt_1/SerialDataInput[3]:CLK,15326
SerMemInt_1/SerialDataInput[3]:D,15326
SerMemInt_1/SerialDataInput[3]:EN,11644
SerMemInt_1/SerialDataInput[3]:Q,15326
Quad_1/QuadXface_5/QL1[0]:CLK,15334
Quad_1/QuadXface_5/QL1[0]:D,15604
Quad_1/QuadXface_5/QL1[0]:Q,15334
CtrlIO_1/State_ns_a2_i_2_RNIFGC31[3]:A,13088
CtrlIO_1/State_ns_a2_i_2_RNIFGC31[3]:B,13005
CtrlIO_1/State_ns_a2_i_2_RNIFGC31[3]:C,9281
CtrlIO_1/State_ns_a2_i_2_RNIFGC31[3]:D,11725
CtrlIO_1/State_ns_a2_i_2_RNIFGC31[3]:Y,9281
MDTTop_1/un1_discoverIdDataOut_0_iv_1[12]:A,9156
MDTTop_1/un1_discoverIdDataOut_0_iv_1[12]:B,10355
MDTTop_1/un1_discoverIdDataOut_0_iv_1[12]:C,14582
MDTTop_1/un1_discoverIdDataOut_0_iv_1[12]:D,13162
MDTTop_1/un1_discoverIdDataOut_0_iv_1[12]:Y,9156
Analog_1/DataBuf_1/WritePointer_RNO[2]:A,14248
Analog_1/DataBuf_1/WritePointer_RNO[2]:B,11639
Analog_1/DataBuf_1/WritePointer_RNO[2]:C,14119
Analog_1/DataBuf_1/WritePointer_RNO[2]:D,14001
Analog_1/DataBuf_1/WritePointer_RNO[2]:Y,11639
MDTTop_1/SetDataValid:CLK,5843
MDTTop_1/SetDataValid:D,5804
MDTTop_1/SetDataValid:EN,-2699
MDTTop_1/SetDataValid:Q,5843
Quad_1/QuadXface_3/Latch1Reg[4]:CLK,
Quad_1/QuadXface_3/Latch1Reg[4]:D,15287
Quad_1/QuadXface_3/Latch1Reg[4]:EN,13858
Quad_1/QuadXface_3/Latch1Reg[4]:Q,
ExpModLED_1/m70_i_o2:A,7599
ExpModLED_1/m70_i_o2:B,13034
ExpModLED_1/m70_i_o2:C,7452
ExpModLED_1/m70_i_o2:Y,7452
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_29:IPENn,
SSITop_2/SSIDataLatch[21]:CLK,
SSITop_2/SSIDataLatch[21]:D,15326
SSITop_2/SSIDataLatch[21]:EN,12103
SSITop_2/SSIDataLatch[21]:Q,
CtrlOut_2/ControlOutputWriteLatched1:CLK,-3791
CtrlOut_2/ControlOutputWriteLatched1:D,13206
CtrlOut_2/ControlOutputWriteLatched1:EN,14998
CtrlOut_2/ControlOutputWriteLatched1:Q,-3791
Analog_1/Ser2Par_1/S2P_Data_7[2]:A,13062
Analog_1/Ser2Par_1/S2P_Data_7[2]:B,10622
Analog_1/Ser2Par_1/S2P_Data_7[2]:C,10556
Analog_1/Ser2Par_1/S2P_Data_7[2]:Y,10556
X_Reserved1_obuf/U0/U_IOENFF:A,
X_Reserved1_obuf/U0/U_IOENFF:Y,
DiscID_1/discoverIdDataOut_1_m2[0]:A,12538
DiscID_1/discoverIdDataOut_1_m2[0]:B,12373
DiscID_1/discoverIdDataOut_1_m2[0]:C,11484
DiscID_1/discoverIdDataOut_1_m2[0]:D,
DiscID_1/discoverIdDataOut_1_m2[0]:Y,11484
CtrlOut_1/DataBuffer[2]:ALn,-4495
CtrlOut_1/DataBuffer[2]:CLK,15612
CtrlOut_1/DataBuffer[2]:D,
CtrlOut_1/DataBuffer[2]:EN,
CtrlOut_1/DataBuffer[2]:Q,15612
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_31:IPENn,
CtrlOut_1/ShiftRegister[2]:CLK,14235
CtrlOut_1/ShiftRegister[2]:D,12813
CtrlOut_1/ShiftRegister[2]:EN,12700
CtrlOut_1/ShiftRegister[2]:Q,14235
DiscID_1/DiscExpID_1/Count_cry_cy[0]:B,12843
DiscID_1/DiscExpID_1/Count_cry_cy[0]:C,12774
DiscID_1/DiscExpID_1/Count_cry_cy[0]:FCO,13904
DiscID_1/DiscExpID_1/Count_cry_cy[0]:Y,12774
SSITop_1/un11_delaycounter_0_I_9:A,12983
SSITop_1/un11_delaycounter_0_I_9:B,11583
SSITop_1/un11_delaycounter_0_I_9:C,11493
SSITop_1/un11_delaycounter_0_I_9:D,12588
SSITop_1/un11_delaycounter_0_I_9:FCI,11476
SSITop_1/un11_delaycounter_0_I_9:FCO,11476
DiscID_1/DiscExpID_1/ExpansionID2_1_RNIU0JQ2[12]:A,-13073
DiscID_1/DiscExpID_1/ExpansionID2_1_RNIU0JQ2[12]:B,-13180
DiscID_1/DiscExpID_1/ExpansionID2_1_RNIU0JQ2[12]:Y,-13180
CtrlOut_1/ShiftComplete:CLK,12915
CtrlOut_1/ShiftComplete:D,12993
CtrlOut_1/ShiftComplete:EN,14998
CtrlOut_1/ShiftComplete:Q,12915
CtrlIO_1/ShiftInRegister[6]:CLK,15326
CtrlIO_1/ShiftInRegister[6]:D,15326
CtrlIO_1/ShiftInRegister[6]:EN,10777
CtrlIO_1/ShiftInRegister[6]:Q,15326
ClkCtrl_1/EnableCount[2]:ALn,
ClkCtrl_1/EnableCount[2]:CLK,14271
ClkCtrl_1/EnableCount[2]:D,14104
ClkCtrl_1/EnableCount[2]:Q,14271
Quad_1/QuadXface_6/intEdgeMode:CLK,-3763
Quad_1/QuadXface_6/intEdgeMode:D,13045
Quad_1/QuadXface_6/intEdgeMode:EN,12988
Quad_1/QuadXface_6/intEdgeMode:Q,-3763
MDTTop_1/un1_discoverIdDataOut_0_iv_5[22]:A,9484
MDTTop_1/un1_discoverIdDataOut_0_iv_5[22]:B,13877
MDTTop_1/un1_discoverIdDataOut_0_iv_5[22]:C,12587
MDTTop_1/un1_discoverIdDataOut_0_iv_5[22]:D,2550
MDTTop_1/un1_discoverIdDataOut_0_iv_5[22]:Y,2550
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[4]:A,10684
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[4]:B,11720
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[4]:C,12053
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[4]:D,11748
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[4]:FCI,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[4]:Y,10684
MDTTop_2/un240_data:A,6704
MDTTop_2/un240_data:B,13588
MDTTop_2/un240_data:C,14560
MDTTop_2/un240_data:Y,6704
SSITop_1/DelayCounter_cry[5]:B,13916
SSITop_1/DelayCounter_cry[5]:FCI,13813
SSITop_1/DelayCounter_cry[5]:FCO,13813
SSITop_1/DelayCounter_cry[5]:S,14003
Decode_1/un1_exp2quadlatch0read_0_a2_0:A,11178
Decode_1/un1_exp2quadlatch0read_0_a2_0:B,10150
Decode_1/un1_exp2quadlatch0read_0_a2_0:C,12382
Decode_1/un1_exp2quadlatch0read_0_a2_0:D,12243
Decode_1/un1_exp2quadlatch0read_0_a2_0:Y,10150
SSITop_2/SequenceOn:CLK,12858
SSITop_2/SequenceOn:D,14129
SSITop_2/SequenceOn:Q,12858
CtrlIO_1/DataBufferIn[5]:CLK,15334
CtrlIO_1/DataBufferIn[5]:D,15326
CtrlIO_1/DataBufferIn[5]:EN,12103
CtrlIO_1/DataBufferIn[5]:Q,15334
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[12]:CLK,-12302
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[12]:D,15310
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[12]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[12]:Q,-12302
DiscID_1/DiscCtrlID_1/ShiftComplete:CLK,13055
DiscID_1/DiscCtrlID_1/ShiftComplete:D,12840
DiscID_1/DiscCtrlID_1/ShiftComplete:EN,14285
DiscID_1/DiscCtrlID_1/ShiftComplete:Q,13055
Quad_1/QuadXface_3/QuadCount_RNIDFBC1[0]:A,13876
Quad_1/QuadXface_3/QuadCount_RNIDFBC1[0]:B,10688
Quad_1/QuadXface_3/QuadCount_RNIDFBC1[0]:C,13676
Quad_1/QuadXface_3/QuadCount_RNIDFBC1[0]:FCI,10706
Quad_1/QuadXface_3/QuadCount_RNIDFBC1[0]:FCO,10688
Quad_1/QuadXface_3/QuadCount_RNIDFBC1[0]:S,10936
Quad_1/QuadXface_5/QuadDataOut_1_m2[8]:A,14802
Quad_1/QuadXface_5/QuadDataOut_1_m2[8]:B,14528
Quad_1/QuadXface_5/QuadDataOut_1_m2[8]:C,13364
Quad_1/QuadXface_5/QuadDataOut_1_m2[8]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2[8]:Y,13364
SSITop_1/SequenceOn_1:A,14271
SSITop_1/SequenceOn_1:B,14219
SSITop_1/SequenceOn_1:C,14129
SSITop_1/SequenceOn_1:Y,14129
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[7]:CLK,10670
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[7]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[7]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[7]:Q,10670
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[7]:SLn,9714
Quad_1/QuadXface_6/Latch0Reg[11]:CLK,
Quad_1/QuadXface_6/Latch0Reg[11]:D,15287
Quad_1/QuadXface_6/Latch0Reg[11]:EN,13858
Quad_1/QuadXface_6/Latch0Reg[11]:Q,
Quad_1/QuadXface_5/QuadCount_RNI9K0Q5[7]:A,14009
Quad_1/QuadXface_5/QuadCount_RNI9K0Q5[7]:B,10821
Quad_1/QuadXface_5/QuadCount_RNI9K0Q5[7]:C,13795
Quad_1/QuadXface_5/QuadCount_RNI9K0Q5[7]:FCI,10688
Quad_1/QuadXface_5/QuadCount_RNI9K0Q5[7]:FCO,10688
Quad_1/QuadXface_5/QuadCount_RNI9K0Q5[7]:S,10840
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[11]:A,16022
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[11]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[11]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[11]:D,6817
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[11]:Y,6817
Quad_1/QuadXface_5/QuadLatch[6]:CLK,
Quad_1/QuadXface_5/QuadLatch[6]:D,15287
Quad_1/QuadXface_5/QuadLatch[6]:EN,12103
Quad_1/QuadXface_5/QuadLatch[6]:Q,
MDTTop_2/State_1_sqmuxa_0_a3:A,3545
MDTTop_2/State_1_sqmuxa_0_a3:B,2448
MDTTop_2/State_1_sqmuxa_0_a3:C,3524
MDTTop_2/State_1_sqmuxa_0_a3:Y,2448
Quad_1/QuadXface_1/QuadDataOut_1_1[15]:A,13838
Quad_1/QuadXface_1/QuadDataOut_1_1[15]:B,14778
Quad_1/QuadXface_1/QuadDataOut_1_1[15]:C,17100
Quad_1/QuadXface_1/QuadDataOut_1_1[15]:D,11078
Quad_1/QuadXface_1/QuadDataOut_1_1[15]:Y,11078
Quad_1/QuadXface_2/CaptureHomeCountsLat:CLK,15120
Quad_1/QuadXface_2/CaptureHomeCountsLat:D,13128
Quad_1/QuadXface_2/CaptureHomeCountsLat:Q,15120
WDT_1/WDTExpFlag:ALn,
WDT_1/WDTExpFlag:CLK,14236
WDT_1/WDTExpFlag:D,11718
WDT_1/WDTExpFlag:Q,14236
M_FAULT_ibuf[1]/U0/U_IOPAD:PAD,
M_FAULT_ibuf[1]/U0/U_IOPAD:Y,
Decode_1/MDT_SSIPositionRead1_0_a2:A,4356
Decode_1/MDT_SSIPositionRead1_0_a2:B,5274
Decode_1/MDT_SSIPositionRead1_0_a2:C,6530
Decode_1/MDT_SSIPositionRead1_0_a2:D,-7572
Decode_1/MDT_SSIPositionRead1_0_a2:Y,-7572
Exp1Data_iobuf[2]/U0/U_IOPAD:D,
Exp1Data_iobuf[2]/U0/U_IOPAD:E,
Exp1Data_iobuf[2]/U0/U_IOPAD:PAD,
Exp1Data_iobuf[2]/U0/U_IOPAD:Y,
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_10:A,11916
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_10:B,11825
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_10:C,11772
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_10:D,11680
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_10:Y,11680
DIO8_1/ExpD8_Load:ALn,13503
DIO8_1/ExpD8_Load:CLK,14073
DIO8_1/ExpD8_Load:D,12104
DIO8_1/ExpD8_Load:EN,12128
DIO8_1/ExpD8_Load:Q,14073
MDTTop_2/CountRA_cry[3]:B,5507
MDTTop_2/CountRA_cry[3]:FCI,5442
MDTTop_2/CountRA_cry[3]:FCO,5442
MDTTop_2/CountRA_cry[3]:S,5708
Quad_1/QuadXface_6/QuadLatch[15]:CLK,
Quad_1/QuadXface_6/QuadLatch[15]:D,15287
Quad_1/QuadXface_6/QuadLatch[15]:EN,12103
Quad_1/QuadXface_6/QuadLatch[15]:Q,
Quad_1/QuadXface_5/FallingHome:CLK,12116
Quad_1/QuadXface_5/FallingHome:D,14219
Quad_1/QuadXface_5/FallingHome:Q,12116
MDTTop_1/un1_discoverIdDataOut_0_iv_3[10]:A,11701
MDTTop_1/un1_discoverIdDataOut_0_iv_3[10]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_3[10]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_3[10]:D,9322
MDTTop_1/un1_discoverIdDataOut_0_iv_3[10]:Y,9322
Analog_1/DataBuf_1/ReadPointer_0_0[2]:A,14264
Analog_1/DataBuf_1/ReadPointer_0_0[2]:B,4742
Analog_1/DataBuf_1/ReadPointer_0_0[2]:C,-12329
Analog_1/DataBuf_1/ReadPointer_0_0[2]:D,14002
Analog_1/DataBuf_1/ReadPointer_0_0[2]:Y,-12329
M_ENABLE_obuf[1]/U0/U_IOENFF:A,
M_ENABLE_obuf[1]/U0/U_IOENFF:Y,
LatCnt_1/LatencyCounter_cry[13]:B,5431
LatCnt_1/LatencyCounter_cry[13]:FCI,5176
LatCnt_1/LatencyCounter_cry[13]:FCO,5176
LatCnt_1/LatencyCounter_cry[13]:S,5518
CPUCnf_1/int_M_DRV_EN:ALn,
CPUCnf_1/int_M_DRV_EN:CLK,
CPUCnf_1/int_M_DRV_EN:D,
CPUCnf_1/int_M_DRV_EN:EN,
CPUCnf_1/int_M_DRV_EN:Q,
DATA_iobuf[13]/U0/U_IOOUTFF:A,3624
DATA_iobuf[13]/U0/U_IOOUTFF:Y,3624
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIMSTV[10]:A,-11806
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIMSTV[10]:B,-11852
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIMSTV[10]:C,-13064
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIMSTV[10]:D,-13180
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIMSTV[10]:Y,-13180
Quad_1/QuadXface_1/BBreak:CLK,
Quad_1/QuadXface_1/BBreak:D,9540
Quad_1/QuadXface_1/BBreak:EN,12103
Quad_1/QuadXface_1/BBreak:Q,
SerMemInt_1/StateMachine_ns_i_0_o2[11]:A,-892
SerMemInt_1/StateMachine_ns_i_0_o2[11]:B,13055
SerMemInt_1/StateMachine_ns_i_0_o2[11]:Y,-892
DIO8_1/intExpD8_Clk_RNO:A,10603
DIO8_1/intExpD8_Clk_RNO:B,9907
DIO8_1/intExpD8_Clk_RNO:C,14067
DIO8_1/intExpD8_Clk_RNO:D,13954
DIO8_1/intExpD8_Clk_RNO:Y,9907
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[3]:A,13546
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[3]:B,13546
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[3]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[3]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[3]:Y,13546
Quad_1/QuadXface_6/Latch1Reg[4]:CLK,
Quad_1/QuadXface_6/Latch1Reg[4]:D,15287
Quad_1/QuadXface_6/Latch1Reg[4]:EN,13858
Quad_1/QuadXface_6/Latch1Reg[4]:Q,
Quad_1/QuadXface_6/AccumOverflow:CLK,
Quad_1/QuadXface_6/AccumOverflow:D,15334
Quad_1/QuadXface_6/AccumOverflow:EN,12103
Quad_1/QuadXface_6/AccumOverflow:Q,
Quad_1/QuadXface_1/QuadDataOut_1_m4[7]:A,
Quad_1/QuadXface_1/QuadDataOut_1_m4[7]:B,13841
Quad_1/QuadXface_1/QuadDataOut_1_m4[7]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m4[7]:Y,13841
Quad_1/QuadXface_1/QuadDataOut_1_m4[8]:A,
Quad_1/QuadXface_1/QuadDataOut_1_m4[8]:B,12379
Quad_1/QuadXface_1/QuadDataOut_1_m4[8]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m4[8]:Y,12379
Quad_1/QuadXface_6/RisingLatch1_1:A,14317
Quad_1/QuadXface_6/RisingLatch1_1:B,14215
Quad_1/QuadXface_6/RisingLatch1_1:Y,14215
WDT_1/FPGAProgDOut_Z[28]:CLK,
WDT_1/FPGAProgDOut_Z[28]:D,
WDT_1/FPGAProgDOut_Z[28]:EN,-4037
WDT_1/FPGAProgDOut_Z[28]:Q,
SSITop_1/DelayCounter_cry[9]:B,13992
SSITop_1/DelayCounter_cry[9]:FCI,13813
SSITop_1/DelayCounter_cry[9]:FCO,13813
SSITop_1/DelayCounter_cry[9]:S,13927
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[14]:A,5835
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[14]:B,14783
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[14]:C,13741
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[14]:D,13310
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[14]:Y,5835
Quad_1/QuadXface_1/QuadCount[5]:CLK,10810
Quad_1/QuadXface_1/QuadCount[5]:D,10876
Quad_1/QuadXface_1/QuadCount[5]:Q,10810
Quad_1/QuadXface_1/QuadCount[5]:SLn,11847
MDTTop_1/MDTPosition[9]:CLK,
MDTTop_1/MDTPosition[9]:D,5625
MDTTop_1/MDTPosition[9]:EN,5602
MDTTop_1/MDTPosition[9]:Q,
Analog_1/StateMach_1/InterConversionDelayCNTR_RNI1J2H2[2]:B,13931
Analog_1/StateMach_1/InterConversionDelayCNTR_RNI1J2H2[2]:C,9511
Analog_1/StateMach_1/InterConversionDelayCNTR_RNI1J2H2[2]:FCI,9477
Analog_1/StateMach_1/InterConversionDelayCNTR_RNI1J2H2[2]:FCO,9477
Analog_1/StateMach_1/InterConversionDelayCNTR_RNI1J2H2[2]:S,9603
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_5:IPC,
DiscID_1/discoverIdDataOut_1_1[3]:A,15202
DiscID_1/discoverIdDataOut_1_1[3]:B,15074
DiscID_1/discoverIdDataOut_1_1[3]:C,11273
DiscID_1/discoverIdDataOut_1_1[3]:D,
DiscID_1/discoverIdDataOut_1_1[3]:Y,11273
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_35:B,9369
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_35:C,8138
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_35:IPB,9369
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_35:IPC,8138
LatCnt_1/LatencyCounter[18]:CLK,5526
LatCnt_1/LatencyCounter[18]:D,5423
LatCnt_1/LatencyCounter[18]:EN,-6247
LatCnt_1/LatencyCounter[18]:Q,5526
LatCnt_1/LatencyCounter[18]:SLn,-5250
WDT_1/WDTDelay[4]:ALn,
WDT_1/WDTDelay[4]:CLK,14873
WDT_1/WDTDelay[4]:D,
WDT_1/WDTDelay[4]:EN,-3973
WDT_1/WDTDelay[4]:Q,14873
Quad_1/QuadXface_1/un1_registrationx_1[0]:A,9523
Quad_1/QuadXface_1/un1_registrationx_1[0]:B,15548
Quad_1/QuadXface_1/un1_registrationx_1[0]:C,
Quad_1/QuadXface_1/un1_registrationx_1[0]:Y,9523
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_19:IPB,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_19:IPC,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[6]:A,12359
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[6]:B,14566
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[6]:C,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[6]:D,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[6]:FCI,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[6]:Y,12359
Decode_1/QA1InputRead_0_a2:A,10493
Decode_1/QA1InputRead_0_a2:B,7981
Decode_1/QA1InputRead_0_a2:C,8946
Decode_1/QA1InputRead_0_a2:D,
Decode_1/QA1InputRead_0_a2:Y,7981
Analog_1/StateMach_1/State_srsts_0_i_0[6]:A,13138
Analog_1/StateMach_1/State_srsts_0_i_0[6]:B,13136
Analog_1/StateMach_1/State_srsts_0_i_0[6]:C,8769
Analog_1/StateMach_1/State_srsts_0_i_0[6]:D,11440
Analog_1/StateMach_1/State_srsts_0_i_0[6]:Y,8769
Analog_1/StateMach_1/ExpA_CLK_EN_RNO:A,14255
Analog_1/StateMach_1/ExpA_CLK_EN_RNO:B,14204
Analog_1/StateMach_1/ExpA_CLK_EN_RNO:C,14145
Analog_1/StateMach_1/ExpA_CLK_EN_RNO:D,12825
Analog_1/StateMach_1/ExpA_CLK_EN_RNO:Y,12825
Quad_1/QuadXface_2/QuadCount[2]:CLK,10666
Quad_1/QuadXface_2/QuadCount[2]:D,10927
Quad_1/QuadXface_2/QuadCount[2]:Q,10666
Quad_1/QuadXface_2/QuadCount[2]:SLn,11847
SSITop_1/SequenceOn_RNIVLDQ:A,14159
SSITop_1/SequenceOn_RNIVLDQ:B,13853
SSITop_1/SequenceOn_RNIVLDQ:C,14036
SSITop_1/SequenceOn_RNIVLDQ:Y,13853
MDTTop_2/Delay_cry[1]:B,5583
MDTTop_2/Delay_cry[1]:FCI,5556
MDTTop_2/Delay_cry[1]:FCO,5556
MDTTop_2/Delay_cry[1]:S,5736
CtrlOut_2/ShiftRegister_4[2]:A,15612
CtrlOut_2/ShiftRegister_4[2]:B,14235
CtrlOut_2/ShiftRegister_4[2]:C,12813
CtrlOut_2/ShiftRegister_4[2]:Y,12813
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_25:IPCLKn,
SSITop_1/un5_ssidataout:A,
SSITop_1/un5_ssidataout:B,
SSITop_1/un5_ssidataout:C,
SSITop_1/un5_ssidataout:D,12688
SSITop_1/un5_ssidataout:Y,12688
Quad_1/QuadXface_5/HomeArm:CLK,13179
Quad_1/QuadXface_5/HomeArm:D,-8429
Quad_1/QuadXface_5/HomeArm:Q,13179
Quad_1/QuadXface_1/Latch1Reg[1]:CLK,
Quad_1/QuadXface_1/Latch1Reg[1]:D,15287
Quad_1/QuadXface_1/Latch1Reg[1]:EN,13858
Quad_1/QuadXface_1/Latch1Reg[1]:Q,
MDTTop_1/CountRA[6]:CLK,5564
MDTTop_1/CountRA[6]:D,5651
MDTTop_1/CountRA[6]:EN,5496
MDTTop_1/CountRA[6]:Q,5564
MDTTop_1/CountRA[6]:SLn,6387
MDTTop_1/MDTPosition_1_axb_0_i_0:A,5938
MDTTop_1/MDTPosition_1_axb_0_i_0:B,5882
MDTTop_1/MDTPosition_1_axb_0_i_0:Y,5882
Exp0Data_iobuf[3]/U0/U_IOENFF:A,
Exp0Data_iobuf[3]/U0/U_IOENFF:Y,
Quad_1/QuadXface_3/Latch1Reg[1]:CLK,
Quad_1/QuadXface_3/Latch1Reg[1]:D,15287
Quad_1/QuadXface_3/Latch1Reg[1]:EN,13858
Quad_1/QuadXface_3/Latch1Reg[1]:Q,
CtrlIO_1/un11_synchedtick_0:A,8025
CtrlIO_1/un11_synchedtick_0:B,9739
CtrlIO_1/un11_synchedtick_0:Y,8025
Quad_1/QuadXface_2/Latch0Reg[12]:CLK,
Quad_1/QuadXface_2/Latch0Reg[12]:D,15287
Quad_1/QuadXface_2/Latch0Reg[12]:EN,13858
Quad_1/QuadXface_2/Latch0Reg[12]:Q,
Exp3Data_obuft[5]/U0/U_IOPAD:D,
Exp3Data_obuft[5]/U0/U_IOPAD:E,
Exp3Data_obuft[5]/U0/U_IOPAD:PAD,
CtrlOut_2/DataBuffer[12]:ALn,-4495
CtrlOut_2/DataBuffer[12]:CLK,15612
CtrlOut_2/DataBuffer[12]:D,
CtrlOut_2/DataBuffer[12]:EN,
CtrlOut_2/DataBuffer[12]:Q,15612
MDTTop_2/StateMachine.un1_pwmmagnetfaultlatch:A,2516
MDTTop_2/StateMachine.un1_pwmmagnetfaultlatch:B,2448
MDTTop_2/StateMachine.un1_pwmmagnetfaultlatch:Y,2448
ClkCtrl_1/EnableCount_RNO[2]:A,14271
ClkCtrl_1/EnableCount_RNO[2]:B,14199
ClkCtrl_1/EnableCount_RNO[2]:C,14104
ClkCtrl_1/EnableCount_RNO[2]:Y,14104
Quad_1/QuadXface_3/Latch0Reg[7]:CLK,
Quad_1/QuadXface_3/Latch0Reg[7]:D,15287
Quad_1/QuadXface_3/Latch0Reg[7]:EN,13858
Quad_1/QuadXface_3/Latch0Reg[7]:Q,
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNII4FG[12]:A,-12252
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNII4FG[12]:B,-12302
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNII4FG[12]:C,-12399
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNII4FG[12]:Y,-12399
Quad_1/QuadXface_5/Latch1Reg[5]:CLK,
Quad_1/QuadXface_5/Latch1Reg[5]:D,15287
Quad_1/QuadXface_5/Latch1Reg[5]:EN,13858
Quad_1/QuadXface_5/Latch1Reg[5]:Q,
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux[5]:A,10842
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux[5]:B,10706
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux[5]:C,10408
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux[5]:D,
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux[5]:FCO,
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux[5]:Y,10408
DIO8_1/InputShiftRegister_0_sqmuxa_1_i_o2_0_RNIE4491_0:A,11637
DIO8_1/InputShiftRegister_0_sqmuxa_1_i_o2_0_RNIE4491_0:B,9791
DIO8_1/InputShiftRegister_0_sqmuxa_1_i_o2_0_RNIE4491_0:C,13930
DIO8_1/InputShiftRegister_0_sqmuxa_1_i_o2_0_RNIE4491_0:D,13802
DIO8_1/InputShiftRegister_0_sqmuxa_1_i_o2_0_RNIE4491_0:Y,9791
DiscID_1/DiscExpID_1/ExpansionID0_1[10]:CLK,-10935
DiscID_1/DiscExpID_1/ExpansionID0_1[10]:D,15310
DiscID_1/DiscExpID_1/ExpansionID0_1[10]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID0_1[10]:Q,-10935
DIO8_1/d8DataOut_m2_2[5]:A,12276
DIO8_1/d8DataOut_m2_2[5]:B,11089
DIO8_1/d8DataOut_m2_2[5]:C,
DIO8_1/d8DataOut_m2_2[5]:D,
DIO8_1/d8DataOut_m2_2[5]:Y,11089
DIO8_1/InputShiftRegister_0_sqmuxa_1_i_o2_0:A,9687
DIO8_1/InputShiftRegister_0_sqmuxa_1_i_o2_0:B,9646
DIO8_1/InputShiftRegister_0_sqmuxa_1_i_o2_0:C,9064
DIO8_1/InputShiftRegister_0_sqmuxa_1_i_o2_0:D,8309
DIO8_1/InputShiftRegister_0_sqmuxa_1_i_o2_0:Y,8309
Decode_1/un1_exp1quadcountread_0_a2:A,10706
Decode_1/un1_exp1quadcountread_0_a2:B,
Decode_1/un1_exp1quadcountread_0_a2:C,15124
Decode_1/un1_exp1quadcountread_0_a2:Y,10706
Quad_1/QuadXface_4/QuadCount[13]:CLK,9704
Quad_1/QuadXface_4/QuadCount[13]:D,10726
Quad_1/QuadXface_4/QuadCount[13]:Q,9704
Quad_1/QuadXface_4/QuadCount[13]:SLn,11847
DIO8_1/un1_IntDout_iv_0_m2_1_0_wmux[15]:A,10827
DIO8_1/un1_IntDout_iv_0_m2_1_0_wmux[15]:B,10501
DIO8_1/un1_IntDout_iv_0_m2_1_0_wmux[15]:C,12291
DIO8_1/un1_IntDout_iv_0_m2_1_0_wmux[15]:D,11986
DIO8_1/un1_IntDout_iv_0_m2_1_0_wmux[15]:FCO,
DIO8_1/un1_IntDout_iv_0_m2_1_0_wmux[15]:Y,10501
DIO8_1/OutputShiftRegister[8]:CLK,14235
DIO8_1/OutputShiftRegister[8]:D,8574
DIO8_1/OutputShiftRegister[8]:EN,6623
DIO8_1/OutputShiftRegister[8]:Q,14235
WDT_1/PUReg[13]:CLK,13235
WDT_1/PUReg[13]:EN,-4023
WDT_1/PUReg[13]:Q,13235
WDT_1/PUReg[13]:SLn,13795
Quad_1/QuadXface_2/ABreak:CLK,
Quad_1/QuadXface_2/ABreak:D,9540
Quad_1/QuadXface_2/ABreak:EN,12103
Quad_1/QuadXface_2/ABreak:Q,
ExpSigRoute_3/un1_expa_clk_u_0_a2_1[5]:A,
ExpSigRoute_3/un1_expa_clk_u_0_a2_1[5]:B,
ExpSigRoute_3/un1_expa_clk_u_0_a2_1[5]:C,
ExpSigRoute_3/un1_expa_clk_u_0_a2_1[5]:Y,
Decode_1/MDT_SSIStatusRead1_0_a2_RNI5IFN:A,4474
Decode_1/MDT_SSIStatusRead1_0_a2_RNI5IFN:B,3157
Decode_1/MDT_SSIStatusRead1_0_a2_RNI5IFN:C,4356
Decode_1/MDT_SSIStatusRead1_0_a2_RNI5IFN:Y,3157
ExpModLED_1/Count[3]:CLK,11895
ExpModLED_1/Count[3]:D,10994
ExpModLED_1/Count[3]:EN,14285
ExpModLED_1/Count[3]:Q,11895
CtrlOut_1/ShiftRegister[7]:CLK,14235
CtrlOut_1/ShiftRegister[7]:D,12813
CtrlOut_1/ShiftRegister[7]:EN,12700
CtrlOut_1/ShiftRegister[7]:Q,14235
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[2]:CLK,10955
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[2]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[2]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[2]:Q,10955
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[2]:SLn,9714
WDT_1/WDTDelay[7]:ALn,
WDT_1/WDTDelay[7]:CLK,14930
WDT_1/WDTDelay[7]:D,
WDT_1/WDTDelay[7]:EN,-3973
WDT_1/WDTDelay[7]:Q,14930
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[3]:A,13977
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[3]:B,13789
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[3]:C,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[3]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[3]:Y,13789
Quad_1/QuadXface_4/HomeTriggerType[0]:CLK,13352
Quad_1/QuadXface_4/HomeTriggerType[0]:D,
Quad_1/QuadXface_4/HomeTriggerType[0]:EN,-9981
Quad_1/QuadXface_4/HomeTriggerType[0]:Q,13352
Quad_1/QuadXface_3/QuadCount_RNIOU0Q2[2]:A,13914
Quad_1/QuadXface_3/QuadCount_RNIOU0Q2[2]:B,10726
Quad_1/QuadXface_3/QuadCount_RNIOU0Q2[2]:C,13710
Quad_1/QuadXface_3/QuadCount_RNIOU0Q2[2]:FCI,10688
Quad_1/QuadXface_3/QuadCount_RNIOU0Q2[2]:FCO,10688
Quad_1/QuadXface_3/QuadCount_RNIOU0Q2[2]:S,10927
Decode_1/un1_exp2quadledstatuswrite_0_a2:A,
Decode_1/un1_exp2quadledstatuswrite_0_a2:B,
Decode_1/un1_exp2quadledstatuswrite_0_a2:C,
Decode_1/un1_exp2quadledstatuswrite_0_a2:D,-13180
Decode_1/un1_exp2quadledstatuswrite_0_a2:Y,-13180
CPUStatLEDDrive_obuft[0]/U0/U_IOOUTFF:A,
CPUStatLEDDrive_obuft[0]/U0/U_IOOUTFF:Y,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_25:IPCLKn,
MDTTop_2/CountRA[6]:CLK,5564
MDTTop_2/CountRA[6]:D,5651
MDTTop_2/CountRA[6]:EN,5496
MDTTop_2/CountRA[6]:Q,5564
MDTTop_2/CountRA[6]:SLn,6387
Quad_1/QuadXface_5/QL0[0]:CLK,15334
Quad_1/QuadXface_5/QL0[0]:D,15604
Quad_1/QuadXface_5/QL0[0]:Q,15334
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO_0[19]:A,9484
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO_0[19]:B,13600
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO_0[19]:C,16218
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO_0[19]:D,12495
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO_0[19]:Y,9484
Quad_1/QuadXface_1/QuadLatch[15]:CLK,
Quad_1/QuadXface_1/QuadLatch[15]:D,15287
Quad_1/QuadXface_1/QuadLatch[15]:EN,12103
Quad_1/QuadXface_1/QuadLatch[15]:Q,
MDTTop_2/MDTPosition_Z[7]:CLK,
MDTTop_2/MDTPosition_Z[7]:D,5659
MDTTop_2/MDTPosition_Z[7]:EN,5602
MDTTop_2/MDTPosition_Z[7]:Q,
Exp0Data_iobuf[0]/U0/U_IOINFF:A,
Exp0Data_iobuf[0]/U0/U_IOINFF:Y,
Quad_1/QuadXface_4/DirectionLat:CLK,
Quad_1/QuadXface_4/DirectionLat:D,15383
Quad_1/QuadXface_4/DirectionLat:EN,15120
Quad_1/QuadXface_4/DirectionLat:Q,
Analog_1/Ser2Par_1/S2P_Data_7[1]:A,13038
Analog_1/Ser2Par_1/S2P_Data_7[1]:B,10598
Analog_1/Ser2Par_1/S2P_Data_7[1]:C,10532
Analog_1/Ser2Par_1/S2P_Data_7[1]:Y,10532
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_1[25]:A,6071
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_1[25]:B,12746
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_1[25]:C,13898
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_1[25]:D,12208
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_1[25]:Y,6071
DiscID_1/discoverIdDataOut_1_m2_2[9]:A,12527
DiscID_1/discoverIdDataOut_1_m2_2[9]:B,13619
DiscID_1/discoverIdDataOut_1_m2_2[9]:C,
DiscID_1/discoverIdDataOut_1_m2_2[9]:D,
DiscID_1/discoverIdDataOut_1_m2_2[9]:Y,12527
Quad_1/QuadXface_2/QuadDataOut_1_m4[7]:A,
Quad_1/QuadXface_2/QuadDataOut_1_m4[7]:B,11730
Quad_1/QuadXface_2/QuadDataOut_1_m4[7]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m4[7]:Y,11730
SSITop_1/HalfPeriod[5]:CLK,14505
SSITop_1/HalfPeriod[5]:D,
SSITop_1/HalfPeriod[5]:EN,-7666
SSITop_1/HalfPeriod[5]:Q,14505
Quad_1/QuadXface_2/QuadDataOut_1_m4[8]:A,
Quad_1/QuadXface_2/QuadDataOut_1_m4[8]:B,12706
Quad_1/QuadXface_2/QuadDataOut_1_m4[8]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m4[8]:Y,12706
ExpModLED_1/un1_exp3led0write_0:A,
ExpModLED_1/un1_exp3led0write_0:B,-10793
ExpModLED_1/un1_exp3led0write_0:C,-13148
ExpModLED_1/un1_exp3led0write_0:Y,-13148
CtrlOut_2/ShiftRegister[6]:CLK,14235
CtrlOut_2/ShiftRegister[6]:D,12813
CtrlOut_2/ShiftRegister[6]:EN,12700
CtrlOut_2/ShiftRegister[6]:Q,14235
MDTTop_1/un1_discoverIdDataOut_0_iv_2[5]:A,13805
MDTTop_1/un1_discoverIdDataOut_0_iv_2[5]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_2[5]:C,9006
MDTTop_1/un1_discoverIdDataOut_0_iv_2[5]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_2[5]:Y,9006
WDT_1/DriveHaltStatus:CLK,14177
WDT_1/DriveHaltStatus:D,11774
WDT_1/DriveHaltStatus:EN,-3896
WDT_1/DriveHaltStatus:Q,14177
SSITop_2/Serial2ParallelData[18]:CLK,15326
SSITop_2/Serial2ParallelData[18]:D,15326
SSITop_2/Serial2ParallelData[18]:EN,10706
SSITop_2/Serial2ParallelData[18]:Q,15326
SSITop_2/Serial2ParallelData[18]:SLn,11847
MDTTop_2/TransducerSelect[5]:CLK,
MDTTop_2/TransducerSelect[5]:D,
MDTTop_2/TransducerSelect[5]:EN,-7344
MDTTop_2/TransducerSelect[5]:Q,
MDTTop_2/TransducerSelect[5]:SLn,-3994
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[13]:A,6974
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[13]:B,13858
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[13]:C,12745
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[13]:D,13577
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[13]:Y,6974
CtrlOut_2/ShiftComplete:CLK,12915
CtrlOut_2/ShiftComplete:D,13000
CtrlOut_2/ShiftComplete:EN,14998
CtrlOut_2/ShiftComplete:Q,12915
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[8]:CLK,11705
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[8]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[8]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[8]:Q,11705
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[8]:SLn,9714
Quad_1/QuadXface_6/HomeReg[8]:CLK,
Quad_1/QuadXface_6/HomeReg[8]:D,15287
Quad_1/QuadXface_6/HomeReg[8]:EN,15120
Quad_1/QuadXface_6/HomeReg[8]:Q,
DiscID_1/discoverIdDataOut_1_1[9]:A,14740
DiscID_1/discoverIdDataOut_1_1[9]:B,14612
DiscID_1/discoverIdDataOut_1_1[9]:C,12527
DiscID_1/discoverIdDataOut_1_1[9]:D,
DiscID_1/discoverIdDataOut_1_1[9]:Y,12527
Quad_1/QuadXface_5/QuadCount_RNIAID47[9]:A,14047
Quad_1/QuadXface_5/QuadCount_RNIAID47[9]:B,10859
Quad_1/QuadXface_5/QuadCount_RNIAID47[9]:C,13829
Quad_1/QuadXface_5/QuadCount_RNIAID47[9]:FCI,10688
Quad_1/QuadXface_5/QuadCount_RNIAID47[9]:FCO,10688
Quad_1/QuadXface_5/QuadCount_RNIAID47[9]:S,10802
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[12]:A,15098
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[12]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[12]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[12]:D,5893
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[12]:Y,5893
Quad_1/QuadXface_1/HomeReg[14]:CLK,
Quad_1/QuadXface_1/HomeReg[14]:D,15287
Quad_1/QuadXface_1/HomeReg[14]:EN,15120
Quad_1/QuadXface_1/HomeReg[14]:Q,
Exp2Data_iobuf[1]/U0/U_IOINFF:A,
Exp2Data_iobuf[1]/U0/U_IOINFF:Y,
DATA_iobuf[27]/U0/U_IOPAD:D,1683
DATA_iobuf[27]/U0/U_IOPAD:E,4878
DATA_iobuf[27]/U0/U_IOPAD:PAD,1683
DATA_iobuf[27]/U0/U_IOPAD:Y,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[2]:A,10698
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[2]:B,10622
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[2]:C,10955
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[2]:D,10650
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[2]:FCO,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[2]:Y,10622
WDT_1/WDTCounter[4]:ALn,13503
WDT_1/WDTCounter[4]:CLK,11387
WDT_1/WDTCounter[4]:D,13841
WDT_1/WDTCounter[4]:EN,11256
WDT_1/WDTCounter[4]:Q,11387
Quad_1/QuadXface_5/QuadDataOut_1_m3[3]:A,13789
Quad_1/QuadXface_5/QuadDataOut_1_m3[3]:B,
Quad_1/QuadXface_5/QuadDataOut_1_m3[3]:C,16066
Quad_1/QuadXface_5/QuadDataOut_1_m3[3]:D,14847
Quad_1/QuadXface_5/QuadDataOut_1_m3[3]:Y,13789
Quad_1/QuadXface_4/QuadCount_RNIA83L7[6]:A,13990
Quad_1/QuadXface_4/QuadCount_RNIA83L7[6]:B,10802
Quad_1/QuadXface_4/QuadCount_RNIA83L7[6]:C,13778
Quad_1/QuadXface_4/QuadCount_RNIA83L7[6]:FCI,10688
Quad_1/QuadXface_4/QuadCount_RNIA83L7[6]:FCO,10688
Quad_1/QuadXface_4/QuadCount_RNIA83L7[6]:S,10859
SSITop_1/Serial2ParallelData[15]:CLK,15326
SSITop_1/Serial2ParallelData[15]:D,15326
SSITop_1/Serial2ParallelData[15]:EN,10706
SSITop_1/Serial2ParallelData[15]:Q,15326
SSITop_1/Serial2ParallelData[15]:SLn,11847
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[8]:A,13363
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[8]:B,13363
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[8]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[8]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[8]:Y,13363
Analog_1/StateMach_1/State_srsts_0_i_a2[6]:A,9399
Analog_1/StateMach_1/State_srsts_0_i_a2[6]:B,10625
Analog_1/StateMach_1/State_srsts_0_i_a2[6]:Y,9399
Analog_1/Ser2Par_1/S2P_Data_cZ[9]:A,14266
Analog_1/Ser2Par_1/S2P_Data_cZ[9]:B,10646
Analog_1/Ser2Par_1/S2P_Data_cZ[9]:C,11432
Analog_1/Ser2Par_1/S2P_Data_cZ[9]:Y,10646
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[14]:A,4797
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[14]:B,15009
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[14]:C,13896
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[14]:D,13402
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[14]:Y,4797
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[12]:CLK,13120
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[12]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[12]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[12]:Q,13120
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[12]:SLn,9714
SSITop_2/TransducerSelect[1]:CLK,14113
SSITop_2/TransducerSelect[1]:D,
SSITop_2/TransducerSelect[1]:EN,-7390
SSITop_2/TransducerSelect[1]:Q,14113
MDTTop_1/un1_data_14_i_a2_2:A,14390
MDTTop_1/un1_data_14_i_a2_2:B,14387
MDTTop_1/un1_data_14_i_a2_2:Y,14387
Quad_1/QuadXface_1/QuadDataOut_1_m4[2]:A,17435
Quad_1/QuadXface_1/QuadDataOut_1_m4[2]:B,14966
Quad_1/QuadXface_1/QuadDataOut_1_m4[2]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m4[2]:D,
Quad_1/QuadXface_1/QuadDataOut_1_m4[2]:Y,14966
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[0]:CLK,10740
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[0]:D,9530
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[0]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[0]:Q,10740
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[0]:SLn,9714
MDTTop_2/MDTPosition_1_cry_3:B,5469
MDTTop_2/MDTPosition_1_cry_3:FCI,5442
MDTTop_2/MDTPosition_1_cry_3:FCO,5442
MDTTop_2/MDTPosition_1_cry_3:S,5727
ExpSigRoute_2/un1_expdata_0_1_0:A,
ExpSigRoute_2/un1_expdata_0_1_0:B,
ExpSigRoute_2/un1_expdata_0_1_0:C,
ExpSigRoute_2/un1_expdata_0_1_0:D,
ExpSigRoute_2/un1_expdata_0_1_0:Y,
DIO8_1/IntDout_3_1_0_wmux[9]:A,10721
DIO8_1/IntDout_3_1_0_wmux[9]:B,10395
DIO8_1/IntDout_3_1_0_wmux[9]:C,12185
DIO8_1/IntDout_3_1_0_wmux[9]:D,11880
DIO8_1/IntDout_3_1_0_wmux[9]:FCO,
DIO8_1/IntDout_3_1_0_wmux[9]:Y,10395
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[3]:A,16103
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[3]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[3]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[3]:D,9536
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[3]:Y,9536
Quad_1/QuadXface_6/QA[1]:CLK,-3753
Quad_1/QuadXface_6/QA[1]:D,15334
Quad_1/QuadXface_6/QA[1]:Q,-3753
Quad_1/QuadXface_4/QB[1]:CLK,-3631
Quad_1/QuadXface_4/QB[1]:D,15334
Quad_1/QuadXface_4/QB[1]:Q,-3631
MDTTop_1/un1_discoverIdDataOut_0_iv_4[2]:A,12950
MDTTop_1/un1_discoverIdDataOut_0_iv_4[2]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[2]:C,15163
MDTTop_1/un1_discoverIdDataOut_0_iv_4[2]:D,8235
MDTTop_1/un1_discoverIdDataOut_0_iv_4[2]:Y,8235
MDTTop_1/RisingACountEnablePipe_RNO_0:A,5943
MDTTop_1/RisingACountEnablePipe_RNO_0:B,5833
MDTTop_1/RisingACountEnablePipe_RNO_0:C,4785
MDTTop_1/RisingACountEnablePipe_RNO_0:D,4667
MDTTop_1/RisingACountEnablePipe_RNO_0:Y,4667
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[9]:CLK,11045
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[9]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[9]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[9]:Q,11045
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[9]:SLn,9714
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_26:C,14007
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_26:IPC,14007
Quad_1/QuadXface_5/Latch1InSel:CLK,15604
Quad_1/QuadXface_5/Latch1InSel:D,
Quad_1/QuadXface_5/Latch1InSel:EN,-7429
Quad_1/QuadXface_5/Latch1InSel:Q,15604
Quad_1/QuadXface_6/intAccumOverflow_RNO_0:A,9722
Quad_1/QuadXface_6/intAccumOverflow_RNO_0:B,10719
Quad_1/QuadXface_6/intAccumOverflow_RNO_0:C,11772
Quad_1/QuadXface_6/intAccumOverflow_RNO_0:D,11680
Quad_1/QuadXface_6/intAccumOverflow_RNO_0:Y,9722
Quad_1/QuadXface_5/IndexEdgeDetected:CLK,12119
Quad_1/QuadXface_5/IndexEdgeDetected:D,12824
Quad_1/QuadXface_5/IndexEdgeDetected:Q,12119
CtrlOut_1/Count[4]:CLK,13324
CtrlOut_1/Count[4]:D,9932
CtrlOut_1/Count[4]:EN,9904
CtrlOut_1/Count[4]:Q,13324
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_20:C,10631
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_20:IPB,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_20:IPC,10631
MDTTop_1/un1_discoverIdDataOut_0_iv_8[5]:A,
MDTTop_1/un1_discoverIdDataOut_0_iv_8[5]:B,12893
MDTTop_1/un1_discoverIdDataOut_0_iv_8[5]:C,6969
MDTTop_1/un1_discoverIdDataOut_0_iv_8[5]:D,11462
MDTTop_1/un1_discoverIdDataOut_0_iv_8[5]:Y,6969
Exp3Data_obuft[5]/U0/U_IOENFF:A,
Exp3Data_obuft[5]/U0/U_IOENFF:Y,
DiscID_1/DiscExpID_1/ExpansionID2_1_RNI84LQ1[12]:A,-11716
DiscID_1/DiscExpID_1/ExpansionID2_1_RNI84LQ1[12]:B,-11772
DiscID_1/DiscExpID_1/ExpansionID2_1_RNI84LQ1[12]:C,-12981
DiscID_1/DiscExpID_1/ExpansionID2_1_RNI84LQ1[12]:D,-13073
DiscID_1/DiscExpID_1/ExpansionID2_1_RNI84LQ1[12]:Y,-13073
CtrlIO_1/ShiftOutRegister_3_0[2]:A,15650
CtrlIO_1/ShiftOutRegister_3_0[2]:B,15540
CtrlIO_1/ShiftOutRegister_3_0[2]:C,10994
CtrlIO_1/ShiftOutRegister_3_0[2]:D,14065
CtrlIO_1/ShiftOutRegister_3_0[2]:Y,10994
DiscID_1/DiscCtrlID_1/OutputClock_RNO:A,13761
DiscID_1/DiscCtrlID_1/OutputClock_RNO:B,14211
DiscID_1/DiscCtrlID_1/OutputClock_RNO:C,14111
DiscID_1/DiscCtrlID_1/OutputClock_RNO:Y,13761
Quad_1/QuadXface_2/RisingHome_1:A,14317
Quad_1/QuadXface_2/RisingHome_1:B,14215
Quad_1/QuadXface_2/RisingHome_1:Y,14215
Quad_1/QuadXface_6/QuadCount_RNIIQ36E[13]:A,14088
Quad_1/QuadXface_6/QuadCount_RNIIQ36E[13]:B,10935
Quad_1/QuadXface_6/QuadCount_RNIIQ36E[13]:C,13890
Quad_1/QuadXface_6/QuadCount_RNIIQ36E[13]:FCI,10688
Quad_1/QuadXface_6/QuadCount_RNIIQ36E[13]:FCO,10688
Quad_1/QuadXface_6/QuadCount_RNIIQ36E[13]:S,10726
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[2]:A,10662
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[2]:B,10556
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[2]:C,10904
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[2]:D,10599
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[2]:FCO,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[2]:Y,10556
Quad_1/QuadXface_6/Latch1Reg[6]:CLK,
Quad_1/QuadXface_6/Latch1Reg[6]:D,15287
Quad_1/QuadXface_6/Latch1Reg[6]:EN,13858
Quad_1/QuadXface_6/Latch1Reg[6]:Q,
ExpModLED_1/ShiftRegister3[6]:CLK,15334
ExpModLED_1/ShiftRegister3[6]:D,15334
ExpModLED_1/ShiftRegister3[6]:EN,10421
ExpModLED_1/ShiftRegister3[6]:Q,15334
ExpModLED_1/ShiftRegister3[6]:SLn,11310
CtrlOut_1/DataBuffer[7]:ALn,-4495
CtrlOut_1/DataBuffer[7]:CLK,15612
CtrlOut_1/DataBuffer[7]:D,
CtrlOut_1/DataBuffer[7]:EN,
CtrlOut_1/DataBuffer[7]:Q,15612
LatCnt_1/LatencyCounter[24]:CLK,5640
LatCnt_1/LatencyCounter[24]:D,5309
LatCnt_1/LatencyCounter[24]:EN,-6247
LatCnt_1/LatencyCounter[24]:Q,5640
LatCnt_1/LatencyCounter[24]:SLn,-5250
CtrlOut_2/ShiftRegister[13]:CLK,14235
CtrlOut_2/ShiftRegister[13]:D,12813
CtrlOut_2/ShiftRegister[13]:EN,12700
CtrlOut_2/ShiftRegister[13]:Q,14235
SSITop_2/SSIDataLatch[20]:CLK,
SSITop_2/SSIDataLatch[20]:D,15326
SSITop_2/SSIDataLatch[20]:EN,12103
SSITop_2/SSIDataLatch[20]:Q,
SSITop_2/Serial2ParallelData[16]:CLK,15326
SSITop_2/Serial2ParallelData[16]:D,15326
SSITop_2/Serial2ParallelData[16]:EN,10706
SSITop_2/Serial2ParallelData[16]:Q,15326
SSITop_2/Serial2ParallelData[16]:SLn,11847
WDT_1/WDTCounter[9]:ALn,13503
WDT_1/WDTCounter[9]:CLK,11485
WDT_1/WDTCounter[9]:D,13746
WDT_1/WDTCounter[9]:EN,11256
WDT_1/WDTCounter[9]:Q,11485
Quad_1/QuadXface_4/un1_ledstatuswrite_0:A,-10996
Quad_1/QuadXface_4/un1_ledstatuswrite_0:B,14123
Quad_1/QuadXface_4/un1_ledstatuswrite_0:C,-7054
Quad_1/QuadXface_4/un1_ledstatuswrite_0:Y,-10996
Analog_1/StateMach_1/Serial2ParallelCLR:CLK,10532
Analog_1/StateMach_1/Serial2ParallelCLR:D,13061
Analog_1/StateMach_1/Serial2ParallelCLR:EN,9918
Analog_1/StateMach_1/Serial2ParallelCLR:Q,10532
MDTTop_2/CountRA_cry[13]:B,5697
MDTTop_2/CountRA_cry[13]:FCI,5442
MDTTop_2/CountRA_cry[13]:FCO,5442
MDTTop_2/CountRA_cry[13]:S,5518
DiscID_1/discoverIdDataOut_1_1[1]:A,12591
DiscID_1/discoverIdDataOut_1_1[1]:B,12463
DiscID_1/discoverIdDataOut_1_1[1]:C,8662
DiscID_1/discoverIdDataOut_1_1[1]:D,
DiscID_1/discoverIdDataOut_1_1[1]:Y,8662
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_31:C,7930
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_31:IPC,7930
Quad_1/QuadXface_1/HomeTriggerType[1]:CLK,14341
Quad_1/QuadXface_1/HomeTriggerType[1]:D,
Quad_1/QuadXface_1/HomeTriggerType[1]:EN,-10191
Quad_1/QuadXface_1/HomeTriggerType[1]:Q,14341
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[14]:A,2609
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[14]:B,6726
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[14]:C,4797
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[14]:D,5835
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[14]:Y,2609
SSITop_2/Serial2ParallelData[10]:CLK,15326
SSITop_2/Serial2ParallelData[10]:D,15326
SSITop_2/Serial2ParallelData[10]:EN,10706
SSITop_2/Serial2ParallelData[10]:Q,15326
SSITop_2/Serial2ParallelData[10]:SLn,11847
Quad_1/QuadXface_5/QuadCount_RNO[15]:B,9830
Quad_1/QuadXface_5/QuadCount_RNO[15]:C,13941
Quad_1/QuadXface_5/QuadCount_RNO[15]:FCI,10688
Quad_1/QuadXface_5/QuadCount_RNO[15]:S,9830
DIO8_1/d8DataOut_m5_1_0_wmux_0[7]:A,12656
DIO8_1/d8DataOut_m5_1_0_wmux_0[7]:B,13711
DIO8_1/d8DataOut_m5_1_0_wmux_0[7]:C,
DIO8_1/d8DataOut_m5_1_0_wmux_0[7]:D,
DIO8_1/d8DataOut_m5_1_0_wmux_0[7]:FCI,
DIO8_1/d8DataOut_m5_1_0_wmux_0[7]:Y,12656
Quad_1/QuadXface_5/QuadDataOut_1_m2[11]:A,14830
Quad_1/QuadXface_5/QuadDataOut_1_m2[11]:B,14556
Quad_1/QuadXface_5/QuadDataOut_1_m2[11]:C,13392
Quad_1/QuadXface_5/QuadDataOut_1_m2[11]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2[11]:Y,13392
DIO8_1/D8InputReg1[1]:CLK,
DIO8_1/D8InputReg1[1]:D,15303
DIO8_1/D8InputReg1[1]:EN,12603
DIO8_1/D8InputReg1[1]:Q,
Decode_1/un1_discoverIdDataOut_0_iv_1[31]:A,12807
Decode_1/un1_discoverIdDataOut_0_iv_1[31]:B,
Decode_1/un1_discoverIdDataOut_0_iv_1[31]:C,
Decode_1/un1_discoverIdDataOut_0_iv_1[31]:D,9033
Decode_1/un1_discoverIdDataOut_0_iv_1[31]:Y,9033
DATA_iobuf[7]/U0/U_IOINFF:A,
DATA_iobuf[7]/U0/U_IOINFF:Y,
Quad_1/QuadXface_5/Latch0Reg[15]:CLK,
Quad_1/QuadXface_5/Latch0Reg[15]:D,15287
Quad_1/QuadXface_5/Latch0Reg[15]:EN,13858
Quad_1/QuadXface_5/Latch0Reg[15]:Q,
WDT_1/WDTCounterLoad_1:A,15596
WDT_1/WDTCounterLoad_1:B,14223
WDT_1/WDTCounterLoad_1:C,14127
WDT_1/WDTCounterLoad_1:D,14081
WDT_1/WDTCounterLoad_1:Y,14081
Quad_1/QuadXface_1/QL1[1]:CLK,14263
Quad_1/QuadXface_1/QL1[1]:D,15334
Quad_1/QuadXface_1/QL1[1]:Q,14263
CtrlIO_1/Axis1EnFlt0:ALn,-4495
CtrlIO_1/Axis1EnFlt0:CLK,15596
CtrlIO_1/Axis1EnFlt0:D,
CtrlIO_1/Axis1EnFlt0:EN,
CtrlIO_1/Axis1EnFlt0:Q,15596
WDT_1/FPGAProgDOut_Z[31]:CLK,
WDT_1/FPGAProgDOut_Z[31]:D,
WDT_1/FPGAProgDOut_Z[31]:EN,-4037
WDT_1/FPGAProgDOut_Z[31]:Q,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[1]:A,12832
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[1]:B,14959
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[1]:C,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[1]:D,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[1]:FCI,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[1]:Y,12832
MDTTop_2/MDTPosition_Z[2]:CLK,
MDTTop_2/MDTPosition_Z[2]:D,5728
MDTTop_2/MDTPosition_Z[2]:EN,5602
MDTTop_2/MDTPosition_Z[2]:Q,
DIO8_1/D8OutputReg3[23]:ALn,-4495
DIO8_1/D8OutputReg3[23]:CLK,13090
DIO8_1/D8OutputReg3[23]:D,
DIO8_1/D8OutputReg3[23]:EN,-8813
DIO8_1/D8OutputReg3[23]:Q,13090
DIO8_1/IntDout_3_i_m2_1_0_wmux[0]:A,10721
DIO8_1/IntDout_3_i_m2_1_0_wmux[0]:B,10395
DIO8_1/IntDout_3_i_m2_1_0_wmux[0]:C,12185
DIO8_1/IntDout_3_i_m2_1_0_wmux[0]:D,11880
DIO8_1/IntDout_3_i_m2_1_0_wmux[0]:FCO,
DIO8_1/IntDout_3_i_m2_1_0_wmux[0]:Y,10395
ExpSigRoute_4/un1_expa_clk_u_0_a2_0[5]:A,
ExpSigRoute_4/un1_expa_clk_u_0_a2_0[5]:B,
ExpSigRoute_4/un1_expa_clk_u_0_a2_0[5]:C,
ExpSigRoute_4/un1_expa_clk_u_0_a2_0[5]:Y,
MDTTop_1/un1_discoverIdDataOut_0_iv_1[11]:A,8049
MDTTop_1/un1_discoverIdDataOut_0_iv_1[11]:B,9248
MDTTop_1/un1_discoverIdDataOut_0_iv_1[11]:C,13475
MDTTop_1/un1_discoverIdDataOut_0_iv_1[11]:D,12055
MDTTop_1/un1_discoverIdDataOut_0_iv_1[11]:Y,8049
Analog_1/DataBuf_1/ReadPointer[0]:CLK,13089
Analog_1/DataBuf_1/ReadPointer[0]:D,-11071
Analog_1/DataBuf_1/ReadPointer[0]:Q,13089
Analog_1/StateMach_1/State_srsts_0_i_0_a2[4]:A,12755
Analog_1/StateMach_1/State_srsts_0_i_0_a2[4]:B,11867
Analog_1/StateMach_1/State_srsts_0_i_0_a2[4]:C,13095
Analog_1/StateMach_1/State_srsts_0_i_0_a2[4]:D,12916
Analog_1/StateMach_1/State_srsts_0_i_0_a2[4]:Y,11867
Decode_1/un285_data:A,8314
Decode_1/un285_data:B,13645
Decode_1/un285_data:C,13541
Decode_1/un285_data:D,11310
Decode_1/un285_data:Y,8314
SSITop_1/ShiftCounter_cry[3]:B,12820
SSITop_1/ShiftCounter_cry[3]:C,13980
SSITop_1/ShiftCounter_cry[3]:FCI,12793
SSITop_1/ShiftCounter_cry[3]:FCO,12793
SSITop_1/ShiftCounter_cry[3]:S,12820
RESET_ibuf_RNI8T16/U0:An,
RESET_ibuf_RNI8T16/U0:YNn,
MDTTop_1/MDTPosition[10]:CLK,
MDTTop_1/MDTPosition[10]:D,5608
MDTTop_1/MDTPosition[10]:EN,5602
MDTTop_1/MDTPosition[10]:Q,
SerMemInt_1/MemoryAddress[4]:CLK,5063
SerMemInt_1/MemoryAddress[4]:D,
SerMemInt_1/MemoryAddress[4]:EN,
SerMemInt_1/MemoryAddress[4]:Q,5063
MDTTop_1/MDTPosition_1_s_19:B,5736
MDTTop_1/MDTPosition_1_s_19:FCI,5442
MDTTop_1/MDTPosition_1_s_19:S,5442
Decode_1/un1_exp3quadledstatusread_0_a2:A,10283
Decode_1/un1_exp3quadledstatusread_0_a2:B,12443
Decode_1/un1_exp3quadledstatusread_0_a2:Y,10283
Quad_1/QuadXface_6/IndexEdgeDetected:CLK,12119
Quad_1/QuadXface_6/IndexEdgeDetected:D,12832
Quad_1/QuadXface_6/IndexEdgeDetected:Q,12119
Quad_1/QuadXface_5/QuadDataOut_1_m2[3]:A,15227
Quad_1/QuadXface_5/QuadDataOut_1_m2[3]:B,14953
Quad_1/QuadXface_5/QuadDataOut_1_m2[3]:C,13789
Quad_1/QuadXface_5/QuadDataOut_1_m2[3]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2[3]:Y,13789
MDTTop_1/un1_discoverIdDataOut_0_iv_7_RNO[25]:A,4677
MDTTop_1/un1_discoverIdDataOut_0_iv_7_RNO[25]:B,15038
MDTTop_1/un1_discoverIdDataOut_0_iv_7_RNO[25]:C,15067
MDTTop_1/un1_discoverIdDataOut_0_iv_7_RNO[25]:D,12063
MDTTop_1/un1_discoverIdDataOut_0_iv_7_RNO[25]:Y,4677
Quad_1/QuadXface_1/IllegalTransition:CLK,
Quad_1/QuadXface_1/IllegalTransition:D,15334
Quad_1/QuadXface_1/IllegalTransition:EN,12103
Quad_1/QuadXface_1/IllegalTransition:Q,
ExpModLED_1/intExpLEDSelect_ns_0[3]:A,-13148
ExpModLED_1/intExpLEDSelect_ns_0[3]:B,-3806
ExpModLED_1/intExpLEDSelect_ns_0[3]:C,14188
ExpModLED_1/intExpLEDSelect_ns_0[3]:Y,-13148
MDTTop_2/MDTPosition_Z[4]:CLK,
MDTTop_2/MDTPosition_Z[4]:D,5710
MDTTop_2/MDTPosition_Z[4]:EN,5602
MDTTop_2/MDTPosition_Z[4]:Q,
Quad_1/QuadXface_6/RisingHome_1_0_a2:A,14317
Quad_1/QuadXface_6/RisingHome_1_0_a2:B,14207
Quad_1/QuadXface_6/RisingHome_1_0_a2:Y,14207
MDTTop_1/MDTPosition_1_cry_4:B,5488
MDTTop_1/MDTPosition_1_cry_4:FCI,5442
MDTTop_1/MDTPosition_1_cry_4:FCO,5442
MDTTop_1/MDTPosition_1_cry_4:S,5710
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[3]:CLK,10608
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[3]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[3]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[3]:Q,10608
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[3]:SLn,9714
Quad_1/QuadXface_4/QH[0]:CLK,15334
Quad_1/QuadXface_4/QH[0]:D,9508
Quad_1/QuadXface_4/QH[0]:Q,15334
Quad_1/QuadXface_2/intLatch0Lat_1:A,12964
Quad_1/QuadXface_2/intLatch0Lat_1:B,11082
Quad_1/QuadXface_2/intLatch0Lat_1:C,14153
Quad_1/QuadXface_2/intLatch0Lat_1:Y,11082
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_8:IPC,
WDT_1/PowerUp.WDTExpFlag_2_0_a2_17:A,13122
WDT_1/PowerUp.WDTExpFlag_2_0_a2_17:B,13066
WDT_1/PowerUp.WDTExpFlag_2_0_a2_17:C,11718
WDT_1/PowerUp.WDTExpFlag_2_0_a2_17:D,11836
WDT_1/PowerUp.WDTExpFlag_2_0_a2_17:Y,11718
Quad_1/QuadXface_6/Latch0Reg[10]:CLK,
Quad_1/QuadXface_6/Latch0Reg[10]:D,15287
Quad_1/QuadXface_6/Latch0Reg[10]:EN,13858
Quad_1/QuadXface_6/Latch0Reg[10]:Q,
Exp2Data_iobuf[3]/U0/U_IOENFF:A,
Exp2Data_iobuf[3]/U0/U_IOENFF:Y,
ExpSigRoute_1/un1_serialmemorydatain_0_a2:A,
ExpSigRoute_1/un1_serialmemorydatain_0_a2:B,
ExpSigRoute_1/un1_serialmemorydatain_0_a2:C,
ExpSigRoute_1/un1_serialmemorydatain_0_a2:Y,
DiscID_1/DiscExpID_1/Exp_ID_LOAD:CLK,
DiscID_1/DiscExpID_1/Exp_ID_LOAD:D,14153
DiscID_1/DiscExpID_1/Exp_ID_LOAD:EN,10903
DiscID_1/DiscExpID_1/Exp_ID_LOAD:Q,
DiscID_1/DiscExpID_1/Exp_ID_LOAD:SLn,14004
SSITop_2/HalfPeriod[2]:CLK,14449
SSITop_2/HalfPeriod[2]:D,
SSITop_2/HalfPeriod[2]:EN,-7666
SSITop_2/HalfPeriod[2]:Q,14449
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[3]:A,10707
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[3]:B,10631
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[3]:C,10964
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[3]:D,10659
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[3]:FCO,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[3]:Y,10631
Analog_1/StateMach_1/ConversionCounter_RNO[0]:A,14263
Analog_1/StateMach_1/ConversionCounter_RNO[0]:B,14207
Analog_1/StateMach_1/ConversionCounter_RNO[0]:C,10994
Analog_1/StateMach_1/ConversionCounter_RNO[0]:D,13507
Analog_1/StateMach_1/ConversionCounter_RNO[0]:Y,10994
Analog_1/Ser2Par_1/S2P_Data_3[3]:A,13211
Analog_1/Ser2Par_1/S2P_Data_3[3]:B,13120
Analog_1/Ser2Par_1/S2P_Data_3[3]:C,11372
Analog_1/Ser2Par_1/S2P_Data_3[3]:Y,11372
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_18:C,10620
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_18:IPB,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_18:IPC,10620
MDTTop_1/un1_discoverIdDataOut_0_iv_6[4]:A,9220
MDTTop_1/un1_discoverIdDataOut_0_iv_6[4]:B,13925
MDTTop_1/un1_discoverIdDataOut_0_iv_6[4]:C,12359
MDTTop_1/un1_discoverIdDataOut_0_iv_6[4]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_6[4]:Y,9220
DiscID_1/discoverIdDataOut_1_m2[2]:A,14043
DiscID_1/discoverIdDataOut_1_m2[2]:B,12586
DiscID_1/discoverIdDataOut_1_m2[2]:C,11273
DiscID_1/discoverIdDataOut_1_m2[2]:D,
DiscID_1/discoverIdDataOut_1_m2[2]:Y,11273
DiscID_1/DiscExpID_1/ShiftComplete_0:A,14302
DiscID_1/DiscExpID_1/ShiftComplete_0:B,14219
DiscID_1/DiscExpID_1/ShiftComplete_0:C,12567
DiscID_1/DiscExpID_1/ShiftComplete_0:D,12840
DiscID_1/DiscExpID_1/ShiftComplete_0:Y,12567
Quad_1/QuadXface_5/Latch1Reg[6]:CLK,
Quad_1/QuadXface_5/Latch1Reg[6]:D,15287
Quad_1/QuadXface_5/Latch1Reg[6]:EN,13858
Quad_1/QuadXface_5/Latch1Reg[6]:Q,
Exp3Data_iobuf[1]/U0/U_IOPAD:D,
Exp3Data_iobuf[1]/U0/U_IOPAD:E,
Exp3Data_iobuf[1]/U0/U_IOPAD:PAD,
Exp3Data_iobuf[1]/U0/U_IOPAD:Y,
MDTTop_1/un1_discoverIdDataOut_0_iv_1[13]:A,12882
MDTTop_1/un1_discoverIdDataOut_0_iv_1[13]:B,9340
MDTTop_1/un1_discoverIdDataOut_0_iv_1[13]:C,12267
MDTTop_1/un1_discoverIdDataOut_0_iv_1[13]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_1[13]:Y,9340
Quad_1/QuadXface_2/QL1[2]:CLK,14215
Quad_1/QuadXface_2/QL1[2]:D,15318
Quad_1/QuadXface_2/QL1[2]:Q,14215
DIO8_1/D8InputReg1[6]:CLK,
DIO8_1/D8InputReg1[6]:D,15303
DIO8_1/D8InputReg1[6]:EN,12603
DIO8_1/D8InputReg1[6]:Q,
ExpModLED_1/ShiftRegister2[6]:CLK,15334
ExpModLED_1/ShiftRegister2[6]:D,15334
ExpModLED_1/ShiftRegister2[6]:EN,10421
ExpModLED_1/ShiftRegister2[6]:Q,15334
ExpModLED_1/ShiftRegister2[6]:SLn,11310
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_3_1_0:A,12357
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_3_1_0:B,12053
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_3_1_0:C,12002
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_3_1_0:D,11922
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_3_1_0:Y,11922
Quad_1/QuadXface_5/Latch1ArmedState[2]:CLK,13470
Quad_1/QuadXface_5/Latch1ArmedState[2]:D,-8429
Quad_1/QuadXface_5/Latch1ArmedState[2]:Q,13470
Quad_1/QuadXface_5/un41_decrement_0_x2_0_x2:A,-2509
Quad_1/QuadXface_5/un41_decrement_0_x2_0_x2:B,-2600
Quad_1/QuadXface_5/un41_decrement_0_x2_0_x2:C,-3767
Quad_1/QuadXface_5/un41_decrement_0_x2_0_x2:Y,-3767
M_IO_OE_obuf/U0/U_IOPAD:D,
M_IO_OE_obuf/U0/U_IOPAD:E,
M_IO_OE_obuf/U0/U_IOPAD:PAD,
MDTTop_1/CountRA_cry[4]:B,5526
MDTTop_1/CountRA_cry[4]:FCI,5442
MDTTop_1/CountRA_cry[4]:FCO,5442
MDTTop_1/CountRA_cry[4]:S,5689
Quad_1/QuadXface_6/QuadCount[8]:CLK,11002
Quad_1/QuadXface_6/QuadCount[8]:D,10821
Quad_1/QuadXface_6/QuadCount[8]:Q,11002
Quad_1/QuadXface_6/QuadCount[8]:SLn,11847
M_AX1_RET_DATA_ibuf/U0/U_IOINFF:A,6194
M_AX1_RET_DATA_ibuf/U0/U_IOINFF:Y,6194
ExpSigRoute_3/un1_serialmemorydataout_iv_0_a2_1[1]:A,
ExpSigRoute_3/un1_serialmemorydataout_iv_0_a2_1[1]:B,
ExpSigRoute_3/un1_serialmemorydataout_iv_0_a2_1[1]:C,
ExpSigRoute_3/un1_serialmemorydataout_iv_0_a2_1[1]:Y,
Decode_1/un141_data_i_1:A,
Decode_1/un141_data_i_1:B,12675
Decode_1/un141_data_i_1:C,13715
Decode_1/un141_data_i_1:D,
Decode_1/un141_data_i_1:Y,12675
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[8]:A,13703
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[8]:B,13759
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[8]:C,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[8]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[8]:Y,13703
Quad_1/QuadXface_6/QuadCount[3]:CLK,10860
Quad_1/QuadXface_6/QuadCount[3]:D,10910
Quad_1/QuadXface_6/QuadCount[3]:Q,10860
Quad_1/QuadXface_6/QuadCount[3]:SLn,11847
Quad_1/QuadXface_5/Latch1ArmedState[1]:CLK,13414
Quad_1/QuadXface_5/Latch1ArmedState[1]:D,-8429
Quad_1/QuadXface_5/Latch1ArmedState[1]:Q,13414
DATA_iobuf[5]/U0/U_IOPAD:D,2753
DATA_iobuf[5]/U0/U_IOPAD:E,4878
DATA_iobuf[5]/U0/U_IOPAD:PAD,2753
DATA_iobuf[5]/U0/U_IOPAD:Y,
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[10]:CLK,-12015
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[10]:D,15310
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[10]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[10]:Q,-12015
Quad_1/QuadXface_1/QuadDataOut_1_m2[1]:A,13641
Quad_1/QuadXface_1/QuadDataOut_1_m2[1]:B,13515
Quad_1/QuadXface_1/QuadDataOut_1_m2[1]:C,12332
Quad_1/QuadXface_1/QuadDataOut_1_m2[1]:D,
Quad_1/QuadXface_1/QuadDataOut_1_m2[1]:Y,12332
MDTTop_1/un1_discoverIdDataOut_0_iv_6[6]:A,9220
MDTTop_1/un1_discoverIdDataOut_0_iv_6[6]:B,13925
MDTTop_1/un1_discoverIdDataOut_0_iv_6[6]:C,12359
MDTTop_1/un1_discoverIdDataOut_0_iv_6[6]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_6[6]:Y,9220
SerMemInt_1/intFLAG_CLR_RNO_0:A,12230
SerMemInt_1/intFLAG_CLR_RNO_0:B,10992
SerMemInt_1/intFLAG_CLR_RNO_0:C,13039
SerMemInt_1/intFLAG_CLR_RNO_0:D,12880
SerMemInt_1/intFLAG_CLR_RNO_0:Y,10992
Quad_1/QuadXface_1/QuadDataOut_1_m2[0]:A,14886
Quad_1/QuadXface_1/QuadDataOut_1_m2[0]:B,13758
Quad_1/QuadXface_1/QuadDataOut_1_m2[0]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m2[0]:D,14981
Quad_1/QuadXface_1/QuadDataOut_1_m2[0]:Y,13758
MDTTop_1/un1_discoverIdDataOut_0_iv_5[23]:A,9484
MDTTop_1/un1_discoverIdDataOut_0_iv_5[23]:B,13877
MDTTop_1/un1_discoverIdDataOut_0_iv_5[23]:C,12587
MDTTop_1/un1_discoverIdDataOut_0_iv_5[23]:D,2550
MDTTop_1/un1_discoverIdDataOut_0_iv_5[23]:Y,2550
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[2]:A,10622
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[2]:B,11669
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[2]:C,12008
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[2]:D,11703
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[2]:FCI,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[2]:Y,10622
Quad_1/QuadXface_3/QuadDataOut_1_m2s2:A,10716
Quad_1/QuadXface_3/QuadDataOut_1_m2s2:B,12882
Quad_1/QuadXface_3/QuadDataOut_1_m2s2:C,10439
Quad_1/QuadXface_3/QuadDataOut_1_m2s2:Y,10439
Quad_1/QuadXface_3/FallingLatch1_1:A,14263
Quad_1/QuadXface_3/FallingLatch1_1:B,14227
Quad_1/QuadXface_3/FallingLatch1_1:Y,14227
Quad_1/QuadXface_5/QuadCount_RNIUIQQ1[1]:A,13895
Quad_1/QuadXface_5/QuadCount_RNIUIQQ1[1]:B,10707
Quad_1/QuadXface_5/QuadCount_RNIUIQQ1[1]:C,13693
Quad_1/QuadXface_5/QuadCount_RNIUIQQ1[1]:FCI,10688
Quad_1/QuadXface_5/QuadCount_RNIUIQQ1[1]:FCO,10688
Quad_1/QuadXface_5/QuadCount_RNIUIQQ1[1]:S,10936
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[0]:CLK,10994
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[0]:D,
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[0]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[0]:Q,10994
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[0]:SLn,9714
ExpModLED_1/State_Z[1]:ALn,13503
ExpModLED_1/State_Z[1]:CLK,10515
ExpModLED_1/State_Z[1]:D,10024
ExpModLED_1/State_Z[1]:Q,10515
DIO8_1/IntDout_3_1_0_wmux_0[22]:A,10501
DIO8_1/IntDout_3_1_0_wmux_0[22]:B,11548
DIO8_1/IntDout_3_1_0_wmux_0[22]:C,13350
DIO8_1/IntDout_3_1_0_wmux_0[22]:D,13090
DIO8_1/IntDout_3_1_0_wmux_0[22]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[22]:Y,10501
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[3]:A,10670
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[3]:B,10565
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[3]:C,10913
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[3]:D,10608
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[3]:FCO,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[3]:Y,10565
SSITop_2/SequenceOn_RNI1A961:A,14159
SSITop_2/SequenceOn_RNI1A961:B,13853
SSITop_2/SequenceOn_RNI1A961:C,14036
SSITop_2/SequenceOn_RNI1A961:Y,13853
SSITop_2/SSIDataLatch[15]:CLK,
SSITop_2/SSIDataLatch[15]:D,15326
SSITop_2/SSIDataLatch[15]:EN,12103
SSITop_2/SSIDataLatch[15]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_7[5]:A,11792
MDTTop_1/un1_discoverIdDataOut_0_iv_7[5]:B,8050
MDTTop_1/un1_discoverIdDataOut_0_iv_7[5]:C,11022
MDTTop_1/un1_discoverIdDataOut_0_iv_7[5]:D,12659
MDTTop_1/un1_discoverIdDataOut_0_iv_7[5]:Y,8050
Analog_1/StateMach_1/InterConversionDelayCNTR[1]:CLK,10705
Analog_1/StateMach_1/InterConversionDelayCNTR[1]:D,9603
Analog_1/StateMach_1/InterConversionDelayCNTR[1]:EN,9726
Analog_1/StateMach_1/InterConversionDelayCNTR[1]:Q,10705
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_4:IPENn,
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[0]:CLK,13271
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[0]:D,9570
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[0]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[0]:Q,13271
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[0]:SLn,9714
MDTTop_1/un1_discoverIdDataOut_0_iv_10[12]:A,5893
MDTTop_1/un1_discoverIdDataOut_0_iv_10[12]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_10[12]:C,9137
MDTTop_1/un1_discoverIdDataOut_0_iv_10[12]:D,8270
MDTTop_1/un1_discoverIdDataOut_0_iv_10[12]:Y,5893
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[2]:CLK,13114
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[2]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[2]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[2]:Q,13114
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[2]:SLn,9714
MDTTop_2/MDTPosition_1_axb_0_i_0:A,5938
MDTTop_2/MDTPosition_1_axb_0_i_0:B,5882
MDTTop_2/MDTPosition_1_axb_0_i_0:Y,5882
WDT_1/WDTCounter[2]:ALn,13503
WDT_1/WDTCounter[2]:CLK,12861
WDT_1/WDTCounter[2]:D,13879
WDT_1/WDTCounter[2]:EN,11256
WDT_1/WDTCounter[2]:Q,12861
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[10]:A,14731
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[10]:B,14860
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[10]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[10]:D,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[10]:Y,14731
DIO8_1/d8DataOut_m2[28]:A,14486
DIO8_1/d8DataOut_m2[28]:B,13428
DIO8_1/d8DataOut_m2[28]:C,12233
DIO8_1/d8DataOut_m2[28]:D,
DIO8_1/d8DataOut_m2[28]:Y,12233
SSITop_2/un11_delaycounter_0_I_45:A,13034
SSITop_2/un11_delaycounter_0_I_45:B,11634
SSITop_2/un11_delaycounter_0_I_45:C,11544
SSITop_2/un11_delaycounter_0_I_45:D,12639
SSITop_2/un11_delaycounter_0_I_45:FCI,11476
SSITop_2/un11_delaycounter_0_I_45:FCO,11476
WDT_1/FirstKey:ALn,-3978
WDT_1/FirstKey:CLK,10878
WDT_1/FirstKey:D,13129
WDT_1/FirstKey:EN,12010
WDT_1/FirstKey:Q,10878
SSITop_1/DelayCounter[8]:CLK,11634
SSITop_1/DelayCounter[8]:D,13946
SSITop_1/DelayCounter[8]:EN,9833
SSITop_1/DelayCounter[8]:Q,11634
SSITop_1/DelayCounter[8]:SLn,10722
SSITop_1/DelayCounter[14]:CLK,11685
SSITop_1/DelayCounter[14]:D,13832
SSITop_1/DelayCounter[14]:EN,9833
SSITop_1/DelayCounter[14]:Q,11685
SSITop_1/DelayCounter[14]:SLn,10722
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[6]:A,15063
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[6]:B,14919
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[6]:C,13847
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[6]:D,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[6]:FCO,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[6]:Y,13847
Quad_1/QuadXface_2/QuadLatch[5]:CLK,
Quad_1/QuadXface_2/QuadLatch[5]:D,15287
Quad_1/QuadXface_2/QuadLatch[5]:EN,12103
Quad_1/QuadXface_2/QuadLatch[5]:Q,
SerMemInt_1/un1_discoverIdDataOut_0_iv_6[21]:A,8194
SerMemInt_1/un1_discoverIdDataOut_0_iv_6[21]:B,3797
SerMemInt_1/un1_discoverIdDataOut_0_iv_6[21]:C,15013
SerMemInt_1/un1_discoverIdDataOut_0_iv_6[21]:D,13664
SerMemInt_1/un1_discoverIdDataOut_0_iv_6[21]:Y,3797
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[0]:CLK,12074
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[0]:D,9538
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[0]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[0]:Q,12074
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[0]:SLn,9714
WDT_1/un18_accesskeyreg1:A,13207
WDT_1/un18_accesskeyreg1:B,12010
WDT_1/un18_accesskeyreg1:C,13063
WDT_1/un18_accesskeyreg1:D,12951
WDT_1/un18_accesskeyreg1:Y,12010
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[6]:A,13469
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[6]:B,13598
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[6]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[6]:D,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[6]:Y,13469
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[6]:CLK,12004
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[6]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[6]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[6]:Q,12004
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[6]:SLn,9714
Quad_1/QuadXface_4/QuadCount_RNI0T0T3[2]:A,13914
Quad_1/QuadXface_4/QuadCount_RNI0T0T3[2]:B,10726
Quad_1/QuadXface_4/QuadCount_RNI0T0T3[2]:C,13710
Quad_1/QuadXface_4/QuadCount_RNI0T0T3[2]:FCI,10688
Quad_1/QuadXface_4/QuadCount_RNI0T0T3[2]:FCO,10688
Quad_1/QuadXface_4/QuadCount_RNI0T0T3[2]:S,10927
MDTTop_1/un124_data_0_a2_0:A,5809
MDTTop_1/un124_data_0_a2_0:B,8156
MDTTop_1/un124_data_0_a2_0:C,7879
MDTTop_1/un124_data_0_a2_0:D,7835
MDTTop_1/un124_data_0_a2_0:Y,5809
Quad_1/QuadXface_6/LatchedDec_RNIFRST:B,10706
Quad_1/QuadXface_6/LatchedDec_RNIFRST:C,13782
Quad_1/QuadXface_6/LatchedDec_RNIFRST:D,13355
Quad_1/QuadXface_6/LatchedDec_RNIFRST:FCO,10706
DIO8_1/InputShiftRegister[2]:CLK,15334
DIO8_1/InputShiftRegister[2]:D,15334
DIO8_1/InputShiftRegister[2]:EN,9791
DIO8_1/InputShiftRegister[2]:Q,15334
MDTTop_2/MDTPosition_Z[1]:CLK,
MDTTop_2/MDTPosition_Z[1]:D,5744
MDTTop_2/MDTPosition_Z[1]:EN,5602
MDTTop_2/MDTPosition_Z[1]:Q,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[15]:A,10713
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[15]:B,10620
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[15]:C,10976
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[15]:D,10671
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[15]:FCO,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[15]:Y,10620
Quad_1/QuadXface_1/Latch0Reg[9]:CLK,
Quad_1/QuadXface_1/Latch0Reg[9]:D,15287
Quad_1/QuadXface_1/Latch0Reg[9]:EN,13858
Quad_1/QuadXface_1/Latch0Reg[9]:Q,
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_6_1:A,12017
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_6_1:B,11969
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_6_1:C,10612
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_6_1:Y,10612
Quad_1/QuadXface_2/QuadLatch[0]:CLK,
Quad_1/QuadXface_2/QuadLatch[0]:D,15287
Quad_1/QuadXface_2/QuadLatch[0]:EN,12103
Quad_1/QuadXface_2/QuadLatch[0]:Q,
WDT_1/un1_intdata_2:A,
WDT_1/un1_intdata_2:B,
WDT_1/un1_intdata_2:C,14177
WDT_1/un1_intdata_2:D,11774
WDT_1/un1_intdata_2:Y,11774
MDTTop_1/ClearCounter:CLK,5451
MDTTop_1/ClearCounter:D,5634
MDTTop_1/ClearCounter:EN,-2699
MDTTop_1/ClearCounter:Q,5451
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_22:IPENn,
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[25]:A,16333
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[25]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[25]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[25]:D,6030
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[25]:Y,6030
CtrlIO_1/ShiftOutRegister_3_0[3]:A,15596
CtrlIO_1/ShiftOutRegister_3_0[3]:B,15552
CtrlIO_1/ShiftOutRegister_3_0[3]:C,10994
CtrlIO_1/ShiftOutRegister_3_0[3]:D,14065
CtrlIO_1/ShiftOutRegister_3_0[3]:Y,10994
MDTTop_1/TransducerSelect[5]:CLK,
MDTTop_1/TransducerSelect[5]:D,
MDTTop_1/TransducerSelect[5]:EN,-7344
MDTTop_1/TransducerSelect[5]:Q,
MDTTop_1/TransducerSelect[5]:SLn,-3994
DIO8_1/OutputShiftRegister[1]:CLK,14235
DIO8_1/OutputShiftRegister[1]:D,8574
DIO8_1/OutputShiftRegister[1]:EN,6623
DIO8_1/OutputShiftRegister[1]:Q,14235
MDTTop_2/CounterOverFlow:CLK,4728
MDTTop_2/CounterOverFlow:D,5743
MDTTop_2/CounterOverFlow:Q,4728
MDTTop_1/un1_discoverIdDataOut_0_iv_8[7]:A,
MDTTop_1/un1_discoverIdDataOut_0_iv_8[7]:B,12840
MDTTop_1/un1_discoverIdDataOut_0_iv_8[7]:C,5959
MDTTop_1/un1_discoverIdDataOut_0_iv_8[7]:D,2609
MDTTop_1/un1_discoverIdDataOut_0_iv_8[7]:Y,2609
Quad_1/QuadXface_1/QuadDataOut_1_m2[11]:A,14802
Quad_1/QuadXface_1/QuadDataOut_1_m2[11]:B,14600
Quad_1/QuadXface_1/QuadDataOut_1_m2[11]:C,13493
Quad_1/QuadXface_1/QuadDataOut_1_m2[11]:D,
Quad_1/QuadXface_1/QuadDataOut_1_m2[11]:Y,13493
DiscID_1/DiscCtrlID_1/State_i_RNIM08L[5]:A,10903
DiscID_1/DiscCtrlID_1/State_i_RNIM08L[5]:B,11804
DiscID_1/DiscCtrlID_1/State_i_RNIM08L[5]:Y,10903
DIO8_1/IntDout_3_1_0_wmux_0[16]:A,10501
DIO8_1/IntDout_3_1_0_wmux_0[16]:B,11548
DIO8_1/IntDout_3_1_0_wmux_0[16]:C,13350
DIO8_1/IntDout_3_1_0_wmux_0[16]:D,13090
DIO8_1/IntDout_3_1_0_wmux_0[16]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[16]:Y,10501
SSITop_2/TransducerSelect[2]:CLK,14166
SSITop_2/TransducerSelect[2]:D,
SSITop_2/TransducerSelect[2]:EN,-7390
SSITop_2/TransducerSelect[2]:Q,14166
Quad_1/QuadXface_6/QuadDataOut_1_1[13]:A,15933
Quad_1/QuadXface_6/QuadDataOut_1_1[13]:B,15829
Quad_1/QuadXface_6/QuadDataOut_1_1[13]:C,15905
Quad_1/QuadXface_6/QuadDataOut_1_1[13]:D,15808
Quad_1/QuadXface_6/QuadDataOut_1_1[13]:Y,15808
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[5]:A,10408
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[5]:B,10468
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[5]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[5]:D,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[5]:Y,10408
ExpModLED_1/N_91_i:A,
ExpModLED_1/N_91_i:B,
ExpModLED_1/N_91_i:Y,
DiscID_1/DiscCtrlID_1/ShiftEnable_RNO_0:A,13198
DiscID_1/DiscCtrlID_1/ShiftEnable_RNO_0:B,13092
DiscID_1/DiscCtrlID_1/ShiftEnable_RNO_0:C,11021
DiscID_1/DiscCtrlID_1/ShiftEnable_RNO_0:D,10797
DiscID_1/DiscCtrlID_1/ShiftEnable_RNO_0:Y,10797
SerMemInt_1/SerialMemoryClockEnableCounter[4]:CLK,8570
SerMemInt_1/SerialMemoryClockEnableCounter[4]:D,9645
SerMemInt_1/SerialMemoryClockEnableCounter[4]:EN,13152
SerMemInt_1/SerialMemoryClockEnableCounter[4]:Q,8570
Quad_1/QuadXface_3/intHomeLat_1:A,12127
Quad_1/QuadXface_3/intHomeLat_1:B,11082
Quad_1/QuadXface_3/intHomeLat_1:C,14168
Quad_1/QuadXface_3/intHomeLat_1:Y,11082
DIO8_1/D8OutputReg0[6]:ALn,-4495
DIO8_1/D8OutputReg0[6]:CLK,12185
DIO8_1/D8OutputReg0[6]:D,
DIO8_1/D8OutputReg0[6]:EN,-9145
DIO8_1/D8OutputReg0[6]:Q,12185
WDT_1/WDTCounter[15]:ALn,13503
WDT_1/WDTCounter[15]:CLK,12949
WDT_1/WDTCounter[15]:D,13632
WDT_1/WDTCounter[15]:EN,11256
WDT_1/WDTCounter[15]:Q,12949
Quad_1/QuadXface_5/QuadLatch[12]:CLK,
Quad_1/QuadXface_5/QuadLatch[12]:D,15287
Quad_1/QuadXface_5/QuadLatch[12]:EN,12103
Quad_1/QuadXface_5/QuadLatch[12]:Q,
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux[2]:A,13075
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux[2]:B,12939
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux[2]:C,11401
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux[2]:D,
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux[2]:FCO,
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux[2]:Y,11401
Decode_1/un1_discoverIdDataOut_iv_15_RNO_0[0]:A,7113
Decode_1/un1_discoverIdDataOut_iv_15_RNO_0[0]:B,15056
Decode_1/un1_discoverIdDataOut_iv_15_RNO_0[0]:C,14014
Decode_1/un1_discoverIdDataOut_iv_15_RNO_0[0]:D,13758
Decode_1/un1_discoverIdDataOut_iv_15_RNO_0[0]:Y,7113
MDTTop_2/FallingA[3]:CLK,7114
MDTTop_2/FallingA[3]:D,7001
MDTTop_2/FallingA[3]:Q,7114
DiscID_1/DiscExpID_1/ExpansionID2_1[0]:CLK,11771
DiscID_1/DiscExpID_1/ExpansionID2_1[0]:D,15318
DiscID_1/DiscExpID_1/ExpansionID2_1[0]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID2_1[0]:Q,11771
DIO8_1/D8OutputReg2[24]:ALn,-4495
DIO8_1/D8OutputReg2[24]:CLK,13350
DIO8_1/D8OutputReg2[24]:D,
DIO8_1/D8OutputReg2[24]:EN,-9175
DIO8_1/D8OutputReg2[24]:Q,13350
SSITop_2/intDataValid:CLK,14236
SSITop_2/intDataValid:D,-3783
SSITop_2/intDataValid:Q,14236
M_OUT0_CONTROL_obuf/U0/U_IOENFF:A,
M_OUT0_CONTROL_obuf/U0/U_IOENFF:Y,
DATA_iobuf[18]/U0/U_IOOUTFF:A,2261
DATA_iobuf[18]/U0/U_IOOUTFF:Y,2261
WDT_1/FPGAProgDOut_Z[18]:CLK,
WDT_1/FPGAProgDOut_Z[18]:D,
WDT_1/FPGAProgDOut_Z[18]:EN,-4037
WDT_1/FPGAProgDOut_Z[18]:Q,
Quad_1/QuadXface_5/QuadCount_RNICQJF4[5]:A,13971
Quad_1/QuadXface_5/QuadCount_RNICQJF4[5]:B,10783
Quad_1/QuadXface_5/QuadCount_RNICQJF4[5]:C,13761
Quad_1/QuadXface_5/QuadCount_RNICQJF4[5]:FCI,10688
Quad_1/QuadXface_5/QuadCount_RNICQJF4[5]:FCO,10688
Quad_1/QuadXface_5/QuadCount_RNICQJF4[5]:S,10876
Quad_1/QuadXface_2/QuadDataOut_1_m2[1]:A,13587
Quad_1/QuadXface_2/QuadDataOut_1_m2[1]:B,13656
Quad_1/QuadXface_2/QuadDataOut_1_m2[1]:C,12413
Quad_1/QuadXface_2/QuadDataOut_1_m2[1]:D,
Quad_1/QuadXface_2/QuadDataOut_1_m2[1]:Y,12413
Quad_1/QuadXface_4/intLatch1Lat:CLK,-3806
Quad_1/QuadXface_4/intLatch1Lat:D,11082
Quad_1/QuadXface_4/intLatch1Lat:Q,-3806
Quad_1/QuadXface_4/intLatch1Lat:SLn,11847
Decode_1/un1_data_2:A,14167
Decode_1/un1_data_2:B,7136
Decode_1/un1_data_2:C,
Decode_1/un1_data_2:D,13953
Decode_1/un1_data_2:Y,7136
CtrlOut_1/DataBuffer[8]:ALn,-4495
CtrlOut_1/DataBuffer[8]:CLK,15612
CtrlOut_1/DataBuffer[8]:D,
CtrlOut_1/DataBuffer[8]:EN,
CtrlOut_1/DataBuffer[8]:Q,15612
TestClock_obuf/U0/U_IOENFF:A,
TestClock_obuf/U0/U_IOENFF:Y,
MDTTop_1/un1_discoverIdDataOut_0_iv_10[15]:A,8098
MDTTop_1/un1_discoverIdDataOut_0_iv_10[15]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_10[15]:C,4797
MDTTop_1/un1_discoverIdDataOut_0_iv_10[15]:D,10456
MDTTop_1/un1_discoverIdDataOut_0_iv_10[15]:Y,4797
Quad_1/QuadXface_1/HomeReg[5]:CLK,
Quad_1/QuadXface_1/HomeReg[5]:D,15287
Quad_1/QuadXface_1/HomeReg[5]:EN,15120
Quad_1/QuadXface_1/HomeReg[5]:Q,
CtrlOut_1/ShiftRegister[14]:CLK,14235
CtrlOut_1/ShiftRegister[14]:D,12813
CtrlOut_1/ShiftRegister[14]:EN,12700
CtrlOut_1/ShiftRegister[14]:Q,14235
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_34:B,9151
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_34:C,7889
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_34:IPB,9151
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_34:IPC,7889
WDT_1/ClearKey:CLK,14068
WDT_1/ClearKey:D,14044
WDT_1/ClearKey:EN,-3896
WDT_1/ClearKey:Q,14068
MDTTop_1/un1_discoverIdDataOut_0_iv_8[22]:A,
MDTTop_1/un1_discoverIdDataOut_0_iv_8[22]:B,4927
MDTTop_1/un1_discoverIdDataOut_0_iv_8[22]:C,9151
MDTTop_1/un1_discoverIdDataOut_0_iv_8[22]:D,6907
MDTTop_1/un1_discoverIdDataOut_0_iv_8[22]:Y,4927
QA1_SigB_ibuf/U0/U_IOINFF:A,
QA1_SigB_ibuf/U0/U_IOINFF:Y,
MDTTop_1/Delay_cry[2]:B,5594
MDTTop_1/Delay_cry[2]:FCI,5556
MDTTop_1/Delay_cry[2]:FCO,5556
MDTTop_1/Delay_cry[2]:S,5727
DIO8_1/IntDout_3_1_0_wmux_0[5]:A,10395
DIO8_1/IntDout_3_1_0_wmux_0[5]:B,11442
DIO8_1/IntDout_3_1_0_wmux_0[5]:C,13244
DIO8_1/IntDout_3_1_0_wmux_0[5]:D,12970
DIO8_1/IntDout_3_1_0_wmux_0[5]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[5]:Y,10395
Quad_1/QuadXface_5/QuadLatch[1]:CLK,
Quad_1/QuadXface_5/QuadLatch[1]:D,15287
Quad_1/QuadXface_5/QuadLatch[1]:EN,12103
Quad_1/QuadXface_5/QuadLatch[1]:Q,
Quad_1/QuadXface_6/Latch0ArmedState[2]:CLK,13470
Quad_1/QuadXface_6/Latch0ArmedState[2]:D,-8429
Quad_1/QuadXface_6/Latch0ArmedState[2]:Q,13470
CtrlIO_1/State[0]:ALn,13503
CtrlIO_1/State[0]:CLK,13005
CtrlIO_1/State[0]:D,9079
CtrlIO_1/State[0]:Q,13005
CtrlIO_1/Count_RNO[3]:A,14255
CtrlIO_1/Count_RNO[3]:B,14207
CtrlIO_1/Count_RNO[3]:C,8150
CtrlIO_1/Count_RNO[3]:D,11698
CtrlIO_1/Count_RNO[3]:Y,8150
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[2]:A,12267
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[2]:B,12267
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[2]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[2]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[2]:Y,12267
DIO8_1/IntDout_3_i_m2_1_0_wmux[24]:A,10827
DIO8_1/IntDout_3_i_m2_1_0_wmux[24]:B,10501
DIO8_1/IntDout_3_i_m2_1_0_wmux[24]:C,12291
DIO8_1/IntDout_3_i_m2_1_0_wmux[24]:D,11986
DIO8_1/IntDout_3_i_m2_1_0_wmux[24]:FCO,
DIO8_1/IntDout_3_i_m2_1_0_wmux[24]:Y,10501
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[10]:A,
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[10]:B,13977
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[10]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[10]:Y,13977
CtrlIO_1/ShiftOutRegister_3_0[7]:A,15596
CtrlIO_1/ShiftOutRegister_3_0[7]:B,15552
CtrlIO_1/ShiftOutRegister_3_0[7]:C,10994
CtrlIO_1/ShiftOutRegister_3_0[7]:D,14065
CtrlIO_1/ShiftOutRegister_3_0[7]:Y,10994
Analog_1/Ser2Par_1/S2P_Data_7[15]:A,13126
Analog_1/Ser2Par_1/S2P_Data_7[15]:B,10686
Analog_1/Ser2Par_1/S2P_Data_7[15]:C,10620
Analog_1/Ser2Par_1/S2P_Data_7[15]:Y,10620
ClkCtrl_1/un7_enablecount:A,14248
ClkCtrl_1/un7_enablecount:B,14199
ClkCtrl_1/un7_enablecount:Y,14199
MDTTop_2/RisingB[3]:CLK,2869
MDTTop_2/RisingB[3]:D,7002
MDTTop_2/RisingB[3]:Q,2869
SerMemInt_1/SerialMemoryClockEnableCounter_n1:A,14248
SerMemInt_1/SerialMemoryClockEnableCounter_n1:B,10786
SerMemInt_1/SerialMemoryClockEnableCounter_n1:C,14104
SerMemInt_1/SerialMemoryClockEnableCounter_n1:Y,10786
Quad_1/QuadXface_1/IllegalTransitionLat_RNO:A,11088
Quad_1/QuadXface_1/IllegalTransitionLat_RNO:B,12835
Quad_1/QuadXface_1/IllegalTransitionLat_RNO:Y,11088
ExpSigRoute_1/un1_expdata_0_1_0:A,
ExpSigRoute_1/un1_expdata_0_1_0:B,
ExpSigRoute_1/un1_expdata_0_1_0:C,
ExpSigRoute_1/un1_expdata_0_1_0:D,
ExpSigRoute_1/un1_expdata_0_1_0:Y,
DIO8_1/D8OutputReg1[13]:ALn,-4495
DIO8_1/D8OutputReg1[13]:CLK,11880
DIO8_1/D8OutputReg1[13]:D,
DIO8_1/D8OutputReg1[13]:EN,-8821
DIO8_1/D8OutputReg1[13]:Q,11880
SSITop_1/ShiftCounter[0]:CLK,12936
SSITop_1/ShiftCounter[0]:D,13671
SSITop_1/ShiftCounter[0]:EN,12871
SSITop_1/ShiftCounter[0]:Q,12936
MDTTop_1/un1_discoverIdDataOut_0_iv_0[19]:A,5954
MDTTop_1/un1_discoverIdDataOut_0_iv_0[19]:B,10465
MDTTop_1/un1_discoverIdDataOut_0_iv_0[19]:C,11324
MDTTop_1/un1_discoverIdDataOut_0_iv_0[19]:D,1391
MDTTop_1/un1_discoverIdDataOut_0_iv_0[19]:Y,1391
DIO8_1/d8DataOut_m2[15]:A,13179
DIO8_1/d8DataOut_m2[15]:B,12121
DIO8_1/d8DataOut_m2[15]:C,10926
DIO8_1/d8DataOut_m2[15]:D,
DIO8_1/d8DataOut_m2[15]:Y,10926
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_13:C,10532
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_13:IPB,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_13:IPC,10532
MDTTop_1/un1_discoverIdDataOut_0_iv_0[30]:A,2515
MDTTop_1/un1_discoverIdDataOut_0_iv_0[30]:B,8293
MDTTop_1/un1_discoverIdDataOut_0_iv_0[30]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_0[30]:D,9061
MDTTop_1/un1_discoverIdDataOut_0_iv_0[30]:Y,2515
SSITop_1/DelayCounter[13]:CLK,11578
SSITop_1/DelayCounter[13]:D,13851
SSITop_1/DelayCounter[13]:EN,9833
SSITop_1/DelayCounter[13]:Q,11578
SSITop_1/DelayCounter[13]:SLn,10722
DIO8_1/D8OutputReg2[11]:ALn,-4495
DIO8_1/D8OutputReg2[11]:CLK,13244
DIO8_1/D8OutputReg2[11]:D,
DIO8_1/D8OutputReg2[11]:EN,-9175
DIO8_1/D8OutputReg2[11]:Q,13244
Quad_1/QuadXface_4/un3_capturelatch1counts_0_1:A,13470
Quad_1/QuadXface_4/un3_capturelatch1counts_0_1:B,13414
Quad_1/QuadXface_4/un3_capturelatch1counts_0_1:C,13318
Quad_1/QuadXface_4/un3_capturelatch1counts_0_1:Y,13318
DIO8_1/IntDout_3_1_0_wmux_0[20]:A,10501
DIO8_1/IntDout_3_1_0_wmux_0[20]:B,11548
DIO8_1/IntDout_3_1_0_wmux_0[20]:C,13350
DIO8_1/IntDout_3_1_0_wmux_0[20]:D,13090
DIO8_1/IntDout_3_1_0_wmux_0[20]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[20]:Y,10501
MDTTop_1/un1_discoverIdDataOut_0_iv_8[15]:A,7118
MDTTop_1/un1_discoverIdDataOut_0_iv_8[15]:B,1545
MDTTop_1/un1_discoverIdDataOut_0_iv_8[15]:C,12867
MDTTop_1/un1_discoverIdDataOut_0_iv_8[15]:D,12335
MDTTop_1/un1_discoverIdDataOut_0_iv_8[15]:Y,1545
DiscID_1/DiscExpID_1/Count[4]:CLK,12971
DiscID_1/DiscExpID_1/Count[4]:D,12793
DiscID_1/DiscExpID_1/Count[4]:EN,13581
DiscID_1/DiscExpID_1/Count[4]:Q,12971
CtrlOut_2/DataBuffer[15]:ALn,-4495
CtrlOut_2/DataBuffer[15]:CLK,15666
CtrlOut_2/DataBuffer[15]:D,
CtrlOut_2/DataBuffer[15]:EN,
CtrlOut_2/DataBuffer[15]:Q,15666
SSITop_1/ShiftCounter[4]:CLK,12848
SSITop_1/ShiftCounter[4]:D,12810
SSITop_1/ShiftCounter[4]:EN,12871
SSITop_1/ShiftCounter[4]:Q,12848
Quad_1/QuadXface_1/QuadDataOut_1_m4[13]:A,
Quad_1/QuadXface_1/QuadDataOut_1_m4[13]:B,13571
Quad_1/QuadXface_1/QuadDataOut_1_m4[13]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m4[13]:Y,13571
Analog_1/StateMach_1/InterConversionDelayCNTR[0]:CLK,10612
Analog_1/StateMach_1/InterConversionDelayCNTR[0]:D,9603
Analog_1/StateMach_1/InterConversionDelayCNTR[0]:EN,9726
Analog_1/StateMach_1/InterConversionDelayCNTR[0]:Q,10612
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_24:CLK,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_24:IPCLKn,
MDTTop_1/un1_discoverIdDataOut_0_iv_7[19]:A,6071
MDTTop_1/un1_discoverIdDataOut_0_iv_7[19]:B,1391
MDTTop_1/un1_discoverIdDataOut_0_iv_7[19]:C,11534
MDTTop_1/un1_discoverIdDataOut_0_iv_7[19]:D,12208
MDTTop_1/un1_discoverIdDataOut_0_iv_7[19]:Y,1391
Quad_1/QuadXface_6/QZ[0]:CLK,15334
Quad_1/QuadXface_6/QZ[0]:D,
Quad_1/QuadXface_6/QZ[0]:Q,15334
Quad_1/QuadXface_5/Latch1ArmedState_1[0]:A,-8429
Quad_1/QuadXface_5/Latch1ArmedState_1[0]:B,-3806
Quad_1/QuadXface_5/Latch1ArmedState_1[0]:C,14180
Quad_1/QuadXface_5/Latch1ArmedState_1[0]:D,
Quad_1/QuadXface_5/Latch1ArmedState_1[0]:Y,-8429
Quad_1/QuadXface_4/Latch0Reg[15]:CLK,
Quad_1/QuadXface_4/Latch0Reg[15]:D,15287
Quad_1/QuadXface_4/Latch0Reg[15]:EN,13858
Quad_1/QuadXface_4/Latch0Reg[15]:Q,
Quad_1/QuadXface_5/un3_capturelatch0counts_0:A,13326
Quad_1/QuadXface_5/un3_capturelatch0counts_0:B,14407
Quad_1/QuadXface_5/un3_capturelatch0counts_0:C,13059
Quad_1/QuadXface_5/un3_capturelatch0counts_0:D,12964
Quad_1/QuadXface_5/un3_capturelatch0counts_0:Y,12964
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_33:B,9098
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_33:C,7968
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_33:IPB,9098
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_33:IPC,7968
SSITop_2/ClkOn:CLK,12898
SSITop_2/ClkOn:D,14104
SSITop_2/ClkOn:Q,12898
SSITop_1/DelayCounter_cry[14]:B,14069
SSITop_1/DelayCounter_cry[14]:FCI,13813
SSITop_1/DelayCounter_cry[14]:FCO,13813
SSITop_1/DelayCounter_cry[14]:S,13832
Quad_1/QuadXface_4/un1_registrationx_1[0]:A,9524
Quad_1/QuadXface_4/un1_registrationx_1[0]:B,15548
Quad_1/QuadXface_4/un1_registrationx_1[0]:C,
Quad_1/QuadXface_4/un1_registrationx_1[0]:Y,9524
SSITop_1/un1_enable:A,13004
SSITop_1/un1_enable:B,12914
SSITop_1/un1_enable:C,12937
SSITop_1/un1_enable:D,12775
SSITop_1/un1_enable:Y,12775
Quad_1/QuadXface_4/intHomeLat_1:A,12127
Quad_1/QuadXface_4/intHomeLat_1:B,11082
Quad_1/QuadXface_4/intHomeLat_1:C,14168
Quad_1/QuadXface_4/intHomeLat_1:Y,11082
DiscID_1/DiscExpID_1/Exp_ID_LOAD_RNO_1:A,13183
DiscID_1/DiscExpID_1/Exp_ID_LOAD_RNO_1:B,13107
DiscID_1/DiscExpID_1/Exp_ID_LOAD_RNO_1:C,10978
DiscID_1/DiscExpID_1/Exp_ID_LOAD_RNO_1:D,10903
DiscID_1/DiscExpID_1/Exp_ID_LOAD_RNO_1:Y,10903
SSITop_2/DelayCounter[1]:CLK,11476
SSITop_2/DelayCounter[1]:D,14069
SSITop_2/DelayCounter[1]:EN,9833
SSITop_2/DelayCounter[1]:Q,11476
SSITop_2/DelayCounter[1]:SLn,10722
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[7]:CLK,10975
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[7]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[7]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[7]:Q,10975
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[7]:SLn,9714
SSITop_1/SSIDataLatch_Z[22]:CLK,
SSITop_1/SSIDataLatch_Z[22]:D,15326
SSITop_1/SSIDataLatch_Z[22]:EN,12103
SSITop_1/SSIDataLatch_Z[22]:Q,
Quad_1/QuadXface_5/QB[0]:CLK,15334
Quad_1/QuadXface_5/QB[0]:D,
Quad_1/QuadXface_5/QB[0]:Q,15334
MDTTop_1/un1_discoverIdDataOut_0_iv_6[24]:A,
MDTTop_1/un1_discoverIdDataOut_0_iv_6[24]:B,6013
MDTTop_1/un1_discoverIdDataOut_0_iv_6[24]:C,161
MDTTop_1/un1_discoverIdDataOut_0_iv_6[24]:D,9059
MDTTop_1/un1_discoverIdDataOut_0_iv_6[24]:Y,161
MDTTop_1/TrailingCountDecode_1_0_.m8:A,6890
MDTTop_1/TrailingCountDecode_1_0_.m8:B,6846
MDTTop_1/TrailingCountDecode_1_0_.m8:C,5786
MDTTop_1/TrailingCountDecode_1_0_.m8:D,5664
MDTTop_1/TrailingCountDecode_1_0_.m8:Y,5664
ExpModLED_1/expLedDataOut_1_m4_1[3]:A,12901
ExpModLED_1/expLedDataOut_1_m4_1[3]:B,10580
ExpModLED_1/expLedDataOut_1_m4_1[3]:C,
ExpModLED_1/expLedDataOut_1_m4_1[3]:D,13817
ExpModLED_1/expLedDataOut_1_m4_1[3]:Y,10580
Quad_1/QuadXface_2/QuadCount[13]:CLK,9704
Quad_1/QuadXface_2/QuadCount[13]:D,10726
Quad_1/QuadXface_2/QuadCount[13]:Q,9704
Quad_1/QuadXface_2/QuadCount[13]:SLn,11847
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[18]:A,6998
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[18]:B,14113
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[18]:C,14000
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[18]:D,12215
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[18]:Y,6998
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_11:A,9896
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_11:B,9796
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_11:C,9743
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_11:D,9651
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_11:Y,9651
Analog_1/StateMach_1/ExpA_CLK_EN:CLK,14235
Analog_1/StateMach_1/ExpA_CLK_EN:D,12825
Analog_1/StateMach_1/ExpA_CLK_EN:Q,14235
Decode_1/un1_discoverIdDataOut_iv[0]:A,3652
Decode_1/un1_discoverIdDataOut_iv[0]:B,5689
Decode_1/un1_discoverIdDataOut_iv[0]:C,3852
Decode_1/un1_discoverIdDataOut_iv[0]:D,8038
Decode_1/un1_discoverIdDataOut_iv[0]:Y,3652
Quad_1/QuadXface_6/QuadDataOut_1_m2_1[13]:A,15915
Quad_1/QuadXface_6/QuadDataOut_1_m2_1[13]:B,15808
Quad_1/QuadXface_6/QuadDataOut_1_m2_1[13]:C,
Quad_1/QuadXface_6/QuadDataOut_1_m2_1[13]:Y,15808
Exp1Data_iobuf[4]/U0/U_IOENFF:A,
Exp1Data_iobuf[4]/U0/U_IOENFF:Y,
CtrlIO_1/Axis1Status0:ALn,-4495
CtrlIO_1/Axis1Status0:CLK,15596
CtrlIO_1/Axis1Status0:D,
CtrlIO_1/Axis1Status0:EN,
CtrlIO_1/Axis1Status0:Q,15596
SSITop_2/un45_data:A,13499
SSITop_2/un45_data:B,
SSITop_2/un45_data:Y,13499
Quad_1/QuadXface_2/Latch0Reg[7]:CLK,
Quad_1/QuadXface_2/Latch0Reg[7]:D,15287
Quad_1/QuadXface_2/Latch0Reg[7]:EN,13858
Quad_1/QuadXface_2/Latch0Reg[7]:Q,
Quad_1/QuadXface_1/un7_capturehomecounts_0_a3:A,14641
Quad_1/QuadXface_1/un7_capturehomecounts_0_a3:B,12127
Quad_1/QuadXface_1/un7_capturehomecounts_0_a3:C,14451
Quad_1/QuadXface_1/un7_capturehomecounts_0_a3:D,14341
Quad_1/QuadXface_1/un7_capturehomecounts_0_a3:Y,12127
Quad_1/QuadXface_1/QB[2]:CLK,-3565
Quad_1/QuadXface_1/QB[2]:D,15318
Quad_1/QuadXface_1/QB[2]:Q,-3565
Quad_1/QuadXface_5/QuadDataOut_1_17:A,17439
Quad_1/QuadXface_5/QuadDataOut_1_17:B,17341
Quad_1/QuadXface_5/QuadDataOut_1_17:C,14836
Quad_1/QuadXface_5/QuadDataOut_1_17:D,
Quad_1/QuadXface_5/QuadDataOut_1_17:Y,14836
Quad_1/QuadXface_6/HomeReg[1]:CLK,
Quad_1/QuadXface_6/HomeReg[1]:D,15287
Quad_1/QuadXface_6/HomeReg[1]:EN,15120
Quad_1/QuadXface_6/HomeReg[1]:Q,
QA0_SigZ_ibuf/U0/U_IOINFF:A,
QA0_SigZ_ibuf/U0/U_IOINFF:Y,
Quad_1/QuadXface_4/Latch1Reg[9]:CLK,
Quad_1/QuadXface_4/Latch1Reg[9]:D,15287
Quad_1/QuadXface_4/Latch1Reg[9]:EN,13858
Quad_1/QuadXface_4/Latch1Reg[9]:Q,
DATA_iobuf[19]/U0/U_IOOUTFF:A,1391
DATA_iobuf[19]/U0/U_IOOUTFF:Y,1391
Debug0_obuf/U0/U_IOENFF:A,
Debug0_obuf/U0/U_IOENFF:Y,
MDTTop_2/Edge[1]:CLK,4763
MDTTop_2/Edge[1]:D,7114
MDTTop_2/Edge[1]:Q,4763
DIO8_1/d8DataOut_m2_2[19]:A,13247
DIO8_1/d8DataOut_m2_2[19]:B,12060
DIO8_1/d8DataOut_m2_2[19]:C,
DIO8_1/d8DataOut_m2_2[19]:D,
DIO8_1/d8DataOut_m2_2[19]:Y,12060
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_20:IPB,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_20:IPC,
Quad_1/QuadXface_3/HomeReg[12]:CLK,
Quad_1/QuadXface_3/HomeReg[12]:D,15287
Quad_1/QuadXface_3/HomeReg[12]:EN,15120
Quad_1/QuadXface_3/HomeReg[12]:Q,
Exp2Data_obuft[5]/U0/U_IOENFF:A,
Exp2Data_obuft[5]/U0/U_IOENFF:Y,
Quad_1/QuadXface_4/QuadCount_RNI361VB[11]:A,14085
Quad_1/QuadXface_4/QuadCount_RNI361VB[11]:B,10897
Quad_1/QuadXface_4/QuadCount_RNI361VB[11]:C,13863
Quad_1/QuadXface_4/QuadCount_RNI361VB[11]:FCI,10688
Quad_1/QuadXface_4/QuadCount_RNI361VB[11]:FCO,10688
Quad_1/QuadXface_4/QuadCount_RNI361VB[11]:S,10764
Quad_1/QuadXface_2/QuadCount_RNI41UQD[12]:A,14088
Quad_1/QuadXface_2/QuadCount_RNI41UQD[12]:B,10916
Quad_1/QuadXface_2/QuadCount_RNI41UQD[12]:C,13880
Quad_1/QuadXface_2/QuadCount_RNI41UQD[12]:FCI,10688
Quad_1/QuadXface_2/QuadCount_RNI41UQD[12]:FCO,10688
Quad_1/QuadXface_2/QuadCount_RNI41UQD[12]:S,10745
SSITop_1/TransducerSelect[4]:CLK,
SSITop_1/TransducerSelect[4]:D,
SSITop_1/TransducerSelect[4]:EN,-7390
SSITop_1/TransducerSelect[4]:Q,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[13]:A,13454
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[13]:B,13454
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[13]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[13]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[13]:Y,13454
Quad_1/QuadXface_4/IllegalTransition:CLK,
Quad_1/QuadXface_4/IllegalTransition:D,15334
Quad_1/QuadXface_4/IllegalTransition:EN,12103
Quad_1/QuadXface_4/IllegalTransition:Q,
Quad_1/QuadXface_2/QuadDataOut_1_1:A,
Quad_1/QuadXface_2/QuadDataOut_1_1:B,14000
Quad_1/QuadXface_2/QuadDataOut_1_1:C,15129
Quad_1/QuadXface_2/QuadDataOut_1_1:Y,14000
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[14]:CLK,13162
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[14]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[14]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[14]:Q,13162
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[14]:SLn,9714
DIO8_1/un1_IntDout_iv_0_0[8]:A,13193
DIO8_1/un1_IntDout_iv_0_0[8]:B,13079
DIO8_1/un1_IntDout_iv_0_0[8]:C,10501
DIO8_1/un1_IntDout_iv_0_0[8]:D,10395
DIO8_1/un1_IntDout_iv_0_0[8]:Y,10395
Analog_1/DataBuf_1/AddrBank0_0[5]:A,13946
Analog_1/DataBuf_1/AddrBank0_0[5]:B,
Analog_1/DataBuf_1/AddrBank0_0[5]:C,7889
Analog_1/DataBuf_1/AddrBank0_0[5]:D,13529
Analog_1/DataBuf_1/AddrBank0_0[5]:Y,7889
Quad_1/QuadXface_5/LearnModeEnable:CLK,13919
Quad_1/QuadXface_5/LearnModeEnable:D,-8429
Quad_1/QuadXface_5/LearnModeEnable:Q,13919
Quad_1/QuadXface_4/QuadDataOut_1_m4[0]:A,
Quad_1/QuadXface_4/QuadDataOut_1_m4[0]:B,12881
Quad_1/QuadXface_4/QuadDataOut_1_m4[0]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m4[0]:Y,12881
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[17]:A,6075
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[17]:B,4730
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[17]:C,3512
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[17]:D,5888
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[17]:Y,3512
Exp1Data_iobuf[0]/U0/U_IOOUTFF:A,
Exp1Data_iobuf[0]/U0/U_IOOUTFF:Y,
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[4]:A,15786
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[4]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[4]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[4]:D,6581
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[4]:Y,6581
Quad_1/QuadXface_3/Latch0ArmedState_1[2]:A,-10978
Quad_1/QuadXface_3/Latch0ArmedState_1[2]:B,-3806
Quad_1/QuadXface_3/Latch0ArmedState_1[2]:C,14188
Quad_1/QuadXface_3/Latch0ArmedState_1[2]:D,
Quad_1/QuadXface_3/Latch0ArmedState_1[2]:Y,-10978
Quad_1/QuadXface_5/QuadDataOut_1[9]:A,13704
Quad_1/QuadXface_5/QuadDataOut_1[9]:B,14710
Quad_1/QuadXface_5/QuadDataOut_1[9]:C,13537
Quad_1/QuadXface_5/QuadDataOut_1[9]:D,12200
Quad_1/QuadXface_5/QuadDataOut_1[9]:Y,12200
Quad_1/QuadXface_5/QL1[2]:CLK,14215
Quad_1/QuadXface_5/QL1[2]:D,15318
Quad_1/QuadXface_5/QL1[2]:Q,14215
CtrlIO_1/controlIoDataOut_1[29]:A,16548
CtrlIO_1/controlIoDataOut_1[29]:B,15973
CtrlIO_1/controlIoDataOut_1[29]:C,16127
CtrlIO_1/controlIoDataOut_1[29]:D,
CtrlIO_1/controlIoDataOut_1[29]:Y,15973
Quad_1/QuadXface_1/Latch1Reg[13]:CLK,
Quad_1/QuadXface_1/Latch1Reg[13]:D,15287
Quad_1/QuadXface_1/Latch1Reg[13]:EN,13858
Quad_1/QuadXface_1/Latch1Reg[13]:Q,
DATA_iobuf[1]/U0/U_IOOUTFF:A,3705
DATA_iobuf[1]/U0/U_IOOUTFF:Y,3705
Quad_1/QuadXface_1/Latch1InSel:CLK,15548
Quad_1/QuadXface_1/Latch1InSel:D,
Quad_1/QuadXface_1/Latch1InSel:EN,-10191
Quad_1/QuadXface_1/Latch1InSel:Q,15548
Quad_1/QuadXface_4/QL1[2]:CLK,14215
Quad_1/QuadXface_4/QL1[2]:D,15318
Quad_1/QuadXface_4/QL1[2]:Q,14215
DiscID_1/discoverIdDataOut_1_m2_2[12]:A,10853
DiscID_1/discoverIdDataOut_1_m2_2[12]:B,9137
DiscID_1/discoverIdDataOut_1_m2_2[12]:C,
DiscID_1/discoverIdDataOut_1_m2_2[12]:D,
DiscID_1/discoverIdDataOut_1_m2_2[12]:Y,9137
SerMemInt_1/IncOperationFaultCount:CLK,13021
SerMemInt_1/IncOperationFaultCount:D,242
SerMemInt_1/IncOperationFaultCount:EN,-942
SerMemInt_1/IncOperationFaultCount:Q,13021
SerMemInt_1/IncOperationFaultCount:SLn,14004
M_IO_LATCH_obuf/U0/U_IOENFF:A,
M_IO_LATCH_obuf/U0/U_IOENFF:Y,
WDT_1/FPGAProgDOut_Z[27]:CLK,
WDT_1/FPGAProgDOut_Z[27]:D,
WDT_1/FPGAProgDOut_Z[27]:EN,-4037
WDT_1/FPGAProgDOut_Z[27]:Q,
SSITop_1/ShiftCounter[2]:CLK,12992
SSITop_1/ShiftCounter[2]:D,12820
SSITop_1/ShiftCounter[2]:EN,12871
SSITop_1/ShiftCounter[2]:Q,12992
Quad_1/QuadXface_2/DirectionLat:CLK,
Quad_1/QuadXface_2/DirectionLat:D,15383
Quad_1/QuadXface_2/DirectionLat:EN,15120
Quad_1/QuadXface_2/DirectionLat:Q,
DiscID_1/DiscCtrlID_1/un1_state_1_i_0_o2:A,13066
DiscID_1/DiscCtrlID_1/un1_state_1_i_0_o2:B,13031
DiscID_1/DiscCtrlID_1/un1_state_1_i_0_o2:Y,13031
Analog_1/StateMach_1/EndDelay:CLK,12928
Analog_1/StateMach_1/EndDelay:D,13586
Analog_1/StateMach_1/EndDelay:Q,12928
MDTTop_1/un1_discoverIdDataOut_0_iv_9[25]:A,6030
MDTTop_1/un1_discoverIdDataOut_0_iv_9[25]:B,6817
MDTTop_1/un1_discoverIdDataOut_0_iv_9[25]:C,6071
MDTTop_1/un1_discoverIdDataOut_0_iv_9[25]:D,7026
MDTTop_1/un1_discoverIdDataOut_0_iv_9[25]:Y,6030
ExtADDR_ibuf[11]/U0/U_IOINFF:A,306
ExtADDR_ibuf[11]/U0/U_IOINFF:Y,306
DIO8_1/D8OutputReg1[8]:ALn,-4495
DIO8_1/D8OutputReg1[8]:CLK,12881
DIO8_1/D8OutputReg1[8]:D,
DIO8_1/D8OutputReg1[8]:EN,-8821
DIO8_1/D8OutputReg1[8]:Q,12881
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[5]:CLK,10666
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[5]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[5]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[5]:Q,10666
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[5]:SLn,9714
SSITop_1/TurnShiftOff:CLK,12793
SSITop_1/TurnShiftOff:D,12848
SSITop_1/TurnShiftOff:EN,14998
SSITop_1/TurnShiftOff:Q,12793
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_7:IPC,
Quad_1/QuadXface_4/Latch0Lat:CLK,
Quad_1/QuadXface_4/Latch0Lat:D,15303
Quad_1/QuadXface_4/Latch0Lat:EN,12103
Quad_1/QuadXface_4/Latch0Lat:Q,
ExpModLED_1/Exp1LED_RNO[2]:A,
ExpModLED_1/Exp1LED_RNO[2]:B,-12353
ExpModLED_1/Exp1LED_RNO[2]:C,-10043
ExpModLED_1/Exp1LED_RNO[2]:Y,-12353
MDTTop_2/un7_mdtsimpdataout_1:A,5837
MDTTop_2/un7_mdtsimpdataout_1:B,5747
MDTTop_2/un7_mdtsimpdataout_1:Y,5747
SerMemInt_1/StateMachine_ns_0_a2_0_a2[12]:A,10735
SerMemInt_1/StateMachine_ns_0_a2_0_a2[12]:B,14204
SerMemInt_1/StateMachine_ns_0_a2_0_a2[12]:Y,10735
SSITop_1/DelayCounter_s_1598:B,13813
SSITop_1/DelayCounter_s_1598:FCO,13813
Quad_1/QuadXface_4/LatchedInc_1_0:A,-3516
Quad_1/QuadXface_4/LatchedInc_1_0:B,-3622
Quad_1/QuadXface_4/LatchedInc_1_0:C,14038
Quad_1/QuadXface_4/LatchedInc_1_0:D,-2707
Quad_1/QuadXface_4/LatchedInc_1_0:Y,-3622
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_8:A,10810
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_8:B,10719
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_8:C,10666
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_8:D,10574
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_8:Y,10574
Decode_1/un449_data_0_a2_0:A,161
Decode_1/un449_data_0_a2_0:B,7981
Decode_1/un449_data_0_a2_0:C,7938
Decode_1/un449_data_0_a2_0:D,5520
Decode_1/un449_data_0_a2_0:Y,161
SerMemInt_1/LoadDeviceAddr_RNO_0:A,11042
SerMemInt_1/LoadDeviceAddr_RNO_0:B,13095
SerMemInt_1/LoadDeviceAddr_RNO_0:C,7288
SerMemInt_1/LoadDeviceAddr_RNO_0:D,9403
SerMemInt_1/LoadDeviceAddr_RNO_0:Y,7288
M_Card_ID_CLK_obuf/U0/U_IOENFF:A,
M_Card_ID_CLK_obuf/U0/U_IOENFF:Y,
CtrlIO_1/un24_shiftenable:A,11698
CtrlIO_1/un24_shiftenable:B,11815
CtrlIO_1/un24_shiftenable:C,11715
CtrlIO_1/un24_shiftenable:Y,11698
Quad_1/QuadXface_1/HomeReg[3]:CLK,
Quad_1/QuadXface_1/HomeReg[3]:D,15287
Quad_1/QuadXface_1/HomeReg[3]:EN,15120
Quad_1/QuadXface_1/HomeReg[3]:Q,
Quad_1/QuadXface_4/QuadCount[12]:CLK,9743
Quad_1/QuadXface_4/QuadCount[12]:D,10745
Quad_1/QuadXface_4/QuadCount[12]:Q,9743
Quad_1/QuadXface_4/QuadCount[12]:SLn,11847
Quad_1/QuadXface_1/QA[3]:CLK,13032
Quad_1/QuadXface_1/QA[3]:D,15326
Quad_1/QuadXface_1/QA[3]:Q,13032
SSITop_1/DataValid:CLK,14177
SSITop_1/DataValid:D,-6860
SSITop_1/DataValid:Q,14177
SSITop_2/SSIDataLatch[28]:CLK,
SSITop_2/SSIDataLatch[28]:D,15326
SSITop_2/SSIDataLatch[28]:EN,12103
SSITop_2/SSIDataLatch[28]:Q,
Quad_1/QuadXface_2/intAccumOverflow:CLK,15334
Quad_1/QuadXface_2/intAccumOverflow:EN,9651
Quad_1/QuadXface_2/intAccumOverflow:Q,15334
Quad_1/QuadXface_2/intAccumOverflow:SLn,11847
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[8]:CLK,-13004
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[8]:D,15310
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[8]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[8]:Q,-13004
SerMemInt_1/un1_intoperationfaultflaginput:A,14317
SerMemInt_1/un1_intoperationfaultflaginput:B,14227
SerMemInt_1/un1_intoperationfaultflaginput:Y,14227
CtrlIO_1/State_ns_a2_i_x2[3]:A,10665
CtrlIO_1/State_ns_a2_i_x2[3]:B,10535
CtrlIO_1/State_ns_a2_i_x2[3]:C,10475
CtrlIO_1/State_ns_a2_i_x2[3]:D,8025
CtrlIO_1/State_ns_a2_i_x2[3]:Y,8025
ExpModLED_1/N_366_i:A,14255
ExpModLED_1/N_366_i:B,14199
ExpModLED_1/N_366_i:C,7452
ExpModLED_1/N_366_i:D,8603
ExpModLED_1/N_366_i:Y,7452
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[11]:CLK,-12927
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[11]:D,15310
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[11]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[11]:Q,-12927
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[2]:A,13731
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[2]:B,13702
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[2]:C,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[2]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[2]:Y,13702
Quad_1/QuadXface_4/QuadLatch[11]:CLK,
Quad_1/QuadXface_4/QuadLatch[11]:D,15287
Quad_1/QuadXface_4/QuadLatch[11]:EN,12103
Quad_1/QuadXface_4/QuadLatch[11]:Q,
CtrlOut_2/DataBuffer[2]:ALn,-4495
CtrlOut_2/DataBuffer[2]:CLK,15612
CtrlOut_2/DataBuffer[2]:D,
CtrlOut_2/DataBuffer[2]:EN,
CtrlOut_2/DataBuffer[2]:Q,15612
Analog_1/StateMach_1/un3_intconverting:A,13116
Analog_1/StateMach_1/un3_intconverting:B,13024
Analog_1/StateMach_1/un3_intconverting:C,12961
Analog_1/StateMach_1/un3_intconverting:D,12851
Analog_1/StateMach_1/un3_intconverting:Y,12851
X_Reserved1_obuf/U0/U_IOPAD:D,
X_Reserved1_obuf/U0/U_IOPAD:E,
X_Reserved1_obuf/U0/U_IOPAD:PAD,
CtrlIO_1/Count_3_i_o2[2]:A,12987
CtrlIO_1/Count_3_i_o2[2]:B,11698
CtrlIO_1/Count_3_i_o2[2]:C,12848
CtrlIO_1/Count_3_i_o2[2]:Y,11698
Analog_1/DataBuf_1/S2P_Addr_0_i_o2[3]:A,12720
Analog_1/DataBuf_1/S2P_Addr_0_i_o2[3]:B,11605
Analog_1/DataBuf_1/S2P_Addr_0_i_o2[3]:C,12820
Analog_1/DataBuf_1/S2P_Addr_0_i_o2[3]:Y,11605
DIO8_1/D8OutputReg2[1]:ALn,-4495
DIO8_1/D8OutputReg2[1]:CLK,13244
DIO8_1/D8OutputReg2[1]:D,
DIO8_1/D8OutputReg2[1]:EN,-9175
DIO8_1/D8OutputReg2[1]:Q,13244
Exp0Data_iobuf[0]/U0/U_IOPAD:D,
Exp0Data_iobuf[0]/U0/U_IOPAD:E,
Exp0Data_iobuf[0]/U0/U_IOPAD:PAD,
Exp0Data_iobuf[0]/U0/U_IOPAD:Y,
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_5:A,9795
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_5:B,9704
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_5:Y,9704
MDTTop_1/un1_discoverIdDataOut_0_iv_4[17]:A,11700
MDTTop_1/un1_discoverIdDataOut_0_iv_4[17]:B,11609
MDTTop_1/un1_discoverIdDataOut_0_iv_4[17]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[17]:D,11045
MDTTop_1/un1_discoverIdDataOut_0_iv_4[17]:Y,11045
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIGMJ71[0]:B,13908
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIGMJ71[0]:C,9477
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIGMJ71[0]:FCI,10701
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIGMJ71[0]:FCO,9477
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIGMJ71[0]:S,9603
Quad_1/QuadXface_2/Latch0Lat:CLK,
Quad_1/QuadXface_2/Latch0Lat:D,15303
Quad_1/QuadXface_2/Latch0Lat:EN,12103
Quad_1/QuadXface_2/Latch0Lat:Q,
CtrlOut_2/ShiftRegister[3]:CLK,14235
CtrlOut_2/ShiftRegister[3]:D,12813
CtrlOut_2/ShiftRegister[3]:EN,12700
CtrlOut_2/ShiftRegister[3]:Q,14235
MDTTop_2/TrailingCount[0]:CLK,5455
MDTTop_2/TrailingCount[0]:D,4688
MDTTop_2/TrailingCount[0]:EN,6895
MDTTop_2/TrailingCount[0]:Q,5455
SSITop_1/DataValid_1:A,-6860
SSITop_1/DataValid_1:B,14236
SSITop_1/DataValid_1:C,14177
SSITop_1/DataValid_1:D,12897
SSITop_1/DataValid_1:Y,-6860
Quad_1/QuadXface_2/QA[0]:CLK,15334
Quad_1/QuadXface_2/QA[0]:D,9515
Quad_1/QuadXface_2/QA[0]:Q,15334
Quad_1/QuadXface_6/QuadDataOut_1[0]:A,13731
Quad_1/QuadXface_6/QuadDataOut_1[0]:B,13627
Quad_1/QuadXface_6/QuadDataOut_1[0]:C,12544
Quad_1/QuadXface_6/QuadDataOut_1[0]:D,12288
Quad_1/QuadXface_6/QuadDataOut_1[0]:Y,12288
Quad_1/QuadXface_2/FallingLatch1_1:A,14263
Quad_1/QuadXface_2/FallingLatch1_1:B,14227
Quad_1/QuadXface_2/FallingLatch1_1:Y,14227
SerMemInt_1/SerialDataCounter_r[1]:A,9530
SerMemInt_1/SerialDataCounter_r[1]:B,13239
SerMemInt_1/SerialDataCounter_r[1]:Y,9530
Quad_1/QuadXface_2/HomeArm:CLK,14188
Quad_1/QuadXface_2/HomeArm:D,-11110
Quad_1/QuadXface_2/HomeArm:Q,14188
Exp2Data_iobuf[4]/U0/U_IOOUTFF:A,
Exp2Data_iobuf[4]/U0/U_IOOUTFF:Y,
DiscID_1/DiscExpID_1/OutputClock:CLK,13463
DiscID_1/DiscExpID_1/OutputClock:D,13761
DiscID_1/DiscExpID_1/OutputClock:Q,13463
Analog_1/Ser2Par_1/S2P_Data_7[5]:A,13129
Analog_1/Ser2Par_1/S2P_Data_7[5]:B,10689
Analog_1/Ser2Par_1/S2P_Data_7[5]:C,10623
Analog_1/Ser2Par_1/S2P_Data_7[5]:Y,10623
Quad_1/QuadXface_1/QuadCount_RNO_0[15]:A,12936
Quad_1/QuadXface_1/QuadCount_RNO_0[15]:B,9830
Quad_1/QuadXface_1/QuadCount_RNO_0[15]:Y,9830
Exp1Data_obuft[5]/U0/U_IOPAD:D,
Exp1Data_obuft[5]/U0/U_IOPAD:E,
Exp1Data_obuft[5]/U0/U_IOPAD:PAD,
DiscID_1/DiscExpID_1/ExpansionID3_1[14]:CLK,-11681
DiscID_1/DiscExpID_1/ExpansionID3_1[14]:D,15310
DiscID_1/DiscExpID_1/ExpansionID3_1[14]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID3_1[14]:Q,-11681
SSITop_1/SSIDataLatch_Z[31]:CLK,
SSITop_1/SSIDataLatch_Z[31]:D,15334
SSITop_1/SSIDataLatch_Z[31]:EN,12103
SSITop_1/SSIDataLatch_Z[31]:Q,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_12:C,10646
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_12:IPB,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_12:IPC,10646
DIO8_1/D8InputReg1[7]:CLK,
DIO8_1/D8InputReg1[7]:D,15310
DIO8_1/D8InputReg1[7]:EN,12603
DIO8_1/D8InputReg1[7]:Q,
Quad_1/QuadXface_2/LatchedDec_1_0_x2:A,-3710
Quad_1/QuadXface_2/LatchedDec_1_0_x2:B,-3759
Quad_1/QuadXface_2/LatchedDec_1_0_x2:Y,-3759
Quad_1/QuadXface_2/HomeReg[15]:CLK,
Quad_1/QuadXface_2/HomeReg[15]:D,15287
Quad_1/QuadXface_2/HomeReg[15]:EN,15120
Quad_1/QuadXface_2/HomeReg[15]:Q,
Quad_1/QuadXface_1/Latch1Reg[12]:CLK,
Quad_1/QuadXface_1/Latch1Reg[12]:D,15287
Quad_1/QuadXface_1/Latch1Reg[12]:EN,13858
Quad_1/QuadXface_1/Latch1Reg[12]:Q,
LatCnt_1/LatencyCounter[12]:CLK,5412
LatCnt_1/LatencyCounter[12]:D,5537
LatCnt_1/LatencyCounter[12]:EN,-6247
LatCnt_1/LatencyCounter[12]:Q,5412
LatCnt_1/LatencyCounter[12]:SLn,-5250
SerMemInt_1/ReadFlag_2:CLK,10416
SerMemInt_1/ReadFlag_2:D,6303
SerMemInt_1/ReadFlag_2:Q,10416
ExpSigRoute_2/expd8_datain_0_o2_RNI6FJ:A,
ExpSigRoute_2/expd8_datain_0_o2_RNI6FJ:Y,
M_IO_CLK_obuf/U0/U_IOENFF:A,
M_IO_CLK_obuf/U0/U_IOENFF:Y,
DIO8_1/d8DataOut_m6_cZ[25]:A,14650
DIO8_1/d8DataOut_m6_cZ[25]:B,13492
DIO8_1/d8DataOut_m6_cZ[25]:C,11099
DIO8_1/d8DataOut_m6_cZ[25]:D,
DIO8_1/d8DataOut_m6_cZ[25]:Y,11099
DIO8_1/d8DataOut_m2[13]:A,13179
DIO8_1/d8DataOut_m2[13]:B,12121
DIO8_1/d8DataOut_m2[13]:C,10926
DIO8_1/d8DataOut_m2[13]:D,
DIO8_1/d8DataOut_m2[13]:Y,10926
ExpSigRoute_2/N_808_i:A,9538
ExpSigRoute_2/N_808_i:B,
ExpSigRoute_2/N_808_i:Y,9538
Decode_1/un1_discoverIdDataOut_0_iv_6[8]:A,8021
Decode_1/un1_discoverIdDataOut_0_iv_6[8]:B,9220
Decode_1/un1_discoverIdDataOut_0_iv_6[8]:C,13447
Decode_1/un1_discoverIdDataOut_0_iv_6[8]:D,12027
Decode_1/un1_discoverIdDataOut_0_iv_6[8]:Y,8021
M_IO_DATAIn_ibuf/U0/U_IOINFF:A,
M_IO_DATAIn_ibuf/U0/U_IOINFF:Y,
SSITop_2/un11_delaycounter_0_I_33:A,13051
SSITop_2/un11_delaycounter_0_I_33:B,11651
SSITop_2/un11_delaycounter_0_I_33:C,11561
SSITop_2/un11_delaycounter_0_I_33:D,12656
SSITop_2/un11_delaycounter_0_I_33:FCI,11476
SSITop_2/un11_delaycounter_0_I_33:FCO,11476
SerMemInt_1/intModuleAddress[2]:CLK,-1925
SerMemInt_1/intModuleAddress[2]:D,
SerMemInt_1/intModuleAddress[2]:EN,
SerMemInt_1/intModuleAddress[2]:Q,-1925
Quad_1/QuadXface_3/intLatch1Lat_1:A,12964
Quad_1/QuadXface_3/intLatch1Lat_1:B,11082
Quad_1/QuadXface_3/intLatch1Lat_1:C,14153
Quad_1/QuadXface_3/intLatch1Lat_1:Y,11082
CPUCnf_1/int_DLL_RST:ALn,
CPUCnf_1/int_DLL_RST:CLK,15335
CPUCnf_1/int_DLL_RST:D,-4747
CPUCnf_1/int_DLL_RST:EN,-4794
CPUCnf_1/int_DLL_RST:Q,15335
Quad_1/QuadXface_3/QuadCount_RNII6632[1]:A,13895
Quad_1/QuadXface_3/QuadCount_RNII6632[1]:B,10707
Quad_1/QuadXface_3/QuadCount_RNII6632[1]:C,13693
Quad_1/QuadXface_3/QuadCount_RNII6632[1]:FCI,10688
Quad_1/QuadXface_3/QuadCount_RNII6632[1]:FCO,10688
Quad_1/QuadXface_3/QuadCount_RNII6632[1]:S,10936
Quad_1/QuadXface_3/QuadCount_RNIH1LLA[14]:A,14088
Quad_1/QuadXface_3/QuadCount_RNIH1LLA[14]:B,10936
Quad_1/QuadXface_3/QuadCount_RNIH1LLA[14]:C,13890
Quad_1/QuadXface_3/QuadCount_RNIH1LLA[14]:FCI,10688
Quad_1/QuadXface_3/QuadCount_RNIH1LLA[14]:FCO,10688
Quad_1/QuadXface_3/QuadCount_RNIH1LLA[14]:S,10707
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[6]:CLK,10714
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[6]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[6]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[6]:Q,10714
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[6]:SLn,9714
SSITop_1/Serial2ParallelData[5]:CLK,15326
SSITop_1/Serial2ParallelData[5]:D,15326
SSITop_1/Serial2ParallelData[5]:EN,10706
SSITop_1/Serial2ParallelData[5]:Q,15326
SSITop_1/Serial2ParallelData[5]:SLn,11847
ExpSigRoute_1/N_799_i:A,9515
ExpSigRoute_1/N_799_i:B,
ExpSigRoute_1/N_799_i:Y,9515
Quad_1/QuadXface_6/LatchedDec:CLK,12133
Quad_1/QuadXface_6/LatchedDec:D,-3837
Quad_1/QuadXface_6/LatchedDec:Q,12133
Quad_1/QuadXface_4/Latch1ArmedState[2]:CLK,13470
Quad_1/QuadXface_4/Latch1ArmedState[2]:D,-10946
Quad_1/QuadXface_4/Latch1ArmedState[2]:Q,13470
DIO8_1/D8OutputReg2[18]:ALn,-4495
DIO8_1/D8OutputReg2[18]:CLK,13350
DIO8_1/D8OutputReg2[18]:D,
DIO8_1/D8OutputReg2[18]:EN,-9175
DIO8_1/D8OutputReg2[18]:Q,13350
DIO8_1/IntDout_3_1_0_wmux[28]:A,11828
DIO8_1/IntDout_3_1_0_wmux[28]:B,11502
DIO8_1/IntDout_3_1_0_wmux[28]:C,13292
DIO8_1/IntDout_3_1_0_wmux[28]:D,12987
DIO8_1/IntDout_3_1_0_wmux[28]:FCO,
DIO8_1/IntDout_3_1_0_wmux[28]:Y,11502
ExpModLED_1/ShiftRegister3_3_i_m2_2[2]:A,14485
ExpModLED_1/ShiftRegister3_3_i_m2_2[2]:B,14402
ExpModLED_1/ShiftRegister3_3_i_m2_2[2]:C,11669
ExpModLED_1/ShiftRegister3_3_i_m2_2[2]:D,9207
ExpModLED_1/ShiftRegister3_3_i_m2_2[2]:Y,9207
ExpModLED_1/ShiftRegister1_3_i_m2_i_m2[1]:A,14333
ExpModLED_1/ShiftRegister1_3_i_m2_i_m2[1]:B,12913
ExpModLED_1/ShiftRegister1_3_i_m2_i_m2[1]:C,9180
ExpModLED_1/ShiftRegister1_3_i_m2_i_m2[1]:Y,9180
Quad_1/QuadXface_4/Latch1ArmedState[1]:CLK,13414
Quad_1/QuadXface_4/Latch1ArmedState[1]:D,-10946
Quad_1/QuadXface_4/Latch1ArmedState[1]:Q,13414
WDT_1/WDTCounter_RNI7O8R[4]:A,11641
WDT_1/WDTCounter_RNI7O8R[4]:B,11585
WDT_1/WDTCounter_RNI7O8R[4]:C,11497
WDT_1/WDTCounter_RNI7O8R[4]:D,11387
WDT_1/WDTCounter_RNI7O8R[4]:Y,11387
ExpModLED_1/ShiftRegister2_3_i_m2_2[2]:A,14485
ExpModLED_1/ShiftRegister2_3_i_m2_2[2]:B,14402
ExpModLED_1/ShiftRegister2_3_i_m2_2[2]:C,11669
ExpModLED_1/ShiftRegister2_3_i_m2_2[2]:D,9180
ExpModLED_1/ShiftRegister2_3_i_m2_2[2]:Y,9180
Quad_1/QuadXface_6/HomeArm:CLK,13179
Quad_1/QuadXface_6/HomeArm:D,-8429
Quad_1/QuadXface_6/HomeArm:Q,13179
CtrlOut_1/ShiftRegister_4[9]:A,15612
CtrlOut_1/ShiftRegister_4[9]:B,14235
CtrlOut_1/ShiftRegister_4[9]:C,12813
CtrlOut_1/ShiftRegister_4[9]:Y,12813
DiscID_1/DiscExpID_1/ExpansionID3_1_fast_RNI6ODP[12]:A,-12932
DiscID_1/DiscExpID_1/ExpansionID3_1_fast_RNI6ODP[12]:B,-12988
DiscID_1/DiscExpID_1/ExpansionID3_1_fast_RNI6ODP[12]:C,-13076
DiscID_1/DiscExpID_1/ExpansionID3_1_fast_RNI6ODP[12]:Y,-13076
DIO8_1/State_RNO[7]:A,12716
DIO8_1/State_RNO[7]:B,14211
DIO8_1/State_RNO[7]:C,6950
DIO8_1/State_RNO[7]:D,10874
DIO8_1/State_RNO[7]:Y,6950
Decode_1/un87_data_0_a2:A,9269
Decode_1/un87_data_0_a2:B,7938
Decode_1/un87_data_0_a2:C,8925
Decode_1/un87_data_0_a2:D,
Decode_1/un87_data_0_a2:Y,7938
CtrlOut_2/ControlOutputWriteLatched2:CLK,11626
CtrlOut_2/ControlOutputWriteLatched2:D,14207
CtrlOut_2/ControlOutputWriteLatched2:EN,14998
CtrlOut_2/ControlOutputWriteLatched2:Q,11626
MDTTop_1/CountRA[17]:CLK,5736
MDTTop_1/CountRA[17]:D,5442
MDTTop_1/CountRA[17]:EN,5496
MDTTop_1/CountRA[17]:Q,5736
MDTTop_1/CountRA[17]:SLn,6387
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_30:IPENn,
Quad_1/QuadXface_1/PostCount:CLK,-2707
Quad_1/QuadXface_1/PostCount:D,14235
Quad_1/QuadXface_1/PostCount:EN,12128
Quad_1/QuadXface_1/PostCount:Q,-2707
WDT_1/PowerUp.WDTExpFlag_2_0_a2_15:A,13042
WDT_1/PowerUp.WDTExpFlag_2_0_a2_15:B,12986
WDT_1/PowerUp.WDTExpFlag_2_0_a2_15:C,12862
WDT_1/PowerUp.WDTExpFlag_2_0_a2_15:D,11776
WDT_1/PowerUp.WDTExpFlag_2_0_a2_15:Y,11776
Quad_1/QuadXface_3/BBreak:CLK,
Quad_1/QuadXface_3/BBreak:D,9548
Quad_1/QuadXface_3/BBreak:EN,12103
Quad_1/QuadXface_3/BBreak:Q,
Quad_1/QuadXface_4/QuadLatch[9]:CLK,
Quad_1/QuadXface_4/QuadLatch[9]:D,15287
Quad_1/QuadXface_4/QuadLatch[9]:EN,12103
Quad_1/QuadXface_4/QuadLatch[9]:Q,
ExpModLED_1/ShiftRegister2[5]:CLK,15334
ExpModLED_1/ShiftRegister2[5]:D,15334
ExpModLED_1/ShiftRegister2[5]:EN,10421
ExpModLED_1/ShiftRegister2[5]:Q,15334
ExpModLED_1/ShiftRegister2[5]:SLn,11310
SSITop_2/CheckDataDelay:CLK,15334
SSITop_2/CheckDataDelay:D,12855
SSITop_2/CheckDataDelay:Q,15334
Quad_1/QuadXface_1/QuadDataOut_1_ss0:A,10266
Quad_1/QuadXface_1/QuadDataOut_1_ss0:B,10261
Quad_1/QuadXface_1/QuadDataOut_1_ss0:C,12582
Quad_1/QuadXface_1/QuadDataOut_1_ss0:Y,10261
SSITop_1/Serial2ParallelData[27]:CLK,15326
SSITop_1/Serial2ParallelData[27]:D,15326
SSITop_1/Serial2ParallelData[27]:EN,10706
SSITop_1/Serial2ParallelData[27]:Q,15326
SSITop_1/Serial2ParallelData[27]:SLn,11847
WDT_1/WDTCounter_cry[14]:B,13803
WDT_1/WDTCounter_cry[14]:C,13924
WDT_1/WDTCounter_cry[14]:D,14949
WDT_1/WDTCounter_cry[14]:FCI,13518
WDT_1/WDTCounter_cry[14]:FCO,13518
WDT_1/WDTCounter_cry[14]:S,13651
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_26:C,14007
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_26:IPC,14007
SSITop_1/HalfPeriod[0]:CLK,14505
SSITop_1/HalfPeriod[0]:D,
SSITop_1/HalfPeriod[0]:EN,-7666
SSITop_1/HalfPeriod[0]:Q,14505
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[5]:A,12478
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[5]:B,14685
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[5]:C,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[5]:D,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[5]:FCI,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[5]:Y,12478
ExpSigRoute_4/ExpQ1_FaultB_i:A,9541
ExpSigRoute_4/ExpQ1_FaultB_i:B,
ExpSigRoute_4/ExpQ1_FaultB_i:Y,9541
SSITop_2/ShiftCounter_cry_cy[0]:B,12859
SSITop_2/ShiftCounter_cry_cy[0]:C,12793
SSITop_2/ShiftCounter_cry_cy[0]:FCO,13896
SSITop_2/ShiftCounter_cry_cy[0]:Y,12793
DiscID_1/DiscExpID_1/ExpansionID3_1_fast_RNIOQS11[10]:A,-12783
DiscID_1/DiscExpID_1/ExpansionID3_1_fast_RNIOQS11[10]:B,-12839
DiscID_1/DiscExpID_1/ExpansionID3_1_fast_RNIOQS11[10]:C,-12927
DiscID_1/DiscExpID_1/ExpansionID3_1_fast_RNIOQS11[10]:D,-13037
DiscID_1/DiscExpID_1/ExpansionID3_1_fast_RNIOQS11[10]:Y,-13037
Quad_1/QuadXface_1/QuadDataOut_1_2[23]:A,14071
Quad_1/QuadXface_1/QuadDataOut_1_2[23]:B,13844
Quad_1/QuadXface_1/QuadDataOut_1_2[23]:C,11480
Quad_1/QuadXface_1/QuadDataOut_1_2[23]:D,
Quad_1/QuadXface_1/QuadDataOut_1_2[23]:Y,11480
MDTTop_1/un1_discoverIdDataOut_iv_6[1]:A,
MDTTop_1/un1_discoverIdDataOut_iv_6[1]:B,13003
MDTTop_1/un1_discoverIdDataOut_iv_6[1]:C,12931
MDTTop_1/un1_discoverIdDataOut_iv_6[1]:D,
MDTTop_1/un1_discoverIdDataOut_iv_6[1]:Y,12931
WDT_1/WD_RST_SHIFT[7]:ALn,13503
WDT_1/WD_RST_SHIFT[7]:CLK,-4037
WDT_1/WD_RST_SHIFT[7]:D,15334
WDT_1/WD_RST_SHIFT[7]:Q,-4037
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[9]:A,12411
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[9]:B,12411
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[9]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[9]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[9]:Y,12411
MDTTop_2/CountRA_cry[12]:B,5678
MDTTop_2/CountRA_cry[12]:FCI,5442
MDTTop_2/CountRA_cry[12]:FCO,5442
MDTTop_2/CountRA_cry[12]:S,5537
Quad_1/QuadXface_4/QuadDataOut_1_m4[12]:A,
Quad_1/QuadXface_4/QuadDataOut_1_m4[12]:B,13829
Quad_1/QuadXface_4/QuadDataOut_1_m4[12]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m4[12]:Y,13829
Decode_1/un1_data_17:A,3874
Decode_1/un1_data_17:B,9157
Decode_1/un1_data_17:C,10411
Decode_1/un1_data_17:D,5771
Decode_1/un1_data_17:Y,3874
MDTTop_1/delaydone_0_a3:A,3410
MDTTop_1/delaydone_0_a3:B,3299
MDTTop_1/delaydone_0_a3:C,3238
MDTTop_1/delaydone_0_a3:Y,3238
MDTTop_1/ssiDataOut0_m_0[5]:A,7752
MDTTop_1/ssiDataOut0_m_0[5]:B,15712
MDTTop_1/ssiDataOut0_m_0[5]:C,14583
MDTTop_1/ssiDataOut0_m_0[5]:D,14156
MDTTop_1/ssiDataOut0_m_0[5]:Y,7752
SerMemInt_1/IncOperationFaultCount_RNO:A,-942
SerMemInt_1/IncOperationFaultCount_RNO:B,13154
SerMemInt_1/IncOperationFaultCount_RNO:Y,-942
Quad_1/QuadXface_4/Latch1Reg[1]:CLK,
Quad_1/QuadXface_4/Latch1Reg[1]:D,15287
Quad_1/QuadXface_4/Latch1Reg[1]:EN,13858
Quad_1/QuadXface_4/Latch1Reg[1]:Q,
DATA_iobuf[2]/U0/U_IOENFF:A,4878
DATA_iobuf[2]/U0/U_IOENFF:Y,4878
Quad_1/QuadXface_6/intEdgeMode_2_0_a3_0_a2:A,14255
Quad_1/QuadXface_6/intEdgeMode_2_0_a3_0_a2:B,13045
Quad_1/QuadXface_6/intEdgeMode_2_0_a3_0_a2:C,15470
Quad_1/QuadXface_6/intEdgeMode_2_0_a3_0_a2:Y,13045
SSITop_2/DelayCounter[2]:CLK,11583
SSITop_2/DelayCounter[2]:D,14060
SSITop_2/DelayCounter[2]:EN,9833
SSITop_2/DelayCounter[2]:Q,11583
SSITop_2/DelayCounter[2]:SLn,10722
MDTTop_1/MDTPosition[6]:CLK,
MDTTop_1/MDTPosition[6]:D,5676
MDTTop_1/MDTPosition[6]:EN,5602
MDTTop_1/MDTPosition[6]:Q,
Exp3Data_iobuf[1]/U0/U_IOINFF:A,
Exp3Data_iobuf[1]/U0/U_IOINFF:Y,
DiscID_1/DiscExpID_1/ExpansionID1_1[0]:CLK,11771
DiscID_1/DiscExpID_1/ExpansionID1_1[0]:D,15318
DiscID_1/DiscExpID_1/ExpansionID1_1[0]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID1_1[0]:Q,11771
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_32:IPENn,
DIO8_1/D8OutputReg3[19]:ALn,-4495
DIO8_1/D8OutputReg3[19]:CLK,13090
DIO8_1/D8OutputReg3[19]:D,
DIO8_1/D8OutputReg3[19]:EN,-8813
DIO8_1/D8OutputReg3[19]:Q,13090
M_Card_ID_DATA_ibuf/U0/U_IOINFF:A,
M_Card_ID_DATA_ibuf/U0/U_IOINFF:Y,
ExpModLED_1/un28_slowenable_0_a2_0_0:A,10515
ExpModLED_1/un28_slowenable_0_a2_0_0:B,10469
ExpModLED_1/un28_slowenable_0_a2_0_0:Y,10469
DiscID_1/DiscExpID_1/ExpansionID0_1[11]:CLK,-12169
DiscID_1/DiscExpID_1/ExpansionID0_1[11]:D,15310
DiscID_1/DiscExpID_1/ExpansionID0_1[11]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID0_1[11]:Q,-12169
CtrlOut_1/Count[2]:CLK,12986
CtrlOut_1/Count[2]:D,10020
CtrlOut_1/Count[2]:EN,9904
CtrlOut_1/Count[2]:Q,12986
ExpSigRoute_4/un1_expd8_clk_0[0]:A,
ExpSigRoute_4/un1_expd8_clk_0[0]:B,
ExpSigRoute_4/un1_expd8_clk_0[0]:C,
ExpSigRoute_4/un1_expd8_clk_0[0]:D,
ExpSigRoute_4/un1_expd8_clk_0[0]:Y,
CtrlOut_2/DataBuffer[14]:ALn,-4495
CtrlOut_2/DataBuffer[14]:CLK,15612
CtrlOut_2/DataBuffer[14]:D,
CtrlOut_2/DataBuffer[14]:EN,
CtrlOut_2/DataBuffer[14]:Q,15612
SSITop_1/DataLength_Z[0]:CLK,14442
SSITop_1/DataLength_Z[0]:D,
SSITop_1/DataLength_Z[0]:EN,-7390
SSITop_1/DataLength_Z[0]:Q,14442
Quad_1/QuadXface_2/Latch0Reg[6]:CLK,
Quad_1/QuadXface_2/Latch0Reg[6]:D,15287
Quad_1/QuadXface_2/Latch0Reg[6]:EN,13858
Quad_1/QuadXface_2/Latch0Reg[6]:Q,
SerMemInt_1/StateMachine[9]:CLK,10644
SerMemInt_1/StateMachine[9]:D,9278
SerMemInt_1/StateMachine[9]:EN,12028
SerMemInt_1/StateMachine[9]:Q,10644
SerMemInt_1/StateMachine[9]:SLn,12887
Quad_1/QuadXface_5/LEDStatusWrite_or_0_0_0_a2:A,
Quad_1/QuadXface_5/LEDStatusWrite_or_0_0_0_a2:B,-8429
Quad_1/QuadXface_5/LEDStatusWrite_or_0_0_0_a2:Y,-8429
SSITop_1/SSIDataLatch_Z[13]:CLK,
SSITop_1/SSIDataLatch_Z[13]:D,15326
SSITop_1/SSIDataLatch_Z[13]:EN,12103
SSITop_1/SSIDataLatch_Z[13]:Q,
Quad_1/QuadXface_5/HomeReg[7]:CLK,
Quad_1/QuadXface_5/HomeReg[7]:D,15287
Quad_1/QuadXface_5/HomeReg[7]:EN,15120
Quad_1/QuadXface_5/HomeReg[7]:Q,
SSITop_2/Serial2ParallelData[19]:CLK,15326
SSITop_2/Serial2ParallelData[19]:D,15326
SSITop_2/Serial2ParallelData[19]:EN,10706
SSITop_2/Serial2ParallelData[19]:Q,15326
SSITop_2/Serial2ParallelData[19]:SLn,11847
M_IO_LATCH_obuf/U0/U_IOOUTFF:A,
M_IO_LATCH_obuf/U0/U_IOOUTFF:Y,
DiscID_1/DiscCtrlID_1/State_srsts_i_0_0_o2_0[1]:A,12603
DiscID_1/DiscCtrlID_1/State_srsts_i_0_0_o2_0[1]:B,13055
DiscID_1/DiscCtrlID_1/State_srsts_i_0_0_o2_0[1]:Y,12603
SSITop_2/DelayTerminalCount[14]:CLK,12690
SSITop_2/DelayTerminalCount[14]:D,
SSITop_2/DelayTerminalCount[14]:EN,-7666
SSITop_2/DelayTerminalCount[14]:Q,12690
DATA_iobuf[11]/U0/U_IOOUTFF:A,4667
DATA_iobuf[11]/U0/U_IOOUTFF:Y,4667
SSITop_1/un425_data_0_a2:A,15280
SSITop_1/un425_data_0_a2:B,14094
SSITop_1/un425_data_0_a2:C,7129
SSITop_1/un425_data_0_a2:Y,7129
DiscID_1/DiscCtrlID_1/ControlID_1[14]:ALn,13503
DiscID_1/DiscCtrlID_1/ControlID_1[14]:CLK,-10910
DiscID_1/DiscCtrlID_1/ControlID_1[14]:D,15318
DiscID_1/DiscCtrlID_1/ControlID_1[14]:EN,13595
DiscID_1/DiscCtrlID_1/ControlID_1[14]:Q,-10910
SSITop_2/DelayCounter_cry[10]:B,14011
SSITop_2/DelayCounter_cry[10]:FCI,13813
SSITop_2/DelayCounter_cry[10]:FCO,13813
SSITop_2/DelayCounter_cry[10]:S,13908
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_35:B,9369
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_35:C,8138
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_35:IPB,9369
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_35:IPC,8138
SerMemInt_1/SerialDataOutputMux[6]:A,6319
SerMemInt_1/SerialDataOutputMux[6]:B,14153
SerMemInt_1/SerialDataOutputMux[6]:C,13085
SerMemInt_1/SerialDataOutputMux[6]:D,12792
SerMemInt_1/SerialDataOutputMux[6]:Y,6319
DiscID_1/DiscExpID_1/ExpansionID3_1[12]:CLK,-12857
DiscID_1/DiscExpID_1/ExpansionID3_1[12]:D,15310
DiscID_1/DiscExpID_1/ExpansionID3_1[12]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID3_1[12]:Q,-12857
Decode_1/un1_discoverIdDataOut_0_iv_11[8]:A,14041
Decode_1/un1_discoverIdDataOut_0_iv_11[8]:B,
Decode_1/un1_discoverIdDataOut_0_iv_11[8]:C,4941
Decode_1/un1_discoverIdDataOut_0_iv_11[8]:D,8021
Decode_1/un1_discoverIdDataOut_0_iv_11[8]:Y,4941
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[3]:A,
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[3]:B,13885
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[3]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[3]:Y,13885
M_MUXED_ADC_DATA0_QA0_SIGB_ibuf/U0/U_IOINFF:A,
M_MUXED_ADC_DATA0_QA0_SIGB_ibuf/U0/U_IOINFF:Y,
MDTTop_1/MDTPosition[8]:CLK,
MDTTop_1/MDTPosition[8]:D,5642
MDTTop_1/MDTPosition[8]:EN,5602
MDTTop_1/MDTPosition[8]:Q,
MDTTop_1/State_nss_i_i_a3_0_2[0]:A,2434
MDTTop_1/State_nss_i_i_a3_0_2[0]:B,2399
MDTTop_1/State_nss_i_i_a3_0_2[0]:C,2287
MDTTop_1/State_nss_i_i_a3_0_2[0]:Y,2287
CtrlOut_1/DataBuffer[9]:ALn,-4495
CtrlOut_1/DataBuffer[9]:CLK,15612
CtrlOut_1/DataBuffer[9]:D,
CtrlOut_1/DataBuffer[9]:EN,
CtrlOut_1/DataBuffer[9]:Q,15612
Quad_1/QuadXface_3/QuadCount_RNI0JUG9[12]:A,14088
Quad_1/QuadXface_3/QuadCount_RNI0JUG9[12]:B,10916
Quad_1/QuadXface_3/QuadCount_RNI0JUG9[12]:C,13880
Quad_1/QuadXface_3/QuadCount_RNI0JUG9[12]:FCI,10688
Quad_1/QuadXface_3/QuadCount_RNI0JUG9[12]:FCO,10688
Quad_1/QuadXface_3/QuadCount_RNI0JUG9[12]:S,10745
Quad_1/QuadXface_1/QuadDataOut_1_2[18]:A,13926
Quad_1/QuadXface_1/QuadDataOut_1_2[18]:B,13699
Quad_1/QuadXface_1/QuadDataOut_1_2[18]:C,11335
Quad_1/QuadXface_1/QuadDataOut_1_2[18]:D,
Quad_1/QuadXface_1/QuadDataOut_1_2[18]:Y,11335
Quad_1/QuadXface_1/QuadCount[13]:CLK,9704
Quad_1/QuadXface_1/QuadCount[13]:D,10726
Quad_1/QuadXface_1/QuadCount[13]:Q,9704
Quad_1/QuadXface_1/QuadCount[13]:SLn,11847
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[13]:CLK,13250
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[13]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[13]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[13]:Q,13250
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[13]:SLn,9714
Analog_1/StateMach_1/CycleCounter[1]:CLK,9497
Analog_1/StateMach_1/CycleCounter[1]:D,14104
Analog_1/StateMach_1/CycleCounter[1]:EN,13680
Analog_1/StateMach_1/CycleCounter[1]:Q,9497
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[9]:A,13725
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[9]:B,13537
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[9]:C,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[9]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[9]:Y,13537
ExtADDR_ibuf[5]/U0/U_IOINFF:A,301
ExtADDR_ibuf[5]/U0/U_IOINFF:Y,301
CPULED_1/CPUStatusLED_RNI42L7[0]:A,
CPULED_1/CPUStatusLED_RNI42L7[0]:Y,
DIO8_1/D8InputReg2[5]:CLK,
DIO8_1/D8InputReg2[5]:D,15303
DIO8_1/D8InputReg2[5]:EN,12602
DIO8_1/D8InputReg2[5]:Q,
Quad_1/QuadXface_2/un3_capturelatch0counts_0:A,13326
Quad_1/QuadXface_2/un3_capturelatch0counts_0:B,14407
Quad_1/QuadXface_2/un3_capturelatch0counts_0:C,13059
Quad_1/QuadXface_2/un3_capturelatch0counts_0:D,12964
Quad_1/QuadXface_2/un3_capturelatch0counts_0:Y,12964
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[3]:CLK,10913
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[3]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[3]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[3]:Q,10913
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[3]:SLn,9714
MDTTop_2/MDTPosition_Z[17]:CLK,
MDTTop_2/MDTPosition_Z[17]:D,5480
MDTTop_2/MDTPosition_Z[17]:EN,5602
MDTTop_2/MDTPosition_Z[17]:Q,
DiscID_1/discoverIdDataOut_1_m2[15]:A,12711
DiscID_1/discoverIdDataOut_1_m2[15]:B,11254
DiscID_1/discoverIdDataOut_1_m2[15]:C,9941
DiscID_1/discoverIdDataOut_1_m2[15]:D,
DiscID_1/discoverIdDataOut_1_m2[15]:Y,9941
WDT_1/FPGAResetStatus_2_u:A,-3758
WDT_1/FPGAResetStatus_2_u:B,14236
WDT_1/FPGAResetStatus_2_u:C,10878
WDT_1/FPGAResetStatus_2_u:Y,-3758
Quad_1/QuadXface_6/CaptureHomeCountsLat:CLK,15120
Quad_1/QuadXface_6/CaptureHomeCountsLat:D,11710
Quad_1/QuadXface_6/CaptureHomeCountsLat:Q,15120
SerMemInt_1/DataBuffer[0]:CLK,5010
SerMemInt_1/DataBuffer[0]:D,
SerMemInt_1/DataBuffer[0]:EN,
SerMemInt_1/DataBuffer[0]:Q,5010
MDTTop_1/un1_data_14_i:A,14387
MDTTop_1/un1_data_14_i:B,12977
MDTTop_1/un1_data_14_i:C,7195
MDTTop_1/un1_data_14_i:D,12863
MDTTop_1/un1_data_14_i:Y,7195
ExpModLED_1/ShiftRegister3[5]:CLK,15334
ExpModLED_1/ShiftRegister3[5]:D,15334
ExpModLED_1/ShiftRegister3[5]:EN,10421
ExpModLED_1/ShiftRegister3[5]:Q,15334
ExpModLED_1/ShiftRegister3[5]:SLn,11310
MDTTop_1/RisingACountEnableLatch_RNISISC:A,5496
MDTTop_1/RisingACountEnableLatch_RNISISC:B,5642
MDTTop_1/RisingACountEnableLatch_RNISISC:Y,5496
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_9:B,13803
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_9:C,13830
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_9:IPB,13803
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_9:IPC,13830
WDT_1/WDTCounter_cry[20]:B,13899
WDT_1/WDTCounter_cry[20]:C,13980
WDT_1/WDTCounter_cry[20]:D,15051
WDT_1/WDTCounter_cry[20]:FCI,13518
WDT_1/WDTCounter_cry[20]:FCO,13518
WDT_1/WDTCounter_cry[20]:S,13537
SSITop_2/SSIDataLatch[31]:CLK,
SSITop_2/SSIDataLatch[31]:D,15334
SSITop_2/SSIDataLatch[31]:EN,12103
SSITop_2/SSIDataLatch[31]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_8[23]:A,
MDTTop_1/un1_discoverIdDataOut_0_iv_8[23]:B,4927
MDTTop_1/un1_discoverIdDataOut_0_iv_8[23]:C,9151
MDTTop_1/un1_discoverIdDataOut_0_iv_8[23]:D,6907
MDTTop_1/un1_discoverIdDataOut_0_iv_8[23]:Y,4927
DIO8_1/D8OutputReg2[15]:ALn,-4495
DIO8_1/D8OutputReg2[15]:CLK,13244
DIO8_1/D8OutputReg2[15]:D,
DIO8_1/D8OutputReg2[15]:EN,-9175
DIO8_1/D8OutputReg2[15]:Q,13244
WDT_1/FPGAProgDOut_Z[21]:CLK,
WDT_1/FPGAProgDOut_Z[21]:D,
WDT_1/FPGAProgDOut_Z[21]:EN,-4037
WDT_1/FPGAProgDOut_Z[21]:Q,
Quad_1/QuadXface_4/intLatch0Lat:CLK,-3806
Quad_1/QuadXface_4/intLatch0Lat:D,11082
Quad_1/QuadXface_4/intLatch0Lat:Q,-3806
Quad_1/QuadXface_4/intLatch0Lat:SLn,11847
MDTTop_1/un1_discoverIdDataOut_0_iv_15[5]:A,2753
MDTTop_1/un1_discoverIdDataOut_0_iv_15[5]:B,6969
MDTTop_1/un1_discoverIdDataOut_0_iv_15[5]:C,8050
MDTTop_1/un1_discoverIdDataOut_0_iv_15[5]:D,9339
MDTTop_1/un1_discoverIdDataOut_0_iv_15[5]:Y,2753
WDT_1/AccessKeyReg1[1]:ALn,
WDT_1/AccessKeyReg1[1]:CLK,13207
WDT_1/AccessKeyReg1[1]:D,14233
WDT_1/AccessKeyReg1[1]:EN,-3970
WDT_1/AccessKeyReg1[1]:Q,13207
DATA_iobuf[20]/U0/U_IOOUTFF:A,2698
DATA_iobuf[20]/U0/U_IOOUTFF:Y,2698
DIO8_1/d8DataOut_m2_2[21]:A,13247
DIO8_1/d8DataOut_m2_2[21]:B,12060
DIO8_1/d8DataOut_m2_2[21]:C,
DIO8_1/d8DataOut_m2_2[21]:D,
DIO8_1/d8DataOut_m2_2[21]:Y,12060
Analog_1/DataBuf_1/ReadPointer_0_0_o2[1]:A,13089
Analog_1/DataBuf_1/ReadPointer_0_0_o2[1]:B,-12329
Analog_1/DataBuf_1/ReadPointer_0_0_o2[1]:C,12967
Analog_1/DataBuf_1/ReadPointer_0_0_o2[1]:Y,-12329
Quad_1/QuadXface_6/QuadDataOut_1_73:A,
Quad_1/QuadXface_6/QuadDataOut_1_73:B,16539
Quad_1/QuadXface_6/QuadDataOut_1_73:C,16449
Quad_1/QuadXface_6/QuadDataOut_1_73:Y,16449
Quad_1/QuadXface_3/QuadLatch[8]:CLK,
Quad_1/QuadXface_3/QuadLatch[8]:D,15287
Quad_1/QuadXface_3/QuadLatch[8]:EN,12103
Quad_1/QuadXface_3/QuadLatch[8]:Q,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[1]:A,10598
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[1]:B,11645
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[1]:C,11990
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[1]:D,11686
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[1]:FCI,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[1]:Y,10598
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_1:IPC,
Quad_1/QuadXface_2/HomeReg[1]:CLK,
Quad_1/QuadXface_2/HomeReg[1]:D,15287
Quad_1/QuadXface_2/HomeReg[1]:EN,15120
Quad_1/QuadXface_2/HomeReg[1]:Q,
DiscID_1/DiscExpID_1/ExpansionID1_1[3]:CLK,10620
DiscID_1/DiscExpID_1/ExpansionID1_1[3]:D,15326
DiscID_1/DiscExpID_1/ExpansionID1_1[3]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID1_1[3]:Q,10620
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[11]:A,10556
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[11]:B,11603
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[11]:C,11955
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[11]:D,11650
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[11]:FCI,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[11]:Y,10556
Analog_1/DataBuf_1/S2P_Addr_RNO[3]:A,14132
Analog_1/DataBuf_1/S2P_Addr_RNO[3]:B,11082
Analog_1/DataBuf_1/S2P_Addr_RNO[3]:C,11605
Analog_1/DataBuf_1/S2P_Addr_RNO[3]:Y,11082
M_SPROM_CLK_obuf/U0/U_IOENFF:A,
M_SPROM_CLK_obuf/U0/U_IOENFF:Y,
CtrlOut_1/DataBuffer[5]:ALn,-4495
CtrlOut_1/DataBuffer[5]:CLK,15612
CtrlOut_1/DataBuffer[5]:D,
CtrlOut_1/DataBuffer[5]:EN,
CtrlOut_1/DataBuffer[5]:Q,15612
CFG0_GND_INST:Y,
Exp0Data_iobuf[3]/U0/U_IOINFF:A,
Exp0Data_iobuf[3]/U0/U_IOINFF:Y,
SSITop_1/un11_delaycounter_0_I_21_FCINST1:CO,11476
SSITop_1/un11_delaycounter_0_I_21_FCINST1:FCI,11476
Debug1_obuf/U0/U_IOPAD:D,
Debug1_obuf/U0/U_IOPAD:E,
Debug1_obuf/U0/U_IOPAD:PAD,
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_5:A,9795
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_5:B,9704
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_5:Y,9704
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[0]:A,13453
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[0]:B,13582
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[0]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[0]:D,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[0]:Y,13453
DiscID_1/DiscCtrlID_1/Count[3]:CLK,13121
DiscID_1/DiscCtrlID_1/Count[3]:D,11371
DiscID_1/DiscCtrlID_1/Count[3]:EN,14285
DiscID_1/DiscCtrlID_1/Count[3]:Q,13121
DIO8_1/Counter_Z[0]:CLK,9687
DIO8_1/Counter_Z[0]:D,7582
DIO8_1/Counter_Z[0]:Q,9687
ExpModLED_1/intExpLEDSelect_ns_0[0]:A,-12091
ExpModLED_1/intExpLEDSelect_ns_0[0]:B,-3806
ExpModLED_1/intExpLEDSelect_ns_0[0]:C,14180
ExpModLED_1/intExpLEDSelect_ns_0[0]:Y,-12091
Quad_1/QuadXface_6/un1_registrationx[0]:A,15604
Quad_1/QuadXface_6/un1_registrationx[0]:B,
Quad_1/QuadXface_6/un1_registrationx[0]:C,
Quad_1/QuadXface_6/un1_registrationx[0]:Y,15604
Quad_1/QuadXface_3/intLatch0Lat_1:A,12964
Quad_1/QuadXface_3/intLatch0Lat_1:B,11082
Quad_1/QuadXface_3/intLatch0Lat_1:C,14153
Quad_1/QuadXface_3/intLatch0Lat_1:Y,11082
Quad_1/QuadXface_2/QuadCount_RNIG0174[2]:A,13914
Quad_1/QuadXface_2/QuadCount_RNIG0174[2]:B,10726
Quad_1/QuadXface_2/QuadCount_RNIG0174[2]:C,13710
Quad_1/QuadXface_2/QuadCount_RNIG0174[2]:FCI,10688
Quad_1/QuadXface_2/QuadCount_RNIG0174[2]:FCO,10688
Quad_1/QuadXface_2/QuadCount_RNIG0174[2]:S,10927
DiscID_1/discoverIdDataOut_1_m2[5]:A,12764
DiscID_1/discoverIdDataOut_1_m2[5]:B,11307
DiscID_1/discoverIdDataOut_1_m2[5]:C,9994
DiscID_1/discoverIdDataOut_1_m2[5]:D,
DiscID_1/discoverIdDataOut_1_m2[5]:Y,9994
CtrlOut_1/OutputClock_2:A,14033
CtrlOut_1/OutputClock_2:B,10020
CtrlOut_1/OutputClock_2:C,14111
CtrlOut_1/OutputClock_2:D,13994
CtrlOut_1/OutputClock_2:Y,10020
MDTTop_1/un1_discoverIdDataOut_0_iv_9[15]:A,13805
MDTTop_1/un1_discoverIdDataOut_0_iv_9[15]:B,9248
MDTTop_1/un1_discoverIdDataOut_0_iv_9[15]:C,4544
MDTTop_1/un1_discoverIdDataOut_0_iv_9[15]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_9[15]:Y,4544
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_5:IPC,
Quad_1/QuadXface_5/QuadDataOut_1_2[8]:A,
Quad_1/QuadXface_5/QuadDataOut_1_2[8]:B,12027
Quad_1/QuadXface_5/QuadDataOut_1_2[8]:C,13144
Quad_1/QuadXface_5/QuadDataOut_1_2[8]:D,
Quad_1/QuadXface_5/QuadDataOut_1_2[8]:Y,12027
DIO8_1/d8DataOut_m2_2[1]:A,12406
DIO8_1/d8DataOut_m2_2[1]:B,11219
DIO8_1/d8DataOut_m2_2[1]:C,
DIO8_1/d8DataOut_m2_2[1]:D,
DIO8_1/d8DataOut_m2_2[1]:Y,11219
DIO8_1/d8DataOut_m2_1[3]:A,13316
DIO8_1/d8DataOut_m2_1[3]:B,12258
DIO8_1/d8DataOut_m2_1[3]:C,
DIO8_1/d8DataOut_m2_1[3]:Y,12258
Decode_1/un1_expa3led1write_0_a2:A,
Decode_1/un1_expa3led1write_0_a2:B,
Decode_1/un1_expa3led1write_0_a2:C,
Decode_1/un1_expa3led1write_0_a2:D,-11286
Decode_1/un1_expa3led1write_0_a2:Y,-11286
Quad_1/QuadXface_5/RisingLatch1_1:A,14317
Quad_1/QuadXface_5/RisingLatch1_1:B,14215
Quad_1/QuadXface_5/RisingLatch1_1:Y,14215
MDTTop_2/delaydone_0_a3:A,3390
MDTTop_2/delaydone_0_a3:B,3291
MDTTop_2/delaydone_0_a3:C,3266
MDTTop_2/delaydone_0_a3:Y,3266
Decode_1/un100_data_0:A,9078
Decode_1/un100_data_0:B,5809
Decode_1/un100_data_0:C,5520
Decode_1/un100_data_0:Y,5520
DIO8_1/Counter_Z[4]:CLK,8463
DIO8_1/Counter_Z[4]:D,6418
DIO8_1/Counter_Z[4]:Q,8463
SSITop_1/DataLength_Z[5]:CLK,14445
SSITop_1/DataLength_Z[5]:D,
SSITop_1/DataLength_Z[5]:EN,-7390
SSITop_1/DataLength_Z[5]:Q,14445
MDTTop_2/Delay_cry[3]:B,5613
MDTTop_2/Delay_cry[3]:FCI,5556
MDTTop_2/Delay_cry[3]:FCO,5556
MDTTop_2/Delay_cry[3]:S,5708
CtrlOut_2/DataBuffer[7]:ALn,-4495
CtrlOut_2/DataBuffer[7]:CLK,15612
CtrlOut_2/DataBuffer[7]:D,
CtrlOut_2/DataBuffer[7]:EN,
CtrlOut_2/DataBuffer[7]:Q,15612
ExpModLED_1/ShiftRegister1[5]:CLK,15334
ExpModLED_1/ShiftRegister1[5]:D,15334
ExpModLED_1/ShiftRegister1[5]:EN,10421
ExpModLED_1/ShiftRegister1[5]:Q,15334
ExpModLED_1/ShiftRegister1[5]:SLn,11310
DATA_iobuf[22]/U0/U_IOPAD:D,2550
DATA_iobuf[22]/U0/U_IOPAD:E,4878
DATA_iobuf[22]/U0/U_IOPAD:PAD,2550
DATA_iobuf[22]/U0/U_IOPAD:Y,
Quad_1/QuadXface_1/intAccumOverflow_RNO_0:A,10790
Quad_1/QuadXface_1/intAccumOverflow_RNO_0:B,9651
Quad_1/QuadXface_1/intAccumOverflow_RNO_0:C,11752
Quad_1/QuadXface_1/intAccumOverflow_RNO_0:D,11660
Quad_1/QuadXface_1/intAccumOverflow_RNO_0:Y,9651
DiscID_1/un2_expoldap2_1:A,10670
DiscID_1/un2_expoldap2_1:B,10620
DiscID_1/un2_expoldap2_1:Y,10620
Analog_1/Ser2Par_1/S2P_Data_7[14]:A,13129
Analog_1/Ser2Par_1/S2P_Data_7[14]:B,10689
Analog_1/Ser2Par_1/S2P_Data_7[14]:C,10623
Analog_1/Ser2Par_1/S2P_Data_7[14]:Y,10623
Exp1Data_iobuf[3]/U0/U_IOOUTFF:A,
Exp1Data_iobuf[3]/U0/U_IOOUTFF:Y,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_10:IPENn,
DIO8_1/d8DataOut_m6_cZ[27]:A,15756
DIO8_1/d8DataOut_m6_cZ[27]:B,14598
DIO8_1/d8DataOut_m6_cZ[27]:C,12205
DIO8_1/d8DataOut_m6_cZ[27]:D,
DIO8_1/d8DataOut_m6_cZ[27]:Y,12205
Analog_1/StateMach_1/StateMachine.ExpA_CS_L_6s2:A,11742
Analog_1/StateMach_1/StateMachine.ExpA_CS_L_6s2:B,9399
Analog_1/StateMach_1/StateMachine.ExpA_CS_L_6s2:C,11637
Analog_1/StateMach_1/StateMachine.ExpA_CS_L_6s2:D,11509
Analog_1/StateMach_1/StateMachine.ExpA_CS_L_6s2:Y,9399
Quad_1/QuadXface_5/ZBreak:CLK,
Quad_1/QuadXface_5/ZBreak:D,15334
Quad_1/QuadXface_5/ZBreak:EN,12103
Quad_1/QuadXface_5/ZBreak:Q,
ExpModLED_1/intExpLEDSelect[2]:CLK,14188
ExpModLED_1/intExpLEDSelect[2]:D,-13180
ExpModLED_1/intExpLEDSelect[2]:EN,-3713
ExpModLED_1/intExpLEDSelect[2]:Q,14188
ExpModLED_1/EnableDelay:ALn,13503
ExpModLED_1/EnableDelay:CLK,14223
ExpModLED_1/EnableDelay:EN,9907
ExpModLED_1/EnableDelay:Q,14223
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0_9:A,11002
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0_9:B,10952
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0_9:C,10855
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0_9:D,10737
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0_9:Y,10737
Quad_1/QuadXface_1/Latch1Reg[3]:CLK,
Quad_1/QuadXface_1/Latch1Reg[3]:D,15287
Quad_1/QuadXface_1/Latch1Reg[3]:EN,13858
Quad_1/QuadXface_1/Latch1Reg[3]:Q,
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNIF1FG[8]:A,-12160
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNIF1FG[8]:B,-12202
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNIF1FG[8]:C,-12313
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNIF1FG[8]:Y,-12313
Quad_1/QuadXface_4/FallingLatch1_1:A,14263
Quad_1/QuadXface_4/FallingLatch1_1:B,14227
Quad_1/QuadXface_4/FallingLatch1_1:Y,14227
MDTTop_2/State_i_RNO[5]:A,3837
MDTTop_2/State_i_RNO[5]:B,-6164
MDTTop_2/State_i_RNO[5]:C,5820
MDTTop_2/State_i_RNO[5]:D,3242
MDTTop_2/State_i_RNO[5]:Y,-6164
Quad_1/QuadXface_1/un1_ledstatuswrite_0:A,-11206
Quad_1/QuadXface_1/un1_ledstatuswrite_0:B,14123
Quad_1/QuadXface_1/un1_ledstatuswrite_0:C,-7054
Quad_1/QuadXface_1/un1_ledstatuswrite_0:Y,-11206
DiscID_1/DiscExpID_1/Exp_ID_LOAD_RNO_0:A,10903
DiscID_1/DiscExpID_1/Exp_ID_LOAD_RNO_0:B,13154
DiscID_1/DiscExpID_1/Exp_ID_LOAD_RNO_0:Y,10903
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_30:IPENn,
SSITop_1/SSIDataLatch_Z[16]:CLK,
SSITop_1/SSIDataLatch_Z[16]:D,15326
SSITop_1/SSIDataLatch_Z[16]:EN,12103
SSITop_1/SSIDataLatch_Z[16]:Q,
Quad_1/QuadXface_1/LatchedDec:CLK,12080
Quad_1/QuadXface_1/LatchedDec:D,-3629
Quad_1/QuadXface_1/LatchedDec:Q,12080
DiscID_1/DiscCtrlID_1/M_Card_ID_LOAD:CLK,
DiscID_1/DiscCtrlID_1/M_Card_ID_LOAD:D,14153
DiscID_1/DiscCtrlID_1/M_Card_ID_LOAD:EN,10903
DiscID_1/DiscCtrlID_1/M_Card_ID_LOAD:Q,
DiscID_1/DiscCtrlID_1/M_Card_ID_LOAD:SLn,14004
Quad_1/QuadXface_6/QuadCount[10]:CLK,11096
Quad_1/QuadXface_6/QuadCount[10]:D,10783
Quad_1/QuadXface_6/QuadCount[10]:Q,11096
Quad_1/QuadXface_6/QuadCount[10]:SLn,11847
SerMemInt_1/DataBuffer[7]:CLK,6221
SerMemInt_1/DataBuffer[7]:D,
SerMemInt_1/DataBuffer[7]:EN,
SerMemInt_1/DataBuffer[7]:Q,6221
ClkCtrl_1/PowerUpOneShot[1]:ALn,
ClkCtrl_1/PowerUpOneShot[1]:CLK,14325
ClkCtrl_1/PowerUpOneShot[1]:D,15334
ClkCtrl_1/PowerUpOneShot[1]:Q,14325
CtrlOut_1/Count[1]:CLK,12887
CtrlOut_1/Count[1]:D,10020
CtrlOut_1/Count[1]:EN,9904
CtrlOut_1/Count[1]:Q,12887
Analog_1/StateMach_1/StateMachine.ExpA_CS_L_6_2_0:A,12900
Analog_1/StateMach_1/StateMachine.ExpA_CS_L_6_2_0:B,12890
Analog_1/StateMach_1/StateMachine.ExpA_CS_L_6_2_0:C,9399
Analog_1/StateMach_1/StateMachine.ExpA_CS_L_6_2_0:D,12741
Analog_1/StateMach_1/StateMachine.ExpA_CS_L_6_2_0:Y,9399
Quad_1/QuadXface_6/QuadCount_RNIPP8Q1[0]:A,13876
Quad_1/QuadXface_6/QuadCount_RNIPP8Q1[0]:B,10688
Quad_1/QuadXface_6/QuadCount_RNIPP8Q1[0]:C,13676
Quad_1/QuadXface_6/QuadCount_RNIPP8Q1[0]:FCI,10706
Quad_1/QuadXface_6/QuadCount_RNIPP8Q1[0]:FCO,10688
Quad_1/QuadXface_6/QuadCount_RNIPP8Q1[0]:S,10936
DiscID_1/discoverIdDataOut_1[2]:A,11273
DiscID_1/discoverIdDataOut_1[2]:B,16167
DiscID_1/discoverIdDataOut_1[2]:C,16090
DiscID_1/discoverIdDataOut_1[2]:D,
DiscID_1/discoverIdDataOut_1[2]:Y,11273
Quad_1/QuadXface_4/QuadCount[6]:CLK,11046
Quad_1/QuadXface_4/QuadCount[6]:D,10859
Quad_1/QuadXface_4/QuadCount[6]:Q,11046
Quad_1/QuadXface_4/QuadCount[6]:SLn,11847
MDTTop_1/intDataValid:CLK,4787
MDTTop_1/intDataValid:D,5743
MDTTop_1/intDataValid:Q,4787
MDTTop_1/CountRA[8]:CLK,5602
MDTTop_1/CountRA[8]:D,5613
MDTTop_1/CountRA[8]:EN,5496
MDTTop_1/CountRA[8]:Q,5602
MDTTop_1/CountRA[8]:SLn,6387
ExpModLED_1/m27_i_a2_1:A,11414
ExpModLED_1/m27_i_a2_1:B,11605
ExpModLED_1/m27_i_a2_1:Y,11414
DIO8_1/d8DataOut_m5_1_0_wmux_0[3]:A,12656
DIO8_1/d8DataOut_m5_1_0_wmux_0[3]:B,13711
DIO8_1/d8DataOut_m5_1_0_wmux_0[3]:C,
DIO8_1/d8DataOut_m5_1_0_wmux_0[3]:D,
DIO8_1/d8DataOut_m5_1_0_wmux_0[3]:FCI,
DIO8_1/d8DataOut_m5_1_0_wmux_0[3]:Y,12656
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[14]:CLK,-12267
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[14]:D,15310
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[14]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[14]:Q,-12267
Quad_1/QuadXface_3/QuadDataOut_1_m2[5]:A,11687
Quad_1/QuadXface_3/QuadDataOut_1_m2[5]:B,11622
Quad_1/QuadXface_3/QuadDataOut_1_m2[5]:C,10439
Quad_1/QuadXface_3/QuadDataOut_1_m2[5]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2[5]:Y,10439
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[7]:CLK,12009
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[7]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[7]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[7]:Q,12009
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[7]:SLn,9714
MDTTop_1/ParamWrite_or_0_a2:A,
MDTTop_1/ParamWrite_or_0_a2:B,-7390
MDTTop_1/ParamWrite_or_0_a2:Y,-7390
DATA_iobuf[23]/U0/U_IOOUTFF:A,2550
DATA_iobuf[23]/U0/U_IOOUTFF:Y,2550
Quad_1/QuadXface_5/QuadDataOut_1s2_0:A,12083
Quad_1/QuadXface_5/QuadDataOut_1s2_0:B,11985
Quad_1/QuadXface_5/QuadDataOut_1s2_0:Y,11985
Quad_1/QuadXface_3/Latch1InSel:CLK,15548
Quad_1/QuadXface_3/Latch1InSel:D,
Quad_1/QuadXface_3/Latch1InSel:EN,-10013
Quad_1/QuadXface_3/Latch1InSel:Q,15548
Quad_1/QuadXface_5/QuadLatch[2]:CLK,
Quad_1/QuadXface_5/QuadLatch[2]:D,15287
Quad_1/QuadXface_5/QuadLatch[2]:EN,12103
Quad_1/QuadXface_5/QuadLatch[2]:Q,
Quad_1/QuadXface_1/QuadDataOut_1_m2[14]:A,14865
Quad_1/QuadXface_1/QuadDataOut_1_m2[14]:B,14663
Quad_1/QuadXface_1/QuadDataOut_1_m2[14]:C,13556
Quad_1/QuadXface_1/QuadDataOut_1_m2[14]:D,
Quad_1/QuadXface_1/QuadDataOut_1_m2[14]:Y,13556
MDTTop_1/un204_data:A,9688
MDTTop_1/un204_data:B,
MDTTop_1/un204_data:C,16547
MDTTop_1/un204_data:Y,9688
WDT_1/WDTCounter[8]:ALn,13503
WDT_1/WDTCounter[8]:CLK,11641
WDT_1/WDTCounter[8]:D,13765
WDT_1/WDTCounter[8]:EN,11256
WDT_1/WDTCounter[8]:Q,11641
SerMemInt_1/un1_controlserialselect_RNIN9HG:A,
SerMemInt_1/un1_controlserialselect_RNIN9HG:B,
SerMemInt_1/un1_controlserialselect_RNIN9HG:Y,
ExpModLED_1/N_380_i:A,14294
ExpModLED_1/N_380_i:B,14227
ExpModLED_1/N_380_i:C,11668
ExpModLED_1/N_380_i:D,10861
ExpModLED_1/N_380_i:Y,10861
Quad_1/QuadXface_4/intAccumOverflow_RNO:A,9651
Quad_1/QuadXface_4/intAccumOverflow_RNO:B,10997
Quad_1/QuadXface_4/intAccumOverflow_RNO:Y,9651
DIO8_1/d8DataOut_m2[16]:A,13390
DIO8_1/d8DataOut_m2[16]:B,12332
DIO8_1/d8DataOut_m2[16]:C,11137
DIO8_1/d8DataOut_m2[16]:D,
DIO8_1/d8DataOut_m2[16]:Y,11137
Quad_1/QuadXface_6/QuadCount_RNI0PLP9[9]:A,14047
Quad_1/QuadXface_6/QuadCount_RNI0PLP9[9]:B,10859
Quad_1/QuadXface_6/QuadCount_RNI0PLP9[9]:C,13829
Quad_1/QuadXface_6/QuadCount_RNI0PLP9[9]:FCI,10688
Quad_1/QuadXface_6/QuadCount_RNI0PLP9[9]:FCO,10688
Quad_1/QuadXface_6/QuadCount_RNI0PLP9[9]:S,10802
DIO8_1/D8OutputReg2[10]:ALn,-4495
DIO8_1/D8OutputReg2[10]:CLK,13244
DIO8_1/D8OutputReg2[10]:D,
DIO8_1/D8OutputReg2[10]:EN,-9175
DIO8_1/D8OutputReg2[10]:Q,13244
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[13]:CLK,11017
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[13]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[13]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[13]:Q,11017
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[13]:SLn,9714
M_IO_LATCH_obuf/U0/U_IOPAD:D,
M_IO_LATCH_obuf/U0/U_IOPAD:E,
M_IO_LATCH_obuf/U0/U_IOPAD:PAD,
WDT_1/PUReg[15]:CLK,13184
WDT_1/PUReg[15]:EN,-4023
WDT_1/PUReg[15]:Q,13184
WDT_1/PUReg[15]:SLn,13795
Quad_1/QuadXface_4/FallingHome:CLK,12127
Quad_1/QuadXface_4/FallingHome:D,14227
Quad_1/QuadXface_4/FallingHome:Q,12127
Quad_1/QuadXface_1/Latch0ArmedState_1[0]:A,-11156
Quad_1/QuadXface_1/Latch0ArmedState_1[0]:B,-3806
Quad_1/QuadXface_1/Latch0ArmedState_1[0]:C,14188
Quad_1/QuadXface_1/Latch0ArmedState_1[0]:D,
Quad_1/QuadXface_1/Latch0ArmedState_1[0]:Y,-11156
DIO8_1/InputShiftRegister_0_sqmuxa_1_i_a2_2:A,8463
DIO8_1/InputShiftRegister_0_sqmuxa_1_i_a2_2:B,8414
DIO8_1/InputShiftRegister_0_sqmuxa_1_i_a2_2:C,8309
DIO8_1/InputShiftRegister_0_sqmuxa_1_i_a2_2:Y,8309
Analog_1/StateMach_1/CycleCounter_n0_i_a2:A,14240
Analog_1/StateMach_1/CycleCounter_n0_i_a2:B,14192
Analog_1/StateMach_1/CycleCounter_n0_i_a2:Y,14192
Exp3Data_iobuf[3]/U0/U_IOENFF:A,
Exp3Data_iobuf[3]/U0/U_IOENFF:Y,
WDT_1/FPGAProgDOut_Z[17]:CLK,
WDT_1/FPGAProgDOut_Z[17]:D,
WDT_1/FPGAProgDOut_Z[17]:EN,-4037
WDT_1/FPGAProgDOut_Z[17]:Q,
Analog_1/DataBuf_1/ReadPointer_0_0[0]:A,-11071
Analog_1/DataBuf_1/ReadPointer_0_0[0]:B,4742
Analog_1/DataBuf_1/ReadPointer_0_0[0]:C,14112
Analog_1/DataBuf_1/ReadPointer_0_0[0]:D,14018
Analog_1/DataBuf_1/ReadPointer_0_0[0]:Y,-11071
ExpModLED_1/m1_i:A,-8725
ExpModLED_1/m1_i:B,
ExpModLED_1/m1_i:C,-11312
ExpModLED_1/m1_i:Y,-11312
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_33:B,9098
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_33:C,7968
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_33:IPB,9098
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_33:IPC,7968
Quad_1/QuadXface_6/QuadCount[9]:CLK,11146
Quad_1/QuadXface_6/QuadCount[9]:D,10802
Quad_1/QuadXface_6/QuadCount[9]:Q,11146
Quad_1/QuadXface_6/QuadCount[9]:SLn,11847
Analog_1/DataBuf_1/LatchWrite_RNO:A,14325
Analog_1/DataBuf_1/LatchWrite_RNO:B,11639
Analog_1/DataBuf_1/LatchWrite_RNO:C,14184
Analog_1/DataBuf_1/LatchWrite_RNO:Y,11639
Quad_1/QuadXface_6/HomeReg[15]:CLK,
Quad_1/QuadXface_6/HomeReg[15]:D,15287
Quad_1/QuadXface_6/HomeReg[15]:EN,15120
Quad_1/QuadXface_6/HomeReg[15]:Q,
ExpModLED_1/Exp2LED_7_i_m2[3]:A,
ExpModLED_1/Exp2LED_7_i_m2[3]:B,-12221
ExpModLED_1/Exp2LED_7_i_m2[3]:C,-9973
ExpModLED_1/Exp2LED_7_i_m2[3]:Y,-12221
Quad_1/QuadXface_5/QuadDataOut_1[21]:A,17338
Quad_1/QuadXface_5/QuadDataOut_1[21]:B,17281
Quad_1/QuadXface_5/QuadDataOut_1[21]:C,16129
Quad_1/QuadXface_5/QuadDataOut_1[21]:D,13663
Quad_1/QuadXface_5/QuadDataOut_1[21]:Y,13663
Quad_1/QuadXface_3/QuadDataOut_1[18]:A,15148
Quad_1/QuadXface_3/QuadDataOut_1[18]:B,14128
Quad_1/QuadXface_3/QuadDataOut_1[18]:C,12693
Quad_1/QuadXface_3/QuadDataOut_1[18]:D,12180
Quad_1/QuadXface_3/QuadDataOut_1[18]:Y,12180
SSITop_1/CycleCounter[1]:CLK,12775
SSITop_1/CycleCounter[1]:D,12812
SSITop_1/CycleCounter[1]:EN,13853
SSITop_1/CycleCounter[1]:Q,12775
DIO8_1/D8OutputReg2[12]:ALn,-4495
DIO8_1/D8OutputReg2[12]:CLK,13244
DIO8_1/D8OutputReg2[12]:D,
DIO8_1/D8OutputReg2[12]:EN,-9175
DIO8_1/D8OutputReg2[12]:Q,13244
Quad_1/QuadXface_6/QuadLatch[8]:CLK,
Quad_1/QuadXface_6/QuadLatch[8]:D,15287
Quad_1/QuadXface_6/QuadLatch[8]:EN,12103
Quad_1/QuadXface_6/QuadLatch[8]:Q,
MDTTop_1/CountRA_cry[7]:B,5583
MDTTop_1/CountRA_cry[7]:FCI,5442
MDTTop_1/CountRA_cry[7]:FCO,5442
MDTTop_1/CountRA_cry[7]:S,5632
Debug2_obuf/U0/U_IOOUTFF:A,
Debug2_obuf/U0/U_IOOUTFF:Y,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[3]:A,12859
MDTTop_1/un1_discoverIdDataOut_0_iv_4[3]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[3]:C,15072
MDTTop_1/un1_discoverIdDataOut_0_iv_4[3]:D,8144
MDTTop_1/un1_discoverIdDataOut_0_iv_4[3]:Y,8144
DiscID_1/discoverIdDataOut_1_ss0_i:A,10276
DiscID_1/discoverIdDataOut_1_ss0_i:B,8662
DiscID_1/discoverIdDataOut_1_ss0_i:Y,8662
Analog_1/Ser2Par_1/un1_synchedtick:A,7490
Analog_1/Ser2Par_1/un1_synchedtick:B,10532
Analog_1/Ser2Par_1/un1_synchedtick:Y,7490
MDTTop_1/State[1]:CLK,4760
MDTTop_1/State[1]:D,-3689
MDTTop_1/State[1]:Q,4760
ExpModLED_1/Exp3LED[0]:ALn,-4495
ExpModLED_1/Exp3LED[0]:CLK,14402
ExpModLED_1/Exp3LED[0]:D,
ExpModLED_1/Exp3LED[0]:EN,-11156
ExpModLED_1/Exp3LED[0]:Q,14402
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_12:CLK,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_12:IPCLKn,
Decode_1/un3_axis0x012read_0_a2_0:A,5614
Decode_1/un3_axis0x012read_0_a2_0:B,6888
Decode_1/un3_axis0x012read_0_a2_0:C,8143
Decode_1/un3_axis0x012read_0_a2_0:Y,5614
Quad_1/QuadXface_5/HomeReg[0]:CLK,
Quad_1/QuadXface_5/HomeReg[0]:D,15287
Quad_1/QuadXface_5/HomeReg[0]:EN,15120
Quad_1/QuadXface_5/HomeReg[0]:Q,
Quad_1/QuadXface_1/QuadLatch[1]:CLK,
Quad_1/QuadXface_1/QuadLatch[1]:D,15287
Quad_1/QuadXface_1/QuadLatch[1]:EN,12103
Quad_1/QuadXface_1/QuadLatch[1]:Q,
Quad_1/QuadXface_2/LatchedInc_1_0:A,-3516
Quad_1/QuadXface_2/LatchedInc_1_0:B,-3622
Quad_1/QuadXface_2/LatchedInc_1_0:C,14038
Quad_1/QuadXface_2/LatchedInc_1_0:D,-2707
Quad_1/QuadXface_2/LatchedInc_1_0:Y,-3622
Quad_1/QuadXface_4/QuadDataOut_1[18]:A,15041
Quad_1/QuadXface_4/QuadDataOut_1[18]:B,15066
Quad_1/QuadXface_4/QuadDataOut_1[18]:C,15095
Quad_1/QuadXface_4/QuadDataOut_1[18]:D,12063
Quad_1/QuadXface_4/QuadDataOut_1[18]:Y,12063
DiscID_1/DiscExpID_1/ExpansionID0_1[8]:CLK,-12119
DiscID_1/DiscExpID_1/ExpansionID0_1[8]:D,15310
DiscID_1/DiscExpID_1/ExpansionID0_1[8]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID0_1[8]:Q,-12119
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_9:B,13803
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_9:C,13830
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_9:IPB,13803
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_9:IPC,13830
CtrlOut_1/ShiftRegister[4]:CLK,14235
CtrlOut_1/ShiftRegister[4]:D,12813
CtrlOut_1/ShiftRegister[4]:EN,12700
CtrlOut_1/ShiftRegister[4]:Q,14235
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_29:C,7995
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_29:IPC,7995
SerMemInt_1/StateMachine_RNO[1]:A,14248
SerMemInt_1/StateMachine_RNO[1]:B,14204
SerMemInt_1/StateMachine_RNO[1]:C,-892
SerMemInt_1/StateMachine_RNO[1]:D,10471
SerMemInt_1/StateMachine_RNO[1]:Y,-892
DiscID_1/DiscExpID_1/State_i_RNIEJ2F[5]:A,10899
DiscID_1/DiscExpID_1/State_i_RNIEJ2F[5]:B,11792
DiscID_1/DiscExpID_1/State_i_RNIEJ2F[5]:Y,10899
DIO8_1/d8DataOut_m5[26]:A,14920
DIO8_1/d8DataOut_m5[26]:B,14880
DIO8_1/d8DataOut_m5[26]:C,
DIO8_1/d8DataOut_m5[26]:Y,14880
M_IO_DATAOut_obuf/U0/U_IOPAD:D,
M_IO_DATAOut_obuf/U0/U_IOPAD:E,
M_IO_DATAOut_obuf/U0/U_IOPAD:PAD,
SSITop_1/intDataValid_0:A,-3727
SSITop_1/intDataValid_0:B,-3783
SSITop_1/intDataValid_0:C,13022
SSITop_1/intDataValid_0:Y,-3783
Quad_1/QuadXface_4/QuadLatch[1]:CLK,
Quad_1/QuadXface_4/QuadLatch[1]:D,15287
Quad_1/QuadXface_4/QuadLatch[1]:EN,12103
Quad_1/QuadXface_4/QuadLatch[1]:Q,
Analog_1/StateMach_1/intExpA_CLK[0]:CLK,12988
Analog_1/StateMach_1/intExpA_CLK[0]:D,13761
Analog_1/StateMach_1/intExpA_CLK[0]:Q,12988
Quad_1/QuadXface_2/QuadCount[12]:CLK,9743
Quad_1/QuadXface_2/QuadCount[12]:D,10745
Quad_1/QuadXface_2/QuadCount[12]:Q,9743
Quad_1/QuadXface_2/QuadCount[12]:SLn,11847
DIO8_1/D8OutputReg0[9]:ALn,-4495
DIO8_1/D8OutputReg0[9]:CLK,12185
DIO8_1/D8OutputReg0[9]:D,
DIO8_1/D8OutputReg0[9]:EN,-9145
DIO8_1/D8OutputReg0[9]:Q,12185
Analog_1/StateMach_1/CycleCounter[0]:CLK,9399
Analog_1/StateMach_1/CycleCounter[0]:D,14192
Analog_1/StateMach_1/CycleCounter[0]:EN,13680
Analog_1/StateMach_1/CycleCounter[0]:Q,9399
SSITop_2/DelayCounter[10]:CLK,11651
SSITop_2/DelayCounter[10]:D,13908
SSITop_2/DelayCounter[10]:EN,9833
SSITop_2/DelayCounter[10]:Q,11651
SSITop_2/DelayCounter[10]:SLn,10722
Quad_1/QuadXface_5/QuadDataOut_1_45:A,16333
Quad_1/QuadXface_5/QuadDataOut_1_45:B,16235
Quad_1/QuadXface_5/QuadDataOut_1_45:C,
Quad_1/QuadXface_5/QuadDataOut_1_45:D,13600
Quad_1/QuadXface_5/QuadDataOut_1_45:Y,13600
Quad_1/QuadXface_1/HomeReg[6]:CLK,
Quad_1/QuadXface_1/HomeReg[6]:D,15287
Quad_1/QuadXface_1/HomeReg[6]:EN,15120
Quad_1/QuadXface_1/HomeReg[6]:Q,
Quad_1/QuadXface_4/QuadDataOut_1_m2[2]:A,12649
Quad_1/QuadXface_4/QuadDataOut_1_m2[2]:B,12584
Quad_1/QuadXface_4/QuadDataOut_1_m2[2]:C,11401
Quad_1/QuadXface_4/QuadDataOut_1_m2[2]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2[2]:Y,11401
MDTTop_2/Delay[11]:CLK,3478
MDTTop_2/Delay[11]:D,5556
MDTTop_2/Delay[11]:EN,4696
MDTTop_2/Delay[11]:Q,3478
MDTTop_2/Delay[11]:SLn,6387
Quad_1/QuadXface_5/Latch0Reg[14]:CLK,
Quad_1/QuadXface_5/Latch0Reg[14]:D,15287
Quad_1/QuadXface_5/Latch0Reg[14]:EN,13858
Quad_1/QuadXface_5/Latch0Reg[14]:Q,
MDTTop_1/State_r[4]:A,5899
MDTTop_1/State_r[4]:B,-3745
MDTTop_1/State_r[4]:C,5835
MDTTop_1/State_r[4]:Y,-3745
LatCnt_1/LatencyCounter[9]:CLK,5355
LatCnt_1/LatencyCounter[9]:D,5594
LatCnt_1/LatencyCounter[9]:EN,-6247
LatCnt_1/LatencyCounter[9]:Q,5355
LatCnt_1/LatencyCounter[9]:SLn,-5250
DIO8_1/d8DataOut_m5_1_0_wmux[6]:A,12809
DIO8_1/d8DataOut_m5_1_0_wmux[6]:B,12709
DIO8_1/d8DataOut_m5_1_0_wmux[6]:C,
DIO8_1/d8DataOut_m5_1_0_wmux[6]:D,
DIO8_1/d8DataOut_m5_1_0_wmux[6]:FCO,
DIO8_1/d8DataOut_m5_1_0_wmux[6]:Y,12709
MDTTop_2/CountRA_s_1600:B,5442
MDTTop_2/CountRA_s_1600:FCO,5442
MDTTop_1/un3_mdtsimpdataout:A,
MDTTop_1/un3_mdtsimpdataout:B,
MDTTop_1/un3_mdtsimpdataout:C,13808
MDTTop_1/un3_mdtsimpdataout:D,
MDTTop_1/un3_mdtsimpdataout:Y,13808
DIO8_1/d8DataOut_m2[27]:A,14458
DIO8_1/d8DataOut_m2[27]:B,13400
DIO8_1/d8DataOut_m2[27]:C,12205
DIO8_1/d8DataOut_m2[27]:D,
DIO8_1/d8DataOut_m2[27]:Y,12205
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_35:IPENn,
Quad_1/QuadXface_1/QuadCount_RNIHP83C[14]:A,14088
Quad_1/QuadXface_1/QuadCount_RNIHP83C[14]:B,10936
Quad_1/QuadXface_1/QuadCount_RNIHP83C[14]:C,13890
Quad_1/QuadXface_1/QuadCount_RNIHP83C[14]:FCI,10688
Quad_1/QuadXface_1/QuadCount_RNIHP83C[14]:FCO,10688
Quad_1/QuadXface_1/QuadCount_RNIHP83C[14]:S,10707
Exp3Data_iobuf[2]/U0/U_IOOUTFF:A,
Exp3Data_iobuf[2]/U0/U_IOOUTFF:Y,
DIO8_1/d8DataOut_m2_2[18]:A,12447
DIO8_1/d8DataOut_m2_2[18]:B,11260
DIO8_1/d8DataOut_m2_2[18]:C,
DIO8_1/d8DataOut_m2_2[18]:D,
DIO8_1/d8DataOut_m2_2[18]:Y,11260
SerMemInt_1/SlowEnable_or_0_o2:A,8172
SerMemInt_1/SlowEnable_or_0_o2:B,8547
SerMemInt_1/SlowEnable_or_0_o2:Y,8172
ExpModLED_1/intExpLEDSelect_ns_0[2]:A,-13180
ExpModLED_1/intExpLEDSelect_ns_0[2]:B,-3806
ExpModLED_1/intExpLEDSelect_ns_0[2]:C,14188
ExpModLED_1/intExpLEDSelect_ns_0[2]:Y,-13180
WDT_1/ClearKey_RNO:A,
WDT_1/ClearKey_RNO:B,
WDT_1/ClearKey_RNO:C,
WDT_1/ClearKey_RNO:D,14044
WDT_1/ClearKey_RNO:Y,14044
CtrlOut_2/ShiftRegister_4[6]:A,15612
CtrlOut_2/ShiftRegister_4[6]:B,14235
CtrlOut_2/ShiftRegister_4[6]:C,12813
CtrlOut_2/ShiftRegister_4[6]:Y,12813
CtrlOut_2/DataBuffer[11]:ALn,-4495
CtrlOut_2/DataBuffer[11]:CLK,15612
CtrlOut_2/DataBuffer[11]:D,
CtrlOut_2/DataBuffer[11]:EN,
CtrlOut_2/DataBuffer[11]:Q,15612
Quad_1/QuadXface_5/EdgeMode:CLK,12184
Quad_1/QuadXface_5/EdgeMode:D,-6860
Quad_1/QuadXface_5/EdgeMode:EN,-7320
Quad_1/QuadXface_5/EdgeMode:Q,12184
MDTTop_1/un1_discoverIdDataOut_0_iv_0[16]:A,16509
MDTTop_1/un1_discoverIdDataOut_0_iv_0[16]:B,13100
MDTTop_1/un1_discoverIdDataOut_0_iv_0[16]:C,1689
MDTTop_1/un1_discoverIdDataOut_0_iv_0[16]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_0[16]:Y,1689
DiscID_1/DiscExpID_1/ExpansionID1_1_RNIB0JV1[10]:A,-10839
DiscID_1/DiscExpID_1/ExpansionID1_1_RNIB0JV1[10]:B,-10889
DiscID_1/DiscExpID_1/ExpansionID1_1_RNIB0JV1[10]:C,-12082
DiscID_1/DiscExpID_1/ExpansionID1_1_RNIB0JV1[10]:D,-12221
DiscID_1/DiscExpID_1/ExpansionID1_1_RNIB0JV1[10]:Y,-12221
DiscID_1/discoverIdDataOut_1_1[2]:A,15202
DiscID_1/discoverIdDataOut_1_1[2]:B,15074
DiscID_1/discoverIdDataOut_1_1[2]:C,11273
DiscID_1/discoverIdDataOut_1_1[2]:D,
DiscID_1/discoverIdDataOut_1_1[2]:Y,11273
Analog_1/DataBuf_1/S2P_Addr_Z[3]:CLK,12865
Analog_1/DataBuf_1/S2P_Addr_Z[3]:D,11082
Analog_1/DataBuf_1/S2P_Addr_Z[3]:Q,12865
Quad_1/QuadXface_4/Latch0ArmedState_1[1]:A,-10946
Quad_1/QuadXface_4/Latch0ArmedState_1[1]:B,-3806
Quad_1/QuadXface_4/Latch0ArmedState_1[1]:C,14180
Quad_1/QuadXface_4/Latch0ArmedState_1[1]:D,
Quad_1/QuadXface_4/Latch0ArmedState_1[1]:Y,-10946
Quad_1/QuadXface_6/LatchedInc:CLK,11866
Quad_1/QuadXface_6/LatchedInc:D,-3779
Quad_1/QuadXface_6/LatchedInc:Q,11866
Quad_1/QuadXface_4/QB[2]:CLK,-3565
Quad_1/QuadXface_4/QB[2]:D,15318
Quad_1/QuadXface_4/QB[2]:Q,-3565
SSITop_2/SSIDataLatch[30]:CLK,
SSITop_2/SSIDataLatch[30]:D,15326
SSITop_2/SSIDataLatch[30]:EN,12103
SSITop_2/SSIDataLatch[30]:Q,
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIO47E[12]:A,-13036
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIO47E[12]:B,-13092
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIO47E[12]:C,-13180
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIO47E[12]:Y,-13180
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_4:IPENn,
Quad_1/QuadXface_1/QuadDataOut_1_m2_1[3]:A,14657
Quad_1/QuadXface_1/QuadDataOut_1_m2_1[3]:B,14455
Quad_1/QuadXface_1/QuadDataOut_1_m2_1[3]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m2_1[3]:Y,14455
Quad_1/QuadXface_3/QuadCount[4]:CLK,10758
Quad_1/QuadXface_3/QuadCount[4]:D,10893
Quad_1/QuadXface_3/QuadCount[4]:Q,10758
Quad_1/QuadXface_3/QuadCount[4]:SLn,11847
DIO8_1/D8OutputReg3[16]:ALn,-4495
DIO8_1/D8OutputReg3[16]:CLK,13090
DIO8_1/D8OutputReg3[16]:D,
DIO8_1/D8OutputReg3[16]:EN,-8813
DIO8_1/D8OutputReg3[16]:Q,13090
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_31:IPENn,
MDTTop_1/un1_discoverIdDataOut_0_iv_7[16]:A,8194
MDTTop_1/un1_discoverIdDataOut_0_iv_7[16]:B,15066
MDTTop_1/un1_discoverIdDataOut_0_iv_7[16]:C,13756
MDTTop_1/un1_discoverIdDataOut_0_iv_7[16]:D,5800
MDTTop_1/un1_discoverIdDataOut_0_iv_7[16]:Y,5800
Exp3Data_iobuf[0]/U0/U_IOENFF:A,
Exp3Data_iobuf[0]/U0/U_IOENFF:Y,
Quad_1/QuadXface_4/HomePolarity:CLK,
Quad_1/QuadXface_4/HomePolarity:D,
Quad_1/QuadXface_4/HomePolarity:EN,-9981
Quad_1/QuadXface_4/HomePolarity:Q,
WDT_1/accesskey_0_a2_4:A,
WDT_1/accesskey_0_a2_4:B,10878
WDT_1/accesskey_0_a2_4:C,
WDT_1/accesskey_0_a2_4:D,
WDT_1/accesskey_0_a2_4:Y,10878
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux_0[4]:A,11462
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux_0[4]:B,13777
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux_0[4]:C,
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux_0[4]:D,
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux_0[4]:FCI,
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux_0[4]:Y,11462
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[27]:A,9688
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[27]:B,16554
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[27]:C,16228
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[27]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[27]:Y,9688
Quad_1/QuadXface_3/FallingLatch1:CLK,12964
Quad_1/QuadXface_3/FallingLatch1:D,14227
Quad_1/QuadXface_3/FallingLatch1:Q,12964
CtrlOut_2/DataBuffer[8]:ALn,-4495
CtrlOut_2/DataBuffer[8]:CLK,15612
CtrlOut_2/DataBuffer[8]:D,
CtrlOut_2/DataBuffer[8]:EN,
CtrlOut_2/DataBuffer[8]:Q,15612
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_5:IPC,
CtrlOut_2/ShiftRegister[15]:CLK,14235
CtrlOut_2/ShiftRegister[15]:D,12813
CtrlOut_2/ShiftRegister[15]:EN,12700
CtrlOut_2/ShiftRegister[15]:Q,14235
ClkCtrl_1/Reset_int:ALn,
ClkCtrl_1/Reset_int:CLK,14130
ClkCtrl_1/Reset_int:EN,15244
ClkCtrl_1/Reset_int:Q,14130
Quad_1/QuadXface_4/QuadDataOut_1_29_1:A,13173
Quad_1/QuadXface_4/QuadDataOut_1_29_1:B,12976
Quad_1/QuadXface_4/QuadDataOut_1_29_1:C,12970
Quad_1/QuadXface_4/QuadDataOut_1_29_1:D,
Quad_1/QuadXface_4/QuadDataOut_1_29_1:Y,12970
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[5]:CLK,10971
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[5]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[5]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[5]:Q,10971
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[5]:SLn,9714
Quad_1/QuadXface_5/QuadDataOut_1_61:A,14876
Quad_1/QuadXface_5/QuadDataOut_1_61:B,14778
Quad_1/QuadXface_5/QuadDataOut_1_61:C,
Quad_1/QuadXface_5/QuadDataOut_1_61:D,12143
Quad_1/QuadXface_5/QuadDataOut_1_61:Y,12143
Quad_1/QuadXface_3/QB[1]:CLK,-3631
Quad_1/QuadXface_3/QB[1]:D,15334
Quad_1/QuadXface_3/QB[1]:Q,-3631
Quad_1/QuadXface_1/Latch0Reg[11]:CLK,
Quad_1/QuadXface_1/Latch0Reg[11]:D,15287
Quad_1/QuadXface_1/Latch0Reg[11]:EN,13858
Quad_1/QuadXface_1/Latch0Reg[11]:Q,
DATA_iobuf[7]/U0/U_IOPAD:D,2609
DATA_iobuf[7]/U0/U_IOPAD:E,4878
DATA_iobuf[7]/U0/U_IOPAD:PAD,2609
DATA_iobuf[7]/U0/U_IOPAD:Y,
DATA_iobuf[6]/U0/U_IOPAD:D,3797
DATA_iobuf[6]/U0/U_IOPAD:E,4878
DATA_iobuf[6]/U0/U_IOPAD:PAD,3797
DATA_iobuf[6]/U0/U_IOPAD:Y,
ClkCtrl_1/PowerUpOneShot[0]:ALn,
ClkCtrl_1/PowerUpOneShot[0]:CLK,15334
ClkCtrl_1/PowerUpOneShot[0]:D,13295
ClkCtrl_1/PowerUpOneShot[0]:Q,15334
CtrlIO_1/ShiftInRegister[5]:CLK,15326
CtrlIO_1/ShiftInRegister[5]:D,15326
CtrlIO_1/ShiftInRegister[5]:EN,10777
CtrlIO_1/ShiftInRegister[5]:Q,15326
SSITop_1/Serial2ParallelData[18]:CLK,15326
SSITop_1/Serial2ParallelData[18]:D,15326
SSITop_1/Serial2ParallelData[18]:EN,10706
SSITop_1/Serial2ParallelData[18]:Q,15326
SSITop_1/Serial2ParallelData[18]:SLn,11847
MDTTop_2/CountRA[8]:CLK,5602
MDTTop_2/CountRA[8]:D,5613
MDTTop_2/CountRA[8]:EN,5496
MDTTop_2/CountRA[8]:Q,5602
MDTTop_2/CountRA[8]:SLn,6387
DIO8_1/d8DataOut_m2[8]:A,13299
DIO8_1/d8DataOut_m2[8]:B,12241
DIO8_1/d8DataOut_m2[8]:C,11046
DIO8_1/d8DataOut_m2[8]:D,
DIO8_1/d8DataOut_m2[8]:Y,11046
SSITop_2/Serial2ParallelData[14]:CLK,15326
SSITop_2/Serial2ParallelData[14]:D,15326
SSITop_2/Serial2ParallelData[14]:EN,10706
SSITop_2/Serial2ParallelData[14]:Q,15326
SSITop_2/Serial2ParallelData[14]:SLn,11847
CtrlOut_1/DataBuffer[0]:ALn,-4495
CtrlOut_1/DataBuffer[0]:CLK,15556
CtrlOut_1/DataBuffer[0]:D,
CtrlOut_1/DataBuffer[0]:EN,
CtrlOut_1/DataBuffer[0]:Q,15556
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_2:IPA,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_2:IPB,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_2:IPC,
DIO8_1/d8DataOut_m6_cZ[22]:A,15703
DIO8_1/d8DataOut_m6_cZ[22]:B,14545
DIO8_1/d8DataOut_m6_cZ[22]:C,12152
DIO8_1/d8DataOut_m6_cZ[22]:D,
DIO8_1/d8DataOut_m6_cZ[22]:Y,12152
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_16:C,10618
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_16:IPB,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_16:IPC,10618
Quad_1/QuadXface_3/un3_capturelatch0counts_0_1:A,13470
Quad_1/QuadXface_3/un3_capturelatch0counts_0_1:B,13406
Quad_1/QuadXface_3/un3_capturelatch0counts_0_1:C,13326
Quad_1/QuadXface_3/un3_capturelatch0counts_0_1:Y,13326
Quad_1/QuadXface_5/QuadDataOut_1_49_1:A,15996
Quad_1/QuadXface_5/QuadDataOut_1_49_1:B,14875
Quad_1/QuadXface_5/QuadDataOut_1_49_1:C,15893
Quad_1/QuadXface_5/QuadDataOut_1_49_1:D,
Quad_1/QuadXface_5/QuadDataOut_1_49_1:Y,14875
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_11:A,9896
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_11:B,9796
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_11:C,9743
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_11:D,9651
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_11:Y,9651
MDTTop_1/CountRA_cry[16]:B,5736
MDTTop_1/CountRA_cry[16]:FCI,5442
MDTTop_1/CountRA_cry[16]:FCO,5442
MDTTop_1/CountRA_cry[16]:S,5461
LatCnt_1/LatencyCounter_cry[11]:B,5393
LatCnt_1/LatencyCounter_cry[11]:FCI,5176
LatCnt_1/LatencyCounter_cry[11]:FCO,5176
LatCnt_1/LatencyCounter_cry[11]:S,5556
DIO8_1/d8DataOut_m2_2[10]:A,12233
DIO8_1/d8DataOut_m2_2[10]:B,11046
DIO8_1/d8DataOut_m2_2[10]:C,
DIO8_1/d8DataOut_m2_2[10]:D,
DIO8_1/d8DataOut_m2_2[10]:Y,11046
WDT_1/WDTCounter[13]:ALn,13503
WDT_1/WDTCounter[13]:CLK,11366
WDT_1/WDTCounter[13]:D,13670
WDT_1/WDTCounter[13]:EN,11256
WDT_1/WDTCounter[13]:Q,11366
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[8]:CLK,-12202
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[8]:D,15310
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[8]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[8]:Q,-12202
ExtADDR_ibuf[9]/U0/U_IOINFF:A,161
ExtADDR_ibuf[9]/U0/U_IOINFF:Y,161
Analog_1/DataBuf_1/AddrBank0_0_o2[3]:A,-12046
Analog_1/DataBuf_1/AddrBank0_0_o2[3]:B,-12153
Analog_1/DataBuf_1/AddrBank0_0_o2[3]:C,-12237
Analog_1/DataBuf_1/AddrBank0_0_o2[3]:D,-12329
Analog_1/DataBuf_1/AddrBank0_0_o2[3]:Y,-12329
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0_5:A,9895
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0_5:B,9845
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0_5:Y,9845
Quad_1/QuadXface_3/Latch1Reg[14]:CLK,
Quad_1/QuadXface_3/Latch1Reg[14]:D,15287
Quad_1/QuadXface_3/Latch1Reg[14]:EN,13858
Quad_1/QuadXface_3/Latch1Reg[14]:Q,
MDTTop_1/AnlgDATA_m[15]:A,161
MDTTop_1/AnlgDATA_m[15]:B,
MDTTop_1/AnlgDATA_m[15]:C,
MDTTop_1/AnlgDATA_m[15]:D,
MDTTop_1/AnlgDATA_m[15]:Y,161
SSITop_1/DelayTerminalCount[0]:CLK,12571
SSITop_1/DelayTerminalCount[0]:D,
SSITop_1/DelayTerminalCount[0]:EN,-7666
SSITop_1/DelayTerminalCount[0]:Q,12571
Quad_1/QuadXface_5/HomeTriggerType[2]:CLK,12008
Quad_1/QuadXface_5/HomeTriggerType[2]:D,
Quad_1/QuadXface_5/HomeTriggerType[2]:EN,-7429
Quad_1/QuadXface_5/HomeTriggerType[2]:Q,12008
MDTTop_1/un124_data_0:A,12674
MDTTop_1/un124_data_0:B,9478
MDTTop_1/un124_data_0:C,9205
MDTTop_1/un124_data_0:Y,9205
Exp1Data_iobuf[0]/U0/U_IOPAD:D,
Exp1Data_iobuf[0]/U0/U_IOPAD:E,
Exp1Data_iobuf[0]/U0/U_IOPAD:PAD,
Exp1Data_iobuf[0]/U0/U_IOPAD:Y,
SSITop_2/DelayCounter_cry[11]:B,14030
SSITop_2/DelayCounter_cry[11]:FCI,13813
SSITop_2/DelayCounter_cry[11]:FCO,13813
SSITop_2/DelayCounter_cry[11]:S,13889
Quad_1/QuadXface_6/QuadCount_RNO[15]:B,9830
Quad_1/QuadXface_6/QuadCount_RNO[15]:C,13941
Quad_1/QuadXface_6/QuadCount_RNO[15]:FCI,10688
Quad_1/QuadXface_6/QuadCount_RNO[15]:S,9830
Quad_1/QuadXface_3/QuadDataOut_1_m2[11]:A,14796
Quad_1/QuadXface_3/QuadDataOut_1_m2[11]:B,14655
Quad_1/QuadXface_3/QuadDataOut_1_m2[11]:C,13546
Quad_1/QuadXface_3/QuadDataOut_1_m2[11]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2[11]:Y,13546
Decode_1/un1_discoverIdDataOut_0_iv_5_RNO[28]:A,7195
Decode_1/un1_discoverIdDataOut_0_iv_5_RNO[28]:B,14171
Decode_1/un1_discoverIdDataOut_0_iv_5_RNO[28]:C,
Decode_1/un1_discoverIdDataOut_0_iv_5_RNO[28]:D,16108
Decode_1/un1_discoverIdDataOut_0_iv_5_RNO[28]:Y,7195
Quad_1/QuadXface_4/QA[3]:CLK,13032
Quad_1/QuadXface_4/QA[3]:D,15326
Quad_1/QuadXface_4/QA[3]:Q,13032
DiscID_1/DiscExpID_1/ExpansionID1_1[15]:CLK,-10872
DiscID_1/DiscExpID_1/ExpansionID1_1[15]:D,15310
DiscID_1/DiscExpID_1/ExpansionID1_1[15]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID1_1[15]:Q,-10872
DIO8_1/D8InputReg2[6]:CLK,
DIO8_1/D8InputReg2[6]:D,15303
DIO8_1/D8InputReg2[6]:EN,12602
DIO8_1/D8InputReg2[6]:Q,
WDT_1/N_263_i:A,13230
WDT_1/N_263_i:B,13596
WDT_1/N_263_i:Y,13230
Quad_1/QuadXface_3/HomeReg[0]:CLK,
Quad_1/QuadXface_3/HomeReg[0]:D,15287
Quad_1/QuadXface_3/HomeReg[0]:EN,15120
Quad_1/QuadXface_3/HomeReg[0]:Q,
QA1_RegX_PosLmt_ibuf/U0/U_IOINFF:A,
QA1_RegX_PosLmt_ibuf/U0/U_IOINFF:Y,
Quad_1/QuadXface_1/QuadDataOut_1_m2s2:A,10216
Quad_1/QuadXface_1/QuadDataOut_1_m2s2:B,12578
Quad_1/QuadXface_1/QuadDataOut_1_m2s2:C,10202
Quad_1/QuadXface_1/QuadDataOut_1_m2s2:Y,10202
Quad_1/QuadXface_4/un1_registrationx[0]:A,9524
Quad_1/QuadXface_4/un1_registrationx[0]:B,15548
Quad_1/QuadXface_4/un1_registrationx[0]:C,
Quad_1/QuadXface_4/un1_registrationx[0]:Y,9524
QA1_RegX_PosLmt_ibuf/U0/U_IOPAD:PAD,
QA1_RegX_PosLmt_ibuf/U0/U_IOPAD:Y,
Quad_1/QuadXface_3/HomeReg[14]:CLK,
Quad_1/QuadXface_3/HomeReg[14]:D,15287
Quad_1/QuadXface_3/HomeReg[14]:EN,15120
Quad_1/QuadXface_3/HomeReg[14]:Q,
Exp0Data_iobuf[1]/U0/U_IOPAD:D,
Exp0Data_iobuf[1]/U0/U_IOPAD:E,
Exp0Data_iobuf[1]/U0/U_IOPAD:PAD,
Exp0Data_iobuf[1]/U0/U_IOPAD:Y,
SSITop_1/DelayTerminalCount[11]:CLK,13051
SSITop_1/DelayTerminalCount[11]:D,
SSITop_1/DelayTerminalCount[11]:EN,-7666
SSITop_1/DelayTerminalCount[11]:Q,13051
SSITop_1/Serial2ParallelData[16]:CLK,15326
SSITop_1/Serial2ParallelData[16]:D,15326
SSITop_1/Serial2ParallelData[16]:EN,10706
SSITop_1/Serial2ParallelData[16]:Q,15326
SSITop_1/Serial2ParallelData[16]:SLn,11847
Analog_1/StateMach_1/intSerial2ParallelEN:CLK,13095
Analog_1/StateMach_1/intSerial2ParallelEN:D,10789
Analog_1/StateMach_1/intSerial2ParallelEN:EN,9918
Analog_1/StateMach_1/intSerial2ParallelEN:Q,13095
SSITop_1/DelayCounter[10]:CLK,11651
SSITop_1/DelayCounter[10]:D,13908
SSITop_1/DelayCounter[10]:EN,9833
SSITop_1/DelayCounter[10]:Q,11651
SSITop_1/DelayCounter[10]:SLn,10722
Quad_1/QuadXface_5/Latch1Lat:CLK,
Quad_1/QuadXface_5/Latch1Lat:D,15303
Quad_1/QuadXface_5/Latch1Lat:EN,12103
Quad_1/QuadXface_5/Latch1Lat:Q,
CtrlOut_2/Count[4]:CLK,13324
CtrlOut_2/Count[4]:D,9932
CtrlOut_2/Count[4]:EN,9904
CtrlOut_2/Count[4]:Q,13324
MDTTop_1/un1_discoverIdDataOut_0_iv_0[12]:A,7983
MDTTop_1/un1_discoverIdDataOut_0_iv_0[12]:B,13831
MDTTop_1/un1_discoverIdDataOut_0_iv_0[12]:C,4667
MDTTop_1/un1_discoverIdDataOut_0_iv_0[12]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_0[12]:Y,4667
DiscID_1/un33_expoldap2_1:A,10670
DiscID_1/un33_expoldap2_1:B,10620
DiscID_1/un33_expoldap2_1:Y,10620
SSITop_1/un1_enable_0:A,12937
SSITop_1/un1_enable_0:B,13061
SSITop_1/un1_enable_0:Y,12937
Quad_1/QuadXface_5/HomeReg[3]:CLK,
Quad_1/QuadXface_5/HomeReg[3]:D,15287
Quad_1/QuadXface_5/HomeReg[3]:EN,15120
Quad_1/QuadXface_5/HomeReg[3]:Q,
Decode_1/un1_discoverIdDataOut_iv_11_RNO[0]:A,3782
Decode_1/un1_discoverIdDataOut_iv_11_RNO[0]:B,13994
Decode_1/un1_discoverIdDataOut_iv_11_RNO[0]:C,12881
Decode_1/un1_discoverIdDataOut_iv_11_RNO[0]:D,12387
Decode_1/un1_discoverIdDataOut_iv_11_RNO[0]:Y,3782
MDTTop_2/Delay[3]:CLK,3364
MDTTop_2/Delay[3]:D,5708
MDTTop_2/Delay[3]:EN,4696
MDTTop_2/Delay[3]:Q,3364
MDTTop_2/Delay[3]:SLn,6387
ExpModLED_1/m35_i_a2:A,10539
ExpModLED_1/m35_i_a2:B,8684
ExpModLED_1/m35_i_a2:C,12831
ExpModLED_1/m35_i_a2:D,12731
ExpModLED_1/m35_i_a2:Y,8684
SSITop_1/Serial2ParallelData[10]:CLK,15326
SSITop_1/Serial2ParallelData[10]:D,15326
SSITop_1/Serial2ParallelData[10]:EN,10706
SSITop_1/Serial2ParallelData[10]:Q,15326
SSITop_1/Serial2ParallelData[10]:SLn,11847
Exp2Data_iobuf[0]/U0/U_IOINFF:A,
Exp2Data_iobuf[0]/U0/U_IOINFF:Y,
ExpSigRoute_4/un25_expdata_i_o2:A,
ExpSigRoute_4/un25_expdata_i_o2:B,
ExpSigRoute_4/un25_expdata_i_o2:C,
ExpSigRoute_4/un25_expdata_i_o2:D,
ExpSigRoute_4/un25_expdata_i_o2:Y,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_33:IPENn,
Quad_1/QuadXface_3/QH[0]:CLK,15334
Quad_1/QuadXface_3/QH[0]:D,9523
Quad_1/QuadXface_3/QH[0]:Q,15334
DIO8_1/d8DataOut_m5_1_0_wmux[1]:A,11650
DIO8_1/d8DataOut_m5_1_0_wmux[1]:B,11550
DIO8_1/d8DataOut_m5_1_0_wmux[1]:C,
DIO8_1/d8DataOut_m5_1_0_wmux[1]:D,
DIO8_1/d8DataOut_m5_1_0_wmux[1]:FCO,
DIO8_1/d8DataOut_m5_1_0_wmux[1]:Y,11550
CtrlIO_1/State_ns[3]:A,11138
CtrlIO_1/State_ns[3]:B,9332
CtrlIO_1/State_ns[3]:C,14153
CtrlIO_1/State_ns[3]:D,13779
CtrlIO_1/State_ns[3]:Y,9332
SSITop_1/ssiDataOut_0[3]:A,14599
SSITop_1/ssiDataOut_0[3]:B,
SSITop_1/ssiDataOut_0[3]:C,
SSITop_1/ssiDataOut_0[3]:Y,14599
Analog_1/Ser2Par_1/S2P_Data_3[8]:A,13260
Analog_1/Ser2Par_1/S2P_Data_3[8]:B,13169
Analog_1/Ser2Par_1/S2P_Data_3[8]:C,11421
Analog_1/Ser2Par_1/S2P_Data_3[8]:Y,11421
Quad_1/QuadXface_6/QA[0]:CLK,15334
Quad_1/QuadXface_6/QA[0]:D,
Quad_1/QuadXface_6/QA[0]:Q,15334
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[3]:CLK,12014
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[3]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[3]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[3]:Q,12014
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[3]:SLn,9714
WDT_1/FPGAProgDOut_Z[11]:CLK,
WDT_1/FPGAProgDOut_Z[11]:D,
WDT_1/FPGAProgDOut_Z[11]:EN,-4037
WDT_1/FPGAProgDOut_Z[11]:Q,
Quad_1/QuadXface_3/QuadCount[10]:CLK,9651
Quad_1/QuadXface_3/QuadCount[10]:D,10783
Quad_1/QuadXface_3/QuadCount[10]:Q,9651
Quad_1/QuadXface_3/QuadCount[10]:SLn,11847
WDT_1/WDTCounterLoad:CLK,12649
WDT_1/WDTCounterLoad:D,14081
WDT_1/WDTCounterLoad:EN,13230
WDT_1/WDTCounterLoad:Q,12649
CtrlOut_2/State:CLK,12840
CtrlOut_2/State:D,9902
CtrlOut_2/State:Q,12840
CtrlOut_2/State:SLn,11847
Quad_1/QuadXface_4/HomeReg[11]:CLK,
Quad_1/QuadXface_4/HomeReg[11]:D,15287
Quad_1/QuadXface_4/HomeReg[11]:EN,15120
Quad_1/QuadXface_4/HomeReg[11]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_6[15]:A,11581
MDTTop_1/un1_discoverIdDataOut_0_iv_6[15]:B,13846
MDTTop_1/un1_discoverIdDataOut_0_iv_6[15]:C,9941
MDTTop_1/un1_discoverIdDataOut_0_iv_6[15]:D,10926
MDTTop_1/un1_discoverIdDataOut_0_iv_6[15]:Y,9941
DIO8_1/D8InputReg1[4]:CLK,
DIO8_1/D8InputReg1[4]:D,15303
DIO8_1/D8InputReg1[4]:EN,12603
DIO8_1/D8InputReg1[4]:Q,
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[6]:CLK,12057
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[6]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[6]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[6]:Q,12057
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[6]:SLn,9714
DIO8_1/d8DataOut_m2[12]:A,12375
DIO8_1/d8DataOut_m2[12]:B,11317
DIO8_1/d8DataOut_m2[12]:C,10122
DIO8_1/d8DataOut_m2[12]:D,
DIO8_1/d8DataOut_m2[12]:Y,10122
WDT_1/WDTCounter_cry[10]:B,13727
WDT_1/WDTCounter_cry[10]:C,13848
WDT_1/WDTCounter_cry[10]:D,14873
WDT_1/WDTCounter_cry[10]:FCI,13518
WDT_1/WDTCounter_cry[10]:FCO,13518
WDT_1/WDTCounter_cry[10]:S,13727
DiscID_1/DiscExpID_1/ExpansionID3_1[1]:CLK,11829
DiscID_1/DiscExpID_1/ExpansionID3_1[1]:D,15318
DiscID_1/DiscExpID_1/ExpansionID3_1[1]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID3_1[1]:Q,11829
Quad_1/QuadXface_2/EdgeMode:CLK,
Quad_1/QuadXface_2/EdgeMode:D,-7004
Quad_1/QuadXface_2/EdgeMode:EN,-11160
Quad_1/QuadXface_2/EdgeMode:Q,
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_0_14:A,10881
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_0_14:B,10790
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_0_14:C,12080
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_0_14:Y,10790
SSITop_1/ssiDataOut_0[9]:A,15969
SSITop_1/ssiDataOut_0[9]:B,
SSITop_1/ssiDataOut_0[9]:C,
SSITop_1/ssiDataOut_0[9]:Y,15969
ExtADDR_ibuf[4]/U0/U_IOPAD:PAD,2171
ExtADDR_ibuf[4]/U0/U_IOPAD:Y,2171
DIO8_1/State_Z[2]:ALn,13503
DIO8_1/State_Z[2]:CLK,12915
DIO8_1/State_Z[2]:D,6989
DIO8_1/State_Z[2]:Q,12915
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[1]:CLK,11938
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[1]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[1]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[1]:Q,11938
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[1]:SLn,9714
CtrlIO_1/ShiftEnable:ALn,13503
CtrlIO_1/ShiftEnable:CLK,11815
CtrlIO_1/ShiftEnable:D,9281
CtrlIO_1/ShiftEnable:EN,11011
CtrlIO_1/ShiftEnable:Q,11815
ExpModLED_1/Exp3LED[3]:ALn,-4495
ExpModLED_1/Exp3LED[3]:CLK,13125
ExpModLED_1/Exp3LED[3]:D,-12189
ExpModLED_1/Exp3LED[3]:Q,13125
Analog_1/DataBuf_1/AddrBank0_0[4]:A,13689
Analog_1/DataBuf_1/AddrBank0_0[4]:B,7930
Analog_1/DataBuf_1/AddrBank0_0[4]:C,
Analog_1/DataBuf_1/AddrBank0_0[4]:D,13519
Analog_1/DataBuf_1/AddrBank0_0[4]:Y,7930
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux[4]:A,11804
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux[4]:B,11668
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux[4]:C,11370
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux[4]:D,
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux[4]:FCO,
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux[4]:Y,11370
LatCnt_1/LatencyCounter[6]:CLK,5298
LatCnt_1/LatencyCounter[6]:D,5651
LatCnt_1/LatencyCounter[6]:EN,-6247
LatCnt_1/LatencyCounter[6]:Q,5298
LatCnt_1/LatencyCounter[6]:SLn,-5250
DiscID_1/un24_expoldap2:A,11829
DiscID_1/un24_expoldap2:B,11771
DiscID_1/un24_expoldap2:C,10620
DiscID_1/un24_expoldap2:D,9180
DiscID_1/un24_expoldap2:Y,9180
CtrlIO_1/StartStateMachine_2:A,14317
CtrlIO_1/StartStateMachine_2:B,11094
CtrlIO_1/StartStateMachine_2:C,14127
CtrlIO_1/StartStateMachine_2:D,14088
CtrlIO_1/StartStateMachine_2:Y,11094
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux_0[2]:A,11401
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux_0[2]:B,13994
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux_0[2]:C,
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux_0[2]:D,
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux_0[2]:FCI,
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux_0[2]:Y,11401
DIO8_1/ExpD8_Latch:ALn,13503
DIO8_1/ExpD8_Latch:CLK,14073
DIO8_1/ExpD8_Latch:D,11652
DIO8_1/ExpD8_Latch:EN,12128
DIO8_1/ExpD8_Latch:Q,14073
Decode_1/un1_exp3quadcountread_0_a2:A,12583
Decode_1/un1_exp3quadcountread_0_a2:B,15917
Decode_1/un1_exp3quadcountread_0_a2:C,15671
Decode_1/un1_exp3quadcountread_0_a2:D,14574
Decode_1/un1_exp3quadcountread_0_a2:Y,12583
MDTTop_2/State_r[4]:A,5922
MDTTop_2/State_r[4]:B,-3745
MDTTop_2/State_r[4]:C,5835
MDTTop_2/State_r[4]:Y,-3745
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[24]:A,10590
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[24]:B,161
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[24]:C,9065
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[24]:D,14888
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[24]:Y,161
DIO8_1/d8DataOut_m6_cZ[29]:A,14568
DIO8_1/d8DataOut_m6_cZ[29]:B,13410
DIO8_1/d8DataOut_m6_cZ[29]:C,11017
DIO8_1/d8DataOut_m6_cZ[29]:D,
DIO8_1/d8DataOut_m6_cZ[29]:Y,11017
SSITop_2/Serial2ParallelData[31]:CLK,15334
SSITop_2/Serial2ParallelData[31]:D,15326
SSITop_2/Serial2ParallelData[31]:EN,10706
SSITop_2/Serial2ParallelData[31]:Q,15334
SSITop_2/Serial2ParallelData[31]:SLn,11847
ExpModLED_1/expLedDataOut_3_m2_1[1]:A,14312
ExpModLED_1/expLedDataOut_3_m2_1[1]:B,14218
ExpModLED_1/expLedDataOut_3_m2_1[1]:C,14249
ExpModLED_1/expLedDataOut_3_m2_1[1]:D,
ExpModLED_1/expLedDataOut_3_m2_1[1]:Y,14218
WDT_1/AccessKeyReg1[0]:ALn,
WDT_1/AccessKeyReg1[0]:CLK,12110
WDT_1/AccessKeyReg1[0]:D,14233
WDT_1/AccessKeyReg1[0]:EN,-3970
WDT_1/AccessKeyReg1[0]:Q,12110
Quad_1/QuadXface_2/QuadCount_RNIHTEKF[14]:A,14088
Quad_1/QuadXface_2/QuadCount_RNIHTEKF[14]:B,10936
Quad_1/QuadXface_2/QuadCount_RNIHTEKF[14]:C,13890
Quad_1/QuadXface_2/QuadCount_RNIHTEKF[14]:FCI,10688
Quad_1/QuadXface_2/QuadCount_RNIHTEKF[14]:FCO,10688
Quad_1/QuadXface_2/QuadCount_RNIHTEKF[14]:S,10707
SSITop_2/TransducerSelect[3]:CLK,14266
SSITop_2/TransducerSelect[3]:D,
SSITop_2/TransducerSelect[3]:EN,-7390
SSITop_2/TransducerSelect[3]:Q,14266
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2_2[2]:A,14485
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2_2[2]:B,14402
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2_2[2]:C,11669
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2_2[2]:D,9180
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2_2[2]:Y,9180
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_28:C,7723
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_28:IPC,7723
LatCnt_1/LatencyCounter[19]:CLK,5545
LatCnt_1/LatencyCounter[19]:D,5404
LatCnt_1/LatencyCounter[19]:EN,-6247
LatCnt_1/LatencyCounter[19]:Q,5545
LatCnt_1/LatencyCounter[19]:SLn,-5250
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_11:A,9896
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_11:B,9796
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_11:C,9743
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_11:D,9651
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_11:Y,9651
M_IO_DATAIn_ibuf/U0/U_IOPAD:PAD,
M_IO_DATAIn_ibuf/U0/U_IOPAD:Y,
Decode_1/un7_data_2_0_a2_0:A,1549
Decode_1/un7_data_2_0_a2_0:B,1547
Decode_1/un7_data_2_0_a2_0:C,1405
Decode_1/un7_data_2_0_a2_0:D,1280
Decode_1/un7_data_2_0_a2_0:Y,1280
SerMemInt_1/SerialDataCounter[2]:CLK,11936
SerMemInt_1/SerialDataCounter[2]:D,9530
SerMemInt_1/SerialDataCounter[2]:Q,11936
Quad_1/QuadXface_3/QuadLatch[9]:CLK,
Quad_1/QuadXface_3/QuadLatch[9]:D,15287
Quad_1/QuadXface_3/QuadLatch[9]:EN,12103
Quad_1/QuadXface_3/QuadLatch[9]:Q,
DIO8_1/IntWrite:CLK,14059
DIO8_1/IntWrite:D,7045
DIO8_1/IntWrite:EN,6739
DIO8_1/IntWrite:Q,14059
Quad_1/QuadXface_6/QuadCount_RNIR7PSA[10]:A,14066
Quad_1/QuadXface_6/QuadCount_RNIR7PSA[10]:B,10878
Quad_1/QuadXface_6/QuadCount_RNIR7PSA[10]:C,13846
Quad_1/QuadXface_6/QuadCount_RNIR7PSA[10]:FCI,10688
Quad_1/QuadXface_6/QuadCount_RNIR7PSA[10]:FCO,10688
Quad_1/QuadXface_6/QuadCount_RNIR7PSA[10]:S,10783
Quad_1/QuadXface_3/Latch0Reg[9]:CLK,
Quad_1/QuadXface_3/Latch0Reg[9]:D,15287
Quad_1/QuadXface_3/Latch0Reg[9]:EN,13858
Quad_1/QuadXface_3/Latch0Reg[9]:Q,
ExpModLED_1/ShiftRegister1_3_i_m2_i_m2[2]:A,14333
ExpModLED_1/ShiftRegister1_3_i_m2_i_m2[2]:B,12913
ExpModLED_1/ShiftRegister1_3_i_m2_i_m2[2]:C,9180
ExpModLED_1/ShiftRegister1_3_i_m2_i_m2[2]:Y,9180
SSITop_1/intSSI_CLK:CLK,12959
SSITop_1/intSSI_CLK:D,13085
SSITop_1/intSSI_CLK:Q,12959
Quad_1/QuadXface_1/QB[3]:CLK,13123
Quad_1/QuadXface_1/QB[3]:D,15318
Quad_1/QuadXface_1/QB[3]:Q,13123
MDTTop_1/RetPulseDelayEnable_1_sqmuxa_i_a2_5:A,3478
MDTTop_1/RetPulseDelayEnable_1_sqmuxa_i_a2_5:B,3387
MDTTop_1/RetPulseDelayEnable_1_sqmuxa_i_a2_5:C,3334
MDTTop_1/RetPulseDelayEnable_1_sqmuxa_i_a2_5:D,3242
MDTTop_1/RetPulseDelayEnable_1_sqmuxa_i_a2_5:Y,3242
SSITop_2/un5_ssidataout:A,
SSITop_2/un5_ssidataout:B,
SSITop_2/un5_ssidataout:C,
SSITop_2/un5_ssidataout:D,13492
SSITop_2/un5_ssidataout:Y,13492
Quad_1/QuadXface_3/Latch1Reg[7]:CLK,
Quad_1/QuadXface_3/Latch1Reg[7]:D,15287
Quad_1/QuadXface_3/Latch1Reg[7]:EN,13858
Quad_1/QuadXface_3/Latch1Reg[7]:Q,
MDTTop_2/Delay_cry[10]:B,5736
MDTTop_2/Delay_cry[10]:FCI,5556
MDTTop_2/Delay_cry[10]:FCO,5556
MDTTop_2/Delay_cry[10]:S,5575
DIO8_1/OutputShiftRegister[15]:CLK,
DIO8_1/OutputShiftRegister[15]:D,8574
DIO8_1/OutputShiftRegister[15]:EN,6623
DIO8_1/OutputShiftRegister[15]:Q,
Analog_1/StateMach_1/StateMachine.intWriteConversion_2_f0:A,14317
Analog_1/StateMach_1/StateMachine.intWriteConversion_2_f0:B,14207
Analog_1/StateMach_1/StateMachine.intWriteConversion_2_f0:C,10782
Analog_1/StateMach_1/StateMachine.intWriteConversion_2_f0:Y,10782
MDTTop_2/CountRA_cry[15]:B,5735
MDTTop_2/CountRA_cry[15]:FCI,5442
MDTTop_2/CountRA_cry[15]:FCO,5442
MDTTop_2/CountRA_cry[15]:S,5480
MDTTop_1/State_nss_i_i_0[0]:A,3540
MDTTop_1/State_nss_i_i_0[0]:B,2287
MDTTop_1/State_nss_i_i_0[0]:C,-6217
MDTTop_1/State_nss_i_i_0[0]:D,3282
MDTTop_1/State_nss_i_i_0[0]:Y,-6217
MDTTop_1/MDTPosition[19]:CLK,
MDTTop_1/MDTPosition[19]:D,5442
MDTTop_1/MDTPosition[19]:EN,5602
MDTTop_1/MDTPosition[19]:Q,
DIO8_1/D8OutputReg0[14]:ALn,-4495
DIO8_1/D8OutputReg0[14]:CLK,12185
DIO8_1/D8OutputReg0[14]:D,
DIO8_1/D8OutputReg0[14]:EN,-9145
DIO8_1/D8OutputReg0[14]:Q,12185
ExpModLED_1/m51_i_a2_0:A,13163
ExpModLED_1/m51_i_a2_0:B,13038
ExpModLED_1/m51_i_a2_0:C,12834
ExpModLED_1/m51_i_a2_0:Y,12834
Quad_1/QuadXface_5/un3_capturehomecounts_0_a2:A,12119
Quad_1/QuadXface_5/un3_capturehomecounts_0_a2:B,13331
Quad_1/QuadXface_5/un3_capturehomecounts_0_a2:C,10633
Quad_1/QuadXface_5/un3_capturehomecounts_0_a2:D,10771
Quad_1/QuadXface_5/un3_capturehomecounts_0_a2:Y,10633
Quad_1/QuadXface_4/Latch0Reg[14]:CLK,
Quad_1/QuadXface_4/Latch0Reg[14]:D,15287
Quad_1/QuadXface_4/Latch0Reg[14]:EN,13858
Quad_1/QuadXface_4/Latch0Reg[14]:Q,
SSITop_1/un11_delaycounter_0_I_27:A,13017
SSITop_1/un11_delaycounter_0_I_27:B,11617
SSITop_1/un11_delaycounter_0_I_27:C,11527
SSITop_1/un11_delaycounter_0_I_27:D,12622
SSITop_1/un11_delaycounter_0_I_27:FCI,11476
SSITop_1/un11_delaycounter_0_I_27:FCO,11476
Quad_1/QuadXface_2/QuadCount[4]:CLK,10758
Quad_1/QuadXface_2/QuadCount[4]:D,10893
Quad_1/QuadXface_2/QuadCount[4]:Q,10758
Quad_1/QuadXface_2/QuadCount[4]:SLn,11847
Quad_1/QuadXface_3/HomeReg[6]:CLK,
Quad_1/QuadXface_3/HomeReg[6]:D,15287
Quad_1/QuadXface_3/HomeReg[6]:EN,15120
Quad_1/QuadXface_3/HomeReg[6]:Q,
Quad_1/QuadXface_1/QuadCount[12]:CLK,9743
Quad_1/QuadXface_1/QuadCount[12]:D,10745
Quad_1/QuadXface_1/QuadCount[12]:Q,9743
Quad_1/QuadXface_1/QuadCount[12]:SLn,11847
DiscID_1/discoverIdDataOut_1_1[12]:A,13066
DiscID_1/discoverIdDataOut_1_1[12]:B,12938
DiscID_1/discoverIdDataOut_1_1[12]:C,9137
DiscID_1/discoverIdDataOut_1_1[12]:D,
DiscID_1/discoverIdDataOut_1_1[12]:Y,9137
ClkCtrl_1/PowerUp:ALn,
ClkCtrl_1/PowerUp:CLK,11767
ClkCtrl_1/PowerUp:D,14223
ClkCtrl_1/PowerUp:Q,11767
WD_TICKLE_ibuf/U0/U_IOINFF:A,
WD_TICKLE_ibuf/U0/U_IOINFF:Y,
CtrlOut_1/ShiftEnable:CLK,13945
CtrlOut_1/ShiftEnable:D,12922
CtrlOut_1/ShiftEnable:EN,11011
CtrlOut_1/ShiftEnable:Q,13945
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_4_3:A,10779
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_4_3:B,10662
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_4_3:C,10623
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_4_3:D,10543
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_4_3:Y,10543
MDTTop_2/CountRA_cry[11]:B,5659
MDTTop_2/CountRA_cry[11]:FCI,5442
MDTTop_2/CountRA_cry[11]:FCO,5442
MDTTop_2/CountRA_cry[11]:S,5556
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[13]:CLK,12000
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[13]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[13]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[13]:Q,12000
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[13]:SLn,9714
SSITop_1/un2_ssibinaryanalog:A,14376
SSITop_1/un2_ssibinaryanalog:B,14332
SSITop_1/un2_ssibinaryanalog:C,14281
SSITop_1/un2_ssibinaryanalog:Y,14281
Quad_1/QuadXface_5/QuadCount_RNIKFGQ8[13]:A,14088
Quad_1/QuadXface_5/QuadCount_RNIKFGQ8[13]:B,10935
Quad_1/QuadXface_5/QuadCount_RNIKFGQ8[13]:C,13890
Quad_1/QuadXface_5/QuadCount_RNIKFGQ8[13]:FCI,10688
Quad_1/QuadXface_5/QuadCount_RNIKFGQ8[13]:FCO,10688
Quad_1/QuadXface_5/QuadCount_RNIKFGQ8[13]:S,10726
Quad_1/QuadXface_5/Latch1Reg[11]:CLK,
Quad_1/QuadXface_5/Latch1Reg[11]:D,15287
Quad_1/QuadXface_5/Latch1Reg[11]:EN,13858
Quad_1/QuadXface_5/Latch1Reg[11]:Q,
DiscID_1/discoverIdDataOut_1[12]:A,9137
DiscID_1/discoverIdDataOut_1[12]:B,14031
DiscID_1/discoverIdDataOut_1[12]:C,13954
DiscID_1/discoverIdDataOut_1[12]:D,
DiscID_1/discoverIdDataOut_1[12]:Y,9137
MDTTop_1/un1_discoverIdDataOut_0_iv_4[4]:A,12859
MDTTop_1/un1_discoverIdDataOut_0_iv_4[4]:B,13966
MDTTop_1/un1_discoverIdDataOut_0_iv_4[4]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[4]:D,9941
MDTTop_1/un1_discoverIdDataOut_0_iv_4[4]:Y,9941
DATA_iobuf[7]/U0/U_IOOUTFF:A,2609
DATA_iobuf[7]/U0/U_IOOUTFF:Y,2609
Decode_1/un1_ExpA_CLK_i_m2:A,
Decode_1/un1_ExpA_CLK_i_m2:B,
Decode_1/un1_ExpA_CLK_i_m2:C,
Decode_1/un1_ExpA_CLK_i_m2:Y,
Quad_1/QuadXface_2/QL1[1]:CLK,14263
Quad_1/QuadXface_2/QL1[1]:D,15334
Quad_1/QuadXface_2/QL1[1]:Q,14263
Decode_1/FPGAAccess_i_i_a2:A,
Decode_1/FPGAAccess_i_i_a2:B,
Decode_1/FPGAAccess_i_i_a2:C,
Decode_1/FPGAAccess_i_i_a2:Y,
Quad_1/QuadXface_4/QuadCount_RNIH5R6E[14]:A,14088
Quad_1/QuadXface_4/QuadCount_RNIH5R6E[14]:B,10936
Quad_1/QuadXface_4/QuadCount_RNIH5R6E[14]:C,13890
Quad_1/QuadXface_4/QuadCount_RNIH5R6E[14]:FCI,10688
Quad_1/QuadXface_4/QuadCount_RNIH5R6E[14]:FCO,10688
Quad_1/QuadXface_4/QuadCount_RNIH5R6E[14]:S,10707
Decode_1/un141_data_i_4:A,12711
Decode_1/un141_data_i_4:B,11406
Decode_1/un141_data_i_4:C,12498
Decode_1/un141_data_i_4:D,12309
Decode_1/un141_data_i_4:Y,11406
Quad_1/QuadXface_4/HomeReg[3]:CLK,
Quad_1/QuadXface_4/HomeReg[3]:D,15287
Quad_1/QuadXface_4/HomeReg[3]:EN,15120
Quad_1/QuadXface_4/HomeReg[3]:Q,
Quad_1/QuadXface_3/Latch0Reg[12]:CLK,
Quad_1/QuadXface_3/Latch0Reg[12]:D,15287
Quad_1/QuadXface_3/Latch0Reg[12]:EN,13858
Quad_1/QuadXface_3/Latch0Reg[12]:Q,
DATA_iobuf[28]/U0/U_IOOUTFF:A,2423
DATA_iobuf[28]/U0/U_IOOUTFF:Y,2423
Quad_1/QuadXface_3/Latch0ArmedState[0]:CLK,13326
Quad_1/QuadXface_3/Latch0ArmedState[0]:D,-10978
Quad_1/QuadXface_3/Latch0ArmedState[0]:Q,13326
DIO8_1/d8DataOut_m2_2[13]:A,12113
DIO8_1/d8DataOut_m2_2[13]:B,10926
DIO8_1/d8DataOut_m2_2[13]:C,
DIO8_1/d8DataOut_m2_2[13]:D,
DIO8_1/d8DataOut_m2_2[13]:Y,10926
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_o9_2:A,10796
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_o9_2:B,10705
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_o9_2:Y,10705
ExtADDR_ibuf[9]/U0/U_IOPAD:PAD,161
ExtADDR_ibuf[9]/U0/U_IOPAD:Y,161
DiscID_1/DiscCtrlID_1/M_Card_ID_LATCH_2_0_a2:A,13113
DiscID_1/DiscCtrlID_1/M_Card_ID_LATCH_2_0_a2:B,13077
DiscID_1/DiscCtrlID_1/M_Card_ID_LATCH_2_0_a2:C,10979
DiscID_1/DiscCtrlID_1/M_Card_ID_LATCH_2_0_a2:D,10773
DiscID_1/DiscCtrlID_1/M_Card_ID_LATCH_2_0_a2:Y,10773
ExpModLED_1/un18_shiftenable_0:A,14198
ExpModLED_1/un18_shiftenable_0:B,13620
ExpModLED_1/un18_shiftenable_0:C,10944
ExpModLED_1/un18_shiftenable_0:Y,10944
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2_2[1]:A,14485
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2_2[1]:B,14402
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2_2[1]:C,11669
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2_2[1]:D,9180
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2_2[1]:Y,9180
ExpModLED_1/ShiftRegister2[4]:CLK,15334
ExpModLED_1/ShiftRegister2[4]:D,15334
ExpModLED_1/ShiftRegister2[4]:EN,10421
ExpModLED_1/ShiftRegister2[4]:Q,15334
ExpModLED_1/ShiftRegister2[4]:SLn,11310
Quad_1/QuadXface_3/QuadDataOut_1_ss0:A,10755
Quad_1/QuadXface_3/QuadDataOut_1_ss0:B,12956
Quad_1/QuadXface_3/QuadDataOut_1_ss0:C,10513
Quad_1/QuadXface_3/QuadDataOut_1_ss0:Y,10513
Quad_1/QuadXface_1/HomeReg[4]:CLK,
Quad_1/QuadXface_1/HomeReg[4]:D,15287
Quad_1/QuadXface_1/HomeReg[4]:EN,15120
Quad_1/QuadXface_1/HomeReg[4]:Q,
MDTTop_1/FallingA[1]:CLK,7001
MDTTop_1/FallingA[1]:D,6194
MDTTop_1/FallingA[1]:Q,7001
DIO8_1/d8DataOut_m5_1_0_wmux_0[2]:A,12656
DIO8_1/d8DataOut_m5_1_0_wmux_0[2]:B,13711
DIO8_1/d8DataOut_m5_1_0_wmux_0[2]:C,
DIO8_1/d8DataOut_m5_1_0_wmux_0[2]:D,
DIO8_1/d8DataOut_m5_1_0_wmux_0[2]:FCI,
DIO8_1/d8DataOut_m5_1_0_wmux_0[2]:Y,12656
CtrlOut_1/StateMachine.M_OUT_CONTROL_3_iv_i:A,14248
CtrlOut_1/StateMachine.M_OUT_CONTROL_3_iv_i:B,14196
CtrlOut_1/StateMachine.M_OUT_CONTROL_3_iv_i:C,14176
CtrlOut_1/StateMachine.M_OUT_CONTROL_3_iv_i:D,12699
CtrlOut_1/StateMachine.M_OUT_CONTROL_3_iv_i:Y,12699
LatCnt_1/LatencyCounter_s[31]:B,5736
LatCnt_1/LatencyCounter_s[31]:FCI,5176
LatCnt_1/LatencyCounter_s[31]:S,5176
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_29:C,7995
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_29:IPC,7995
MDTTop_1/CountRA_cry[8]:B,5602
MDTTop_1/CountRA_cry[8]:FCI,5442
MDTTop_1/CountRA_cry[8]:FCO,5442
MDTTop_1/CountRA_cry[8]:S,5613
Quad_1/QuadXface_3/Latch1ArmedState_1[0]:A,-10978
Quad_1/QuadXface_3/Latch1ArmedState_1[0]:B,-3806
Quad_1/QuadXface_3/Latch1ArmedState_1[0]:C,14188
Quad_1/QuadXface_3/Latch1ArmedState_1[0]:D,
Quad_1/QuadXface_3/Latch1ArmedState_1[0]:Y,-10978
MDTTop_1/un1_discoverIdDataOut_0_iv_10[13]:A,7136
MDTTop_1/un1_discoverIdDataOut_0_iv_10[13]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_10[13]:C,3835
MDTTop_1/un1_discoverIdDataOut_0_iv_10[13]:D,9494
MDTTop_1/un1_discoverIdDataOut_0_iv_10[13]:Y,3835
DiscID_1/discoverIdDataOut_1_1[14]:A,13870
DiscID_1/discoverIdDataOut_1_1[14]:B,13742
DiscID_1/discoverIdDataOut_1_1[14]:C,9941
DiscID_1/discoverIdDataOut_1_1[14]:D,
DiscID_1/discoverIdDataOut_1_1[14]:Y,9941
Quad_1/QuadXface_1/QuadDataOut_1[8]:A,13418
Quad_1/QuadXface_1/QuadDataOut_1[8]:B,12379
Quad_1/QuadXface_1/QuadDataOut_1[8]:C,13303
Quad_1/QuadXface_1/QuadDataOut_1[8]:D,13148
Quad_1/QuadXface_1/QuadDataOut_1[8]:Y,12379
CtrlOut_1/ShiftRegister[0]:CLK,14235
CtrlOut_1/ShiftRegister[0]:D,13020
CtrlOut_1/ShiftRegister[0]:EN,12700
CtrlOut_1/ShiftRegister[0]:Q,14235
SerMemInt_1/MemoryAddress[2]:CLK,5161
SerMemInt_1/MemoryAddress[2]:D,
SerMemInt_1/MemoryAddress[2]:EN,
SerMemInt_1/MemoryAddress[2]:Q,5161
DiscID_1/DiscExpID_1/ExpansionID2_1[15]:CLK,-11716
DiscID_1/DiscExpID_1/ExpansionID2_1[15]:D,15310
DiscID_1/DiscExpID_1/ExpansionID2_1[15]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID2_1[15]:Q,-11716
Analog_1/DataBuf_1/AddrBank0_0_a2_2[3]:A,
Analog_1/DataBuf_1/AddrBank0_0_a2_2[3]:B,
Analog_1/DataBuf_1/AddrBank0_0_a2_2[3]:C,
Analog_1/DataBuf_1/AddrBank0_0_a2_2[3]:Y,
MDTTop_2/MDTPosition_Z[0]:CLK,
MDTTop_2/MDTPosition_Z[0]:D,5882
MDTTop_2/MDTPosition_Z[0]:EN,5602
MDTTop_2/MDTPosition_Z[0]:Q,
Quad_1/QuadXface_1/QuadDataOut_1[3]:A,14725
Quad_1/QuadXface_1/QuadDataOut_1[3]:B,13686
Quad_1/QuadXface_1/QuadDataOut_1[3]:C,14610
Quad_1/QuadXface_1/QuadDataOut_1[3]:D,14455
Quad_1/QuadXface_1/QuadDataOut_1[3]:Y,13686
SerMemInt_1/DataBuffer[1]:CLK,6170
SerMemInt_1/DataBuffer[1]:D,
SerMemInt_1/DataBuffer[1]:EN,
SerMemInt_1/DataBuffer[1]:Q,6170
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2_2[3]:A,14485
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2_2[3]:B,14402
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2_2[3]:C,11669
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2_2[3]:D,9180
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2_2[3]:Y,9180
Analog_1/DataBuf_1/WritePointer[2]:CLK,14091
Analog_1/DataBuf_1/WritePointer[2]:D,11639
Analog_1/DataBuf_1/WritePointer[2]:Q,14091
Analog_1/DataBuf_1/WritePointer[2]:SLn,11847
Quad_1/QuadXface_4/HomeTriggerType[1]:CLK,14341
Quad_1/QuadXface_4/HomeTriggerType[1]:D,
Quad_1/QuadXface_4/HomeTriggerType[1]:EN,-9981
Quad_1/QuadXface_4/HomeTriggerType[1]:Q,14341
SSITop_1/un11_delaycounter_0_I_21:A,13085
SSITop_1/un11_delaycounter_0_I_21:B,11685
SSITop_1/un11_delaycounter_0_I_21:C,11595
SSITop_1/un11_delaycounter_0_I_21:D,12690
SSITop_1/un11_delaycounter_0_I_21:FCI,11476
SSITop_1/un11_delaycounter_0_I_21:FCO,11476
Quad_1/QuadXface_3/QuadDataOut_1_m2[7]:A,14440
Quad_1/QuadXface_3/QuadDataOut_1_m2[7]:B,14299
Quad_1/QuadXface_3/QuadDataOut_1_m2[7]:C,13190
Quad_1/QuadXface_3/QuadDataOut_1_m2[7]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2[7]:Y,13190
Quad_1/QuadXface_1/QL0[0]:CLK,15334
Quad_1/QuadXface_1/QL0[0]:D,9523
Quad_1/QuadXface_1/QL0[0]:Q,15334
SSITop_2/HalfPeriod[5]:CLK,14505
SSITop_2/HalfPeriod[5]:D,
SSITop_2/HalfPeriod[5]:EN,-7666
SSITop_2/HalfPeriod[5]:Q,14505
MDTTop_2/CountRA[15]:CLK,5735
MDTTop_2/CountRA[15]:D,5480
MDTTop_2/CountRA[15]:EN,5496
MDTTop_2/CountRA[15]:Q,5735
MDTTop_2/CountRA[15]:SLn,6387
DiscID_1/DiscCtrlID_1/State_RNO[2]:A,14302
DiscID_1/DiscCtrlID_1/State_RNO[2]:B,14219
DiscID_1/DiscCtrlID_1/State_RNO[2]:C,13151
DiscID_1/DiscCtrlID_1/State_RNO[2]:D,13507
DiscID_1/DiscCtrlID_1/State_RNO[2]:Y,13151
MDTTop_2/MDTPosition_Z[10]:CLK,
MDTTop_2/MDTPosition_Z[10]:D,5608
MDTTop_2/MDTPosition_Z[10]:EN,5602
MDTTop_2/MDTPosition_Z[10]:Q,
Quad_1/QuadXface_1/QuadLatch[6]:CLK,
Quad_1/QuadXface_1/QuadLatch[6]:D,15287
Quad_1/QuadXface_1/QuadLatch[6]:EN,12103
Quad_1/QuadXface_1/QuadLatch[6]:Q,
DIO8_1/d8DataOut_m5_1_0_wmux[5]:A,11520
DIO8_1/d8DataOut_m5_1_0_wmux[5]:B,11420
DIO8_1/d8DataOut_m5_1_0_wmux[5]:C,
DIO8_1/d8DataOut_m5_1_0_wmux[5]:D,
DIO8_1/d8DataOut_m5_1_0_wmux[5]:FCO,
DIO8_1/d8DataOut_m5_1_0_wmux[5]:Y,11420
SSITop_2/CycleCounter[1]:CLK,12775
SSITop_2/CycleCounter[1]:D,12812
SSITop_2/CycleCounter[1]:EN,13853
SSITop_2/CycleCounter[1]:Q,12775
SSITop_2/ssiDataOut_0[10]:A,15083
SSITop_2/ssiDataOut_0[10]:B,
SSITop_2/ssiDataOut_0[10]:C,
SSITop_2/ssiDataOut_0[10]:Y,15083
Quad_1/QuadXface_5/QuadDataOut_1_18:A,14761
Quad_1/QuadXface_5/QuadDataOut_1_18:B,
Quad_1/QuadXface_5/QuadDataOut_1_18:Y,14761
ClkCtrl_1/clk_1/Clock_Gen_0/CLK1_PAD_INST/U_IOINFF:A,
ClkCtrl_1/clk_1/Clock_Gen_0/CLK1_PAD_INST/U_IOINFF:Y,
Analog_1/Ser2Par_1/S2P_Data_3[1]:A,13188
Analog_1/Ser2Par_1/S2P_Data_3[1]:B,13097
Analog_1/Ser2Par_1/S2P_Data_3[1]:C,11342
Analog_1/Ser2Par_1/S2P_Data_3[1]:Y,11342
Decode_1/un3_cpuledread_0_a2_0_RNIC6QB6:A,15068
Decode_1/un3_cpuledread_0_a2_0_RNIC6QB6:B,17481
Decode_1/un3_cpuledread_0_a2_0_RNIC6QB6:Y,15068
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIMJHQ3[4]:B,13969
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIMJHQ3[4]:C,9545
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIMJHQ3[4]:FCI,9477
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIMJHQ3[4]:FCO,9477
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIMJHQ3[4]:S,9579
DIO8_1/d8DataOut_m2_2[16]:A,12324
DIO8_1/d8DataOut_m2_2[16]:B,11137
DIO8_1/d8DataOut_m2_2[16]:C,
DIO8_1/d8DataOut_m2_2[16]:D,
DIO8_1/d8DataOut_m2_2[16]:Y,11137
Quad_1/QuadXface_6/QuadDataOut_1_9:A,
Quad_1/QuadXface_6/QuadDataOut_1_9:B,16486
Quad_1/QuadXface_6/QuadDataOut_1_9:C,16396
Quad_1/QuadXface_6/QuadDataOut_1_9:Y,16396
Quad_1/QuadXface_1/Latch0Reg[10]:CLK,
Quad_1/QuadXface_1/Latch0Reg[10]:D,15287
Quad_1/QuadXface_1/Latch0Reg[10]:EN,13858
Quad_1/QuadXface_1/Latch0Reg[10]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[14]:A,12950
MDTTop_1/un1_discoverIdDataOut_0_iv_4[14]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[14]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[14]:D,8098
MDTTop_1/un1_discoverIdDataOut_0_iv_4[14]:Y,8098
Decode_1/MDT_SSIStatusRead0_0_a2:A,
Decode_1/MDT_SSIStatusRead0_0_a2:B,3157
Decode_1/MDT_SSIStatusRead0_0_a2:Y,3157
DIO8_1/d8DataOut_m2_2[30]:A,13511
DIO8_1/d8DataOut_m2_2[30]:B,12324
DIO8_1/d8DataOut_m2_2[30]:C,
DIO8_1/d8DataOut_m2_2[30]:D,
DIO8_1/d8DataOut_m2_2[30]:Y,12324
Quad_1/QuadXface_3/QuadCount_RNIVNRG3[3]:A,13933
Quad_1/QuadXface_3/QuadCount_RNIVNRG3[3]:B,10745
Quad_1/QuadXface_3/QuadCount_RNIVNRG3[3]:C,13727
Quad_1/QuadXface_3/QuadCount_RNIVNRG3[3]:FCI,10688
Quad_1/QuadXface_3/QuadCount_RNIVNRG3[3]:FCO,10688
Quad_1/QuadXface_3/QuadCount_RNIVNRG3[3]:S,10910
ExpSigRoute_4/ExpQ1_A:A,9516
ExpSigRoute_4/ExpQ1_A:B,
ExpSigRoute_4/ExpQ1_A:Y,9516
Quad_1/QuadXface_5/HomePolarity:CLK,
Quad_1/QuadXface_5/HomePolarity:D,
Quad_1/QuadXface_5/HomePolarity:EN,-7429
Quad_1/QuadXface_5/HomePolarity:Q,
Quad_1/QuadXface_2/QA[2]:CLK,-3629
Quad_1/QuadXface_2/QA[2]:D,15318
Quad_1/QuadXface_2/QA[2]:Q,-3629
DiscID_1/discoverIdDataOut_1_1[5]:A,13923
DiscID_1/discoverIdDataOut_1_1[5]:B,13795
DiscID_1/discoverIdDataOut_1_1[5]:C,9994
DiscID_1/discoverIdDataOut_1_1[5]:D,
DiscID_1/discoverIdDataOut_1_1[5]:Y,9994
MDTTop_1/DataValid_0:A,4893
MDTTop_1/DataValid_0:B,4787
MDTTop_1/DataValid_0:C,4556
MDTTop_1/DataValid_0:Y,4556
DIO8_1/d8DataOut_m2[10]:A,13299
DIO8_1/d8DataOut_m2[10]:B,12241
DIO8_1/d8DataOut_m2[10]:C,11046
DIO8_1/d8DataOut_m2[10]:D,
DIO8_1/d8DataOut_m2[10]:Y,11046
Quad_1/QuadXface_2/FallingLatch0:CLK,12964
Quad_1/QuadXface_2/FallingLatch0:D,14227
Quad_1/QuadXface_2/FallingLatch0:Q,12964
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[10]:A,4677
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[10]:B,14889
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[10]:C,13776
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[10]:D,13282
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[10]:Y,4677
Quad_1/QuadXface_6/un1_registrationx_1[0]:A,15604
Quad_1/QuadXface_6/un1_registrationx_1[0]:B,
Quad_1/QuadXface_6/un1_registrationx_1[0]:C,
Quad_1/QuadXface_6/un1_registrationx_1[0]:Y,15604
Quad_1/QuadXface_1/LatchedDec_RNI5DJQ:B,10706
Quad_1/QuadXface_1/LatchedDec_RNI5DJQ:C,13782
Quad_1/QuadXface_1/LatchedDec_RNI5DJQ:D,13355
Quad_1/QuadXface_1/LatchedDec_RNI5DJQ:FCO,10706
MDTTop_1/RisingB[3]:CLK,2869
MDTTop_1/RisingB[3]:D,7002
MDTTop_1/RisingB[3]:Q,2869
ExpSigRoute_3/ExpQ1_Reg_i:A,
ExpSigRoute_3/ExpQ1_Reg_i:B,
ExpSigRoute_3/ExpQ1_Reg_i:Y,
Quad_1/QuadXface_2/QuadDataOut_1_m2[3]:A,14575
Quad_1/QuadXface_2/QuadDataOut_1_m2[3]:B,14568
Quad_1/QuadXface_2/QuadDataOut_1_m2[3]:C,13325
Quad_1/QuadXface_2/QuadDataOut_1_m2[3]:D,
Quad_1/QuadXface_2/QuadDataOut_1_m2[3]:Y,13325
ExpModLED_1/expLedDataOut_1_m4_2[2]:A,15320
ExpModLED_1/expLedDataOut_1_m4_2[2]:B,17498
ExpModLED_1/expLedDataOut_1_m4_2[2]:C,
ExpModLED_1/expLedDataOut_1_m4_2[2]:Y,15320
LatCnt_1/LatencyCounter[15]:CLK,5469
LatCnt_1/LatencyCounter[15]:D,5480
LatCnt_1/LatencyCounter[15]:EN,-6247
LatCnt_1/LatencyCounter[15]:Q,5469
LatCnt_1/LatencyCounter[15]:SLn,-5250
Quad_1/QuadXface_5/PostCount:CLK,-2443
Quad_1/QuadXface_5/PostCount:D,14235
Quad_1/QuadXface_5/PostCount:EN,12128
Quad_1/QuadXface_5/PostCount:Q,-2443
ExpModLED_1/ShiftRegister1_RNO[0]:A,15635
ExpModLED_1/ShiftRegister1_RNO[0]:B,15552
ExpModLED_1/ShiftRegister1_RNO[0]:C,12819
ExpModLED_1/ShiftRegister1_RNO[0]:D,10330
ExpModLED_1/ShiftRegister1_RNO[0]:Y,10330
Decode_1/un1_exp1quadledstatusread_0_a2_0:A,10428
Decode_1/un1_exp1quadledstatusread_0_a2_0:B,10276
Decode_1/un1_exp1quadledstatusread_0_a2_0:C,-12353
Decode_1/un1_exp1quadledstatusread_0_a2_0:Y,-12353
MDTTop_1/CountRA_RNO[0]:A,5930
MDTTop_1/CountRA_RNO[0]:Y,5930
MDTTop_1/un1_discoverIdDataOut_0_iv_14[16]:A,1689
MDTTop_1/un1_discoverIdDataOut_0_iv_14[16]:B,5800
MDTTop_1/un1_discoverIdDataOut_0_iv_14[16]:C,11137
MDTTop_1/un1_discoverIdDataOut_0_iv_14[16]:D,7871
MDTTop_1/un1_discoverIdDataOut_0_iv_14[16]:Y,1689
DiscID_1/DiscCtrlID_1/ControlID_1[2]:ALn,13503
DiscID_1/DiscCtrlID_1/ControlID_1[2]:CLK,15326
DiscID_1/DiscCtrlID_1/ControlID_1[2]:D,15326
DiscID_1/DiscCtrlID_1/ControlID_1[2]:EN,13595
DiscID_1/DiscCtrlID_1/ControlID_1[2]:Q,15326
DATA_iobuf[29]/U0/U_IOOUTFF:A,2415
DATA_iobuf[29]/U0/U_IOOUTFF:Y,2415
SSITop_1/SSIRead1:CLK,12897
SSITop_1/SSIRead1:D,15327
SSITop_1/SSIRead1:Q,12897
Exp_Mxd_ID_CLK_obuf/U0/U_IOOUTFF:A,
Exp_Mxd_ID_CLK_obuf/U0/U_IOOUTFF:Y,
Exp3Data_iobuf[2]/U0/U_IOPAD:D,
Exp3Data_iobuf[2]/U0/U_IOPAD:E,
Exp3Data_iobuf[2]/U0/U_IOPAD:PAD,
Exp3Data_iobuf[2]/U0/U_IOPAD:Y,
DIO8_1/d8DataOut_m6_cZ[6]:A,14770
DIO8_1/d8DataOut_m6_cZ[6]:B,12709
DIO8_1/d8DataOut_m6_cZ[6]:C,12378
DIO8_1/d8DataOut_m6_cZ[6]:D,12311
DIO8_1/d8DataOut_m6_cZ[6]:Y,12311
Quad_1/QuadXface_1/Latch1ArmedState_1[2]:A,-11156
Quad_1/QuadXface_1/Latch1ArmedState_1[2]:B,-3806
Quad_1/QuadXface_1/Latch1ArmedState_1[2]:C,14188
Quad_1/QuadXface_1/Latch1ArmedState_1[2]:D,
Quad_1/QuadXface_1/Latch1ArmedState_1[2]:Y,-11156
CtrlOut_2/DataBuffer[9]:ALn,-4495
CtrlOut_2/DataBuffer[9]:CLK,15612
CtrlOut_2/DataBuffer[9]:D,
CtrlOut_2/DataBuffer[9]:EN,
CtrlOut_2/DataBuffer[9]:Q,15612
WDT_1/WD_RST_SHIFT[6]:ALn,13503
WDT_1/WD_RST_SHIFT[6]:CLK,15334
WDT_1/WD_RST_SHIFT[6]:D,15334
WDT_1/WD_RST_SHIFT[6]:Q,15334
Quad_1/QuadXface_5/intAccumOverflow_RNO_0:A,9722
Quad_1/QuadXface_5/intAccumOverflow_RNO_0:B,10719
Quad_1/QuadXface_5/intAccumOverflow_RNO_0:C,11772
Quad_1/QuadXface_5/intAccumOverflow_RNO_0:D,11680
Quad_1/QuadXface_5/intAccumOverflow_RNO_0:Y,9722
MDTTop_2/RisingACountEnableLatch:CLK,2516
MDTTop_2/RisingACountEnableLatch:D,5812
MDTTop_2/RisingACountEnableLatch:Q,2516
MDTTop_2/FallingB[1]:CLK,7002
MDTTop_2/FallingB[1]:D,
MDTTop_2/FallingB[1]:Q,7002
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_4:IPC,
SSITop_1/Serial2ParallelData[22]:CLK,15326
SSITop_1/Serial2ParallelData[22]:D,15326
SSITop_1/Serial2ParallelData[22]:EN,10706
SSITop_1/Serial2ParallelData[22]:Q,15326
SSITop_1/Serial2ParallelData[22]:SLn,11847
Quad_1/QuadXface_5/QuadDataOut_1_m2[5]:A,13859
Quad_1/QuadXface_5/QuadDataOut_1_m2[5]:B,13661
Quad_1/QuadXface_5/QuadDataOut_1_m2[5]:C,12478
Quad_1/QuadXface_5/QuadDataOut_1_m2[5]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2[5]:Y,12478
Quad_1/QuadXface_5/QuadDataOut_1_2[0]:A,
Quad_1/QuadXface_5/QuadDataOut_1_2[0]:B,10868
Quad_1/QuadXface_5/QuadDataOut_1_2[0]:C,11985
Quad_1/QuadXface_5/QuadDataOut_1_2[0]:D,
Quad_1/QuadXface_5/QuadDataOut_1_2[0]:Y,10868
MDTTop_2/RisingACountEnableLatch_1:A,5984
MDTTop_2/RisingACountEnableLatch_1:B,5874
MDTTop_2/RisingACountEnableLatch_1:C,5812
MDTTop_2/RisingACountEnableLatch_1:Y,5812
ExpModLED_1/m87_0_a2:A,10080
ExpModLED_1/m87_0_a2:B,12550
ExpModLED_1/m87_0_a2:Y,10080
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_12:C,10646
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_12:IPB,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_12:IPC,10646
Quad_1/QuadXface_6/QuadDataOut_1_m2[2]:A,14905
Quad_1/QuadXface_6/QuadDataOut_1_m2[2]:B,14885
Quad_1/QuadXface_6/QuadDataOut_1_m2[2]:C,13702
Quad_1/QuadXface_6/QuadDataOut_1_m2[2]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2[2]:Y,13702
ExpSigRoute_4/ExpQ1_FaultA_i:A,9541
ExpSigRoute_4/ExpQ1_FaultA_i:B,
ExpSigRoute_4/ExpQ1_FaultA_i:Y,9541
DIO8_1/d8DataOut_m2[24]:A,14405
DIO8_1/d8DataOut_m2[24]:B,13347
DIO8_1/d8DataOut_m2[24]:C,12152
DIO8_1/d8DataOut_m2[24]:D,
DIO8_1/d8DataOut_m2[24]:Y,12152
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[6]:A,13190
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[6]:B,13190
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[6]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[6]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[6]:Y,13190
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_o9_0_1:A,12233
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_o9_0_1:B,12169
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_o9_0_1:C,12138
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_o9_0_1:D,10636
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_o9_0_1:Y,10636
ExpSigRoute_2/un5_serialmemorydatain_0_a2_0:A,-523
ExpSigRoute_2/un5_serialmemorydatain_0_a2_0:B,-602
ExpSigRoute_2/un5_serialmemorydatain_0_a2_0:C,-641
ExpSigRoute_2/un5_serialmemorydatain_0_a2_0:D,7300
ExpSigRoute_2/un5_serialmemorydatain_0_a2_0:Y,-641
DIO8_1/d8DataOut_m2_2[3]:A,13512
DIO8_1/d8DataOut_m2_2[3]:B,12325
DIO8_1/d8DataOut_m2_2[3]:C,
DIO8_1/d8DataOut_m2_2[3]:D,
DIO8_1/d8DataOut_m2_2[3]:Y,12325
DiscID_1/DiscExpID_1/un16_count_3:A,13069
DiscID_1/DiscExpID_1/un16_count_3:B,12971
DiscID_1/DiscExpID_1/un16_count_3:C,12920
DiscID_1/DiscExpID_1/un16_count_3:D,12840
DiscID_1/DiscExpID_1/un16_count_3:Y,12840
DIO8_1/D8OutputReg0[1]:ALn,-4495
DIO8_1/D8OutputReg0[1]:CLK,12185
DIO8_1/D8OutputReg0[1]:D,
DIO8_1/D8OutputReg0[1]:EN,-9145
DIO8_1/D8OutputReg0[1]:Q,12185
MDTTop_1/un1_discoverIdDataOut_0_iv_10[19]:A,
MDTTop_1/un1_discoverIdDataOut_0_iv_10[19]:B,7925
MDTTop_1/un1_discoverIdDataOut_0_iv_10[19]:C,7119
MDTTop_1/un1_discoverIdDataOut_0_iv_10[19]:D,6907
MDTTop_1/un1_discoverIdDataOut_0_iv_10[19]:Y,6907
Analog_1/StateMach_1/State[3]:CLK,13093
Analog_1/StateMach_1/State[3]:D,9984
Analog_1/StateMach_1/State[3]:Q,13093
MDTTop_1/RisingA_RNICR36[1]:A,6241
MDTTop_1/RisingA_RNICR36[1]:Y,6241
LatCnt_1/LatencyCounter_cry[1]:B,5203
LatCnt_1/LatencyCounter_cry[1]:FCI,5176
LatCnt_1/LatencyCounter_cry[1]:FCO,5176
LatCnt_1/LatencyCounter_cry[1]:S,5736
Quad_1/QuadXface_6/Latch0Reg[8]:CLK,
Quad_1/QuadXface_6/Latch0Reg[8]:D,15287
Quad_1/QuadXface_6/Latch0Reg[8]:EN,13858
Quad_1/QuadXface_6/Latch0Reg[8]:Q,
MDTTop_2/State_srsts_i_o2[0]:A,4530
MDTTop_2/State_srsts_i_o2[0]:B,4612
MDTTop_2/State_srsts_i_o2[0]:Y,4530
CtrlIO_1/StateMachine.ClearControlLED_3_f0_RNO:A,13156
CtrlIO_1/StateMachine.ClearControlLED_3_f0_RNO:B,13120
CtrlIO_1/StateMachine.ClearControlLED_3_f0_RNO:C,9349
CtrlIO_1/StateMachine.ClearControlLED_3_f0_RNO:D,11874
CtrlIO_1/StateMachine.ClearControlLED_3_f0_RNO:Y,9349
SerMemInt_1/IncOperationFaultCount_RNO_0:A,9661
SerMemInt_1/IncOperationFaultCount_RNO_0:B,10992
SerMemInt_1/IncOperationFaultCount_RNO_0:C,-942
SerMemInt_1/IncOperationFaultCount_RNO_0:D,8166
SerMemInt_1/IncOperationFaultCount_RNO_0:Y,-942
Quad_1/QuadXface_3/un3_capturelatch0counts_0:A,13326
Quad_1/QuadXface_3/un3_capturelatch0counts_0:B,14407
Quad_1/QuadXface_3/un3_capturelatch0counts_0:C,13059
Quad_1/QuadXface_3/un3_capturelatch0counts_0:D,12964
Quad_1/QuadXface_3/un3_capturelatch0counts_0:Y,12964
DiscID_1/DiscExpID_1/ExpansionID1_1_fast_RNI921M[11]:A,-11982
DiscID_1/DiscExpID_1/ExpansionID1_1_fast_RNI921M[11]:B,-12082
DiscID_1/DiscExpID_1/ExpansionID1_1_fast_RNI921M[11]:Y,-12082
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[5]:A,12370
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[5]:B,12296
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[5]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[5]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[5]:Y,12296
WDT_1/PUReg[3]:CLK,13006
WDT_1/PUReg[3]:EN,-4023
WDT_1/PUReg[3]:Q,13006
WDT_1/PUReg[3]:SLn,13795
SSITop_1/DelayCounter_s[15]:B,14069
SSITop_1/DelayCounter_s[15]:FCI,13813
SSITop_1/DelayCounter_s[15]:S,13813
DIO8_1/d8DataOut_m5_1_0_wmux_0[0]:A,12343
DIO8_1/d8DataOut_m5_1_0_wmux_0[0]:B,13398
DIO8_1/d8DataOut_m5_1_0_wmux_0[0]:C,
DIO8_1/d8DataOut_m5_1_0_wmux_0[0]:D,
DIO8_1/d8DataOut_m5_1_0_wmux_0[0]:FCI,
DIO8_1/d8DataOut_m5_1_0_wmux_0[0]:Y,12343
DiscID_1/DiscExpID_1/Count[2]:CLK,12840
DiscID_1/DiscExpID_1/Count[2]:D,12831
DiscID_1/DiscExpID_1/Count[2]:EN,13581
DiscID_1/DiscExpID_1/Count[2]:Q,12840
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_10:B,13838
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_10:C,13856
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_10:IPB,13838
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_10:IPC,13856
SerMemInt_1/OperationFaultCount[0]:CLK,14215
SerMemInt_1/OperationFaultCount[0]:D,12164
SerMemInt_1/OperationFaultCount[0]:Q,14215
ExpModLED_1/ShiftRegister3[2]:CLK,14333
ExpModLED_1/ShiftRegister3[2]:D,9207
ExpModLED_1/ShiftRegister3[2]:EN,12691
ExpModLED_1/ShiftRegister3[2]:Q,14333
Quad_1/QuadXface_2/un1_registrationx[0]:A,9523
Quad_1/QuadXface_2/un1_registrationx[0]:B,15548
Quad_1/QuadXface_2/un1_registrationx[0]:C,
Quad_1/QuadXface_2/un1_registrationx[0]:Y,9523
Quad_1/QuadXface_5/QuadCount[14]:CLK,9937
Quad_1/QuadXface_5/QuadCount[14]:D,10707
Quad_1/QuadXface_5/QuadCount[14]:Q,9937
Quad_1/QuadXface_5/QuadCount[14]:SLn,11847
ExpModLED_1/Count_RNO[2]:A,14255
ExpModLED_1/Count_RNO[2]:B,14207
ExpModLED_1/Count_RNO[2]:C,12539
ExpModLED_1/Count_RNO[2]:D,10869
ExpModLED_1/Count_RNO[2]:Y,10869
CtrlOut_2/DataBuffer[5]:ALn,-4495
CtrlOut_2/DataBuffer[5]:CLK,15612
CtrlOut_2/DataBuffer[5]:D,
CtrlOut_2/DataBuffer[5]:EN,
CtrlOut_2/DataBuffer[5]:Q,15612
Quad_1/QuadXface_6/Latch1ArmedState[2]:CLK,13470
Quad_1/QuadXface_6/Latch1ArmedState[2]:D,-8429
Quad_1/QuadXface_6/Latch1ArmedState[2]:Q,13470
Quad_1/QuadXface_6/Latch1Reg[15]:CLK,
Quad_1/QuadXface_6/Latch1Reg[15]:D,15287
Quad_1/QuadXface_6/Latch1Reg[15]:EN,13858
Quad_1/QuadXface_6/Latch1Reg[15]:Q,
SSITop_2/DelayCounter[8]:CLK,11634
SSITop_2/DelayCounter[8]:D,13946
SSITop_2/DelayCounter[8]:EN,9833
SSITop_2/DelayCounter[8]:Q,11634
SSITop_2/DelayCounter[8]:SLn,10722
Quad_1/QuadXface_1/HomeTriggerType[0]:CLK,13352
Quad_1/QuadXface_1/HomeTriggerType[0]:D,
Quad_1/QuadXface_1/HomeTriggerType[0]:EN,-10191
Quad_1/QuadXface_1/HomeTriggerType[0]:Q,13352
DiscID_1/discoverIdDataOut_1_m2_2[6]:A,11657
DiscID_1/discoverIdDataOut_1_m2_2[6]:B,9941
DiscID_1/discoverIdDataOut_1_m2_2[6]:C,
DiscID_1/discoverIdDataOut_1_m2_2[6]:D,
DiscID_1/discoverIdDataOut_1_m2_2[6]:Y,9941
CtrlIO_1/M_ENABLE[0]:ALn,-4495
CtrlIO_1/M_ENABLE[0]:CLK,
CtrlIO_1/M_ENABLE[0]:D,
CtrlIO_1/M_ENABLE[0]:EN,
CtrlIO_1/M_ENABLE[0]:Q,
Analog_1/Ser2Par_1/S2P_Data_cZ[1]:A,14152
Analog_1/Ser2Par_1/S2P_Data_cZ[1]:B,10532
Analog_1/Ser2Par_1/S2P_Data_cZ[1]:C,11342
Analog_1/Ser2Par_1/S2P_Data_cZ[1]:Y,10532
DIO8_1/InputShiftRegister[13]:CLK,15303
DIO8_1/InputShiftRegister[13]:D,15303
DIO8_1/InputShiftRegister[13]:EN,9791
DIO8_1/InputShiftRegister[13]:Q,15303
DiscID_1/discoverIdDataOut_1_m2_2[3]:A,12989
DiscID_1/discoverIdDataOut_1_m2_2[3]:B,11273
DiscID_1/discoverIdDataOut_1_m2_2[3]:C,
DiscID_1/discoverIdDataOut_1_m2_2[3]:D,
DiscID_1/discoverIdDataOut_1_m2_2[3]:Y,11273
Quad_1/QuadXface_6/Latch1ArmedState[1]:CLK,13406
Quad_1/QuadXface_6/Latch1ArmedState[1]:D,-8429
Quad_1/QuadXface_6/Latch1ArmedState[1]:Q,13406
Quad_1/QuadXface_5/HomeTriggerType[0]:CLK,12152
Quad_1/QuadXface_5/HomeTriggerType[0]:D,
Quad_1/QuadXface_5/HomeTriggerType[0]:EN,-7429
Quad_1/QuadXface_5/HomeTriggerType[0]:Q,12152
Quad_1/QuadXface_1/PostCount_RNO:A,14235
Quad_1/QuadXface_1/PostCount_RNO:B,14260
Quad_1/QuadXface_1/PostCount_RNO:Y,14235
DIO8_1/SynchedTick_Delay_RNI5BJL:A,12087
DIO8_1/SynchedTick_Delay_RNI5BJL:B,12061
DIO8_1/SynchedTick_Delay_RNI5BJL:Y,12061
MDTTop_1/un1_discoverIdDataOut_0_iv_4[29]:A,13950
MDTTop_1/un1_discoverIdDataOut_0_iv_4[29]:B,9468
MDTTop_1/un1_discoverIdDataOut_0_iv_4[29]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[29]:Y,9468
SerMemInt_1/SerialDataOutputMux_ss0:A,11943
SerMemInt_1/SerialDataOutputMux_ss0:B,11950
SerMemInt_1/SerialDataOutputMux_ss0:C,11838
SerMemInt_1/SerialDataOutputMux_ss0:Y,11838
Quad_1/QuadXface_2/QuadCount_RNI27067[5]:A,13971
Quad_1/QuadXface_2/QuadCount_RNI27067[5]:B,10783
Quad_1/QuadXface_2/QuadCount_RNI27067[5]:C,13761
Quad_1/QuadXface_2/QuadCount_RNI27067[5]:FCI,10688
Quad_1/QuadXface_2/QuadCount_RNI27067[5]:FCO,10688
Quad_1/QuadXface_2/QuadCount_RNI27067[5]:S,10876
ExpModLED_1/Exp1LED[1]:ALn,-4495
ExpModLED_1/Exp1LED[1]:CLK,14402
ExpModLED_1/Exp1LED[1]:D,
ExpModLED_1/Exp1LED[1]:EN,-11312
ExpModLED_1/Exp1LED[1]:Q,14402
SSITop_2/SSIDataLatch[8]:CLK,
SSITop_2/SSIDataLatch[8]:D,15326
SSITop_2/SSIDataLatch[8]:EN,12103
SSITop_2/SSIDataLatch[8]:Q,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[6]:A,12566
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[6]:B,12359
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[6]:C,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[6]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[6]:Y,12359
SSITop_1/linebreakdelay_2:A,14454
SSITop_1/linebreakdelay_2:B,14398
SSITop_1/linebreakdelay_2:C,12969
SSITop_1/linebreakdelay_2:D,12855
SSITop_1/linebreakdelay_2:Y,12855
DiscID_1/discoverIdDataOut_1_ss3_i_i_o2:A,
DiscID_1/discoverIdDataOut_1_ss3_i_i_o2:B,1442
DiscID_1/discoverIdDataOut_1_ss3_i_i_o2:C,1427
DiscID_1/discoverIdDataOut_1_ss3_i_i_o2:D,161
DiscID_1/discoverIdDataOut_1_ss3_i_i_o2:Y,161
Decode_1/un1_exp0quadinputread_0_a2:A,13827
Decode_1/un1_exp0quadinputread_0_a2:B,16086
Decode_1/un1_exp0quadinputread_0_a2:Y,13827
Quad_1/QuadXface_5/un3_capturehomecounts_0_o2_0:A,10891
Quad_1/QuadXface_5/un3_capturehomecounts_0_o2_0:B,12184
Quad_1/QuadXface_5/un3_capturehomecounts_0_o2_0:C,10804
Quad_1/QuadXface_5/un3_capturehomecounts_0_o2_0:D,10633
Quad_1/QuadXface_5/un3_capturehomecounts_0_o2_0:Y,10633
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux_0[5]:A,10408
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux_0[5]:B,11761
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux_0[5]:C,
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux_0[5]:D,
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux_0[5]:FCI,
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux_0[5]:Y,10408
Quad_1/QuadXface_5/AccumOverflow:CLK,
Quad_1/QuadXface_5/AccumOverflow:D,15334
Quad_1/QuadXface_5/AccumOverflow:EN,12103
Quad_1/QuadXface_5/AccumOverflow:Q,
Quad_1/QuadXface_6/QuadDataOut_1_17:A,
Quad_1/QuadXface_6/QuadDataOut_1_17:B,16539
Quad_1/QuadXface_6/QuadDataOut_1_17:C,16449
Quad_1/QuadXface_6/QuadDataOut_1_17:Y,16449
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2[1]:A,14333
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2[1]:B,12913
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2[1]:C,9180
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2[1]:Y,9180
MDTTop_2/RisingACountEnablePipe:CLK,5984
MDTTop_2/RisingACountEnablePipe:D,3629
MDTTop_2/RisingACountEnablePipe:Q,5984
DIO8_1/Counter_Z[3]:CLK,8414
DIO8_1/Counter_Z[3]:D,6418
DIO8_1/Counter_Z[3]:Q,8414
MDTTop_2/RisingA[3]:CLK,3472
MDTTop_2/RisingA[3]:D,6977
MDTTop_2/RisingA[3]:Q,3472
DIO8_1/D8InputReg1[2]:CLK,
DIO8_1/D8InputReg1[2]:D,15303
DIO8_1/D8InputReg1[2]:EN,12603
DIO8_1/D8InputReg1[2]:Q,
Quad_1/QuadXface_5/Latch0Reg[7]:CLK,
Quad_1/QuadXface_5/Latch0Reg[7]:D,15287
Quad_1/QuadXface_5/Latch0Reg[7]:EN,13858
Quad_1/QuadXface_5/Latch0Reg[7]:Q,
LatCnt_1/LatencyCounter_cry[23]:B,5621
LatCnt_1/LatencyCounter_cry[23]:FCI,5176
LatCnt_1/LatencyCounter_cry[23]:FCO,5176
LatCnt_1/LatencyCounter_cry[23]:S,5328
CPULED_1/CPUStatusLED_RNI53L7[1]:A,
CPULED_1/CPUStatusLED_RNI53L7[1]:Y,
ExpModLED_1/Exp3LED_7_i_m2_1[3]:A,
ExpModLED_1/Exp3LED_7_i_m2_1[3]:B,13125
ExpModLED_1/Exp3LED_7_i_m2_1[3]:C,-12189
ExpModLED_1/Exp3LED_7_i_m2_1[3]:D,-11286
ExpModLED_1/Exp3LED_7_i_m2_1[3]:Y,-12189
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[5]:A,12685
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[5]:B,12478
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[5]:C,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[5]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[5]:Y,12478
Decode_1/g0:A,9601
Decode_1/g0:B,9570
Decode_1/g0:Y,9570
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux[1]:A,13008
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux[1]:B,12872
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux[1]:C,11334
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux[1]:D,
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux[1]:FCO,
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux[1]:Y,11334
SSITop_1/ToggleEn:CLK,12768
SSITop_1/ToggleEn:D,12775
SSITop_1/ToggleEn:Q,12768
Quad_1/QuadXface_6/Latch1Lat:CLK,
Quad_1/QuadXface_6/Latch1Lat:D,15303
Quad_1/QuadXface_6/Latch1Lat:EN,12103
Quad_1/QuadXface_6/Latch1Lat:Q,
Quad_1/QuadXface_4/HomeReg[2]:CLK,
Quad_1/QuadXface_4/HomeReg[2]:D,15287
Quad_1/QuadXface_4/HomeReg[2]:EN,15120
Quad_1/QuadXface_4/HomeReg[2]:Q,
Quad_1/QuadXface_5/Latch0Reg[3]:CLK,
Quad_1/QuadXface_5/Latch0Reg[3]:D,15287
Quad_1/QuadXface_5/Latch0Reg[3]:EN,13858
Quad_1/QuadXface_5/Latch0Reg[3]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[10]:A,11701
MDTTop_1/un1_discoverIdDataOut_0_iv_4[10]:B,13966
MDTTop_1/un1_discoverIdDataOut_0_iv_4[10]:C,10061
MDTTop_1/un1_discoverIdDataOut_0_iv_4[10]:D,11046
MDTTop_1/un1_discoverIdDataOut_0_iv_4[10]:Y,10061
MDTTop_1/TransducerSelect_2[1]:CLK,5778
MDTTop_1/TransducerSelect_2[1]:D,
MDTTop_1/TransducerSelect_2[1]:EN,-7344
MDTTop_1/TransducerSelect_2[1]:Q,5778
MDTTop_1/TransducerSelect_2[1]:SLn,-3994
CtrlIO_1/Count_RNO[2]:A,8294
CtrlIO_1/Count_RNO[2]:B,14207
CtrlIO_1/Count_RNO[2]:C,11788
CtrlIO_1/Count_RNO[2]:Y,8294
Quad_1/QuadXface_2/Latch1Reg[13]:CLK,
Quad_1/QuadXface_2/Latch1Reg[13]:D,15287
Quad_1/QuadXface_2/Latch1Reg[13]:EN,13858
Quad_1/QuadXface_2/Latch1Reg[13]:Q,
DIO8_1/D8OutputReg0[23]:ALn,-4495
DIO8_1/D8OutputReg0[23]:CLK,12291
DIO8_1/D8OutputReg0[23]:D,
DIO8_1/D8OutputReg0[23]:EN,-9145
DIO8_1/D8OutputReg0[23]:Q,12291
SerMemInt_1/SerialDataInput[2]:CLK,15326
SerMemInt_1/SerialDataInput[2]:D,15326
SerMemInt_1/SerialDataInput[2]:EN,11644
SerMemInt_1/SerialDataInput[2]:Q,15326
ExpModLED_1/ShiftRegister1_3_i_m2_2[3]:A,14485
ExpModLED_1/ShiftRegister1_3_i_m2_2[3]:B,14402
ExpModLED_1/ShiftRegister1_3_i_m2_2[3]:C,11669
ExpModLED_1/ShiftRegister1_3_i_m2_2[3]:D,9180
ExpModLED_1/ShiftRegister1_3_i_m2_2[3]:Y,9180
Quad_1/QuadXface_4/Latch1Reg[11]:CLK,
Quad_1/QuadXface_4/Latch1Reg[11]:D,15287
Quad_1/QuadXface_4/Latch1Reg[11]:EN,13858
Quad_1/QuadXface_4/Latch1Reg[11]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[27]:A,1683
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[27]:B,3927
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[27]:C,11957
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[27]:Y,1683
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[5]:CLK,13162
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[5]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[5]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[5]:Q,13162
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[5]:SLn,9714
MDTTop_1/un1_discoverIdDataOut_iv_14_RNO[1]:A,16242
MDTTop_1/un1_discoverIdDataOut_iv_14_RNO[1]:B,
MDTTop_1/un1_discoverIdDataOut_iv_14_RNO[1]:C,
MDTTop_1/un1_discoverIdDataOut_iv_14_RNO[1]:D,5939
MDTTop_1/un1_discoverIdDataOut_iv_14_RNO[1]:Y,5939
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_12:CLK,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_12:IPCLKn,
MDTTop_1/un254_data:A,13457
MDTTop_1/un254_data:B,12338
MDTTop_1/un254_data:C,5307
MDTTop_1/un254_data:D,13543
MDTTop_1/un254_data:Y,5307
DiscID_1/DiscExpID_1/ExpansionID0_1[5]:CLK,15326
DiscID_1/DiscExpID_1/ExpansionID0_1[5]:D,15326
DiscID_1/DiscExpID_1/ExpansionID0_1[5]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID0_1[5]:Q,15326
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[13]:A,3835
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[13]:B,6726
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[13]:C,3624
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[13]:D,6670
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[13]:Y,3624
MDTTop_1/un1_discoverIdDataOut_0_iv_7[13]:A,9064
MDTTop_1/un1_discoverIdDataOut_0_iv_7[13]:B,15883
MDTTop_1/un1_discoverIdDataOut_0_iv_7[13]:C,15808
MDTTop_1/un1_discoverIdDataOut_0_iv_7[13]:D,6670
MDTTop_1/un1_discoverIdDataOut_0_iv_7[13]:Y,6670
MDTTop_1/CounterOverFlow:CLK,4728
MDTTop_1/CounterOverFlow:D,5743
MDTTop_1/CounterOverFlow:Q,4728
RtdExpIDLED_1/Exp_Mxd_ID_LOAD_i_m2:A,
RtdExpIDLED_1/Exp_Mxd_ID_LOAD_i_m2:B,
RtdExpIDLED_1/Exp_Mxd_ID_LOAD_i_m2:C,
RtdExpIDLED_1/Exp_Mxd_ID_LOAD_i_m2:Y,
ExtADDR_ibuf[4]/U0/U_IOINFF:A,2171
ExtADDR_ibuf[4]/U0/U_IOINFF:Y,2171
CtrlOut_1/un3_controloutputoneshot:A,11767
CtrlOut_1/un3_controloutputoneshot:B,11669
CtrlOut_1/un3_controloutputoneshot:C,11626
CtrlOut_1/un3_controloutputoneshot:Y,11626
Quad_1/QuadXface_4/HomeArm_1:A,-10946
Quad_1/QuadXface_4/HomeArm_1:B,-3791
Quad_1/QuadXface_4/HomeArm_1:C,14188
Quad_1/QuadXface_4/HomeArm_1:D,
Quad_1/QuadXface_4/HomeArm_1:Y,-10946
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[12]:CLK,10913
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[12]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[12]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[12]:Q,10913
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[12]:SLn,9714
Quad_1/QuadXface_5/QuadLatch[11]:CLK,
Quad_1/QuadXface_5/QuadLatch[11]:D,15287
Quad_1/QuadXface_5/QuadLatch[11]:EN,12103
Quad_1/QuadXface_5/QuadLatch[11]:Q,
ExpModLED_1/expLedDataOut_1_m4_1[2]:A,12901
ExpModLED_1/expLedDataOut_1_m4_1[2]:B,10580
ExpModLED_1/expLedDataOut_1_m4_1[2]:C,
ExpModLED_1/expLedDataOut_1_m4_1[2]:D,13817
ExpModLED_1/expLedDataOut_1_m4_1[2]:Y,10580
MDTTop_1/CountRA[4]:CLK,5526
MDTTop_1/CountRA[4]:D,5689
MDTTop_1/CountRA[4]:EN,5496
MDTTop_1/CountRA[4]:Q,5526
MDTTop_1/CountRA[4]:SLn,6387
SerMemInt_1/WriteFlag_2:CLK,10278
SerMemInt_1/WriteFlag_2:D,6303
SerMemInt_1/WriteFlag_2:Q,10278
Decode_1/un141_data_i_6:A,13764
Decode_1/un141_data_i_6:B,13733
Decode_1/un141_data_i_6:C,
Decode_1/un141_data_i_6:D,11406
Decode_1/un141_data_i_6:Y,11406
MDTTop_2/un17_retpulsedelayenable_RNI9P5C:A,4696
MDTTop_2/un17_retpulsedelayenable_RNI9P5C:B,5451
MDTTop_2/un17_retpulsedelayenable_RNI9P5C:Y,4696
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0_1:A,14343
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0_1:B,13180
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0_1:C,10726
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0_1:D,12843
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0_1:Y,10726
SSITop_1/DelayCounter_cry[1]:B,13840
SSITop_1/DelayCounter_cry[1]:FCI,13813
SSITop_1/DelayCounter_cry[1]:FCO,13813
SSITop_1/DelayCounter_cry[1]:S,14069
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_28:C,7723
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_28:IPC,7723
CtrlOut_2/ShiftRegister[7]:CLK,14235
CtrlOut_2/ShiftRegister[7]:D,12813
CtrlOut_2/ShiftRegister[7]:EN,12700
CtrlOut_2/ShiftRegister[7]:Q,14235
Quad_1/QuadXface_1/Latch1Reg[9]:CLK,
Quad_1/QuadXface_1/Latch1Reg[9]:D,15287
Quad_1/QuadXface_1/Latch1Reg[9]:EN,13858
Quad_1/QuadXface_1/Latch1Reg[9]:Q,
DIO8_1/D8OutputReg1[24]:ALn,-4495
DIO8_1/D8OutputReg1[24]:CLK,11986
DIO8_1/D8OutputReg1[24]:D,
DIO8_1/D8OutputReg1[24]:EN,-8821
DIO8_1/D8OutputReg1[24]:Q,11986
Decode_1/un53_data:A,14978
Decode_1/un53_data:B,
Decode_1/un53_data:Y,14978
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_31:C,7930
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_31:IPC,7930
ExpSigRoute_1/un1_expa_clk_u_0[5]:A,
ExpSigRoute_1/un1_expa_clk_u_0[5]:B,
ExpSigRoute_1/un1_expa_clk_u_0[5]:C,
ExpSigRoute_1/un1_expa_clk_u_0[5]:D,
ExpSigRoute_1/un1_expa_clk_u_0[5]:Y,
Quad_1/QuadXface_1/Latch0ArmedState[0]:CLK,13326
Quad_1/QuadXface_1/Latch0ArmedState[0]:D,-11156
Quad_1/QuadXface_1/Latch0ArmedState[0]:Q,13326
WDT_1/PUReg[19]:CLK,13333
WDT_1/PUReg[19]:EN,-4023
WDT_1/PUReg[19]:Q,13333
WDT_1/PUReg[19]:SLn,13795
Quad_1/QuadXface_2/QH[2]:CLK,14215
Quad_1/QuadXface_2/QH[2]:D,15318
Quad_1/QuadXface_2/QH[2]:Q,14215
MDTTop_2/DataValid_1:A,5992
MDTTop_2/DataValid_1:B,4556
MDTTop_2/DataValid_1:C,5802
MDTTop_2/DataValid_1:Y,4556
DIO8_1/d8DataOut_m2_2[14]:A,12113
DIO8_1/d8DataOut_m2_2[14]:B,10926
DIO8_1/d8DataOut_m2_2[14]:C,
DIO8_1/d8DataOut_m2_2[14]:D,
DIO8_1/d8DataOut_m2_2[14]:Y,10926
DiscID_1/DiscExpID_1/State[4]:CLK,13113
DiscID_1/DiscExpID_1/State[4]:D,13026
DiscID_1/DiscExpID_1/State[4]:Q,13113
Decode_1/un1_data_3_RNIEC731:A,5893
Decode_1/un1_data_3_RNIEC731:B,12688
Decode_1/un1_data_3_RNIEC731:C,13579
Decode_1/un1_data_3_RNIEC731:Y,5893
SSITop_1/DelayTerminalCount[1]:CLK,12966
SSITop_1/DelayTerminalCount[1]:D,
SSITop_1/DelayTerminalCount[1]:EN,-7666
SSITop_1/DelayTerminalCount[1]:Q,12966
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0_11:A,9978
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0_11:B,9937
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0_11:C,9840
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0_11:D,9722
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0_11:Y,9722
Quad_1/QuadXface_2/QuadCount[9]:CLK,10902
Quad_1/QuadXface_2/QuadCount[9]:D,10802
Quad_1/QuadXface_2/QuadCount[9]:Q,10902
Quad_1/QuadXface_2/QuadCount[9]:SLn,11847
Quad_1/QuadXface_6/QZ[2]:CLK,12991
Quad_1/QuadXface_6/QZ[2]:D,15326
Quad_1/QuadXface_6/QZ[2]:Q,12991
CtrlOut_1/ShiftRegister_4[7]:A,15612
CtrlOut_1/ShiftRegister_4[7]:B,14235
CtrlOut_1/ShiftRegister_4[7]:C,12813
CtrlOut_1/ShiftRegister_4[7]:Y,12813
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[10]:A,10674
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[10]:B,10598
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[10]:C,10931
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[10]:D,10626
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[10]:FCO,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[10]:Y,10598
Analog_1/Ser2Par_1/S2P_Data_3[4]:A,13250
Analog_1/Ser2Par_1/S2P_Data_3[4]:B,13159
Analog_1/Ser2Par_1/S2P_Data_3[4]:C,11411
Analog_1/Ser2Par_1/S2P_Data_3[4]:Y,11411
MDTTop_2/un13_risingacountdisable:A,5732
MDTTop_2/un13_risingacountdisable:B,3472
MDTTop_2/un13_risingacountdisable:C,5812
MDTTop_2/un13_risingacountdisable:Y,3472
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[13]:A,15931
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[13]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[13]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[13]:D,6726
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[13]:Y,6726
CtrlIO_1/controlIoDataOut_1_m0_0_a2[30]:A,
CtrlIO_1/controlIoDataOut_1_m0_0_a2[30]:B,16457
CtrlIO_1/controlIoDataOut_1_m0_0_a2[30]:Y,16457
SerMemInt_1/SerialDataOutput[4]:CLK,13183
SerMemInt_1/SerialDataOutput[4]:D,5063
SerMemInt_1/SerialDataOutput[4]:EN,10316
SerMemInt_1/SerialDataOutput[4]:Q,13183
MDTTop_1/State_r[3]:A,5969
MDTTop_1/State_r[3]:B,-3745
MDTTop_1/State_r[3]:Y,-3745
Analog_1/StateMach_1/intWriteConversion2:CLK,14223
Analog_1/StateMach_1/intWriteConversion2:D,15318
Analog_1/StateMach_1/intWriteConversion2:Q,14223
MDTTop_1/un1_discoverIdDataOut_0_iv_1[17]:A,8075
MDTTop_1/un1_discoverIdDataOut_0_iv_1[17]:B,12586
MDTTop_1/un1_discoverIdDataOut_0_iv_1[17]:C,13445
MDTTop_1/un1_discoverIdDataOut_0_iv_1[17]:D,3512
MDTTop_1/un1_discoverIdDataOut_0_iv_1[17]:Y,3512
ExpSigRoute_4/un1_serialmemorydataout_iv_0_a2_1[1]:A,
ExpSigRoute_4/un1_serialmemorydataout_iv_0_a2_1[1]:B,
ExpSigRoute_4/un1_serialmemorydataout_iv_0_a2_1[1]:C,
ExpSigRoute_4/un1_serialmemorydataout_iv_0_a2_1[1]:Y,
Quad_1/QuadXface_1/HomeReg[7]:CLK,
Quad_1/QuadXface_1/HomeReg[7]:D,15287
Quad_1/QuadXface_1/HomeReg[7]:EN,15120
Quad_1/QuadXface_1/HomeReg[7]:Q,
CtrlOut_2/StateMachine.ShiftEnable_3_u:A,14240
CtrlOut_2/StateMachine.ShiftEnable_3_u:B,12922
CtrlOut_2/StateMachine.ShiftEnable_3_u:C,14160
CtrlOut_2/StateMachine.ShiftEnable_3_u:D,13986
CtrlOut_2/StateMachine.ShiftEnable_3_u:Y,12922
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[13]:CLK,10712
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[13]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[13]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[13]:Q,10712
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[13]:SLn,9714
Quad_1/QuadXface_4/Latch1ArmedState_1[1]:A,-10946
Quad_1/QuadXface_4/Latch1ArmedState_1[1]:B,-3806
Quad_1/QuadXface_4/Latch1ArmedState_1[1]:C,14188
Quad_1/QuadXface_4/Latch1ArmedState_1[1]:D,
Quad_1/QuadXface_4/Latch1ArmedState_1[1]:Y,-10946
SSITop_1/SSIDataLatch_Z[27]:CLK,
SSITop_1/SSIDataLatch_Z[27]:D,15326
SSITop_1/SSIDataLatch_Z[27]:EN,12103
SSITop_1/SSIDataLatch_Z[27]:Q,
Quad_1/QuadXface_2/QuadLatch[14]:CLK,
Quad_1/QuadXface_2/QuadLatch[14]:D,15287
Quad_1/QuadXface_2/QuadLatch[14]:EN,12103
Quad_1/QuadXface_2/QuadLatch[14]:Q,
Quad_1/QuadXface_2/Latch1Reg[12]:CLK,
Quad_1/QuadXface_2/Latch1Reg[12]:D,15287
Quad_1/QuadXface_2/Latch1Reg[12]:EN,13858
Quad_1/QuadXface_2/Latch1Reg[12]:Q,
MDTTop_1/CountRA[9]:CLK,5621
MDTTop_1/CountRA[9]:D,5594
MDTTop_1/CountRA[9]:EN,5496
MDTTop_1/CountRA[9]:Q,5621
MDTTop_1/CountRA[9]:SLn,6387
MDTTop_1/un1_discoverIdDataOut_0_iv_11[15]:A,12860
MDTTop_1/un1_discoverIdDataOut_0_iv_11[15]:B,6726
MDTTop_1/un1_discoverIdDataOut_0_iv_11[15]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_11[15]:D,9941
MDTTop_1/un1_discoverIdDataOut_0_iv_11[15]:Y,6726
SSITop_2/linebreakdelay_2:A,14454
SSITop_2/linebreakdelay_2:B,14398
SSITop_2/linebreakdelay_2:C,12969
SSITop_2/linebreakdelay_2:D,12855
SSITop_2/linebreakdelay_2:Y,12855
Decode_1/un3_axis1x022write_0_a2:A,
Decode_1/un3_axis1x022write_0_a2:B,
Decode_1/un3_axis1x022write_0_a2:C,
Decode_1/un3_axis1x022write_0_a2:D,
Decode_1/un3_axis1x022write_0_a2:Y,
MDTTop_1/un1_discoverIdDataOut_0_iv_2[17]:A,9393
MDTTop_1/un1_discoverIdDataOut_0_iv_2[17]:B,6997
MDTTop_1/un1_discoverIdDataOut_0_iv_2[17]:C,13733
MDTTop_1/un1_discoverIdDataOut_0_iv_2[17]:D,12404
MDTTop_1/un1_discoverIdDataOut_0_iv_2[17]:Y,6997
DATA_iobuf[21]/U0/U_IOOUTFF:A,3690
DATA_iobuf[21]/U0/U_IOOUTFF:Y,3690
DiscID_1/discoverIdDataOut_1_m4_0_0[16]:A,13520
DiscID_1/discoverIdDataOut_1_m4_0_0[16]:B,13631
DiscID_1/discoverIdDataOut_1_m4_0_0[16]:C,12591
DiscID_1/discoverIdDataOut_1_m4_0_0[16]:Y,12591
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_6:IPC,
MDTTop_2/TrailingCountDecode_1_0_.m8:A,6890
MDTTop_2/TrailingCountDecode_1_0_.m8:B,6838
MDTTop_2/TrailingCountDecode_1_0_.m8:C,5786
MDTTop_2/TrailingCountDecode_1_0_.m8:D,5664
MDTTop_2/TrailingCountDecode_1_0_.m8:Y,5664
Decode_1/un3_axis1x020write_0_a2:A,
Decode_1/un3_axis1x020write_0_a2:B,
Decode_1/un3_axis1x020write_0_a2:C,
Decode_1/un3_axis1x020write_0_a2:D,
Decode_1/un3_axis1x020write_0_a2:Y,
SSITop_2/ssiDataOut_0[11]:A,15083
SSITop_2/ssiDataOut_0[11]:B,
SSITop_2/ssiDataOut_0[11]:C,
SSITop_2/ssiDataOut_0[11]:Y,15083
TickSync_1/LatchedTickSync_1_0_a2:A,9984
TickSync_1/LatchedTickSync_1_0_a2:B,14235
TickSync_1/LatchedTickSync_1_0_a2:Y,9984
Quad_1/QuadXface_6/IllegalTransitionLat:CLK,15334
Quad_1/QuadXface_6/IllegalTransitionLat:EN,11088
Quad_1/QuadXface_6/IllegalTransitionLat:Q,15334
Quad_1/QuadXface_6/IllegalTransitionLat:SLn,11847
MDTTop_1/un1_discoverIdDataOut_0_iv_5[27]:A,12882
MDTTop_1/un1_discoverIdDataOut_0_iv_5[27]:B,7278
MDTTop_1/un1_discoverIdDataOut_0_iv_5[27]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_5[27]:D,3563
MDTTop_1/un1_discoverIdDataOut_0_iv_5[27]:Y,3563
Quad_1/QuadXface_6/IllegalTransitionLat_RNO:A,11088
Quad_1/QuadXface_6/IllegalTransitionLat_RNO:B,12828
Quad_1/QuadXface_6/IllegalTransitionLat_RNO:Y,11088
Analog_1/Ser2Par_1/S2P_Data_3[12]:A,13211
Analog_1/Ser2Par_1/S2P_Data_3[12]:B,13120
Analog_1/Ser2Par_1/S2P_Data_3[12]:C,11372
Analog_1/Ser2Par_1/S2P_Data_3[12]:Y,11372
WDT_1/WDTDelay[11]:ALn,
WDT_1/WDTDelay[11]:CLK,15006
WDT_1/WDTDelay[11]:D,
WDT_1/WDTDelay[11]:EN,-3973
WDT_1/WDTDelay[11]:Q,15006
MDTTop_1/un1_discoverIdDataOut_0_iv_1[30]:A,11792
MDTTop_1/un1_discoverIdDataOut_0_iv_1[30]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_1[30]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_1[30]:D,6741
MDTTop_1/un1_discoverIdDataOut_0_iv_1[30]:Y,6741
DIO8_1/d8DataOut_m6_cZ[3]:A,14717
DIO8_1/d8DataOut_m6_cZ[3]:B,12656
DIO8_1/d8DataOut_m6_cZ[3]:C,12325
DIO8_1/d8DataOut_m6_cZ[3]:D,12258
DIO8_1/d8DataOut_m6_cZ[3]:Y,12258
Analog_1/StateMach_1/State_srsts_0_i_0[3]:A,13201
Analog_1/StateMach_1/State_srsts_0_i_0[3]:B,13143
Analog_1/StateMach_1/State_srsts_0_i_0[3]:C,13040
Analog_1/StateMach_1/State_srsts_0_i_0[3]:D,12426
Analog_1/StateMach_1/State_srsts_0_i_0[3]:Y,12426
Quad_1/QuadXface_6/Latch0Reg[3]:CLK,
Quad_1/QuadXface_6/Latch0Reg[3]:D,15287
Quad_1/QuadXface_6/Latch0Reg[3]:EN,13858
Quad_1/QuadXface_6/Latch0Reg[3]:Q,
DIO8_1/un1_IntDout_iv_0_m2_1_0_wmux_0[15]:A,10501
DIO8_1/un1_IntDout_iv_0_m2_1_0_wmux_0[15]:B,11548
DIO8_1/un1_IntDout_iv_0_m2_1_0_wmux_0[15]:C,13350
DIO8_1/un1_IntDout_iv_0_m2_1_0_wmux_0[15]:D,13090
DIO8_1/un1_IntDout_iv_0_m2_1_0_wmux_0[15]:FCI,
DIO8_1/un1_IntDout_iv_0_m2_1_0_wmux_0[15]:Y,10501
DiscID_1/DiscExpID_1/ExpansionID3_1_fast_RNIUI4R1[9]:A,-11782
DiscID_1/DiscExpID_1/ExpansionID3_1_fast_RNIUI4R1[9]:B,-11838
DiscID_1/DiscExpID_1/ExpansionID3_1_fast_RNIUI4R1[9]:C,-13076
DiscID_1/DiscExpID_1/ExpansionID3_1_fast_RNIUI4R1[9]:D,-13148
DiscID_1/DiscExpID_1/ExpansionID3_1_fast_RNIUI4R1[9]:Y,-13148
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_33:B,9098
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_33:C,7968
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_33:IPB,9098
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_33:IPC,7968
SSITop_1/intSSI_CLK_2:A,14087
SSITop_1/intSSI_CLK_2:B,13085
SSITop_1/intSSI_CLK_2:C,14104
SSITop_1/intSSI_CLK_2:D,14034
SSITop_1/intSSI_CLK_2:Y,13085
Quad_1/QuadXface_6/un3_capturehomecounts_0_a2:A,12119
Quad_1/QuadXface_6/un3_capturehomecounts_0_a2:B,13331
Quad_1/QuadXface_6/un3_capturehomecounts_0_a2:C,10611
Quad_1/QuadXface_6/un3_capturehomecounts_0_a2:D,10771
Quad_1/QuadXface_6/un3_capturehomecounts_0_a2:Y,10611
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO_0[14]:A,2609
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO_0[14]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO_0[14]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO_0[14]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO_0[14]:Y,2609
ExpModLED_1/intExpLEDSelect_ns_0[1]:A,-12045
ExpModLED_1/intExpLEDSelect_ns_0[1]:B,-3806
ExpModLED_1/intExpLEDSelect_ns_0[1]:C,14188
ExpModLED_1/intExpLEDSelect_ns_0[1]:Y,-12045
Quad_1/QuadXface_6/LEDStatusWrite_or_0_0_a2:A,
Quad_1/QuadXface_6/LEDStatusWrite_or_0_0_a2:B,-8429
Quad_1/QuadXface_6/LEDStatusWrite_or_0_0_a2:Y,-8429
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[15]:A,15931
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[15]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[15]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[15]:D,6726
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[15]:Y,6726
SSITop_2/DelayCounter_s[15]:B,14069
SSITop_2/DelayCounter_s[15]:FCI,13813
SSITop_2/DelayCounter_s[15]:S,13813
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[8]:A,14587
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[8]:B,14716
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[8]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[8]:D,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[8]:Y,14587
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[22]:A,6907
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[22]:B,13962
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[22]:C,13969
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[22]:D,12124
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[22]:Y,6907
ExpModLED_1/expLedDataOut_1_m6s2:A,17725
ExpModLED_1/expLedDataOut_1_m6s2:B,15406
ExpModLED_1/expLedDataOut_1_m6s2:C,14207
ExpModLED_1/expLedDataOut_1_m6s2:D,14014
ExpModLED_1/expLedDataOut_1_m6s2:Y,14014
SSITop_2/TransducerSelect[0]:CLK,15604
SSITop_2/TransducerSelect[0]:D,
SSITop_2/TransducerSelect[0]:EN,-7390
SSITop_2/TransducerSelect[0]:Q,15604
Decode_1/un3_fpgaidread_0_o2:A,1618
Decode_1/un3_fpgaidread_0_o2:B,1558
Decode_1/un3_fpgaidread_0_o2:Y,1558
Quad_1/QuadXface_4/EdgeMode:CLK,
Quad_1/QuadXface_4/EdgeMode:D,-7004
Quad_1/QuadXface_4/EdgeMode:EN,-10996
Quad_1/QuadXface_4/EdgeMode:Q,
Quad_1/QuadXface_4/QuadLatch[5]:CLK,
Quad_1/QuadXface_4/QuadLatch[5]:D,15287
Quad_1/QuadXface_4/QuadLatch[5]:EN,12103
Quad_1/QuadXface_4/QuadLatch[5]:Q,
Analog_1/StateMach_1/State_RNO[1]:A,14317
Analog_1/StateMach_1/State_RNO[1]:B,14227
Analog_1/StateMach_1/State_RNO[1]:C,9840
Analog_1/StateMach_1/State_RNO[1]:D,13507
Analog_1/StateMach_1/State_RNO[1]:Y,9840
Analog_1/DataBuf_1/WritePointerc_i:A,14248
Analog_1/DataBuf_1/WritePointerc_i:B,11639
Analog_1/DataBuf_1/WritePointerc_i:C,14111
Analog_1/DataBuf_1/WritePointerc_i:Y,11639
SerMemInt_1/SerialDataOutputMux[2]:A,14209
SerMemInt_1/SerialDataOutputMux[2]:B,6221
SerMemInt_1/SerialDataOutputMux[2]:C,5161
SerMemInt_1/SerialDataOutputMux[2]:D,12888
SerMemInt_1/SerialDataOutputMux[2]:Y,5161
Decode_1/un1_discoverIdDataOut_0_iv_6_RNO[31]:A,7286
Decode_1/un1_discoverIdDataOut_0_iv_6_RNO[31]:B,15256
Decode_1/un1_discoverIdDataOut_0_iv_6_RNO[31]:C,10580
Decode_1/un1_discoverIdDataOut_0_iv_6_RNO[31]:D,
Decode_1/un1_discoverIdDataOut_0_iv_6_RNO[31]:Y,7286
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_7:IPENn,
Quad_1/QuadXface_5/LatchedDec_RNID5EG:B,10706
Quad_1/QuadXface_5/LatchedDec_RNID5EG:C,13782
Quad_1/QuadXface_5/LatchedDec_RNID5EG:D,13355
Quad_1/QuadXface_5/LatchedDec_RNID5EG:FCO,10706
Quad_1/QuadXface_6/LatchedInc_1_0_0:A,-2443
Quad_1/QuadXface_6/LatchedInc_1_0_0:B,14089
Quad_1/QuadXface_6/LatchedInc_1_0_0:C,-3681
Quad_1/QuadXface_6/LatchedInc_1_0_0:D,-3779
Quad_1/QuadXface_6/LatchedInc_1_0_0:Y,-3779
CtrlOut_1/ShiftRegister[10]:CLK,14235
CtrlOut_1/ShiftRegister[10]:D,12813
CtrlOut_1/ShiftRegister[10]:EN,12700
CtrlOut_1/ShiftRegister[10]:Q,14235
LatCnt_1/LatencyCounter_cry[12]:B,5412
LatCnt_1/LatencyCounter_cry[12]:FCI,5176
LatCnt_1/LatencyCounter_cry[12]:FCO,5176
LatCnt_1/LatencyCounter_cry[12]:S,5537
DIO8_1/un1_IntDout_iv_0[8]:A,10395
DIO8_1/un1_IntDout_iv_0[8]:B,14235
DIO8_1/un1_IntDout_iv_0[8]:C,8654
DIO8_1/un1_IntDout_iv_0[8]:D,8574
DIO8_1/un1_IntDout_iv_0[8]:Y,8574
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[18]:A,6998
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[18]:B,7197
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[18]:C,5956
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[18]:D,2261
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[18]:Y,2261
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[10]:A,13282
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[10]:B,13282
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[10]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[10]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[10]:Y,13282
Quad_1/QuadXface_1/QuadLatch[5]:CLK,
Quad_1/QuadXface_1/QuadLatch[5]:D,15287
Quad_1/QuadXface_1/QuadLatch[5]:EN,12103
Quad_1/QuadXface_1/QuadLatch[5]:Q,
SerMemInt_1/ShiftEnable_RNO_1:A,8706
SerMemInt_1/ShiftEnable_RNO_1:B,8615
SerMemInt_1/ShiftEnable_RNO_1:C,8566
SerMemInt_1/ShiftEnable_RNO_1:D,-1035
SerMemInt_1/ShiftEnable_RNO_1:Y,-1035
Quad_1/QuadXface_3/QL1[2]:CLK,14215
Quad_1/QuadXface_3/QL1[2]:D,15318
Quad_1/QuadXface_3/QL1[2]:Q,14215
SSITop_1/TurnShiftOff_RNO:A,12992
SSITop_1/TurnShiftOff_RNO:B,12936
SSITop_1/TurnShiftOff_RNO:C,12848
SSITop_1/TurnShiftOff_RNO:Y,12848
SSITop_1/Serial2ParallelData[19]:CLK,15326
SSITop_1/Serial2ParallelData[19]:D,15326
SSITop_1/Serial2ParallelData[19]:EN,10706
SSITop_1/Serial2ParallelData[19]:Q,15326
SSITop_1/Serial2ParallelData[19]:SLn,11847
Analog_1/DataBuf_1/AddrBank1_0[5]:A,13946
Analog_1/DataBuf_1/AddrBank1_0[5]:B,
Analog_1/DataBuf_1/AddrBank1_0[5]:C,7889
Analog_1/DataBuf_1/AddrBank1_0[5]:D,13539
Analog_1/DataBuf_1/AddrBank1_0[5]:Y,7889
TickSync_1/LatchedTickSync:CLK,-7054
TickSync_1/LatchedTickSync:D,9984
TickSync_1/LatchedTickSync:EN,
TickSync_1/LatchedTickSync:Q,-7054
Exp1Data_iobuf[1]/U0/U_IOPAD:D,
Exp1Data_iobuf[1]/U0/U_IOPAD:E,
Exp1Data_iobuf[1]/U0/U_IOPAD:PAD,
Exp1Data_iobuf[1]/U0/U_IOPAD:Y,
Decode_1/un1_exp3quadinputread_0_a2:A,12815
Decode_1/un1_exp3quadinputread_0_a2:B,14862
Decode_1/un1_exp3quadinputread_0_a2:C,
Decode_1/un1_exp3quadinputread_0_a2:D,15909
Decode_1/un1_exp3quadinputread_0_a2:Y,12815
Quad_1/QuadXface_6/QuadDataOut_1[11]:A,14918
Quad_1/QuadXface_6/QuadDataOut_1[11]:B,14814
Quad_1/QuadXface_6/QuadDataOut_1[11]:C,13731
Quad_1/QuadXface_6/QuadDataOut_1[11]:D,13475
Quad_1/QuadXface_6/QuadDataOut_1[11]:Y,13475
Decode_1/un1_exp3quadledstatuswrite_0_a2:A,
Decode_1/un1_exp3quadledstatuswrite_0_a2:B,
Decode_1/un1_exp3quadledstatuswrite_0_a2:C,
Decode_1/un1_exp3quadledstatuswrite_0_a2:D,-13148
Decode_1/un1_exp3quadledstatuswrite_0_a2:Y,-13148
Quad_1/QuadXface_2/Latch1Reg[7]:CLK,
Quad_1/QuadXface_2/Latch1Reg[7]:D,15287
Quad_1/QuadXface_2/Latch1Reg[7]:EN,13858
Quad_1/QuadXface_2/Latch1Reg[7]:Q,
Exp3Data_iobuf[3]/U0/U_IOINFF:A,
Exp3Data_iobuf[3]/U0/U_IOINFF:Y,
DIO8_1/IntDout_3_1_0_wmux_0[15]:A,10395
DIO8_1/IntDout_3_1_0_wmux_0[15]:B,11442
DIO8_1/IntDout_3_1_0_wmux_0[15]:C,13244
DIO8_1/IntDout_3_1_0_wmux_0[15]:D,12970
DIO8_1/IntDout_3_1_0_wmux_0[15]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[15]:Y,10395
DIO8_1/D8OutputReg2[31]:ALn,-4495
DIO8_1/D8OutputReg2[31]:CLK,13350
DIO8_1/D8OutputReg2[31]:D,
DIO8_1/D8OutputReg2[31]:EN,-9175
DIO8_1/D8OutputReg2[31]:Q,13350
Analog_1/Ser2Par_1/S2P_Data_3[6]:A,13254
Analog_1/Ser2Par_1/S2P_Data_3[6]:B,13163
Analog_1/Ser2Par_1/S2P_Data_3[6]:C,11415
Analog_1/Ser2Par_1/S2P_Data_3[6]:Y,11415
M_SPROM_DATA_iobuf/U0/U_IOENFF:A,
M_SPROM_DATA_iobuf/U0/U_IOENFF:Y,
MDTTop_1/un1_discoverIdDataOut_0_iv_7_RNO[16]:A,5800
MDTTop_1/un1_discoverIdDataOut_0_iv_7_RNO[16]:B,12675
MDTTop_1/un1_discoverIdDataOut_0_iv_7_RNO[16]:C,11417
MDTTop_1/un1_discoverIdDataOut_0_iv_7_RNO[16]:D,11078
MDTTop_1/un1_discoverIdDataOut_0_iv_7_RNO[16]:Y,5800
MDTTop_1/Delay_cry[6]:B,5670
MDTTop_1/Delay_cry[6]:FCI,5556
MDTTop_1/Delay_cry[6]:FCO,5556
MDTTop_1/Delay_cry[6]:S,5651
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[7]:A,5715
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[7]:B,14663
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[7]:C,13621
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[7]:D,13190
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[7]:Y,5715
SerMemInt_1/SerialDataOutputMuxs2:A,11584
SerMemInt_1/SerialDataOutputMuxs2:B,11540
SerMemInt_1/SerialDataOutputMuxs2:Y,11540
CtrlIO_1/M_IO_LOAD:ALn,13503
CtrlIO_1/M_IO_LOAD:CLK,14325
CtrlIO_1/M_IO_LOAD:D,13100
CtrlIO_1/M_IO_LOAD:EN,11011
CtrlIO_1/M_IO_LOAD:Q,14325
SSITop_1/un2_ssidataout:A,
SSITop_1/un2_ssidataout:B,
SSITop_1/un2_ssidataout:C,
SSITop_1/un2_ssidataout:D,13579
SSITop_1/un2_ssidataout:Y,13579
Quad_1/QuadXface_5/QuadCount[15]:CLK,9978
Quad_1/QuadXface_5/QuadCount[15]:D,9830
Quad_1/QuadXface_5/QuadCount[15]:Q,9978
Quad_1/QuadXface_5/QuadCount[15]:SLn,11847
Quad_1/QuadXface_1/ABreak:CLK,
Quad_1/QuadXface_1/ABreak:D,9540
Quad_1/QuadXface_1/ABreak:EN,12103
Quad_1/QuadXface_1/ABreak:Q,
Quad_1/QuadXface_5/QuadDataOut_1_73:A,16097
Quad_1/QuadXface_5/QuadDataOut_1_73:B,15999
Quad_1/QuadXface_5/QuadDataOut_1_73:C,
Quad_1/QuadXface_5/QuadDataOut_1_73:D,13364
Quad_1/QuadXface_5/QuadDataOut_1_73:Y,13364
CtrlIO_1/State_ns[0]:A,12976
CtrlIO_1/State_ns[0]:B,13096
CtrlIO_1/State_ns[0]:C,11043
CtrlIO_1/State_ns[0]:Y,11043
WR_L_ibuf/U0/U_IOINFF:A,
WR_L_ibuf/U0/U_IOINFF:Y,
M_AX1_INT_CLK_obuf/U0/U_IOPAD:D,
M_AX1_INT_CLK_obuf/U0/U_IOPAD:E,
M_AX1_INT_CLK_obuf/U0/U_IOPAD:PAD,
Quad_1/QuadXface_4/QuadDataOut_1_m4[11]:A,
Quad_1/QuadXface_4/QuadDataOut_1_m4[11]:B,13776
Quad_1/QuadXface_4/QuadDataOut_1_m4[11]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m4[11]:Y,13776
MDTTop_2/Delay[2]:CLK,3266
MDTTop_2/Delay[2]:D,5727
MDTTop_2/Delay[2]:EN,4696
MDTTop_2/Delay[2]:Q,3266
MDTTop_2/Delay[2]:SLn,6387
Quad_1/QuadXface_4/IndexPolarity:CLK,
Quad_1/QuadXface_4/IndexPolarity:D,
Quad_1/QuadXface_4/IndexPolarity:EN,-9981
Quad_1/QuadXface_4/IndexPolarity:Q,
ExpModLED_1/StateMachine.ExpLEDLatch_4_f0:A,14325
ExpModLED_1/StateMachine.ExpLEDLatch_4_f0:B,12041
ExpModLED_1/StateMachine.ExpLEDLatch_4_f0:C,10522
ExpModLED_1/StateMachine.ExpLEDLatch_4_f0:Y,10522
Quad_1/QuadXface_5/Latch1Reg[10]:CLK,
Quad_1/QuadXface_5/Latch1Reg[10]:D,15287
Quad_1/QuadXface_5/Latch1Reg[10]:EN,13858
Quad_1/QuadXface_5/Latch1Reg[10]:Q,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[2]:A,13702
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[2]:B,15829
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[2]:C,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[2]:D,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[2]:FCI,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[2]:Y,13702
Quad_1/QuadXface_4/QuadCount[11]:CLK,10955
Quad_1/QuadXface_4/QuadCount[11]:D,10764
Quad_1/QuadXface_4/QuadCount[11]:Q,10955
Quad_1/QuadXface_4/QuadCount[11]:SLn,11847
MDTTop_1/CountRA_cry[14]:B,5716
MDTTop_1/CountRA_cry[14]:FCI,5442
MDTTop_1/CountRA_cry[14]:FCO,5442
MDTTop_1/CountRA_cry[14]:S,5499
CtrlOut_2/DataBuffer[0]:ALn,-4495
CtrlOut_2/DataBuffer[0]:CLK,15556
CtrlOut_2/DataBuffer[0]:D,
CtrlOut_2/DataBuffer[0]:EN,
CtrlOut_2/DataBuffer[0]:Q,15556
SSITop_2/ShiftCounter[1]:CLK,13056
SSITop_2/ShiftCounter[1]:D,12820
SSITop_2/ShiftCounter[1]:EN,12871
SSITop_2/ShiftCounter[1]:Q,13056
Decode_1/N_1085_i_0:A,
Decode_1/N_1085_i_0:Y,
Analog_1/DataBuf_1/BankSelect_0_0_x2:A,11138
Analog_1/DataBuf_1/BankSelect_0_0_x2:B,13962
Analog_1/DataBuf_1/BankSelect_0_0_x2:Y,11138
Quad_1/QuadXface_4/QL1[0]:CLK,15334
Quad_1/QuadXface_4/QL1[0]:D,9524
Quad_1/QuadXface_4/QL1[0]:Q,15334
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_2:IPC,
ExpModLED_1/ExpLEDLatch_0_sqmuxa_i_i_a2:A,12041
ExpModLED_1/ExpLEDLatch_0_sqmuxa_i_i_a2:B,13038
ExpModLED_1/ExpLEDLatch_0_sqmuxa_i_i_a2:Y,12041
Quad_1/QuadXface_3/intAccumOverflow_RNO_0:A,10790
Quad_1/QuadXface_3/intAccumOverflow_RNO_0:B,9651
Quad_1/QuadXface_3/intAccumOverflow_RNO_0:C,11752
Quad_1/QuadXface_3/intAccumOverflow_RNO_0:D,11660
Quad_1/QuadXface_3/intAccumOverflow_RNO_0:Y,9651
ExpModLED_1/ShiftRegister0[0]:CLK,14333
ExpModLED_1/ShiftRegister0[0]:D,10330
ExpModLED_1/ShiftRegister0[0]:EN,12691
ExpModLED_1/ShiftRegister0[0]:Q,14333
CtrlIO_1/intM_IO_OE_RNO:A,14279
CtrlIO_1/intM_IO_OE_RNO:Y,14279
SSITop_1/preturnshiftoff_NE_0:A,14445
SSITop_1/preturnshiftoff_NE_0:B,14354
SSITop_1/preturnshiftoff_NE_0:C,12968
SSITop_1/preturnshiftoff_NE_0:D,12848
SSITop_1/preturnshiftoff_NE_0:Y,12848
SerMemInt_1/StateMachine[2]:CLK,12948
SerMemInt_1/StateMachine[2]:D,9278
SerMemInt_1/StateMachine[2]:EN,12028
SerMemInt_1/StateMachine[2]:Q,12948
SerMemInt_1/StateMachine[2]:SLn,12887
CtrlOut_2/OutputClock_2:A,14033
CtrlOut_2/OutputClock_2:B,10020
CtrlOut_2/OutputClock_2:C,14111
CtrlOut_2/OutputClock_2:D,13994
CtrlOut_2/OutputClock_2:Y,10020
MDTTop_2/RetPulseDelayEnable_RNO_0:A,-5884
MDTTop_2/RetPulseDelayEnable_RNO_0:B,-3830
MDTTop_2/RetPulseDelayEnable_RNO_0:Y,-5884
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[11]:A,6071
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[11]:B,15019
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[11]:C,13977
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[11]:D,13546
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[11]:Y,6071
Quad_1/QuadXface_1/QH[1]:CLK,14263
Quad_1/QuadXface_1/QH[1]:D,15334
Quad_1/QuadXface_1/QH[1]:Q,14263
DiscID_1/DiscExpID_1/Count_cry[2]:B,12812
DiscID_1/DiscExpID_1/Count_cry[2]:C,13980
DiscID_1/DiscExpID_1/Count_cry[2]:FCI,12774
DiscID_1/DiscExpID_1/Count_cry[2]:FCO,12774
DiscID_1/DiscExpID_1/Count_cry[2]:S,12831
DIO8_1/InputShiftRegister[0]:CLK,15334
DIO8_1/InputShiftRegister[0]:D,8316
DIO8_1/InputShiftRegister[0]:EN,9791
DIO8_1/InputShiftRegister[0]:Q,15334
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[3]:A,10565
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[3]:B,11612
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[3]:C,11961
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[3]:D,11656
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[3]:FCI,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[3]:Y,10565
DiscID_1/DiscExpID_1/ExpansionID1_1_RNI0CL62[12]:A,-10872
DiscID_1/DiscExpID_1/ExpansionID1_1_RNI0CL62[12]:B,-10922
DiscID_1/DiscExpID_1/ExpansionID1_1_RNI0CL62[12]:C,-12184
DiscID_1/DiscExpID_1/ExpansionID1_1_RNI0CL62[12]:D,-12276
DiscID_1/DiscExpID_1/ExpansionID1_1_RNI0CL62[12]:Y,-12276
DIO8_1/un1_IntDout_iv[1]:A,10395
DIO8_1/un1_IntDout_iv[1]:B,14235
DIO8_1/un1_IntDout_iv[1]:C,8654
DIO8_1/un1_IntDout_iv[1]:D,8574
DIO8_1/un1_IntDout_iv[1]:Y,8574
Exp3Data_iobuf[2]/U0/U_IOINFF:A,
Exp3Data_iobuf[2]/U0/U_IOINFF:Y,
Quad_1/QuadXface_4/QuadDataOut_1_m4[10]:A,
Quad_1/QuadXface_4/QuadDataOut_1_m4[10]:B,13776
Quad_1/QuadXface_4/QuadDataOut_1_m4[10]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m4[10]:Y,13776
ExpSigRoute_3/expd8_datain_0_o2_RNI470H:A,
ExpSigRoute_3/expd8_datain_0_o2_RNI470H:B,
ExpSigRoute_3/expd8_datain_0_o2_RNI470H:Y,
DiscID_1/DiscCtrlID_1/OutputClock:CLK,11815
DiscID_1/DiscCtrlID_1/OutputClock:D,13761
DiscID_1/DiscCtrlID_1/OutputClock:EN,14285
DiscID_1/DiscCtrlID_1/OutputClock:Q,11815
SSITop_1/DelayTerminalCount[9]:CLK,13034
SSITop_1/DelayTerminalCount[9]:D,
SSITop_1/DelayTerminalCount[9]:EN,-7666
SSITop_1/DelayTerminalCount[9]:Q,13034
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[2]:CLK,10650
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[2]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[2]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[2]:Q,10650
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[2]:SLn,9714
DiscID_1/discoverIdDataOut_1[13]:A,9941
DiscID_1/discoverIdDataOut_1[13]:B,14835
DiscID_1/discoverIdDataOut_1[13]:C,14758
DiscID_1/discoverIdDataOut_1[13]:D,
DiscID_1/discoverIdDataOut_1[13]:Y,9941
Quad_1/QuadXface_4/QB[3]:CLK,13123
Quad_1/QuadXface_4/QB[3]:D,15318
Quad_1/QuadXface_4/QB[3]:Q,13123
Decode_1/un3_cpuledwrite_0_a2:A,
Decode_1/un3_cpuledwrite_0_a2:B,
Decode_1/un3_cpuledwrite_0_a2:C,
Decode_1/un3_cpuledwrite_0_a2:D,
Decode_1/un3_cpuledwrite_0_a2:Y,
SSITop_1/CycleCounter[2]:CLK,13004
SSITop_1/CycleCounter[2]:D,12812
SSITop_1/CycleCounter[2]:EN,13853
SSITop_1/CycleCounter[2]:Q,13004
QA1_SigZ_ibuf/U0/U_IOPAD:PAD,
QA1_SigZ_ibuf/U0/U_IOPAD:Y,
MDTTop_2/MDTPosition_1_cry_11:B,5621
MDTTop_2/MDTPosition_1_cry_11:FCI,5442
MDTTop_2/MDTPosition_1_cry_11:FCO,5442
MDTTop_2/MDTPosition_1_cry_11:S,5591
SerMemInt_1/intModuleAddress[1]:CLK,-2004
SerMemInt_1/intModuleAddress[1]:D,
SerMemInt_1/intModuleAddress[1]:EN,
SerMemInt_1/intModuleAddress[1]:Q,-2004
Decode_1/exp2quadread_i_o2:A,-13145
Decode_1/exp2quadread_i_o2:B,-13180
Decode_1/exp2quadread_i_o2:Y,-13180
DIO8_1/OutputShiftRegister[4]:CLK,14235
DIO8_1/OutputShiftRegister[4]:D,8574
DIO8_1/OutputShiftRegister[4]:EN,6623
DIO8_1/OutputShiftRegister[4]:Q,14235
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[7]:A,13615
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[7]:B,13556
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[7]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[7]:D,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[7]:Y,13556
Analog_1/StateMach_1/StateMachine.ConversionCounterEN_3_f0:A,14263
Analog_1/StateMach_1/StateMachine.ConversionCounterEN_3_f0:B,14219
Analog_1/StateMach_1/StateMachine.ConversionCounterEN_3_f0:C,14114
Analog_1/StateMach_1/StateMachine.ConversionCounterEN_3_f0:D,12937
Analog_1/StateMach_1/StateMachine.ConversionCounterEN_3_f0:Y,12937
DiscID_1/DiscCtrlID_1/ControlID_1[11]:ALn,13503
DiscID_1/DiscCtrlID_1/ControlID_1[11]:CLK,-10814
DiscID_1/DiscCtrlID_1/ControlID_1[11]:D,15318
DiscID_1/DiscCtrlID_1/ControlID_1[11]:EN,13595
DiscID_1/DiscCtrlID_1/ControlID_1[11]:Q,-10814
Exp2Data_iobuf[0]/U0/U_IOENFF:A,
Exp2Data_iobuf[0]/U0/U_IOENFF:Y,
Debug0_obuf/U0/U_IOPAD:D,
Debug0_obuf/U0/U_IOPAD:E,
Debug0_obuf/U0/U_IOPAD:PAD,
M_AX0_RET_DATA_ibuf/U0/U_IOINFF:A,6194
M_AX0_RET_DATA_ibuf/U0/U_IOINFF:Y,6194
Quad_1/QuadXface_5/QuadCount[5]:CLK,10910
Quad_1/QuadXface_5/QuadCount[5]:D,10876
Quad_1/QuadXface_5/QuadCount[5]:Q,10910
Quad_1/QuadXface_5/QuadCount[5]:SLn,11847
Quad_1/QuadXface_4/QuadDataOut_1_m2s2:A,12473
Quad_1/QuadXface_4/QuadDataOut_1_m2s2:B,10150
Quad_1/QuadXface_4/QuadDataOut_1_m2s2:C,9967
Quad_1/QuadXface_4/QuadDataOut_1_m2s2:Y,9967
ExpSigRoute_1/un1_serialmemorydataout_iv_0[1]:A,
ExpSigRoute_1/un1_serialmemorydataout_iv_0[1]:B,
ExpSigRoute_1/un1_serialmemorydataout_iv_0[1]:C,
ExpSigRoute_1/un1_serialmemorydataout_iv_0[1]:D,
ExpSigRoute_1/un1_serialmemorydataout_iv_0[1]:Y,
WDT_1/WDTTerminalCount_0_sqmuxa_0_a2:A,12942
WDT_1/WDTTerminalCount_0_sqmuxa_0_a2:B,13066
WDT_1/WDTTerminalCount_0_sqmuxa_0_a2:C,11547
WDT_1/WDTTerminalCount_0_sqmuxa_0_a2:D,13475
WDT_1/WDTTerminalCount_0_sqmuxa_0_a2:Y,11547
Quad_1/QuadXface_5/QuadDataOut_1_1[15]:A,14621
Quad_1/QuadXface_5/QuadDataOut_1_1[15]:B,14564
Quad_1/QuadXface_5/QuadDataOut_1_1[15]:C,11038
Quad_1/QuadXface_5/QuadDataOut_1_1[15]:Y,11038
Quad_1/QuadXface_5/LatchedDec_1_0_0:A,-2443
Quad_1/QuadXface_5/LatchedDec_1_0_0:B,14212
Quad_1/QuadXface_5/LatchedDec_1_0_0:C,-3725
Quad_1/QuadXface_5/LatchedDec_1_0_0:D,-3837
Quad_1/QuadXface_5/LatchedDec_1_0_0:Y,-3837
Quad_1/QuadXface_4/QuadDataOut_1_m2[6]:A,14440
Quad_1/QuadXface_4/QuadDataOut_1_m2[6]:B,14299
Quad_1/QuadXface_4/QuadDataOut_1_m2[6]:C,13190
Quad_1/QuadXface_4/QuadDataOut_1_m2[6]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2[6]:Y,13190
DIO8_1/D8OutputReg3[11]:ALn,-4495
DIO8_1/D8OutputReg3[11]:CLK,12970
DIO8_1/D8OutputReg3[11]:D,
DIO8_1/D8OutputReg3[11]:EN,-8813
DIO8_1/D8OutputReg3[11]:Q,12970
Quad_1/QuadXface_4/QuadDataOut_1_m2[15]:A,11217
Quad_1/QuadXface_4/QuadDataOut_1_m2[15]:B,11076
Quad_1/QuadXface_4/QuadDataOut_1_m2[15]:C,9967
Quad_1/QuadXface_4/QuadDataOut_1_m2[15]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2[15]:Y,9967
ExpModLED_1/Exp1LED[2]:ALn,-4495
ExpModLED_1/Exp1LED[2]:CLK,13125
ExpModLED_1/Exp1LED[2]:D,-12353
ExpModLED_1/Exp1LED[2]:Q,13125
MDTTop_1/un1_discoverIdDataOut_0_iv_13[6]:A,7060
MDTTop_1/un1_discoverIdDataOut_0_iv_13[6]:B,3797
MDTTop_1/un1_discoverIdDataOut_0_iv_13[6]:C,6071
MDTTop_1/un1_discoverIdDataOut_0_iv_13[6]:D,7026
MDTTop_1/un1_discoverIdDataOut_0_iv_13[6]:Y,3797
MDTTop_1/Delay[10]:CLK,3511
MDTTop_1/Delay[10]:D,5575
MDTTop_1/Delay[10]:EN,4696
MDTTop_1/Delay[10]:Q,3511
MDTTop_1/Delay[10]:SLn,6387
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_31:IPENn,
WDT_1/AccessKeyReg1_RNO[1]:A,14233
WDT_1/AccessKeyReg1_RNO[1]:B,
WDT_1/AccessKeyReg1_RNO[1]:Y,14233
Quad_1/QuadXface_6/Latch0Reg[0]:CLK,
Quad_1/QuadXface_6/Latch0Reg[0]:D,15287
Quad_1/QuadXface_6/Latch0Reg[0]:EN,13858
Quad_1/QuadXface_6/Latch0Reg[0]:Q,
Decode_1/un1_discoverIdDataOut_0_iv_3[8]:A,11701
Decode_1/un1_discoverIdDataOut_0_iv_3[8]:B,13966
Decode_1/un1_discoverIdDataOut_0_iv_3[8]:C,10061
Decode_1/un1_discoverIdDataOut_0_iv_3[8]:D,11046
Decode_1/un1_discoverIdDataOut_0_iv_3[8]:Y,10061
WDT_1/FPGAProgDOut_Z[24]:CLK,
WDT_1/FPGAProgDOut_Z[24]:D,
WDT_1/FPGAProgDOut_Z[24]:EN,-4037
WDT_1/FPGAProgDOut_Z[24]:Q,
MDTTop_2/delaydone_0_a3_4:A,3655
MDTTop_2/delaydone_0_a3_4:B,3605
MDTTop_2/delaydone_0_a3_4:C,3508
MDTTop_2/delaydone_0_a3_4:D,3390
MDTTop_2/delaydone_0_a3_4:Y,3390
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_0:CLK,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_0:IPCLKn,
ExpModLED_1/Count_RNO[1]:A,14255
ExpModLED_1/Count_RNO[1]:B,11082
ExpModLED_1/Count_RNO[1]:C,12539
ExpModLED_1/Count_RNO[1]:Y,11082
Quad_1/QuadXface_4/intAccumOverflow:CLK,15334
Quad_1/QuadXface_4/intAccumOverflow:EN,9651
Quad_1/QuadXface_4/intAccumOverflow:Q,15334
Quad_1/QuadXface_4/intAccumOverflow:SLn,11847
M_OUT1_CLK_obuf/U0/U_IOOUTFF:A,
M_OUT1_CLK_obuf/U0/U_IOOUTFF:Y,
RtdExpIDLED_1/Exp_Mxd_ID_LATCH_i_m2:A,
RtdExpIDLED_1/Exp_Mxd_ID_LATCH_i_m2:B,
RtdExpIDLED_1/Exp_Mxd_ID_LATCH_i_m2:C,
RtdExpIDLED_1/Exp_Mxd_ID_LATCH_i_m2:Y,
DATA_iobuf[0]/U0/U_IOPAD:D,3652
DATA_iobuf[0]/U0/U_IOPAD:E,4878
DATA_iobuf[0]/U0/U_IOPAD:PAD,3652
DATA_iobuf[0]/U0/U_IOPAD:Y,
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO[6]:A,6071
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO[6]:B,15019
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO[6]:C,13977
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO[6]:D,13546
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO[6]:Y,6071
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[8]:CLK,-13148
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[8]:D,15310
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[8]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[8]:Q,-13148
Decode_1/un78_data_0_a2_RNI09LN1:A,14056
Decode_1/un78_data_0_a2_RNI09LN1:B,8667
Decode_1/un78_data_0_a2_RNI09LN1:C,10332
Decode_1/un78_data_0_a2_RNI09LN1:D,15044
Decode_1/un78_data_0_a2_RNI09LN1:Y,8667
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[15]:A,10751
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[15]:B,10686
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[15]:C,11027
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[15]:D,10722
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[15]:FCO,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[15]:Y,10686
Decode_1/un53_data_RNIP0DB2:A,16322
Decode_1/un53_data_RNIP0DB2:B,
Decode_1/un53_data_RNIP0DB2:C,
Decode_1/un53_data_RNIP0DB2:D,8221
Decode_1/un53_data_RNIP0DB2:Y,8221
Quad_1/QuadXface_2/un1_registrationx_1[0]:A,9523
Quad_1/QuadXface_2/un1_registrationx_1[0]:B,15548
Quad_1/QuadXface_2/un1_registrationx_1[0]:C,
Quad_1/QuadXface_2/un1_registrationx_1[0]:Y,9523
MDTTop_1/un1_discoverIdDataOut_iv_14[1]:A,5939
MDTTop_1/un1_discoverIdDataOut_iv_14[1]:B,6726
MDTTop_1/un1_discoverIdDataOut_iv_14[1]:C,8662
MDTTop_1/un1_discoverIdDataOut_iv_14[1]:D,3705
MDTTop_1/un1_discoverIdDataOut_iv_14[1]:Y,3705
DIO8_1/D8OutputReg2[9]:ALn,-4495
DIO8_1/D8OutputReg2[9]:CLK,13244
DIO8_1/D8OutputReg2[9]:D,
DIO8_1/D8OutputReg2[9]:EN,-9175
DIO8_1/D8OutputReg2[9]:Q,13244
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_5:IPENn,
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0_4:A,11843
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0_4:B,10636
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0_4:C,10543
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0_4:D,10358
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0_4:Y,10358
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNI8CRR[10]:A,-12061
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNI8CRR[10]:B,-12119
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNI8CRR[10]:C,-12230
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNI8CRR[10]:Y,-12230
DIO8_1/D8OutputReg2[17]:ALn,-4495
DIO8_1/D8OutputReg2[17]:CLK,13350
DIO8_1/D8OutputReg2[17]:D,
DIO8_1/D8OutputReg2[17]:EN,-9175
DIO8_1/D8OutputReg2[17]:Q,13350
SSITop_1/preturnshiftoff_NE_1:A,14533
SSITop_1/preturnshiftoff_NE_1:B,14442
SSITop_1/preturnshiftoff_NE_1:C,13056
SSITop_1/preturnshiftoff_NE_1:D,12936
SSITop_1/preturnshiftoff_NE_1:Y,12936
MDTTop_1/CountRA[12]:CLK,5678
MDTTop_1/CountRA[12]:D,5537
MDTTop_1/CountRA[12]:EN,5496
MDTTop_1/CountRA[12]:Q,5678
MDTTop_1/CountRA[12]:SLn,6387
M_OUT1_CLK_obuf/U0/U_IOPAD:D,
M_OUT1_CLK_obuf/U0/U_IOPAD:E,
M_OUT1_CLK_obuf/U0/U_IOPAD:PAD,
DATA_iobuf[26]/U0/U_IOENFF:A,4878
DATA_iobuf[26]/U0/U_IOENFF:Y,4878
CtrlOut_2/ControlOutputWriteLatched0:CLK,14345
CtrlOut_2/ControlOutputWriteLatched0:D,-3791
CtrlOut_2/ControlOutputWriteLatched0:EN,-3713
CtrlOut_2/ControlOutputWriteLatched0:Q,14345
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[0]:A,12387
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[0]:B,12387
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[0]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[0]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[0]:Y,12387
Quad_1/QuadXface_2/QuadDataOut_1_m4[14]:A,
Quad_1/QuadXface_2/QuadDataOut_1_m4[14]:B,11730
Quad_1/QuadXface_2/QuadDataOut_1_m4[14]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m4[14]:Y,11730
ExpModLED_1/m75_0_o2:A,10051
ExpModLED_1/m75_0_o2:B,13092
ExpModLED_1/m75_0_o2:Y,10051
DATA_iobuf[29]/U0/U_IOENFF:A,4878
DATA_iobuf[29]/U0/U_IOENFF:Y,4878
Quad_1/QuadXface_5/QuadDataOut_1_m2[7]:A,14859
Quad_1/QuadXface_5/QuadDataOut_1_m2[7]:B,14585
Quad_1/QuadXface_5/QuadDataOut_1_m2[7]:C,13421
Quad_1/QuadXface_5/QuadDataOut_1_m2[7]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2[7]:Y,13421
SSITop_1/DelayTerminalCount[10]:CLK,12656
SSITop_1/DelayTerminalCount[10]:D,
SSITop_1/DelayTerminalCount[10]:EN,-7666
SSITop_1/DelayTerminalCount[10]:Q,12656
Quad_1/QuadXface_5/HomeReg[6]:CLK,
Quad_1/QuadXface_5/HomeReg[6]:D,15287
Quad_1/QuadXface_5/HomeReg[6]:EN,15120
Quad_1/QuadXface_5/HomeReg[6]:Q,
Analog_1/Ser2Par_1/S2P_Data_cZ[3]:A,14185
Analog_1/Ser2Par_1/S2P_Data_cZ[3]:B,10565
Analog_1/Ser2Par_1/S2P_Data_cZ[3]:C,11372
Analog_1/Ser2Par_1/S2P_Data_cZ[3]:Y,10565
DIO8_1/D8OutputReg2[29]:ALn,-4495
DIO8_1/D8OutputReg2[29]:CLK,13350
DIO8_1/D8OutputReg2[29]:D,
DIO8_1/D8OutputReg2[29]:EN,-9175
DIO8_1/D8OutputReg2[29]:Q,13350
Analog_1/StateMach_1/State_RNO[2]:A,14317
Analog_1/StateMach_1/State_RNO[2]:B,13135
Analog_1/StateMach_1/State_RNO[2]:C,13617
Analog_1/StateMach_1/State_RNO[2]:D,9715
Analog_1/StateMach_1/State_RNO[2]:Y,9715
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[12]:A,
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[12]:B,13977
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[12]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[12]:Y,13977
DIO8_1/un14_expslot_0_a2:A,12603
DIO8_1/un14_expslot_0_a2:B,14059
DIO8_1/un14_expslot_0_a2:Y,12603
Quad_1/QuadXface_6/QuadDataOut_1_m2[10]:A,14992
Quad_1/QuadXface_6/QuadDataOut_1_m2[10]:B,14885
Quad_1/QuadXface_6/QuadDataOut_1_m2[10]:C,13731
Quad_1/QuadXface_6/QuadDataOut_1_m2[10]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2[10]:Y,13731
ExpSigRoute_4/expd8_datain_0_o2:A,8385
ExpSigRoute_4/expd8_datain_0_o2:B,8316
ExpSigRoute_4/expd8_datain_0_o2:Y,8316
ClkCtrl_1/SysRESET_RNIFE06:A,13295
ClkCtrl_1/SysRESET_RNIFE06:Y,13295
M_MUXED_ADC_DATA1_QA1_SIGA_ibuf/U0/U_IOPAD:PAD,
M_MUXED_ADC_DATA1_QA1_SIGA_ibuf/U0/U_IOPAD:Y,
SerMemInt_1/un1_StateMachine_10_0_o2_RNICA9H:A,11879
SerMemInt_1/un1_StateMachine_10_0_o2_RNICA9H:B,10644
SerMemInt_1/un1_StateMachine_10_0_o2_RNICA9H:C,9419
SerMemInt_1/un1_StateMachine_10_0_o2_RNICA9H:Y,9419
Decode_1/un1_data_1_RNIQLDU:A,13808
Decode_1/un1_data_1_RNIQLDU:B,8451
Decode_1/un1_data_1_RNIQLDU:Y,8451
Exp2Data_iobuf[2]/U0/U_IOENFF:A,
Exp2Data_iobuf[2]/U0/U_IOENFF:Y,
Quad_1/QuadXface_1/HomeArm:CLK,14188
Quad_1/QuadXface_1/HomeArm:D,-11156
Quad_1/QuadXface_1/HomeArm:Q,14188
WDT_1/WDTDelay[0]:ALn,
WDT_1/WDTDelay[0]:CLK,14797
WDT_1/WDTDelay[0]:D,
WDT_1/WDTDelay[0]:EN,-3973
WDT_1/WDTDelay[0]:Q,14797
MDTTop_1/un1_discoverIdDataOut_0_iv_2_RNO[17]:A,6997
MDTTop_1/un1_discoverIdDataOut_0_iv_2_RNO[17]:B,14921
MDTTop_1/un1_discoverIdDataOut_0_iv_2_RNO[17]:C,13780
MDTTop_1/un1_discoverIdDataOut_0_iv_2_RNO[17]:D,14922
MDTTop_1/un1_discoverIdDataOut_0_iv_2_RNO[17]:Y,6997
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIC1GD6[8]:B,14052
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIC1GD6[8]:C,9603
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIC1GD6[8]:FCI,9477
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIC1GD6[8]:FCO,9477
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIC1GD6[8]:S,9511
Debug2_obuf/U0/U_IOENFF:A,
Debug2_obuf/U0/U_IOENFF:Y,
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[7]:A,11701
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[7]:B,16174
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[7]:C,12258
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[7]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[7]:Y,11701
Decode_1/un4_exp3dio8configwrite_0_a2_1:A,
Decode_1/un4_exp3dio8configwrite_0_a2_1:B,
Decode_1/un4_exp3dio8configwrite_0_a2_1:C,
Decode_1/un4_exp3dio8configwrite_0_a2_1:Y,
SerMemInt_1/StateMachine_i_RNO[12]:A,12294
SerMemInt_1/StateMachine_i_RNO[12]:B,-895
SerMemInt_1/StateMachine_i_RNO[12]:C,14106
SerMemInt_1/StateMachine_i_RNO[12]:D,13507
SerMemInt_1/StateMachine_i_RNO[12]:Y,-895
Quad_1/QuadXface_1/LearnModeEnable:CLK,14123
Quad_1/QuadXface_1/LearnModeEnable:D,
Quad_1/QuadXface_1/LearnModeEnable:EN,-10191
Quad_1/QuadXface_1/LearnModeEnable:Q,14123
DIO8_1/ExpD8_DataIn_3_0_a2_1:A,8486
DIO8_1/ExpD8_DataIn_3_0_a2_1:B,
DIO8_1/ExpD8_DataIn_3_0_a2_1:C,11465
DIO8_1/ExpD8_DataIn_3_0_a2_1:Y,8486
Decode_1/un1_data_6:A,8314
Decode_1/un1_data_6:B,14722
Decode_1/un1_data_6:C,13445
Decode_1/un1_data_6:D,8027
Decode_1/un1_data_6:Y,8027
SSITop_1/Serial2ParallelData[23]:CLK,15326
SSITop_1/Serial2ParallelData[23]:D,15326
SSITop_1/Serial2ParallelData[23]:EN,10706
SSITop_1/Serial2ParallelData[23]:Q,15326
SSITop_1/Serial2ParallelData[23]:SLn,11847
Quad_1/QuadXface_2/un7_capturehomecounts_0_a3:A,14641
Quad_1/QuadXface_2/un7_capturehomecounts_0_a3:B,12127
Quad_1/QuadXface_2/un7_capturehomecounts_0_a3:C,14451
Quad_1/QuadXface_2/un7_capturehomecounts_0_a3:D,14341
Quad_1/QuadXface_2/un7_capturehomecounts_0_a3:Y,12127
Quad_1/QuadXface_2/Latch1Reg[6]:CLK,
Quad_1/QuadXface_2/Latch1Reg[6]:D,15287
Quad_1/QuadXface_2/Latch1Reg[6]:EN,13858
Quad_1/QuadXface_2/Latch1Reg[6]:Q,
SSITop_1/SSIDataLatch_Z[3]:CLK,
SSITop_1/SSIDataLatch_Z[3]:D,15326
SSITop_1/SSIDataLatch_Z[3]:EN,12103
SSITop_1/SSIDataLatch_Z[3]:Q,
Exp0Data_iobuf[2]/U0/U_IOOUTFF:A,
Exp0Data_iobuf[2]/U0/U_IOOUTFF:Y,
Decode_1/un1_exp0quadlatch1read_0_a2:A,16989
Decode_1/un1_exp0quadlatch1read_0_a2:B,14538
Decode_1/un1_exp0quadlatch1read_0_a2:Y,14538
SSITop_2/Serial2ParallelData[27]:CLK,15326
SSITop_2/Serial2ParallelData[27]:D,15326
SSITop_2/Serial2ParallelData[27]:EN,10706
SSITop_2/Serial2ParallelData[27]:Q,15326
SSITop_2/Serial2ParallelData[27]:SLn,11847
Quad_1/QuadXface_6/QuadCount_RNIBTOB5[4]:A,13952
Quad_1/QuadXface_6/QuadCount_RNIBTOB5[4]:B,10764
Quad_1/QuadXface_6/QuadCount_RNIBTOB5[4]:C,13744
Quad_1/QuadXface_6/QuadCount_RNIBTOB5[4]:FCI,10688
Quad_1/QuadXface_6/QuadCount_RNIBTOB5[4]:FCO,10688
Quad_1/QuadXface_6/QuadCount_RNIBTOB5[4]:S,10893
Quad_1/QuadXface_6/intLearnModeDone_1_0_0:A,14325
Quad_1/QuadXface_6/intLearnModeDone_1_0_0:B,15521
Quad_1/QuadXface_6/intLearnModeDone_1_0_0:C,12994
Quad_1/QuadXface_6/intLearnModeDone_1_0_0:D,13999
Quad_1/QuadXface_6/intLearnModeDone_1_0_0:Y,12994
SerMemInt_1/StateMachine_ns_0_0_o2_0_RNIR2GP[3]:A,11213
SerMemInt_1/StateMachine_ns_0_0_o2_0_RNIR2GP[3]:B,9295
SerMemInt_1/StateMachine_ns_0_0_o2_0_RNIR2GP[3]:C,11517
SerMemInt_1/StateMachine_ns_0_0_o2_0_RNIR2GP[3]:Y,9295
SSITop_2/HalfPeriod[0]:CLK,14505
SSITop_2/HalfPeriod[0]:D,
SSITop_2/HalfPeriod[0]:EN,-7666
SSITop_2/HalfPeriod[0]:Q,14505
Quad_1/QuadXface_2/HomeReg[3]:CLK,
Quad_1/QuadXface_2/HomeReg[3]:D,15287
Quad_1/QuadXface_2/HomeReg[3]:EN,15120
Quad_1/QuadXface_2/HomeReg[3]:Q,
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[6]:CLK,10663
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[6]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[6]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[6]:Q,10663
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[6]:SLn,9714
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[2]:A,11543
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[2]:B,11603
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[2]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[2]:D,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[2]:Y,11543
Quad_1/QuadXface_6/QA[2]:CLK,-3634
Quad_1/QuadXface_6/QA[2]:D,15303
Quad_1/QuadXface_6/QA[2]:Q,-3634
ExpModLED_1/expLedDataOut_1_m5[3]:A,17646
ExpModLED_1/expLedDataOut_1_m5[3]:B,15221
ExpModLED_1/expLedDataOut_1_m5[3]:C,
ExpModLED_1/expLedDataOut_1_m5[3]:D,
ExpModLED_1/expLedDataOut_1_m5[3]:Y,15221
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[0]:A,12393
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[0]:B,12205
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[0]:C,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[0]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[0]:Y,12205
DATA_iobuf[0]/U0/U_IOOUTFF:A,3652
DATA_iobuf[0]/U0/U_IOOUTFF:Y,3652
MDTTop_1/SendInterrogationPulse:CLK,4693
MDTTop_1/SendInterrogationPulse:D,6970
MDTTop_1/SendInterrogationPulse:EN,-3830
MDTTop_1/SendInterrogationPulse:Q,4693
MDTTop_1/SendInterrogationPulse:SLn,-2980
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[14]:A,15931
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[14]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[14]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[14]:D,6726
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[14]:Y,6726
CtrlIO_1/ShiftOutRegister_3_0[1]:A,15596
CtrlIO_1/ShiftOutRegister_3_0[1]:B,15552
CtrlIO_1/ShiftOutRegister_3_0[1]:C,10994
CtrlIO_1/ShiftOutRegister_3_0[1]:D,14065
CtrlIO_1/ShiftOutRegister_3_0[1]:Y,10994
Quad_1/QuadXface_5/clrLearnModeDone:CLK,-3791
Quad_1/QuadXface_5/clrLearnModeDone:D,11192
Quad_1/QuadXface_5/clrLearnModeDone:Q,-3791
SSITop_1/CycleCounter_cry[2]:B,12802
SSITop_1/CycleCounter_cry[2]:C,13972
SSITop_1/CycleCounter_cry[2]:FCI,12768
SSITop_1/CycleCounter_cry[2]:FCO,12768
SSITop_1/CycleCounter_cry[2]:S,12812
Analog_1/un18_anlgdata_0_o2:A,11521
Analog_1/un18_anlgdata_0_o2:B,-12329
Analog_1/un18_anlgdata_0_o2:C,12481
Analog_1/un18_anlgdata_0_o2:D,-10910
Analog_1/un18_anlgdata_0_o2:Y,-12329
SSITop_1/ShiftCounter_s[5]:B,12820
SSITop_1/ShiftCounter_s[5]:C,13980
SSITop_1/ShiftCounter_s[5]:FCI,12793
SSITop_1/ShiftCounter_s[5]:S,12793
Quad_1/QuadXface_3/QB[2]:CLK,-3565
Quad_1/QuadXface_3/QB[2]:D,15318
Quad_1/QuadXface_3/QB[2]:Q,-3565
Quad_1/QuadXface_2/EdgeMode_3:A,
Quad_1/QuadXface_2/EdgeMode_3:B,14208
Quad_1/QuadXface_2/EdgeMode_3:C,-7004
Quad_1/QuadXface_2/EdgeMode_3:Y,-7004
Quad_1/QuadXface_4/QuadLatch[10]:CLK,
Quad_1/QuadXface_4/QuadLatch[10]:D,15287
Quad_1/QuadXface_4/QuadLatch[10]:EN,12103
Quad_1/QuadXface_4/QuadLatch[10]:Q,
Quad_1/QuadXface_3/QuadLatch[14]:CLK,
Quad_1/QuadXface_3/QuadLatch[14]:D,15287
Quad_1/QuadXface_3/QuadLatch[14]:EN,12103
Quad_1/QuadXface_3/QuadLatch[14]:Q,
MDTTop_2/intNoXducer:CLK,5992
MDTTop_2/intNoXducer:D,3315
MDTTop_2/intNoXducer:EN,-2699
MDTTop_2/intNoXducer:Q,5992
MDTTop_1/State[4]:CLK,2287
MDTTop_1/State[4]:D,-3745
MDTTop_1/State[4]:Q,2287
SerMemInt_1/LoadWriteData_RNO_0:A,13008
SerMemInt_1/LoadWriteData_RNO_0:B,12948
SerMemInt_1/LoadWriteData_RNO_0:C,12864
SerMemInt_1/LoadWriteData_RNO_0:Y,12864
Quad_1/QuadXface_4/LatchedDec:CLK,12080
Quad_1/QuadXface_4/LatchedDec:D,-3629
Quad_1/QuadXface_4/LatchedDec:Q,12080
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_0:IPC,
SSITop_1/CycleCounter[0]:CLK,12914
SSITop_1/CycleCounter[0]:D,12812
SSITop_1/CycleCounter[0]:EN,13853
SSITop_1/CycleCounter[0]:Q,12914
Quad_1/QuadXface_5/IndexEdgeDetected_1_0_0_a2_0_0:A,14587
Quad_1/QuadXface_5/IndexEdgeDetected_1_0_0_a2_0_0:B,14531
Quad_1/QuadXface_5/IndexEdgeDetected_1_0_0_a2_0_0:C,14443
Quad_1/QuadXface_5/IndexEdgeDetected_1_0_0_a2_0_0:D,14379
Quad_1/QuadXface_5/IndexEdgeDetected_1_0_0_a2_0_0:Y,14379
Quad_1/QuadXface_3/QuadDataOut_1_m3[2]:A,12267
Quad_1/QuadXface_3/QuadDataOut_1_m3[2]:B,18171
Quad_1/QuadXface_3/QuadDataOut_1_m3[2]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m3[2]:D,15672
Quad_1/QuadXface_3/QuadDataOut_1_m3[2]:Y,12267
ExtADDR_ibuf[2]/U0/U_IOPAD:PAD,1129
ExtADDR_ibuf[2]/U0/U_IOPAD:Y,1129
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[12]:A,14838
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[12]:B,14894
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[12]:C,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[12]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[12]:Y,14838
WDT_1/WDTCounter[12]:ALn,13503
WDT_1/WDTCounter[12]:CLK,11739
WDT_1/WDTCounter[12]:D,13689
WDT_1/WDTCounter[12]:EN,11256
WDT_1/WDTCounter[12]:Q,11739
Quad_1/QuadXface_5/QA[1]:CLK,-3754
Quad_1/QuadXface_5/QA[1]:D,15334
Quad_1/QuadXface_5/QA[1]:Q,-3754
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[1]:A,12531
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[1]:B,14738
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[1]:C,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[1]:D,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[1]:FCI,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[1]:Y,12531
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_2[25]:A,7026
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_2[25]:B,14081
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_2[25]:C,14088
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_2[25]:D,12243
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_2[25]:Y,7026
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[7]:A,10627
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[7]:B,11661
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[7]:C,12009
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[7]:D,11704
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[7]:FCI,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[7]:Y,10627
Quad_1/QuadXface_4/QuadCount_RNIB837B[10]:A,14066
Quad_1/QuadXface_4/QuadCount_RNIB837B[10]:B,10878
Quad_1/QuadXface_4/QuadCount_RNIB837B[10]:C,13846
Quad_1/QuadXface_4/QuadCount_RNIB837B[10]:FCI,10688
Quad_1/QuadXface_4/QuadCount_RNIB837B[10]:FCO,10688
Quad_1/QuadXface_4/QuadCount_RNIB837B[10]:S,10783
ClkCtrl_1/DLL_RST_sync:ALn,
ClkCtrl_1/DLL_RST_sync:CLK,15244
ClkCtrl_1/DLL_RST_sync:D,15334
ClkCtrl_1/DLL_RST_sync:Q,15244
Quad_1/QuadXface_2/Latch0ArmedState_1[2]:A,-11110
Quad_1/QuadXface_2/Latch0ArmedState_1[2]:B,-3806
Quad_1/QuadXface_2/Latch0ArmedState_1[2]:C,14188
Quad_1/QuadXface_2/Latch0ArmedState_1[2]:D,
Quad_1/QuadXface_2/Latch0ArmedState_1[2]:Y,-11110
ExtADDR_ibuf[6]/U0/U_IOINFF:A,1427
ExtADDR_ibuf[6]/U0/U_IOINFF:Y,1427
SerMemInt_1/SerialDataOutput[7]:CLK,
SerMemInt_1/SerialDataOutput[7]:D,6221
SerMemInt_1/SerialDataOutput[7]:EN,10316
SerMemInt_1/SerialDataOutput[7]:Q,
CtrlIO_1/State_ns_i_a3[4]:A,13201
CtrlIO_1/State_ns_i_a3[4]:B,13136
CtrlIO_1/State_ns_i_a3[4]:C,12824
CtrlIO_1/State_ns_i_a3[4]:Y,12824
Quad_1/QuadXface_4/Latch1Reg[10]:CLK,
Quad_1/QuadXface_4/Latch1Reg[10]:D,15287
Quad_1/QuadXface_4/Latch1Reg[10]:EN,13858
Quad_1/QuadXface_4/Latch1Reg[10]:Q,
LatCnt_1/LatencyCounter[4]:CLK,5260
LatCnt_1/LatencyCounter[4]:D,5689
LatCnt_1/LatencyCounter[4]:EN,-6247
LatCnt_1/LatencyCounter[4]:Q,5260
LatCnt_1/LatencyCounter[4]:SLn,-5250
MDTTop_1/un1_data_12:A,11489
MDTTop_1/un1_data_12:B,12488
MDTTop_1/un1_data_12:C,12535
MDTTop_1/un1_data_12:D,4445
MDTTop_1/un1_data_12:Y,4445
DiscID_1/DiscCtrlID_1/State[3]:CLK,13107
DiscID_1/DiscCtrlID_1/State[3]:D,13151
DiscID_1/DiscCtrlID_1/State[3]:Q,13107
DATA_iobuf[20]/U0/U_IOPAD:D,2698
DATA_iobuf[20]/U0/U_IOPAD:E,4878
DATA_iobuf[20]/U0/U_IOPAD:PAD,2698
DATA_iobuf[20]/U0/U_IOPAD:Y,
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3:A,9651
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3:B,11919
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3:C,10666
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3:D,10574
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3:Y,9651
MDTTop_2/MDTRead:CLK,5992
MDTTop_2/MDTRead:D,-6558
MDTTop_2/MDTRead:Q,5992
MDTTop_2/Delay[7]:CLK,3242
MDTTop_2/Delay[7]:D,5632
MDTTop_2/Delay[7]:EN,4696
MDTTop_2/Delay[7]:Q,3242
MDTTop_2/Delay[7]:SLn,6387
MDTTop_2/CountRA_s[17]:B,5736
MDTTop_2/CountRA_s[17]:FCI,5442
MDTTop_2/CountRA_s[17]:S,5442
MDTTop_1/intCounterOverFlow:CLK,5851
MDTTop_1/intCounterOverFlow:D,5922
MDTTop_1/intCounterOverFlow:EN,-3780
MDTTop_1/intCounterOverFlow:Q,5851
Quad_1/QuadXface_6/Latch0Reg[13]:CLK,
Quad_1/QuadXface_6/Latch0Reg[13]:D,15287
Quad_1/QuadXface_6/Latch0Reg[13]:EN,13858
Quad_1/QuadXface_6/Latch0Reg[13]:Q,
ClkCtrl_1/DLL_LOCK_Int:ALn,
ClkCtrl_1/DLL_LOCK_Int:CLK,14213
ClkCtrl_1/DLL_LOCK_Int:D,14096
ClkCtrl_1/DLL_LOCK_Int:Q,14213
M_IO_DATAOut_obuf/U0/U_IOENFF:A,
M_IO_DATAOut_obuf/U0/U_IOENFF:Y,
ExpModLED_1/ShiftEnable:ALn,13503
ExpModLED_1/ShiftEnable:CLK,10421
ExpModLED_1/ShiftEnable:D,11784
ExpModLED_1/ShiftEnable:EN,11066
ExpModLED_1/ShiftEnable:Q,10421
SSITop_2/TurnShiftOff_RNO:A,12992
SSITop_2/TurnShiftOff_RNO:B,12936
SSITop_2/TurnShiftOff_RNO:C,12848
SSITop_2/TurnShiftOff_RNO:Y,12848
Decode_1/un1_discoverIdDataOut_iv_7[0]:A,11528
Decode_1/un1_discoverIdDataOut_iv_7[0]:B,13793
Decode_1/un1_discoverIdDataOut_iv_7[0]:C,
Decode_1/un1_discoverIdDataOut_iv_7[0]:D,11484
Decode_1/un1_discoverIdDataOut_iv_7[0]:Y,11484
Quad_1/QuadXface_1/QuadLatch[9]:CLK,
Quad_1/QuadXface_1/QuadLatch[9]:D,15287
Quad_1/QuadXface_1/QuadLatch[9]:EN,12103
Quad_1/QuadXface_1/QuadLatch[9]:Q,
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[15]:CLK,-13036
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[15]:D,15310
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[15]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[15]:Q,-13036
MDTTop_2/CountRA_cry[2]:B,5488
MDTTop_2/CountRA_cry[2]:FCI,5442
MDTTop_2/CountRA_cry[2]:FCO,5442
MDTTop_2/CountRA_cry[2]:S,5727
ExpModLED_1/m86_0_a2:A,11652
ExpModLED_1/m86_0_a2:B,13112
ExpModLED_1/m86_0_a2:Y,11652
DIO8_1/D8OutputReg3[18]:ALn,-4495
DIO8_1/D8OutputReg3[18]:CLK,13090
DIO8_1/D8OutputReg3[18]:D,
DIO8_1/D8OutputReg3[18]:EN,-8813
DIO8_1/D8OutputReg3[18]:Q,13090
Quad_1/QuadXface_6/QuadLatch[12]:CLK,
Quad_1/QuadXface_6/QuadLatch[12]:D,15287
Quad_1/QuadXface_6/QuadLatch[12]:EN,12103
Quad_1/QuadXface_6/QuadLatch[12]:Q,
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0_2:A,13301
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0_2:B,13203
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0_2:C,11922
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0_2:D,11770
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0_2:Y,11770
Quad_1/QuadXface_6/PostCount:CLK,-2443
Quad_1/QuadXface_6/PostCount:D,14235
Quad_1/QuadXface_6/PostCount:EN,12128
Quad_1/QuadXface_6/PostCount:Q,-2443
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[6]:A,4585
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[6]:B,14797
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[6]:C,13684
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[6]:D,13190
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[6]:Y,4585
DATA_iobuf[16]/U0/U_IOPAD:D,1689
DATA_iobuf[16]/U0/U_IOPAD:E,4878
DATA_iobuf[16]/U0/U_IOPAD:PAD,1689
DATA_iobuf[16]/U0/U_IOPAD:Y,
Decode_1/un1_exp1quadinputread_0_a2:A,12081
Decode_1/un1_exp1quadinputread_0_a2:B,14128
Decode_1/un1_exp1quadinputread_0_a2:C,
Decode_1/un1_exp1quadinputread_0_a2:D,15169
Decode_1/un1_exp1quadinputread_0_a2:Y,12081
Quad_1/QuadXface_5/HomeReg[1]:CLK,
Quad_1/QuadXface_5/HomeReg[1]:D,15287
Quad_1/QuadXface_5/HomeReg[1]:EN,15120
Quad_1/QuadXface_5/HomeReg[1]:Q,
ExpModLED_1/Exp0LED_8_i_m2_1[3]:A,
ExpModLED_1/Exp0LED_8_i_m2_1[3]:B,13125
ExpModLED_1/Exp0LED_8_i_m2_1[3]:C,-12399
ExpModLED_1/Exp0LED_8_i_m2_1[3]:D,-11317
ExpModLED_1/Exp0LED_8_i_m2_1[3]:Y,-12399
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_4:IPB,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_4:IPC,
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_14:A,10810
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_14:B,10719
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_14:C,11866
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_14:Y,10719
Quad_1/QuadXface_3/QA[3]:CLK,13032
Quad_1/QuadXface_3/QA[3]:D,15326
Quad_1/QuadXface_3/QA[3]:Q,13032
Quad_1/QuadXface_5/intAccumOverflow_RNO:A,9722
Quad_1/QuadXface_5/intAccumOverflow_RNO:B,10997
Quad_1/QuadXface_5/intAccumOverflow_RNO:Y,9722
Quad_1/QuadXface_1/intAccumOverflow:CLK,15334
Quad_1/QuadXface_1/intAccumOverflow:EN,9651
Quad_1/QuadXface_1/intAccumOverflow:Q,15334
Quad_1/QuadXface_1/intAccumOverflow:SLn,11847
CtrlOut_2/ShiftRegister[9]:CLK,14235
CtrlOut_2/ShiftRegister[9]:D,12813
CtrlOut_2/ShiftRegister[9]:EN,12700
CtrlOut_2/ShiftRegister[9]:Q,14235
MDTTop_1/TransducerSelect_2[0]:CLK,5696
MDTTop_1/TransducerSelect_2[0]:D,
MDTTop_1/TransducerSelect_2[0]:EN,-7344
MDTTop_1/TransducerSelect_2[0]:Q,5696
MDTTop_1/TransducerSelect_2[0]:SLn,-3994
SSITop_1/Serial2ParallelData[14]:CLK,15326
SSITop_1/Serial2ParallelData[14]:D,15326
SSITop_1/Serial2ParallelData[14]:EN,10706
SSITop_1/Serial2ParallelData[14]:Q,15326
SSITop_1/Serial2ParallelData[14]:SLn,11847
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[11]:CLK,-12114
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[11]:D,15310
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[11]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[11]:Q,-12114
DATA_iobuf[16]/U0/U_IOENFF:A,4878
DATA_iobuf[16]/U0/U_IOENFF:Y,4878
Quad_1/QuadXface_1/HomeReg[8]:CLK,
Quad_1/QuadXface_1/HomeReg[8]:D,15287
Quad_1/QuadXface_1/HomeReg[8]:EN,15120
Quad_1/QuadXface_1/HomeReg[8]:Q,
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_9:A,10902
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_9:B,10811
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_9:C,10758
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_9:D,10666
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_9:Y,10666
SSITop_1/CheckDataDelay:CLK,15334
SSITop_1/CheckDataDelay:D,12855
SSITop_1/CheckDataDelay:Q,15334
SSITop_2/ShiftOn_1:A,14248
SSITop_2/ShiftOn_1:B,13104
SSITop_2/ShiftOn_1:C,14119
SSITop_2/ShiftOn_1:D,13979
SSITop_2/ShiftOn_1:Y,13104
Quad_1/QuadXface_3/QuadCount_RNIGDHU4[5]:A,13971
Quad_1/QuadXface_3/QuadCount_RNIGDHU4[5]:B,10783
Quad_1/QuadXface_3/QuadCount_RNIGDHU4[5]:C,13761
Quad_1/QuadXface_3/QuadCount_RNIGDHU4[5]:FCI,10688
Quad_1/QuadXface_3/QuadCount_RNIGDHU4[5]:FCO,10688
Quad_1/QuadXface_3/QuadCount_RNIGDHU4[5]:S,10876
DATA_iobuf[19]/U0/U_IOENFF:A,4878
DATA_iobuf[19]/U0/U_IOENFF:Y,4878
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[15]:A,10620
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[15]:B,11656
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[15]:C,12012
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[15]:D,11707
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[15]:FCI,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[15]:Y,10620
Quad_1/QuadXface_3/LatchedDec:CLK,12080
Quad_1/QuadXface_3/LatchedDec:D,-3629
Quad_1/QuadXface_3/LatchedDec:Q,12080
WD_RST_L_obuf/U0/U_IOPAD:D,
WD_RST_L_obuf/U0/U_IOPAD:E,
WD_RST_L_obuf/U0/U_IOPAD:PAD,
Quad_1/QuadXface_5/ABreak:CLK,
Quad_1/QuadXface_5/ABreak:D,15334
Quad_1/QuadXface_5/ABreak:EN,12103
Quad_1/QuadXface_5/ABreak:Q,
Quad_1/QuadXface_2/QuadDataOut_1_9:A,
Quad_1/QuadXface_2/QuadDataOut_1_9:B,13962
Quad_1/QuadXface_2/QuadDataOut_1_9:C,15091
Quad_1/QuadXface_2/QuadDataOut_1_9:Y,13962
Analog_1/StateMach_1/intExpA_CLK[1]:CLK,15334
Analog_1/StateMach_1/intExpA_CLK[1]:D,15310
Analog_1/StateMach_1/intExpA_CLK[1]:Q,15334
CtrlIO_1/controlIoDataOut_1_m0_0_a2[29]:A,
CtrlIO_1/controlIoDataOut_1_m0_0_a2[29]:B,16548
CtrlIO_1/controlIoDataOut_1_m0_0_a2[29]:Y,16548
Quad_1/QuadXface_5/QuadDataOut_1_2[22]:A,13877
Quad_1/QuadXface_5/QuadDataOut_1_2[22]:B,14883
Quad_1/QuadXface_5/QuadDataOut_1_2[22]:C,15112
Quad_1/QuadXface_5/QuadDataOut_1_2[22]:D,
Quad_1/QuadXface_5/QuadDataOut_1_2[22]:Y,13877
Quad_1/QuadXface_4/QuadCount[0]:CLK,10574
Quad_1/QuadXface_4/QuadCount[0]:D,10936
Quad_1/QuadXface_4/QuadCount[0]:Q,10574
Quad_1/QuadXface_4/QuadCount[0]:SLn,11847
Quad_1/QuadXface_2/Latch0Reg[11]:CLK,
Quad_1/QuadXface_2/Latch0Reg[11]:D,15287
Quad_1/QuadXface_2/Latch0Reg[11]:EN,13858
Quad_1/QuadXface_2/Latch0Reg[11]:Q,
WDT_1/WDTTerminalCount_0_sqmuxa_0_a2_0:A,13107
WDT_1/WDTTerminalCount_0_sqmuxa_0_a2_0:B,13066
WDT_1/WDTTerminalCount_0_sqmuxa_0_a2_0:Y,13066
Quad_1/QuadXface_3/un7_capturehomecounts_0_m2:A,12225
Quad_1/QuadXface_3/un7_capturehomecounts_0_m2:B,12127
Quad_1/QuadXface_3/un7_capturehomecounts_0_m2:C,13352
Quad_1/QuadXface_3/un7_capturehomecounts_0_m2:Y,12127
SSITop_1/toggleen_1:A,13169
SSITop_1/toggleen_1:B,13085
SSITop_1/toggleen_1:Y,13085
Quad_1/QuadXface_5/QuadCount_RNIVEDQ3[4]:A,13952
Quad_1/QuadXface_5/QuadCount_RNIVEDQ3[4]:B,10764
Quad_1/QuadXface_5/QuadCount_RNIVEDQ3[4]:C,13744
Quad_1/QuadXface_5/QuadCount_RNIVEDQ3[4]:FCI,10688
Quad_1/QuadXface_5/QuadCount_RNIVEDQ3[4]:FCO,10688
Quad_1/QuadXface_5/QuadCount_RNIVEDQ3[4]:S,10893
Quad_1/QuadXface_3/QuadLatch[2]:CLK,
Quad_1/QuadXface_3/QuadLatch[2]:D,15287
Quad_1/QuadXface_3/QuadLatch[2]:EN,12103
Quad_1/QuadXface_3/QuadLatch[2]:Q,
Analog_1/Ser2Par_1/S2P_Data_7[4]:A,13124
Analog_1/Ser2Par_1/S2P_Data_7[4]:B,10684
Analog_1/Ser2Par_1/S2P_Data_7[4]:C,10618
Analog_1/Ser2Par_1/S2P_Data_7[4]:Y,10618
Quad_1/QuadXface_5/HomeReg[13]:CLK,
Quad_1/QuadXface_5/HomeReg[13]:D,15287
Quad_1/QuadXface_5/HomeReg[13]:EN,15120
Quad_1/QuadXface_5/HomeReg[13]:Q,
MDTTop_1/un1_data_11:A,11626
MDTTop_1/un1_data_11:B,12718
MDTTop_1/un1_data_11:C,4570
MDTTop_1/un1_data_11:Y,4570
DiscID_1/DiscExpID_1/ExpansionID3_1[2]:CLK,10670
DiscID_1/DiscExpID_1/ExpansionID3_1[2]:D,15318
DiscID_1/DiscExpID_1/ExpansionID3_1[2]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID3_1[2]:Q,10670
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_1_0:A,12288
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_1_0:B,12240
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_1_0:Y,12240
Quad_1/QuadXface_1/QuadDataOut_1[12]:A,14870
Quad_1/QuadXface_1/QuadDataOut_1[12]:B,13831
Quad_1/QuadXface_1/QuadDataOut_1[12]:C,14755
Quad_1/QuadXface_1/QuadDataOut_1[12]:D,14600
Quad_1/QuadXface_1/QuadDataOut_1[12]:Y,13831
MDTTop_1/State[2]:CLK,3540
MDTTop_1/State[2]:D,-3689
MDTTop_1/State[2]:Q,3540
Quad_1/QuadXface_5/Latch0Reg[1]:CLK,
Quad_1/QuadXface_5/Latch0Reg[1]:D,15287
Quad_1/QuadXface_5/Latch0Reg[1]:EN,13858
Quad_1/QuadXface_5/Latch0Reg[1]:Q,
DIO8_1/ExpSlot_Z[0]:ALn,13503
DIO8_1/ExpSlot_Z[0]:CLK,10721
DIO8_1/ExpSlot_Z[0]:D,10051
DIO8_1/ExpSlot_Z[0]:Q,10721
Analog_1/DataBuf_1/DataOut[11]:A,
Analog_1/DataBuf_1/DataOut[11]:B,
Analog_1/DataBuf_1/DataOut[11]:C,
Analog_1/DataBuf_1/DataOut[11]:Y,
Analog_1/DataBuf_1/AddrBank0_0[3]:A,13825
Analog_1/DataBuf_1/AddrBank0_0[3]:B,
Analog_1/DataBuf_1/AddrBank0_0[3]:C,7723
Analog_1/DataBuf_1/AddrBank0_0[3]:D,8986
Analog_1/DataBuf_1/AddrBank0_0[3]:Y,7723
WDT_1/WDTDelay[12]:ALn,
WDT_1/WDTDelay[12]:CLK,15025
WDT_1/WDTDelay[12]:D,
WDT_1/WDTDelay[12]:EN,-3973
WDT_1/WDTDelay[12]:Q,15025
SSITop_2/DelayTerminalCount[15]:CLK,13085
SSITop_2/DelayTerminalCount[15]:D,
SSITop_2/DelayTerminalCount[15]:EN,-7666
SSITop_2/DelayTerminalCount[15]:Q,13085
MDTTop_2/NoXducer:CLK,
MDTTop_2/NoXducer:D,6993
MDTTop_2/NoXducer:EN,6764
MDTTop_2/NoXducer:Q,
DiscID_1/DiscExpID_1/Count_cry[1]:B,12793
DiscID_1/DiscExpID_1/Count_cry[1]:C,13980
DiscID_1/DiscExpID_1/Count_cry[1]:FCI,12774
DiscID_1/DiscExpID_1/Count_cry[1]:FCO,12774
DiscID_1/DiscExpID_1/Count_cry[1]:S,12832
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_8:IPC,
DIO8_1/IntDout_3_1_0_wmux[3]:A,10721
DIO8_1/IntDout_3_1_0_wmux[3]:B,10395
DIO8_1/IntDout_3_1_0_wmux[3]:C,12185
DIO8_1/IntDout_3_1_0_wmux[3]:D,11880
DIO8_1/IntDout_3_1_0_wmux[3]:FCO,
DIO8_1/IntDout_3_1_0_wmux[3]:Y,10395
Quad_1/QuadXface_1/intLatch0Lat:CLK,-3806
Quad_1/QuadXface_1/intLatch0Lat:D,11082
Quad_1/QuadXface_1/intLatch0Lat:Q,-3806
Quad_1/QuadXface_1/intLatch0Lat:SLn,11847
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_2:IPC,
DiscID_1/DiscCtrlID_1/ControlID_1[7]:ALn,13503
DiscID_1/DiscCtrlID_1/ControlID_1[7]:CLK,15326
DiscID_1/DiscCtrlID_1/ControlID_1[7]:D,15326
DiscID_1/DiscCtrlID_1/ControlID_1[7]:EN,13595
DiscID_1/DiscCtrlID_1/ControlID_1[7]:Q,15326
Quad_1/QuadXface_5/QuadDataOut_1_2[7]:A,
Quad_1/QuadXface_5/QuadDataOut_1_2[7]:B,12084
Quad_1/QuadXface_5/QuadDataOut_1_2[7]:C,13201
Quad_1/QuadXface_5/QuadDataOut_1_2[7]:D,
Quad_1/QuadXface_5/QuadDataOut_1_2[7]:Y,12084
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[9]:A,10712
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[9]:B,11741
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[9]:C,12074
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[9]:D,11769
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[9]:FCI,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[9]:Y,10712
Debug2_obuf/U0/U_IOPAD:D,
Debug2_obuf/U0/U_IOPAD:E,
Debug2_obuf/U0/U_IOPAD:PAD,
MDTTop_1/un1_discoverIdDataOut_0_iv_8[27]:A,1683
MDTTop_1/un1_discoverIdDataOut_0_iv_8[27]:B,9688
MDTTop_1/un1_discoverIdDataOut_0_iv_8[27]:C,3563
MDTTop_1/un1_discoverIdDataOut_0_iv_8[27]:D,6769
MDTTop_1/un1_discoverIdDataOut_0_iv_8[27]:Y,1683
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[8]:A,10631
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[8]:B,11662
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[8]:C,12010
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[8]:D,11705
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[8]:FCI,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[8]:Y,10631
Quad_1/QuadXface_2/QuadCount_RNI91N72[0]:A,13876
Quad_1/QuadXface_2/QuadCount_RNI91N72[0]:B,10688
Quad_1/QuadXface_2/QuadCount_RNI91N72[0]:C,13676
Quad_1/QuadXface_2/QuadCount_RNI91N72[0]:FCI,10706
Quad_1/QuadXface_2/QuadCount_RNI91N72[0]:FCO,10688
Quad_1/QuadXface_2/QuadCount_RNI91N72[0]:S,10936
DIO8_1/D8OutputReg2[0]:ALn,-4495
DIO8_1/D8OutputReg2[0]:CLK,13244
DIO8_1/D8OutputReg2[0]:D,
DIO8_1/D8OutputReg2[0]:EN,-9175
DIO8_1/D8OutputReg2[0]:Q,13244
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[1]:A,10674
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[1]:B,10598
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[1]:C,10931
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[1]:D,10626
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[1]:FCO,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[1]:Y,10598
Quad_1/QuadXface_6/QuadDataOut_1[8]:A,14890
Quad_1/QuadXface_6/QuadDataOut_1[8]:B,14786
Quad_1/QuadXface_6/QuadDataOut_1[8]:C,13703
Quad_1/QuadXface_6/QuadDataOut_1[8]:D,13447
Quad_1/QuadXface_6/QuadDataOut_1[8]:Y,13447
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_14:C,10556
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_14:IPB,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_14:IPC,10556
Quad_1/QuadXface_1/QuadLatch[12]:CLK,
Quad_1/QuadXface_1/QuadLatch[12]:D,15287
Quad_1/QuadXface_1/QuadLatch[12]:EN,12103
Quad_1/QuadXface_1/QuadLatch[12]:Q,
Quad_1/QuadXface_1/LatchedInc:CLK,11919
Quad_1/QuadXface_1/LatchedInc:D,-3622
Quad_1/QuadXface_1/LatchedInc:Q,11919
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_35:B,9369
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_35:C,8138
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_35:IPB,9369
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_35:IPC,8138
SSITop_1/DelayCounter[0]:CLK,11558
SSITop_1/DelayCounter[0]:D,14263
SSITop_1/DelayCounter[0]:EN,9833
SSITop_1/DelayCounter[0]:Q,11558
SSITop_1/DelayCounter[0]:SLn,10722
MDTTop_2/MDTPosition_1_cry_10:B,5602
MDTTop_2/MDTPosition_1_cry_10:FCI,5442
MDTTop_2/MDTPosition_1_cry_10:FCO,5442
MDTTop_2/MDTPosition_1_cry_10:S,5608
Quad_1/QuadXface_4/QuadDataOut_1_33_1:A,15269
Quad_1/QuadXface_4/QuadDataOut_1_33_1:B,15072
Quad_1/QuadXface_4/QuadDataOut_1_33_1:C,15066
Quad_1/QuadXface_4/QuadDataOut_1_33_1:D,
Quad_1/QuadXface_4/QuadDataOut_1_33_1:Y,15066
LatCnt_1/LatencyCounter_cry[14]:B,5450
LatCnt_1/LatencyCounter_cry[14]:FCI,5176
LatCnt_1/LatencyCounter_cry[14]:FCO,5176
LatCnt_1/LatencyCounter_cry[14]:S,5499
CtrlIO_1/ShiftOutRegister[5]:CLK,14065
CtrlIO_1/ShiftOutRegister[5]:D,10994
CtrlIO_1/ShiftOutRegister[5]:EN,10927
CtrlIO_1/ShiftOutRegister[5]:Q,14065
Quad_1/QuadXface_5/QuadCount_RNI8R0G2[2]:A,13914
Quad_1/QuadXface_5/QuadCount_RNI8R0G2[2]:B,10726
Quad_1/QuadXface_5/QuadCount_RNI8R0G2[2]:C,13710
Quad_1/QuadXface_5/QuadCount_RNI8R0G2[2]:FCI,10688
Quad_1/QuadXface_5/QuadCount_RNI8R0G2[2]:FCO,10688
Quad_1/QuadXface_5/QuadCount_RNI8R0G2[2]:S,10927
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[11]:A,14731
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[11]:B,14860
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[11]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[11]:D,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[11]:Y,14731
ExpModLED_1/expLedDataOut_1_m4_2[3]:A,15320
ExpModLED_1/expLedDataOut_1_m4_2[3]:B,17498
ExpModLED_1/expLedDataOut_1_m4_2[3]:C,
ExpModLED_1/expLedDataOut_1_m4_2[3]:Y,15320
SSITop_2/ShiftCounter_cry[1]:B,12793
SSITop_2/ShiftCounter_cry[1]:C,13980
SSITop_2/ShiftCounter_cry[1]:FCI,13634
SSITop_2/ShiftCounter_cry[1]:FCO,12793
SSITop_2/ShiftCounter_cry[1]:S,12820
Quad_1/QuadXface_3/QuadCount_RNIU4TP7[9]:A,14047
Quad_1/QuadXface_3/QuadCount_RNIU4TP7[9]:B,10859
Quad_1/QuadXface_3/QuadCount_RNIU4TP7[9]:C,13829
Quad_1/QuadXface_3/QuadCount_RNIU4TP7[9]:FCI,10688
Quad_1/QuadXface_3/QuadCount_RNIU4TP7[9]:FCO,10688
Quad_1/QuadXface_3/QuadCount_RNIU4TP7[9]:S,10802
CtrlOut_2/Count_n4:A,14263
CtrlOut_2/Count_n4:B,14215
CtrlOut_2/Count_n4:C,9932
CtrlOut_2/Count_n4:D,12827
CtrlOut_2/Count_n4:Y,9932
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[4]:CLK,12053
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[4]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[4]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[4]:Q,12053
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[4]:SLn,9714
DATA_iobuf[30]/U0/U_IOPAD:D,2515
DATA_iobuf[30]/U0/U_IOPAD:E,4878
DATA_iobuf[30]/U0/U_IOPAD:PAD,2515
DATA_iobuf[30]/U0/U_IOPAD:Y,
Quad_1/QuadXface_6/QH[2]:CLK,10771
Quad_1/QuadXface_6/QH[2]:D,15318
Quad_1/QuadXface_6/QH[2]:Q,10771
Quad_1/QuadXface_2/HomeReg[11]:CLK,
Quad_1/QuadXface_2/HomeReg[11]:D,15287
Quad_1/QuadXface_2/HomeReg[11]:EN,15120
Quad_1/QuadXface_2/HomeReg[11]:Q,
Quad_1/QuadXface_5/HomeReg[10]:CLK,
Quad_1/QuadXface_5/HomeReg[10]:D,15287
Quad_1/QuadXface_5/HomeReg[10]:EN,15120
Quad_1/QuadXface_5/HomeReg[10]:Q,
DiscID_1/DiscExpID_1/Count_cry[3]:B,12831
DiscID_1/DiscExpID_1/Count_cry[3]:C,13980
DiscID_1/DiscExpID_1/Count_cry[3]:FCI,12774
DiscID_1/DiscExpID_1/Count_cry[3]:FCO,12774
DiscID_1/DiscExpID_1/Count_cry[3]:S,12812
SSITop_1/SSIDataLatch_Z[21]:CLK,
SSITop_1/SSIDataLatch_Z[21]:D,15326
SSITop_1/SSIDataLatch_Z[21]:EN,12103
SSITop_1/SSIDataLatch_Z[21]:Q,
SSITop_2/Serial2ParallelData[0]:CLK,14119
SSITop_2/Serial2ParallelData[0]:D,6185
SSITop_2/Serial2ParallelData[0]:EN,10706
SSITop_2/Serial2ParallelData[0]:Q,14119
SSITop_2/Serial2ParallelData[0]:SLn,11847
DATA_iobuf[21]/U0/U_IOENFF:A,4878
DATA_iobuf[21]/U0/U_IOENFF:Y,4878
CtrlOut_1/un14_enable_3:A,13324
CtrlOut_1/un14_enable_3:B,13206
CtrlOut_1/un14_enable_3:C,13118
CtrlOut_1/un14_enable_3:D,12993
CtrlOut_1/un14_enable_3:Y,12993
SSITop_1/ShiftOn:CLK,12871
SSITop_1/ShiftOn:D,13104
SSITop_1/ShiftOn:Q,12871
DiscID_1/discoverIdDataOut_1_ss0_i_a2:A,10209
DiscID_1/discoverIdDataOut_1_ss0_i_a2:B,11176
DiscID_1/discoverIdDataOut_1_ss0_i_a2:C,11120
DiscID_1/discoverIdDataOut_1_ss0_i_a2:D,8662
DiscID_1/discoverIdDataOut_1_ss0_i_a2:Y,8662
WDT_1/FPGAResetStatus:ALn,
WDT_1/FPGAResetStatus:CLK,13019
WDT_1/FPGAResetStatus:D,-3758
WDT_1/FPGAResetStatus:EN,-2768
WDT_1/FPGAResetStatus:Q,13019
DiscID_1/DiscExpID_1/ExpansionID1_1_fast_RNI4D7T[13]:A,-12123
DiscID_1/DiscExpID_1/ExpansionID1_1_fast_RNI4D7T[13]:B,-12157
DiscID_1/DiscExpID_1/ExpansionID1_1_fast_RNI4D7T[13]:C,-12276
DiscID_1/DiscExpID_1/ExpansionID1_1_fast_RNI4D7T[13]:Y,-12276
ExpSigRoute_3/un1_serialmemorydataout_iv_0[1]:A,
ExpSigRoute_3/un1_serialmemorydataout_iv_0[1]:B,
ExpSigRoute_3/un1_serialmemorydataout_iv_0[1]:C,
ExpSigRoute_3/un1_serialmemorydataout_iv_0[1]:D,
ExpSigRoute_3/un1_serialmemorydataout_iv_0[1]:Y,
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_0_11:A,12008
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_0_11:B,11967
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_0_11:C,11870
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_0_11:D,11752
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_0_11:Y,11752
DIO8_1/D8OutputReg3[15]:ALn,-4495
DIO8_1/D8OutputReg3[15]:CLK,12970
DIO8_1/D8OutputReg3[15]:D,
DIO8_1/D8OutputReg3[15]:EN,-8813
DIO8_1/D8OutputReg3[15]:Q,12970
MDTTop_1/CountRA_cry[10]:B,5640
MDTTop_1/CountRA_cry[10]:FCI,5442
MDTTop_1/CountRA_cry[10]:FCO,5442
MDTTop_1/CountRA_cry[10]:S,5575
DIO8_1/D8OutputReg3[4]:ALn,-4495
DIO8_1/D8OutputReg3[4]:CLK,12970
DIO8_1/D8OutputReg3[4]:D,
DIO8_1/D8OutputReg3[4]:EN,-8813
DIO8_1/D8OutputReg3[4]:Q,12970
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[14]:A,
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[14]:B,13741
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[14]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[14]:Y,13741
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[1]:A,10638
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[1]:B,10532
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[1]:C,10880
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[1]:D,10575
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[1]:FCO,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[1]:Y,10532
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[12]:CLK,10964
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[12]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[12]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[12]:Q,10964
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[12]:SLn,9714
MDTTop_2/StateMachine.ClearCounter_2_u:A,5922
MDTTop_2/StateMachine.ClearCounter_2_u:B,5886
MDTTop_2/StateMachine.ClearCounter_2_u:C,5583
MDTTop_2/StateMachine.ClearCounter_2_u:D,5646
MDTTop_2/StateMachine.ClearCounter_2_u:Y,5583
MDTTop_1/MDTPosition[3]:CLK,
MDTTop_1/MDTPosition[3]:D,5727
MDTTop_1/MDTPosition[3]:EN,5602
MDTTop_1/MDTPosition[3]:Q,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[3]:A,12832
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[3]:B,14959
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[3]:C,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[3]:D,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[3]:FCI,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[3]:Y,12832
Quad_1/QuadXface_2/QuadCount[11]:CLK,10955
Quad_1/QuadXface_2/QuadCount[11]:D,10764
Quad_1/QuadXface_2/QuadCount[11]:Q,10955
Quad_1/QuadXface_2/QuadCount[11]:SLn,11847
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_9:B,13803
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_9:C,13830
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_9:IPB,13803
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_9:IPC,13830
ExpModLED_1/un9_expleddataout_0_a2_0:A,12707
ExpModLED_1/un9_expleddataout_0_a2_0:B,12708
ExpModLED_1/un9_expleddataout_0_a2_0:C,-11951
ExpModLED_1/un9_expleddataout_0_a2_0:D,-12046
ExpModLED_1/un9_expleddataout_0_a2_0:Y,-12046
WDT_1/FPGAProgDOut_Z[30]:CLK,
WDT_1/FPGAProgDOut_Z[30]:D,
WDT_1/FPGAProgDOut_Z[30]:EN,-4037
WDT_1/FPGAProgDOut_Z[30]:Q,
ExpModLED_1/N_384_i:A,8871
ExpModLED_1/N_384_i:B,7582
ExpModLED_1/N_384_i:C,14096
ExpModLED_1/N_384_i:D,8684
ExpModLED_1/N_384_i:Y,7582
DiscID_1/discoverIdDataOut_1s2_0:A,12682
DiscID_1/discoverIdDataOut_1s2_0:B,12463
DiscID_1/discoverIdDataOut_1s2_0:Y,12463
CtrlOut_1/DataBuffer[6]:ALn,-4495
CtrlOut_1/DataBuffer[6]:CLK,15612
CtrlOut_1/DataBuffer[6]:D,
CtrlOut_1/DataBuffer[6]:EN,
CtrlOut_1/DataBuffer[6]:Q,15612
DIO8_1/D8OutputReg2[30]:ALn,-4495
DIO8_1/D8OutputReg2[30]:CLK,13350
DIO8_1/D8OutputReg2[30]:D,
DIO8_1/D8OutputReg2[30]:EN,-9175
DIO8_1/D8OutputReg2[30]:Q,13350
DIO8_1/d8DataOut_m2[25]:A,13352
DIO8_1/d8DataOut_m2[25]:B,12294
DIO8_1/d8DataOut_m2[25]:C,11099
DIO8_1/d8DataOut_m2[25]:D,
DIO8_1/d8DataOut_m2[25]:Y,11099
DATA_iobuf[31]/U0/U_IOENFF:A,4878
DATA_iobuf[31]/U0/U_IOENFF:Y,4878
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[13]:A,10709
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[13]:B,10618
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[13]:C,10966
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[13]:D,10661
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[13]:FCO,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[13]:Y,10618
CPUCnf_1/intLoopTime[1]:CLK,12017
CPUCnf_1/intLoopTime[1]:D,
CPUCnf_1/intLoopTime[1]:EN,
CPUCnf_1/intLoopTime[1]:Q,12017
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_7:IPENn,
SerMemInt_1/un1_discoverIdDataOut_0_iv[21]:A,3690
SerMemInt_1/un1_discoverIdDataOut_0_iv[21]:B,5800
SerMemInt_1/un1_discoverIdDataOut_0_iv[21]:C,8978
SerMemInt_1/un1_discoverIdDataOut_0_iv[21]:D,12060
SerMemInt_1/un1_discoverIdDataOut_0_iv[21]:Y,3690
Quad_1/QuadXface_1/RisingHome_1:A,14317
Quad_1/QuadXface_1/RisingHome_1:B,14215
Quad_1/QuadXface_1/RisingHome_1:Y,14215
SerMemInt_1/StateMachine_ns_0_0_o2_0[3]:A,8570
SerMemInt_1/StateMachine_ns_0_0_o2_0[3]:B,8518
SerMemInt_1/StateMachine_ns_0_0_o2_0[3]:C,8411
SerMemInt_1/StateMachine_ns_0_0_o2_0[3]:D,7288
SerMemInt_1/StateMachine_ns_0_0_o2_0[3]:Y,7288
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_20:IPENn,
Quad_1/QuadXface_5/QuadLatch[7]:CLK,
Quad_1/QuadXface_5/QuadLatch[7]:D,15287
Quad_1/QuadXface_5/QuadLatch[7]:EN,12103
Quad_1/QuadXface_5/QuadLatch[7]:Q,
Analog_1/StateMach_1/State_srsts_0_i_0_0[0]:A,13193
Analog_1/StateMach_1/State_srsts_0_i_0_0[0]:B,13159
Analog_1/StateMach_1/State_srsts_0_i_0_0[0]:C,12546
Analog_1/StateMach_1/State_srsts_0_i_0_0[0]:D,12928
Analog_1/StateMach_1/State_srsts_0_i_0_0[0]:Y,12546
CtrlOut_1/ShiftRegister[13]:CLK,14235
CtrlOut_1/ShiftRegister[13]:D,12813
CtrlOut_1/ShiftRegister[13]:EN,12700
CtrlOut_1/ShiftRegister[13]:Q,14235
Analog_1/StateMach_1/StateMachine.InterConversionDelayEN_3_iv:A,14255
Analog_1/StateMach_1/StateMachine.InterConversionDelayEN_3_iv:B,13143
Analog_1/StateMach_1/StateMachine.InterConversionDelayEN_3_iv:C,14176
Analog_1/StateMach_1/StateMachine.InterConversionDelayEN_3_iv:D,14001
Analog_1/StateMach_1/StateMachine.InterConversionDelayEN_3_iv:Y,13143
Quad_1/QuadXface_4/LatchedInc:CLK,11919
Quad_1/QuadXface_4/LatchedInc:D,-3622
Quad_1/QuadXface_4/LatchedInc:Q,11919
DiscID_1/discoverIdDataOut_1[4]:A,9941
DiscID_1/discoverIdDataOut_1[4]:B,14835
DiscID_1/discoverIdDataOut_1[4]:C,14758
DiscID_1/discoverIdDataOut_1[4]:D,
DiscID_1/discoverIdDataOut_1[4]:Y,9941
Quad_1/QuadXface_6/QuadLatch[5]:CLK,
Quad_1/QuadXface_6/QuadLatch[5]:D,15287
Quad_1/QuadXface_6/QuadLatch[5]:EN,12103
Quad_1/QuadXface_6/QuadLatch[5]:Q,
M_AX1_INT_CLK_obuf/U0/U_IOOUTFF:A,
M_AX1_INT_CLK_obuf/U0/U_IOOUTFF:Y,
Quad_1/QuadXface_4/QuadDataOut_1[21]:A,12945
Quad_1/QuadXface_4/QuadDataOut_1[21]:B,12970
Quad_1/QuadXface_4/QuadDataOut_1[21]:C,12999
Quad_1/QuadXface_4/QuadDataOut_1[21]:D,9967
Quad_1/QuadXface_4/QuadDataOut_1[21]:Y,9967
MDTTop_1/LeadingCount[1]:CLK,5533
MDTTop_1/LeadingCount[1]:D,5668
MDTTop_1/LeadingCount[1]:EN,6895
MDTTop_1/LeadingCount[1]:Q,5533
ExpSigRoute_3/un25_expdata_i_o2:A,
ExpSigRoute_3/un25_expdata_i_o2:B,
ExpSigRoute_3/un25_expdata_i_o2:C,
ExpSigRoute_3/un25_expdata_i_o2:D,
ExpSigRoute_3/un25_expdata_i_o2:Y,
SSITop_2/ssiDataOut_0[8]:A,14939
SSITop_2/ssiDataOut_0[8]:B,
SSITop_2/ssiDataOut_0[8]:C,
SSITop_2/ssiDataOut_0[8]:Y,14939
Quad_1/QuadXface_3/HomeReg[1]:CLK,
Quad_1/QuadXface_3/HomeReg[1]:D,15287
Quad_1/QuadXface_3/HomeReg[1]:EN,15120
Quad_1/QuadXface_3/HomeReg[1]:Q,
SSITop_2/CycleCounter[2]:CLK,13004
SSITop_2/CycleCounter[2]:D,12812
SSITop_2/CycleCounter[2]:EN,13853
SSITop_2/CycleCounter[2]:Q,13004
MDTTop_1/un1_discoverIdDataOut_0_iv_4[22]:A,7022
MDTTop_1/un1_discoverIdDataOut_0_iv_4[22]:B,4927
MDTTop_1/un1_discoverIdDataOut_0_iv_4[22]:C,11480
MDTTop_1/un1_discoverIdDataOut_0_iv_4[22]:D,12300
MDTTop_1/un1_discoverIdDataOut_0_iv_4[22]:Y,4927
ExpModLED_1/ShiftRegister0[4]:CLK,15334
ExpModLED_1/ShiftRegister0[4]:D,15334
ExpModLED_1/ShiftRegister0[4]:EN,10421
ExpModLED_1/ShiftRegister0[4]:Q,15334
ExpModLED_1/ShiftRegister0[4]:SLn,11310
ExpModLED_1/N_395_i:A,14317
ExpModLED_1/N_395_i:B,12546
ExpModLED_1/N_395_i:C,10994
ExpModLED_1/N_395_i:D,11268
ExpModLED_1/N_395_i:Y,10994
ExpModLED_1/ShiftRegister3_3_i_m2_2[3]:A,14485
ExpModLED_1/ShiftRegister3_3_i_m2_2[3]:B,14402
ExpModLED_1/ShiftRegister3_3_i_m2_2[3]:C,11669
ExpModLED_1/ShiftRegister3_3_i_m2_2[3]:D,9207
ExpModLED_1/ShiftRegister3_3_i_m2_2[3]:Y,9207
Quad_1/QuadXface_4/QA_RNIGJBR[2]:A,-3631
Quad_1/QuadXface_4/QA_RNIGJBR[2]:B,-3714
Quad_1/QuadXface_4/QA_RNIGJBR[2]:Y,-3714
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[2]:A,13717
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[2]:B,14790
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[2]:C,13638
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[2]:D,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[2]:FCO,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[2]:Y,13638
MDTTop_2/Delay[1]:CLK,3393
MDTTop_2/Delay[1]:D,5736
MDTTop_2/Delay[1]:EN,4696
MDTTop_2/Delay[1]:Q,3393
MDTTop_2/Delay[1]:SLn,6387
WDT_1/FPGAProgDOut_Z[14]:CLK,
WDT_1/FPGAProgDOut_Z[14]:D,
WDT_1/FPGAProgDOut_Z[14]:EN,-4037
WDT_1/FPGAProgDOut_Z[14]:Q,
SSITop_1/CycleCounter[4]:CLK,12855
SSITop_1/CycleCounter[4]:D,12785
SSITop_1/CycleCounter[4]:EN,13853
SSITop_1/CycleCounter[4]:Q,12855
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[5]:A,2753
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[5]:B,8274
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[5]:C,5865
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[5]:D,9006
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[5]:Y,2753
MDTTop_1/Delay[8]:CLK,3334
MDTTop_1/Delay[8]:D,5613
MDTTop_1/Delay[8]:EN,4696
MDTTop_1/Delay[8]:Q,3334
MDTTop_1/Delay[8]:SLn,6387
ExpModLED_1/ShiftRegister2_3_i_m2_2[3]:A,14485
ExpModLED_1/ShiftRegister2_3_i_m2_2[3]:B,14402
ExpModLED_1/ShiftRegister2_3_i_m2_2[3]:C,11669
ExpModLED_1/ShiftRegister2_3_i_m2_2[3]:D,9180
ExpModLED_1/ShiftRegister2_3_i_m2_2[3]:Y,9180
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[11]:CLK,13205
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[11]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[11]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[11]:Q,13205
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[11]:SLn,9714
SSITop_2/DelayCounter_cry[14]:B,14069
SSITop_2/DelayCounter_cry[14]:FCI,13813
SSITop_2/DelayCounter_cry[14]:FCO,13813
SSITop_2/DelayCounter_cry[14]:S,13832
DIO8_1/IntDout_3_1_0_wmux[31]:A,10827
DIO8_1/IntDout_3_1_0_wmux[31]:B,10501
DIO8_1/IntDout_3_1_0_wmux[31]:C,12291
DIO8_1/IntDout_3_1_0_wmux[31]:D,11986
DIO8_1/IntDout_3_1_0_wmux[31]:FCO,
DIO8_1/IntDout_3_1_0_wmux[31]:Y,10501
Quad_1/QuadXface_6/QuadDataOut_1_m2[6]:A,15050
Quad_1/QuadXface_6/QuadDataOut_1_m2[6]:B,15030
Quad_1/QuadXface_6/QuadDataOut_1_m2[6]:C,13847
Quad_1/QuadXface_6/QuadDataOut_1_m2[6]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2[6]:Y,13847
Quad_1/QuadXface_2/Latch0Reg[9]:CLK,
Quad_1/QuadXface_2/Latch0Reg[9]:D,15287
Quad_1/QuadXface_2/Latch0Reg[9]:EN,13858
Quad_1/QuadXface_2/Latch0Reg[9]:Q,
SerMemInt_1/intModuleAddress[0]:CLK,-2092
SerMemInt_1/intModuleAddress[0]:D,
SerMemInt_1/intModuleAddress[0]:EN,
SerMemInt_1/intModuleAddress[0]:Q,-2092
DIO8_1/d8DataOut_m2_2[29]:A,12204
DIO8_1/d8DataOut_m2_2[29]:B,11017
DIO8_1/d8DataOut_m2_2[29]:C,
DIO8_1/d8DataOut_m2_2[29]:D,
DIO8_1/d8DataOut_m2_2[29]:Y,11017
Quad_1/QuadXface_6/un1_clrLearnModeDone_i_a3_i:A,14213
Quad_1/QuadXface_6/un1_clrLearnModeDone_i_a3_i:B,12988
Quad_1/QuadXface_6/un1_clrLearnModeDone_i_a3_i:C,15371
Quad_1/QuadXface_6/un1_clrLearnModeDone_i_a3_i:Y,12988
Quad_1/QuadXface_6/IllegalTransitionLat_RNO_0:A,13123
Quad_1/QuadXface_6/IllegalTransitionLat_RNO_0:B,13032
Quad_1/QuadXface_6/IllegalTransitionLat_RNO_0:C,12963
Quad_1/QuadXface_6/IllegalTransitionLat_RNO_0:D,12828
Quad_1/QuadXface_6/IllegalTransitionLat_RNO_0:Y,12828
MDTTop_1/MDTPosition[11]:CLK,
MDTTop_1/MDTPosition[11]:D,5591
MDTTop_1/MDTPosition[11]:EN,5602
MDTTop_1/MDTPosition[11]:Q,
Quad_1/QuadXface_6/FallingLatch1_1:A,14263
Quad_1/QuadXface_6/FallingLatch1_1:B,14227
Quad_1/QuadXface_6/FallingLatch1_1:Y,14227
DIO8_1/D8OutputReg2[26]:ALn,-4495
DIO8_1/D8OutputReg2[26]:CLK,13350
DIO8_1/D8OutputReg2[26]:D,
DIO8_1/D8OutputReg2[26]:EN,-9175
DIO8_1/D8OutputReg2[26]:Q,13350
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[9]:CLK,13180
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[9]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[9]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[9]:Q,13180
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[9]:SLn,9714
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0_0:A,12240
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0_0:B,12126
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0_0:C,11869
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0_0:D,11770
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0_0:Y,11770
SerMemInt_1/SerialDataInput[0]:CLK,15326
SerMemInt_1/SerialDataInput[0]:D,1341
SerMemInt_1/SerialDataInput[0]:EN,11644
SerMemInt_1/SerialDataInput[0]:Q,15326
ExtADDR_ibuf[7]/U0/U_IOPAD:PAD,1406
ExtADDR_ibuf[7]/U0/U_IOPAD:Y,1406
DATA_iobuf[8]/U0/U_IOENFF:A,4878
DATA_iobuf[8]/U0/U_IOENFF:Y,4878
M_IO_OE_obuf/U0/U_IOOUTFF:A,
M_IO_OE_obuf/U0/U_IOOUTFF:Y,
MDTTop_2/RetPulseDelayEnable:CLK,4696
MDTTop_2/RetPulseDelayEnable:D,3440
MDTTop_2/RetPulseDelayEnable:EN,-5884
MDTTop_2/RetPulseDelayEnable:Q,4696
MDTTop_2/RetPulseDelayEnable:SLn,-2980
Analog_1/Ser2Par_1/S2P_Data_3[9]:A,13271
Analog_1/Ser2Par_1/S2P_Data_3[9]:B,13180
Analog_1/Ser2Par_1/S2P_Data_3[9]:C,11432
Analog_1/Ser2Par_1/S2P_Data_3[9]:Y,11432
Analog_1/DataBuf_1/AddrBank1_0[3]:A,13771
Analog_1/DataBuf_1/AddrBank1_0[3]:B,
Analog_1/DataBuf_1/AddrBank1_0[3]:C,7723
Analog_1/DataBuf_1/AddrBank1_0[3]:D,8986
Analog_1/DataBuf_1/AddrBank1_0[3]:Y,7723
SSITop_1/DelayCounter[3]:CLK,11493
SSITop_1/DelayCounter[3]:D,14041
SSITop_1/DelayCounter[3]:EN,9833
SSITop_1/DelayCounter[3]:Q,11493
SSITop_1/DelayCounter[3]:SLn,10722
Quad_1/QuadXface_1/HomeReg[0]:CLK,
Quad_1/QuadXface_1/HomeReg[0]:D,15287
Quad_1/QuadXface_1/HomeReg[0]:EN,15120
Quad_1/QuadXface_1/HomeReg[0]:Q,
DIO8_1/d8DataOut_m6_cZ[28]:A,15784
DIO8_1/d8DataOut_m6_cZ[28]:B,14626
DIO8_1/d8DataOut_m6_cZ[28]:C,12233
DIO8_1/d8DataOut_m6_cZ[28]:D,
DIO8_1/d8DataOut_m6_cZ[28]:Y,12233
SerMemInt_1/StateMachine[6]:CLK,9670
SerMemInt_1/StateMachine[6]:D,211
SerMemInt_1/StateMachine[6]:EN,12028
SerMemInt_1/StateMachine[6]:Q,9670
SerMemInt_1/StateMachine[6]:SLn,12887
Quad_1/QuadXface_3/Latch0Reg[8]:CLK,
Quad_1/QuadXface_3/Latch0Reg[8]:D,15287
Quad_1/QuadXface_3/Latch0Reg[8]:EN,13858
Quad_1/QuadXface_3/Latch0Reg[8]:Q,
ExpModLED_1/N_386_i:A,10124
ExpModLED_1/N_386_i:B,10051
ExpModLED_1/N_386_i:C,13901
ExpModLED_1/N_386_i:D,12450
ExpModLED_1/N_386_i:Y,10051
Quad_1/QuadXface_2/QuadDataOut_1_m2[13]:A,14710
Quad_1/QuadXface_2/QuadDataOut_1_m2[13]:B,13577
Quad_1/QuadXface_2/QuadDataOut_1_m2[13]:C,14892
Quad_1/QuadXface_2/QuadDataOut_1_m2[13]:Y,13577
M_IO_CLK_obuf/U0/U_IOOUTFF:A,
M_IO_CLK_obuf/U0/U_IOOUTFF:Y,
MDTTop_2/MDTRead1:CLK,5802
MDTTop_2/MDTRead1:D,6993
MDTTop_2/MDTRead1:Q,5802
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_10:B,13838
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_10:C,13856
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_10:IPB,13838
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_10:IPC,13856
Quad_1/QuadXface_6/QA_RNIKB8D[2]:A,-3634
Quad_1/QuadXface_6/QA_RNIKB8D[2]:B,-3725
Quad_1/QuadXface_6/QA_RNIKB8D[2]:Y,-3725
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO_0[9]:A,3796
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO_0[9]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO_0[9]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO_0[9]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO_0[9]:Y,3796
Quad_1/QuadXface_6/HomeReg[2]:CLK,
Quad_1/QuadXface_6/HomeReg[2]:D,15287
Quad_1/QuadXface_6/HomeReg[2]:EN,15120
Quad_1/QuadXface_6/HomeReg[2]:Q,
SerMemInt_1/ReadLatch:CLK,5886
SerMemInt_1/ReadLatch:D,-5261
SerMemInt_1/ReadLatch:Q,5886
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_21:EN,13864
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_21:IPENn,13864
MDTTop_1/State_i[5]:CLK,5711
MDTTop_1/State_i[5]:D,-6217
MDTTop_1/State_i[5]:Q,5711
SerMemInt_1/OperationFaultFlagInput:CLK,-4165
SerMemInt_1/OperationFaultFlagInput:D,14227
SerMemInt_1/OperationFaultFlagInput:Q,-4165
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_19:C,10627
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_19:IPB,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_19:IPC,10627
Quad_1/QuadXface_2/HomeReg[6]:CLK,
Quad_1/QuadXface_2/HomeReg[6]:D,15287
Quad_1/QuadXface_2/HomeReg[6]:EN,15120
Quad_1/QuadXface_2/HomeReg[6]:Q,
MDTTop_2/CountRA[17]:CLK,5736
MDTTop_2/CountRA[17]:D,5442
MDTTop_2/CountRA[17]:EN,5496
MDTTop_2/CountRA[17]:Q,5736
MDTTop_2/CountRA[17]:SLn,6387
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[12]:A,13469
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[12]:B,13598
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[12]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[12]:D,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[12]:Y,13469
DiscID_1/DiscExpID_1/ExpansionID3_1[9]:CLK,-11954
DiscID_1/DiscExpID_1/ExpansionID3_1[9]:D,15310
DiscID_1/DiscExpID_1/ExpansionID3_1[9]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID3_1[9]:Q,-11954
CtrlOut_2/ShiftRegister[4]:CLK,14235
CtrlOut_2/ShiftRegister[4]:D,12813
CtrlOut_2/ShiftRegister[4]:EN,12700
CtrlOut_2/ShiftRegister[4]:Q,14235
Quad_1/QuadXface_1/QuadDataOut_1_m2[15]:A,11511
Quad_1/QuadXface_1/QuadDataOut_1_m2[15]:B,11309
Quad_1/QuadXface_1/QuadDataOut_1_m2[15]:C,10202
Quad_1/QuadXface_1/QuadDataOut_1_m2[15]:D,
Quad_1/QuadXface_1/QuadDataOut_1_m2[15]:Y,10202
Quad_1/QuadXface_5/QZ[0]:CLK,15334
Quad_1/QuadXface_5/QZ[0]:D,
Quad_1/QuadXface_5/QZ[0]:Q,15334
MDTTop_1/RetPulseDelayEnable_RNO:A,3762
MDTTop_1/RetPulseDelayEnable_RNO:B,3440
MDTTop_1/RetPulseDelayEnable_RNO:Y,3440
Decode_1/un170_data_0_a2:A,14089
Decode_1/un170_data_0_a2:B,10595
Decode_1/un170_data_0_a2:Y,10595
DATA_iobuf[14]/U0/U_IOPAD:D,2609
DATA_iobuf[14]/U0/U_IOPAD:E,4878
DATA_iobuf[14]/U0/U_IOPAD:PAD,2609
DATA_iobuf[14]/U0/U_IOPAD:Y,
M_FAULT_ibuf[0]/U0/U_IOINFF:A,
M_FAULT_ibuf[0]/U0/U_IOINFF:Y,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[5]:A,13875
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[5]:B,13731
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[5]:C,12659
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[5]:D,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[5]:FCO,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[5]:Y,12659
SSITop_2/ShiftCounter[5]:CLK,12968
SSITop_2/ShiftCounter[5]:D,12793
SSITop_2/ShiftCounter[5]:EN,12871
SSITop_2/ShiftCounter[5]:Q,12968
Quad_1/QuadXface_6/intLatch1Lat:CLK,-3806
Quad_1/QuadXface_6/intLatch1Lat:D,11082
Quad_1/QuadXface_6/intLatch1Lat:Q,-3806
Quad_1/QuadXface_6/intLatch1Lat:SLn,11847
SSITop_1/CycleCounter_cry_cy[0]:B,12858
SSITop_1/CycleCounter_cry_cy[0]:C,12768
SSITop_1/CycleCounter_cry_cy[0]:FCO,13896
SSITop_1/CycleCounter_cry_cy[0]:Y,12768
DIO8_1/D8OutputReg3[10]:ALn,-4495
DIO8_1/D8OutputReg3[10]:CLK,12970
DIO8_1/D8OutputReg3[10]:D,
DIO8_1/D8OutputReg3[10]:EN,-8813
DIO8_1/D8OutputReg3[10]:Q,12970
SerMemInt_1/StateMachine_RNILPEJ1[11]:A,9551
SerMemInt_1/StateMachine_RNILPEJ1[11]:B,8566
SerMemInt_1/StateMachine_RNILPEJ1[11]:C,10619
SerMemInt_1/StateMachine_RNILPEJ1[11]:D,10501
SerMemInt_1/StateMachine_RNILPEJ1[11]:Y,8566
QA1_RegY_NegLmt_ibuf/U0/U_IOPAD:PAD,
QA1_RegY_NegLmt_ibuf/U0/U_IOPAD:Y,
CtrlIO_1/State[3]:ALn,13503
CtrlIO_1/State[3]:CLK,14168
CtrlIO_1/State[3]:D,11082
CtrlIO_1/State[3]:Q,14168
M_Card_ID_CLK_obuf/U0/U_IOOUTFF:A,
M_Card_ID_CLK_obuf/U0/U_IOOUTFF:Y,
Decode_1/un1_expa2led1read_0_a2:A,13055
Decode_1/un1_expa2led1read_0_a2:B,10580
Decode_1/un1_expa2led1read_0_a2:Y,10580
Quad_1/QuadXface_2/QuadCount_RNIQEMNE[13]:A,14088
Quad_1/QuadXface_2/QuadCount_RNIQEMNE[13]:B,10935
Quad_1/QuadXface_2/QuadCount_RNIQEMNE[13]:C,13890
Quad_1/QuadXface_2/QuadCount_RNIQEMNE[13]:FCI,10688
Quad_1/QuadXface_2/QuadCount_RNIQEMNE[13]:FCO,10688
Quad_1/QuadXface_2/QuadCount_RNIQEMNE[13]:S,10726
WDT_1/WDTCounter[0]:ALn,13503
WDT_1/WDTCounter[0]:CLK,12899
WDT_1/WDTCounter[0]:D,13899
WDT_1/WDTCounter[0]:EN,11256
WDT_1/WDTCounter[0]:Q,12899
Quad_1/QuadXface_5/QA_RNIIV94[2]:A,-3634
Quad_1/QuadXface_5/QA_RNIIV94[2]:B,-3725
Quad_1/QuadXface_5/QA_RNIIV94[2]:Y,-3725
Quad_1/QuadXface_2/QuadDataOut_1_m2s2:A,10468
Quad_1/QuadXface_2/QuadDataOut_1_m2s2:B,10498
Quad_1/QuadXface_2/QuadDataOut_1_m2s2:C,12830
Quad_1/QuadXface_2/QuadDataOut_1_m2s2:Y,10468
MDTTop_1/un1_discoverIdDataOut_0_iv_RNO_0[24]:A,18093
MDTTop_1/un1_discoverIdDataOut_0_iv_RNO_0[24]:B,18256
MDTTop_1/un1_discoverIdDataOut_0_iv_RNO_0[24]:C,14888
MDTTop_1/un1_discoverIdDataOut_0_iv_RNO_0[24]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_RNO_0[24]:Y,14888
ExpSigRoute_1/ExpQ1_A:A,9515
ExpSigRoute_1/ExpQ1_A:B,
ExpSigRoute_1/ExpQ1_A:Y,9515
Exp_Mxd_ID_LOAD_obuf/U0/U_IOENFF:A,
Exp_Mxd_ID_LOAD_obuf/U0/U_IOENFF:Y,
DIO8_1/ExpSlot_Z[1]:ALn,13503
DIO8_1/ExpSlot_Z[1]:CLK,10395
DIO8_1/ExpSlot_Z[1]:D,10051
DIO8_1/ExpSlot_Z[1]:Q,10395
MDTTop_2/MDTPosition_1_cry_1:A,5533
MDTTop_2/MDTPosition_1_cry_1:B,5480
MDTTop_2/MDTPosition_1_cry_1:FCI,5455
MDTTop_2/MDTPosition_1_cry_1:FCO,5455
MDTTop_2/MDTPosition_1_cry_1:S,5744
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[4]:A,11597
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[4]:B,11462
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[4]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[4]:D,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[4]:Y,11462
DiscID_1/DiscCtrlID_1/Count_RNO[3]:A,14271
DiscID_1/DiscCtrlID_1/Count_RNO[3]:B,14207
DiscID_1/DiscCtrlID_1/Count_RNO[3]:C,13031
DiscID_1/DiscCtrlID_1/Count_RNO[3]:D,11371
DiscID_1/DiscCtrlID_1/Count_RNO[3]:Y,11371
MDTTop_1/Delay_cry[3]:B,5613
MDTTop_1/Delay_cry[3]:FCI,5556
MDTTop_1/Delay_cry[3]:FCO,5556
MDTTop_1/Delay_cry[3]:S,5708
ExpModLED_1/ShiftRegister2_RNO[0]:A,15635
ExpModLED_1/ShiftRegister2_RNO[0]:B,15552
ExpModLED_1/ShiftRegister2_RNO[0]:C,12819
ExpModLED_1/ShiftRegister2_RNO[0]:D,10330
ExpModLED_1/ShiftRegister2_RNO[0]:Y,10330
Quad_1/QuadXface_1/Latch0Reg[7]:CLK,
Quad_1/QuadXface_1/Latch0Reg[7]:D,15287
Quad_1/QuadXface_1/Latch0Reg[7]:EN,13858
Quad_1/QuadXface_1/Latch0Reg[7]:Q,
Analog_1/StateMach_1/CycleCounter[3]:CLK,9642
Analog_1/StateMach_1/CycleCounter[3]:D,12943
Analog_1/StateMach_1/CycleCounter[3]:EN,13680
Analog_1/StateMach_1/CycleCounter[3]:Q,9642
Quad_1/QuadXface_4/QH[1]:CLK,14263
Quad_1/QuadXface_4/QH[1]:D,15334
Quad_1/QuadXface_4/QH[1]:Q,14263
DiscID_1/DiscExpID_1/ExpansionID0_1[3]:CLK,10620
DiscID_1/DiscExpID_1/ExpansionID0_1[3]:D,15326
DiscID_1/DiscExpID_1/ExpansionID0_1[3]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID0_1[3]:Q,10620
DIO8_1/d8DataOut_m5_1_0_wmux_0[4]:A,12709
DIO8_1/d8DataOut_m5_1_0_wmux_0[4]:B,13764
DIO8_1/d8DataOut_m5_1_0_wmux_0[4]:C,
DIO8_1/d8DataOut_m5_1_0_wmux_0[4]:D,
DIO8_1/d8DataOut_m5_1_0_wmux_0[4]:FCI,
DIO8_1/d8DataOut_m5_1_0_wmux_0[4]:Y,12709
SSITop_1/Serial2ParallelData[31]:CLK,15334
SSITop_1/Serial2ParallelData[31]:D,15326
SSITop_1/Serial2ParallelData[31]:EN,10706
SSITop_1/Serial2ParallelData[31]:Q,15334
SSITop_1/Serial2ParallelData[31]:SLn,11847
Quad_1/QuadXface_5/QuadDataOut_1[11]:A,13559
Quad_1/QuadXface_5/QuadDataOut_1[11]:B,14565
Quad_1/QuadXface_5/QuadDataOut_1[11]:C,13392
Quad_1/QuadXface_5/QuadDataOut_1[11]:D,12055
Quad_1/QuadXface_5/QuadDataOut_1[11]:Y,12055
DIO8_1/InputShiftRegister[4]:CLK,15334
DIO8_1/InputShiftRegister[4]:D,15334
DIO8_1/InputShiftRegister[4]:EN,9791
DIO8_1/InputShiftRegister[4]:Q,15334
DIO8_1/D8OutputReg3[12]:ALn,-4495
DIO8_1/D8OutputReg3[12]:CLK,12970
DIO8_1/D8OutputReg3[12]:D,
DIO8_1/D8OutputReg3[12]:EN,-8813
DIO8_1/D8OutputReg3[12]:Q,12970
DATA_iobuf[11]/U0/U_IOENFF:A,4878
DATA_iobuf[11]/U0/U_IOENFF:Y,4878
Quad_1/QuadXface_6/QuadLatch[1]:CLK,
Quad_1/QuadXface_6/QuadLatch[1]:D,15287
Quad_1/QuadXface_6/QuadLatch[1]:EN,12103
Quad_1/QuadXface_6/QuadLatch[1]:Q,
Exp_Mxd_ID_CLK_obuf/U0/U_IOENFF:A,
Exp_Mxd_ID_CLK_obuf/U0/U_IOENFF:Y,
DIO8_1/State_ns_i_0_m2[3]:A,13193
DIO8_1/State_ns_i_0_m2[3]:B,12716
DIO8_1/State_ns_i_0_m2[3]:C,13110
DIO8_1/State_ns_i_0_m2[3]:Y,12716
Decode_1/un360_data_i_0_a2_RNI5K3H1:A,15341
Decode_1/un360_data_i_0_a2_RNI5K3H1:B,7278
Decode_1/un360_data_i_0_a2_RNI5K3H1:C,11558
Decode_1/un360_data_i_0_a2_RNI5K3H1:D,15159
Decode_1/un360_data_i_0_a2_RNI5K3H1:Y,7278
Decode_1/un339_data:A,13875
Decode_1/un339_data:B,14027
Decode_1/un339_data:C,12646
Decode_1/un339_data:D,7193
Decode_1/un339_data:Y,7193
SerMemInt_1/SerialMemoryDataOut_0_o2:A,
SerMemInt_1/SerialMemoryDataOut_0_o2:B,
SerMemInt_1/SerialMemoryDataOut_0_o2:C,
SerMemInt_1/SerialMemoryDataOut_0_o2:Y,
Quad_1/QuadXface_5/intEdgeMode:CLK,-3763
Quad_1/QuadXface_5/intEdgeMode:D,13045
Quad_1/QuadXface_5/intEdgeMode:EN,12988
Quad_1/QuadXface_5/intEdgeMode:Q,-3763
DIO8_1/D8OutputReg3[8]:ALn,-4495
DIO8_1/D8OutputReg3[8]:CLK,13985
DIO8_1/D8OutputReg3[8]:D,
DIO8_1/D8OutputReg3[8]:EN,-8813
DIO8_1/D8OutputReg3[8]:Q,13985
Analog_1/Ser2Par_1/S2P_Data_3[10]:A,13188
Analog_1/Ser2Par_1/S2P_Data_3[10]:B,13097
Analog_1/Ser2Par_1/S2P_Data_3[10]:C,11342
Analog_1/Ser2Par_1/S2P_Data_3[10]:Y,11342
SerMemInt_1/SerialDataCounter[1]:CLK,11826
SerMemInt_1/SerialDataCounter[1]:D,9530
SerMemInt_1/SerialDataCounter[1]:Q,11826
CtrlIO_1/ShiftOutRegister[9]:CLK,
CtrlIO_1/ShiftOutRegister[9]:D,10994
CtrlIO_1/ShiftOutRegister[9]:EN,10927
CtrlIO_1/ShiftOutRegister[9]:Q,
Decode_1/exp1analogread_i_o2:A,8078
Decode_1/exp1analogread_i_o2:B,8011
Decode_1/exp1analogread_i_o2:Y,8011
CtrlOut_1/ShiftRegister_4[13]:A,15612
CtrlOut_1/ShiftRegister_4[13]:B,14235
CtrlOut_1/ShiftRegister_4[13]:C,12813
CtrlOut_1/ShiftRegister_4[13]:Y,12813
Quad_1/QuadXface_1/QuadCount_RNI8FTKA[12]:A,14088
Quad_1/QuadXface_1/QuadCount_RNI8FTKA[12]:B,10916
Quad_1/QuadXface_1/QuadCount_RNI8FTKA[12]:C,13880
Quad_1/QuadXface_1/QuadCount_RNI8FTKA[12]:FCI,10688
Quad_1/QuadXface_1/QuadCount_RNI8FTKA[12]:FCO,10688
Quad_1/QuadXface_1/QuadCount_RNI8FTKA[12]:S,10745
DiscID_1/DiscExpID_1/ExpansionID1_1[5]:CLK,15326
DiscID_1/DiscExpID_1/ExpansionID1_1[5]:D,15326
DiscID_1/DiscExpID_1/ExpansionID1_1[5]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID1_1[5]:Q,15326
Decode_1/MDT_SSIPositionRead0_0_a2:A,7964
Decode_1/MDT_SSIPositionRead0_0_a2:B,6575
Decode_1/MDT_SSIPositionRead0_0_a2:C,5388
Decode_1/MDT_SSIPositionRead0_0_a2:D,-7610
Decode_1/MDT_SSIPositionRead0_0_a2:Y,-7610
Quad_1/QuadXface_5/HomeArm_1:A,-8429
Quad_1/QuadXface_5/HomeArm_1:B,-3791
Quad_1/QuadXface_5/HomeArm_1:C,14173
Quad_1/QuadXface_5/HomeArm_1:D,
Quad_1/QuadXface_5/HomeArm_1:Y,-8429
Quad_1/QuadXface_2/Latch1InSel:CLK,15548
Quad_1/QuadXface_2/Latch1InSel:D,
Quad_1/QuadXface_2/Latch1InSel:EN,-10145
Quad_1/QuadXface_2/Latch1InSel:Q,15548
WDT_1/WD_RST_SHIFT[3]:ALn,13503
WDT_1/WD_RST_SHIFT[3]:CLK,15334
WDT_1/WD_RST_SHIFT[3]:D,15334
WDT_1/WD_RST_SHIFT[3]:Q,15334
SSITop_2/DelayCounter[15]:CLK,11595
SSITop_2/DelayCounter[15]:D,13813
SSITop_2/DelayCounter[15]:EN,9833
SSITop_2/DelayCounter[15]:Q,11595
SSITop_2/DelayCounter[15]:SLn,10722
Analog_1/Ser2Par_1/S2P_Data_3[11]:A,13205
Analog_1/Ser2Par_1/S2P_Data_3[11]:B,13114
Analog_1/Ser2Par_1/S2P_Data_3[11]:C,11366
Analog_1/Ser2Par_1/S2P_Data_3[11]:Y,11366
DiscID_1/DiscCtrlID_1/ControlID_1[6]:ALn,13503
DiscID_1/DiscCtrlID_1/ControlID_1[6]:CLK,15326
DiscID_1/DiscCtrlID_1/ControlID_1[6]:D,15326
DiscID_1/DiscCtrlID_1/ControlID_1[6]:EN,13595
DiscID_1/DiscCtrlID_1/ControlID_1[6]:Q,15326
DIO8_1/InputShiftRegister[15]:CLK,15310
DIO8_1/InputShiftRegister[15]:D,15303
DIO8_1/InputShiftRegister[15]:EN,9791
DIO8_1/InputShiftRegister[15]:Q,15310
CS_L_ibuf/U0/U_IOINFF:A,366
CS_L_ibuf/U0/U_IOINFF:Y,366
SerMemInt_1/SerialMemoryClockEnableCounter[3]:CLK,8518
SerMemInt_1/SerialMemoryClockEnableCounter[3]:D,9645
SerMemInt_1/SerialMemoryClockEnableCounter[3]:EN,13152
SerMemInt_1/SerialMemoryClockEnableCounter[3]:Q,8518
Quad_1/QuadXface_2/Latch0Reg[10]:CLK,
Quad_1/QuadXface_2/Latch0Reg[10]:D,15287
Quad_1/QuadXface_2/Latch0Reg[10]:EN,13858
Quad_1/QuadXface_2/Latch0Reg[10]:Q,
Analog_1/Ser2Par_1/S2P_Data_cZ[10]:A,14152
Analog_1/Ser2Par_1/S2P_Data_cZ[10]:B,10532
Analog_1/Ser2Par_1/S2P_Data_cZ[10]:C,11342
Analog_1/Ser2Par_1/S2P_Data_cZ[10]:Y,10532
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_8:IPA,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_8:IPB,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_8:IPC,
SSITop_2/ToggleEn:CLK,12768
SSITop_2/ToggleEn:D,12775
SSITop_2/ToggleEn:Q,12768
SerMemInt_1/LoadMemAddr_RNO_2:A,11124
SerMemInt_1/LoadMemAddr_RNO_2:B,9886
SerMemInt_1/LoadMemAddr_RNO_2:C,11940
SerMemInt_1/LoadMemAddr_RNO_2:Y,9886
Decode_1/un1_discoverIdDataOut_0_iv_2[31]:A,11672
Decode_1/un1_discoverIdDataOut_0_iv_2[31]:B,
Decode_1/un1_discoverIdDataOut_0_iv_2[31]:C,6741
Decode_1/un1_discoverIdDataOut_0_iv_2[31]:D,11017
Decode_1/un1_discoverIdDataOut_0_iv_2[31]:Y,6741
MDTTop_1/un1_discoverIdDataOut_0_iv_1[14]:A,12699
MDTTop_1/un1_discoverIdDataOut_0_iv_1[14]:B,9157
MDTTop_1/un1_discoverIdDataOut_0_iv_1[14]:C,12084
MDTTop_1/un1_discoverIdDataOut_0_iv_1[14]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_1[14]:Y,9157
WD_RST_L_obuf/U0/U_IOOUTFF:A,
WD_RST_L_obuf/U0/U_IOOUTFF:Y,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_5:IPENn,
Quad_1/QuadXface_4/QuadCount_RNIJ02P5[4]:A,13952
Quad_1/QuadXface_4/QuadCount_RNIJ02P5[4]:B,10764
Quad_1/QuadXface_4/QuadCount_RNIJ02P5[4]:C,13744
Quad_1/QuadXface_4/QuadCount_RNIJ02P5[4]:FCI,10688
Quad_1/QuadXface_4/QuadCount_RNIJ02P5[4]:FCO,10688
Quad_1/QuadXface_4/QuadCount_RNIJ02P5[4]:S,10893
MDTTop_1/un1_discoverIdDataOut_0_iv_13[4]:A,6030
MDTTop_1/un1_discoverIdDataOut_0_iv_13[4]:B,6969
MDTTop_1/un1_discoverIdDataOut_0_iv_13[4]:C,6071
MDTTop_1/un1_discoverIdDataOut_0_iv_13[4]:D,3796
MDTTop_1/un1_discoverIdDataOut_0_iv_13[4]:Y,3796
Decode_1/un1_discoverIdDataOut_0_iv_5[28]:A,12860
Decode_1/un1_discoverIdDataOut_0_iv_5[28]:B,7195
Decode_1/un1_discoverIdDataOut_0_iv_5[28]:C,6650
Decode_1/un1_discoverIdDataOut_0_iv_5[28]:D,12233
Decode_1/un1_discoverIdDataOut_0_iv_5[28]:Y,6650
M_AX0_0_obuft/U0/U_IOENFF:A,
M_AX0_0_obuft/U0/U_IOENFF:Y,
Quad_1/QuadXface_6/clrLearnModeDone:CLK,-3791
Quad_1/QuadXface_6/clrLearnModeDone:D,11192
Quad_1/QuadXface_6/clrLearnModeDone:Q,-3791
DIO8_1/d8DataOut_m2[23]:A,14405
DIO8_1/d8DataOut_m2[23]:B,13347
DIO8_1/d8DataOut_m2[23]:C,12152
DIO8_1/d8DataOut_m2[23]:D,
DIO8_1/d8DataOut_m2[23]:Y,12152
SSITop_2/CycleCounter[0]:CLK,12914
SSITop_2/CycleCounter[0]:D,12812
SSITop_2/CycleCounter[0]:EN,13853
SSITop_2/CycleCounter[0]:Q,12914
DATA_iobuf[1]/U0/U_IOINFF:A,
DATA_iobuf[1]/U0/U_IOINFF:Y,
CtrlIO_1/DataBufferIn[4]:CLK,15334
CtrlIO_1/DataBufferIn[4]:D,15326
CtrlIO_1/DataBufferIn[4]:EN,12103
CtrlIO_1/DataBufferIn[4]:Q,15334
Quad_1/QuadXface_3/QuadCount_RNO[15]:B,9830
Quad_1/QuadXface_3/QuadCount_RNO[15]:C,13941
Quad_1/QuadXface_3/QuadCount_RNO[15]:FCI,10688
Quad_1/QuadXface_3/QuadCount_RNO[15]:S,9830
CtrlIO_1/State_RNO[3]:A,13199
CtrlIO_1/State_RNO[3]:B,11082
CtrlIO_1/State_RNO[3]:C,14168
CtrlIO_1/State_RNO[3]:D,13779
CtrlIO_1/State_RNO[3]:Y,11082
CPULED_1/CPUStatusLED[1]:ALn,-4495
CPULED_1/CPUStatusLED[1]:CLK,
CPULED_1/CPUStatusLED[1]:D,
CPULED_1/CPUStatusLED[1]:EN,
CPULED_1/CPUStatusLED[1]:Q,
Quad_1/QuadXface_1/intLatch0Lat_1:A,12964
Quad_1/QuadXface_1/intLatch0Lat_1:B,11082
Quad_1/QuadXface_1/intLatch0Lat_1:C,14153
Quad_1/QuadXface_1/intLatch0Lat_1:Y,11082
SSITop_2/DelayCounter_RNO[0]:A,14263
SSITop_2/DelayCounter_RNO[0]:Y,14263
Quad_1/QuadXface_5/Latch0ArmedState[0]:CLK,13326
Quad_1/QuadXface_5/Latch0ArmedState[0]:D,-8429
Quad_1/QuadXface_5/Latch0ArmedState[0]:Q,13326
Quad_1/QuadXface_2/Latch0ArmedState[2]:CLK,13470
Quad_1/QuadXface_2/Latch0ArmedState[2]:D,-11110
Quad_1/QuadXface_2/Latch0ArmedState[2]:Q,13470
Analog_1/StateMach_1/State_RNO[4]:A,11867
Analog_1/StateMach_1/State_RNO[4]:B,13705
Analog_1/StateMach_1/State_RNO[4]:C,9840
Analog_1/StateMach_1/State_RNO[4]:D,11710
Analog_1/StateMach_1/State_RNO[4]:Y,9840
DATA_iobuf[4]/U0/U_IOENFF:A,4878
DATA_iobuf[4]/U0/U_IOENFF:Y,4878
DIO8_1/IntDout_3_i_m2_1_0_wmux_0[7]:A,10395
DIO8_1/IntDout_3_i_m2_1_0_wmux_0[7]:B,11442
DIO8_1/IntDout_3_i_m2_1_0_wmux_0[7]:C,13244
DIO8_1/IntDout_3_i_m2_1_0_wmux_0[7]:D,12970
DIO8_1/IntDout_3_i_m2_1_0_wmux_0[7]:FCI,
DIO8_1/IntDout_3_i_m2_1_0_wmux_0[7]:Y,10395
DIO8_1/D8OutputReg1[6]:ALn,-4495
DIO8_1/D8OutputReg1[6]:CLK,11880
DIO8_1/D8OutputReg1[6]:D,
DIO8_1/D8OutputReg1[6]:EN,-8821
DIO8_1/D8OutputReg1[6]:Q,11880
Quad_1/QuadXface_3/un3_capturelatch1counts_0_1:A,13470
Quad_1/QuadXface_3/un3_capturelatch1counts_0_1:B,13406
Quad_1/QuadXface_3/un3_capturelatch1counts_0_1:C,13326
Quad_1/QuadXface_3/un3_capturelatch1counts_0_1:Y,13326
QA0_RegX_PosLmt_ibuf/U0/U_IOINFF:A,
QA0_RegX_PosLmt_ibuf/U0/U_IOINFF:Y,
ExpSigRoute_2/un25_expdata_i_o2_RNITSBP8:A,
ExpSigRoute_2/un25_expdata_i_o2_RNITSBP8:B,
ExpSigRoute_2/un25_expdata_i_o2_RNITSBP8:C,
ExpSigRoute_2/un25_expdata_i_o2_RNITSBP8:Y,
CtrlOut_1/ShiftRegister[6]:CLK,14235
CtrlOut_1/ShiftRegister[6]:D,12813
CtrlOut_1/ShiftRegister[6]:EN,12700
CtrlOut_1/ShiftRegister[6]:Q,14235
CtrlIO_1/DataBufferIn[7]:CLK,15334
CtrlIO_1/DataBufferIn[7]:D,15334
CtrlIO_1/DataBufferIn[7]:EN,12103
CtrlIO_1/DataBufferIn[7]:Q,15334
LOOPTICK_ibuf/U0/U_IOPAD:PAD,
LOOPTICK_ibuf/U0/U_IOPAD:Y,
Decode_1/un3_axis0x010write_0_a2:A,
Decode_1/un3_axis0x010write_0_a2:B,
Decode_1/un3_axis0x010write_0_a2:C,
Decode_1/un3_axis0x010write_0_a2:D,
Decode_1/un3_axis0x010write_0_a2:Y,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_29:IPENn,
MDTTop_1/un1_discoverIdDataOut_0_iv_6[25]:A,7983
MDTTop_1/un1_discoverIdDataOut_0_iv_6[25]:B,12494
MDTTop_1/un1_discoverIdDataOut_0_iv_6[25]:C,13353
MDTTop_1/un1_discoverIdDataOut_0_iv_6[25]:D,3420
MDTTop_1/un1_discoverIdDataOut_0_iv_6[25]:Y,3420
MDTTop_1/un1_discoverIdDataOut_0_iv_5[7]:A,11581
MDTTop_1/un1_discoverIdDataOut_0_iv_5[7]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_5[7]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_5[7]:D,7752
MDTTop_1/un1_discoverIdDataOut_0_iv_5[7]:Y,7752
Exp0Data_obuft[5]/U0/U_IOPAD:D,
Exp0Data_obuft[5]/U0/U_IOPAD:E,
Exp0Data_obuft[5]/U0/U_IOPAD:PAD,
WDT_1/WDTCounter_RNIN489[13]:A,11510
WDT_1/WDTCounter_RNIN489[13]:B,11454
WDT_1/WDTCounter_RNIN489[13]:C,11366
WDT_1/WDTCounter_RNIN489[13]:D,11256
WDT_1/WDTCounter_RNIN489[13]:Y,11256
WDT_1/PUReg_s[8]:A,14326
WDT_1/PUReg_s[8]:B,14143
WDT_1/PUReg_s[8]:C,-3956
WDT_1/PUReg_s[8]:D,
WDT_1/PUReg_s[8]:Y,-3956
CtrlOut_1/ControlOutputWriteLatched1_1_0_0:A,13206
CtrlOut_1/ControlOutputWriteLatched1_1_0_0:B,15560
CtrlOut_1/ControlOutputWriteLatched1_1_0_0:Y,13206
MDTTop_1/un1_discoverIdDataOut_0_iv_12[3]:A,9575
MDTTop_1/un1_discoverIdDataOut_0_iv_12[3]:B,8103
MDTTop_1/un1_discoverIdDataOut_0_iv_12[3]:C,4941
MDTTop_1/un1_discoverIdDataOut_0_iv_12[3]:D,5979
MDTTop_1/un1_discoverIdDataOut_0_iv_12[3]:Y,4941
Analog_1/StateMach_1/State[1]:CLK,13159
Analog_1/StateMach_1/State[1]:D,9840
Analog_1/StateMach_1/State[1]:Q,13159
Quad_1/QuadXface_2/HomeArm_1:A,-11110
Quad_1/QuadXface_2/HomeArm_1:B,-3791
Quad_1/QuadXface_2/HomeArm_1:C,14188
Quad_1/QuadXface_2/HomeArm_1:D,
Quad_1/QuadXface_2/HomeArm_1:Y,-11110
SSITop_2/un185_data:A,11957
SSITop_2/un185_data:B,
SSITop_2/un185_data:C,17235
SSITop_2/un185_data:Y,11957
Quad_1/QuadXface_2/QuadLatch[9]:CLK,
Quad_1/QuadXface_2/QuadLatch[9]:D,15287
Quad_1/QuadXface_2/QuadLatch[9]:EN,12103
Quad_1/QuadXface_2/QuadLatch[9]:Q,
Exp3Data_iobuf[1]/U0/U_IOOUTFF:A,
Exp3Data_iobuf[1]/U0/U_IOOUTFF:Y,
MDTTop_1/un677_data_i_a2:A,16152
MDTTop_1/un677_data_i_a2:B,15029
MDTTop_1/un677_data_i_a2:C,4878
MDTTop_1/un677_data_i_a2:D,16137
MDTTop_1/un677_data_i_a2:Y,4878
Quad_1/QuadXface_1/QuadCount[11]:CLK,10955
Quad_1/QuadXface_1/QuadCount[11]:D,10764
Quad_1/QuadXface_1/QuadCount[11]:Q,10955
Quad_1/QuadXface_1/QuadCount[11]:SLn,11847
WDT_1/WDTCounter[11]:ALn,13503
WDT_1/WDTCounter[11]:CLK,11683
WDT_1/WDTCounter[11]:D,13708
WDT_1/WDTCounter[11]:EN,11256
WDT_1/WDTCounter[11]:Q,11683
Quad_1/QuadXface_3/Latch1Reg[9]:CLK,
Quad_1/QuadXface_3/Latch1Reg[9]:D,15287
Quad_1/QuadXface_3/Latch1Reg[9]:EN,13858
Quad_1/QuadXface_3/Latch1Reg[9]:Q,
WDT_1/FPGAProgDOut_Z[22]:CLK,
WDT_1/FPGAProgDOut_Z[22]:D,
WDT_1/FPGAProgDOut_Z[22]:EN,-4037
WDT_1/FPGAProgDOut_Z[22]:Q,
ExpSigRoute_1/un1_expd8_clk_0[0]:A,
ExpSigRoute_1/un1_expd8_clk_0[0]:B,
ExpSigRoute_1/un1_expd8_clk_0[0]:C,
ExpSigRoute_1/un1_expd8_clk_0[0]:D,
ExpSigRoute_1/un1_expd8_clk_0[0]:Y,
ExpModLED_1/N_759_i:A,14263
ExpModLED_1/N_759_i:B,8773
ExpModLED_1/N_759_i:C,6418
ExpModLED_1/N_759_i:Y,6418
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[6]:CLK,10968
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[6]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[6]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[6]:Q,10968
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[6]:SLn,9714
CtrlOut_1/ShiftRegister[5]:CLK,14235
CtrlOut_1/ShiftRegister[5]:D,12813
CtrlOut_1/ShiftRegister[5]:EN,12700
CtrlOut_1/ShiftRegister[5]:Q,14235
SSITop_2/CycleCounter_cry[0]:B,12768
SSITop_2/CycleCounter_cry[0]:C,13962
SSITop_2/CycleCounter_cry[0]:FCI,13896
SSITop_2/CycleCounter_cry[0]:FCO,12768
SSITop_2/CycleCounter_cry[0]:S,12812
Quad_1/QuadXface_6/HomeReg[11]:CLK,
Quad_1/QuadXface_6/HomeReg[11]:D,15287
Quad_1/QuadXface_6/HomeReg[11]:EN,15120
Quad_1/QuadXface_6/HomeReg[11]:Q,
MDTTop_1/un614_data_0_a2:A,15227
MDTTop_1/un614_data_0_a2:B,14073
MDTTop_1/un614_data_0_a2:C,3852
MDTTop_1/un614_data_0_a2:Y,3852
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_6:IPENn,
ExpModLED_1/N_427_i:A,11192
ExpModLED_1/N_427_i:B,11652
ExpModLED_1/N_427_i:C,13025
ExpModLED_1/N_427_i:Y,11192
DATA_iobuf[27]/U0/U_IOENFF:A,4878
DATA_iobuf[27]/U0/U_IOENFF:Y,4878
CtrlIO_1/ShiftInRegister[4]:CLK,15326
CtrlIO_1/ShiftInRegister[4]:D,15326
CtrlIO_1/ShiftInRegister[4]:EN,10777
CtrlIO_1/ShiftInRegister[4]:Q,15326
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[12]:CLK,-13092
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[12]:D,15310
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[12]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[12]:Q,-13092
SerMemInt_1/StateMachine_RNIHFCD[0]:A,9751
SerMemInt_1/StateMachine_RNIHFCD[0]:B,9670
SerMemInt_1/StateMachine_RNIHFCD[0]:C,9551
SerMemInt_1/StateMachine_RNIHFCD[0]:Y,9551
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_5:A,9795
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_5:B,9704
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_5:Y,9704
Quad_1/QuadXface_4/QuadDataOut_1_m2[4]:A,12293
Quad_1/QuadXface_4/QuadDataOut_1_m2[4]:B,12228
Quad_1/QuadXface_4/QuadDataOut_1_m2[4]:C,11045
Quad_1/QuadXface_4/QuadDataOut_1_m2[4]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2[4]:Y,11045
Quad_1/QuadXface_4/QuadLatch[13]:CLK,
Quad_1/QuadXface_4/QuadLatch[13]:D,15287
Quad_1/QuadXface_4/QuadLatch[13]:EN,12103
Quad_1/QuadXface_4/QuadLatch[13]:Q,
Quad_1/QuadXface_1/QuadDataOut_1_m2[5]:A,12771
Quad_1/QuadXface_1/QuadDataOut_1_m2[5]:B,12645
Quad_1/QuadXface_1/QuadDataOut_1_m2[5]:C,11462
Quad_1/QuadXface_1/QuadDataOut_1_m2[5]:D,
Quad_1/QuadXface_1/QuadDataOut_1_m2[5]:Y,11462
Quad_1/QuadXface_4/QuadCount[3]:CLK,10719
Quad_1/QuadXface_4/QuadCount[3]:D,10910
Quad_1/QuadXface_4/QuadCount[3]:Q,10719
Quad_1/QuadXface_4/QuadCount[3]:SLn,11847
Exp2Data_iobuf[3]/U0/U_IOINFF:A,
Exp2Data_iobuf[3]/U0/U_IOINFF:Y,
DIO8_1/un1_IntDout_iv[9]:A,10395
DIO8_1/un1_IntDout_iv[9]:B,14235
DIO8_1/un1_IntDout_iv[9]:C,8654
DIO8_1/un1_IntDout_iv[9]:D,8574
DIO8_1/un1_IntDout_iv[9]:Y,8574
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[14]:A,10750
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[14]:B,10689
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[14]:C,11022
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[14]:D,10717
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[14]:FCO,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[14]:Y,10689
Analog_1/DataBuf_1/AddrBank0_0_0[3]:A,
Analog_1/DataBuf_1/AddrBank0_0_0[3]:B,12406
Analog_1/DataBuf_1/AddrBank0_0_0[3]:C,12229
Analog_1/DataBuf_1/AddrBank0_0_0[3]:D,8986
Analog_1/DataBuf_1/AddrBank0_0_0[3]:Y,8986
DIO8_1/un1_IntDout_iv[3]:A,10395
DIO8_1/un1_IntDout_iv[3]:B,14235
DIO8_1/un1_IntDout_iv[3]:C,8654
DIO8_1/un1_IntDout_iv[3]:D,8574
DIO8_1/un1_IntDout_iv[3]:Y,8574
MDTTop_2/RetPulseDelayEnable_1_sqmuxa_i_a2_5:A,3478
MDTTop_2/RetPulseDelayEnable_1_sqmuxa_i_a2_5:B,3387
MDTTop_2/RetPulseDelayEnable_1_sqmuxa_i_a2_5:C,3334
MDTTop_2/RetPulseDelayEnable_1_sqmuxa_i_a2_5:D,3242
MDTTop_2/RetPulseDelayEnable_1_sqmuxa_i_a2_5:Y,3242
MDTTop_1/un1_discoverIdDataOut_0_iv_8[28]:A,7129
MDTTop_1/un1_discoverIdDataOut_0_iv_8[28]:B,4980
MDTTop_1/un1_discoverIdDataOut_0_iv_8[28]:C,12488
MDTTop_1/un1_discoverIdDataOut_0_iv_8[28]:D,2415
MDTTop_1/un1_discoverIdDataOut_0_iv_8[28]:Y,2415
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[10]:CLK,-12061
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[10]:D,15310
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[10]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[10]:Q,-12061
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[4]:A,10618
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[4]:B,11652
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[4]:C,12000
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[4]:D,11695
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[4]:FCI,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[4]:Y,10618
Quad_1/QuadXface_3/HomePolarity:CLK,
Quad_1/QuadXface_3/HomePolarity:D,
Quad_1/QuadXface_3/HomePolarity:EN,-10013
Quad_1/QuadXface_3/HomePolarity:Q,
DIO8_1/D8OutputReg3[24]:ALn,-4495
DIO8_1/D8OutputReg3[24]:CLK,13090
DIO8_1/D8OutputReg3[24]:D,
DIO8_1/D8OutputReg3[24]:EN,-8813
DIO8_1/D8OutputReg3[24]:Q,13090
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_0_10:A,11925
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_0_10:B,11875
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_0_10:C,11778
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_0_10:D,11660
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_0_10:Y,11660
SSITop_1/linebreakdelay_3:A,14505
SSITop_1/linebreakdelay_3:B,14449
SSITop_1/linebreakdelay_3:C,13020
SSITop_1/linebreakdelay_3:D,12898
SSITop_1/linebreakdelay_3:Y,12898
Quad_1/QuadXface_4/intHomeLat:CLK,-3791
Quad_1/QuadXface_4/intHomeLat:D,11082
Quad_1/QuadXface_4/intHomeLat:Q,-3791
MDTTop_1/un1_data_14_i_1_0:A,12869
MDTTop_1/un1_data_14_i_1_0:B,12863
MDTTop_1/un1_data_14_i_1_0:C,14031
MDTTop_1/un1_data_14_i_1_0:D,13874
MDTTop_1/un1_data_14_i_1_0:Y,12863
Quad_1/QuadXface_3/HomeReg[8]:CLK,
Quad_1/QuadXface_3/HomeReg[8]:D,15287
Quad_1/QuadXface_3/HomeReg[8]:EN,15120
Quad_1/QuadXface_3/HomeReg[8]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_3[30]:A,13950
MDTTop_1/un1_discoverIdDataOut_0_iv_3[30]:B,3927
MDTTop_1/un1_discoverIdDataOut_0_iv_3[30]:C,15882
MDTTop_1/un1_discoverIdDataOut_0_iv_3[30]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_3[30]:Y,3927
CtrlOut_1/Count[0]:CLK,12827
CtrlOut_1/Count[0]:D,10076
CtrlOut_1/Count[0]:EN,9904
CtrlOut_1/Count[0]:Q,12827
Analog_1/StateMach_1/WriteConversion:CLK,14184
Analog_1/StateMach_1/WriteConversion:D,14223
Analog_1/StateMach_1/WriteConversion:Q,14184
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[2]:CLK,11650
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[2]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[2]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[2]:Q,11650
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[2]:SLn,9714
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[8]:A,
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[8]:B,13794
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[8]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[8]:Y,13794
DATA_iobuf[1]/U0/U_IOENFF:A,4878
DATA_iobuf[1]/U0/U_IOENFF:Y,4878
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_20:IPB,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_20:IPC,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_18:C,10620
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_18:IPB,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_18:IPC,10620
Quad_1/QuadXface_4/QuadCount_RNO_0[15]:A,12936
Quad_1/QuadXface_4/QuadCount_RNO_0[15]:B,9830
Quad_1/QuadXface_4/QuadCount_RNO_0[15]:Y,9830
Quad_1/QuadXface_5/DirectionLat:CLK,
Quad_1/QuadXface_5/DirectionLat:D,15367
Quad_1/QuadXface_5/DirectionLat:EN,15120
Quad_1/QuadXface_5/DirectionLat:Q,
ExpSigRoute_1/ExpQ1_B:A,9515
ExpSigRoute_1/ExpQ1_B:B,
ExpSigRoute_1/ExpQ1_B:Y,9515
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[4]:CLK,11695
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[4]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[4]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[4]:Q,11695
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[4]:SLn,9714
DIO8_1/intExpD8_Clk:CLK,10505
DIO8_1/intExpD8_Clk:D,14184
DIO8_1/intExpD8_Clk:EN,9907
DIO8_1/intExpD8_Clk:Q,10505
Quad_1/QuadXface_1/HomeReg[2]:CLK,
Quad_1/QuadXface_1/HomeReg[2]:D,15287
Quad_1/QuadXface_1/HomeReg[2]:EN,15120
Quad_1/QuadXface_1/HomeReg[2]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_1[10]:A,8049
MDTTop_1/un1_discoverIdDataOut_0_iv_1[10]:B,9248
MDTTop_1/un1_discoverIdDataOut_0_iv_1[10]:C,13475
MDTTop_1/un1_discoverIdDataOut_0_iv_1[10]:D,12055
MDTTop_1/un1_discoverIdDataOut_0_iv_1[10]:Y,8049
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[7]:A,10756
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[7]:B,10693
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[7]:C,11026
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[7]:D,10721
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[7]:FCO,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[7]:Y,10693
DIO8_1/StateMachine.un16_expdio8configwrite_0_o3_0_a2:A,7130
DIO8_1/StateMachine.un16_expdio8configwrite_0_o3_0_a2:B,5851
DIO8_1/StateMachine.un16_expdio8configwrite_0_o3_0_a2:C,
DIO8_1/StateMachine.un16_expdio8configwrite_0_o3_0_a2:D,
DIO8_1/StateMachine.un16_expdio8configwrite_0_o3_0_a2:Y,5851
ExpSigRoute_1/un5_serialmemorydatain_0_a2:A,3685
ExpSigRoute_1/un5_serialmemorydatain_0_a2:B,-2092
ExpSigRoute_1/un5_serialmemorydatain_0_a2:Y,-2092
DIO8_1/d8DataOut_m2_2[0]:A,13199
DIO8_1/d8DataOut_m2_2[0]:B,12012
DIO8_1/d8DataOut_m2_2[0]:C,
DIO8_1/d8DataOut_m2_2[0]:D,
DIO8_1/d8DataOut_m2_2[0]:Y,12012
DIO8_1/d8DataOut_m2_1[4]:A,13369
DIO8_1/d8DataOut_m2_1[4]:B,12311
DIO8_1/d8DataOut_m2_1[4]:C,
DIO8_1/d8DataOut_m2_1[4]:Y,12311
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[12]:CLK,11961
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[12]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[12]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[12]:Q,11961
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[12]:SLn,9714
Decode_1/un78_data_0_a2_0_0:A,7128
Decode_1/un78_data_0_a2_0_0:B,6932
Decode_1/un78_data_0_a2_0_0:C,6843
Decode_1/un78_data_0_a2_0_0:D,8106
Decode_1/un78_data_0_a2_0_0:Y,6843
Analog_1/Ser2Par_1/un1_synchedtick_RNIP99R:A,13095
Analog_1/Ser2Par_1/un1_synchedtick_RNIP99R:B,12988
Analog_1/Ser2Par_1/un1_synchedtick_RNIP99R:C,12441
Analog_1/Ser2Par_1/un1_synchedtick_RNIP99R:D,7490
Analog_1/Ser2Par_1/un1_synchedtick_RNIP99R:Y,7490
Quad_1/QuadXface_5/FallingHome_1_0_a2:A,14263
Quad_1/QuadXface_5/FallingHome_1_0_a2:B,14219
Quad_1/QuadXface_5/FallingHome_1_0_a2:Y,14219
SerMemInt_1/SerialDataOutputMux[0]:A,6311
SerMemInt_1/SerialDataOutputMux[0]:B,13074
SerMemInt_1/SerialDataOutputMux[0]:C,12912
SerMemInt_1/SerialDataOutputMux[0]:D,5010
SerMemInt_1/SerialDataOutputMux[0]:Y,5010
SSITop_1/DelayCounter[9]:CLK,11544
SSITop_1/DelayCounter[9]:D,13927
SSITop_1/DelayCounter[9]:EN,9833
SSITop_1/DelayCounter[9]:Q,11544
SSITop_1/DelayCounter[9]:SLn,10722
DiscID_1/DiscExpID_1/ExpansionID3_1_fast_RNIN03L[8]:A,-12988
DiscID_1/DiscExpID_1/ExpansionID3_1_fast_RNIN03L[8]:B,-13071
DiscID_1/DiscExpID_1/ExpansionID3_1_fast_RNIN03L[8]:C,-13148
DiscID_1/DiscExpID_1/ExpansionID3_1_fast_RNIN03L[8]:Y,-13148
CtrlIO_1/ShiftInRegister[1]:CLK,15334
CtrlIO_1/ShiftInRegister[1]:D,15334
CtrlIO_1/ShiftInRegister[1]:EN,10777
CtrlIO_1/ShiftInRegister[1]:Q,15334
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[14]:CLK,11022
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[14]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[14]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[14]:Q,11022
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[14]:SLn,9714
Quad_1/QuadXface_4/QuadLatch[7]:CLK,
Quad_1/QuadXface_4/QuadLatch[7]:D,15287
Quad_1/QuadXface_4/QuadLatch[7]:EN,12103
Quad_1/QuadXface_4/QuadLatch[7]:Q,
ExpModLED_1/m75_0_a2_0:A,10124
ExpModLED_1/m75_0_a2_0:B,12061
ExpModLED_1/m75_0_a2_0:Y,10124
Quad_1/QuadXface_3/HomeReg[2]:CLK,
Quad_1/QuadXface_3/HomeReg[2]:D,15287
Quad_1/QuadXface_3/HomeReg[2]:EN,15120
Quad_1/QuadXface_3/HomeReg[2]:Q,
MDTTop_2/TrailingCountDecode_1_0_.m5:A,6936
MDTTop_2/TrailingCountDecode_1_0_.m5:B,6834
MDTTop_2/TrailingCountDecode_1_0_.m5:C,4688
MDTTop_2/TrailingCountDecode_1_0_.m5:D,5664
MDTTop_2/TrailingCountDecode_1_0_.m5:Y,4688
MDTTop_1/un1_discoverIdDataOut_0_iv_11[13]:A,12860
MDTTop_1/un1_discoverIdDataOut_0_iv_11[13]:B,6726
MDTTop_1/un1_discoverIdDataOut_0_iv_11[13]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_11[13]:D,9941
MDTTop_1/un1_discoverIdDataOut_0_iv_11[13]:Y,6726
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_0:CLK,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_0:IPCLKn,
SSITop_1/SSIDataLatch_Z[5]:CLK,
SSITop_1/SSIDataLatch_Z[5]:D,15326
SSITop_1/SSIDataLatch_Z[5]:EN,12103
SSITop_1/SSIDataLatch_Z[5]:Q,
ExpModLED_1/Exp0LED_Z[2]:ALn,-4495
ExpModLED_1/Exp0LED_Z[2]:CLK,13125
ExpModLED_1/Exp0LED_Z[2]:D,-12399
ExpModLED_1/Exp0LED_Z[2]:Q,13125
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_8:IPENn,
SSITop_2/un2_ssibinaryanalog_0_o2:A,14266
SSITop_2/un2_ssibinaryanalog_0_o2:B,14166
SSITop_2/un2_ssibinaryanalog_0_o2:C,14113
SSITop_2/un2_ssibinaryanalog_0_o2:Y,14113
SSITop_2/un1_synchedtick_RNIE4A51:A,9833
SSITop_2/un1_synchedtick_RNIE4A51:B,12489
SSITop_2/un1_synchedtick_RNIE4A51:Y,9833
MDTTop_2/RisingA_RNID6RC[1]:A,6241
MDTTop_2/RisingA_RNID6RC[1]:Y,6241
SSITop_1/SSIDataLatch_Z[14]:CLK,
SSITop_1/SSIDataLatch_Z[14]:D,15326
SSITop_1/SSIDataLatch_Z[14]:EN,12103
SSITop_1/SSIDataLatch_Z[14]:Q,
ExpSigRoute_3/un1_expdata_0_1_0:A,
ExpSigRoute_3/un1_expdata_0_1_0:B,
ExpSigRoute_3/un1_expdata_0_1_0:C,
ExpSigRoute_3/un1_expdata_0_1_0:D,
ExpSigRoute_3/un1_expdata_0_1_0:Y,
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[12]:CLK,13211
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[12]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[12]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[12]:Q,13211
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[12]:SLn,9714
WDT_1/PUReg[0]:CLK,13042
WDT_1/PUReg[0]:D,-3956
WDT_1/PUReg[0]:Q,13042
SSITop_2/un186_data:A,3615
SSITop_2/un186_data:B,161
SSITop_2/un186_data:C,4397
SSITop_2/un186_data:Y,161
Quad_1/QuadXface_4/QuadCount_RNIOC0V2[1]:A,13895
Quad_1/QuadXface_4/QuadCount_RNIOC0V2[1]:B,10707
Quad_1/QuadXface_4/QuadCount_RNIOC0V2[1]:C,13693
Quad_1/QuadXface_4/QuadCount_RNIOC0V2[1]:FCI,10688
Quad_1/QuadXface_4/QuadCount_RNIOC0V2[1]:FCO,10688
Quad_1/QuadXface_4/QuadCount_RNIOC0V2[1]:S,10936
CtrlOut_2/ShiftRegister[2]:CLK,14235
CtrlOut_2/ShiftRegister[2]:D,12813
CtrlOut_2/ShiftRegister[2]:EN,12700
CtrlOut_2/ShiftRegister[2]:Q,14235
Quad_1/QuadXface_2/QuadDataOut_1_m2[5]:A,11582
Quad_1/QuadXface_2/QuadDataOut_1_m2[5]:B,11651
Quad_1/QuadXface_2/QuadDataOut_1_m2[5]:C,10408
Quad_1/QuadXface_2/QuadDataOut_1_m2[5]:D,
Quad_1/QuadXface_2/QuadDataOut_1_m2[5]:Y,10408
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[23]:A,2550
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[23]:B,4927
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[23]:C,12152
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[23]:D,6854
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[23]:Y,2550
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_17:C,10623
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_17:IPB,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_17:IPC,10623
MDTTop_1/CountRA[11]:CLK,5659
MDTTop_1/CountRA[11]:D,5556
MDTTop_1/CountRA[11]:EN,5496
MDTTop_1/CountRA[11]:Q,5659
MDTTop_1/CountRA[11]:SLn,6387
ExtADDR_ibuf[5]/U0/U_IOPAD:PAD,301
ExtADDR_ibuf[5]/U0/U_IOPAD:Y,301
Quad_1/QuadXface_1/Latch1Reg[15]:CLK,
Quad_1/QuadXface_1/Latch1Reg[15]:D,15287
Quad_1/QuadXface_1/Latch1Reg[15]:EN,13858
Quad_1/QuadXface_1/Latch1Reg[15]:Q,
M_Card_ID_LATCH_obuf/U0/U_IOPAD:D,
M_Card_ID_LATCH_obuf/U0/U_IOPAD:E,
M_Card_ID_LATCH_obuf/U0/U_IOPAD:PAD,
Quad_1/QuadXface_3/PostCount_RNO:A,14235
Quad_1/QuadXface_3/PostCount_RNO:B,14260
Quad_1/QuadXface_3/PostCount_RNO:Y,14235
MDTTop_1/un1_discoverIdDataOut_0_iv_4[23]:A,7022
MDTTop_1/un1_discoverIdDataOut_0_iv_4[23]:B,4927
MDTTop_1/un1_discoverIdDataOut_0_iv_4[23]:C,11480
MDTTop_1/un1_discoverIdDataOut_0_iv_4[23]:D,12300
MDTTop_1/un1_discoverIdDataOut_0_iv_4[23]:Y,4927
DiscID_1/DiscCtrlID_1/State_RNO[4]:A,14317
DiscID_1/DiscCtrlID_1/State_RNO[4]:B,14184
DiscID_1/DiscCtrlID_1/State_RNO[4]:C,13617
DiscID_1/DiscCtrlID_1/State_RNO[4]:D,13026
DiscID_1/DiscCtrlID_1/State_RNO[4]:Y,13026
DATA_iobuf[15]/U0/U_IOOUTFF:A,1545
DATA_iobuf[15]/U0/U_IOOUTFF:Y,1545
SerMemInt_1/ReadFlag_2_RNIV0M82:A,10515
SerMemInt_1/ReadFlag_2_RNIV0M82:B,8166
SerMemInt_1/ReadFlag_2_RNIV0M82:C,10416
SerMemInt_1/ReadFlag_2_RNIV0M82:D,10278
SerMemInt_1/ReadFlag_2_RNIV0M82:Y,8166
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[23]:A,6907
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[23]:B,13962
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[23]:C,13969
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[23]:D,12124
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[23]:Y,6907
Quad_1/QuadXface_1/CaptureHomeCountsLat:CLK,15120
Quad_1/QuadXface_1/CaptureHomeCountsLat:D,13128
Quad_1/QuadXface_1/CaptureHomeCountsLat:Q,15120
WDT_1/FPGA_RstReq:ALn,
WDT_1/FPGA_RstReq:CLK,
WDT_1/FPGA_RstReq:D,
WDT_1/FPGA_RstReq:EN,-3973
WDT_1/FPGA_RstReq:Q,
DATA_iobuf[9]/U0/U_IOENFF:A,4878
DATA_iobuf[9]/U0/U_IOENFF:Y,4878
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[7]:A,10718
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[7]:B,10627
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[7]:C,10975
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[7]:D,10670
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[7]:FCO,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[7]:Y,10627
Analog_1/DataBuf_1/DataOut[3]:A,
Analog_1/DataBuf_1/DataOut[3]:B,
Analog_1/DataBuf_1/DataOut[3]:C,
Analog_1/DataBuf_1/DataOut[3]:Y,
ExpSigRoute_4/un25_expdata_i_o2_RNIG1UB6:A,
ExpSigRoute_4/un25_expdata_i_o2_RNIG1UB6:B,
ExpSigRoute_4/un25_expdata_i_o2_RNIG1UB6:C,
ExpSigRoute_4/un25_expdata_i_o2_RNIG1UB6:Y,
DiscID_1/DiscExpID_1/State_i_RNO[5]:A,14286
DiscID_1/DiscExpID_1/State_i_RNO[5]:B,13717
DiscID_1/DiscExpID_1/State_i_RNO[5]:C,13151
DiscID_1/DiscExpID_1/State_i_RNO[5]:Y,13151
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[6]:CLK,13163
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[6]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[6]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[6]:Q,13163
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[6]:SLn,9714
SerMemInt_1/un1_serialmemxfacewrite_10_or_0_o2:A,9088
SerMemInt_1/un1_serialmemxfacewrite_10_or_0_o2:B,8566
SerMemInt_1/un1_serialmemxfacewrite_10_or_0_o2:C,
SerMemInt_1/un1_serialmemxfacewrite_10_or_0_o2:Y,8566
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux_0[4]:A,11045
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux_0[4]:B,13638
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux_0[4]:C,
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux_0[4]:D,
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux_0[4]:FCI,
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux_0[4]:Y,11045
Quad_1/QuadXface_3/HomeTriggerType[2]:CLK,14451
Quad_1/QuadXface_3/HomeTriggerType[2]:D,
Quad_1/QuadXface_3/HomeTriggerType[2]:EN,-10013
Quad_1/QuadXface_3/HomeTriggerType[2]:Q,14451
MDTTop_1/MDTPosition_1_cry_16:B,5716
MDTTop_1/MDTPosition_1_cry_16:FCI,5442
MDTTop_1/MDTPosition_1_cry_16:FCO,5442
MDTTop_1/MDTPosition_1_cry_16:S,5499
ExpModLED_1/StateMachine.ClearExpLEDLatch_3_f0_0_0_a2_0_1_0:A,13043
ExpModLED_1/StateMachine.ClearExpLEDLatch_3_f0_0_0_a2_0_1_0:B,13015
ExpModLED_1/StateMachine.ClearExpLEDLatch_3_f0_0_0_a2_0_1_0:Y,13015
ExpModLED_1/Exp3LED_7_i_m2_1[2]:A,
ExpModLED_1/Exp3LED_7_i_m2_1[2]:B,13125
ExpModLED_1/Exp3LED_7_i_m2_1[2]:C,-12189
ExpModLED_1/Exp3LED_7_i_m2_1[2]:D,-11286
ExpModLED_1/Exp3LED_7_i_m2_1[2]:Y,-12189
Quad_1/QuadXface_6/un3_capturelatch1counts_0_1:A,13470
Quad_1/QuadXface_6/un3_capturelatch1counts_0_1:B,13406
Quad_1/QuadXface_6/un3_capturelatch1counts_0_1:C,13326
Quad_1/QuadXface_6/un3_capturelatch1counts_0_1:Y,13326
MDTTop_2/FallingB[3]:CLK,2980
MDTTop_2/FallingB[3]:D,7002
MDTTop_2/FallingB[3]:Q,2980
LatCnt_1/LatencyCounter_cry[16]:B,5488
LatCnt_1/LatencyCounter_cry[16]:FCI,5176
LatCnt_1/LatencyCounter_cry[16]:FCO,5176
LatCnt_1/LatencyCounter_cry[16]:S,5461
DIO8_1/d8DataOut_m5s4_i_a2_i:A,13676
DIO8_1/d8DataOut_m5s4_i_a2_i:B,16043
DIO8_1/d8DataOut_m5s4_i_a2_i:C,13481
DIO8_1/d8DataOut_m5s4_i_a2_i:D,14615
DIO8_1/d8DataOut_m5s4_i_a2_i:Y,13481
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_6:IPC,
Quad_1/QuadXface_1/QL1[2]:CLK,14215
Quad_1/QuadXface_1/QL1[2]:D,15318
Quad_1/QuadXface_1/QL1[2]:Q,14215
Analog_1/DataBuf_1/AddrBank0_0_o2[4]:A,
Analog_1/DataBuf_1/AddrBank0_0_o2[4]:B,
Analog_1/DataBuf_1/AddrBank0_0_o2[4]:C,8052
Analog_1/DataBuf_1/AddrBank0_0_o2[4]:D,7930
Analog_1/DataBuf_1/AddrBank0_0_o2[4]:Y,7930
Quad_1/QuadXface_3/RisingHome_1:A,14317
Quad_1/QuadXface_3/RisingHome_1:B,14215
Quad_1/QuadXface_3/RisingHome_1:Y,14215
Analog_1/Ser2Par_1/S2P_Data_7[6]:A,13126
Analog_1/Ser2Par_1/S2P_Data_7[6]:B,10686
Analog_1/Ser2Par_1/S2P_Data_7[6]:C,10620
Analog_1/Ser2Par_1/S2P_Data_7[6]:Y,10620
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_12:C,10646
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_12:IPB,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_12:IPC,10646
ExpSigRoute_3/un76_expdata_i:A,
ExpSigRoute_3/un76_expdata_i:B,
ExpSigRoute_3/un76_expdata_i:C,
ExpSigRoute_3/un76_expdata_i:Y,
Quad_1/QuadXface_2/QuadLatch[15]:CLK,
Quad_1/QuadXface_2/QuadLatch[15]:D,15287
Quad_1/QuadXface_2/QuadLatch[15]:EN,12103
Quad_1/QuadXface_2/QuadLatch[15]:Q,
MDTTop_1/FallingB[2]:CLK,7002
MDTTop_1/FallingB[2]:D,7002
MDTTop_1/FallingB[2]:Q,7002
Quad_1/QuadXface_2/QuadDataOut_1_m2[12]:A,14719
Quad_1/QuadXface_2/QuadDataOut_1_m2[12]:B,14712
Quad_1/QuadXface_2/QuadDataOut_1_m2[12]:C,13469
Quad_1/QuadXface_2/QuadDataOut_1_m2[12]:D,
Quad_1/QuadXface_2/QuadDataOut_1_m2[12]:Y,13469
LatCnt_1/LatencyCounter_cry[21]:B,5583
LatCnt_1/LatencyCounter_cry[21]:FCI,5176
LatCnt_1/LatencyCounter_cry[21]:FCO,5176
LatCnt_1/LatencyCounter_cry[21]:S,5366
Quad_1/QuadXface_4/QuadDataOut_1_21:A,
Quad_1/QuadXface_4/QuadDataOut_1_21:B,15044
Quad_1/QuadXface_4/QuadDataOut_1_21:C,15038
Quad_1/QuadXface_4/QuadDataOut_1_21:Y,15038
SSITop_2/linebreakdelay_3:A,14505
SSITop_2/linebreakdelay_3:B,14449
SSITop_2/linebreakdelay_3:C,13020
SSITop_2/linebreakdelay_3:D,12898
SSITop_2/linebreakdelay_3:Y,12898
CPUCnf_1/int_DLL_RST_2:A,
CPUCnf_1/int_DLL_RST_2:B,-4747
CPUCnf_1/int_DLL_RST_2:Y,-4747
Analog_1/StateMach_1/ExpA_CS_L_0_sqmuxa_1_0_a2:A,10687
Analog_1/StateMach_1/ExpA_CS_L_0_sqmuxa_1_0_a2:B,12935
Analog_1/StateMach_1/ExpA_CS_L_0_sqmuxa_1_0_a2:Y,10687
SSITop_2/CycleCounter[4]:CLK,12855
SSITop_2/CycleCounter[4]:D,12785
SSITop_2/CycleCounter[4]:EN,13853
SSITop_2/CycleCounter[4]:Q,12855
Quad_1/QuadXface_6/Latch0Reg[15]:CLK,
Quad_1/QuadXface_6/Latch0Reg[15]:D,15287
Quad_1/QuadXface_6/Latch0Reg[15]:EN,13858
Quad_1/QuadXface_6/Latch0Reg[15]:Q,
SSITop_1/DelayTerminalCount[14]:CLK,12690
SSITop_1/DelayTerminalCount[14]:D,
SSITop_1/DelayTerminalCount[14]:EN,-7666
SSITop_1/DelayTerminalCount[14]:Q,12690
WDT_1/WDTDelay[9]:ALn,
WDT_1/WDTDelay[9]:CLK,14968
WDT_1/WDTDelay[9]:D,
WDT_1/WDTDelay[9]:EN,-3973
WDT_1/WDTDelay[9]:Q,14968
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_32:C,8168
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_32:IPC,8168
Quad_1/QuadXface_6/Latch1Reg[8]:CLK,
Quad_1/QuadXface_6/Latch1Reg[8]:D,15287
Quad_1/QuadXface_6/Latch1Reg[8]:EN,13858
Quad_1/QuadXface_6/Latch1Reg[8]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_9[2]:A,7171
MDTTop_1/un1_discoverIdDataOut_0_iv_9[2]:B,4847
MDTTop_1/un1_discoverIdDataOut_0_iv_9[2]:C,11543
MDTTop_1/un1_discoverIdDataOut_0_iv_9[2]:D,5834
MDTTop_1/un1_discoverIdDataOut_0_iv_9[2]:Y,4847
SSITop_2/SSIRead1:CLK,12897
SSITop_2/SSIRead1:D,15319
SSITop_2/SSIRead1:Q,12897
DATA_iobuf[17]/U0/U_IOENFF:A,4878
DATA_iobuf[17]/U0/U_IOENFF:Y,4878
WDT_1/WDTKick1:CLK,14223
WDT_1/WDTKick1:D,15326
WDT_1/WDTKick1:EN,13230
WDT_1/WDTKick1:Q,14223
SerMemInt_1/SerialMemoryClockEnableCounter[0]:CLK,7317
SerMemInt_1/SerialMemoryClockEnableCounter[0]:D,10842
SerMemInt_1/SerialMemoryClockEnableCounter[0]:EN,13152
SerMemInt_1/SerialMemoryClockEnableCounter[0]:Q,7317
DiscID_1/DiscExpID_1/ExpansionID3_1[8]:CLK,-12769
DiscID_1/DiscExpID_1/ExpansionID3_1[8]:D,15310
DiscID_1/DiscExpID_1/ExpansionID3_1[8]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID3_1[8]:Q,-12769
MDTTop_1/un1_discoverIdDataOut_0_iv_11[19]:A,8285
MDTTop_1/un1_discoverIdDataOut_0_iv_11[19]:B,9484
MDTTop_1/un1_discoverIdDataOut_0_iv_11[19]:C,1391
MDTTop_1/un1_discoverIdDataOut_0_iv_11[19]:D,4758
MDTTop_1/un1_discoverIdDataOut_0_iv_11[19]:Y,1391
MDTTop_1/RisingACountEnablePipe:CLK,5984
MDTTop_1/RisingACountEnablePipe:D,4667
MDTTop_1/RisingACountEnablePipe:Q,5984
MDTTop_1/CountRA_s_1602:B,5442
MDTTop_1/CountRA_s_1602:FCO,5442
SerMemInt_1/SerialDataCounter_r[0]:A,13295
SerMemInt_1/SerialDataCounter_r[0]:B,10619
SerMemInt_1/SerialDataCounter_r[0]:C,14160
SerMemInt_1/SerialDataCounter_r[0]:D,14001
SerMemInt_1/SerialDataCounter_r[0]:Y,10619
Quad_1/QuadXface_4/FallingLatch0_1:A,14263
Quad_1/QuadXface_4/FallingLatch0_1:B,14227
Quad_1/QuadXface_4/FallingLatch0_1:Y,14227
ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1:An,
ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1:YL,
DIO8_1/d8DataOut_m2[26]:A,14528
DIO8_1/d8DataOut_m2[26]:B,13470
DIO8_1/d8DataOut_m2[26]:C,12275
DIO8_1/d8DataOut_m2[26]:D,
DIO8_1/d8DataOut_m2[26]:Y,12275
Quad_1/QuadXface_5/QuadCount_RNIH9189[14]:A,14088
Quad_1/QuadXface_5/QuadCount_RNIH9189[14]:B,10936
Quad_1/QuadXface_5/QuadCount_RNIH9189[14]:C,13890
Quad_1/QuadXface_5/QuadCount_RNIH9189[14]:FCI,10688
Quad_1/QuadXface_5/QuadCount_RNIH9189[14]:FCO,10688
Quad_1/QuadXface_5/QuadCount_RNIH9189[14]:S,10707
Decode_1/un1_discoverIdDataOut_iv_13_RNO[0]:A,3852
Decode_1/un1_discoverIdDataOut_iv_13_RNO[0]:B,8219
Decode_1/un1_discoverIdDataOut_iv_13_RNO[0]:C,9456
Decode_1/un1_discoverIdDataOut_iv_13_RNO[0]:D,14323
Decode_1/un1_discoverIdDataOut_iv_13_RNO[0]:Y,3852
DiscID_1/DiscCtrlID_1/M_Card_ID_LOAD_RNO_1:A,13183
DiscID_1/DiscCtrlID_1/M_Card_ID_LOAD_RNO_1:B,13107
DiscID_1/DiscCtrlID_1/M_Card_ID_LOAD_RNO_1:C,10978
DiscID_1/DiscCtrlID_1/M_Card_ID_LOAD_RNO_1:D,10903
DiscID_1/DiscCtrlID_1/M_Card_ID_LOAD_RNO_1:Y,10903
Quad_1/QuadXface_1/FallingLatch1:CLK,12964
Quad_1/QuadXface_1/FallingLatch1:D,14227
Quad_1/QuadXface_1/FallingLatch1:Q,12964
LatCnt_1/LatencyCounter[16]:CLK,5488
LatCnt_1/LatencyCounter[16]:D,5461
LatCnt_1/LatencyCounter[16]:EN,-6247
LatCnt_1/LatencyCounter[16]:Q,5488
LatCnt_1/LatencyCounter[16]:SLn,-5250
HALT_DRIVE_L_ibuf/U0/U_IOINFF:A,
HALT_DRIVE_L_ibuf/U0/U_IOINFF:Y,
ExpModLED_1/expLedDataOut_1_m2[3]:A,11614
ExpModLED_1/expLedDataOut_1_m2[3]:B,10580
ExpModLED_1/expLedDataOut_1_m2[3]:C,12952
ExpModLED_1/expLedDataOut_1_m2[3]:Y,10580
DiscID_1/DiscExpID_1/ShiftEnable_1_sqmuxa_0_a3_0_a2:A,14302
DiscID_1/DiscExpID_1/ShiftEnable_1_sqmuxa_0_a3_0_a2:B,14207
DiscID_1/DiscExpID_1/ShiftEnable_1_sqmuxa_0_a3_0_a2:Y,14207
DiscID_1/DiscExpID_1/ExpansionID1_1_fast_RNIL4BN[9]:A,-12206
DiscID_1/DiscExpID_1/ExpansionID1_1_fast_RNIL4BN[9]:B,-12256
DiscID_1/DiscExpID_1/ExpansionID1_1_fast_RNIL4BN[9]:C,-12353
DiscID_1/DiscExpID_1/ExpansionID1_1_fast_RNIL4BN[9]:Y,-12353
SSITop_2/Serial2ParallelData[22]:CLK,15326
SSITop_2/Serial2ParallelData[22]:D,15326
SSITop_2/Serial2ParallelData[22]:EN,10706
SSITop_2/Serial2ParallelData[22]:Q,15326
SSITop_2/Serial2ParallelData[22]:SLn,11847
SSITop_1/DelayCounter[7]:CLK,11527
SSITop_1/DelayCounter[7]:D,13965
SSITop_1/DelayCounter[7]:EN,9833
SSITop_1/DelayCounter[7]:Q,11527
SSITop_1/DelayCounter[7]:SLn,10722
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[1]:CLK,11686
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[1]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[1]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[1]:Q,11686
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[1]:SLn,9714
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[9]:CLK,-12353
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[9]:D,15310
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[9]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[9]:Q,-12353
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[13]:CLK,10966
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[13]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[13]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[13]:Q,10966
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[13]:SLn,9714
Quad_1/QuadXface_6/Latch0ArmedState_1[1]:A,-8429
Quad_1/QuadXface_6/Latch0ArmedState_1[1]:B,-3806
Quad_1/QuadXface_6/Latch0ArmedState_1[1]:C,14180
Quad_1/QuadXface_6/Latch0ArmedState_1[1]:D,
Quad_1/QuadXface_6/Latch0ArmedState_1[1]:Y,-8429
SSITop_1/SSIDataLatch_Z[19]:CLK,
SSITop_1/SSIDataLatch_Z[19]:D,15326
SSITop_1/SSIDataLatch_Z[19]:EN,12103
SSITop_1/SSIDataLatch_Z[19]:Q,
DIO8_1/D8OutputReg3[3]:ALn,-4495
DIO8_1/D8OutputReg3[3]:CLK,12970
DIO8_1/D8OutputReg3[3]:D,
DIO8_1/D8OutputReg3[3]:EN,-8813
DIO8_1/D8OutputReg3[3]:Q,12970
DIO8_1/d8DataOut_m2_2[9]:A,13247
DIO8_1/d8DataOut_m2_2[9]:B,12060
DIO8_1/d8DataOut_m2_2[9]:C,
DIO8_1/d8DataOut_m2_2[9]:D,
DIO8_1/d8DataOut_m2_2[9]:Y,12060
Quad_1/QuadXface_1/RisingHome:CLK,12225
Quad_1/QuadXface_1/RisingHome:D,14215
Quad_1/QuadXface_1/RisingHome:Q,12225
ExpModLED_1/Exp0LED_Z[0]:ALn,-4495
ExpModLED_1/Exp0LED_Z[0]:CLK,14402
ExpModLED_1/Exp0LED_Z[0]:D,
ExpModLED_1/Exp0LED_Z[0]:EN,-11358
ExpModLED_1/Exp0LED_Z[0]:Q,14402
SSITop_2/DataValid:CLK,14177
SSITop_2/DataValid:D,-6860
SSITop_2/DataValid:Q,14177
DIO8_1/IntDout_3_1_0_wmux[14]:A,10721
DIO8_1/IntDout_3_1_0_wmux[14]:B,10395
DIO8_1/IntDout_3_1_0_wmux[14]:C,12185
DIO8_1/IntDout_3_1_0_wmux[14]:D,11880
DIO8_1/IntDout_3_1_0_wmux[14]:FCO,
DIO8_1/IntDout_3_1_0_wmux[14]:Y,10395
CtrlOut_2/ControlOutputWriteLatched0_1:A,14345
CtrlOut_2/ControlOutputWriteLatched0_1:B,-3791
CtrlOut_2/ControlOutputWriteLatched0_1:C,
CtrlOut_2/ControlOutputWriteLatched0_1:Y,-3791
CtrlOut_1/Count_n3:A,14263
CtrlOut_1/Count_n3:B,13025
CtrlOut_1/Count_n3:C,9932
CtrlOut_1/Count_n3:Y,9932
DiscID_1/DiscCtrlID_1/ControlID_1[10]:ALn,13503
DiscID_1/DiscCtrlID_1/ControlID_1[10]:CLK,-8676
DiscID_1/DiscCtrlID_1/ControlID_1[10]:D,15318
DiscID_1/DiscCtrlID_1/ControlID_1[10]:EN,13595
DiscID_1/DiscCtrlID_1/ControlID_1[10]:Q,-8676
CtrlOut_1/un2_synchedtick:A,9904
CtrlOut_1/un2_synchedtick:B,12915
CtrlOut_1/un2_synchedtick:Y,9904
SerMemInt_1/StateMachine[1]:CLK,10501
SerMemInt_1/StateMachine[1]:D,-892
SerMemInt_1/StateMachine[1]:EN,12028
SerMemInt_1/StateMachine[1]:Q,10501
SerMemInt_1/StateMachine[1]:SLn,12887
DIO8_1/D8OutputReg1[14]:ALn,-4495
DIO8_1/D8OutputReg1[14]:CLK,11880
DIO8_1/D8OutputReg1[14]:D,
DIO8_1/D8OutputReg1[14]:EN,-8821
DIO8_1/D8OutputReg1[14]:Q,11880
Quad_1/QuadXface_1/FallingHome_1:A,14263
Quad_1/QuadXface_1/FallingHome_1:B,14227
Quad_1/QuadXface_1/FallingHome_1:Y,14227
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_0[23]:A,17170
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_0[23]:B,17333
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_0[23]:C,13965
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_0[23]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_0[23]:Y,13965
Quad_1/QuadXface_3/QB[3]:CLK,13123
Quad_1/QuadXface_3/QB[3]:D,15318
Quad_1/QuadXface_3/QB[3]:Q,13123
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_25:IPCLKn,
MDTTop_1/SendInterrogationPulse_RNO:A,5865
MDTTop_1/SendInterrogationPulse_RNO:B,-3830
MDTTop_1/SendInterrogationPulse_RNO:C,5711
MDTTop_1/SendInterrogationPulse_RNO:D,5629
MDTTop_1/SendInterrogationPulse_RNO:Y,-3830
DiscID_1/un4_anlgpresent_0_a2:A,-8530
DiscID_1/un4_anlgpresent_0_a2:B,-10910
DiscID_1/un4_anlgpresent_0_a2:C,-8676
DiscID_1/un4_anlgpresent_0_a2:Y,-10910
SerMemInt_1/SerialDataInput[7]:CLK,
SerMemInt_1/SerialDataInput[7]:D,15326
SerMemInt_1/SerialDataInput[7]:EN,11644
SerMemInt_1/SerialDataInput[7]:Q,
Quad_1/QuadXface_4/Latch0ArmedState_1[0]:A,-10946
Quad_1/QuadXface_4/Latch0ArmedState_1[0]:B,-3806
Quad_1/QuadXface_4/Latch0ArmedState_1[0]:C,14188
Quad_1/QuadXface_4/Latch0ArmedState_1[0]:D,
Quad_1/QuadXface_4/Latch0ArmedState_1[0]:Y,-10946
Decode_1/un3_cpuledread_0_a2:A,4546
Decode_1/un3_cpuledread_0_a2:B,3356
Decode_1/un3_cpuledread_0_a2:C,2236
Decode_1/un3_cpuledread_0_a2:Y,2236
Quad_1/QuadXface_4/QuadDataOut_1_m2[13]:A,13690
Quad_1/QuadXface_4/QuadDataOut_1_m2[13]:B,13549
Quad_1/QuadXface_4/QuadDataOut_1_m2[13]:C,12440
Quad_1/QuadXface_4/QuadDataOut_1_m2[13]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2[13]:Y,12440
ExpModLED_1/StateMachine.un9_slowenable_0_a2_0_a2:A,11885
ExpModLED_1/StateMachine.un9_slowenable_0_a2_0_a2:B,11911
ExpModLED_1/StateMachine.un9_slowenable_0_a2_0_a2:C,11814
ExpModLED_1/StateMachine.un9_slowenable_0_a2_0_a2:Y,11814
Quad_1/QuadXface_5/Latch1Reg[7]:CLK,
Quad_1/QuadXface_5/Latch1Reg[7]:D,15287
Quad_1/QuadXface_5/Latch1Reg[7]:EN,13858
Quad_1/QuadXface_5/Latch1Reg[7]:Q,
ExpModLED_1/ExpLEDLatch:ALn,13503
ExpModLED_1/ExpLEDLatch:CLK,14325
ExpModLED_1/ExpLEDLatch:D,10522
ExpModLED_1/ExpLEDLatch:EN,11066
ExpModLED_1/ExpLEDLatch:Q,14325
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[8]:CLK,11758
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[8]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[8]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[8]:Q,11758
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[8]:SLn,9714
Quad_1/QuadXface_5/IllegalTransition:CLK,
Quad_1/QuadXface_5/IllegalTransition:D,15334
Quad_1/QuadXface_5/IllegalTransition:EN,12103
Quad_1/QuadXface_5/IllegalTransition:Q,
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[13]:CLK,-12203
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[13]:D,15310
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[13]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[13]:Q,-12203
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[8]:A,13546
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[8]:B,13546
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[8]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[8]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[8]:Y,13546
DIO8_1/InputShiftRegister_0_sqmuxa_1_i_o2_0_RNIA0491:A,8407
DIO8_1/InputShiftRegister_0_sqmuxa_1_i_o2_0_RNIA0491:B,6516
DIO8_1/InputShiftRegister_0_sqmuxa_1_i_o2_0_RNIA0491:C,10712
DIO8_1/InputShiftRegister_0_sqmuxa_1_i_o2_0_RNIA0491:D,10596
DIO8_1/InputShiftRegister_0_sqmuxa_1_i_o2_0_RNIA0491:Y,6516
DIO8_1/ExpD8_Load_RNO:A,14124
DIO8_1/ExpD8_Load_RNO:B,12104
DIO8_1/ExpD8_Load_RNO:C,14160
DIO8_1/ExpD8_Load_RNO:D,14073
DIO8_1/ExpD8_Load_RNO:Y,12104
DIO8_1/D8OutputReg3[31]:ALn,-4495
DIO8_1/D8OutputReg3[31]:CLK,13090
DIO8_1/D8OutputReg3[31]:D,
DIO8_1/D8OutputReg3[31]:EN,-8813
DIO8_1/D8OutputReg3[31]:Q,13090
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_11:IPA,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_11:IPB,
MDTTop_1/un1_discoverIdDataOut_0_iv_10[18]:A,7197
MDTTop_1/un1_discoverIdDataOut_0_iv_10[18]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_10[18]:C,9322
MDTTop_1/un1_discoverIdDataOut_0_iv_10[18]:D,9059
MDTTop_1/un1_discoverIdDataOut_0_iv_10[18]:Y,7197
MDTTop_1/MDTPosition[4]:CLK,
MDTTop_1/MDTPosition[4]:D,5710
MDTTop_1/MDTPosition[4]:EN,5602
MDTTop_1/MDTPosition[4]:Q,
Quad_1/QuadXface_5/Latch1Reg[3]:CLK,
Quad_1/QuadXface_5/Latch1Reg[3]:D,15287
Quad_1/QuadXface_5/Latch1Reg[3]:EN,13858
Quad_1/QuadXface_5/Latch1Reg[3]:Q,
M_SPROM_DATA_iobuf/U0/U_IOOUTFF:A,
M_SPROM_DATA_iobuf/U0/U_IOOUTFF:Y,
Analog_1/DataBuf_1/ReadPointer_0_0[1]:A,-12185
Analog_1/DataBuf_1/ReadPointer_0_0[1]:B,4742
Analog_1/DataBuf_1/ReadPointer_0_0[1]:C,14112
Analog_1/DataBuf_1/ReadPointer_0_0[1]:Y,-12185
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNI74TS[13]:A,-12946
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNI74TS[13]:B,-12986
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNI74TS[13]:C,-13073
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNI74TS[13]:Y,-13073
Quad_1/QuadXface_4/QuadCount[7]:CLK,10811
Quad_1/QuadXface_4/QuadCount[7]:D,10840
Quad_1/QuadXface_4/QuadCount[7]:Q,10811
Quad_1/QuadXface_4/QuadCount[7]:SLn,11847
WDT_1/FPGAProgDOut_Z[20]:CLK,
WDT_1/FPGAProgDOut_Z[20]:D,
WDT_1/FPGAProgDOut_Z[20]:EN,-4037
WDT_1/FPGAProgDOut_Z[20]:Q,
CtrlOut_2/ShiftRegister_4[9]:A,15612
CtrlOut_2/ShiftRegister_4[9]:B,14235
CtrlOut_2/ShiftRegister_4[9]:C,12813
CtrlOut_2/ShiftRegister_4[9]:Y,12813
Decode_1/un4_exp3dio8configwrite_0_a2:A,-8813
Decode_1/un4_exp3dio8configwrite_0_a2:B,
Decode_1/un4_exp3dio8configwrite_0_a2:C,
Decode_1/un4_exp3dio8configwrite_0_a2:D,
Decode_1/un4_exp3dio8configwrite_0_a2:Y,-8813
WDT_1/WDTCounter[18]:ALn,13503
WDT_1/WDTCounter[18]:CLK,11446
WDT_1/WDTCounter[18]:D,13575
WDT_1/WDTCounter[18]:EN,11256
WDT_1/WDTCounter[18]:Q,11446
DiscID_1/DiscExpID_1/ExpansionID1_1[13]:CLK,-10839
DiscID_1/DiscExpID_1/ExpansionID1_1[13]:D,15310
DiscID_1/DiscExpID_1/ExpansionID1_1[13]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID1_1[13]:Q,-10839
WDT_1/WDTCounter[16]:ALn,13503
WDT_1/WDTCounter[16]:CLK,11510
WDT_1/WDTCounter[16]:D,13613
WDT_1/WDTCounter[16]:EN,11256
WDT_1/WDTCounter[16]:Q,11510
DIO8_1/d8DataOut_m2_2[28]:A,13420
DIO8_1/d8DataOut_m2_2[28]:B,12233
DIO8_1/d8DataOut_m2_2[28]:C,
DIO8_1/d8DataOut_m2_2[28]:D,
DIO8_1/d8DataOut_m2_2[28]:Y,12233
SSITop_2/DelayTerminalCount[12]:CLK,12673
SSITop_2/DelayTerminalCount[12]:D,
SSITop_2/DelayTerminalCount[12]:EN,-7666
SSITop_2/DelayTerminalCount[12]:Q,12673
DIO8_1/d8DataOut_m5_1_0_wmux[3]:A,12756
DIO8_1/d8DataOut_m5_1_0_wmux[3]:B,12656
DIO8_1/d8DataOut_m5_1_0_wmux[3]:C,
DIO8_1/d8DataOut_m5_1_0_wmux[3]:D,
DIO8_1/d8DataOut_m5_1_0_wmux[3]:FCO,
DIO8_1/d8DataOut_m5_1_0_wmux[3]:Y,12656
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0_13:A,11146
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0_13:B,11096
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0_13:C,9722
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0_13:D,9845
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0_13:Y,9722
Quad_1/QuadXface_4/Latch0ArmedState[0]:CLK,13326
Quad_1/QuadXface_4/Latch0ArmedState[0]:D,-10946
Quad_1/QuadXface_4/Latch0ArmedState[0]:Q,13326
MDTTop_1/un1_discoverIdDataOut_0_iv_13[17]:A,6075
MDTTop_1/un1_discoverIdDataOut_0_iv_13[17]:B,8016
MDTTop_1/un1_discoverIdDataOut_0_iv_13[17]:C,8218
MDTTop_1/un1_discoverIdDataOut_0_iv_13[17]:D,11045
MDTTop_1/un1_discoverIdDataOut_0_iv_13[17]:Y,6075
WDT_1/PUReg_s[12]:A,14326
WDT_1/PUReg_s[12]:B,14143
WDT_1/PUReg_s[12]:C,-3956
WDT_1/PUReg_s[12]:D,
WDT_1/PUReg_s[12]:Y,-3956
DIO8_1/D8OutputReg0[19]:ALn,-4495
DIO8_1/D8OutputReg0[19]:CLK,12291
DIO8_1/D8OutputReg0[19]:D,
DIO8_1/D8OutputReg0[19]:EN,-9145
DIO8_1/D8OutputReg0[19]:Q,12291
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[13]:A,10684
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[13]:B,11720
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[13]:C,12053
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[13]:D,11748
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[13]:FCI,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[13]:Y,10684
Quad_1/QuadXface_3/IllegalTransitionLat_RNO:A,11088
Quad_1/QuadXface_3/IllegalTransitionLat_RNO:B,12835
Quad_1/QuadXface_3/IllegalTransitionLat_RNO:Y,11088
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[12]:A,10631
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[12]:B,11678
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[12]:C,12014
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[12]:D,11709
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[12]:FCI,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[12]:Y,10631
Quad_1/QuadXface_5/QuadDataOut_1_2[21]:A,16220
Quad_1/QuadXface_5/QuadDataOut_1_2[21]:B,16129
Quad_1/QuadXface_5/QuadDataOut_1_2[21]:C,
Quad_1/QuadXface_5/QuadDataOut_1_2[21]:D,
Quad_1/QuadXface_5/QuadDataOut_1_2[21]:Y,16129
Quad_1/QuadXface_4/QuadCount_RNIM4TED[13]:A,14088
Quad_1/QuadXface_4/QuadCount_RNIM4TED[13]:B,10935
Quad_1/QuadXface_4/QuadCount_RNIM4TED[13]:C,13890
Quad_1/QuadXface_4/QuadCount_RNIM4TED[13]:FCI,10688
Quad_1/QuadXface_4/QuadCount_RNIM4TED[13]:FCO,10688
Quad_1/QuadXface_4/QuadCount_RNIM4TED[13]:S,10726
Quad_1/QuadXface_1/intHomeLat:CLK,-3791
Quad_1/QuadXface_1/intHomeLat:D,11082
Quad_1/QuadXface_1/intHomeLat:Q,-3791
DiscID_1/DiscExpID_1/Count[3]:CLK,12920
DiscID_1/DiscExpID_1/Count[3]:D,12812
DiscID_1/DiscExpID_1/Count[3]:EN,13581
DiscID_1/DiscExpID_1/Count[3]:Q,12920
Quad_1/QuadXface_5/IndexLat:CLK,
Quad_1/QuadXface_5/IndexLat:D,15326
Quad_1/QuadXface_5/IndexLat:EN,12103
Quad_1/QuadXface_5/IndexLat:Q,
DIO8_1/IntDout_3_1_0_wmux_0[21]:A,10501
DIO8_1/IntDout_3_1_0_wmux_0[21]:B,11548
DIO8_1/IntDout_3_1_0_wmux_0[21]:C,13350
DIO8_1/IntDout_3_1_0_wmux_0[21]:D,13090
DIO8_1/IntDout_3_1_0_wmux_0[21]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[21]:Y,10501
CPUStatLEDDrive_obuft[0]/U0/U_IOPAD:D,
CPUStatLEDDrive_obuft[0]/U0/U_IOPAD:E,
CPUStatLEDDrive_obuft[0]/U0/U_IOPAD:PAD,
WDT_1/WD_RST_SHIFT[5]:ALn,13503
WDT_1/WD_RST_SHIFT[5]:CLK,15334
WDT_1/WD_RST_SHIFT[5]:D,15334
WDT_1/WD_RST_SHIFT[5]:Q,15334
TickSync_1/LatchedTickSync60:CLK,3545
TickSync_1/LatchedTickSync60:D,-3841
TickSync_1/LatchedTickSync60:EN,
TickSync_1/LatchedTickSync60:Q,3545
Quad_1/QuadXface_6/DirectionLat:CLK,
Quad_1/QuadXface_6/DirectionLat:D,15367
Quad_1/QuadXface_6/DirectionLat:EN,15120
Quad_1/QuadXface_6/DirectionLat:Q,
DiscID_1/DiscCtrlID_1/M_Card_ID_LATCH_2_0:A,13815
DiscID_1/DiscCtrlID_1/M_Card_ID_LATCH_2_0:B,14184
DiscID_1/DiscCtrlID_1/M_Card_ID_LATCH_2_0:C,10773
DiscID_1/DiscCtrlID_1/M_Card_ID_LATCH_2_0:D,13041
DiscID_1/DiscCtrlID_1/M_Card_ID_LATCH_2_0:Y,10773
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[10]:CLK,13188
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[10]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[10]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[10]:Q,13188
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[10]:SLn,9714
MDTTop_1/Delay[0]:CLK,3238
MDTTop_1/Delay[0]:D,5930
MDTTop_1/Delay[0]:EN,4696
MDTTop_1/Delay[0]:Q,3238
MDTTop_1/Delay[0]:SLn,6387
Quad_1/QuadXface_1/QuadDataOut_1_m2_1[12]:A,14802
Quad_1/QuadXface_1/QuadDataOut_1_m2_1[12]:B,14600
Quad_1/QuadXface_1/QuadDataOut_1_m2_1[12]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m2_1[12]:Y,14600
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[13]:CLK,12053
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[13]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[13]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[13]:Q,12053
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[13]:SLn,9714
Quad_1/QuadXface_3/Latch1Reg[13]:CLK,
Quad_1/QuadXface_3/Latch1Reg[13]:D,15287
Quad_1/QuadXface_3/Latch1Reg[13]:EN,13858
Quad_1/QuadXface_3/Latch1Reg[13]:Q,
Quad_1/QuadXface_2/un3_capturelatch1counts_0_1:A,13470
Quad_1/QuadXface_2/un3_capturelatch1counts_0_1:B,13406
Quad_1/QuadXface_2/un3_capturelatch1counts_0_1:C,13326
Quad_1/QuadXface_2/un3_capturelatch1counts_0_1:Y,13326
ExpSigRoute_1/un1_serialmemorydataout_iv_0_a2_0[1]:A,
ExpSigRoute_1/un1_serialmemorydataout_iv_0_a2_0[1]:B,
ExpSigRoute_1/un1_serialmemorydataout_iv_0_a2_0[1]:C,
ExpSigRoute_1/un1_serialmemorydataout_iv_0_a2_0[1]:Y,
Quad_1/QuadXface_1/HomeReg[15]:CLK,
Quad_1/QuadXface_1/HomeReg[15]:D,15287
Quad_1/QuadXface_1/HomeReg[15]:EN,15120
Quad_1/QuadXface_1/HomeReg[15]:Q,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_23:IPENn,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[8]:A,13552
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[8]:B,13364
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[8]:C,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[8]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[8]:Y,13364
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux_0[1]:A,12413
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux_0[1]:B,13766
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux_0[1]:C,
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux_0[1]:D,
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux_0[1]:FCI,
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux_0[1]:Y,12413
ExpSigRoute_2/un1_expd8_clk_0[0]:A,
ExpSigRoute_2/un1_expd8_clk_0[0]:B,
ExpSigRoute_2/un1_expd8_clk_0[0]:C,
ExpSigRoute_2/un1_expd8_clk_0[0]:D,
ExpSigRoute_2/un1_expd8_clk_0[0]:Y,
Quad_1/QuadXface_2/Latch1ArmedState_1[0]:A,-11110
Quad_1/QuadXface_2/Latch1ArmedState_1[0]:B,-3806
Quad_1/QuadXface_2/Latch1ArmedState_1[0]:C,14188
Quad_1/QuadXface_2/Latch1ArmedState_1[0]:D,
Quad_1/QuadXface_2/Latch1ArmedState_1[0]:Y,-11110
Decode_1/un141_data_i_o2_0:A,12708
Decode_1/un141_data_i_o2_0:B,12664
Decode_1/un141_data_i_o2_0:Y,12664
LatCnt_1/LatencyCounter_cry[30]:B,5736
LatCnt_1/LatencyCounter_cry[30]:FCI,5176
LatCnt_1/LatencyCounter_cry[30]:FCO,5176
LatCnt_1/LatencyCounter_cry[30]:S,5195
ClkCtrl_1/Enable:ALn,
ClkCtrl_1/Enable:CLK,11611
ClkCtrl_1/Enable:D,14199
ClkCtrl_1/Enable:Q,11611
SSITop_1/AnlgDATA_m[8]:A,3624
SSITop_1/AnlgDATA_m[8]:B,
SSITop_1/AnlgDATA_m[8]:C,
SSITop_1/AnlgDATA_m[8]:D,
SSITop_1/AnlgDATA_m[8]:Y,3624
Quad_1/QuadXface_6/LearnModeEnable_1:A,-8429
Quad_1/QuadXface_6/LearnModeEnable_1:B,-3791
Quad_1/QuadXface_6/LearnModeEnable_1:C,14157
Quad_1/QuadXface_6/LearnModeEnable_1:D,
Quad_1/QuadXface_6/LearnModeEnable_1:Y,-8429
Quad_1/QuadXface_1/HomePolarity:CLK,
Quad_1/QuadXface_1/HomePolarity:D,
Quad_1/QuadXface_1/HomePolarity:EN,-10191
Quad_1/QuadXface_1/HomePolarity:Q,
Quad_1/QuadXface_1/QuadCount_RNIQCU56[6]:A,13990
Quad_1/QuadXface_1/QuadCount_RNIQCU56[6]:B,10802
Quad_1/QuadXface_1/QuadCount_RNIQCU56[6]:C,13778
Quad_1/QuadXface_1/QuadCount_RNIQCU56[6]:FCI,10688
Quad_1/QuadXface_1/QuadCount_RNIQCU56[6]:FCO,10688
Quad_1/QuadXface_1/QuadCount_RNIQCU56[6]:S,10859
Exp3Data_iobuf[3]/U0/U_IOPAD:D,
Exp3Data_iobuf[3]/U0/U_IOPAD:E,
Exp3Data_iobuf[3]/U0/U_IOPAD:PAD,
Exp3Data_iobuf[3]/U0/U_IOPAD:Y,
Quad_1/QuadXface_3/Latch0ArmedState[1]:CLK,13406
Quad_1/QuadXface_3/Latch0ArmedState[1]:D,-10978
Quad_1/QuadXface_3/Latch0ArmedState[1]:Q,13406
Analog_1/DataBuf_1/DataOut[0]:A,
Analog_1/DataBuf_1/DataOut[0]:B,
Analog_1/DataBuf_1/DataOut[0]:C,
Analog_1/DataBuf_1/DataOut[0]:Y,
Quad_1/QuadXface_5/PostCount_RNO:A,14235
Quad_1/QuadXface_5/PostCount_RNO:B,14260
Quad_1/QuadXface_5/PostCount_RNO:Y,14235
Quad_1/QuadXface_1/QuadDataOut_1_m2[10]:A,14802
Quad_1/QuadXface_1/QuadDataOut_1_m2[10]:B,14600
Quad_1/QuadXface_1/QuadDataOut_1_m2[10]:C,13493
Quad_1/QuadXface_1/QuadDataOut_1_m2[10]:D,
Quad_1/QuadXface_1/QuadDataOut_1_m2[10]:Y,13493
DiscID_1/DiscCtrlID_1/State_srsts_i_0_0_a2[1]:A,13242
DiscID_1/DiscCtrlID_1/State_srsts_i_0_0_a2[1]:B,12705
DiscID_1/DiscCtrlID_1/State_srsts_i_0_0_a2[1]:C,13095
DiscID_1/DiscCtrlID_1/State_srsts_i_0_0_a2[1]:Y,12705
Decode_1/un1_discoverIdDataOut_0_iv_1[28]:A,11701
Decode_1/un1_discoverIdDataOut_0_iv_1[28]:B,
Decode_1/un1_discoverIdDataOut_0_iv_1[28]:C,
Decode_1/un1_discoverIdDataOut_0_iv_1[28]:D,6650
Decode_1/un1_discoverIdDataOut_0_iv_1[28]:Y,6650
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux[5]:A,12936
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux[5]:B,12722
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux[5]:C,11462
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux[5]:D,
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux[5]:FCO,
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux[5]:Y,11462
Quad_1/QuadXface_1/IllegalTransitionLat_RNO_0:A,13123
Quad_1/QuadXface_1/IllegalTransitionLat_RNO_0:B,13032
Quad_1/QuadXface_1/IllegalTransitionLat_RNO_0:C,12963
Quad_1/QuadXface_1/IllegalTransitionLat_RNO_0:D,12835
Quad_1/QuadXface_1/IllegalTransitionLat_RNO_0:Y,12835
SerMemInt_1/un1_LoadWriteData_1_sqmuxa_2_0:A,10825
SerMemInt_1/un1_LoadWriteData_1_sqmuxa_2_0:B,14204
SerMemInt_1/un1_LoadWriteData_1_sqmuxa_2_0:C,9385
SerMemInt_1/un1_LoadWriteData_1_sqmuxa_2_0:D,10535
SerMemInt_1/un1_LoadWriteData_1_sqmuxa_2_0:Y,9385
Quad_1/QuadXface_4/QuadCount[1]:CLK,10666
Quad_1/QuadXface_4/QuadCount[1]:D,10936
Quad_1/QuadXface_4/QuadCount[1]:Q,10666
Quad_1/QuadXface_4/QuadCount[1]:SLn,11847
Quad_1/QuadXface_6/RisingLatch0_1:A,14317
Quad_1/QuadXface_6/RisingLatch0_1:B,14215
Quad_1/QuadXface_6/RisingLatch0_1:Y,14215
MDTTop_2/Delay_cry[5]:B,5659
MDTTop_2/Delay_cry[5]:FCI,5556
MDTTop_2/Delay_cry[5]:FCO,5556
MDTTop_2/Delay_cry[5]:S,5670
DIO8_1/d8DataOut_m2_2[20]:A,12233
DIO8_1/d8DataOut_m2_2[20]:B,11046
DIO8_1/d8DataOut_m2_2[20]:C,
DIO8_1/d8DataOut_m2_2[20]:D,
DIO8_1/d8DataOut_m2_2[20]:Y,11046
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[2]:A,3796
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[2]:B,6567
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[2]:C,4706
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[2]:D,8973
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[2]:Y,3796
Quad_1/QuadXface_6/HomeReg[3]:CLK,
Quad_1/QuadXface_6/HomeReg[3]:D,15287
Quad_1/QuadXface_6/HomeReg[3]:EN,15120
Quad_1/QuadXface_6/HomeReg[3]:Q,
ExpSigRoute_3/ExpQ1_B:A,9523
ExpSigRoute_3/ExpQ1_B:B,
ExpSigRoute_3/ExpQ1_B:Y,9523
DIO8_1/IntDout_3_1_0_wmux_0[23]:A,10501
DIO8_1/IntDout_3_1_0_wmux_0[23]:B,11548
DIO8_1/IntDout_3_1_0_wmux_0[23]:C,13350
DIO8_1/IntDout_3_1_0_wmux_0[23]:D,13090
DIO8_1/IntDout_3_1_0_wmux_0[23]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[23]:Y,10501
Quad_1/QuadXface_4/QuadCount_RNIS4VMC[12]:A,14088
Quad_1/QuadXface_4/QuadCount_RNIS4VMC[12]:B,10916
Quad_1/QuadXface_4/QuadCount_RNIS4VMC[12]:C,13880
Quad_1/QuadXface_4/QuadCount_RNIS4VMC[12]:FCI,10688
Quad_1/QuadXface_4/QuadCount_RNIS4VMC[12]:FCO,10688
Quad_1/QuadXface_4/QuadCount_RNIS4VMC[12]:S,10745
DiscID_1/DiscExpID_1/ExpansionID3_1[15]:CLK,-13111
DiscID_1/DiscExpID_1/ExpansionID3_1[15]:D,
DiscID_1/DiscExpID_1/ExpansionID3_1[15]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID3_1[15]:Q,-13111
SerMemInt_1/SerialMemoryClockEnableCounter[2]:CLK,7288
SerMemInt_1/SerialMemoryClockEnableCounter[2]:D,10786
SerMemInt_1/SerialMemoryClockEnableCounter[2]:EN,13152
SerMemInt_1/SerialMemoryClockEnableCounter[2]:Q,7288
Quad_1/QuadXface_6/intLearnModeDone:CLK,14227
Quad_1/QuadXface_6/intLearnModeDone:D,12994
Quad_1/QuadXface_6/intLearnModeDone:Q,14227
DIO8_1/un1_IntDout_iv_0[12]:A,13193
DIO8_1/un1_IntDout_iv_0[12]:B,13079
DIO8_1/un1_IntDout_iv_0[12]:C,10501
DIO8_1/un1_IntDout_iv_0[12]:D,10395
DIO8_1/un1_IntDout_iv_0[12]:Y,10395
CtrlOut_2/ShiftRegister_4[13]:A,15612
CtrlOut_2/ShiftRegister_4[13]:B,14235
CtrlOut_2/ShiftRegister_4[13]:C,12813
CtrlOut_2/ShiftRegister_4[13]:Y,12813
WDT_1/FPGAProgDOut_Z[12]:CLK,
WDT_1/FPGAProgDOut_Z[12]:D,
WDT_1/FPGAProgDOut_Z[12]:EN,-4037
WDT_1/FPGAProgDOut_Z[12]:Q,
SerMemInt_1/SerialDataOutput[1]:CLK,13085
SerMemInt_1/SerialDataOutput[1]:D,5212
SerMemInt_1/SerialDataOutput[1]:EN,10316
SerMemInt_1/SerialDataOutput[1]:Q,13085
ExpSigRoute_1/un5_serialmemorydatain_0_a2_0:A,-1925
ExpSigRoute_1/un5_serialmemorydatain_0_a2_0:B,-2004
ExpSigRoute_1/un5_serialmemorydatain_0_a2_0:C,-2092
ExpSigRoute_1/un5_serialmemorydatain_0_a2_0:D,5866
ExpSigRoute_1/un5_serialmemorydatain_0_a2_0:Y,-2092
CtrlOut_2/DataBuffer[6]:ALn,-4495
CtrlOut_2/DataBuffer[6]:CLK,15612
CtrlOut_2/DataBuffer[6]:D,
CtrlOut_2/DataBuffer[6]:EN,
CtrlOut_2/DataBuffer[6]:Q,15612
Analog_1/StateMach_1/un1_writeen:A,14317
Analog_1/StateMach_1/un1_writeen:B,14223
Analog_1/StateMach_1/un1_writeen:Y,14223
SSITop_2/ShiftCounter_cry[4]:B,12820
SSITop_2/ShiftCounter_cry[4]:C,13980
SSITop_2/ShiftCounter_cry[4]:FCI,12793
SSITop_2/ShiftCounter_cry[4]:FCO,12793
SSITop_2/ShiftCounter_cry[4]:S,12810
Decode_1/un1_exp0analogread_i_o2_RNI8BCE:A,
Decode_1/un1_exp0analogread_i_o2_RNI8BCE:Y,
DATA_iobuf[23]/U0/U_IOINFF:A,
DATA_iobuf[23]/U0/U_IOINFF:Y,
CtrlOut_2/Count_n2:A,14248
CtrlOut_2/Count_n2:B,10020
CtrlOut_2/Count_n2:C,14119
CtrlOut_2/Count_n2:D,14001
CtrlOut_2/Count_n2:Y,10020
Quad_1/QuadXface_2/QuadDataOut_1_m2_1[8]:A,14575
Quad_1/QuadXface_2/QuadDataOut_1_m2_1[8]:B,14568
Quad_1/QuadXface_2/QuadDataOut_1_m2_1[8]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m2_1[8]:Y,14568
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_22:IPENn,
CtrlOut_2/un3_controloutputoneshot:A,11767
CtrlOut_2/un3_controloutputoneshot:B,11669
CtrlOut_2/un3_controloutputoneshot:C,11626
CtrlOut_2/un3_controloutputoneshot:Y,11626
Quad_1/QuadXface_5/Latch0Reg[4]:CLK,
Quad_1/QuadXface_5/Latch0Reg[4]:D,15287
Quad_1/QuadXface_5/Latch0Reg[4]:EN,13858
Quad_1/QuadXface_5/Latch0Reg[4]:Q,
Quad_1/QuadXface_6/Latch1Reg[3]:CLK,
Quad_1/QuadXface_6/Latch1Reg[3]:D,15287
Quad_1/QuadXface_6/Latch1Reg[3]:EN,13858
Quad_1/QuadXface_6/Latch1Reg[3]:Q,
Quad_1/QuadXface_3/IllegalTransitionLat:CLK,15334
Quad_1/QuadXface_3/IllegalTransitionLat:EN,11088
Quad_1/QuadXface_3/IllegalTransitionLat:Q,15334
Quad_1/QuadXface_3/IllegalTransitionLat:SLn,11847
MDTTop_1/un1_discoverIdDataOut_0_iv_0[17]:A,8041
MDTTop_1/un1_discoverIdDataOut_0_iv_0[17]:B,5888
MDTTop_1/un1_discoverIdDataOut_0_iv_0[17]:C,13790
MDTTop_1/un1_discoverIdDataOut_0_iv_0[17]:D,13258
MDTTop_1/un1_discoverIdDataOut_0_iv_0[17]:Y,5888
DIO8_1/InputShiftRegister[5]:CLK,15334
DIO8_1/InputShiftRegister[5]:D,15334
DIO8_1/InputShiftRegister[5]:EN,9791
DIO8_1/InputShiftRegister[5]:Q,15334
Decode_1/un360_data_i_0_a2:A,6843
Decode_1/un360_data_i_0_a2:B,6934
Decode_1/un360_data_i_0_a2:C,5614
Decode_1/un360_data_i_0_a2:D,161
Decode_1/un360_data_i_0_a2:Y,161
Quad_1/QuadXface_5/IndexEdgeDetected_1_0_0_o2:A,12991
Quad_1/QuadXface_5/IndexEdgeDetected_1_0_0_o2:B,12935
Quad_1/QuadXface_5/IndexEdgeDetected_1_0_0_o2:C,12888
Quad_1/QuadXface_5/IndexEdgeDetected_1_0_0_o2:Y,12888
Analog_1/StateMach_1/Converting_RNI0G0G:A,11440
Analog_1/StateMach_1/Converting_RNI0G0G:B,11884
Analog_1/StateMach_1/Converting_RNI0G0G:Y,11440
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[2]:A,10556
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[2]:B,11603
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[2]:C,11955
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[2]:D,11650
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[2]:FCI,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[2]:Y,10556
MDTTop_1/RetPulseDelayEnable_1_sqmuxa_i_o3:A,3508
MDTTop_1/RetPulseDelayEnable_1_sqmuxa_i_o3:B,4589
MDTTop_1/RetPulseDelayEnable_1_sqmuxa_i_o3:Y,3508
Quad_1/QuadXface_3/QuadCount_RNI7IM74[4]:A,13952
Quad_1/QuadXface_3/QuadCount_RNI7IM74[4]:B,10764
Quad_1/QuadXface_3/QuadCount_RNI7IM74[4]:C,13744
Quad_1/QuadXface_3/QuadCount_RNI7IM74[4]:FCI,10688
Quad_1/QuadXface_3/QuadCount_RNI7IM74[4]:FCO,10688
Quad_1/QuadXface_3/QuadCount_RNI7IM74[4]:S,10893
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[12]:CLK,10659
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[12]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[12]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[12]:Q,10659
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[12]:SLn,9714
LatCnt_1/LatencyCounter_cry[19]:B,5545
LatCnt_1/LatencyCounter_cry[19]:FCI,5176
LatCnt_1/LatencyCounter_cry[19]:FCO,5176
LatCnt_1/LatencyCounter_cry[19]:S,5404
Decode_1/un1_data_9:A,15233
Decode_1/un1_data_9:B,7193
Decode_1/un1_data_9:C,15143
Decode_1/un1_data_9:D,6997
Decode_1/un1_data_9:Y,6997
SSITop_1/Serial2ParallelData[3]:CLK,15326
SSITop_1/Serial2ParallelData[3]:D,15326
SSITop_1/Serial2ParallelData[3]:EN,10706
SSITop_1/Serial2ParallelData[3]:Q,15326
SSITop_1/Serial2ParallelData[3]:SLn,11847
ExpModLED_1/expLedDataOut_1_m2_2[2]:A,10580
ExpModLED_1/expLedDataOut_1_m2_2[2]:B,
ExpModLED_1/expLedDataOut_1_m2_2[2]:C,
ExpModLED_1/expLedDataOut_1_m2_2[2]:D,11523
ExpModLED_1/expLedDataOut_1_m2_2[2]:Y,10580
Decode_1/un1_discoverIdDataOut_0_iv_0[28]:A,2423
Decode_1/un1_discoverIdDataOut_0_iv_0[28]:B,8201
Decode_1/un1_discoverIdDataOut_0_iv_0[28]:C,
Decode_1/un1_discoverIdDataOut_0_iv_0[28]:D,8969
Decode_1/un1_discoverIdDataOut_0_iv_0[28]:Y,2423
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[11]:CLK,-12160
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[11]:D,15310
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[11]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[11]:Q,-12160
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[13]:A,13792
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[13]:B,13604
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[13]:C,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[13]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[13]:Y,13604
CtrlOut_1/ControlOutputWriteLatched1:CLK,-3791
CtrlOut_1/ControlOutputWriteLatched1:D,13206
CtrlOut_1/ControlOutputWriteLatched1:EN,14998
CtrlOut_1/ControlOutputWriteLatched1:Q,-3791
Quad_1/QuadXface_3/Latch1Reg[12]:CLK,
Quad_1/QuadXface_3/Latch1Reg[12]:D,15287
Quad_1/QuadXface_3/Latch1Reg[12]:EN,13858
Quad_1/QuadXface_3/Latch1Reg[12]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_7[17]:A,
MDTTop_1/un1_discoverIdDataOut_0_iv_7[17]:B,12984
MDTTop_1/un1_discoverIdDataOut_0_iv_7[17]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_7[17]:D,6075
MDTTop_1/un1_discoverIdDataOut_0_iv_7[17]:Y,6075
WDT_1/WDTCounter_RNIQU1H1[10]:A,11485
WDT_1/WDTCounter_RNIQU1H1[10]:B,11387
WDT_1/WDTCounter_RNIQU1H1[10]:C,11336
WDT_1/WDTCounter_RNIQU1H1[10]:D,11256
WDT_1/WDTCounter_RNIQU1H1[10]:Y,11256
WDT_1/FPGAProgDOut_Z[8]:CLK,
WDT_1/FPGAProgDOut_Z[8]:D,
WDT_1/FPGAProgDOut_Z[8]:EN,-4037
WDT_1/FPGAProgDOut_Z[8]:Q,
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIL17E[8]:A,-12956
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIL17E[8]:B,-13004
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIL17E[8]:C,-13064
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIL17E[8]:Y,-13064
MDTTop_2/DelayCountEnable:CLK,4779
MDTTop_2/DelayCountEnable:D,3266
MDTTop_2/DelayCountEnable:Q,4779
DiscID_1/discoverIdDataOut_1[11]:A,10061
DiscID_1/discoverIdDataOut_1[11]:B,14955
DiscID_1/discoverIdDataOut_1[11]:C,14878
DiscID_1/discoverIdDataOut_1[11]:D,
DiscID_1/discoverIdDataOut_1[11]:Y,10061
DIO8_1/un1_intExpD8_Clk_1_sqmuxa_i_o2_0:A,13152
DIO8_1/un1_intExpD8_Clk_1_sqmuxa_i_o2_0:B,13088
DIO8_1/un1_intExpD8_Clk_1_sqmuxa_i_o2_0:C,10603
DIO8_1/un1_intExpD8_Clk_1_sqmuxa_i_o2_0:Y,10603
DIO8_1/OutputShiftRegister[9]:CLK,14235
DIO8_1/OutputShiftRegister[9]:D,8574
DIO8_1/OutputShiftRegister[9]:EN,6623
DIO8_1/OutputShiftRegister[9]:Q,14235
Quad_1/QuadXface_6/FallingHome:CLK,12116
Quad_1/QuadXface_6/FallingHome:D,14219
Quad_1/QuadXface_6/FallingHome:Q,12116
Quad_1/QuadXface_6/QuadDataOut_1_m2[4]:A,15050
Quad_1/QuadXface_6/QuadDataOut_1_m2[4]:B,15030
Quad_1/QuadXface_6/QuadDataOut_1_m2[4]:C,13847
Quad_1/QuadXface_6/QuadDataOut_1_m2[4]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2[4]:Y,13847
Quad_1/QuadXface_4/QuadDataOut_1_m4[3]:A,
Quad_1/QuadXface_4/QuadDataOut_1_m4[3]:B,14040
Quad_1/QuadXface_4/QuadDataOut_1_m4[3]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m4[3]:Y,14040
LatCnt_1/LatencyCounter_cry[7]:B,5317
LatCnt_1/LatencyCounter_cry[7]:FCI,5176
LatCnt_1/LatencyCounter_cry[7]:FCO,5176
LatCnt_1/LatencyCounter_cry[7]:S,5632
LatCnt_1/LatencyCounter[13]:CLK,5431
LatCnt_1/LatencyCounter[13]:D,5518
LatCnt_1/LatencyCounter[13]:EN,-6247
LatCnt_1/LatencyCounter[13]:Q,5431
LatCnt_1/LatencyCounter[13]:SLn,-5250
DIO8_1/un17_expslot_0_a2:A,12603
DIO8_1/un17_expslot_0_a2:B,14059
DIO8_1/un17_expslot_0_a2:Y,12603
Analog_1/DataBuf_1/AddrBank1_0_0[3]:A,
Analog_1/DataBuf_1/AddrBank1_0_0[3]:B,12406
Analog_1/DataBuf_1/AddrBank1_0_0[3]:C,12229
Analog_1/DataBuf_1/AddrBank1_0_0[3]:D,8986
Analog_1/DataBuf_1/AddrBank1_0_0[3]:Y,8986
Quad_1/QuadXface_4/QuadLatch[4]:CLK,
Quad_1/QuadXface_4/QuadLatch[4]:D,15287
Quad_1/QuadXface_4/QuadLatch[4]:EN,12103
Quad_1/QuadXface_4/QuadLatch[4]:Q,
ExpSigRoute_1/un1_expd8_clk_0_a2_1[0]:A,
ExpSigRoute_1/un1_expd8_clk_0_a2_1[0]:B,
ExpSigRoute_1/un1_expd8_clk_0_a2_1[0]:C,
ExpSigRoute_1/un1_expd8_clk_0_a2_1[0]:Y,
DIO8_1/OutputShiftRegister[12]:CLK,14235
DIO8_1/OutputShiftRegister[12]:D,8574
DIO8_1/OutputShiftRegister[12]:EN,6623
DIO8_1/OutputShiftRegister[12]:Q,14235
ExpModLED_1/Exp1LED_RNO_0[2]:A,
ExpModLED_1/Exp1LED_RNO_0[2]:B,13125
ExpModLED_1/Exp1LED_RNO_0[2]:C,-12353
ExpModLED_1/Exp1LED_RNO_0[2]:D,-11317
ExpModLED_1/Exp1LED_RNO_0[2]:Y,-12353
SerMemInt_1/StateMachine_ns_0_0_o2[3]:A,7288
SerMemInt_1/StateMachine_ns_0_0_o2[3]:B,9500
SerMemInt_1/StateMachine_ns_0_0_o2[3]:Y,7288
Quad_1/QuadXface_1/FallingLatch0:CLK,12964
Quad_1/QuadXface_1/FallingLatch0:D,14227
Quad_1/QuadXface_1/FallingLatch0:Q,12964
MDTTop_1/MDTPosition_1_cry_12:B,5640
MDTTop_1/MDTPosition_1_cry_12:FCI,5442
MDTTop_1/MDTPosition_1_cry_12:FCO,5442
MDTTop_1/MDTPosition_1_cry_12:S,5574
ClkCtrl_1/EnableCount_RNO[1]:A,14248
ClkCtrl_1/EnableCount_RNO[1]:B,14199
ClkCtrl_1/EnableCount_RNO[1]:Y,14199
SerMemInt_1/IncOperationFaultCount_1_sqmuxa_0_a2:A,10675
SerMemInt_1/IncOperationFaultCount_1_sqmuxa_0_a2:B,242
SerMemInt_1/IncOperationFaultCount_1_sqmuxa_0_a2:C,14137
SerMemInt_1/IncOperationFaultCount_1_sqmuxa_0_a2:D,14057
SerMemInt_1/IncOperationFaultCount_1_sqmuxa_0_a2:Y,242
DIO8_1/d8DataOut_m6_cZ[4]:A,14770
DIO8_1/d8DataOut_m6_cZ[4]:B,12709
DIO8_1/d8DataOut_m6_cZ[4]:C,12378
DIO8_1/d8DataOut_m6_cZ[4]:D,12311
DIO8_1/d8DataOut_m6_cZ[4]:Y,12311
Quad_1/QuadXface_6/QuadDataOut_1_m2[12]:A,16099
Quad_1/QuadXface_6/QuadDataOut_1_m2[12]:B,15992
Quad_1/QuadXface_6/QuadDataOut_1_m2[12]:C,14838
Quad_1/QuadXface_6/QuadDataOut_1_m2[12]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2[12]:Y,14838
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux[1]:A,14034
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux[1]:B,13820
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux[1]:C,12416
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux[1]:D,
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux[1]:FCO,
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux[1]:Y,12416
MDTTop_1/MDTPosition_1_cry_13:B,5659
MDTTop_1/MDTPosition_1_cry_13:FCI,5442
MDTTop_1/MDTPosition_1_cry_13:FCO,5442
MDTTop_1/MDTPosition_1_cry_13:S,5556
ExpModLED_1/State_ns_1_0_.N_776_i:A,10024
ExpModLED_1/State_ns_1_0_.N_776_i:B,14165
ExpModLED_1/State_ns_1_0_.N_776_i:C,11677
ExpModLED_1/State_ns_1_0_.N_776_i:Y,10024
Quad_1/QuadXface_1/QuadDataOut_1_m4[6]:A,
Quad_1/QuadXface_1/QuadDataOut_1_m4[6]:B,12879
Quad_1/QuadXface_1/QuadDataOut_1_m4[6]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m4[6]:Y,12879
SSITop_2/SSIDataLatch[3]:CLK,
SSITop_2/SSIDataLatch[3]:D,15326
SSITop_2/SSIDataLatch[3]:EN,12103
SSITop_2/SSIDataLatch[3]:Q,
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[14]:CLK,12003
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[14]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[14]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[14]:Q,12003
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[14]:SLn,9714
Quad_1/QuadXface_6/QuadDataOut_1_49_1:A,16308
Quad_1/QuadXface_6/QuadDataOut_1_49_1:B,16183
Quad_1/QuadXface_6/QuadDataOut_1_49_1:C,16198
Quad_1/QuadXface_6/QuadDataOut_1_49_1:D,
Quad_1/QuadXface_6/QuadDataOut_1_49_1:Y,16183
MDTTop_2/SendInterrogationPulse_RNO_0:A,4850
MDTTop_2/SendInterrogationPulse_RNO_0:B,-5975
MDTTop_2/SendInterrogationPulse_RNO_0:C,4706
MDTTop_2/SendInterrogationPulse_RNO_0:Y,-5975
DIO8_1/D8InputReg0_Z[5]:CLK,
DIO8_1/D8InputReg0_Z[5]:D,15303
DIO8_1/D8InputReg0_Z[5]:EN,12603
DIO8_1/D8InputReg0_Z[5]:Q,
ExpSigRoute_4/un76_expdata_i:A,
ExpSigRoute_4/un76_expdata_i:B,
ExpSigRoute_4/un76_expdata_i:C,
ExpSigRoute_4/un76_expdata_i:Y,
CtrlIO_1/ShiftOutRegister_3_0[4]:A,15650
CtrlIO_1/ShiftOutRegister_3_0[4]:B,15540
CtrlIO_1/ShiftOutRegister_3_0[4]:C,10994
CtrlIO_1/ShiftOutRegister_3_0[4]:D,14065
CtrlIO_1/ShiftOutRegister_3_0[4]:Y,10994
DIO8_1/d8DataOut_m2[22]:A,14405
DIO8_1/d8DataOut_m2[22]:B,13347
DIO8_1/d8DataOut_m2[22]:C,12152
DIO8_1/d8DataOut_m2[22]:D,
DIO8_1/d8DataOut_m2[22]:Y,12152
Analog_1/StateMach_1/State[4]:CLK,11509
Analog_1/StateMach_1/State[4]:D,9840
Analog_1/StateMach_1/State[4]:Q,11509
SerMemInt_1/SerialMemoryClockEnableCounter_n4:A,10819
SerMemInt_1/SerialMemoryClockEnableCounter_n4:B,9645
SerMemInt_1/SerialMemoryClockEnableCounter_n4:C,14119
SerMemInt_1/SerialMemoryClockEnableCounter_n4:D,14001
SerMemInt_1/SerialMemoryClockEnableCounter_n4:Y,9645
Quad_1/QuadXface_5/QuadLatch[10]:CLK,
Quad_1/QuadXface_5/QuadLatch[10]:D,15287
Quad_1/QuadXface_5/QuadLatch[10]:EN,12103
Quad_1/QuadXface_5/QuadLatch[10]:Q,
Quad_1/QuadXface_1/FallingHome:CLK,12127
Quad_1/QuadXface_1/FallingHome:D,14227
Quad_1/QuadXface_1/FallingHome:Q,12127
Analog_1/StateMach_1/ResetCycleCounter:CLK,13971
Analog_1/StateMach_1/ResetCycleCounter:D,14209
Analog_1/StateMach_1/ResetCycleCounter:Q,13971
SSITop_1/CycleCounter[5]:CLK,12969
SSITop_1/CycleCounter[5]:D,12768
SSITop_1/CycleCounter[5]:EN,13853
SSITop_1/CycleCounter[5]:Q,12969
SSITop_1/DelayTerminalCount[15]:CLK,13085
SSITop_1/DelayTerminalCount[15]:D,
SSITop_1/DelayTerminalCount[15]:EN,-7666
SSITop_1/DelayTerminalCount[15]:Q,13085
Quad_1/QuadXface_1/QuadDataOut_1_m2[7]:A,14865
Quad_1/QuadXface_1/QuadDataOut_1_m2[7]:B,14663
Quad_1/QuadXface_1/QuadDataOut_1_m2[7]:C,13556
Quad_1/QuadXface_1/QuadDataOut_1_m2[7]:D,
Quad_1/QuadXface_1/QuadDataOut_1_m2[7]:Y,13556
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_33:IPENn,
M_AX1_INT_CLK_obuf/U0/U_IOENFF:A,
M_AX1_INT_CLK_obuf/U0/U_IOENFF:Y,
MDTTop_1/MDTPosition_1_cry_15:B,5697
MDTTop_1/MDTPosition_1_cry_15:FCI,5442
MDTTop_1/MDTPosition_1_cry_15:FCO,5442
MDTTop_1/MDTPosition_1_cry_15:S,5518
WDT_1/PUReg_s[6]:A,14326
WDT_1/PUReg_s[6]:B,14143
WDT_1/PUReg_s[6]:C,-3956
WDT_1/PUReg_s[6]:D,
WDT_1/PUReg_s[6]:Y,-3956
MDTTop_1/un1_discoverIdDataOut_0_iv_8[4]:A,
MDTTop_1/un1_discoverIdDataOut_0_iv_8[4]:B,12893
MDTTop_1/un1_discoverIdDataOut_0_iv_8[4]:C,6969
MDTTop_1/un1_discoverIdDataOut_0_iv_8[4]:D,11462
MDTTop_1/un1_discoverIdDataOut_0_iv_8[4]:Y,6969
Exp3Data_iobuf[1]/U0/U_IOENFF:A,
Exp3Data_iobuf[1]/U0/U_IOENFF:Y,
Quad_1/QuadXface_2/QuadCount_RNI8UK4B[9]:A,14047
Quad_1/QuadXface_2/QuadCount_RNI8UK4B[9]:B,10859
Quad_1/QuadXface_2/QuadCount_RNI8UK4B[9]:C,13829
Quad_1/QuadXface_2/QuadCount_RNI8UK4B[9]:FCI,10688
Quad_1/QuadXface_2/QuadCount_RNI8UK4B[9]:FCO,10688
Quad_1/QuadXface_2/QuadCount_RNI8UK4B[9]:S,10802
DiscID_1/un2_expoldap2:A,11837
DiscID_1/un2_expoldap2:B,11779
DiscID_1/un2_expoldap2:C,10620
DiscID_1/un2_expoldap2:D,9180
DiscID_1/un2_expoldap2:Y,9180
DiscID_1/discoverIdDataOut_1_m2[3]:A,14043
DiscID_1/discoverIdDataOut_1_m2[3]:B,13878
DiscID_1/discoverIdDataOut_1_m2[3]:C,11273
DiscID_1/discoverIdDataOut_1_m2[3]:D,
DiscID_1/discoverIdDataOut_1_m2[3]:Y,11273
DATA_iobuf[25]/U0/U_IOENFF:A,4878
DATA_iobuf[25]/U0/U_IOENFF:Y,4878
Quad_1/QuadXface_3/QuadLatch[15]:CLK,
Quad_1/QuadXface_3/QuadLatch[15]:D,15287
Quad_1/QuadXface_3/QuadLatch[15]:EN,12103
Quad_1/QuadXface_3/QuadLatch[15]:Q,
WDT_1/PUReg[2]:CLK,12986
WDT_1/PUReg[2]:D,-3956
WDT_1/PUReg[2]:Q,12986
CtrlOut_1/Count_n1:A,14248
CtrlOut_1/Count_n1:B,10020
CtrlOut_1/Count_n1:C,14111
CtrlOut_1/Count_n1:Y,10020
DiscID_1/DiscExpID_1/ExpansionID2_1[13]:CLK,-11689
DiscID_1/DiscExpID_1/ExpansionID2_1[13]:D,15310
DiscID_1/DiscExpID_1/ExpansionID2_1[13]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID2_1[13]:Q,-11689
ExpModLED_1/m88_0_a2:A,14224
ExpModLED_1/m88_0_a2:B,14184
ExpModLED_1/m88_0_a2:Y,14184
Quad_1/QuadXface_6/QuadDataOut_1[12]:A,16025
Quad_1/QuadXface_6/QuadDataOut_1[12]:B,15921
Quad_1/QuadXface_6/QuadDataOut_1[12]:C,14838
Quad_1/QuadXface_6/QuadDataOut_1[12]:D,14582
Quad_1/QuadXface_6/QuadDataOut_1[12]:Y,14582
Quad_1/QuadXface_1/QuadDataOut_1_m2_1[6]:A,13850
Quad_1/QuadXface_1/QuadDataOut_1_m2_1[6]:B,13648
Quad_1/QuadXface_1/QuadDataOut_1_m2_1[6]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m2_1[6]:Y,13648
ExpModLED_1/N_395_i_1:A,13186
ExpModLED_1/N_395_i_1:B,13143
ExpModLED_1/N_395_i_1:C,12546
ExpModLED_1/N_395_i_1:D,12889
ExpModLED_1/N_395_i_1:Y,12546
Decode_1/exp1quadread_i_o2:A,-12312
Decode_1/exp1quadread_i_o2:B,-12353
Decode_1/exp1quadread_i_o2:Y,-12353
SSITop_2/SSIDataLatch[24]:CLK,
SSITop_2/SSIDataLatch[24]:D,15326
SSITop_2/SSIDataLatch[24]:EN,12103
SSITop_2/SSIDataLatch[24]:Q,
Quad_1/QuadXface_1/QuadDataOut_1_2[22]:A,14071
Quad_1/QuadXface_1/QuadDataOut_1_2[22]:B,13844
Quad_1/QuadXface_1/QuadDataOut_1_2[22]:C,11480
Quad_1/QuadXface_1/QuadDataOut_1_2[22]:D,
Quad_1/QuadXface_1/QuadDataOut_1_2[22]:Y,11480
Quad_1/QuadXface_6/FallingLatch1:CLK,12964
Quad_1/QuadXface_6/FallingLatch1:D,14227
Quad_1/QuadXface_6/FallingLatch1:Q,12964
Analog_1/StateMach_1/State_RNO[3]:A,9984
Analog_1/StateMach_1/State_RNO[3]:B,12426
Analog_1/StateMach_1/State_RNO[3]:Y,9984
HALT_DRIVE_L_ibuf/U0/U_IOPAD:PAD,
HALT_DRIVE_L_ibuf/U0/U_IOPAD:Y,
DiscID_1/DiscExpID_1/ExpansionID1_1[10]:CLK,-10889
DiscID_1/DiscExpID_1/ExpansionID1_1[10]:D,15310
DiscID_1/DiscExpID_1/ExpansionID1_1[10]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID1_1[10]:Q,-10889
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[7]:CLK,11026
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[7]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[7]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[7]:Q,11026
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[7]:SLn,9714
SSITop_2/Serial2ParallelData[4]:CLK,15326
SSITop_2/Serial2ParallelData[4]:D,15326
SSITop_2/Serial2ParallelData[4]:EN,10706
SSITop_2/Serial2ParallelData[4]:Q,15326
SSITop_2/Serial2ParallelData[4]:SLn,11847
SSITop_1/ssiDataOut_0[26]:A,
SSITop_1/ssiDataOut_0[26]:B,
SSITop_1/ssiDataOut_0[26]:C,
SSITop_1/ssiDataOut_0[26]:D,15601
SSITop_1/ssiDataOut_0[26]:Y,15601
SSITop_1/CycleCounter_cry[3]:B,12812
SSITop_1/CycleCounter_cry[3]:C,13972
SSITop_1/CycleCounter_cry[3]:FCI,12768
SSITop_1/CycleCounter_cry[3]:FCO,12768
SSITop_1/CycleCounter_cry[3]:S,12802
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[7]:A,4797
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[7]:B,15009
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[7]:C,13896
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[7]:D,13402
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[7]:Y,4797
SSITop_1/SSIDataLatch_Z[7]:CLK,
SSITop_1/SSIDataLatch_Z[7]:D,15326
SSITop_1/SSIDataLatch_Z[7]:EN,12103
SSITop_1/SSIDataLatch_Z[7]:Q,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_6:IPENn,
DiscID_1/DiscCtrlID_1/ControlID_1[3]:ALn,13503
DiscID_1/DiscCtrlID_1/ControlID_1[3]:CLK,15326
DiscID_1/DiscCtrlID_1/ControlID_1[3]:D,15326
DiscID_1/DiscCtrlID_1/ControlID_1[3]:EN,13595
DiscID_1/DiscCtrlID_1/ControlID_1[3]:Q,15326
Quad_1/QuadXface_6/intLatch1Lat_1:A,12964
Quad_1/QuadXface_6/intLatch1Lat_1:B,11082
Quad_1/QuadXface_6/intLatch1Lat_1:C,14153
Quad_1/QuadXface_6/intLatch1Lat_1:Y,11082
Quad_1/QuadXface_3/Latch0Reg[3]:CLK,
Quad_1/QuadXface_3/Latch0Reg[3]:D,15287
Quad_1/QuadXface_3/Latch0Reg[3]:EN,13858
Quad_1/QuadXface_3/Latch0Reg[3]:Q,
Quad_1/QuadXface_5/IllegalTransitionLat_RNO_0:A,13123
Quad_1/QuadXface_5/IllegalTransitionLat_RNO_0:B,13032
Quad_1/QuadXface_5/IllegalTransitionLat_RNO_0:C,12955
Quad_1/QuadXface_5/IllegalTransitionLat_RNO_0:D,12835
Quad_1/QuadXface_5/IllegalTransitionLat_RNO_0:Y,12835
MDTTop_1/DelayCountEnable:CLK,4779
MDTTop_1/DelayCountEnable:D,3238
MDTTop_1/DelayCountEnable:Q,4779
DIO8_1/D8OutputReg2[21]:ALn,-4495
DIO8_1/D8OutputReg2[21]:CLK,13350
DIO8_1/D8OutputReg2[21]:D,
DIO8_1/D8OutputReg2[21]:EN,-9175
DIO8_1/D8OutputReg2[21]:Q,13350
Quad_1/QuadXface_5/QA[0]:CLK,15334
Quad_1/QuadXface_5/QA[0]:D,
Quad_1/QuadXface_5/QA[0]:Q,15334
Quad_1/QuadXface_5/HomeReg[12]:CLK,
Quad_1/QuadXface_5/HomeReg[12]:D,15287
Quad_1/QuadXface_5/HomeReg[12]:EN,15120
Quad_1/QuadXface_5/HomeReg[12]:Q,
DIO8_1/un1_IntDout_iv[5]:A,10395
DIO8_1/un1_IntDout_iv[5]:B,14235
DIO8_1/un1_IntDout_iv[5]:C,8654
DIO8_1/un1_IntDout_iv[5]:D,8574
DIO8_1/un1_IntDout_iv[5]:Y,8574
ExpModLED_1/ShiftRegister1[2]:CLK,14333
ExpModLED_1/ShiftRegister1[2]:D,9180
ExpModLED_1/ShiftRegister1[2]:EN,12691
ExpModLED_1/ShiftRegister1[2]:Q,14333
Quad_1/QuadXface_5/QuadDataOut_1_ss3_0_a2_0:A,13762
Quad_1/QuadXface_5/QuadDataOut_1_ss3_0_a2_0:B,13646
Quad_1/QuadXface_5/QuadDataOut_1_ss3_0_a2_0:C,11352
Quad_1/QuadXface_5/QuadDataOut_1_ss3_0_a2_0:D,12626
Quad_1/QuadXface_5/QuadDataOut_1_ss3_0_a2_0:Y,11352
SerMemInt_1/SerialDataCounter[0]:CLK,11831
SerMemInt_1/SerialDataCounter[0]:D,10619
SerMemInt_1/SerialDataCounter[0]:Q,11831
Analog_1/StateMach_1/ExpA_CLK:CLK,
Analog_1/StateMach_1/ExpA_CLK:D,15334
Analog_1/StateMach_1/ExpA_CLK:Q,
Quad_1/QuadXface_6/QuadCount[6]:CLK,10855
Quad_1/QuadXface_6/QuadCount[6]:D,10859
Quad_1/QuadXface_6/QuadCount[6]:Q,10855
Quad_1/QuadXface_6/QuadCount[6]:SLn,11847
Quad_1/QuadXface_3/QuadDataOut_1_m2[2]:A,13517
Quad_1/QuadXface_3/QuadDataOut_1_m2[2]:B,13376
Quad_1/QuadXface_3/QuadDataOut_1_m2[2]:C,12267
Quad_1/QuadXface_3/QuadDataOut_1_m2[2]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2[2]:Y,12267
Quad_1/QuadXface_2/QuadDataOut_1_m4[6]:A,
Quad_1/QuadXface_2/QuadDataOut_1_m4[6]:B,12797
Quad_1/QuadXface_2/QuadDataOut_1_m4[6]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m4[6]:Y,12797
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[2]:A,11475
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[2]:B,11401
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[2]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[2]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[2]:Y,11401
MDTTop_1/un1_discoverIdDataOut_iv_14_RNO_0[1]:A,15931
MDTTop_1/un1_discoverIdDataOut_iv_14_RNO_0[1]:B,
MDTTop_1/un1_discoverIdDataOut_iv_14_RNO_0[1]:C,
MDTTop_1/un1_discoverIdDataOut_iv_14_RNO_0[1]:D,6726
MDTTop_1/un1_discoverIdDataOut_iv_14_RNO_0[1]:Y,6726
CtrlOut_2/Count_c2:A,12986
CtrlOut_2/Count_c2:B,12887
CtrlOut_2/Count_c2:C,12827
CtrlOut_2/Count_c2:Y,12827
Exp0Data_iobuf[2]/U0/U_IOPAD:D,
Exp0Data_iobuf[2]/U0/U_IOPAD:E,
Exp0Data_iobuf[2]/U0/U_IOPAD:PAD,
Exp0Data_iobuf[2]/U0/U_IOPAD:Y,
Quad_1/QuadXface_6/QuadCount_RNIHD79F[14]:A,14088
Quad_1/QuadXface_6/QuadCount_RNIHD79F[14]:B,10936
Quad_1/QuadXface_6/QuadCount_RNIHD79F[14]:C,13890
Quad_1/QuadXface_6/QuadCount_RNIHD79F[14]:FCI,10688
Quad_1/QuadXface_6/QuadCount_RNIHD79F[14]:FCO,10688
Quad_1/QuadXface_6/QuadCount_RNIHD79F[14]:S,10707
DATA_iobuf[13]/U0/U_IOINFF:A,
DATA_iobuf[13]/U0/U_IOINFF:Y,
SSITop_2/TurnShiftOff:CLK,12793
SSITop_2/TurnShiftOff:D,12848
SSITop_2/TurnShiftOff:EN,14998
SSITop_2/TurnShiftOff:Q,12793
SSITop_1/Serial2ParallelData[21]:CLK,15326
SSITop_1/Serial2ParallelData[21]:D,15326
SSITop_1/Serial2ParallelData[21]:EN,10706
SSITop_1/Serial2ParallelData[21]:Q,15326
SSITop_1/Serial2ParallelData[21]:SLn,11847
LatCnt_1/LatencyCounter[28]:CLK,5716
LatCnt_1/LatencyCounter[28]:D,5233
LatCnt_1/LatencyCounter[28]:EN,-6247
LatCnt_1/LatencyCounter[28]:Q,5716
LatCnt_1/LatencyCounter[28]:SLn,-5250
WR_L_ibuf/U0/U_IOPAD:PAD,
WR_L_ibuf/U0/U_IOPAD:Y,
Quad_1/QuadXface_5/IndexReg3:CLK,14227
Quad_1/QuadXface_5/IndexReg3:D,10994
Quad_1/QuadXface_5/IndexReg3:Q,14227
DIO8_1/d8DataOut_m2_2[23]:A,13339
DIO8_1/d8DataOut_m2_2[23]:B,12152
DIO8_1/d8DataOut_m2_2[23]:C,
DIO8_1/d8DataOut_m2_2[23]:D,
DIO8_1/d8DataOut_m2_2[23]:Y,12152
Analog_1/StateMach_1/InterConversionDelayCNTR[10]:CLK,10468
Analog_1/StateMach_1/InterConversionDelayCNTR[10]:D,9477
Analog_1/StateMach_1/InterConversionDelayCNTR[10]:EN,9726
Analog_1/StateMach_1/InterConversionDelayCNTR[10]:Q,10468
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[14]:A,10712
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[14]:B,10623
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[14]:C,10971
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[14]:D,10666
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[14]:FCO,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[14]:Y,10623
Quad_1/QuadXface_2/intHomeLat_1:A,12127
Quad_1/QuadXface_2/intHomeLat_1:B,11082
Quad_1/QuadXface_2/intHomeLat_1:C,14168
Quad_1/QuadXface_2/intHomeLat_1:Y,11082
Analog_1/StateMach_1/intWriteConversion:CLK,14317
Analog_1/StateMach_1/intWriteConversion:D,10782
Analog_1/StateMach_1/intWriteConversion:EN,9918
Analog_1/StateMach_1/intWriteConversion:Q,14317
SSITop_2/DelayCntEn:CLK,12908
SSITop_2/DelayCntEn:D,11094
SSITop_2/DelayCntEn:Q,12908
Quad_1/QuadXface_6/QuadDataOut_1_ss3_0_a2_0:A,11652
Quad_1/QuadXface_6/QuadDataOut_1_ss3_0_a2_0:B,12570
Quad_1/QuadXface_6/QuadDataOut_1_ss3_0_a2_0:C,13826
Quad_1/QuadXface_6/QuadDataOut_1_ss3_0_a2_0:D,
Quad_1/QuadXface_6/QuadDataOut_1_ss3_0_a2_0:Y,11652
Quad_1/QuadXface_6/Latch1Reg[0]:CLK,
Quad_1/QuadXface_6/Latch1Reg[0]:D,15287
Quad_1/QuadXface_6/Latch1Reg[0]:EN,13858
Quad_1/QuadXface_6/Latch1Reg[0]:Q,
DiscID_1/DiscCtrlID_1/State_i[5]:CLK,11804
DiscID_1/DiscCtrlID_1/State_i[5]:D,13151
DiscID_1/DiscCtrlID_1/State_i[5]:Q,11804
CtrlOut_2/ControlOutputWriteLatched1_1:A,13206
CtrlOut_2/ControlOutputWriteLatched1_1:B,15560
CtrlOut_2/ControlOutputWriteLatched1_1:Y,13206
Quad_1/QuadXface_2/QuadDataOut_1_m2[7]:A,13652
Quad_1/QuadXface_2/QuadDataOut_1_m2[7]:B,13645
Quad_1/QuadXface_2/QuadDataOut_1_m2[7]:C,12402
Quad_1/QuadXface_2/QuadDataOut_1_m2[7]:D,
Quad_1/QuadXface_2/QuadDataOut_1_m2[7]:Y,12402
Quad_1/QuadXface_1/Latch0Reg[6]:CLK,
Quad_1/QuadXface_1/Latch0Reg[6]:D,15287
Quad_1/QuadXface_1/Latch0Reg[6]:EN,13858
Quad_1/QuadXface_1/Latch0Reg[6]:Q,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_33:B,9098
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_33:C,7968
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_33:IPB,9098
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_33:IPC,7968
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[15]:A,11064
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[15]:B,11064
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[15]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[15]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[15]:Y,11064
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_20:C,10631
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_20:IPB,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_20:IPC,10631
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_24:CLK,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_24:IPCLKn,
Quad_1/QuadXface_4/QuadDataOut_1_ss0:A,10209
Quad_1/QuadXface_4/QuadDataOut_1_ss0:B,12473
Quad_1/QuadXface_4/QuadDataOut_1_ss0:C,9967
Quad_1/QuadXface_4/QuadDataOut_1_ss0:Y,9967
Quad_1/QuadXface_1/QA_RNIAFGG[2]:A,-3631
Quad_1/QuadXface_1/QA_RNIAFGG[2]:B,-3714
Quad_1/QuadXface_1/QA_RNIAFGG[2]:Y,-3714
SerMemInt_1/StateMachine_ns_0_0[4]:A,9531
SerMemInt_1/StateMachine_ns_0_0[4]:B,-992
SerMemInt_1/StateMachine_ns_0_0[4]:C,14160
SerMemInt_1/StateMachine_ns_0_0[4]:D,10471
SerMemInt_1/StateMachine_ns_0_0[4]:Y,-992
DIO8_1/d8DataOut_m2_2[12]:A,11309
DIO8_1/d8DataOut_m2_2[12]:B,10122
DIO8_1/d8DataOut_m2_2[12]:C,
DIO8_1/d8DataOut_m2_2[12]:D,
DIO8_1/d8DataOut_m2_2[12]:Y,10122
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_1:IPC,
Quad_1/QuadXface_3/Latch0Lat:CLK,
Quad_1/QuadXface_3/Latch0Lat:D,15303
Quad_1/QuadXface_3/Latch0Lat:EN,12103
Quad_1/QuadXface_3/Latch0Lat:Q,
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[3]:CLK,10659
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[3]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[3]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[3]:Q,10659
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[3]:SLn,9714
SSITop_2/SSIDataLatch[0]:CLK,
SSITop_2/SSIDataLatch[0]:D,15318
SSITop_2/SSIDataLatch[0]:EN,12103
SSITop_2/SSIDataLatch[0]:Q,
CPUCnf_1/un6_cpuconfigwrite_0:A,
CPUCnf_1/un6_cpuconfigwrite_0:B,-4794
CPUCnf_1/un6_cpuconfigwrite_0:Y,-4794
DIO8_1/un1_IntDout_iv[11]:A,10395
DIO8_1/un1_IntDout_iv[11]:B,14235
DIO8_1/un1_IntDout_iv[11]:C,8654
DIO8_1/un1_IntDout_iv[11]:D,8574
DIO8_1/un1_IntDout_iv[11]:Y,8574
CtrlOut_1/ShiftRegister_4[12]:A,15612
CtrlOut_1/ShiftRegister_4[12]:B,14235
CtrlOut_1/ShiftRegister_4[12]:C,12813
CtrlOut_1/ShiftRegister_4[12]:Y,12813
MDTTop_1/CountRA_cry[13]:B,5697
MDTTop_1/CountRA_cry[13]:FCI,5442
MDTTop_1/CountRA_cry[13]:FCO,5442
MDTTop_1/CountRA_cry[13]:S,5518
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[7]:CLK,10721
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[7]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[7]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[7]:Q,10721
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[7]:SLn,9714
Quad_1/QuadXface_5/Latch0Reg[8]:CLK,
Quad_1/QuadXface_5/Latch0Reg[8]:D,15287
Quad_1/QuadXface_5/Latch0Reg[8]:EN,13858
Quad_1/QuadXface_5/Latch0Reg[8]:Q,
DIO8_1/D8OutputReg1[29]:ALn,-4495
DIO8_1/D8OutputReg1[29]:CLK,11986
DIO8_1/D8OutputReg1[29]:D,
DIO8_1/D8OutputReg1[29]:EN,-8821
DIO8_1/D8OutputReg1[29]:Q,11986
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[11]:A,13546
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[11]:B,13546
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[11]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[11]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[11]:Y,13546
DIO8_1/d8DataOut_m5_1_0_wmux[0]:A,12443
DIO8_1/d8DataOut_m5_1_0_wmux[0]:B,12343
DIO8_1/d8DataOut_m5_1_0_wmux[0]:C,
DIO8_1/d8DataOut_m5_1_0_wmux[0]:D,
DIO8_1/d8DataOut_m5_1_0_wmux[0]:FCO,
DIO8_1/d8DataOut_m5_1_0_wmux[0]:Y,12343
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_8:IPENn,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_24:C,13736
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_24:IPC,13736
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_19:C,10627
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_19:IPB,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_19:IPC,10627
MDTTop_1/un3_mdtsimpdataout_RNI0C7A1:A,9565
MDTTop_1/un3_mdtsimpdataout_RNI0C7A1:B,13870
MDTTop_1/un3_mdtsimpdataout_RNI0C7A1:C,14645
MDTTop_1/un3_mdtsimpdataout_RNI0C7A1:Y,9565
Quad_1/QuadXface_1/DirectionLat:CLK,
Quad_1/QuadXface_1/DirectionLat:D,15383
Quad_1/QuadXface_1/DirectionLat:EN,15120
Quad_1/QuadXface_1/DirectionLat:Q,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[2]:A,13845
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[2]:B,13638
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[2]:C,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[2]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[2]:Y,13638
Quad_1/QuadXface_5/QuadCount_RNIJ4753[3]:A,13933
Quad_1/QuadXface_5/QuadCount_RNIJ4753[3]:B,10745
Quad_1/QuadXface_5/QuadCount_RNIJ4753[3]:C,13727
Quad_1/QuadXface_5/QuadCount_RNIJ4753[3]:FCI,10688
Quad_1/QuadXface_5/QuadCount_RNIJ4753[3]:FCO,10688
Quad_1/QuadXface_5/QuadCount_RNIJ4753[3]:S,10910
Quad_1/QuadXface_5/HomeTriggerType[1]:CLK,11898
Quad_1/QuadXface_5/HomeTriggerType[1]:D,
Quad_1/QuadXface_5/HomeTriggerType[1]:EN,-7429
Quad_1/QuadXface_5/HomeTriggerType[1]:Q,11898
DiscID_1/DiscExpID_1/State_RNO[2]:A,14302
DiscID_1/DiscExpID_1/State_RNO[2]:B,14219
DiscID_1/DiscExpID_1/State_RNO[2]:C,13151
DiscID_1/DiscExpID_1/State_RNO[2]:D,13507
DiscID_1/DiscExpID_1/State_RNO[2]:Y,13151
CtrlOut_1/ShiftRegister[15]:CLK,14235
CtrlOut_1/ShiftRegister[15]:D,12813
CtrlOut_1/ShiftRegister[15]:EN,12700
CtrlOut_1/ShiftRegister[15]:Q,14235
ExpModLED_1/Exp2LED_7_i_m2_1[2]:A,
ExpModLED_1/Exp2LED_7_i_m2_1[2]:B,13125
ExpModLED_1/Exp2LED_7_i_m2_1[2]:C,-12221
ExpModLED_1/Exp2LED_7_i_m2_1[2]:D,-11270
ExpModLED_1/Exp2LED_7_i_m2_1[2]:Y,-12221
SSITop_2/StartRead_RNO:A,12846
SSITop_2/StartRead_RNO:Y,12846
Quad_1/QuadXface_1/Latch0ArmedState[1]:CLK,13406
Quad_1/QuadXface_1/Latch0ArmedState[1]:D,-11156
Quad_1/QuadXface_1/Latch0ArmedState[1]:Q,13406
DIO8_1/d8DataOut[5]:A,16196
DIO8_1/d8DataOut[5]:B,18657
DIO8_1/d8DataOut[5]:C,
DIO8_1/d8DataOut[5]:D,11022
DIO8_1/d8DataOut[5]:Y,11022
MDTTop_1/un1_discoverIdDataOut_0_iv_5[2]:A,11581
MDTTop_1/un1_discoverIdDataOut_0_iv_5[2]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_5[2]:C,14599
MDTTop_1/un1_discoverIdDataOut_0_iv_5[2]:D,6567
MDTTop_1/un1_discoverIdDataOut_0_iv_5[2]:Y,6567
DIO8_1/d8DataOut_m2_2[26]:A,13462
DIO8_1/d8DataOut_m2_2[26]:B,12275
DIO8_1/d8DataOut_m2_2[26]:C,
DIO8_1/d8DataOut_m2_2[26]:D,
DIO8_1/d8DataOut_m2_2[26]:Y,12275
Analog_1/DataBuf_1/AddrBank0_i_m2[0]:A,14170
Analog_1/DataBuf_1/AddrBank0_i_m2[0]:B,13830
Analog_1/DataBuf_1/AddrBank0_i_m2[0]:C,15361
Analog_1/DataBuf_1/AddrBank0_i_m2[0]:Y,13830
Quad_1/QuadXface_2/QB[1]:CLK,-3574
Quad_1/QuadXface_2/QB[1]:D,15334
Quad_1/QuadXface_2/QB[1]:Q,-3574
MDTTop_1/MDTPosition_1_cry_17:B,5735
MDTTop_1/MDTPosition_1_cry_17:FCI,5442
MDTTop_1/MDTPosition_1_cry_17:FCO,5442
MDTTop_1/MDTPosition_1_cry_17:S,5480
SerMemInt_1/LoadWriteData:CLK,11540
SerMemInt_1/LoadWriteData:D,15272
SerMemInt_1/LoadWriteData:EN,12007
SerMemInt_1/LoadWriteData:Q,11540
SerMemInt_1/LoadWriteData:SLn,14004
ExtADDR_ibuf[3]/U0/U_IOPAD:PAD,1260
ExtADDR_ibuf[3]/U0/U_IOPAD:Y,1260
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_9:IPA,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_9:IPB,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_9:IPC,
SerMemInt_1/intSerialMemoryDataControl_RNO:A,14248
SerMemInt_1/intSerialMemoryDataControl_RNO:B,13009
SerMemInt_1/intSerialMemoryDataControl_RNO:C,11884
SerMemInt_1/intSerialMemoryDataControl_RNO:D,9295
SerMemInt_1/intSerialMemoryDataControl_RNO:Y,9295
SerMemInt_1/un1_StateMachine_7_0_a2_1:A,12986
SerMemInt_1/un1_StateMachine_7_0_a2_1:B,11826
SerMemInt_1/un1_StateMachine_7_0_a2_1:C,9295
SerMemInt_1/un1_StateMachine_7_0_a2_1:Y,9295
Quad_1/QuadXface_2/intLatch1Lat:CLK,-3806
Quad_1/QuadXface_2/intLatch1Lat:D,11082
Quad_1/QuadXface_2/intLatch1Lat:Q,-3806
Quad_1/QuadXface_2/intLatch1Lat:SLn,11847
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO_0[12]:A,7026
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO_0[12]:B,13910
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO_0[12]:C,12797
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO_0[12]:D,13469
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO_0[12]:Y,7026
DIO8_1/D8OutputReg0[16]:ALn,-4495
DIO8_1/D8OutputReg0[16]:CLK,12291
DIO8_1/D8OutputReg0[16]:D,
DIO8_1/D8OutputReg0[16]:EN,-9145
DIO8_1/D8OutputReg0[16]:Q,12291
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_3:IPA,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_3:IPB,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_3:IPC,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_32:C,8168
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_32:IPC,8168
Analog_1/Ser2Par_1/S2P_Data_3[13]:A,13250
Analog_1/Ser2Par_1/S2P_Data_3[13]:B,13159
Analog_1/Ser2Par_1/S2P_Data_3[13]:C,11411
Analog_1/Ser2Par_1/S2P_Data_3[13]:Y,11411
Quad_1/QuadXface_1/Latch0Reg[13]:CLK,
Quad_1/QuadXface_1/Latch0Reg[13]:D,15287
Quad_1/QuadXface_1/Latch0Reg[13]:EN,13858
Quad_1/QuadXface_1/Latch0Reg[13]:Q,
Exp2Data_iobuf[3]/U0/U_IOOUTFF:A,
Exp2Data_iobuf[3]/U0/U_IOOUTFF:Y,
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[7]:CLK,13168
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[7]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[7]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[7]:Q,13168
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[7]:SLn,9714
Quad_1/QuadXface_6/QuadDataOut_1_2[9]:A,
Quad_1/QuadXface_6/QuadDataOut_1_2[9]:B,13673
Quad_1/QuadXface_6/QuadDataOut_1_2[9]:C,13620
Quad_1/QuadXface_6/QuadDataOut_1_2[9]:D,
Quad_1/QuadXface_6/QuadDataOut_1_2[9]:Y,13620
DIO8_1/D8OutputReg1[31]:ALn,-4495
DIO8_1/D8OutputReg1[31]:CLK,11986
DIO8_1/D8OutputReg1[31]:D,
DIO8_1/D8OutputReg1[31]:EN,-8821
DIO8_1/D8OutputReg1[31]:Q,11986
MDTTop_1/delaydone_0_a3_5:A,3564
MDTTop_1/delaydone_0_a3_5:B,3514
MDTTop_1/delaydone_0_a3_5:C,3417
MDTTop_1/delaydone_0_a3_5:D,3299
MDTTop_1/delaydone_0_a3_5:Y,3299
DATA_iobuf[15]/U0/U_IOENFF:A,4878
DATA_iobuf[15]/U0/U_IOENFF:Y,4878
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[4]:A,13847
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[4]:B,15974
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[4]:C,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[4]:D,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[4]:FCI,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[4]:Y,13847
Exp1Data_iobuf[3]/U0/U_IOINFF:A,
Exp1Data_iobuf[3]/U0/U_IOINFF:Y,
WDT_1/FPGAProgDOut_Z[10]:CLK,
WDT_1/FPGAProgDOut_Z[10]:D,
WDT_1/FPGAProgDOut_Z[10]:EN,-4037
WDT_1/FPGAProgDOut_Z[10]:Q,
Quad_1/QuadXface_5/intAccumOverflow:CLK,15334
Quad_1/QuadXface_5/intAccumOverflow:EN,9722
Quad_1/QuadXface_5/intAccumOverflow:Q,15334
Quad_1/QuadXface_5/intAccumOverflow:SLn,11847
MDTTop_2/LeadingCount[1]:CLK,5533
MDTTop_2/LeadingCount[1]:D,5668
MDTTop_2/LeadingCount[1]:EN,6895
MDTTop_2/LeadingCount[1]:Q,5533
DIO8_1/d8DataOut_m2[20]:A,13299
DIO8_1/d8DataOut_m2[20]:B,12241
DIO8_1/d8DataOut_m2[20]:C,11046
DIO8_1/d8DataOut_m2[20]:D,
DIO8_1/d8DataOut_m2[20]:Y,11046
MDTTop_1/CountRA[3]:CLK,5507
MDTTop_1/CountRA[3]:D,5708
MDTTop_1/CountRA[3]:EN,5496
MDTTop_1/CountRA[3]:Q,5507
MDTTop_1/CountRA[3]:SLn,6387
Exp1Data_iobuf[4]/U0/U_IOPAD:D,
Exp1Data_iobuf[4]/U0/U_IOPAD:E,
Exp1Data_iobuf[4]/U0/U_IOPAD:PAD,
Exp1Data_iobuf[4]/U0/U_IOPAD:Y,
ExpSigRoute_4/g0_0_a3_2:A,
ExpSigRoute_4/g0_0_a3_2:B,
ExpSigRoute_4/g0_0_a3_2:C,
ExpSigRoute_4/g0_0_a3_2:D,
ExpSigRoute_4/g0_0_a3_2:Y,
CtrlIO_1/OutputClock:ALn,13503
CtrlIO_1/OutputClock:CLK,11715
CtrlIO_1/OutputClock:D,11138
CtrlIO_1/OutputClock:EN,10944
CtrlIO_1/OutputClock:Q,11715
Quad_1/QuadXface_4/HomeReg[5]:CLK,
Quad_1/QuadXface_4/HomeReg[5]:D,15287
Quad_1/QuadXface_4/HomeReg[5]:EN,15120
Quad_1/QuadXface_4/HomeReg[5]:Q,
ExpSigRoute_2/un1_expa_clk_u_0[5]:A,
ExpSigRoute_2/un1_expa_clk_u_0[5]:B,
ExpSigRoute_2/un1_expa_clk_u_0[5]:C,
ExpSigRoute_2/un1_expa_clk_u_0[5]:D,
ExpSigRoute_2/un1_expa_clk_u_0[5]:Y,
MDTTop_2/State_r[3]:A,5969
MDTTop_2/State_r[3]:B,-3745
MDTTop_2/State_r[3]:Y,-3745
MDTTop_1/un1_discoverIdDataOut_0_iv_2[29]:A,11672
MDTTop_1/un1_discoverIdDataOut_0_iv_2[29]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_2[29]:C,6741
MDTTop_1/un1_discoverIdDataOut_0_iv_2[29]:D,11017
MDTTop_1/un1_discoverIdDataOut_0_iv_2[29]:Y,6741
Quad_1/QuadXface_2/FallingLatch1:CLK,12964
Quad_1/QuadXface_2/FallingLatch1:D,14227
Quad_1/QuadXface_2/FallingLatch1:Q,12964
MDTTop_2/State_i_RNIS9F6[5]:A,3736
MDTTop_2/State_i_RNIS9F6[5]:B,-5975
MDTTop_2/State_i_RNIS9F6[5]:Y,-5975
Decode_1/un3_fpgaidread_0_a2_5:A,1350
Decode_1/un3_fpgaidread_0_a2_5:B,2528
Decode_1/un3_fpgaidread_0_a2_5:C,2355
Decode_1/un3_fpgaidread_0_a2_5:D,2041
Decode_1/un3_fpgaidread_0_a2_5:Y,1350
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[13]:CLK,11695
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[13]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[13]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[13]:Q,11695
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[13]:SLn,9714
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_11:A,12017
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_11:B,11917
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_11:C,11864
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_11:D,11772
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_11:Y,11772
DATA_iobuf[18]/U0/U_IOPAD:D,2261
DATA_iobuf[18]/U0/U_IOPAD:E,4878
DATA_iobuf[18]/U0/U_IOPAD:PAD,2261
DATA_iobuf[18]/U0/U_IOPAD:Y,
MDTTop_1/RetPulseDelayEnable_1_sqmuxa_i_a2_4:A,3631
MDTTop_1/RetPulseDelayEnable_1_sqmuxa_i_a2_4:B,3531
MDTTop_1/RetPulseDelayEnable_1_sqmuxa_i_a2_4:C,3478
MDTTop_1/RetPulseDelayEnable_1_sqmuxa_i_a2_4:D,3366
MDTTop_1/RetPulseDelayEnable_1_sqmuxa_i_a2_4:Y,3366
Quad_1/QuadXface_2/RisingLatch1_1:A,14317
Quad_1/QuadXface_2/RisingLatch1_1:B,14215
Quad_1/QuadXface_2/RisingLatch1_1:Y,14215
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[5]:CLK,11698
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[5]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[5]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[5]:Q,11698
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[5]:SLn,9714
WDT_1/WDTCounter_cry[11]:B,13746
WDT_1/WDTCounter_cry[11]:C,13867
WDT_1/WDTCounter_cry[11]:D,14892
WDT_1/WDTCounter_cry[11]:FCI,13518
WDT_1/WDTCounter_cry[11]:FCO,13518
WDT_1/WDTCounter_cry[11]:S,13708
Quad_1/QuadXface_5/QuadCount[10]:CLK,11146
Quad_1/QuadXface_5/QuadCount[10]:D,10783
Quad_1/QuadXface_5/QuadCount[10]:Q,11146
Quad_1/QuadXface_5/QuadCount[10]:SLn,11847
Quad_1/QuadXface_1/QB[0]:CLK,15334
Quad_1/QuadXface_1/QB[0]:D,9515
Quad_1/QuadXface_1/QB[0]:Q,15334
ExpModLED_1/N_758_i:A,14240
ExpModLED_1/N_758_i:B,14199
ExpModLED_1/N_758_i:C,7531
ExpModLED_1/N_758_i:D,8603
ExpModLED_1/N_758_i:Y,7531
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[5]:CLK,11022
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[5]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[5]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[5]:Q,11022
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[5]:SLn,9714
SSITop_2/DelayCounter_cry[2]:B,13859
SSITop_2/DelayCounter_cry[2]:FCI,13813
SSITop_2/DelayCounter_cry[2]:FCO,13813
SSITop_2/DelayCounter_cry[2]:S,14060
SSITop_1/SSIDataLatch_Z[30]:CLK,
SSITop_1/SSIDataLatch_Z[30]:D,15326
SSITop_1/SSIDataLatch_Z[30]:EN,12103
SSITop_1/SSIDataLatch_Z[30]:Q,
SSITop_2/Serial2ParallelData[23]:CLK,15326
SSITop_2/Serial2ParallelData[23]:D,15326
SSITop_2/Serial2ParallelData[23]:EN,10706
SSITop_2/Serial2ParallelData[23]:Q,15326
SSITop_2/Serial2ParallelData[23]:SLn,11847
DiscID_1/DiscExpID_1/ExpansionID2_1[10]:CLK,-11745
DiscID_1/DiscExpID_1/ExpansionID2_1[10]:D,15310
DiscID_1/DiscExpID_1/ExpansionID2_1[10]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID2_1[10]:Q,-11745
Quad_1/QuadXface_2/QH[0]:CLK,15334
Quad_1/QuadXface_2/QH[0]:D,9507
Quad_1/QuadXface_2/QH[0]:Q,15334
MDTTop_1/un1_discoverIdDataOut_0_iv_13[2]:A,9680
MDTTop_1/un1_discoverIdDataOut_0_iv_13[2]:B,4847
MDTTop_1/un1_discoverIdDataOut_0_iv_13[2]:C,8235
MDTTop_1/un1_discoverIdDataOut_0_iv_13[2]:D,3796
MDTTop_1/un1_discoverIdDataOut_0_iv_13[2]:Y,3796
WDT_1/Res_OS:ALn,
WDT_1/Res_OS:CLK,12862
WDT_1/Res_OS:D,14236
WDT_1/Res_OS:Q,12862
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_34:IPENn,
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[1]:CLK,10931
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[1]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[1]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[1]:Q,10931
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[1]:SLn,9714
Quad_1/QuadXface_6/QuadLatch[11]:CLK,
Quad_1/QuadXface_6/QuadLatch[11]:D,15287
Quad_1/QuadXface_6/QuadLatch[11]:EN,12103
Quad_1/QuadXface_6/QuadLatch[11]:Q,
Quad_1/QuadXface_4/Latch1ArmedState_1[2]:A,-10946
Quad_1/QuadXface_4/Latch1ArmedState_1[2]:B,-3806
Quad_1/QuadXface_4/Latch1ArmedState_1[2]:C,14188
Quad_1/QuadXface_4/Latch1ArmedState_1[2]:D,
Quad_1/QuadXface_4/Latch1ArmedState_1[2]:Y,-10946
MDTTop_1/un1_discoverIdDataOut_0_iv_5[3]:A,11581
MDTTop_1/un1_discoverIdDataOut_0_iv_5[3]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_5[3]:C,14599
MDTTop_1/un1_discoverIdDataOut_0_iv_5[3]:D,6567
MDTTop_1/un1_discoverIdDataOut_0_iv_5[3]:Y,6567
LatCnt_1/LatencyCounter_cry[22]:B,5602
LatCnt_1/LatencyCounter_cry[22]:FCI,5176
LatCnt_1/LatencyCounter_cry[22]:FCO,5176
LatCnt_1/LatencyCounter_cry[22]:S,5347
Decode_1/un3_cpuledread_0_o2:A,1489
Decode_1/un3_cpuledread_0_o2:B,1452
Decode_1/un3_cpuledread_0_o2:C,1345
Decode_1/un3_cpuledread_0_o2:D,1260
Decode_1/un3_cpuledread_0_o2:Y,1260
DIO8_1/D8OutputReg3[30]:ALn,-4495
DIO8_1/D8OutputReg3[30]:CLK,13090
DIO8_1/D8OutputReg3[30]:D,
DIO8_1/D8OutputReg3[30]:EN,-8813
DIO8_1/D8OutputReg3[30]:Q,13090
Quad_1/QuadXface_3/QuadDataOut_1_m2[15]:A,12314
Quad_1/QuadXface_3/QuadDataOut_1_m2[15]:B,12173
Quad_1/QuadXface_3/QuadDataOut_1_m2[15]:C,11064
Quad_1/QuadXface_3/QuadDataOut_1_m2[15]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2[15]:Y,11064
DIO8_1/D8OutputReg3[2]:ALn,-4495
DIO8_1/D8OutputReg3[2]:CLK,12970
DIO8_1/D8OutputReg3[2]:D,
DIO8_1/D8OutputReg3[2]:EN,-8813
DIO8_1/D8OutputReg3[2]:Q,12970
DIO8_1/D8OutputReg2[28]:ALn,-4495
DIO8_1/D8OutputReg2[28]:CLK,14351
DIO8_1/D8OutputReg2[28]:D,
DIO8_1/D8OutputReg2[28]:EN,-9175
DIO8_1/D8OutputReg2[28]:Q,14351
Exp1Data_iobuf[2]/U0/U_IOINFF:A,
Exp1Data_iobuf[2]/U0/U_IOINFF:Y,
DiscID_1/DiscExpID_1/Count[1]:CLK,13026
DiscID_1/DiscExpID_1/Count[1]:D,12832
DiscID_1/DiscExpID_1/Count[1]:EN,13581
DiscID_1/DiscExpID_1/Count[1]:Q,13026
CtrlIO_1/ShiftOutRegister_3_0[5]:A,15596
CtrlIO_1/ShiftOutRegister_3_0[5]:B,15552
CtrlIO_1/ShiftOutRegister_3_0[5]:C,10994
CtrlIO_1/ShiftOutRegister_3_0[5]:D,14065
CtrlIO_1/ShiftOutRegister_3_0[5]:Y,10994
MDTTop_2/mdtSimpDataOut_1_0[1]:A,15163
MDTTop_2/mdtSimpDataOut_1_0[1]:B,
MDTTop_2/mdtSimpDataOut_1_0[1]:C,
MDTTop_2/mdtSimpDataOut_1_0[1]:Y,15163
WDT_1/FPGAProgDOut_Z[7]:CLK,
WDT_1/FPGAProgDOut_Z[7]:D,
WDT_1/FPGAProgDOut_Z[7]:EN,-4037
WDT_1/FPGAProgDOut_Z[7]:Q,
DiscID_1/DiscExpID_1/ExpansionID0_1[7]:CLK,15326
DiscID_1/DiscExpID_1/ExpansionID0_1[7]:D,15318
DiscID_1/DiscExpID_1/ExpansionID0_1[7]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID0_1[7]:Q,15326
WDT_1/WriteEnd_1:A,
WDT_1/WriteEnd_1:B,
WDT_1/WriteEnd_1:C,
WDT_1/WriteEnd_1:D,14052
WDT_1/WriteEnd_1:Y,14052
MDTTop_1/DataValid_1:A,5992
MDTTop_1/DataValid_1:B,4556
MDTTop_1/DataValid_1:C,5802
MDTTop_1/DataValid_1:Y,4556
SSITop_1/DataLength_Z[4]:CLK,14354
SSITop_1/DataLength_Z[4]:D,
SSITop_1/DataLength_Z[4]:EN,-7390
SSITop_1/DataLength_Z[4]:Q,14354
DiscID_1/DiscCtrlID_1/ControlID_1[13]:ALn,13503
DiscID_1/DiscCtrlID_1/ControlID_1[13]:CLK,-9692
DiscID_1/DiscCtrlID_1/ControlID_1[13]:D,15318
DiscID_1/DiscCtrlID_1/ControlID_1[13]:EN,13595
DiscID_1/DiscCtrlID_1/ControlID_1[13]:Q,-9692
MDTTop_2/RisingA[2]:CLK,3508
MDTTop_2/RisingA[2]:D,6977
MDTTop_2/RisingA[2]:Q,3508
ExtADDR_ibuf[8]/U0/U_IOINFF:A,1345
ExtADDR_ibuf[8]/U0/U_IOINFF:Y,1345
Quad_1/QuadXface_1/QuadCount[3]:CLK,10719
Quad_1/QuadXface_1/QuadCount[3]:D,10910
Quad_1/QuadXface_1/QuadCount[3]:Q,10719
Quad_1/QuadXface_1/QuadCount[3]:SLn,11847
ExpModLED_1/m75_0_a2_1:A,11465
ExpModLED_1/m75_0_a2_1:B,11644
ExpModLED_1/m75_0_a2_1:Y,11465
SSITop_2/un177_data:A,13828
SSITop_2/un177_data:B,10422
SSITop_2/un177_data:C,14572
SSITop_2/un177_data:Y,10422
Quad_1/QuadXface_3/QH[1]:CLK,14263
Quad_1/QuadXface_3/QH[1]:D,15334
Quad_1/QuadXface_3/QH[1]:Q,14263
MDTTop_1/un1_discoverIdDataOut_0_iv_0[18]:A,6824
MDTTop_1/un1_discoverIdDataOut_0_iv_0[18]:B,11335
MDTTop_1/un1_discoverIdDataOut_0_iv_0[18]:C,12194
MDTTop_1/un1_discoverIdDataOut_0_iv_0[18]:D,2261
MDTTop_1/un1_discoverIdDataOut_0_iv_0[18]:Y,2261
DIO8_1/un1_IntDout_iv_0[7]:A,13193
DIO8_1/un1_IntDout_iv_0[7]:B,13079
DIO8_1/un1_IntDout_iv_0[7]:C,10501
DIO8_1/un1_IntDout_iv_0[7]:D,10395
DIO8_1/un1_IntDout_iv_0[7]:Y,10395
SSITop_1/DelayTerminalCount[4]:CLK,12605
SSITop_1/DelayTerminalCount[4]:D,
SSITop_1/DelayTerminalCount[4]:EN,-7666
SSITop_1/DelayTerminalCount[4]:Q,12605
DIO8_1/D8OutputReg3[17]:ALn,-4495
DIO8_1/D8OutputReg3[17]:CLK,13090
DIO8_1/D8OutputReg3[17]:D,
DIO8_1/D8OutputReg3[17]:EN,-8813
DIO8_1/D8OutputReg3[17]:Q,13090
DATA_iobuf[0]/U0/U_IOINFF:A,
DATA_iobuf[0]/U0/U_IOINFF:Y,
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[1]:CLK,13188
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[1]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[1]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[1]:Q,13188
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[1]:SLn,9714
DiscID_1/discoverIdDataOut_1_1[6]:A,13870
DiscID_1/discoverIdDataOut_1_1[6]:B,13742
DiscID_1/discoverIdDataOut_1_1[6]:C,9941
DiscID_1/discoverIdDataOut_1_1[6]:D,
DiscID_1/discoverIdDataOut_1_1[6]:Y,9941
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[14]:CLK,10717
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[14]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[14]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[14]:Q,10717
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[14]:SLn,9714
SSITop_2/DelayCounter[0]:CLK,11558
SSITop_2/DelayCounter[0]:D,14263
SSITop_2/DelayCounter[0]:EN,9833
SSITop_2/DelayCounter[0]:Q,11558
SSITop_2/DelayCounter[0]:SLn,10722
Quad_1/QuadXface_4/intAccumOverflow_RNO_0:A,10790
Quad_1/QuadXface_4/intAccumOverflow_RNO_0:B,9651
Quad_1/QuadXface_4/intAccumOverflow_RNO_0:C,11752
Quad_1/QuadXface_4/intAccumOverflow_RNO_0:D,11660
Quad_1/QuadXface_4/intAccumOverflow_RNO_0:Y,9651
MDTTop_1/MDTPosition[2]:CLK,
MDTTop_1/MDTPosition[2]:D,5728
MDTTop_1/MDTPosition[2]:EN,5602
MDTTop_1/MDTPosition[2]:Q,
DiscID_1/discoverIdDataOut_1_m2[9]:A,13581
DiscID_1/discoverIdDataOut_1_m2[9]:B,13416
DiscID_1/discoverIdDataOut_1_m2[9]:C,12527
DiscID_1/discoverIdDataOut_1_m2[9]:D,
DiscID_1/discoverIdDataOut_1_m2[9]:Y,12527
Decode_1/un1_discoverIdDataOut_iv_4[0]:A,13844
Decode_1/un1_discoverIdDataOut_iv_4[0]:B,
Decode_1/un1_discoverIdDataOut_iv_4[0]:C,14588
Decode_1/un1_discoverIdDataOut_iv_4[0]:D,9194
Decode_1/un1_discoverIdDataOut_iv_4[0]:Y,9194
DATA_iobuf[28]/U0/U_IOINFF:A,
DATA_iobuf[28]/U0/U_IOINFF:Y,
Quad_1/QuadXface_6/Latch1ArmedState_1[1]:A,-8429
Quad_1/QuadXface_6/Latch1ArmedState_1[1]:B,-3806
Quad_1/QuadXface_6/Latch1ArmedState_1[1]:C,14180
Quad_1/QuadXface_6/Latch1ArmedState_1[1]:D,
Quad_1/QuadXface_6/Latch1ArmedState_1[1]:Y,-8429
ExtADDR_ibuf[8]/U0/U_IOPAD:PAD,1345
ExtADDR_ibuf[8]/U0/U_IOPAD:Y,1345
Quad_1/QuadXface_1/Latch0Reg[0]:CLK,
Quad_1/QuadXface_1/Latch0Reg[0]:D,15287
Quad_1/QuadXface_1/Latch0Reg[0]:EN,13858
Quad_1/QuadXface_1/Latch0Reg[0]:Q,
ExpSigRoute_2/ExpQ1_B:A,9515
ExpSigRoute_2/ExpQ1_B:B,
ExpSigRoute_2/ExpQ1_B:Y,9515
SSITop_1/un1_ssigrayanalog:A,14482
SSITop_1/un1_ssigrayanalog:B,14419
SSITop_1/un1_ssigrayanalog:C,14366
SSITop_1/un1_ssigrayanalog:D,14297
SSITop_1/un1_ssigrayanalog:Y,14297
SSITop_1/HalfPeriod[4]:CLK,14449
SSITop_1/HalfPeriod[4]:D,
SSITop_1/HalfPeriod[4]:EN,-7666
SSITop_1/HalfPeriod[4]:Q,14449
SerMemInt_1/LoadMemAddr:CLK,11817
SerMemInt_1/LoadMemAddr:D,-1043
SerMemInt_1/LoadMemAddr:EN,-2092
SerMemInt_1/LoadMemAddr:Q,11817
SerMemInt_1/LoadMemAddr:SLn,14004
Quad_1/QuadXface_5/QuadDataOut_1[20]:A,14018
Quad_1/QuadXface_5/QuadDataOut_1[20]:B,13961
Quad_1/QuadXface_5/QuadDataOut_1[20]:C,11631
Quad_1/QuadXface_5/QuadDataOut_1[20]:D,10332
Quad_1/QuadXface_5/QuadDataOut_1[20]:Y,10332
Quad_1/QuadXface_1/QuadLatch[7]:CLK,
Quad_1/QuadXface_1/QuadLatch[7]:D,15287
Quad_1/QuadXface_1/QuadLatch[7]:EN,12103
Quad_1/QuadXface_1/QuadLatch[7]:Q,
Exp2Data_iobuf[1]/U0/U_IOPAD:D,
Exp2Data_iobuf[1]/U0/U_IOPAD:E,
Exp2Data_iobuf[1]/U0/U_IOPAD:PAD,
Exp2Data_iobuf[1]/U0/U_IOPAD:Y,
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_0_10:A,11925
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_0_10:B,11875
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_0_10:C,11778
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_0_10:D,11660
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_0_10:Y,11660
MDTTop_2/CountRA[9]:CLK,5621
MDTTop_2/CountRA[9]:D,5594
MDTTop_2/CountRA[9]:EN,5496
MDTTop_2/CountRA[9]:Q,5621
MDTTop_2/CountRA[9]:SLn,6387
DiscID_1/DiscCtrlID_1/ControlID_1[4]:ALn,13503
DiscID_1/DiscCtrlID_1/ControlID_1[4]:CLK,15326
DiscID_1/DiscCtrlID_1/ControlID_1[4]:D,15326
DiscID_1/DiscCtrlID_1/ControlID_1[4]:EN,13595
DiscID_1/DiscCtrlID_1/ControlID_1[4]:Q,15326
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_24:CLK,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_24:IPCLKn,
SerMemInt_1/SerialDataOutputMux_1[5]:A,13183
SerMemInt_1/SerialDataOutputMux_1[5]:B,5063
SerMemInt_1/SerialDataOutputMux_1[5]:C,11762
SerMemInt_1/SerialDataOutputMux_1[5]:D,12844
SerMemInt_1/SerialDataOutputMux_1[5]:Y,5063
Quad_1/QuadXface_2/QuadCount_RNIJGA59[7]:A,14009
Quad_1/QuadXface_2/QuadCount_RNIJGA59[7]:B,10821
Quad_1/QuadXface_2/QuadCount_RNIJGA59[7]:C,13795
Quad_1/QuadXface_2/QuadCount_RNIJGA59[7]:FCI,10688
Quad_1/QuadXface_2/QuadCount_RNIJGA59[7]:FCO,10688
Quad_1/QuadXface_2/QuadCount_RNIJGA59[7]:S,10840
MDTTop_1/un1_discoverIdDataOut_0_iv_1[29]:A,12807
MDTTop_1/un1_discoverIdDataOut_0_iv_1[29]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_1[29]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_1[29]:D,9033
MDTTop_1/un1_discoverIdDataOut_0_iv_1[29]:Y,9033
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_11:B,13995
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_11:C,14118
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_11:IPB,13995
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_11:IPC,14118
ExpSigRoute_2/N_815_i:A,9507
ExpSigRoute_2/N_815_i:B,
ExpSigRoute_2/N_815_i:Y,9507
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[4]:A,10747
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[4]:B,10684
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[4]:C,11017
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[4]:D,10712
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[4]:FCO,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[4]:Y,10684
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[11]:CLK,10904
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[11]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[11]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[11]:Q,10904
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[11]:SLn,9714
Quad_1/QuadXface_1/QuadLatch[11]:CLK,
Quad_1/QuadXface_1/QuadLatch[11]:D,15287
Quad_1/QuadXface_1/QuadLatch[11]:EN,12103
Quad_1/QuadXface_1/QuadLatch[11]:Q,
Quad_1/QuadXface_5/Latch1Reg[1]:CLK,
Quad_1/QuadXface_5/Latch1Reg[1]:D,15287
Quad_1/QuadXface_5/Latch1Reg[1]:EN,13858
Quad_1/QuadXface_5/Latch1Reg[1]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[17]:A,4730
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[17]:B,15091
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[17]:C,15120
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[17]:D,12116
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[17]:Y,4730
DATA_iobuf[25]/U0/U_IOPAD:D,3420
DATA_iobuf[25]/U0/U_IOPAD:E,4878
DATA_iobuf[25]/U0/U_IOPAD:PAD,3420
DATA_iobuf[25]/U0/U_IOPAD:Y,
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[3]:CLK,13120
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[3]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[3]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[3]:Q,13120
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[3]:SLn,9714
DiscID_1/DiscExpID_1/ExpansionID0_1[2]:CLK,10670
DiscID_1/DiscExpID_1/ExpansionID0_1[2]:D,15318
DiscID_1/DiscExpID_1/ExpansionID0_1[2]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID0_1[2]:Q,10670
DIO8_1/d8DataOut_m2_2[24]:A,13339
DIO8_1/d8DataOut_m2_2[24]:B,12152
DIO8_1/d8DataOut_m2_2[24]:C,
DIO8_1/d8DataOut_m2_2[24]:D,
DIO8_1/d8DataOut_m2_2[24]:Y,12152
MDTTop_1/un1_discoverIdDataOut_0_iv_4[15]:A,12950
MDTTop_1/un1_discoverIdDataOut_0_iv_4[15]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[15]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[15]:D,8098
MDTTop_1/un1_discoverIdDataOut_0_iv_4[15]:Y,8098
Decode_1/exp1analogread_i_o2_RNIMH77:A,
Decode_1/exp1analogread_i_o2_RNIMH77:Y,
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[25]:A,9614
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[25]:B,16554
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[25]:C,16228
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[25]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[25]:Y,9614
DIO8_1/IntDout_3_1_0_wmux[30]:A,10827
DIO8_1/IntDout_3_1_0_wmux[30]:B,10501
DIO8_1/IntDout_3_1_0_wmux[30]:C,12291
DIO8_1/IntDout_3_1_0_wmux[30]:D,11986
DIO8_1/IntDout_3_1_0_wmux[30]:FCO,
DIO8_1/IntDout_3_1_0_wmux[30]:Y,10501
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[9]:CLK,10689
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[9]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[9]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[9]:Q,10689
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[9]:SLn,9714
Quad_1/QuadXface_3/QuadCount_RNIQ9CL5[6]:A,13990
Quad_1/QuadXface_3/QuadCount_RNIQ9CL5[6]:B,10802
Quad_1/QuadXface_3/QuadCount_RNIQ9CL5[6]:C,13778
Quad_1/QuadXface_3/QuadCount_RNIQ9CL5[6]:FCI,10688
Quad_1/QuadXface_3/QuadCount_RNIQ9CL5[6]:FCO,10688
Quad_1/QuadXface_3/QuadCount_RNIQ9CL5[6]:S,10859
Quad_1/QuadXface_2/QL1[0]:CLK,15334
Quad_1/QuadXface_2/QL1[0]:D,9523
Quad_1/QuadXface_2/QL1[0]:Q,15334
Quad_1/QuadXface_2/intLatch1Lat_1:A,12964
Quad_1/QuadXface_2/intLatch1Lat_1:B,11082
Quad_1/QuadXface_2/intLatch1Lat_1:C,14153
Quad_1/QuadXface_2/intLatch1Lat_1:Y,11082
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_18:C,10620
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_18:IPB,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_18:IPC,10620
Quad_1/QuadXface_4/Latch0Reg[6]:CLK,
Quad_1/QuadXface_4/Latch0Reg[6]:D,15287
Quad_1/QuadXface_4/Latch0Reg[6]:EN,13858
Quad_1/QuadXface_4/Latch0Reg[6]:Q,
Quad_1/QuadXface_2/QuadCount_RNIFK5UC[11]:A,14085
Quad_1/QuadXface_2/QuadCount_RNIFK5UC[11]:B,10897
Quad_1/QuadXface_2/QuadCount_RNIFK5UC[11]:C,13863
Quad_1/QuadXface_2/QuadCount_RNIFK5UC[11]:FCI,10688
Quad_1/QuadXface_2/QuadCount_RNIFK5UC[11]:FCO,10688
Quad_1/QuadXface_2/QuadCount_RNIFK5UC[11]:S,10764
Quad_1/QuadXface_3/Latch0Reg[11]:CLK,
Quad_1/QuadXface_3/Latch0Reg[11]:D,15287
Quad_1/QuadXface_3/Latch0Reg[11]:EN,13858
Quad_1/QuadXface_3/Latch0Reg[11]:Q,
MDTTop_1/State_RNO[1]:A,-3689
MDTTop_1/State_RNO[1]:B,5878
MDTTop_1/State_RNO[1]:C,4649
MDTTop_1/State_RNO[1]:Y,-3689
ExpSigRoute_1/un5_serialmemorydatain_0_a2_0_RNIB7KP5:A,
ExpSigRoute_1/un5_serialmemorydatain_0_a2_0_RNIB7KP5:B,
ExpSigRoute_1/un5_serialmemorydatain_0_a2_0_RNIB7KP5:C,
ExpSigRoute_1/un5_serialmemorydatain_0_a2_0_RNIB7KP5:D,
ExpSigRoute_1/un5_serialmemorydatain_0_a2_0_RNIB7KP5:Y,
Quad_1/QuadXface_6/QuadDataOut_1_33_1:A,16505
Quad_1/QuadXface_6/QuadDataOut_1_33_1:B,16380
Quad_1/QuadXface_6/QuadDataOut_1_33_1:C,16395
Quad_1/QuadXface_6/QuadDataOut_1_33_1:D,
Quad_1/QuadXface_6/QuadDataOut_1_33_1:Y,16380
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_29:C,7995
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_29:IPC,7995
DIO8_1/State_ns_a3_0_a2[4]:A,11138
DIO8_1/State_ns_a3_0_a2[4]:B,6989
DIO8_1/State_ns_a3_0_a2[4]:C,14045
DIO8_1/State_ns_a3_0_a2[4]:Y,6989
ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1:An,
ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1:YL,
MDTTop_1/un1_discoverIdDataOut_iv_7[1]:A,8041
MDTTop_1/un1_discoverIdDataOut_iv_7[1]:B,7892
MDTTop_1/un1_discoverIdDataOut_iv_7[1]:C,12413
MDTTop_1/un1_discoverIdDataOut_iv_7[1]:D,12332
MDTTop_1/un1_discoverIdDataOut_iv_7[1]:Y,7892
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNI6GG91[10]:A,-11001
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNI6GG91[10]:B,-11101
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNI6GG91[10]:C,-12313
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNI6GG91[10]:D,-12399
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNI6GG91[10]:Y,-12399
DIO8_1/D8OutputReg2[25]:ALn,-4495
DIO8_1/D8OutputReg2[25]:CLK,13350
DIO8_1/D8OutputReg2[25]:D,
DIO8_1/D8OutputReg2[25]:EN,-9175
DIO8_1/D8OutputReg2[25]:Q,13350
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[14]:A,10623
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[14]:B,11655
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[14]:C,12003
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[14]:D,11698
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[14]:FCI,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[14]:Y,10623
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[4]:A,10709
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[4]:B,10618
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[4]:C,10966
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[4]:D,10661
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[4]:FCO,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[4]:Y,10618
CPUCnf_1/intLoopTime[2]:CLK,12126
CPUCnf_1/intLoopTime[2]:D,
CPUCnf_1/intLoopTime[2]:EN,
CPUCnf_1/intLoopTime[2]:Q,12126
SSITop_2/CycleCounter[5]:CLK,12969
SSITop_2/CycleCounter[5]:D,12768
SSITop_2/CycleCounter[5]:EN,13853
SSITop_2/CycleCounter[5]:Q,12969
Exp0Data_iobuf[1]/U0/U_IOOUTFF:A,
Exp0Data_iobuf[1]/U0/U_IOOUTFF:Y,
Decode_1/un1_data_8:A,7342
Decode_1/un1_data_8:B,15254
Decode_1/un1_data_8:C,7175
Decode_1/un1_data_8:Y,7175
SerMemInt_1/FLAG_CLR_LAT_r:A,13295
SerMemInt_1/FLAG_CLR_LAT_r:B,14227
SerMemInt_1/FLAG_CLR_LAT_r:Y,13295
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[1]:A,10532
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[1]:B,11579
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[1]:C,11938
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[1]:D,11633
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[1]:FCI,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[1]:Y,10532
SSITop_2/Shift_RNIDLFM:A,14159
SSITop_2/Shift_RNIDLFM:B,14044
SSITop_2/Shift_RNIDLFM:C,12871
SSITop_2/Shift_RNIDLFM:Y,12871
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[1]:A,12610
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[1]:B,13683
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[1]:C,12531
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[1]:D,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[1]:FCO,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[1]:Y,12531
Quad_1/QuadXface_1/QuadCount_RNI6QHB2[1]:A,13895
Quad_1/QuadXface_1/QuadCount_RNI6QHB2[1]:B,10707
Quad_1/QuadXface_1/QuadCount_RNI6QHB2[1]:C,13693
Quad_1/QuadXface_1/QuadCount_RNI6QHB2[1]:FCI,10688
Quad_1/QuadXface_1/QuadCount_RNI6QHB2[1]:FCO,10688
Quad_1/QuadXface_1/QuadCount_RNI6QHB2[1]:S,10936
DIO8_1/IntDout_3_1_0_wmux_0[12]:A,10395
DIO8_1/IntDout_3_1_0_wmux_0[12]:B,11442
DIO8_1/IntDout_3_1_0_wmux_0[12]:C,13244
DIO8_1/IntDout_3_1_0_wmux_0[12]:D,12970
DIO8_1/IntDout_3_1_0_wmux_0[12]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[12]:Y,10395
WDT_1/WDTDelay[14]:ALn,
WDT_1/WDTDelay[14]:CLK,15051
WDT_1/WDTDelay[14]:D,
WDT_1/WDTDelay[14]:EN,-3973
WDT_1/WDTDelay[14]:Q,15051
CtrlOut_2/ShiftRegister_4[4]:A,15612
CtrlOut_2/ShiftRegister_4[4]:B,14235
CtrlOut_2/ShiftRegister_4[4]:C,12813
CtrlOut_2/ShiftRegister_4[4]:Y,12813
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_10:IPENn,
WDT_1/AccessKeyReg1[2]:ALn,
WDT_1/AccessKeyReg1[2]:CLK,12951
WDT_1/AccessKeyReg1[2]:D,14233
WDT_1/AccessKeyReg1[2]:EN,-3970
WDT_1/AccessKeyReg1[2]:Q,12951
CtrlIO_1/Count[3]:ALn,13503
CtrlIO_1/Count[3]:CLK,11924
CtrlIO_1/Count[3]:D,8150
CtrlIO_1/Count[3]:Q,11924
SSITop_1/SSIDataLatch_Z[25]:CLK,
SSITop_1/SSIDataLatch_Z[25]:D,15326
SSITop_1/SSIDataLatch_Z[25]:EN,12103
SSITop_1/SSIDataLatch_Z[25]:Q,
Quad_1/QuadXface_1/QuadDataOut_1_17:A,12902
Quad_1/QuadXface_1/QuadDataOut_1_17:B,12675
Quad_1/QuadXface_1/QuadDataOut_1_17:C,
Quad_1/QuadXface_1/QuadDataOut_1_17:Y,12675
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_14:IPA,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_14:IPB,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_14:IPC,
DiscID_1/discoverIdDataOut_1_m2[13]:A,12711
DiscID_1/discoverIdDataOut_1_m2[13]:B,11254
DiscID_1/discoverIdDataOut_1_m2[13]:C,9941
DiscID_1/discoverIdDataOut_1_m2[13]:D,
DiscID_1/discoverIdDataOut_1_m2[13]:Y,9941
SSITop_2/SSIDataLatch[11]:CLK,
SSITop_2/SSIDataLatch[11]:D,15326
SSITop_2/SSIDataLatch[11]:EN,12103
SSITop_2/SSIDataLatch[11]:Q,
SSITop_1/ShiftCounter[1]:CLK,13056
SSITop_1/ShiftCounter[1]:D,12820
SSITop_1/ShiftCounter[1]:EN,12871
SSITop_1/ShiftCounter[1]:Q,13056
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[7]:A,13190
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[7]:B,13190
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[7]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[7]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[7]:Y,13190
LatCnt_1/LatencyCounter_cry[3]:B,5241
LatCnt_1/LatencyCounter_cry[3]:FCI,5176
LatCnt_1/LatencyCounter_cry[3]:FCO,5176
LatCnt_1/LatencyCounter_cry[3]:S,5708
CtrlIO_1/controlIoDataOut_1s2_0_a2:A,17378
CtrlIO_1/controlIoDataOut_1s2_0_a2:B,16264
CtrlIO_1/controlIoDataOut_1s2_0_a2:C,18522
CtrlIO_1/controlIoDataOut_1s2_0_a2:Y,16264
Quad_1/QuadXface_4/QuadDataOut_1[19]:A,15100
Quad_1/QuadXface_4/QuadDataOut_1[19]:B,15043
Quad_1/QuadXface_4/QuadDataOut_1[19]:C,13884
Quad_1/QuadXface_4/QuadDataOut_1[19]:D,12170
Quad_1/QuadXface_4/QuadDataOut_1[19]:Y,12170
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[2]:A,11701
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[2]:B,16174
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[2]:C,12258
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[2]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[2]:Y,11701
DIO8_1/d8DataOut_m5_1_0_wmux_0[5]:A,11420
DIO8_1/d8DataOut_m5_1_0_wmux_0[5]:B,12475
DIO8_1/d8DataOut_m5_1_0_wmux_0[5]:C,
DIO8_1/d8DataOut_m5_1_0_wmux_0[5]:D,
DIO8_1/d8DataOut_m5_1_0_wmux_0[5]:FCI,
DIO8_1/d8DataOut_m5_1_0_wmux_0[5]:Y,11420
CtrlOut_1/DataBuffer[11]:ALn,-4495
CtrlOut_1/DataBuffer[11]:CLK,15612
CtrlOut_1/DataBuffer[11]:D,
CtrlOut_1/DataBuffer[11]:EN,
CtrlOut_1/DataBuffer[11]:Q,15612
DIO8_1/un1_IntDout_iv_0[5]:A,13193
DIO8_1/un1_IntDout_iv_0[5]:B,13079
DIO8_1/un1_IntDout_iv_0[5]:C,10501
DIO8_1/un1_IntDout_iv_0[5]:D,10395
DIO8_1/un1_IntDout_iv_0[5]:Y,10395
DATA_iobuf[29]/U0/U_IOPAD:D,2415
DATA_iobuf[29]/U0/U_IOPAD:E,4878
DATA_iobuf[29]/U0/U_IOPAD:PAD,2415
DATA_iobuf[29]/U0/U_IOPAD:Y,
SSITop_2/DelayCounter[3]:CLK,11493
SSITop_2/DelayCounter[3]:D,14041
SSITop_2/DelayCounter[3]:EN,9833
SSITop_2/DelayCounter[3]:Q,11493
SSITop_2/DelayCounter[3]:SLn,10722
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[0]:CLK,12021
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[0]:D,9538
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[0]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[0]:Q,12021
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[0]:SLn,9714
DiscID_1/DiscCtrlID_1/un1_state_1_i_0_o2_0:A,11371
DiscID_1/DiscCtrlID_1/un1_state_1_i_0_o2_0:B,11815
DiscID_1/DiscCtrlID_1/un1_state_1_i_0_o2_0:Y,11371
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[10]:CLK,-12850
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[10]:D,15310
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[10]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[10]:Q,-12850
Analog_1/StateMach_1/InterConversionDelayCNTR[8]:CLK,10673
Analog_1/StateMach_1/InterConversionDelayCNTR[8]:D,9511
Analog_1/StateMach_1/InterConversionDelayCNTR[8]:EN,9726
Analog_1/StateMach_1/InterConversionDelayCNTR[8]:Q,10673
Quad_1/QuadXface_1/QuadCount[0]:CLK,10574
Quad_1/QuadXface_1/QuadCount[0]:D,10936
Quad_1/QuadXface_1/QuadCount[0]:Q,10574
Quad_1/QuadXface_1/QuadCount[0]:SLn,11847
Quad_1/QuadXface_4/QuadCount_RNO[15]:B,9830
Quad_1/QuadXface_4/QuadCount_RNO[15]:C,13941
Quad_1/QuadXface_4/QuadCount_RNO[15]:FCI,10688
Quad_1/QuadXface_4/QuadCount_RNO[15]:S,9830
Quad_1/QuadXface_6/intLatch0Lat_1:A,12964
Quad_1/QuadXface_6/intLatch0Lat_1:B,11082
Quad_1/QuadXface_6/intLatch0Lat_1:C,14153
Quad_1/QuadXface_6/intLatch0Lat_1:Y,11082
SerMemInt_1/SerialMemoryClockEnableCounter[1]:CLK,8411
SerMemInt_1/SerialMemoryClockEnableCounter[1]:D,10786
SerMemInt_1/SerialMemoryClockEnableCounter[1]:EN,13152
SerMemInt_1/SerialMemoryClockEnableCounter[1]:Q,8411
Quad_1/QuadXface_1/EdgeMode_3:A,
Quad_1/QuadXface_1/EdgeMode_3:B,14208
Quad_1/QuadXface_1/EdgeMode_3:C,-7004
Quad_1/QuadXface_1/EdgeMode_3:Y,-7004
ExpSigRoute_4/un1_expa_clk_u_0[5]:A,
ExpSigRoute_4/un1_expa_clk_u_0[5]:B,
ExpSigRoute_4/un1_expa_clk_u_0[5]:C,
ExpSigRoute_4/un1_expa_clk_u_0[5]:D,
ExpSigRoute_4/un1_expa_clk_u_0[5]:Y,
SSITop_1/ShiftCounter_cry[1]:B,12793
SSITop_1/ShiftCounter_cry[1]:C,13980
SSITop_1/ShiftCounter_cry[1]:FCI,13634
SSITop_1/ShiftCounter_cry[1]:FCO,12793
SSITop_1/ShiftCounter_cry[1]:S,12820
ExpModLED_1/ShiftRegister3_RNO[0]:A,15635
ExpModLED_1/ShiftRegister3_RNO[0]:B,15552
ExpModLED_1/ShiftRegister3_RNO[0]:C,12819
ExpModLED_1/ShiftRegister3_RNO[0]:D,10357
ExpModLED_1/ShiftRegister3_RNO[0]:Y,10357
MDTTop_2/MDTPosition_Z[5]:CLK,
MDTTop_2/MDTPosition_Z[5]:D,5693
MDTTop_2/MDTPosition_Z[5]:EN,5602
MDTTop_2/MDTPosition_Z[5]:Q,
CtrlOut_2/ShiftRegister_4[0]:A,13020
CtrlOut_2/ShiftRegister_4[0]:B,15556
CtrlOut_2/ShiftRegister_4[0]:Y,13020
SerMemInt_1/OperationFaultFlag_1:A,12164
SerMemInt_1/OperationFaultFlag_1:B,12131
SerMemInt_1/OperationFaultFlag_1:C,14176
SerMemInt_1/OperationFaultFlag_1:D,14073
SerMemInt_1/OperationFaultFlag_1:Y,12131
DIO8_1/d8DataOut_m2_2[15]:A,12113
DIO8_1/d8DataOut_m2_2[15]:B,10926
DIO8_1/d8DataOut_m2_2[15]:C,
DIO8_1/d8DataOut_m2_2[15]:D,
DIO8_1/d8DataOut_m2_2[15]:Y,10926
CtrlIO_1/controlIoDataOut_1s2_0_a2_0:A,5663
CtrlIO_1/controlIoDataOut_1s2_0_a2_0:B,5451
CtrlIO_1/controlIoDataOut_1s2_0_a2_0:C,3157
CtrlIO_1/controlIoDataOut_1s2_0_a2_0:D,5479
CtrlIO_1/controlIoDataOut_1s2_0_a2_0:Y,3157
ExpSigRoute_2/ExpQ1_FaultB_i:A,9540
ExpSigRoute_2/ExpQ1_FaultB_i:B,
ExpSigRoute_2/ExpQ1_FaultB_i:Y,9540
Quad_1/QuadXface_1/QL1[0]:CLK,15334
Quad_1/QuadXface_1/QL1[0]:D,9523
Quad_1/QuadXface_1/QL1[0]:Q,15334
WDT_1/WDTCounter_RNI713G[0]:A,12955
WDT_1/WDTCounter_RNI713G[0]:B,12899
WDT_1/WDTCounter_RNI713G[0]:C,12649
WDT_1/WDTCounter_RNI713G[0]:Y,12649
Quad_1/QuadXface_5/QZ[2]:CLK,12991
Quad_1/QuadXface_5/QZ[2]:D,15326
Quad_1/QuadXface_5/QZ[2]:Q,12991
Quad_1/QuadXface_4/LearnModeEnable:CLK,14123
Quad_1/QuadXface_4/LearnModeEnable:D,
Quad_1/QuadXface_4/LearnModeEnable:EN,-9981
Quad_1/QuadXface_4/LearnModeEnable:Q,14123
DIO8_1/D8OutputReg1[26]:ALn,-4495
DIO8_1/D8OutputReg1[26]:CLK,11986
DIO8_1/D8OutputReg1[26]:D,
DIO8_1/D8OutputReg1[26]:EN,-8821
DIO8_1/D8OutputReg1[26]:Q,11986
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_24:C,13736
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_24:IPC,13736
Decode_1/un303_data_i_0_a2:A,161
Decode_1/un303_data_i_0_a2:B,5485
Decode_1/un303_data_i_0_a2:C,5388
Decode_1/un303_data_i_0_a2:D,3157
Decode_1/un303_data_i_0_a2:Y,161
SSITop_2/DataLength[5]:CLK,14445
SSITop_2/DataLength[5]:D,
SSITop_2/DataLength[5]:EN,-7390
SSITop_2/DataLength[5]:Q,14445
Decode_1/un269_data:A,4544
Decode_1/un269_data:B,13757
Decode_1/un269_data:C,13628
Decode_1/un269_data:Y,4544
WDT_1/WD_RST_SHIFT[2]:ALn,13503
WDT_1/WD_RST_SHIFT[2]:CLK,15334
WDT_1/WD_RST_SHIFT[2]:D,15334
WDT_1/WD_RST_SHIFT[2]:Q,15334
MDTTop_1/CountRA[14]:CLK,5716
MDTTop_1/CountRA[14]:D,5499
MDTTop_1/CountRA[14]:EN,5496
MDTTop_1/CountRA[14]:Q,5716
MDTTop_1/CountRA[14]:SLn,6387
SSITop_1/CycleCounter_cry[1]:B,12785
SSITop_1/CycleCounter_cry[1]:C,13972
SSITop_1/CycleCounter_cry[1]:FCI,12768
SSITop_1/CycleCounter_cry[1]:FCO,12768
SSITop_1/CycleCounter_cry[1]:S,12812
Quad_1/QuadXface_4/QuadDataOut_1_m4[14]:A,
Quad_1/QuadXface_4/QuadDataOut_1_m4[14]:B,13896
Quad_1/QuadXface_4/QuadDataOut_1_m4[14]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m4[14]:Y,13896
Quad_1/QuadXface_5/FallingLatch1:CLK,12964
Quad_1/QuadXface_5/FallingLatch1:D,14227
Quad_1/QuadXface_5/FallingLatch1:Q,12964
DATA_iobuf[18]/U0/U_IOINFF:A,
DATA_iobuf[18]/U0/U_IOINFF:Y,
DIO8_1/IntDout_3_1_0_wmux_0[6]:A,10395
DIO8_1/IntDout_3_1_0_wmux_0[6]:B,11442
DIO8_1/IntDout_3_1_0_wmux_0[6]:C,13244
DIO8_1/IntDout_3_1_0_wmux_0[6]:D,12970
DIO8_1/IntDout_3_1_0_wmux_0[6]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[6]:Y,10395
ExpModLED_1/OutputClock:ALn,13503
ExpModLED_1/OutputClock:CLK,10477
ExpModLED_1/OutputClock:D,11138
ExpModLED_1/OutputClock:EN,10944
ExpModLED_1/OutputClock:Q,10477
DIO8_1/D8OutputReg0[3]:ALn,-4495
DIO8_1/D8OutputReg0[3]:CLK,12185
DIO8_1/D8OutputReg0[3]:D,
DIO8_1/D8OutputReg0[3]:EN,-9145
DIO8_1/D8OutputReg0[3]:Q,12185
CtrlIO_1/ShiftInRegister[3]:CLK,15326
CtrlIO_1/ShiftInRegister[3]:D,15326
CtrlIO_1/ShiftInRegister[3]:EN,10777
CtrlIO_1/ShiftInRegister[3]:Q,15326
Quad_1/QuadXface_2/Latch1Reg[9]:CLK,
Quad_1/QuadXface_2/Latch1Reg[9]:D,15287
Quad_1/QuadXface_2/Latch1Reg[9]:EN,13858
Quad_1/QuadXface_2/Latch1Reg[9]:Q,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_11:IPENn,
DiscID_1/discoverIdDataOut_1_m2_2[1]:A,10378
DiscID_1/discoverIdDataOut_1_m2_2[1]:B,8662
DiscID_1/discoverIdDataOut_1_m2_2[1]:C,
DiscID_1/discoverIdDataOut_1_m2_2[1]:D,
DiscID_1/discoverIdDataOut_1_m2_2[1]:Y,8662
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[4]:A,15063
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[4]:B,14919
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[4]:C,13847
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[4]:D,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[4]:FCO,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[4]:Y,13847
Quad_1/QuadXface_6/QuadDataOut_1_m2[14]:A,16296
Quad_1/QuadXface_6/QuadDataOut_1_m2[14]:B,16189
Quad_1/QuadXface_6/QuadDataOut_1_m2[14]:C,15035
Quad_1/QuadXface_6/QuadDataOut_1_m2[14]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2[14]:Y,15035
Quad_1/QuadXface_6/Latch0Reg[14]:CLK,
Quad_1/QuadXface_6/Latch0Reg[14]:D,15287
Quad_1/QuadXface_6/Latch0Reg[14]:EN,13858
Quad_1/QuadXface_6/Latch0Reg[14]:Q,
Quad_1/QuadXface_5/QuadLatch[13]:CLK,
Quad_1/QuadXface_5/QuadLatch[13]:D,15287
Quad_1/QuadXface_5/QuadLatch[13]:EN,12103
Quad_1/QuadXface_5/QuadLatch[13]:Q,
Quad_1/QuadXface_5/IndexReg3_1_0_0:A,14325
Quad_1/QuadXface_5/IndexReg3_1_0_0:B,14227
Quad_1/QuadXface_5/IndexReg3_1_0_0:C,10994
Quad_1/QuadXface_5/IndexReg3_1_0_0:Y,10994
Quad_1/QuadXface_2/QuadDataOut_1[0]:A,12682
Quad_1/QuadXface_2/QuadDataOut_1[0]:B,11572
Quad_1/QuadXface_2/QuadDataOut_1[0]:C,13453
Quad_1/QuadXface_2/QuadDataOut_1[0]:D,13434
Quad_1/QuadXface_2/QuadDataOut_1[0]:Y,11572
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_10:B,13838
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_10:C,13856
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_10:IPB,13838
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_10:IPC,13856
Analog_1/StateMach_1/un1_ConversionCounter_1_1.CO0:A,13176
Analog_1/StateMach_1/un1_ConversionCounter_1_1.CO0:B,12583
Analog_1/StateMach_1/un1_ConversionCounter_1_1.CO0:C,13032
Analog_1/StateMach_1/un1_ConversionCounter_1_1.CO0:Y,12583
ExpModLED_1/m93_i:A,12971
ExpModLED_1/m93_i:B,12915
ExpModLED_1/m93_i:C,8603
ExpModLED_1/m93_i:Y,8603
DIO8_1/un1_IntDout_iv[2]:A,10395
DIO8_1/un1_IntDout_iv[2]:B,14235
DIO8_1/un1_IntDout_iv[2]:C,8654
DIO8_1/un1_IntDout_iv[2]:D,8574
DIO8_1/un1_IntDout_iv[2]:Y,8574
Quad_1/QuadXface_2/Latch0Reg[3]:CLK,
Quad_1/QuadXface_2/Latch0Reg[3]:D,15287
Quad_1/QuadXface_2/Latch0Reg[3]:EN,13858
Quad_1/QuadXface_2/Latch0Reg[3]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_10[3]:A,9536
MDTTop_1/un1_discoverIdDataOut_0_iv_10[3]:B,8144
MDTTop_1/un1_discoverIdDataOut_0_iv_10[3]:C,4759
MDTTop_1/un1_discoverIdDataOut_0_iv_10[3]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_10[3]:Y,4759
Quad_1/QuadXface_4/Latch0Reg[2]:CLK,
Quad_1/QuadXface_4/Latch0Reg[2]:D,15287
Quad_1/QuadXface_4/Latch0Reg[2]:EN,13858
Quad_1/QuadXface_4/Latch0Reg[2]:Q,
Quad_1/QuadXface_2/Latch1ArmedState[2]:CLK,13470
Quad_1/QuadXface_2/Latch1ArmedState[2]:D,-11110
Quad_1/QuadXface_2/Latch1ArmedState[2]:Q,13470
MDTTop_1/RisingACountDisablePipe:CLK,5874
MDTTop_1/RisingACountDisablePipe:D,4565
MDTTop_1/RisingACountDisablePipe:Q,5874
Quad_1/QuadXface_3/HomeReg[5]:CLK,
Quad_1/QuadXface_3/HomeReg[5]:D,15287
Quad_1/QuadXface_3/HomeReg[5]:EN,15120
Quad_1/QuadXface_3/HomeReg[5]:Q,
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[4]:CLK,10712
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[4]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[4]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[4]:Q,10712
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[4]:SLn,9714
Quad_1/QuadXface_3/Latch1Reg[8]:CLK,
Quad_1/QuadXface_3/Latch1Reg[8]:D,15287
Quad_1/QuadXface_3/Latch1Reg[8]:EN,13858
Quad_1/QuadXface_3/Latch1Reg[8]:Q,
DiscID_1/DiscCtrlID_1/ControlID_1[9]:ALn,13503
DiscID_1/DiscCtrlID_1/ControlID_1[9]:CLK,-8530
DiscID_1/DiscCtrlID_1/ControlID_1[9]:D,15279
DiscID_1/DiscCtrlID_1/ControlID_1[9]:EN,13595
DiscID_1/DiscCtrlID_1/ControlID_1[9]:Q,-8530
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR[0],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR[1],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR[2],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR[3],13830
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR[4],13803
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR[5],13736
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR[6],7750
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR[7],7968
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR[8],7968
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR[9],9098
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR_ARST_N,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR_CLK,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR_EN,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR_SRST_N,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_BLK[0],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_BLK[1],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_DOUT[0],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_DOUT[1],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_DOUT[2],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_DOUT[3],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_DOUT[4],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_DOUT[5],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_DOUT[6],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_DOUT_ARST_N,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_DOUT_CLK,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_DOUT_EN,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:A_DOUT_SRST_N,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR[0],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR[1],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR[2],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR[3],13856
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR[4],13838
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR[5],13781
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR[6],7723
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR[7],7930
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR[8],7889
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR[9],9151
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR_ARST_N,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR_CLK,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR_EN,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR_SRST_N,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:B_BLK[0],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:B_BLK[1],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:B_DOUT_ARST_N,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:B_DOUT_CLK,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:B_DOUT_EN,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:B_DOUT_SRST_N,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_ADDR[0],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_ADDR[1],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_ADDR[2],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_ADDR[3],14118
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_ADDR[4],13995
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_ADDR[5],14007
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_ADDR[6],7995
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_ADDR[7],8168
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_ADDR[8],8138
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_ADDR[9],9369
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_ARST_N,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_BLK[0],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_BLK[1],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_CLK,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[0],10646
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[10],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[11],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[12],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[13],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[14],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[15],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[16],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[17],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[1],10532
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[2],10556
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[3],10565
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[4],10618
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[5],10623
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[6],10620
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[7],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[8],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[9],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/INST_RAM64x18_IP:C_WEN,13864
CtrlIO_1/un11_synchedtick_0_a2:A,11924
CtrlIO_1/un11_synchedtick_0_a2:B,11611
CtrlIO_1/un11_synchedtick_0_a2:C,10679
CtrlIO_1/un11_synchedtick_0_a2:D,8025
CtrlIO_1/un11_synchedtick_0_a2:Y,8025
Quad_1/QuadXface_4/QuadCount[4]:CLK,10758
Quad_1/QuadXface_4/QuadCount[4]:D,10893
Quad_1/QuadXface_4/QuadCount[4]:Q,10758
Quad_1/QuadXface_4/QuadCount[4]:SLn,11847
Quad_1/QuadXface_2/Latch1ArmedState[1]:CLK,13406
Quad_1/QuadXface_2/Latch1ArmedState[1]:D,-11110
Quad_1/QuadXface_2/Latch1ArmedState[1]:Q,13406
Quad_1/QuadXface_6/QuadDataOut_1_1[15]:A,16073
Quad_1/QuadXface_6/QuadDataOut_1_1[15]:B,15955
Quad_1/QuadXface_6/QuadDataOut_1_1[15]:C,13439
Quad_1/QuadXface_6/QuadDataOut_1_1[15]:Y,13439
ExpSigRoute_4/un1_expa_clk_u_0_a2_1[5]:A,
ExpSigRoute_4/un1_expa_clk_u_0_a2_1[5]:B,
ExpSigRoute_4/un1_expa_clk_u_0_a2_1[5]:C,
ExpSigRoute_4/un1_expa_clk_u_0_a2_1[5]:Y,
DIO8_1/D8OutputReg2[20]:ALn,-4495
DIO8_1/D8OutputReg2[20]:CLK,13350
DIO8_1/D8OutputReg2[20]:D,
DIO8_1/D8OutputReg2[20]:EN,-9175
DIO8_1/D8OutputReg2[20]:Q,13350
SSITop_2/SSIDataLatch[23]:CLK,
SSITop_2/SSIDataLatch[23]:D,15326
SSITop_2/SSIDataLatch[23]:EN,12103
SSITop_2/SSIDataLatch[23]:Q,
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[3]:CLK,11656
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[3]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[3]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[3]:Q,11656
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[3]:SLn,9714
SerMemInt_1/SerialMemoryClockEnableCounter_181:A,13169
SerMemInt_1/SerialMemoryClockEnableCounter_181:B,9645
SerMemInt_1/SerialMemoryClockEnableCounter_181:C,13040
SerMemInt_1/SerialMemoryClockEnableCounter_181:D,12933
SerMemInt_1/SerialMemoryClockEnableCounter_181:Y,9645
Quad_1/QuadXface_4/QuadCount_RNI9E1R4[3]:A,13933
Quad_1/QuadXface_4/QuadCount_RNI9E1R4[3]:B,10745
Quad_1/QuadXface_4/QuadCount_RNI9E1R4[3]:C,13727
Quad_1/QuadXface_4/QuadCount_RNI9E1R4[3]:FCI,10688
Quad_1/QuadXface_4/QuadCount_RNI9E1R4[3]:FCO,10688
Quad_1/QuadXface_4/QuadCount_RNI9E1R4[3]:S,10910
ClkCtrl_1/DLL_Lock_ShiftReg[3]:ALn,
ClkCtrl_1/DLL_Lock_ShiftReg[3]:CLK,14333
ClkCtrl_1/DLL_Lock_ShiftReg[3]:D,15326
ClkCtrl_1/DLL_Lock_ShiftReg[3]:Q,14333
X_Reserved1_obuf/U0/U_IOOUTFF:A,
X_Reserved1_obuf/U0/U_IOOUTFF:Y,
SSITop_2/DelayCounter_cry[8]:B,13973
SSITop_2/DelayCounter_cry[8]:FCI,13813
SSITop_2/DelayCounter_cry[8]:FCO,13813
SSITop_2/DelayCounter_cry[8]:S,13946
MDTTop_2/CountRA[12]:CLK,5678
MDTTop_2/CountRA[12]:D,5537
MDTTop_2/CountRA[12]:EN,5496
MDTTop_2/CountRA[12]:Q,5678
MDTTop_2/CountRA[12]:SLn,6387
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_30:C,7968
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_30:IPC,7968
Quad_1/QuadXface_6/ZBreak:CLK,
Quad_1/QuadXface_6/ZBreak:D,15334
Quad_1/QuadXface_6/ZBreak:EN,12103
Quad_1/QuadXface_6/ZBreak:Q,
MDTTop_2/State_i[5]:CLK,3736
MDTTop_2/State_i[5]:D,-6164
MDTTop_2/State_i[5]:Q,3736
DATA_iobuf[25]/U0/U_IOOUTFF:A,3420
DATA_iobuf[25]/U0/U_IOOUTFF:Y,3420
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[13]:CLK,11748
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[13]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[13]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[13]:Q,11748
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[13]:SLn,9714
SSITop_2/Serial2ParallelData[17]:CLK,15326
SSITop_2/Serial2ParallelData[17]:D,15326
SSITop_2/Serial2ParallelData[17]:EN,10706
SSITop_2/Serial2ParallelData[17]:Q,15326
SSITop_2/Serial2ParallelData[17]:SLn,11847
ExpModLED_1/State_ns_1_0_.m9_i_o2:A,11576
ExpModLED_1/State_ns_1_0_.m9_i_o2:B,8862
ExpModLED_1/State_ns_1_0_.m9_i_o2:C,11880
ExpModLED_1/State_ns_1_0_.m9_i_o2:D,11780
ExpModLED_1/State_ns_1_0_.m9_i_o2:Y,8862
DIO8_1/IntDout_3_1_0_wmux_0[10]:A,10395
DIO8_1/IntDout_3_1_0_wmux_0[10]:B,11442
DIO8_1/IntDout_3_1_0_wmux_0[10]:C,13244
DIO8_1/IntDout_3_1_0_wmux_0[10]:D,12970
DIO8_1/IntDout_3_1_0_wmux_0[10]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[10]:Y,10395
DiscID_1/DiscExpID_1/ExpansionID0_1[0]:CLK,11837
DiscID_1/DiscExpID_1/ExpansionID0_1[0]:D,15318
DiscID_1/DiscExpID_1/ExpansionID0_1[0]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID0_1[0]:Q,11837
CtrlIO_1/DataBufferIn[2]:CLK,15334
CtrlIO_1/DataBufferIn[2]:D,15326
CtrlIO_1/DataBufferIn[2]:EN,12103
CtrlIO_1/DataBufferIn[2]:Q,15334
Quad_1/QuadXface_3/FallingHome_1:A,14263
Quad_1/QuadXface_3/FallingHome_1:B,14227
Quad_1/QuadXface_3/FallingHome_1:Y,14227
Quad_1/QuadXface_6/QuadDataOut_1_m3[15]:A,11628
Quad_1/QuadXface_6/QuadDataOut_1_m3[15]:B,12770
Quad_1/QuadXface_6/QuadDataOut_1_m3[15]:C,11558
Quad_1/QuadXface_6/QuadDataOut_1_m3[15]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m3[15]:Y,11558
DIO8_1/OutputShiftRegister[13]:CLK,14235
DIO8_1/OutputShiftRegister[13]:D,8574
DIO8_1/OutputShiftRegister[13]:EN,6623
DIO8_1/OutputShiftRegister[13]:Q,14235
ClkCtrl_1/DLL_Rst_ShiftReg[1]:ALn,
ClkCtrl_1/DLL_Rst_ShiftReg[1]:CLK,15334
ClkCtrl_1/DLL_Rst_ShiftReg[1]:D,15334
ClkCtrl_1/DLL_Rst_ShiftReg[1]:Q,15334
WDT_1/PUReg_s[4]:A,14326
WDT_1/PUReg_s[4]:B,14143
WDT_1/PUReg_s[4]:C,-3956
WDT_1/PUReg_s[4]:D,
WDT_1/PUReg_s[4]:Y,-3956
Quad_1/QuadXface_6/QuadCount_RNIA5H47[6]:A,13990
Quad_1/QuadXface_6/QuadCount_RNIA5H47[6]:B,10802
Quad_1/QuadXface_6/QuadCount_RNIA5H47[6]:C,13778
Quad_1/QuadXface_6/QuadCount_RNIA5H47[6]:FCI,10688
Quad_1/QuadXface_6/QuadCount_RNIA5H47[6]:FCO,10688
Quad_1/QuadXface_6/QuadCount_RNIA5H47[6]:S,10859
Quad_1/QuadXface_3/QuadLatch[6]:CLK,
Quad_1/QuadXface_3/QuadLatch[6]:D,15287
Quad_1/QuadXface_3/QuadLatch[6]:EN,12103
Quad_1/QuadXface_3/QuadLatch[6]:Q,
ExpSigRoute_2/un76_expdata_i:A,
ExpSigRoute_2/un76_expdata_i:B,
ExpSigRoute_2/un76_expdata_i:C,
ExpSigRoute_2/un76_expdata_i:Y,
SSITop_2/DelayCounter_cry[12]:B,14049
SSITop_2/DelayCounter_cry[12]:FCI,13813
SSITop_2/DelayCounter_cry[12]:FCO,13813
SSITop_2/DelayCounter_cry[12]:S,13870
MDTTop_1/un1_data_15:A,12776
MDTTop_1/un1_data_15:B,12610
MDTTop_1/un1_data_15:C,3563
MDTTop_1/un1_data_15:D,13730
MDTTop_1/un1_data_15:Y,3563
Analog_1/StateMach_1/un1_ConversionCounter_1_1.SUM[1]:A,12639
Analog_1/StateMach_1/un1_ConversionCounter_1_1.SUM[1]:B,14199
Analog_1/StateMach_1/un1_ConversionCounter_1_1.SUM[1]:Y,12639
DIO8_1/D8OutputReg2[22]:ALn,-4495
DIO8_1/D8OutputReg2[22]:CLK,13350
DIO8_1/D8OutputReg2[22]:D,
DIO8_1/D8OutputReg2[22]:EN,-9175
DIO8_1/D8OutputReg2[22]:Q,13350
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[2]:A,13638
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[2]:B,15845
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[2]:C,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[2]:D,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[2]:FCI,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[2]:Y,13638
MDTTop_1/un1_discoverIdDataOut_0_iv_10[14]:A,8098
MDTTop_1/un1_discoverIdDataOut_0_iv_10[14]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_10[14]:C,4797
MDTTop_1/un1_discoverIdDataOut_0_iv_10[14]:D,10456
MDTTop_1/un1_discoverIdDataOut_0_iv_10[14]:Y,4797
Quad_1/QuadXface_5/QuadCount[9]:CLK,11002
Quad_1/QuadXface_5/QuadCount[9]:D,10802
Quad_1/QuadXface_5/QuadCount[9]:Q,11002
Quad_1/QuadXface_5/QuadCount[9]:SLn,11847
Quad_1/QuadXface_1/QuadCount[2]:CLK,10666
Quad_1/QuadXface_1/QuadCount[2]:D,10927
Quad_1/QuadXface_1/QuadCount[2]:Q,10666
Quad_1/QuadXface_1/QuadCount[2]:SLn,11847
Quad_1/QuadXface_2/IllegalTransition:CLK,
Quad_1/QuadXface_2/IllegalTransition:D,15334
Quad_1/QuadXface_2/IllegalTransition:EN,12103
Quad_1/QuadXface_2/IllegalTransition:Q,
ExpSigRoute_4/un1_serialmemorydataout_iv_0[1]:A,
ExpSigRoute_4/un1_serialmemorydataout_iv_0[1]:B,
ExpSigRoute_4/un1_serialmemorydataout_iv_0[1]:C,
ExpSigRoute_4/un1_serialmemorydataout_iv_0[1]:D,
ExpSigRoute_4/un1_serialmemorydataout_iv_0[1]:Y,
MDTTop_1/un1_discoverIdDataOut_0_iv_2[6]:A,12646
MDTTop_1/un1_discoverIdDataOut_0_iv_2[6]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_2[6]:C,7847
MDTTop_1/un1_discoverIdDataOut_0_iv_2[6]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_2[6]:Y,7847
Quad_1/QuadXface_4/Latch0InSel:CLK,15548
Quad_1/QuadXface_4/Latch0InSel:D,
Quad_1/QuadXface_4/Latch0InSel:EN,-9981
Quad_1/QuadXface_4/Latch0InSel:Q,15548
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[11]:A,6877
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[11]:B,14820
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[11]:C,13778
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[11]:D,13493
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[11]:Y,6877
DATA_iobuf[22]/U0/U_IOENFF:A,4878
DATA_iobuf[22]/U0/U_IOENFF:Y,4878
Quad_1/QuadXface_1/Latch1Reg[7]:CLK,
Quad_1/QuadXface_1/Latch1Reg[7]:D,15287
Quad_1/QuadXface_1/Latch1Reg[7]:EN,13858
Quad_1/QuadXface_1/Latch1Reg[7]:Q,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_0:IPC,
Exp0Data_iobuf[4]/U0/U_IOENFF:A,
Exp0Data_iobuf[4]/U0/U_IOENFF:Y,
DIO8_1/d8DataOut_m6_cZ[13]:A,14477
DIO8_1/d8DataOut_m6_cZ[13]:B,13319
DIO8_1/d8DataOut_m6_cZ[13]:C,10926
DIO8_1/d8DataOut_m6_cZ[13]:D,
DIO8_1/d8DataOut_m6_cZ[13]:Y,10926
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_27:C,7750
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_27:IPC,7750
ClkCtrl_1/SlowEnable:ALn,
ClkCtrl_1/SlowEnable:CLK,8547
ClkCtrl_1/SlowEnable:D,14104
ClkCtrl_1/SlowEnable:Q,8547
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[7]:A,15035
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[7]:B,15091
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[7]:C,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[7]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[7]:Y,15035
Analog_1/Ser2Par_1/S2P_Data_3[7]:A,13259
Analog_1/Ser2Par_1/S2P_Data_3[7]:B,13168
Analog_1/Ser2Par_1/S2P_Data_3[7]:C,11420
Analog_1/Ser2Par_1/S2P_Data_3[7]:Y,11420
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:CLK0,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:CLK1,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:CLK1_PAD,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:CLK2,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:CLK3,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL1,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GPD0_ARST_N,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GPD1_ARST_N,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GPD2_ARST_N,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GPD3_ARST_N,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:LOCK,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:NGMUX0_ARST_N,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:NGMUX0_HOLD_N,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:NGMUX0_SEL,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:NGMUX1_ARST_N,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:NGMUX1_HOLD_N,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:NGMUX1_SEL,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:NGMUX2_ARST_N,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:NGMUX2_HOLD_N,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:NGMUX2_SEL,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:NGMUX3_ARST_N,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:NGMUX3_HOLD_N,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:NGMUX3_SEL,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:PADDR[2],
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:PADDR[3],
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:PADDR[4],
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:PADDR[5],
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:PADDR[6],
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:PADDR[7],
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:PCLK,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:PENABLE,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:PLL_ARST_N,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:PLL_BYPASS_N,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:PLL_POWERDOWN_N,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:PRESET_N,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:PSEL,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:PWDATA[0],
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:PWDATA[1],
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:PWDATA[2],
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:PWDATA[3],
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:PWDATA[4],
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:PWDATA[5],
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:PWDATA[6],
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:PWDATA[7],
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:PWRITE,
Analog_1/Ser2Par_1/S2P_Data_sn_m3:A,11474
Analog_1/Ser2Par_1/S2P_Data_sn_m3:B,11665
Analog_1/Ser2Par_1/S2P_Data_sn_m3:C,11342
Analog_1/Ser2Par_1/S2P_Data_sn_m3:Y,11342
MDTTop_1/DelayCountEnable_r:A,5992
MDTTop_1/DelayCountEnable_r:B,5886
MDTTop_1/DelayCountEnable_r:C,5534
MDTTop_1/DelayCountEnable_r:D,3238
MDTTop_1/DelayCountEnable_r:Y,3238
Decode_1/un4_exp1dio8configwrite_0_a2:A,-8821
Decode_1/un4_exp1dio8configwrite_0_a2:B,
Decode_1/un4_exp1dio8configwrite_0_a2:C,
Decode_1/un4_exp1dio8configwrite_0_a2:D,
Decode_1/un4_exp1dio8configwrite_0_a2:Y,-8821
Quad_1/QuadXface_5/QuadDataOut_1_m2[2]:A,15019
Quad_1/QuadXface_5/QuadDataOut_1_m2[2]:B,14821
Quad_1/QuadXface_5/QuadDataOut_1_m2[2]:C,13638
Quad_1/QuadXface_5/QuadDataOut_1_m2[2]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2[2]:Y,13638
CtrlIO_1/State_6_sqmuxa_0_a3:A,9988
CtrlIO_1/State_6_sqmuxa_0_a3:B,14099
CtrlIO_1/State_6_sqmuxa_0_a3:Y,9988
ExpModLED_1/Count_RNO[0]:A,13143
ExpModLED_1/Count_RNO[0]:B,14199
ExpModLED_1/Count_RNO[0]:C,10994
ExpModLED_1/Count_RNO[0]:D,12449
ExpModLED_1/Count_RNO[0]:Y,10994
DATA_iobuf[21]/U0/U_IOPAD:D,3690
DATA_iobuf[21]/U0/U_IOPAD:E,4878
DATA_iobuf[21]/U0/U_IOPAD:PAD,3690
DATA_iobuf[21]/U0/U_IOPAD:Y,
Decode_1/un269_data_RNIRKJC1:A,4544
Decode_1/un269_data_RNIRKJC1:B,5307
Decode_1/un269_data_RNIRKJC1:C,13492
Decode_1/un269_data_RNIRKJC1:D,13255
Decode_1/un269_data_RNIRKJC1:Y,4544
Quad_1/QuadXface_3/un1_registrationx[0]:A,9531
Quad_1/QuadXface_3/un1_registrationx[0]:B,15548
Quad_1/QuadXface_3/un1_registrationx[0]:C,
Quad_1/QuadXface_3/un1_registrationx[0]:Y,9531
Quad_1/QuadXface_3/QuadLatch[7]:CLK,
Quad_1/QuadXface_3/QuadLatch[7]:D,15287
Quad_1/QuadXface_3/QuadLatch[7]:EN,12103
Quad_1/QuadXface_3/QuadLatch[7]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[12]:A,5893
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[12]:B,4730
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[12]:C,9156
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[12]:D,4667
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[12]:Y,4667
SSITop_2/intSSI_CLK:CLK,12959
SSITop_2/intSSI_CLK:D,13085
SSITop_2/intSSI_CLK:Q,12959
Quad_1/QuadXface_2/HomeReg[0]:CLK,
Quad_1/QuadXface_2/HomeReg[0]:D,15287
Quad_1/QuadXface_2/HomeReg[0]:EN,15120
Quad_1/QuadXface_2/HomeReg[0]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[19]:A,6907
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[19]:B,13962
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[19]:C,13969
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[19]:D,12124
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[19]:Y,6907
WDT_1/WDTCounter_s_1596:B,13518
WDT_1/WDTCounter_s_1596:FCO,13518
CtrlOut_2/ShiftRegister_4[12]:A,15612
CtrlOut_2/ShiftRegister_4[12]:B,14235
CtrlOut_2/ShiftRegister_4[12]:C,12813
CtrlOut_2/ShiftRegister_4[12]:Y,12813
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_1:IPCLKn,
MDTTop_1/Delay_RNO[0]:A,5930
MDTTop_1/Delay_RNO[0]:Y,5930
Quad_1/QuadXface_1/QuadCount_RNIINCF8[9]:A,14047
Quad_1/QuadXface_1/QuadCount_RNIINCF8[9]:B,10859
Quad_1/QuadXface_1/QuadCount_RNIINCF8[9]:C,13829
Quad_1/QuadXface_1/QuadCount_RNIINCF8[9]:FCI,10688
Quad_1/QuadXface_1/QuadCount_RNIINCF8[9]:FCO,10688
Quad_1/QuadXface_1/QuadCount_RNIINCF8[9]:S,10802
Decode_1/un1_exp3quadledstatusread_0_a2_0:A,-13148
Decode_1/un1_exp3quadledstatusread_0_a2_0:B,12494
Decode_1/un1_exp3quadledstatusread_0_a2_0:C,12443
Decode_1/un1_exp3quadledstatusread_0_a2_0:Y,-13148
CtrlOut_2/un14_enable_3:A,13324
CtrlOut_2/un14_enable_3:B,13206
CtrlOut_2/un14_enable_3:C,13118
CtrlOut_2/un14_enable_3:D,13000
CtrlOut_2/un14_enable_3:Y,13000
Analog_1/StateMach_1/CycleCounter_RNO[2]:A,14248
Analog_1/StateMach_1/CycleCounter_RNO[2]:B,14184
Analog_1/StateMach_1/CycleCounter_RNO[2]:C,14111
Analog_1/StateMach_1/CycleCounter_RNO[2]:D,13994
Analog_1/StateMach_1/CycleCounter_RNO[2]:Y,13994
MDTTop_1/Delay_cry[8]:B,5708
MDTTop_1/Delay_cry[8]:FCI,5556
MDTTop_1/Delay_cry[8]:FCO,5556
MDTTop_1/Delay_cry[8]:S,5613
Quad_1/QuadXface_4/QuadCount[14]:CLK,9796
Quad_1/QuadXface_4/QuadCount[14]:D,10707
Quad_1/QuadXface_4/QuadCount[14]:Q,9796
Quad_1/QuadXface_4/QuadCount[14]:SLn,11847
Quad_1/QuadXface_1/un41_decrement_0_x2:A,-2509
Quad_1/QuadXface_1/un41_decrement_0_x2:B,-3714
Quad_1/QuadXface_1/un41_decrement_0_x2:C,-2645
Quad_1/QuadXface_1/un41_decrement_0_x2:Y,-3714
ExpModLED_1/m84_0:A,11138
ExpModLED_1/m84_0:B,14196
ExpModLED_1/m84_0:C,5851
ExpModLED_1/m84_0:D,11612
ExpModLED_1/m84_0:Y,5851
Quad_1/QuadXface_1/QuadDataOut_1_m3[2]:A,11404
Quad_1/QuadXface_1/QuadDataOut_1_m3[2]:B,
Quad_1/QuadXface_1/QuadDataOut_1_m3[2]:C,13827
Quad_1/QuadXface_1/QuadDataOut_1_m3[2]:D,
Quad_1/QuadXface_1/QuadDataOut_1_m3[2]:Y,11404
SerMemInt_1/SerialDataOutput[6]:CLK,13085
SerMemInt_1/SerialDataOutput[6]:D,6319
SerMemInt_1/SerialDataOutput[6]:EN,10316
SerMemInt_1/SerialDataOutput[6]:Q,13085
MDTTop_1/CountRA_cry[12]:B,5678
MDTTop_1/CountRA_cry[12]:FCI,5442
MDTTop_1/CountRA_cry[12]:FCO,5442
MDTTop_1/CountRA_cry[12]:S,5537
DiscID_1/DiscCtrlID_1/State[2]:CLK,13095
DiscID_1/DiscCtrlID_1/State[2]:D,13151
DiscID_1/DiscCtrlID_1/State[2]:Q,13095
DiscID_1/DiscCtrlID_1/ShiftEnable:CLK,13031
DiscID_1/DiscCtrlID_1/ShiftEnable:D,14207
DiscID_1/DiscCtrlID_1/ShiftEnable:EN,10797
DiscID_1/DiscCtrlID_1/ShiftEnable:Q,13031
DiscID_1/DiscCtrlID_1/ShiftEnable:SLn,14004
Quad_1/QuadXface_2/Latch1Reg[15]:CLK,
Quad_1/QuadXface_2/Latch1Reg[15]:D,15287
Quad_1/QuadXface_2/Latch1Reg[15]:EN,13858
Quad_1/QuadXface_2/Latch1Reg[15]:Q,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_28:C,7723
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_28:IPC,7723
Decode_1/un7_data_2_0_a2:A,1280
Decode_1/un7_data_2_0_a2:B,161
Decode_1/un7_data_2_0_a2:C,2372
Decode_1/un7_data_2_0_a2:D,2231
Decode_1/un7_data_2_0_a2:Y,161
CPUCnf_1/dll_rst_pre_queue:ALn,
CPUCnf_1/dll_rst_pre_queue:CLK,15335
CPUCnf_1/dll_rst_pre_queue:D,15335
CPUCnf_1/dll_rst_pre_queue:EN,
CPUCnf_1/dll_rst_pre_queue:Q,15335
Quad_1/QuadXface_6/Latch0ArmedState[0]:CLK,13326
Quad_1/QuadXface_6/Latch0ArmedState[0]:D,-8429
Quad_1/QuadXface_6/Latch0ArmedState[0]:Q,13326
DIO8_1/D8OutputReg2[3]:ALn,-4495
DIO8_1/D8OutputReg2[3]:CLK,13244
DIO8_1/D8OutputReg2[3]:D,
DIO8_1/D8OutputReg2[3]:EN,-9175
DIO8_1/D8OutputReg2[3]:Q,13244
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[15]:CLK,-12932
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[15]:D,
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[15]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[15]:Q,-12932
SSITop_2/preturnshiftoff_NE_2:A,14589
SSITop_2/preturnshiftoff_NE_2:B,14498
SSITop_2/preturnshiftoff_NE_2:C,13112
SSITop_2/preturnshiftoff_NE_2:D,12992
SSITop_2/preturnshiftoff_NE_2:Y,12992
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux[2]:A,11977
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux[2]:B,11841
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux[2]:C,11543
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux[2]:D,
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux[2]:FCO,
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux[2]:Y,11543
Quad_1/QuadXface_5/QuadDataOut_1[12]:A,14666
Quad_1/QuadXface_5/QuadDataOut_1[12]:B,15672
Quad_1/QuadXface_5/QuadDataOut_1[12]:C,14499
Quad_1/QuadXface_5/QuadDataOut_1[12]:D,13162
Quad_1/QuadXface_5/QuadDataOut_1[12]:Y,13162
Quad_1/QuadXface_2/QuadDataOut_1_m4[11]:A,
Quad_1/QuadXface_2/QuadDataOut_1_m4[11]:B,12850
Quad_1/QuadXface_2/QuadDataOut_1_m4[11]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m4[11]:Y,12850
Quad_1/QuadXface_5/clrLearnModeDone_r:A,11192
Quad_1/QuadXface_5/clrLearnModeDone_r:B,14227
Quad_1/QuadXface_5/clrLearnModeDone_r:Y,11192
Quad_1/QuadXface_3/QuadDataOut_1_m2[10]:A,14796
Quad_1/QuadXface_3/QuadDataOut_1_m2[10]:B,14655
Quad_1/QuadXface_3/QuadDataOut_1_m2[10]:C,13546
Quad_1/QuadXface_3/QuadDataOut_1_m2[10]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2[10]:Y,13546
Quad_1/QuadXface_1/Latch0ArmedState_1[2]:A,-11156
Quad_1/QuadXface_1/Latch0ArmedState_1[2]:B,-3806
Quad_1/QuadXface_1/Latch0ArmedState_1[2]:C,14188
Quad_1/QuadXface_1/Latch0ArmedState_1[2]:D,
Quad_1/QuadXface_1/Latch0ArmedState_1[2]:Y,-11156
DiscID_1/DiscCtrlID_1/M_Card_ID_LOAD_RNO_0:A,10903
DiscID_1/DiscCtrlID_1/M_Card_ID_LOAD_RNO_0:B,13154
DiscID_1/DiscCtrlID_1/M_Card_ID_LOAD_RNO_0:Y,10903
Quad_1/QuadXface_6/un3_capturelatch0counts_0_1:A,13470
Quad_1/QuadXface_6/un3_capturelatch0counts_0_1:B,13406
Quad_1/QuadXface_6/un3_capturelatch0counts_0_1:C,13326
Quad_1/QuadXface_6/un3_capturelatch0counts_0_1:Y,13326
Decode_1/un1_discoverIdDataOut_0_iv_5[8]:A,
Decode_1/un1_discoverIdDataOut_0_iv_5[8]:B,12749
Decode_1/un1_discoverIdDataOut_0_iv_5[8]:C,14939
Decode_1/un1_discoverIdDataOut_0_iv_5[8]:D,5809
Decode_1/un1_discoverIdDataOut_0_iv_5[8]:Y,5809
SSITop_1/DelayCounter[5]:CLK,11510
SSITop_1/DelayCounter[5]:D,14003
SSITop_1/DelayCounter[5]:EN,9833
SSITop_1/DelayCounter[5]:Q,11510
SSITop_1/DelayCounter[5]:SLn,10722
Quad_1/QuadXface_3/IllegalTransitionLat_RNO_0:A,13123
Quad_1/QuadXface_3/IllegalTransitionLat_RNO_0:B,13032
Quad_1/QuadXface_3/IllegalTransitionLat_RNO_0:C,12963
Quad_1/QuadXface_3/IllegalTransitionLat_RNO_0:D,12835
Quad_1/QuadXface_3/IllegalTransitionLat_RNO_0:Y,12835
DIO8_1/D8OutputReg1[30]:ALn,-4495
DIO8_1/D8OutputReg1[30]:CLK,11986
DIO8_1/D8OutputReg1[30]:D,
DIO8_1/D8OutputReg1[30]:EN,-8821
DIO8_1/D8OutputReg1[30]:Q,11986
WDT_1/WDTCounter_RNIFS79[10]:A,11739
WDT_1/WDTCounter_RNIFS79[10]:B,11683
WDT_1/WDTCounter_RNIFS79[10]:C,11595
WDT_1/WDTCounter_RNIFS79[10]:D,11485
WDT_1/WDTCounter_RNIFS79[10]:Y,11485
ExpModLED_1/m94_0_a2:A,12602
ExpModLED_1/m94_0_a2:B,14059
ExpModLED_1/m94_0_a2:Y,12602
MDTTop_2/un11_pwmmagnetfault_3:A,5794
MDTTop_2/un11_pwmmagnetfault_3:B,5688
MDTTop_2/un11_pwmmagnetfault_3:C,4693
MDTTop_2/un11_pwmmagnetfault_3:D,4597
MDTTop_2/un11_pwmmagnetfault_3:Y,4597
MDTTop_1/un1_discoverIdDataOut_0_iv_10[10]:A,6817
MDTTop_1/un1_discoverIdDataOut_0_iv_10[10]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_10[10]:C,10061
MDTTop_1/un1_discoverIdDataOut_0_iv_10[10]:D,9194
MDTTop_1/un1_discoverIdDataOut_0_iv_10[10]:Y,6817
WDT_1/WDTCounter[10]:ALn,13503
WDT_1/WDTCounter[10]:CLK,11595
WDT_1/WDTCounter[10]:D,13727
WDT_1/WDTCounter[10]:EN,11256
WDT_1/WDTCounter[10]:Q,11595
SSITop_1/SSIDataLatch_Z[18]:CLK,
SSITop_1/SSIDataLatch_Z[18]:D,15326
SSITop_1/SSIDataLatch_Z[18]:EN,12103
SSITop_1/SSIDataLatch_Z[18]:Q,
CtrlOut_1/ShiftRegister_4[8]:A,15612
CtrlOut_1/ShiftRegister_4[8]:B,14235
CtrlOut_1/ShiftRegister_4[8]:C,12813
CtrlOut_1/ShiftRegister_4[8]:Y,12813
ExtADDR_ibuf[11]/U0/U_IOPAD:PAD,306
ExtADDR_ibuf[11]/U0/U_IOPAD:Y,306
DIO8_1/d8DataOut_m6_cZ[10]:A,14597
DIO8_1/d8DataOut_m6_cZ[10]:B,13439
DIO8_1/d8DataOut_m6_cZ[10]:C,11046
DIO8_1/d8DataOut_m6_cZ[10]:D,
DIO8_1/d8DataOut_m6_cZ[10]:Y,11046
SerMemInt_1/StateMachine[0]:CLK,9457
SerMemInt_1/StateMachine[0]:D,10735
SerMemInt_1/StateMachine[0]:EN,12028
SerMemInt_1/StateMachine[0]:Q,9457
SerMemInt_1/StateMachine[0]:SLn,12887
Quad_1/QuadXface_3/Latch0Reg[10]:CLK,
Quad_1/QuadXface_3/Latch0Reg[10]:D,15287
Quad_1/QuadXface_3/Latch0Reg[10]:EN,13858
Quad_1/QuadXface_3/Latch0Reg[10]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_12[15]:A,9300
MDTTop_1/un1_discoverIdDataOut_0_iv_12[15]:B,13636
MDTTop_1/un1_discoverIdDataOut_0_iv_12[15]:C,1545
MDTTop_1/un1_discoverIdDataOut_0_iv_12[15]:D,6940
MDTTop_1/un1_discoverIdDataOut_0_iv_12[15]:Y,1545
SSITop_1/DelayTerminalCount[7]:CLK,13017
SSITop_1/DelayTerminalCount[7]:D,
SSITop_1/DelayTerminalCount[7]:EN,-7666
SSITop_1/DelayTerminalCount[7]:Q,13017
ExpModLED_1/m95_0_a2:A,13656
ExpModLED_1/m95_0_a2:B,14059
ExpModLED_1/m95_0_a2:C,13747
ExpModLED_1/m95_0_a2:Y,13656
Quad_1/QuadXface_2/Latch0Reg[0]:CLK,
Quad_1/QuadXface_2/Latch0Reg[0]:D,15287
Quad_1/QuadXface_2/Latch0Reg[0]:EN,13858
Quad_1/QuadXface_2/Latch0Reg[0]:Q,
LatCnt_1/LatencyCounter[22]:CLK,5602
LatCnt_1/LatencyCounter[22]:D,5347
LatCnt_1/LatencyCounter[22]:EN,-6247
LatCnt_1/LatencyCounter[22]:Q,5602
LatCnt_1/LatencyCounter[22]:SLn,-5250
SerMemInt_1/intSerialMemoryDataControl_RNO_2:A,10866
SerMemInt_1/intSerialMemoryDataControl_RNO_2:B,11716
SerMemInt_1/intSerialMemoryDataControl_RNO_2:C,8200
SerMemInt_1/intSerialMemoryDataControl_RNO_2:D,8172
SerMemInt_1/intSerialMemoryDataControl_RNO_2:Y,8172
Quad_1/QuadXface_5/HomeReg[14]:CLK,
Quad_1/QuadXface_5/HomeReg[14]:D,15287
Quad_1/QuadXface_5/HomeReg[14]:EN,15120
Quad_1/QuadXface_5/HomeReg[14]:Q,
MDTTop_2/Delay_cry[8]:B,5708
MDTTop_2/Delay_cry[8]:FCI,5556
MDTTop_2/Delay_cry[8]:FCO,5556
MDTTop_2/Delay_cry[8]:S,5613
DIO8_1/un1_IntDout_iv[0]:A,14194
DIO8_1/un1_IntDout_iv[0]:B,14080
DIO8_1/un1_IntDout_iv[0]:C,11502
DIO8_1/un1_IntDout_iv[0]:D,11396
DIO8_1/un1_IntDout_iv[0]:Y,11396
MDTTop_1/State[0]:CLK,3282
MDTTop_1/State[0]:D,-4895
MDTTop_1/State[0]:Q,3282
CtrlOut_1/ControlOutputWriteLatched2:CLK,11626
CtrlOut_1/ControlOutputWriteLatched2:D,14207
CtrlOut_1/ControlOutputWriteLatched2:EN,14998
CtrlOut_1/ControlOutputWriteLatched2:Q,11626
SSITop_2/SSIDataLatch[10]:CLK,
SSITop_2/SSIDataLatch[10]:D,15326
SSITop_2/SSIDataLatch[10]:EN,12103
SSITop_2/SSIDataLatch[10]:Q,
Quad_1/QuadXface_2/QuadDataOut_1[8]:A,13816
Quad_1/QuadXface_2/QuadDataOut_1[8]:B,12706
Quad_1/QuadXface_2/QuadDataOut_1[8]:C,14587
Quad_1/QuadXface_2/QuadDataOut_1[8]:D,14568
Quad_1/QuadXface_2/QuadDataOut_1[8]:Y,12706
DiscID_1/DiscExpID_1/ExpansionID1_1[11]:CLK,-12123
DiscID_1/DiscExpID_1/ExpansionID1_1[11]:D,15310
DiscID_1/DiscExpID_1/ExpansionID1_1[11]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID1_1[11]:Q,-12123
Analog_1/StateMach_1/State[5]:CLK,14207
Analog_1/StateMach_1/State[5]:D,9840
Analog_1/StateMach_1/State[5]:Q,14207
Quad_1/QuadXface_5/RisingLatch0_1:A,14317
Quad_1/QuadXface_5/RisingLatch0_1:B,14215
Quad_1/QuadXface_5/RisingLatch0_1:Y,14215
Quad_1/QuadXface_4/LatchedDec_RNIBFV21:B,10706
Quad_1/QuadXface_4/LatchedDec_RNIBFV21:C,13782
Quad_1/QuadXface_4/LatchedDec_RNIBFV21:D,13355
Quad_1/QuadXface_4/LatchedDec_RNIBFV21:FCO,10706
Quad_1/QuadXface_4/un41_decrement_0_x2:A,-2509
Quad_1/QuadXface_4/un41_decrement_0_x2:B,-3714
Quad_1/QuadXface_4/un41_decrement_0_x2:C,-2645
Quad_1/QuadXface_4/un41_decrement_0_x2:Y,-3714
Decode_1/un1_discoverIdDataOut_iv_1[0]:A,12858
Decode_1/un1_discoverIdDataOut_iv_1[0]:B,
Decode_1/un1_discoverIdDataOut_iv_1[0]:C,3652
Decode_1/un1_discoverIdDataOut_iv_1[0]:D,
Decode_1/un1_discoverIdDataOut_iv_1[0]:Y,3652
DIO8_1/D8InputReg0_Z[4]:CLK,
DIO8_1/D8InputReg0_Z[4]:D,15303
DIO8_1/D8InputReg0_Z[4]:EN,12603
DIO8_1/D8InputReg0_Z[4]:Q,
Analog_1/Ser2Par_1/S2P_Data_cZ[11]:A,14176
Analog_1/Ser2Par_1/S2P_Data_cZ[11]:B,10556
Analog_1/Ser2Par_1/S2P_Data_cZ[11]:C,11366
Analog_1/Ser2Par_1/S2P_Data_cZ[11]:Y,10556
Quad_1/QuadXface_6/QuadDataOut_1[9]:A,15063
Quad_1/QuadXface_6/QuadDataOut_1[9]:B,14959
Quad_1/QuadXface_6/QuadDataOut_1[9]:C,13876
Quad_1/QuadXface_6/QuadDataOut_1[9]:D,13620
Quad_1/QuadXface_6/QuadDataOut_1[9]:Y,13620
Quad_1/QuadXface_6/QB[1]:CLK,-3725
Quad_1/QuadXface_6/QB[1]:D,15334
Quad_1/QuadXface_6/QB[1]:Q,-3725
Decode_1/un1_data_1:A,12847
Decode_1/un1_data_1:B,8451
Decode_1/un1_data_1:C,
Decode_1/un1_data_1:D,13687
Decode_1/un1_data_1:Y,8451
CtrlOut_1/DataBuffer[4]:ALn,-4495
CtrlOut_1/DataBuffer[4]:CLK,15612
CtrlOut_1/DataBuffer[4]:D,
CtrlOut_1/DataBuffer[4]:EN,
CtrlOut_1/DataBuffer[4]:Q,15612
MDTTop_1/un1_discoverIdDataOut_0_iv_4[5]:A,12912
MDTTop_1/un1_discoverIdDataOut_0_iv_4[5]:B,14019
MDTTop_1/un1_discoverIdDataOut_0_iv_4[5]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[5]:D,9994
MDTTop_1/un1_discoverIdDataOut_0_iv_4[5]:Y,9994
DiscID_1/discoverIdDataOut_1_1[10]:A,13990
DiscID_1/discoverIdDataOut_1_1[10]:B,13862
DiscID_1/discoverIdDataOut_1_1[10]:C,10061
DiscID_1/discoverIdDataOut_1_1[10]:D,
DiscID_1/discoverIdDataOut_1_1[10]:Y,10061
LatCnt_1/LatencyCounter_cry[24]:B,5640
LatCnt_1/LatencyCounter_cry[24]:FCI,5176
LatCnt_1/LatencyCounter_cry[24]:FCO,5176
LatCnt_1/LatencyCounter_cry[24]:S,5309
MDTTop_2/LeadingCountDecode_1_0_.m3:A,4763
MDTTop_2/LeadingCountDecode_1_0_.m3:B,4688
MDTTop_2/LeadingCountDecode_1_0_.m3:Y,4688
ExpModLED_1/m94_0_a2_0:A,11625
ExpModLED_1/m94_0_a2_0:B,11750
ExpModLED_1/m94_0_a2_0:Y,11625
Analog_1/StateMach_1/Converting:CLK,11884
Analog_1/StateMach_1/Converting:EN,11088
Analog_1/StateMach_1/Converting:Q,11884
Analog_1/StateMach_1/Converting:SLn,11847
MDTTop_1/un1_discoverIdDataOut_0_iv_5_RNO[26]:A,16189
MDTTop_1/un1_discoverIdDataOut_0_iv_5_RNO[26]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_5_RNO[26]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_5_RNO[26]:D,5886
MDTTop_1/un1_discoverIdDataOut_0_iv_5_RNO[26]:Y,5886
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[4]:CLK,13250
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[4]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[4]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[4]:Q,13250
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[4]:SLn,9714
SSITop_2/DelayCounter[9]:CLK,11544
SSITop_2/DelayCounter[9]:D,13927
SSITop_2/DelayCounter[9]:EN,9833
SSITop_2/DelayCounter[9]:Q,11544
SSITop_2/DelayCounter[9]:SLn,10722
SerMemInt_1/ShiftEnable_RNO:A,14248
SerMemInt_1/ShiftEnable_RNO:B,14199
SerMemInt_1/ShiftEnable_RNO:C,9405
SerMemInt_1/ShiftEnable_RNO:D,12895
SerMemInt_1/ShiftEnable_RNO:Y,9405
MDTTop_1/un1_discoverIdDataOut_0_iv_5[9]:A,15969
MDTTop_1/un1_discoverIdDataOut_0_iv_5[9]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_5[9]:C,7913
MDTTop_1/un1_discoverIdDataOut_0_iv_5[9]:D,9113
MDTTop_1/un1_discoverIdDataOut_0_iv_5[9]:Y,7913
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[14]:A,12402
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[14]:B,12531
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[14]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[14]:D,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[14]:Y,12402
QA0_Home_ibuf/U0/U_IOPAD:PAD,
QA0_Home_ibuf/U0/U_IOPAD:Y,
M_AX0_0_obuft/U0/U_IOOUTFF:A,
M_AX0_0_obuft/U0/U_IOOUTFF:Y,
MDTTop_1/Delay[11]:CLK,3478
MDTTop_1/Delay[11]:D,5556
MDTTop_1/Delay[11]:EN,4696
MDTTop_1/Delay[11]:Q,3478
MDTTop_1/Delay[11]:SLn,6387
DIO8_1/IntDout_3_1_0_wmux_0[14]:A,10395
DIO8_1/IntDout_3_1_0_wmux_0[14]:B,11442
DIO8_1/IntDout_3_1_0_wmux_0[14]:C,13244
DIO8_1/IntDout_3_1_0_wmux_0[14]:D,12970
DIO8_1/IntDout_3_1_0_wmux_0[14]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[14]:Y,10395
Quad_1/QuadXface_2/QuadCount_RNO[15]:B,9830
Quad_1/QuadXface_2/QuadCount_RNO[15]:C,13941
Quad_1/QuadXface_2/QuadCount_RNO[15]:FCI,10688
Quad_1/QuadXface_2/QuadCount_RNO[15]:S,9830
DiscID_1/discoverIdDataOut_1_m2[6]:A,12711
DiscID_1/discoverIdDataOut_1_m2[6]:B,12546
DiscID_1/discoverIdDataOut_1_m2[6]:C,9941
DiscID_1/discoverIdDataOut_1_m2[6]:D,
DiscID_1/discoverIdDataOut_1_m2[6]:Y,9941
DiscID_1/discoverIdDataOut_1_m2_2[13]:A,11657
DiscID_1/discoverIdDataOut_1_m2_2[13]:B,9941
DiscID_1/discoverIdDataOut_1_m2_2[13]:C,
DiscID_1/discoverIdDataOut_1_m2_2[13]:D,
DiscID_1/discoverIdDataOut_1_m2_2[13]:Y,9941
SSITop_2/CycleCounter_cry[4]:B,12812
SSITop_2/CycleCounter_cry[4]:C,13972
SSITop_2/CycleCounter_cry[4]:FCI,12768
SSITop_2/CycleCounter_cry[4]:FCO,12768
SSITop_2/CycleCounter_cry[4]:S,12785
SerMemInt_1/intModuleAddress_RNI7RVI[2]:A,-889
SerMemInt_1/intModuleAddress_RNI7RVI[2]:B,-953
SerMemInt_1/intModuleAddress_RNI7RVI[2]:C,-1050
SerMemInt_1/intModuleAddress_RNI7RVI[2]:D,6873
SerMemInt_1/intModuleAddress_RNI7RVI[2]:Y,-1050
Quad_1/QuadXface_6/clrLearnModeDone_r:A,11192
Quad_1/QuadXface_6/clrLearnModeDone_r:B,14227
Quad_1/QuadXface_6/clrLearnModeDone_r:Y,11192
MDTTop_2/MDTPosition_1_cry_8:B,5564
MDTTop_2/MDTPosition_1_cry_8:FCI,5442
MDTTop_2/MDTPosition_1_cry_8:FCO,5442
MDTTop_2/MDTPosition_1_cry_8:S,5642
DATA_iobuf[31]/U0/U_IOPAD:D,2415
DATA_iobuf[31]/U0/U_IOPAD:E,4878
DATA_iobuf[31]/U0/U_IOPAD:PAD,2415
DATA_iobuf[31]/U0/U_IOPAD:Y,
Quad_1/QuadXface_4/AccumOverflow:CLK,
Quad_1/QuadXface_4/AccumOverflow:D,15334
Quad_1/QuadXface_4/AccumOverflow:EN,12103
Quad_1/QuadXface_4/AccumOverflow:Q,
ExpModLED_1/ShiftRegister2[3]:CLK,15334
ExpModLED_1/ShiftRegister2[3]:D,9180
ExpModLED_1/ShiftRegister2[3]:EN,12691
ExpModLED_1/ShiftRegister2[3]:Q,15334
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_7:IPC,
DIO8_1/un1_OutputShiftRegister_0_sqmuxa_0:A,12868
DIO8_1/un1_OutputShiftRegister_0_sqmuxa_0:B,9791
DIO8_1/un1_OutputShiftRegister_0_sqmuxa_0:C,7378
DIO8_1/un1_OutputShiftRegister_0_sqmuxa_0:D,6623
DIO8_1/un1_OutputShiftRegister_0_sqmuxa_0:Y,6623
Quad_1/QuadXface_2/LatchedInc:CLK,11919
Quad_1/QuadXface_2/LatchedInc:D,-3622
Quad_1/QuadXface_2/LatchedInc:Q,11919
Decode_1/un1_discoverIdDataOut_iv_13[0]:A,15242
Decode_1/un1_discoverIdDataOut_iv_13[0]:B,
Decode_1/un1_discoverIdDataOut_iv_13[0]:C,3852
Decode_1/un1_discoverIdDataOut_iv_13[0]:D,11484
Decode_1/un1_discoverIdDataOut_iv_13[0]:Y,3852
DATA_iobuf[12]/U0/U_IOENFF:A,4878
DATA_iobuf[12]/U0/U_IOENFF:Y,4878
SerMemInt_1/SerialDataOutputMux[7]:A,14263
SerMemInt_1/SerialDataOutputMux[7]:B,6221
SerMemInt_1/SerialDataOutputMux[7]:C,11961
SerMemInt_1/SerialDataOutputMux[7]:D,12802
SerMemInt_1/SerialDataOutputMux[7]:Y,6221
ExpSigRoute_3/un1_expdata_0:A,
ExpSigRoute_3/un1_expdata_0:B,
ExpSigRoute_3/un1_expdata_0:C,
ExpSigRoute_3/un1_expdata_0:D,
ExpSigRoute_3/un1_expdata_0:Y,
Quad_1/QuadXface_4/QuadLatch[0]:CLK,
Quad_1/QuadXface_4/QuadLatch[0]:D,15287
Quad_1/QuadXface_4/QuadLatch[0]:EN,12103
Quad_1/QuadXface_4/QuadLatch[0]:Q,
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_0_14:A,10881
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_0_14:B,10790
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_0_14:C,12080
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_0_14:Y,10790
Quad_1/QuadXface_4/QB[0]:CLK,15334
Quad_1/QuadXface_4/QB[0]:D,9516
Quad_1/QuadXface_4/QB[0]:Q,15334
Quad_1/QuadXface_6/QuadDataOut_1s2_0:A,12440
Quad_1/QuadXface_6/QuadDataOut_1s2_0:B,12288
Quad_1/QuadXface_6/QuadDataOut_1s2_0:Y,12288
LatCnt_1/LatencyCounter_RNO[0]:A,5930
LatCnt_1/LatencyCounter_RNO[0]:Y,5930
DiscID_1/DiscExpID_1/State_srsts_i_0_a2[1]:A,13242
DiscID_1/DiscExpID_1/State_srsts_i_0_a2[1]:B,12705
DiscID_1/DiscExpID_1/State_srsts_i_0_a2[1]:C,13095
DiscID_1/DiscExpID_1/State_srsts_i_0_a2[1]:Y,12705
Quad_1/QuadXface_6/Latch1Reg[11]:CLK,
Quad_1/QuadXface_6/Latch1Reg[11]:D,15287
Quad_1/QuadXface_6/Latch1Reg[11]:EN,13858
Quad_1/QuadXface_6/Latch1Reg[11]:Q,
WDT_1/PUReg[8]:CLK,11892
WDT_1/PUReg[8]:D,-3956
WDT_1/PUReg[8]:Q,11892
MDTTop_2/Delay_s[11]:B,5728
MDTTop_2/Delay_s[11]:FCI,5556
MDTTop_2/Delay_s[11]:S,5556
Quad_1/QuadXface_2/QuadCount_RNIR8D1C[10]:A,14066
Quad_1/QuadXface_2/QuadCount_RNIR8D1C[10]:B,10878
Quad_1/QuadXface_2/QuadCount_RNIR8D1C[10]:C,13846
Quad_1/QuadXface_2/QuadCount_RNIR8D1C[10]:FCI,10688
Quad_1/QuadXface_2/QuadCount_RNIR8D1C[10]:FCO,10688
Quad_1/QuadXface_2/QuadCount_RNIR8D1C[10]:S,10783
Analog_1/un18_anlgdata_0_a2_1:A,6691
Analog_1/un18_anlgdata_0_a2_1:B,6575
Analog_1/un18_anlgdata_0_a2_1:Y,6575
SSITop_2/ShiftOn:CLK,12871
SSITop_2/ShiftOn:D,13104
SSITop_2/ShiftOn:Q,12871
CtrlIO_1/ShiftOutRegister[6]:CLK,14065
CtrlIO_1/ShiftOutRegister[6]:D,10994
CtrlIO_1/ShiftOutRegister[6]:EN,10927
CtrlIO_1/ShiftOutRegister[6]:Q,14065
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_5:IPC,
Quad_1/QuadXface_1/Latch0Reg[15]:CLK,
Quad_1/QuadXface_1/Latch0Reg[15]:D,15287
Quad_1/QuadXface_1/Latch0Reg[15]:EN,13858
Quad_1/QuadXface_1/Latch0Reg[15]:Q,
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[5]:CLK,11751
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[5]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[5]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[5]:Q,11751
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[5]:SLn,9714
MDTTop_1/un1_discoverIdDataOut_0_iv_6[5]:A,9339
MDTTop_1/un1_discoverIdDataOut_0_iv_6[5]:B,14044
MDTTop_1/un1_discoverIdDataOut_0_iv_6[5]:C,12478
MDTTop_1/un1_discoverIdDataOut_0_iv_6[5]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_6[5]:Y,9339
MDTTop_1/Delay[5]:CLK,3411
MDTTop_1/Delay[5]:D,5670
MDTTop_1/Delay[5]:EN,4696
MDTTop_1/Delay[5]:Q,3411
MDTTop_1/Delay[5]:SLn,6387
Quad_1/QuadXface_6/QH[0]:CLK,15334
Quad_1/QuadXface_6/QH[0]:D,
Quad_1/QuadXface_6/QH[0]:Q,15334
Quad_1/QuadXface_1/QuadDataOut_1_m2[13]:A,14443
Quad_1/QuadXface_1/QuadDataOut_1_m2[13]:B,13315
Quad_1/QuadXface_1/QuadDataOut_1_m2[13]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m2[13]:D,14538
Quad_1/QuadXface_1/QuadDataOut_1_m2[13]:Y,13315
DATA_iobuf[1]/U0/U_IOPAD:D,3705
DATA_iobuf[1]/U0/U_IOPAD:E,4878
DATA_iobuf[1]/U0/U_IOPAD:PAD,3705
DATA_iobuf[1]/U0/U_IOPAD:Y,
DIO8_1/D8OutputReg1[9]:ALn,-4495
DIO8_1/D8OutputReg1[9]:CLK,11880
DIO8_1/D8OutputReg1[9]:D,
DIO8_1/D8OutputReg1[9]:EN,-8821
DIO8_1/D8OutputReg1[9]:Q,11880
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[9]:A,10768
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[9]:B,10712
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[9]:C,11045
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[9]:D,10740
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[9]:FCO,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[9]:Y,10712
Decode_1/un1_discoverIdDataOut_iv_11[0]:A,12882
Decode_1/un1_discoverIdDataOut_iv_11[0]:B,
Decode_1/un1_discoverIdDataOut_iv_11[0]:C,3782
Decode_1/un1_discoverIdDataOut_iv_11[0]:D,7175
Decode_1/un1_discoverIdDataOut_iv_11[0]:Y,3782
CtrlOut_2/Count[2]:CLK,12986
CtrlOut_2/Count[2]:D,10020
CtrlOut_2/Count[2]:EN,9904
CtrlOut_2/Count[2]:Q,12986
Exp0Data_iobuf[2]/U0/U_IOINFF:A,
Exp0Data_iobuf[2]/U0/U_IOINFF:Y,
DIO8_1/D8OutputReg0[4]:ALn,-4495
DIO8_1/D8OutputReg0[4]:CLK,12185
DIO8_1/D8OutputReg0[4]:D,
DIO8_1/D8OutputReg0[4]:EN,-9145
DIO8_1/D8OutputReg0[4]:Q,12185
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux_0[5]:A,10439
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux_0[5]:B,12898
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux_0[5]:C,
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux_0[5]:D,
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux_0[5]:FCI,
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux_0[5]:Y,10439
ExpSigRoute_3/un1_expa_clk_u_0_a2_0[5]:A,
ExpSigRoute_3/un1_expa_clk_u_0_a2_0[5]:B,
ExpSigRoute_3/un1_expa_clk_u_0_a2_0[5]:C,
ExpSigRoute_3/un1_expa_clk_u_0_a2_0[5]:Y,
Quad_1/QuadXface_5/QA[2]:CLK,-3634
Quad_1/QuadXface_5/QA[2]:D,15310
Quad_1/QuadXface_5/QA[2]:Q,-3634
WD_TICKLE_ibuf/U0/U_IOPAD:PAD,
WD_TICKLE_ibuf/U0/U_IOPAD:Y,
SSITop_2/DataLength[2]:CLK,14498
SSITop_2/DataLength[2]:D,
SSITop_2/DataLength[2]:EN,-7390
SSITop_2/DataLength[2]:Q,14498
MDTTop_1/FallingA[2]:CLK,7001
MDTTop_1/FallingA[2]:D,7001
MDTTop_1/FallingA[2]:Q,7001
DiscID_1/DiscCtrlID_1/ControlID_1[1]:ALn,13503
DiscID_1/DiscCtrlID_1/ControlID_1[1]:CLK,15326
DiscID_1/DiscCtrlID_1/ControlID_1[1]:D,15326
DiscID_1/DiscCtrlID_1/ControlID_1[1]:EN,13595
DiscID_1/DiscCtrlID_1/ControlID_1[1]:Q,15326
DATA_iobuf[23]/U0/U_IOPAD:D,2550
DATA_iobuf[23]/U0/U_IOPAD:E,4878
DATA_iobuf[23]/U0/U_IOPAD:PAD,2550
DATA_iobuf[23]/U0/U_IOPAD:Y,
Quad_1/QuadXface_6/QuadDataOut_1_m2s2_0_a2:A,12650
Quad_1/QuadXface_6/QuadDataOut_1_m2s2_0_a2:B,11558
Quad_1/QuadXface_6/QuadDataOut_1_m2s2_0_a2:C,
Quad_1/QuadXface_6/QuadDataOut_1_m2s2_0_a2:D,13571
Quad_1/QuadXface_6/QuadDataOut_1_m2s2_0_a2:Y,11558
Quad_1/QuadXface_2/QuadCount[0]:CLK,10574
Quad_1/QuadXface_2/QuadCount[0]:D,10936
Quad_1/QuadXface_2/QuadCount[0]:Q,10574
Quad_1/QuadXface_2/QuadCount[0]:SLn,11847
ExpModLED_1/m44_0_a2:A,14302
ExpModLED_1/m44_0_a2:B,11082
ExpModLED_1/m44_0_a2:C,11692
ExpModLED_1/m44_0_a2:Y,11082
Decode_1/exp0quadread_i_o2:A,-12358
Decode_1/exp0quadread_i_o2:B,-12399
Decode_1/exp0quadread_i_o2:Y,-12399
SerMemInt_1/StateMachine_ns_i_i[0]:A,8639
SerMemInt_1/StateMachine_ns_i_i[0]:B,-895
SerMemInt_1/StateMachine_ns_i_i[0]:C,13033
SerMemInt_1/StateMachine_ns_i_i[0]:D,9419
SerMemInt_1/StateMachine_ns_i_i[0]:Y,-895
Quad_1/QuadXface_1/QuadDataOut_1_2[25]:A,15085
Quad_1/QuadXface_1/QuadDataOut_1_2[25]:B,14858
Quad_1/QuadXface_1/QuadDataOut_1_2[25]:C,12494
Quad_1/QuadXface_1/QuadDataOut_1_2[25]:D,
Quad_1/QuadXface_1/QuadDataOut_1_2[25]:Y,12494
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[5]:A,16375
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[5]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[5]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[5]:D,8274
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[5]:Y,8274
ExpSigRoute_4/N_839_i:A,9570
ExpSigRoute_4/N_839_i:B,
ExpSigRoute_4/N_839_i:Y,9570
DIO8_1/IntDout_3_1_0_wmux[17]:A,10827
DIO8_1/IntDout_3_1_0_wmux[17]:B,10501
DIO8_1/IntDout_3_1_0_wmux[17]:C,12291
DIO8_1/IntDout_3_1_0_wmux[17]:D,11986
DIO8_1/IntDout_3_1_0_wmux[17]:FCO,
DIO8_1/IntDout_3_1_0_wmux[17]:Y,10501
WDT_1/accesskey_0_a2:A,
WDT_1/accesskey_0_a2:B,10878
WDT_1/accesskey_0_a2:C,
WDT_1/accesskey_0_a2:Y,10878
ExpSigRoute_2/un1_serialmemorydataout_iv_0_a2_1[1]:A,
ExpSigRoute_2/un1_serialmemorydataout_iv_0_a2_1[1]:B,
ExpSigRoute_2/un1_serialmemorydataout_iv_0_a2_1[1]:C,
ExpSigRoute_2/un1_serialmemorydataout_iv_0_a2_1[1]:Y,
CtrlIO_1/ShiftOutRegister_3_0[6]:A,15650
CtrlIO_1/ShiftOutRegister_3_0[6]:B,15540
CtrlIO_1/ShiftOutRegister_3_0[6]:C,10994
CtrlIO_1/ShiftOutRegister_3_0[6]:D,14065
CtrlIO_1/ShiftOutRegister_3_0[6]:Y,10994
SSITop_2/DelayCounter[7]:CLK,11527
SSITop_2/DelayCounter[7]:D,13965
SSITop_2/DelayCounter[7]:EN,9833
SSITop_2/DelayCounter[7]:Q,11527
SSITop_2/DelayCounter[7]:SLn,10722
Quad_1/QuadXface_2/QuadDataOut_1_5:A,
Quad_1/QuadXface_2/QuadDataOut_1_5:B,14081
Quad_1/QuadXface_2/QuadDataOut_1_5:C,15210
Quad_1/QuadXface_2/QuadDataOut_1_5:Y,14081
SerMemInt_1/StateMachine[11]:CLK,10619
SerMemInt_1/StateMachine[11]:D,9384
SerMemInt_1/StateMachine[11]:EN,12028
SerMemInt_1/StateMachine[11]:Q,10619
SerMemInt_1/StateMachine[11]:SLn,12887
WDT_1/WD_RST_SHIFT_RNIKU78[7]:A,
WDT_1/WD_RST_SHIFT_RNIKU78[7]:B,-3978
WDT_1/WD_RST_SHIFT_RNIKU78[7]:Y,-3978
SerMemInt_1/StateMachine_i[12]:CLK,9551
SerMemInt_1/StateMachine_i[12]:D,-895
SerMemInt_1/StateMachine_i[12]:Q,9551
DIO8_1/D8OutputReg0[24]:ALn,-4495
DIO8_1/D8OutputReg0[24]:CLK,12291
DIO8_1/D8OutputReg0[24]:D,
DIO8_1/D8OutputReg0[24]:EN,-9145
DIO8_1/D8OutputReg0[24]:Q,12291
Analog_1/StateMach_1/InterConversionDelayEN_RNI4UO41:A,9726
Analog_1/StateMach_1/InterConversionDelayEN_RNI4UO41:B,14052
Analog_1/StateMach_1/InterConversionDelayEN_RNI4UO41:C,13489
Analog_1/StateMach_1/InterConversionDelayEN_RNI4UO41:Y,9726
DIO8_1/D8InputReg2[3]:CLK,
DIO8_1/D8InputReg2[3]:D,15303
DIO8_1/D8InputReg2[3]:EN,12602
DIO8_1/D8InputReg2[3]:Q,
Quad_1/QuadXface_3/QuadDataOut_1_m2[6]:A,14796
Quad_1/QuadXface_3/QuadDataOut_1_m2[6]:B,14655
Quad_1/QuadXface_3/QuadDataOut_1_m2[6]:C,13546
Quad_1/QuadXface_3/QuadDataOut_1_m2[6]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2[6]:Y,13546
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[9]:A,10730
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[9]:B,10646
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[9]:C,10994
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[9]:D,10689
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[9]:FCO,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[9]:Y,10646
Quad_1/QuadXface_3/HomeReg[15]:CLK,
Quad_1/QuadXface_3/HomeReg[15]:D,15287
Quad_1/QuadXface_3/HomeReg[15]:EN,15120
Quad_1/QuadXface_3/HomeReg[15]:Q,
ExpModLED_1/m22_i_a2_1:A,12978
ExpModLED_1/m22_i_a2_1:B,12920
ExpModLED_1/m22_i_a2_1:C,11268
ExpModLED_1/m22_i_a2_1:Y,11268
SSITop_2/un1_enable_3:A,14603
SSITop_2/un1_enable_3:B,14547
SSITop_2/un1_enable_3:C,13118
SSITop_2/un1_enable_3:D,13004
SSITop_2/un1_enable_3:Y,13004
ExpModLED_1/ShiftRegister1_3_i_m2_i_m2_2[1]:A,14485
ExpModLED_1/ShiftRegister1_3_i_m2_i_m2_2[1]:B,14402
ExpModLED_1/ShiftRegister1_3_i_m2_i_m2_2[1]:C,11669
ExpModLED_1/ShiftRegister1_3_i_m2_i_m2_2[1]:D,9180
ExpModLED_1/ShiftRegister1_3_i_m2_i_m2_2[1]:Y,9180
DIO8_1/D8OutputReg1[1]:ALn,-4495
DIO8_1/D8OutputReg1[1]:CLK,11880
DIO8_1/D8OutputReg1[1]:D,
DIO8_1/D8OutputReg1[1]:EN,-8821
DIO8_1/D8OutputReg1[1]:Q,11880
DIO8_1/IntDout_3_1_0_wmux_0[28]:A,11502
DIO8_1/IntDout_3_1_0_wmux_0[28]:B,12549
DIO8_1/IntDout_3_1_0_wmux_0[28]:C,14351
DIO8_1/IntDout_3_1_0_wmux_0[28]:D,14096
DIO8_1/IntDout_3_1_0_wmux_0[28]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[28]:Y,11502
WDT_1/WDTCounter_cry[9]:B,13708
WDT_1/WDTCounter_cry[9]:C,13829
WDT_1/WDTCounter_cry[9]:D,14854
WDT_1/WDTCounter_cry[9]:FCI,13518
WDT_1/WDTCounter_cry[9]:FCO,13518
WDT_1/WDTCounter_cry[9]:S,13746
Quad_1/QuadXface_4/QuadCount[15]:CLK,9896
Quad_1/QuadXface_4/QuadCount[15]:D,9830
Quad_1/QuadXface_4/QuadCount[15]:Q,9896
Quad_1/QuadXface_4/QuadCount[15]:SLn,11847
ExtADDR_ibuf[7]/U0/U_IOINFF:A,1406
ExtADDR_ibuf[7]/U0/U_IOINFF:Y,1406
DIO8_1/InputShiftRegister[10]:CLK,15303
DIO8_1/InputShiftRegister[10]:D,15303
DIO8_1/InputShiftRegister[10]:EN,9791
DIO8_1/InputShiftRegister[10]:Q,15303
DATA_iobuf[6]/U0/U_IOOUTFF:A,3797
DATA_iobuf[6]/U0/U_IOOUTFF:Y,3797
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_32:C,8168
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_32:IPC,8168
SSITop_2/SSIDataLatch[26]:CLK,
SSITop_2/SSIDataLatch[26]:D,15326
SSITop_2/SSIDataLatch[26]:EN,12103
SSITop_2/SSIDataLatch[26]:Q,
Quad_1/QuadXface_4/QuadDataOut_1_m2[9]:A,13661
Quad_1/QuadXface_4/QuadDataOut_1_m2[9]:B,13520
Quad_1/QuadXface_4/QuadDataOut_1_m2[9]:C,12411
Quad_1/QuadXface_4/QuadDataOut_1_m2[9]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2[9]:Y,12411
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[1]:CLK,10575
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[1]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[1]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[1]:Q,10575
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[1]:SLn,9714
Analog_1/StateMach_1/StateMachine.Serial2ParallelCLR_2_u:A,14255
Analog_1/StateMach_1/StateMachine.Serial2ParallelCLR_2_u:B,14227
Analog_1/StateMach_1/StateMachine.Serial2ParallelCLR_2_u:C,13061
Analog_1/StateMach_1/StateMachine.Serial2ParallelCLR_2_u:D,13955
Analog_1/StateMach_1/StateMachine.Serial2ParallelCLR_2_u:Y,13061
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[9]:CLK,10994
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[9]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[9]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[9]:Q,10994
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[9]:SLn,9714
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_15:C,10565
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_15:IPB,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_15:IPC,10565
Quad_1/QuadXface_2/QuadLatch[3]:CLK,
Quad_1/QuadXface_2/QuadLatch[3]:D,15287
Quad_1/QuadXface_2/QuadLatch[3]:EN,12103
Quad_1/QuadXface_2/QuadLatch[3]:Q,
SSITop_2/un1_synchedtick:A,9833
SSITop_2/un1_synchedtick:B,11476
SSITop_2/un1_synchedtick:Y,9833
Quad_1/QuadXface_5/intLatch0Lat_1:A,12964
Quad_1/QuadXface_5/intLatch0Lat_1:B,11082
Quad_1/QuadXface_5/intLatch0Lat_1:C,14153
Quad_1/QuadXface_5/intLatch0Lat_1:Y,11082
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2[2]:A,14333
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2[2]:B,12913
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2[2]:C,9180
ExpModLED_1/ShiftRegister0_3_i_m2_i_m2[2]:Y,9180
Quad_1/QuadXface_5/QuadCount[8]:CLK,10952
Quad_1/QuadXface_5/QuadCount[8]:D,10821
Quad_1/QuadXface_5/QuadCount[8]:Q,10952
Quad_1/QuadXface_5/QuadCount[8]:SLn,11847
CtrlIO_1/Axis1EnFlt1:ALn,-4495
CtrlIO_1/Axis1EnFlt1:CLK,15540
CtrlIO_1/Axis1EnFlt1:D,
CtrlIO_1/Axis1EnFlt1:EN,
CtrlIO_1/Axis1EnFlt1:Q,15540
DiscID_1/DiscExpID_1/ExpansionID2_1[11]:CLK,-12946
DiscID_1/DiscExpID_1/ExpansionID2_1[11]:D,15310
DiscID_1/DiscExpID_1/ExpansionID2_1[11]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID2_1[11]:Q,-12946
ExpModLED_1/expLedDataOut_1_m2[2]:A,11614
ExpModLED_1/expLedDataOut_1_m2[2]:B,10580
ExpModLED_1/expLedDataOut_1_m2[2]:C,12952
ExpModLED_1/expLedDataOut_1_m2[2]:Y,10580
ExpModLED_1/ShiftRegister2[7]:CLK,
ExpModLED_1/ShiftRegister2[7]:D,15334
ExpModLED_1/ShiftRegister2[7]:EN,10421
ExpModLED_1/ShiftRegister2[7]:Q,
ExpModLED_1/ShiftRegister2[7]:SLn,11310
DIO8_1/d8DataOut_m2[11]:A,13299
DIO8_1/d8DataOut_m2[11]:B,12241
DIO8_1/d8DataOut_m2[11]:C,11046
DIO8_1/d8DataOut_m2[11]:D,
DIO8_1/d8DataOut_m2[11]:Y,11046
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_1:IPC,
Exp3Data_iobuf[0]/U0/U_IOINFF:A,
Exp3Data_iobuf[0]/U0/U_IOINFF:Y,
Quad_1/QuadXface_5/QuadDataOut_1_2[9]:A,
Quad_1/QuadXface_5/QuadDataOut_1_2[9]:B,12200
Quad_1/QuadXface_5/QuadDataOut_1_2[9]:C,13317
Quad_1/QuadXface_5/QuadDataOut_1_2[9]:D,
Quad_1/QuadXface_5/QuadDataOut_1_2[9]:Y,12200
Quad_1/QuadXface_6/QuadCount[2]:CLK,10763
Quad_1/QuadXface_6/QuadCount[2]:D,10927
Quad_1/QuadXface_6/QuadCount[2]:Q,10763
Quad_1/QuadXface_6/QuadCount[2]:SLn,11847
Quad_1/QuadXface_5/Latch0ArmedState_1[1]:A,-8429
Quad_1/QuadXface_5/Latch0ArmedState_1[1]:B,-3806
Quad_1/QuadXface_5/Latch0ArmedState_1[1]:C,14180
Quad_1/QuadXface_5/Latch0ArmedState_1[1]:D,
Quad_1/QuadXface_5/Latch0ArmedState_1[1]:Y,-8429
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_29:C,7995
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_29:IPC,7995
WDT_1/PUReg[5]:CLK,11776
WDT_1/PUReg[5]:EN,-4023
WDT_1/PUReg[5]:Q,11776
WDT_1/PUReg[5]:SLn,13795
SSITop_2/un171_data:A,161
SSITop_2/un171_data:B,3334
SSITop_2/un171_data:C,3417
SSITop_2/un171_data:D,3054
SSITop_2/un171_data:Y,161
MDTTop_2/un13_risingacountdisable_1:A,5819
MDTTop_2/un13_risingacountdisable_1:B,5770
MDTTop_2/un13_risingacountdisable_1:C,3602
MDTTop_2/un13_risingacountdisable_1:D,3472
MDTTop_2/un13_risingacountdisable_1:Y,3472
SSITop_2/DataValid_1:A,-6860
SSITop_2/DataValid_1:B,14236
SSITop_2/DataValid_1:C,14177
SSITop_2/DataValid_1:D,12897
SSITop_2/DataValid_1:Y,-6860
Exp1Data_iobuf[1]/U0/U_IOOUTFF:A,
Exp1Data_iobuf[1]/U0/U_IOOUTFF:Y,
Quad_1/QuadXface_2/QuadCount_RNITMV4A[8]:A,14028
Quad_1/QuadXface_2/QuadCount_RNITMV4A[8]:B,10840
Quad_1/QuadXface_2/QuadCount_RNITMV4A[8]:C,13812
Quad_1/QuadXface_2/QuadCount_RNITMV4A[8]:FCI,10688
Quad_1/QuadXface_2/QuadCount_RNITMV4A[8]:FCO,10688
Quad_1/QuadXface_2/QuadCount_RNITMV4A[8]:S,10821
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[14]:A,5959
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[14]:B,12843
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[14]:C,11730
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[14]:D,12402
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[14]:Y,5959
CtrlOut_2/OutputClock:CLK,13826
CtrlOut_2/OutputClock:D,10020
CtrlOut_2/OutputClock:Q,13826
WDT_1/WDTCounter[21]:ALn,13503
WDT_1/WDTCounter[21]:CLK,13005
WDT_1/WDTCounter[21]:D,13518
WDT_1/WDTCounter[21]:EN,11256
WDT_1/WDTCounter[21]:Q,13005
DIO8_1/D8OutputReg0[11]:ALn,-4495
DIO8_1/D8OutputReg0[11]:CLK,12185
DIO8_1/D8OutputReg0[11]:D,
DIO8_1/D8OutputReg0[11]:EN,-9145
DIO8_1/D8OutputReg0[11]:Q,12185
MDTTop_1/un1_discoverIdDataOut_0_iv_2[22]:A,12807
MDTTop_1/un1_discoverIdDataOut_0_iv_2[22]:B,13874
MDTTop_1/un1_discoverIdDataOut_0_iv_2[22]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_2[22]:D,12152
MDTTop_1/un1_discoverIdDataOut_0_iv_2[22]:Y,12152
ExpSigRoute_2/un1_serialmemorydatain_0_a2_RNI2PB4:A,
ExpSigRoute_2/un1_serialmemorydatain_0_a2_RNI2PB4:B,
ExpSigRoute_2/un1_serialmemorydatain_0_a2_RNI2PB4:Y,
DiscID_1/discoverIdDataOut_1[9]:A,17388
DiscID_1/discoverIdDataOut_1[9]:B,
DiscID_1/discoverIdDataOut_1[9]:C,17316
DiscID_1/discoverIdDataOut_1[9]:D,12527
DiscID_1/discoverIdDataOut_1[9]:Y,12527
Quad_1/QuadXface_5/Latch1Reg[14]:CLK,
Quad_1/QuadXface_5/Latch1Reg[14]:D,15287
Quad_1/QuadXface_5/Latch1Reg[14]:EN,13858
Quad_1/QuadXface_5/Latch1Reg[14]:Q,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[5]:A,10689
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[5]:B,11723
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[5]:C,12056
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[5]:D,11751
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[5]:FCI,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[5]:Y,10689
DIO8_1/State_Z[9]:ALn,13503
DIO8_1/State_Z[9]:CLK,12978
DIO8_1/State_Z[9]:D,10994
DIO8_1/State_Z[9]:Q,12978
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0_5:A,9895
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0_5:B,9845
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0_5:Y,9845
DiscID_1/DiscExpID_1/ExpansionID0_1[9]:CLK,-12230
DiscID_1/DiscExpID_1/ExpansionID0_1[9]:D,15310
DiscID_1/DiscExpID_1/ExpansionID0_1[9]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID0_1[9]:Q,-12230
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_27:C,7750
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_27:IPC,7750
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[4]:A,11475
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[4]:B,11401
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[4]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[4]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[4]:Y,11401
SSITop_1/DelayTerminalCount[3]:CLK,12983
SSITop_1/DelayTerminalCount[3]:D,
SSITop_1/DelayTerminalCount[3]:EN,-7666
SSITop_1/DelayTerminalCount[3]:Q,12983
CtrlOut_1/State:CLK,13098
CtrlOut_1/State:D,12776
CtrlOut_1/State:Q,13098
CtrlOut_1/State:SLn,11847
DiscID_1/DiscExpID_1/ExpansionID3_1_RNIE2PS2[10]:A,-13111
DiscID_1/DiscExpID_1/ExpansionID3_1_RNIE2PS2[10]:B,-13083
DiscID_1/DiscExpID_1/ExpansionID3_1_RNIE2PS2[10]:Y,-13111
Quad_1/QuadXface_2/Latch0Reg[8]:CLK,
Quad_1/QuadXface_2/Latch0Reg[8]:D,15287
Quad_1/QuadXface_2/Latch0Reg[8]:EN,13858
Quad_1/QuadXface_2/Latch0Reg[8]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_1[26]:A,11648
MDTTop_1/un1_discoverIdDataOut_0_iv_1[26]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_1[26]:C,9565
MDTTop_1/un1_discoverIdDataOut_0_iv_1[26]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_1[26]:Y,9565
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[12]:A,4730
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[12]:B,14942
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[12]:C,13829
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[12]:D,13335
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[12]:Y,4730
ExpModLED_1/StateMachine.ExpLEDLatch_4_f0_RNO:A,13113
ExpModLED_1/StateMachine.ExpLEDLatch_4_f0_RNO:B,12995
ExpModLED_1/StateMachine.ExpLEDLatch_4_f0_RNO:C,11814
ExpModLED_1/StateMachine.ExpLEDLatch_4_f0_RNO:D,10522
ExpModLED_1/StateMachine.ExpLEDLatch_4_f0_RNO:Y,10522
Quad_1/QuadXface_2/un1_ledstatuswrite_0:A,-11160
Quad_1/QuadXface_2/un1_ledstatuswrite_0:B,14123
Quad_1/QuadXface_2/un1_ledstatuswrite_0:C,-7054
Quad_1/QuadXface_2/un1_ledstatuswrite_0:Y,-11160
Quad_1/QuadXface_1/EdgeMode:CLK,
Quad_1/QuadXface_1/EdgeMode:D,-7004
Quad_1/QuadXface_1/EdgeMode:EN,-11206
Quad_1/QuadXface_1/EdgeMode:Q,
Quad_1/QuadXface_5/LatchedDec:CLK,12133
Quad_1/QuadXface_5/LatchedDec:D,-3837
Quad_1/QuadXface_5/LatchedDec:Q,12133
MDTTop_1/un1_discoverIdDataOut_0_iv_0_RNO[25]:A,8027
MDTTop_1/un1_discoverIdDataOut_0_iv_0_RNO[25]:B,12143
MDTTop_1/un1_discoverIdDataOut_0_iv_0_RNO[25]:C,14761
MDTTop_1/un1_discoverIdDataOut_0_iv_0_RNO[25]:D,11038
MDTTop_1/un1_discoverIdDataOut_0_iv_0_RNO[25]:Y,8027
Exp1Data_obuft[5]/U0/U_IOENFF:A,
Exp1Data_obuft[5]/U0/U_IOENFF:Y,
CtrlOut_1/un14_enable:A,12993
CtrlOut_1/un14_enable:B,14199
CtrlOut_1/un14_enable:C,14153
CtrlOut_1/un14_enable:Y,12993
CtrlIO_1/controlIoDataOut_1_m0_0_a2[31]:A,
CtrlIO_1/controlIoDataOut_1_m0_0_a2[31]:B,16548
CtrlIO_1/controlIoDataOut_1_m0_0_a2[31]:Y,16548
M_AX0_RET_DATA_ibuf/U0/U_IOPAD:PAD,6194
M_AX0_RET_DATA_ibuf/U0/U_IOPAD:Y,6194
ExpModLED_1/N_426_i:A,12104
ExpModLED_1/N_426_i:B,13086
ExpModLED_1/N_426_i:Y,12104
Quad_1/QuadXface_5/Latch0ArmedState[1]:CLK,13406
Quad_1/QuadXface_5/Latch0ArmedState[1]:D,-8429
Quad_1/QuadXface_5/Latch0ArmedState[1]:Q,13406
Quad_1/QuadXface_1/QuadCount_RNIBBGS3[3]:A,13933
Quad_1/QuadXface_1/QuadCount_RNIBBGS3[3]:B,10745
Quad_1/QuadXface_1/QuadCount_RNIBBGS3[3]:C,13727
Quad_1/QuadXface_1/QuadCount_RNIBBGS3[3]:FCI,10688
Quad_1/QuadXface_1/QuadCount_RNIBBGS3[3]:FCO,10688
Quad_1/QuadXface_1/QuadCount_RNIBBGS3[3]:S,10910
SSITop_1/ShiftCounter[5]:CLK,12968
SSITop_1/ShiftCounter[5]:D,12793
SSITop_1/ShiftCounter[5]:EN,12871
SSITop_1/ShiftCounter[5]:Q,12968
Quad_1/QuadXface_5/FallingLatch0:CLK,12964
Quad_1/QuadXface_5/FallingLatch0:D,14227
Quad_1/QuadXface_5/FallingLatch0:Q,12964
MDTTop_1/un1_discoverIdDataOut_0_iv_4[27]:A,12860
MDTTop_1/un1_discoverIdDataOut_0_iv_4[27]:B,3927
MDTTop_1/un1_discoverIdDataOut_0_iv_4[27]:C,15973
MDTTop_1/un1_discoverIdDataOut_0_iv_4[27]:D,12205
MDTTop_1/un1_discoverIdDataOut_0_iv_4[27]:Y,3927
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_5:A,9795
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_5:B,9704
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_5:Y,9704
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[10]:A,13552
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[10]:B,13493
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[10]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[10]:D,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[10]:Y,13493
Decode_1/un1_discoverIdDataOut_iv_8[0]:A,6907
Decode_1/un1_discoverIdDataOut_iv_8[0]:B,14872
Decode_1/un1_discoverIdDataOut_iv_8[0]:C,11572
Decode_1/un1_discoverIdDataOut_iv_8[0]:D,5689
Decode_1/un1_discoverIdDataOut_iv_8[0]:Y,5689
SerMemInt_1/StateMachine_RNO_0[11]:A,13067
SerMemInt_1/StateMachine_RNO_0[11]:B,13023
SerMemInt_1/StateMachine_RNO_0[11]:C,12907
SerMemInt_1/StateMachine_RNO_0[11]:D,9384
SerMemInt_1/StateMachine_RNO_0[11]:Y,9384
Quad_1/QuadXface_3/QuadDataOut_1_m2[14]:A,14560
Quad_1/QuadXface_3/QuadDataOut_1_m2[14]:B,14419
Quad_1/QuadXface_3/QuadDataOut_1_m2[14]:C,13310
Quad_1/QuadXface_3/QuadDataOut_1_m2[14]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2[14]:Y,13310
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0_1_1:A,11868
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0_1_1:B,10726
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0_1_1:C,11721
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0_1_1:D,11591
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0_1_1:Y,10726
Quad_1/QuadXface_4/Latch0Reg[7]:CLK,
Quad_1/QuadXface_4/Latch0Reg[7]:D,15287
Quad_1/QuadXface_4/Latch0Reg[7]:EN,13858
Quad_1/QuadXface_4/Latch0Reg[7]:Q,
Quad_1/QuadXface_3/QuadLatch[4]:CLK,
Quad_1/QuadXface_3/QuadLatch[4]:D,15287
Quad_1/QuadXface_3/QuadLatch[4]:EN,12103
Quad_1/QuadXface_3/QuadLatch[4]:Q,
MDTTop_1/Edge[0]:CLK,5664
MDTTop_1/Edge[0]:D,2980
MDTTop_1/Edge[0]:Q,5664
SerMemInt_1/MemoryAddress[0]:CLK,6311
SerMemInt_1/MemoryAddress[0]:D,
SerMemInt_1/MemoryAddress[0]:EN,
SerMemInt_1/MemoryAddress[0]:Q,6311
Quad_1/QuadXface_5/QuadDataOut_1[13]:A,13771
Quad_1/QuadXface_5/QuadDataOut_1[13]:B,14777
Quad_1/QuadXface_5/QuadDataOut_1[13]:C,13604
Quad_1/QuadXface_5/QuadDataOut_1[13]:D,12267
Quad_1/QuadXface_5/QuadDataOut_1[13]:Y,12267
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_23:IPENn,
DiscID_1/DiscExpID_1/un30_shiftenable_0_a2:A,13010
DiscID_1/DiscExpID_1/un30_shiftenable_0_a2:B,13463
DiscID_1/DiscExpID_1/un30_shiftenable_0_a2:C,13353
DiscID_1/DiscExpID_1/un30_shiftenable_0_a2:Y,13010
SerMemInt_1/ShiftEnable_RNO_4:A,12017
SerMemInt_1/ShiftEnable_RNO_4:B,11967
SerMemInt_1/ShiftEnable_RNO_4:C,10927
SerMemInt_1/ShiftEnable_RNO_4:D,8566
SerMemInt_1/ShiftEnable_RNO_4:Y,8566
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[9]:A,5980
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[9]:B,14928
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[9]:C,13886
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[9]:D,13455
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[9]:Y,5980
ClkCtrl_1/EnableCount[0]:ALn,
ClkCtrl_1/EnableCount[0]:CLK,14104
ClkCtrl_1/EnableCount[0]:D,14248
ClkCtrl_1/EnableCount[0]:Q,14104
Decode_1/ssiDataOut1_m_0[28]:A,14862
Decode_1/ssiDataOut1_m_0[28]:B,6650
Decode_1/ssiDataOut1_m_0[28]:Y,6650
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_30:IPENn,
MDTTop_2/PWMMagnetFaultLatch_1:A,5678
MDTTop_2/PWMMagnetFaultLatch_1:B,5886
MDTTop_2/PWMMagnetFaultLatch_1:C,4597
MDTTop_2/PWMMagnetFaultLatch_1:D,4630
MDTTop_2/PWMMagnetFaultLatch_1:Y,4597
Quad_1/QuadXface_6/un3_capturehomecounts_0_o2_1_0:A,12166
Quad_1/QuadXface_6/un3_capturehomecounts_0_o2_1_0:B,12116
Quad_1/QuadXface_6/un3_capturehomecounts_0_o2_1_0:C,13322
Quad_1/QuadXface_6/un3_capturehomecounts_0_o2_1_0:D,13179
Quad_1/QuadXface_6/un3_capturehomecounts_0_o2_1_0:Y,12116
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[1]:A,12467
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[1]:B,12332
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[1]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[1]:D,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[1]:Y,12332
DATA_iobuf[22]/U0/U_IOINFF:A,
DATA_iobuf[22]/U0/U_IOINFF:Y,
SerMemInt_1/StateMachine_ns_0_0_o2_2[3]:A,7317
SerMemInt_1/StateMachine_ns_0_0_o2_2[3]:B,7288
SerMemInt_1/StateMachine_ns_0_0_o2_2[3]:Y,7288
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[11]:A,13282
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[11]:B,13282
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[11]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[11]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[11]:Y,13282
DIO8_1/ExpD8_DataIn_3_0_a2_2:A,8420
DIO8_1/ExpD8_DataIn_3_0_a2_2:B,
DIO8_1/ExpD8_DataIn_3_0_a2_2:C,11414
DIO8_1/ExpD8_DataIn_3_0_a2_2:Y,8420
SerMemInt_1/un99_slowenable:A,12594
SerMemInt_1/un99_slowenable:B,13021
SerMemInt_1/un99_slowenable:Y,12594
ExpSigRoute_1/un1_expa_clk_u_0_a2_1[5]:A,
ExpSigRoute_1/un1_expa_clk_u_0_a2_1[5]:B,
ExpSigRoute_1/un1_expa_clk_u_0_a2_1[5]:C,
ExpSigRoute_1/un1_expa_clk_u_0_a2_1[5]:Y,
Quad_1/QuadXface_4/QuadLatch[2]:CLK,
Quad_1/QuadXface_4/QuadLatch[2]:D,15287
Quad_1/QuadXface_4/QuadLatch[2]:EN,12103
Quad_1/QuadXface_4/QuadLatch[2]:Q,
Decode_1/un1_discoverIdDataOut_0_iv_1[8]:A,11436
Decode_1/un1_discoverIdDataOut_0_iv_1[8]:B,6613
Decode_1/un1_discoverIdDataOut_0_iv_1[8]:C,
Decode_1/un1_discoverIdDataOut_0_iv_1[8]:D,12379
Decode_1/un1_discoverIdDataOut_0_iv_1[8]:Y,6613
Quad_1/QuadXface_6/LatchedDec_1_0_0_x2:A,-3753
Quad_1/QuadXface_6/LatchedDec_1_0_0_x2:B,-3837
Quad_1/QuadXface_6/LatchedDec_1_0_0_x2:Y,-3837
DIO8_1/IntDout_3_1_0_wmux[16]:A,10827
DIO8_1/IntDout_3_1_0_wmux[16]:B,10501
DIO8_1/IntDout_3_1_0_wmux[16]:C,12291
DIO8_1/IntDout_3_1_0_wmux[16]:D,11986
DIO8_1/IntDout_3_1_0_wmux[16]:FCO,
DIO8_1/IntDout_3_1_0_wmux[16]:Y,10501
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_30:C,7968
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_30:IPC,7968
Decode_1/un3_cpuledread_0_a2_0_RNI3T6P:A,12416
Decode_1/un3_cpuledread_0_a2_0_RNI3T6P:B,12343
Decode_1/un3_cpuledread_0_a2_0_RNI3T6P:C,9967
Decode_1/un3_cpuledread_0_a2_0_RNI3T6P:D,11972
Decode_1/un3_cpuledread_0_a2_0_RNI3T6P:Y,9967
Quad_1/QuadXface_5/BBreak:CLK,
Quad_1/QuadXface_5/BBreak:D,15334
Quad_1/QuadXface_5/BBreak:EN,12103
Quad_1/QuadXface_5/BBreak:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_11[18]:A,7230
MDTTop_1/un1_discoverIdDataOut_0_iv_11[18]:B,8194
MDTTop_1/un1_discoverIdDataOut_0_iv_11[18]:C,12180
MDTTop_1/un1_discoverIdDataOut_0_iv_11[18]:D,6998
MDTTop_1/un1_discoverIdDataOut_0_iv_11[18]:Y,6998
Decode_1/un1_exp0quadledstatusread_0_a2:A,7819
Decode_1/un1_exp0quadledstatusread_0_a2:B,5520
Decode_1/un1_exp0quadledstatusread_0_a2:Y,5520
Exp2Data_obuft[5]/U0/U_IOPAD:D,
Exp2Data_obuft[5]/U0/U_IOPAD:E,
Exp2Data_obuft[5]/U0/U_IOPAD:PAD,
QA0_RegY_NegLmt_ibuf/U0/U_IOPAD:PAD,
QA0_RegY_NegLmt_ibuf/U0/U_IOPAD:Y,
SSITop_1/TransducerSelect[1]:CLK,14281
SSITop_1/TransducerSelect[1]:D,
SSITop_1/TransducerSelect[1]:EN,-7390
SSITop_1/TransducerSelect[1]:Q,14281
MDTTop_1/State_RNO[2]:A,-3689
MDTTop_1/State_RNO[2]:B,5871
MDTTop_1/State_RNO[2]:C,3352
MDTTop_1/State_RNO[2]:D,3508
MDTTop_1/State_RNO[2]:Y,-3689
ExpModLED_1/un1_synchedtick_2_i_0_o2:A,10658
ExpModLED_1/un1_synchedtick_2_i_0_o2:B,10575
ExpModLED_1/un1_synchedtick_2_i_0_o2:C,10522
ExpModLED_1/un1_synchedtick_2_i_0_o2:Y,10522
CtrlOut_2/ShiftRegister[8]:CLK,14235
CtrlOut_2/ShiftRegister[8]:D,12813
CtrlOut_2/ShiftRegister[8]:EN,12700
CtrlOut_2/ShiftRegister[8]:Q,14235
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux[4]:A,12936
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux[4]:B,12722
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux[4]:C,11462
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux[4]:D,
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux[4]:FCO,
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux[4]:Y,11462
Analog_1/StateMach_1/InterConversionDelayCNTR[7]:CLK,10358
Analog_1/StateMach_1/InterConversionDelayCNTR[7]:D,9528
Analog_1/StateMach_1/InterConversionDelayCNTR[7]:EN,9726
Analog_1/StateMach_1/InterConversionDelayCNTR[7]:Q,10358
Quad_1/QuadXface_5/QH[2]:CLK,10771
Quad_1/QuadXface_5/QH[2]:D,15318
Quad_1/QuadXface_5/QH[2]:Q,10771
MDTTop_2/CounterOverFlowRetrigger_RNO_0:A,2598
MDTTop_2/CounterOverFlowRetrigger_RNO_0:B,-5975
MDTTop_2/CounterOverFlowRetrigger_RNO_0:Y,-5975
Quad_1/QuadXface_2/FallingHome_1:A,14263
Quad_1/QuadXface_2/FallingHome_1:B,14227
Quad_1/QuadXface_2/FallingHome_1:Y,14227
CPUCnf_1/intLoopTime[0]:CLK,11969
CPUCnf_1/intLoopTime[0]:D,
CPUCnf_1/intLoopTime[0]:EN,
CPUCnf_1/intLoopTime[0]:Q,11969
Quad_1/QuadXface_2/QB[2]:CLK,-3759
Quad_1/QuadXface_2/QB[2]:D,15310
Quad_1/QuadXface_2/QB[2]:Q,-3759
SerMemInt_1/ShiftEnable_RNO_0:A,-1035
SerMemInt_1/ShiftEnable_RNO_0:B,13154
SerMemInt_1/ShiftEnable_RNO_0:Y,-1035
M_OUT0_CLK_obuf/U0/U_IOENFF:A,
M_OUT0_CLK_obuf/U0/U_IOENFF:Y,
MDTTop_1/MDTPosition_1_cry_2:B,5442
MDTTop_1/MDTPosition_1_cry_2:FCI,5455
MDTTop_1/MDTPosition_1_cry_2:FCO,5442
MDTTop_1/MDTPosition_1_cry_2:S,5728
DIO8_1/State_RNO[3]:A,11138
DIO8_1/State_RNO[3]:B,6989
DIO8_1/State_RNO[3]:C,14160
DIO8_1/State_RNO[3]:D,13934
DIO8_1/State_RNO[3]:Y,6989
DIO8_1/D8OutputReg3[29]:ALn,-4495
DIO8_1/D8OutputReg3[29]:CLK,13090
DIO8_1/D8OutputReg3[29]:D,
DIO8_1/D8OutputReg3[29]:EN,-8813
DIO8_1/D8OutputReg3[29]:Q,13090
Quad_1/QuadXface_1/AccumOverflow:CLK,
Quad_1/QuadXface_1/AccumOverflow:D,15334
Quad_1/QuadXface_1/AccumOverflow:EN,12103
Quad_1/QuadXface_1/AccumOverflow:Q,
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[14]:CLK,13253
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[14]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[14]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[14]:Q,13253
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[14]:SLn,9714
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_13:A,11046
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_13:B,10955
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_13:C,9651
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_13:D,9704
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_13:Y,9651
Analog_1/Ser2Par_1/S2P_Data_3[5]:A,13253
Analog_1/Ser2Par_1/S2P_Data_3[5]:B,13162
Analog_1/Ser2Par_1/S2P_Data_3[5]:C,11414
Analog_1/Ser2Par_1/S2P_Data_3[5]:Y,11414
Quad_1/QuadXface_4/HomeReg[13]:CLK,
Quad_1/QuadXface_4/HomeReg[13]:D,15287
Quad_1/QuadXface_4/HomeReg[13]:EN,15120
Quad_1/QuadXface_4/HomeReg[13]:Q,
SSITop_2/DelayTerminalCount[0]:CLK,12571
SSITop_2/DelayTerminalCount[0]:D,
SSITop_2/DelayTerminalCount[0]:EN,-7666
SSITop_2/DelayTerminalCount[0]:Q,12571
SSITop_2/DelayCounter_cry[6]:B,13935
SSITop_2/DelayCounter_cry[6]:FCI,13813
SSITop_2/DelayCounter_cry[6]:FCO,13813
SSITop_2/DelayCounter_cry[6]:S,13984
Quad_1/QuadXface_2/QuadCount[14]:CLK,9796
Quad_1/QuadXface_2/QuadCount[14]:D,10707
Quad_1/QuadXface_2/QuadCount[14]:Q,9796
Quad_1/QuadXface_2/QuadCount[14]:SLn,11847
SSITop_1/DelayCounter_cry[10]:B,14011
SSITop_1/DelayCounter_cry[10]:FCI,13813
SSITop_1/DelayCounter_cry[10]:FCO,13813
SSITop_1/DelayCounter_cry[10]:S,13908
SerMemInt_1/StateMachine_ns_0_0_o2[4]:A,11986
SerMemInt_1/StateMachine_ns_0_0_o2[4]:B,11936
SerMemInt_1/StateMachine_ns_0_0_o2[4]:C,11831
SerMemInt_1/StateMachine_ns_0_0_o2[4]:D,8213
SerMemInt_1/StateMachine_ns_0_0_o2[4]:Y,8213
WDT_1/WD_RST_SHIFT[0]:ALn,13503
WDT_1/WD_RST_SHIFT[0]:CLK,15334
WDT_1/WD_RST_SHIFT[0]:D,15241
WDT_1/WD_RST_SHIFT[0]:Q,15334
Quad_1/QuadXface_1/HomeTriggerType[2]:CLK,14451
Quad_1/QuadXface_1/HomeTriggerType[2]:D,
Quad_1/QuadXface_1/HomeTriggerType[2]:EN,-10191
Quad_1/QuadXface_1/HomeTriggerType[2]:Q,14451
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[8]:CLK,12010
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[8]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[8]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[8]:Q,12010
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[8]:SLn,9714
Analog_1/DataBuf_1/WritePointer_0_i_o2_1[1]:A,12775
Analog_1/DataBuf_1/WritePointer_0_i_o2_1[1]:B,11639
Analog_1/DataBuf_1/WritePointer_0_i_o2_1[1]:C,12865
Analog_1/DataBuf_1/WritePointer_0_i_o2_1[1]:D,12786
Analog_1/DataBuf_1/WritePointer_0_i_o2_1[1]:Y,11639
SerMemInt_1/SerialDataOutput[2]:CLK,13085
SerMemInt_1/SerialDataOutput[2]:D,5161
SerMemInt_1/SerialDataOutput[2]:EN,10316
SerMemInt_1/SerialDataOutput[2]:Q,13085
Quad_1/QuadXface_4/QuadDataOut_1_m2[12]:A,14585
Quad_1/QuadXface_4/QuadDataOut_1_m2[12]:B,14444
Quad_1/QuadXface_4/QuadDataOut_1_m2[12]:C,13335
Quad_1/QuadXface_4/QuadDataOut_1_m2[12]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2[12]:Y,13335
H1_CLKWR_ibuf/U0/U_IOINFF:A,
H1_CLKWR_ibuf/U0/U_IOINFF:Y,
SSITop_2/ssiDataOut_0[12]:A,15083
SSITop_2/ssiDataOut_0[12]:B,
SSITop_2/ssiDataOut_0[12]:C,
SSITop_2/ssiDataOut_0[12]:Y,15083
DiscID_1/discoverIdDataOut_1_ss3_i_i_a2_0:A,6952
DiscID_1/discoverIdDataOut_1_ss3_i_i_a2_0:B,6836
DiscID_1/discoverIdDataOut_1_ss3_i_i_a2_0:C,5614
DiscID_1/discoverIdDataOut_1_ss3_i_i_a2_0:Y,5614
Analog_1/DataBuf_1/DataOut[10]:A,
Analog_1/DataBuf_1/DataOut[10]:B,
Analog_1/DataBuf_1/DataOut[10]:C,
Analog_1/DataBuf_1/DataOut[10]:Y,
Quad_1/QuadXface_1/Latch0Lat:CLK,
Quad_1/QuadXface_1/Latch0Lat:D,15303
Quad_1/QuadXface_1/Latch0Lat:EN,12103
Quad_1/QuadXface_1/Latch0Lat:Q,
Decode_1/exp2analogread_i_o2_RNIN0H1:A,
Decode_1/exp2analogread_i_o2_RNIN0H1:Y,
MDTTop_1/un1_discoverIdDataOut_0_iv_1[22]:A,12715
MDTTop_1/un1_discoverIdDataOut_0_iv_1[22]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_1[22]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_1[22]:D,6854
MDTTop_1/un1_discoverIdDataOut_0_iv_1[22]:Y,6854
SerMemInt_1/StateMachine_RNIHFI4I[7]:A,-2057
SerMemInt_1/StateMachine_RNIHFI4I[7]:B,11817
SerMemInt_1/StateMachine_RNIHFI4I[7]:Y,-2057
CtrlOut_1/ControlOutputWriteLatched2_1_0_a2:A,13308
CtrlOut_1/ControlOutputWriteLatched2_1_0_a2:B,13206
CtrlOut_1/ControlOutputWriteLatched2_1_0_a2:Y,13206
ClkCtrl_1/PowerUp_1:A,14325
ClkCtrl_1/PowerUp_1:B,14223
ClkCtrl_1/PowerUp_1:Y,14223
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_12:CLK,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_12:IPCLKn,
MDTTop_1/CountRA_cry[5]:B,5545
MDTTop_1/CountRA_cry[5]:FCI,5442
MDTTop_1/CountRA_cry[5]:FCO,5442
MDTTop_1/CountRA_cry[5]:S,5670
Exp1Data_iobuf[4]/U0/U_IOOUTFF:A,
Exp1Data_iobuf[4]/U0/U_IOOUTFF:Y,
DIO8_1/D8InputReg2[7]:CLK,
DIO8_1/D8InputReg2[7]:D,15310
DIO8_1/D8InputReg2[7]:EN,12602
DIO8_1/D8InputReg2[7]:Q,
SSITop_1/linebreakdelay_1:A,14603
SSITop_1/linebreakdelay_1:B,14547
SSITop_1/linebreakdelay_1:C,13118
SSITop_1/linebreakdelay_1:D,13004
SSITop_1/linebreakdelay_1:Y,13004
Quad_1/QuadXface_6/QuadDataOut_1[10]:A,14918
Quad_1/QuadXface_6/QuadDataOut_1[10]:B,14814
Quad_1/QuadXface_6/QuadDataOut_1[10]:C,13731
Quad_1/QuadXface_6/QuadDataOut_1[10]:D,13475
Quad_1/QuadXface_6/QuadDataOut_1[10]:Y,13475
WDT_1/WDTDelay[5]:ALn,
WDT_1/WDTDelay[5]:CLK,14892
WDT_1/WDTDelay[5]:D,
WDT_1/WDTDelay[5]:EN,-3973
WDT_1/WDTDelay[5]:Q,14892
SSITop_2/DelayCounter[12]:CLK,11668
SSITop_2/DelayCounter[12]:D,13870
SSITop_2/DelayCounter[12]:EN,9833
SSITop_2/DelayCounter[12]:Q,11668
SSITop_2/DelayCounter[12]:SLn,10722
Quad_1/QuadXface_2/intHomeLat:CLK,-3791
Quad_1/QuadXface_2/intHomeLat:D,11082
Quad_1/QuadXface_2/intHomeLat:Q,-3791
Quad_1/QuadXface_4/Latch0Reg[3]:CLK,
Quad_1/QuadXface_4/Latch0Reg[3]:D,15287
Quad_1/QuadXface_4/Latch0Reg[3]:EN,13858
Quad_1/QuadXface_4/Latch0Reg[3]:Q,
M_FAULT_ibuf[1]/U0/U_IOINFF:A,
M_FAULT_ibuf[1]/U0/U_IOINFF:Y,
Quad_1/QuadXface_5/QuadDataOut_1[0]:A,12372
Quad_1/QuadXface_5/QuadDataOut_1[0]:B,13378
Quad_1/QuadXface_5/QuadDataOut_1[0]:C,12205
Quad_1/QuadXface_5/QuadDataOut_1[0]:D,10868
Quad_1/QuadXface_5/QuadDataOut_1[0]:Y,10868
Quad_1/QuadXface_3/QuadDataOut_1_17:A,13995
Quad_1/QuadXface_3/QuadDataOut_1_17:B,13768
Quad_1/QuadXface_3/QuadDataOut_1_17:C,
Quad_1/QuadXface_3/QuadDataOut_1_17:Y,13768
SSITop_2/SSIDataLatch[18]:CLK,
SSITop_2/SSIDataLatch[18]:D,15326
SSITop_2/SSIDataLatch[18]:EN,12103
SSITop_2/SSIDataLatch[18]:Q,
SSITop_2/DataLength[4]:CLK,14354
SSITop_2/DataLength[4]:D,
SSITop_2/DataLength[4]:EN,-7390
SSITop_2/DataLength[4]:Q,14354
DIO8_1/D8OutputReg2[5]:ALn,-4495
DIO8_1/D8OutputReg2[5]:CLK,13244
DIO8_1/D8OutputReg2[5]:D,
DIO8_1/D8OutputReg2[5]:EN,-9175
DIO8_1/D8OutputReg2[5]:Q,13244
Quad_1/QuadXface_4/FallingLatch1:CLK,12964
Quad_1/QuadXface_4/FallingLatch1:D,14227
Quad_1/QuadXface_4/FallingLatch1:Q,12964
Quad_1/QuadXface_3/QuadDataOut_1[16]:A,14884
Quad_1/QuadXface_3/QuadDataOut_1[16]:B,13864
Quad_1/QuadXface_3/QuadDataOut_1[16]:C,12429
Quad_1/QuadXface_3/QuadDataOut_1[16]:D,11916
Quad_1/QuadXface_3/QuadDataOut_1[16]:Y,11916
DiscID_1/discoverIdDataOut_1_1[7]:A,15202
DiscID_1/discoverIdDataOut_1_1[7]:B,15074
DiscID_1/discoverIdDataOut_1_1[7]:C,11273
DiscID_1/discoverIdDataOut_1_1[7]:D,
DiscID_1/discoverIdDataOut_1_1[7]:Y,11273
DiscID_1/DiscExpID_1/ExpansionID3_1_RNIGFK11[10]:A,-11627
DiscID_1/DiscExpID_1/ExpansionID3_1_RNIGFK11[10]:B,-11681
DiscID_1/DiscExpID_1/ExpansionID3_1_RNIGFK11[10]:C,-12817
DiscID_1/DiscExpID_1/ExpansionID3_1_RNIGFK11[10]:D,-13111
DiscID_1/DiscExpID_1/ExpansionID3_1_RNIGFK11[10]:Y,-13111
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[4]:A,13876
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[4]:B,13847
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[4]:C,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[4]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[4]:Y,13847
ExpSigRoute_1/un76_expdata_i_a2:A,
ExpSigRoute_1/un76_expdata_i_a2:B,
ExpSigRoute_1/un76_expdata_i_a2:C,
ExpSigRoute_1/un76_expdata_i_a2:Y,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_10:A,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_10:IPA,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_10:IPB,
Quad_1/QuadXface_5/Latch1Reg[4]:CLK,
Quad_1/QuadXface_5/Latch1Reg[4]:D,15287
Quad_1/QuadXface_5/Latch1Reg[4]:EN,13858
Quad_1/QuadXface_5/Latch1Reg[4]:Q,
ExpSigRoute_1/g0:A,7321
ExpSigRoute_1/g0:B,-787
ExpSigRoute_1/g0:Y,-787
Quad_1/QuadXface_5/Latch0Reg[12]:CLK,
Quad_1/QuadXface_5/Latch0Reg[12]:D,15287
Quad_1/QuadXface_5/Latch0Reg[12]:EN,13858
Quad_1/QuadXface_5/Latch0Reg[12]:Q,
Decode_1/un1_discoverIdDataOut_iv_13_RNO_0[0]:A,
Decode_1/un1_discoverIdDataOut_iv_13_RNO_0[0]:B,
Decode_1/un1_discoverIdDataOut_iv_13_RNO_0[0]:C,14323
Decode_1/un1_discoverIdDataOut_iv_13_RNO_0[0]:D,15523
Decode_1/un1_discoverIdDataOut_iv_13_RNO_0[0]:Y,14323
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_32:IPENn,
Quad_1/QuadXface_3/Latch1ArmedState[0]:CLK,13326
Quad_1/QuadXface_3/Latch1ArmedState[0]:D,-10978
Quad_1/QuadXface_3/Latch1ArmedState[0]:Q,13326
Quad_1/QuadXface_2/QA[3]:CLK,13123
Quad_1/QuadXface_2/QA[3]:D,15318
Quad_1/QuadXface_2/QA[3]:Q,13123
Quad_1/QuadXface_4/HomeReg[10]:CLK,
Quad_1/QuadXface_4/HomeReg[10]:D,15287
Quad_1/QuadXface_4/HomeReg[10]:EN,15120
Quad_1/QuadXface_4/HomeReg[10]:Q,
DIO8_1/D8OutputReg3[7]:ALn,-4495
DIO8_1/D8OutputReg3[7]:CLK,12970
DIO8_1/D8OutputReg3[7]:D,
DIO8_1/D8OutputReg3[7]:EN,-8813
DIO8_1/D8OutputReg3[7]:Q,12970
CtrlIO_1/ShiftInRegister[7]:CLK,15334
CtrlIO_1/ShiftInRegister[7]:D,15326
CtrlIO_1/ShiftInRegister[7]:EN,10777
CtrlIO_1/ShiftInRegister[7]:Q,15334
Quad_1/QuadXface_3/QuadCount[8]:CLK,9795
Quad_1/QuadXface_3/QuadCount[8]:D,10821
Quad_1/QuadXface_3/QuadCount[8]:Q,9795
Quad_1/QuadXface_3/QuadCount[8]:SLn,11847
DIO8_1/D8OutputReg0[7]:ALn,-4495
DIO8_1/D8OutputReg0[7]:CLK,12185
DIO8_1/D8OutputReg0[7]:D,
DIO8_1/D8OutputReg0[7]:EN,-9145
DIO8_1/D8OutputReg0[7]:Q,12185
CPULED_1/CPUStatusLED[0]:ALn,-4495
CPULED_1/CPUStatusLED[0]:CLK,
CPULED_1/CPUStatusLED[0]:D,
CPULED_1/CPUStatusLED[0]:EN,
CPULED_1/CPUStatusLED[0]:Q,
DIO8_1/D8OutputReg0[5]:ALn,-4495
DIO8_1/D8OutputReg0[5]:CLK,12185
DIO8_1/D8OutputReg0[5]:D,
DIO8_1/D8OutputReg0[5]:EN,-9145
DIO8_1/D8OutputReg0[5]:Q,12185
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_1:IPCLKn,
MDTTop_1/un1_discoverIdDataOut_iv_10[1]:A,14109
MDTTop_1/un1_discoverIdDataOut_iv_10[1]:B,10595
MDTTop_1/un1_discoverIdDataOut_iv_10[1]:C,
MDTTop_1/un1_discoverIdDataOut_iv_10[1]:D,8662
MDTTop_1/un1_discoverIdDataOut_iv_10[1]:Y,8662
LatCnt_1/LatencyCounter[10]:CLK,5374
LatCnt_1/LatencyCounter[10]:D,5575
LatCnt_1/LatencyCounter[10]:EN,-6247
LatCnt_1/LatencyCounter[10]:Q,5374
LatCnt_1/LatencyCounter[10]:SLn,-5250
CtrlOut_2/DataBuffer[13]:ALn,-4495
CtrlOut_2/DataBuffer[13]:CLK,15612
CtrlOut_2/DataBuffer[13]:D,
CtrlOut_2/DataBuffer[13]:EN,
CtrlOut_2/DataBuffer[13]:Q,15612
MDTTop_2/DataValid:CLK,4893
MDTTop_2/DataValid:D,4556
MDTTop_2/DataValid:Q,4893
DiscID_1/discoverIdDataOut_1_m2[11]:A,12831
DiscID_1/discoverIdDataOut_1_m2[11]:B,11374
DiscID_1/discoverIdDataOut_1_m2[11]:C,10061
DiscID_1/discoverIdDataOut_1_m2[11]:D,
DiscID_1/discoverIdDataOut_1_m2[11]:Y,10061
DIO8_1/D8OutputReg0[18]:ALn,-4495
DIO8_1/D8OutputReg0[18]:CLK,12291
DIO8_1/D8OutputReg0[18]:D,
DIO8_1/D8OutputReg0[18]:EN,-9145
DIO8_1/D8OutputReg0[18]:Q,12291
DiscID_1/discoverIdDataOut_1s2_0_a2:A,
DiscID_1/discoverIdDataOut_1s2_0_a2:B,279
DiscID_1/discoverIdDataOut_1s2_0_a2:C,1260
DiscID_1/discoverIdDataOut_1s2_0_a2:D,2405
DiscID_1/discoverIdDataOut_1s2_0_a2:Y,279
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[13]:A,15905
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[13]:B,15961
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[13]:C,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[13]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[13]:Y,15905
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_1[23]:A,4849
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_1[23]:B,15292
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_1[23]:C,15157
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_1[23]:D,12235
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_1[23]:Y,4849
Quad_1/QuadXface_3/un41_decrement_0_x2:A,-2509
Quad_1/QuadXface_3/un41_decrement_0_x2:B,-3714
Quad_1/QuadXface_3/un41_decrement_0_x2:C,-2645
Quad_1/QuadXface_3/un41_decrement_0_x2:Y,-3714
WDT_1/WDTCounter_cry[7]:B,13670
WDT_1/WDTCounter_cry[7]:C,13791
WDT_1/WDTCounter_cry[7]:D,14816
WDT_1/WDTCounter_cry[7]:FCI,13518
WDT_1/WDTCounter_cry[7]:FCO,13518
WDT_1/WDTCounter_cry[7]:S,13784
DIO8_1/State_Z[7]:ALn,13503
DIO8_1/State_Z[7]:CLK,12868
DIO8_1/State_Z[7]:D,6950
DIO8_1/State_Z[7]:Q,12868
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_8:IPC,
DiscID_1/DiscExpID_1/ExpansionID3_1[6]:CLK,15326
DiscID_1/DiscExpID_1/ExpansionID3_1[6]:D,15326
DiscID_1/DiscExpID_1/ExpansionID3_1[6]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID3_1[6]:Q,15326
DiscID_1/DiscExpID_1/ExpansionID2_1[1]:CLK,11829
DiscID_1/DiscExpID_1/ExpansionID2_1[1]:D,15318
DiscID_1/DiscExpID_1/ExpansionID2_1[1]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID2_1[1]:Q,11829
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_0:IPA,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_0:IPB,
Analog_1/DataBuf_1/WritePointer_RNO[0]:A,11725
Analog_1/DataBuf_1/WritePointer_RNO[0]:B,14192
Analog_1/DataBuf_1/WritePointer_RNO[0]:Y,11725
SSITop_1/ShiftCounter_cry[4]:B,12820
SSITop_1/ShiftCounter_cry[4]:C,13980
SSITop_1/ShiftCounter_cry[4]:FCI,12793
SSITop_1/ShiftCounter_cry[4]:FCO,12793
SSITop_1/ShiftCounter_cry[4]:S,12810
Quad_1/QuadXface_4/QuadDataOut_1_17:A,
Quad_1/QuadXface_4/QuadDataOut_1_17:B,15164
Quad_1/QuadXface_4/QuadDataOut_1_17:C,15158
Quad_1/QuadXface_4/QuadDataOut_1_17:Y,15158
Exp_Mxd_ID_LOAD_obuf/U0/U_IOPAD:D,
Exp_Mxd_ID_LOAD_obuf/U0/U_IOPAD:E,
Exp_Mxd_ID_LOAD_obuf/U0/U_IOPAD:PAD,
DIO8_1/IntDout_3_1_0_wmux_0[3]:A,10395
DIO8_1/IntDout_3_1_0_wmux_0[3]:B,11442
DIO8_1/IntDout_3_1_0_wmux_0[3]:C,13244
DIO8_1/IntDout_3_1_0_wmux_0[3]:D,12970
DIO8_1/IntDout_3_1_0_wmux_0[3]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[3]:Y,10395
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_28:C,7723
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_28:IPC,7723
DIO8_1/d8DataOut_m2_2[2]:A,13512
DIO8_1/d8DataOut_m2_2[2]:B,12325
DIO8_1/d8DataOut_m2_2[2]:C,
DIO8_1/d8DataOut_m2_2[2]:D,
DIO8_1/d8DataOut_m2_2[2]:Y,12325
DIO8_1/IntDout_3_1_0_wmux[2]:A,10721
DIO8_1/IntDout_3_1_0_wmux[2]:B,10395
DIO8_1/IntDout_3_1_0_wmux[2]:C,12185
DIO8_1/IntDout_3_1_0_wmux[2]:D,11880
DIO8_1/IntDout_3_1_0_wmux[2]:FCO,
DIO8_1/IntDout_3_1_0_wmux[2]:Y,10395
Quad_1/QuadXface_5/QuadCount[6]:CLK,10737
Quad_1/QuadXface_5/QuadCount[6]:D,10859
Quad_1/QuadXface_5/QuadCount[6]:Q,10737
Quad_1/QuadXface_5/QuadCount[6]:SLn,11847
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_2:IPC,
DIO8_1/D8InputReg0_Z[1]:CLK,
DIO8_1/D8InputReg0_Z[1]:D,15303
DIO8_1/D8InputReg0_Z[1]:EN,12603
DIO8_1/D8InputReg0_Z[1]:Q,
SSITop_2/NoXducer:A,
SSITop_2/NoXducer:B,
SSITop_2/NoXducer:Y,
Quad_1/QuadXface_2/Latch0Reg[13]:CLK,
Quad_1/QuadXface_2/Latch0Reg[13]:D,15287
Quad_1/QuadXface_2/Latch0Reg[13]:EN,13858
Quad_1/QuadXface_2/Latch0Reg[13]:Q,
Quad_1/QuadXface_1/QuadDataOut_1_m4[0]:A,
Quad_1/QuadXface_1/QuadDataOut_1_m4[0]:B,14014
Quad_1/QuadXface_1/QuadDataOut_1_m4[0]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m4[0]:Y,14014
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_9:A,10902
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_9:B,10811
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_9:C,10758
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_9:D,10666
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_9:Y,10666
ExpModLED_1/StateMachine.ShiftEnable_3_iv_0_0_0:A,13113
ExpModLED_1/StateMachine.ShiftEnable_3_iv_0_0_0:B,14153
ExpModLED_1/StateMachine.ShiftEnable_3_iv_0_0_0:C,11784
ExpModLED_1/StateMachine.ShiftEnable_3_iv_0_0_0:D,11875
ExpModLED_1/StateMachine.ShiftEnable_3_iv_0_0_0:Y,11784
DATA_iobuf[12]/U0/U_IOINFF:A,
DATA_iobuf[12]/U0/U_IOINFF:Y,
CtrlIO_1/ShiftOutRegister[8]:CLK,14235
CtrlIO_1/ShiftOutRegister[8]:D,10994
CtrlIO_1/ShiftOutRegister[8]:EN,10927
CtrlIO_1/ShiftOutRegister[8]:Q,14235
DIO8_1/D8OutputReg2[13]:ALn,-4495
DIO8_1/D8OutputReg2[13]:CLK,13244
DIO8_1/D8OutputReg2[13]:D,
DIO8_1/D8OutputReg2[13]:EN,-9175
DIO8_1/D8OutputReg2[13]:Q,13244
Analog_1/DataBuf_1/un1_S2P_Addr_1_1.SUM[0]:A,13885
Analog_1/DataBuf_1/un1_S2P_Addr_1_1.SUM[0]:B,14192
Analog_1/DataBuf_1/un1_S2P_Addr_1_1.SUM[0]:Y,13885
Quad_1/QuadXface_4/QL0[0]:CLK,15334
Quad_1/QuadXface_4/QL0[0]:D,9524
Quad_1/QuadXface_4/QL0[0]:Q,15334
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[3]:A,11701
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[3]:B,16174
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[3]:C,12258
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[3]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[3]:Y,11701
LatCnt_1/LatencyCounter_cry[26]:B,5678
LatCnt_1/LatencyCounter_cry[26]:FCI,5176
LatCnt_1/LatencyCounter_cry[26]:FCO,5176
LatCnt_1/LatencyCounter_cry[26]:S,5271
Quad_1/QuadXface_4/Latch1Reg[14]:CLK,
Quad_1/QuadXface_4/Latch1Reg[14]:D,15287
Quad_1/QuadXface_4/Latch1Reg[14]:EN,13858
Quad_1/QuadXface_4/Latch1Reg[14]:Q,
Decode_1/un1_exp0quadledstatuswrite_0_a2_1:A,
Decode_1/un1_exp0quadledstatuswrite_0_a2_1:B,
Decode_1/un1_exp0quadledstatuswrite_0_a2_1:C,
Decode_1/un1_exp0quadledstatuswrite_0_a2_1:Y,
WDT_1/WDTCounter_RNIS09F[15]:A,13005
WDT_1/WDTCounter_RNIS09F[15]:B,12949
WDT_1/WDTCounter_RNIS09F[15]:C,12861
WDT_1/WDTCounter_RNIS09F[15]:D,12751
WDT_1/WDTCounter_RNIS09F[15]:Y,12751
SerMemInt_1/ReadFlag_1:A,6303
SerMemInt_1/ReadFlag_1:B,14219
SerMemInt_1/ReadFlag_1:C,11848
SerMemInt_1/ReadFlag_1:D,10421
SerMemInt_1/ReadFlag_1:Y,6303
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[8]:CLK,12063
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[8]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[8]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[8]:Q,12063
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[8]:SLn,9714
DiscID_1/DiscCtrlID_1/M_Card_ID_LATCH:CLK,13077
DiscID_1/DiscCtrlID_1/M_Card_ID_LATCH:D,10773
DiscID_1/DiscCtrlID_1/M_Card_ID_LATCH:Q,13077
CtrlOut_1/ShiftEnable_RNI4TVP:A,13952
CtrlOut_1/ShiftEnable_RNI4TVP:B,9904
CtrlOut_1/ShiftEnable_RNI4TVP:C,14030
CtrlOut_1/ShiftEnable_RNI4TVP:D,13911
CtrlOut_1/ShiftEnable_RNI4TVP:Y,9904
ExpSigRoute_1/N_793_i:A,9538
ExpSigRoute_1/N_793_i:B,
ExpSigRoute_1/N_793_i:Y,9538
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[9]:CLK,11769
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[9]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[9]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[9]:Q,11769
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[9]:SLn,9714
MDTTop_1/un1_discoverIdDataOut_0_iv_1[4]:A,6071
MDTTop_1/un1_discoverIdDataOut_0_iv_1[4]:B,7027
MDTTop_1/un1_discoverIdDataOut_0_iv_1[4]:C,11401
MDTTop_1/un1_discoverIdDataOut_0_iv_1[4]:D,11370
MDTTop_1/un1_discoverIdDataOut_0_iv_1[4]:Y,6071
MDTTop_1/CountRA_cry[15]:B,5735
MDTTop_1/CountRA_cry[15]:FCI,5442
MDTTop_1/CountRA_cry[15]:FCO,5442
MDTTop_1/CountRA_cry[15]:S,5480
DATA_iobuf[2]/U0/U_IOOUTFF:A,3796
DATA_iobuf[2]/U0/U_IOOUTFF:Y,3796
ExpModLED_1/un28_slowenable_0:A,11309
ExpModLED_1/un28_slowenable_0:B,10421
ExpModLED_1/un28_slowenable_0:C,11611
ExpModLED_1/un28_slowenable_0:D,10469
ExpModLED_1/un28_slowenable_0:Y,10421
ExtADDR_ibuf[3]/U0/U_IOINFF:A,1260
ExtADDR_ibuf[3]/U0/U_IOINFF:Y,1260
SSITop_2/Serial2ParallelData[30]:CLK,15326
SSITop_2/Serial2ParallelData[30]:D,15326
SSITop_2/Serial2ParallelData[30]:EN,10706
SSITop_2/Serial2ParallelData[30]:Q,15326
SSITop_2/Serial2ParallelData[30]:SLn,11847
SerMemInt_1/WriteFlag_1:A,6303
SerMemInt_1/WriteFlag_1:B,14173
SerMemInt_1/WriteFlag_1:C,11848
SerMemInt_1/WriteFlag_1:D,10421
SerMemInt_1/WriteFlag_1:Y,6303
SerMemInt_1/SerialDataOutputMux_2[0]:A,5010
SerMemInt_1/SerialDataOutputMux_2[0]:B,12902
SerMemInt_1/SerialDataOutputMux_2[0]:C,12756
SerMemInt_1/SerialDataOutputMux_2[0]:D,11540
SerMemInt_1/SerialDataOutputMux_2[0]:Y,5010
ExpSigRoute_2/ExpQ1_FaultA_i:A,9540
ExpSigRoute_2/ExpQ1_FaultA_i:B,
ExpSigRoute_2/ExpQ1_FaultA_i:Y,9540
Decode_1/un4_exp1dio8configwrite_0_a2_0:A,4926
Decode_1/un4_exp1dio8configwrite_0_a2_0:B,-8741
Decode_1/un4_exp1dio8configwrite_0_a2_0:C,-8821
Decode_1/un4_exp1dio8configwrite_0_a2_0:Y,-8821
ExpModLED_1/Exp1LED_RNO[3]:A,
ExpModLED_1/Exp1LED_RNO[3]:B,-12353
ExpModLED_1/Exp1LED_RNO[3]:C,-10043
ExpModLED_1/Exp1LED_RNO[3]:Y,-12353
SerMemInt_1/DataBuffer[2]:CLK,6221
SerMemInt_1/DataBuffer[2]:D,
SerMemInt_1/DataBuffer[2]:EN,
SerMemInt_1/DataBuffer[2]:Q,6221
QA1_Home_ibuf/U0/U_IOPAD:PAD,
QA1_Home_ibuf/U0/U_IOPAD:Y,
DIO8_1/IntDout_3_1_0_wmux_0[27]:A,10501
DIO8_1/IntDout_3_1_0_wmux_0[27]:B,11548
DIO8_1/IntDout_3_1_0_wmux_0[27]:C,13350
DIO8_1/IntDout_3_1_0_wmux_0[27]:D,13090
DIO8_1/IntDout_3_1_0_wmux_0[27]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[27]:Y,10501
SSITop_2/linebreakdelay_1:A,14603
SSITop_2/linebreakdelay_1:B,14547
SSITop_2/linebreakdelay_1:C,13118
SSITop_2/linebreakdelay_1:D,13004
SSITop_2/linebreakdelay_1:Y,13004
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0_8:A,10910
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0_8:B,10860
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0_8:C,10763
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0_8:D,10645
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0_8:Y,10645
MDTTop_1/CountRA_cry[11]:B,5659
MDTTop_1/CountRA_cry[11]:FCI,5442
MDTTop_1/CountRA_cry[11]:FCO,5442
MDTTop_1/CountRA_cry[11]:S,5556
ExpModLED_1/un36_data_i_a2_i_a2_0:A,3615
ExpModLED_1/un36_data_i_a2_i_a2_0:B,6000
ExpModLED_1/un36_data_i_a2_i_a2_0:C,5789
ExpModLED_1/un36_data_i_a2_i_a2_0:Y,3615
ExpModLED_1/un1_synchedtick_2_i_0_o2_RNIHTVM:A,11895
ExpModLED_1/un1_synchedtick_2_i_0_o2_RNIHTVM:B,11743
ExpModLED_1/un1_synchedtick_2_i_0_o2_RNIHTVM:C,10522
ExpModLED_1/un1_synchedtick_2_i_0_o2_RNIHTVM:Y,10522
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[2]:A,5834
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[2]:B,13777
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[2]:C,14966
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[2]:D,11404
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[2]:Y,5834
MDTTop_1/un1_discoverIdDataOut_0_iv_2_RNO[15]:A,14847
MDTTop_1/un1_discoverIdDataOut_0_iv_2_RNO[15]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_2_RNO[15]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_2_RNO[15]:D,4544
MDTTop_1/un1_discoverIdDataOut_0_iv_2_RNO[15]:Y,4544
Decode_1/un1_data_5:A,8541
Decode_1/un1_data_5:B,14949
Decode_1/un1_data_5:C,8374
Decode_1/un1_data_5:Y,8374
CtrlIO_1/DataBufferIn[6]:CLK,15334
CtrlIO_1/DataBufferIn[6]:D,15326
CtrlIO_1/DataBufferIn[6]:EN,12103
CtrlIO_1/DataBufferIn[6]:Q,15334
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[13]:A,10747
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[13]:B,10684
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[13]:C,11017
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[13]:D,10712
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[13]:FCO,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[13]:Y,10684
DIO8_1/InputShiftRegister[11]:CLK,15303
DIO8_1/InputShiftRegister[11]:D,15303
DIO8_1/InputShiftRegister[11]:EN,9791
DIO8_1/InputShiftRegister[11]:Q,15303
Quad_1/QuadXface_3/Latch0Reg[5]:CLK,
Quad_1/QuadXface_3/Latch0Reg[5]:D,15287
Quad_1/QuadXface_3/Latch0Reg[5]:EN,13858
Quad_1/QuadXface_3/Latch0Reg[5]:Q,
DIO8_1/D8OutputReg1[21]:ALn,-4495
DIO8_1/D8OutputReg1[21]:CLK,11986
DIO8_1/D8OutputReg1[21]:D,
DIO8_1/D8OutputReg1[21]:EN,-8821
DIO8_1/D8OutputReg1[21]:Q,11986
MDTTop_1/un17_retpulsedelayenable:A,4779
MDTTop_1/un17_retpulsedelayenable:B,4696
MDTTop_1/un17_retpulsedelayenable:Y,4696
Quad_1/QuadXface_6/Latch1Reg[10]:CLK,
Quad_1/QuadXface_6/Latch1Reg[10]:D,15287
Quad_1/QuadXface_6/Latch1Reg[10]:EN,13858
Quad_1/QuadXface_6/Latch1Reg[10]:Q,
M_Card_ID_DATA_ibuf/U0/U_IOPAD:PAD,
M_Card_ID_DATA_ibuf/U0/U_IOPAD:Y,
MDTTop_2/CountRA[11]:CLK,5659
MDTTop_2/CountRA[11]:D,5556
MDTTop_2/CountRA[11]:EN,5496
MDTTop_2/CountRA[11]:Q,5659
MDTTop_2/CountRA[11]:SLn,6387
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR[0],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR[1],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR[2],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR[3],13830
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR[4],13803
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR[5],13736
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR[6],7750
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR[7],7968
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR[8],7968
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR[9],9098
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR_ARST_N,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR_CLK,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR_EN,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_ADDR_SRST_N,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_BLK[0],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_BLK[1],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_DOUT[0],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_DOUT[1],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_DOUT[2],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_DOUT[3],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_DOUT[4],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_DOUT[5],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_DOUT[6],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_DOUT_ARST_N,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_DOUT_CLK,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_DOUT_EN,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:A_DOUT_SRST_N,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR[0],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR[1],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR[2],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR[3],13856
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR[4],13838
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR[5],13781
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR[6],7723
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR[7],7930
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR[8],7889
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR[9],9151
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR_ARST_N,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR_CLK,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR_EN,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:B_ADDR_SRST_N,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:B_BLK[0],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:B_BLK[1],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:B_DOUT_ARST_N,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:B_DOUT_CLK,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:B_DOUT_EN,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:B_DOUT_SRST_N,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_ADDR[0],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_ADDR[1],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_ADDR[2],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_ADDR[3],14118
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_ADDR[4],13995
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_ADDR[5],14007
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_ADDR[6],7995
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_ADDR[7],8168
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_ADDR[8],8138
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_ADDR[9],9369
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_ARST_N,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_BLK[0],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_BLK[1],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_CLK,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[0],10646
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[10],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[11],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[12],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[13],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[14],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[15],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[16],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[17],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[1],10532
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[2],10556
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[3],10565
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[4],10618
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[5],10623
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[6],10620
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[7],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[8],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_DIN[9],
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/INST_RAM64x18_IP:C_WEN,13918
SSITop_1/un155_data:A,15196
SSITop_1/un155_data:B,11787
SSITop_1/un155_data:Y,11787
RtdExpIDLED_1/Exp_Mxd_ID_CLK_i_m2:A,
RtdExpIDLED_1/Exp_Mxd_ID_CLK_i_m2:B,
RtdExpIDLED_1/Exp_Mxd_ID_CLK_i_m2:C,
RtdExpIDLED_1/Exp_Mxd_ID_CLK_i_m2:Y,
DIO8_1/State_Z[6]:ALn,13503
DIO8_1/State_Z[6]:CLK,12971
DIO8_1/State_Z[6]:D,6989
DIO8_1/State_Z[6]:Q,12971
Quad_1/QuadXface_6/QL1[0]:CLK,15334
Quad_1/QuadXface_6/QL1[0]:D,15604
Quad_1/QuadXface_6/QL1[0]:Q,15334
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO_0[13]:A,5979
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO_0[13]:B,14927
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO_0[13]:C,13885
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO_0[13]:D,13454
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO_0[13]:Y,5979
CtrlOut_1/ShiftRegister_4[10]:A,15612
CtrlOut_1/ShiftRegister_4[10]:B,14235
CtrlOut_1/ShiftRegister_4[10]:C,12813
CtrlOut_1/ShiftRegister_4[10]:Y,12813
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_7:IPC,
Quad_1/QuadXface_3/QuadCount_RNIH5237[8]:A,14028
Quad_1/QuadXface_3/QuadCount_RNIH5237[8]:B,10840
Quad_1/QuadXface_3/QuadCount_RNIH5237[8]:C,13812
Quad_1/QuadXface_3/QuadCount_RNIH5237[8]:FCI,10688
Quad_1/QuadXface_3/QuadCount_RNIH5237[8]:FCO,10688
Quad_1/QuadXface_3/QuadCount_RNIH5237[8]:S,10821
CtrlIO_1/controlIoDataOut_1[30]:A,16457
CtrlIO_1/controlIoDataOut_1[30]:B,15882
CtrlIO_1/controlIoDataOut_1[30]:C,16036
CtrlIO_1/controlIoDataOut_1[30]:D,
CtrlIO_1/controlIoDataOut_1[30]:Y,15882
SSITop_2/ssiDataOut_0[2]:A,13977
SSITop_2/ssiDataOut_0[2]:B,
SSITop_2/ssiDataOut_0[2]:C,
SSITop_2/ssiDataOut_0[2]:Y,13977
WDT_1/PUReg_s[0]:A,14326
WDT_1/PUReg_s[0]:B,14143
WDT_1/PUReg_s[0]:C,-3956
WDT_1/PUReg_s[0]:D,
WDT_1/PUReg_s[0]:Y,-3956
SSITop_2/DataLength[0]:CLK,14442
SSITop_2/DataLength[0]:D,
SSITop_2/DataLength[0]:EN,-7390
SSITop_2/DataLength[0]:Q,14442
SerMemInt_1/IncOperationFaultCount_RNO_1:A,11805
SerMemInt_1/IncOperationFaultCount_RNO_1:B,10799
SerMemInt_1/IncOperationFaultCount_RNO_1:C,9555
SerMemInt_1/IncOperationFaultCount_RNO_1:D,8166
SerMemInt_1/IncOperationFaultCount_RNO_1:Y,8166
Quad_1/QuadXface_6/QuadCount[1]:CLK,10645
Quad_1/QuadXface_6/QuadCount[1]:D,10936
Quad_1/QuadXface_6/QuadCount[1]:Q,10645
Quad_1/QuadXface_6/QuadCount[1]:SLn,11847
Quad_1/QuadXface_3/Latch1Reg[3]:CLK,
Quad_1/QuadXface_3/Latch1Reg[3]:D,15287
Quad_1/QuadXface_3/Latch1Reg[3]:EN,13858
Quad_1/QuadXface_3/Latch1Reg[3]:Q,
SSITop_1/TransducerSelect[2]:CLK,14332
SSITop_1/TransducerSelect[2]:D,
SSITop_1/TransducerSelect[2]:EN,-7390
SSITop_1/TransducerSelect[2]:Q,14332
Analog_1/StateMach_1/ConversionCounter[0]:CLK,12851
Analog_1/StateMach_1/ConversionCounter[0]:D,10994
Analog_1/StateMach_1/ConversionCounter[0]:Q,12851
DIO8_1/D8OutputReg1[19]:ALn,-4495
DIO8_1/D8OutputReg1[19]:CLK,11986
DIO8_1/D8OutputReg1[19]:D,
DIO8_1/D8OutputReg1[19]:EN,-8821
DIO8_1/D8OutputReg1[19]:Q,11986
Quad_1/QuadXface_5/IllegalTransitionLat:CLK,15334
Quad_1/QuadXface_5/IllegalTransitionLat:EN,11088
Quad_1/QuadXface_5/IllegalTransitionLat:Q,15334
Quad_1/QuadXface_5/IllegalTransitionLat:SLn,11847
DIO8_1/D8InputReg0_Z[2]:CLK,
DIO8_1/D8InputReg0_Z[2]:D,15303
DIO8_1/D8InputReg0_Z[2]:EN,12603
DIO8_1/D8InputReg0_Z[2]:Q,
Quad_1/QuadXface_4/HomeReg[4]:CLK,
Quad_1/QuadXface_4/HomeReg[4]:D,15287
Quad_1/QuadXface_4/HomeReg[4]:EN,15120
Quad_1/QuadXface_4/HomeReg[4]:Q,
Quad_1/QuadXface_2/QuadDataOut_1_m4[0]:A,
Quad_1/QuadXface_2/QuadDataOut_1_m4[0]:B,11572
Quad_1/QuadXface_2/QuadDataOut_1_m4[0]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m4[0]:Y,11572
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_0_8:A,11055
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_0_8:B,11005
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_0_8:C,10908
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_0_8:D,10790
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_0_8:Y,10790
SerMemInt_1/ReadLatch_1:A,
SerMemInt_1/ReadLatch_1:B,5886
SerMemInt_1/ReadLatch_1:C,
SerMemInt_1/ReadLatch_1:D,-5261
SerMemInt_1/ReadLatch_1:Y,-5261
ExpModLED_1/Exp2LED[0]:ALn,-4495
ExpModLED_1/Exp2LED[0]:CLK,14402
ExpModLED_1/Exp2LED[0]:D,
ExpModLED_1/Exp2LED[0]:EN,-11188
ExpModLED_1/Exp2LED[0]:Q,14402
SSITop_1/SSIDataLatch_Z[12]:CLK,
SSITop_1/SSIDataLatch_Z[12]:D,15326
SSITop_1/SSIDataLatch_Z[12]:EN,12103
SSITop_1/SSIDataLatch_Z[12]:Q,
Quad_1/QuadXface_6/QuadCount[13]:CLK,9840
Quad_1/QuadXface_6/QuadCount[13]:D,10726
Quad_1/QuadXface_6/QuadCount[13]:Q,9840
Quad_1/QuadXface_6/QuadCount[13]:SLn,11847
DIO8_1/D8OutputReg0[15]:ALn,-4495
DIO8_1/D8OutputReg0[15]:CLK,12185
DIO8_1/D8OutputReg0[15]:D,
DIO8_1/D8OutputReg0[15]:EN,-9145
DIO8_1/D8OutputReg0[15]:Q,12185
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_6:IPA,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_6:IPC,
SSITop_2/ClkOn_1:A,14278
SSITop_2/ClkOn_1:B,14211
SSITop_2/ClkOn_1:C,14104
SSITop_2/ClkOn_1:Y,14104
ExpModLED_1/ShiftRegister1[1]:CLK,14333
ExpModLED_1/ShiftRegister1[1]:D,9180
ExpModLED_1/ShiftRegister1[1]:EN,12691
ExpModLED_1/ShiftRegister1[1]:Q,14333
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[0]:CLK,13180
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[0]:D,9570
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[0]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[0]:Q,13180
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[0]:SLn,9714
CtrlIO_1/Count[0]:ALn,13503
CtrlIO_1/Count[0]:CLK,10769
CtrlIO_1/Count[0]:D,8294
CtrlIO_1/Count[0]:Q,10769
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_21:EN,13918
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_21:IPENn,13918
WDT_1/AccessKeyReg1_RNO[0]:A,14233
WDT_1/AccessKeyReg1_RNO[0]:B,
WDT_1/AccessKeyReg1_RNO[0]:Y,14233
SSITop_2/Serial2ParallelData[12]:CLK,15326
SSITop_2/Serial2ParallelData[12]:D,15326
SSITop_2/Serial2ParallelData[12]:EN,10706
SSITop_2/Serial2ParallelData[12]:Q,15326
SSITop_2/Serial2ParallelData[12]:SLn,11847
MDTTop_1/ParamWrite_or_0_o2:A,-7666
MDTTop_1/ParamWrite_or_0_o2:B,-5427
MDTTop_1/ParamWrite_or_0_o2:C,-5485
MDTTop_1/ParamWrite_or_0_o2:Y,-7666
CtrlOut_2/ControlOutputWriteLatched2_1:A,13308
CtrlOut_2/ControlOutputWriteLatched2_1:B,13206
CtrlOut_2/ControlOutputWriteLatched2_1:Y,13206
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[11]:CLK,13114
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[11]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[11]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[11]:Q,13114
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[11]:SLn,9714
ExtADDR_ibuf[10]/U0/U_IOPAD:PAD,1452
ExtADDR_ibuf[10]/U0/U_IOPAD:Y,1452
LatCnt_1/LatencyCounter[29]:CLK,5735
LatCnt_1/LatencyCounter[29]:D,5214
LatCnt_1/LatencyCounter[29]:EN,-6247
LatCnt_1/LatencyCounter[29]:Q,5735
LatCnt_1/LatencyCounter[29]:SLn,-5250
Exp1Data_iobuf[3]/U0/U_IOPAD:D,
Exp1Data_iobuf[3]/U0/U_IOPAD:E,
Exp1Data_iobuf[3]/U0/U_IOPAD:PAD,
Exp1Data_iobuf[3]/U0/U_IOPAD:Y,
Decode_1/un1_exp2quadcountread_0_a2_0:A,-13180
Decode_1/un1_exp2quadcountread_0_a2_0:B,11485
Decode_1/un1_exp2quadcountread_0_a2_0:C,11343
Decode_1/un1_exp2quadcountread_0_a2_0:Y,-13180
Analog_1/DataBuf_1/AddrBank0_0[6]:A,13795
Analog_1/DataBuf_1/AddrBank0_0[6]:B,9098
Analog_1/DataBuf_1/AddrBank0_0[6]:C,
Analog_1/DataBuf_1/AddrBank0_0[6]:D,13695
Analog_1/DataBuf_1/AddrBank0_0[6]:Y,9098
Quad_1/QuadXface_1/un7_capturehomecounts_0_m2:A,12225
Quad_1/QuadXface_1/un7_capturehomecounts_0_m2:B,12127
Quad_1/QuadXface_1/un7_capturehomecounts_0_m2:C,13352
Quad_1/QuadXface_1/un7_capturehomecounts_0_m2:Y,12127
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[0]:CLK,11045
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[0]:D,9538
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[0]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[0]:Q,11045
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[0]:SLn,9714
Quad_1/QuadXface_4/LatchedDec_1_0:A,-3565
Quad_1/QuadXface_4/LatchedDec_1_0:B,-3629
Quad_1/QuadXface_4/LatchedDec_1_0:C,14161
Quad_1/QuadXface_4/LatchedDec_1_0:D,-2707
Quad_1/QuadXface_4/LatchedDec_1_0:Y,-3629
MDTTop_1/un1_discoverIdDataOut_0_iv_2[23]:A,12807
MDTTop_1/un1_discoverIdDataOut_0_iv_2[23]:B,13874
MDTTop_1/un1_discoverIdDataOut_0_iv_2[23]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_2[23]:D,12152
MDTTop_1/un1_discoverIdDataOut_0_iv_2[23]:Y,12152
Quad_1/QuadXface_6/QuadDataOut_1_2[0]:A,
Quad_1/QuadXface_6/QuadDataOut_1_2[0]:B,12341
Quad_1/QuadXface_6/QuadDataOut_1_2[0]:C,12288
Quad_1/QuadXface_6/QuadDataOut_1_2[0]:D,
Quad_1/QuadXface_6/QuadDataOut_1_2[0]:Y,12288
Quad_1/QuadXface_6/QL0[2]:CLK,14215
Quad_1/QuadXface_6/QL0[2]:D,15318
Quad_1/QuadXface_6/QL0[2]:Q,14215
MDTTop_2/un3_mdtsimpdataout:A,
MDTTop_2/un3_mdtsimpdataout:B,
MDTTop_2/un3_mdtsimpdataout:C,14074
MDTTop_2/un3_mdtsimpdataout:D,
MDTTop_2/un3_mdtsimpdataout:Y,14074
Quad_1/QuadXface_1/Latch1Reg[6]:CLK,
Quad_1/QuadXface_1/Latch1Reg[6]:D,15287
Quad_1/QuadXface_1/Latch1Reg[6]:EN,13858
Quad_1/QuadXface_1/Latch1Reg[6]:Q,
ClkCtrl_1/PowerUpOneShot[2]:ALn,
ClkCtrl_1/PowerUpOneShot[2]:CLK,14223
ClkCtrl_1/PowerUpOneShot[2]:D,15326
ClkCtrl_1/PowerUpOneShot[2]:Q,14223
Quad_1/QuadXface_6/QuadDataOut_1_m2[9]:A,15137
Quad_1/QuadXface_6/QuadDataOut_1_m2[9]:B,15030
Quad_1/QuadXface_6/QuadDataOut_1_m2[9]:C,13876
Quad_1/QuadXface_6/QuadDataOut_1_m2[9]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2[9]:Y,13876
ExpSigRoute_3/un1_expa_clk_u_0[5]:A,
ExpSigRoute_3/un1_expa_clk_u_0[5]:B,
ExpSigRoute_3/un1_expa_clk_u_0[5]:C,
ExpSigRoute_3/un1_expa_clk_u_0[5]:D,
ExpSigRoute_3/un1_expa_clk_u_0[5]:Y,
Quad_1/QuadXface_1/QuadCount[9]:CLK,10902
Quad_1/QuadXface_1/QuadCount[9]:D,10802
Quad_1/QuadXface_1/QuadCount[9]:Q,10902
Quad_1/QuadXface_1/QuadCount[9]:SLn,11847
Analog_1/DataBuf_1/BankSelect:CLK,12406
Analog_1/DataBuf_1/BankSelect:D,11138
Analog_1/DataBuf_1/BankSelect:Q,12406
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO_0[2]:A,3796
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO_0[2]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO_0[2]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO_0[2]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO_0[2]:Y,3796
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[11]:CLK,12008
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[11]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[11]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[11]:Q,12008
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[11]:SLn,9714
Quad_1/QuadXface_2/QuadCount[15]:CLK,9896
Quad_1/QuadXface_2/QuadCount[15]:D,9830
Quad_1/QuadXface_2/QuadCount[15]:Q,9896
Quad_1/QuadXface_2/QuadCount[15]:SLn,11847
WDT_1/WDTCounter[14]:ALn,13503
WDT_1/WDTCounter[14]:CLK,11454
WDT_1/WDTCounter[14]:D,13651
WDT_1/WDTCounter[14]:EN,11256
WDT_1/WDTCounter[14]:Q,11454
MDTTop_1/un1_discoverIdDataOut_0_iv_11[2]:A,15216
MDTTop_1/un1_discoverIdDataOut_0_iv_11[2]:B,11273
MDTTop_1/un1_discoverIdDataOut_0_iv_11[2]:C,11701
MDTTop_1/un1_discoverIdDataOut_0_iv_11[2]:D,6567
MDTTop_1/un1_discoverIdDataOut_0_iv_11[2]:Y,6567
DATA_iobuf[30]/U0/U_IOOUTFF:A,2515
DATA_iobuf[30]/U0/U_IOOUTFF:Y,2515
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[15]:A,10686
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[15]:B,11724
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[15]:C,12065
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[15]:D,11760
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[15]:FCI,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[15]:Y,10686
CtrlOut_2/ShiftRegister[12]:CLK,14235
CtrlOut_2/ShiftRegister[12]:D,12813
CtrlOut_2/ShiftRegister[12]:EN,12700
CtrlOut_2/ShiftRegister[12]:Q,14235
DiscID_1/discoverIdDataOut_1_m2_2[10]:A,11777
DiscID_1/discoverIdDataOut_1_m2_2[10]:B,10061
DiscID_1/discoverIdDataOut_1_m2_2[10]:C,
DiscID_1/discoverIdDataOut_1_m2_2[10]:D,
DiscID_1/discoverIdDataOut_1_m2_2[10]:Y,10061
SSITop_1/DelayTerminalCount[8]:CLK,12639
SSITop_1/DelayTerminalCount[8]:D,
SSITop_1/DelayTerminalCount[8]:EN,-7666
SSITop_1/DelayTerminalCount[8]:Q,12639
Quad_1/QuadXface_5/un3_capturehomecounts_0_o2_1_0:A,12166
Quad_1/QuadXface_5/un3_capturehomecounts_0_o2_1_0:B,12116
Quad_1/QuadXface_5/un3_capturehomecounts_0_o2_1_0:C,13322
Quad_1/QuadXface_5/un3_capturehomecounts_0_o2_1_0:D,13179
Quad_1/QuadXface_5/un3_capturehomecounts_0_o2_1_0:Y,12116
Quad_1/QuadXface_4/Latch0ArmedState[1]:CLK,13406
Quad_1/QuadXface_4/Latch0ArmedState[1]:D,-10946
Quad_1/QuadXface_4/Latch0ArmedState[1]:Q,13406
Quad_1/QuadXface_1/QuadCount[14]:CLK,9796
Quad_1/QuadXface_1/QuadCount[14]:D,10707
Quad_1/QuadXface_1/QuadCount[14]:Q,9796
Quad_1/QuadXface_1/QuadCount[14]:SLn,11847
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_19:IPB,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_19:IPC,
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_o9_0:A,11999
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_o9_0:B,10636
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_o9_0:C,11862
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_o9_0:D,11745
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_o9_0:Y,10636
SerMemInt_1/DataBuffer[6]:CLK,6319
SerMemInt_1/DataBuffer[6]:D,
SerMemInt_1/DataBuffer[6]:EN,
SerMemInt_1/DataBuffer[6]:Q,6319
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[30]:A,6741
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[30]:B,3927
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[30]:C,2515
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[30]:D,5979
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[30]:Y,2515
SSITop_2/Serial2ParallelData[21]:CLK,15326
SSITop_2/Serial2ParallelData[21]:D,15326
SSITop_2/Serial2ParallelData[21]:EN,10706
SSITop_2/Serial2ParallelData[21]:Q,15326
SSITop_2/Serial2ParallelData[21]:SLn,11847
Quad_1/QuadXface_5/Latch1Reg[8]:CLK,
Quad_1/QuadXface_5/Latch1Reg[8]:D,15287
Quad_1/QuadXface_5/Latch1Reg[8]:EN,13858
Quad_1/QuadXface_5/Latch1Reg[8]:Q,
DiscID_1/DiscExpID_1/ExpansionID2_1[8]:CLK,-12914
DiscID_1/DiscExpID_1/ExpansionID2_1[8]:D,15310
DiscID_1/DiscExpID_1/ExpansionID2_1[8]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID2_1[8]:Q,-12914
Quad_1/QuadXface_1/intLatch1Lat:CLK,-3806
Quad_1/QuadXface_1/intLatch1Lat:D,11082
Quad_1/QuadXface_1/intLatch1Lat:Q,-3806
Quad_1/QuadXface_1/intLatch1Lat:SLn,11847
DIO8_1/d8DataOut_m2[19]:A,14313
DIO8_1/d8DataOut_m2[19]:B,13255
DIO8_1/d8DataOut_m2[19]:C,12060
DIO8_1/d8DataOut_m2[19]:D,
DIO8_1/d8DataOut_m2[19]:Y,12060
CtrlIO_1/controlIoDataOut_1_m1_i_0[27]:A,15973
CtrlIO_1/controlIoDataOut_1_m1_i_0[27]:B,16184
CtrlIO_1/controlIoDataOut_1_m1_i_0[27]:Y,15973
WDT_1/WDTCounter_cry[17]:B,13860
WDT_1/WDTCounter_cry[17]:C,13980
WDT_1/WDTCounter_cry[17]:D,15006
WDT_1/WDTCounter_cry[17]:FCI,13518
WDT_1/WDTCounter_cry[17]:FCO,13518
WDT_1/WDTCounter_cry[17]:S,13594
WDT_1/WDTCounter[5]:ALn,13503
WDT_1/WDTCounter[5]:CLK,11497
WDT_1/WDTCounter[5]:D,13822
WDT_1/WDTCounter[5]:EN,11256
WDT_1/WDTCounter[5]:Q,11497
SerMemInt_1/SerialDataCounter_4_0[1]:A,13308
SerMemInt_1/SerialDataCounter_4_0[1]:B,13206
SerMemInt_1/SerialDataCounter_4_0[1]:C,9530
SerMemInt_1/SerialDataCounter_4_0[1]:D,13000
SerMemInt_1/SerialDataCounter_4_0[1]:Y,9530
MDTTop_1/MDTPosition[12]:CLK,
MDTTop_1/MDTPosition[12]:D,5574
MDTTop_1/MDTPosition[12]:EN,5602
MDTTop_1/MDTPosition[12]:Q,
Quad_1/QuadXface_6/QuadDataOut_1_2[7]:A,
Quad_1/QuadXface_6/QuadDataOut_1_2[7]:B,14832
Quad_1/QuadXface_6/QuadDataOut_1_2[7]:C,14779
Quad_1/QuadXface_6/QuadDataOut_1_2[7]:D,
Quad_1/QuadXface_6/QuadDataOut_1_2[7]:Y,14779
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_35:IPENn,
Quad_1/QuadXface_2/IllegalTransitionLat:CLK,15334
Quad_1/QuadXface_2/IllegalTransitionLat:EN,11088
Quad_1/QuadXface_2/IllegalTransitionLat:Q,15334
Quad_1/QuadXface_2/IllegalTransitionLat:SLn,11847
ExpSigRoute_4/g0:A,
ExpSigRoute_4/g0:B,
ExpSigRoute_4/g0:C,
ExpSigRoute_4/g0:D,
ExpSigRoute_4/g0:Y,
Quad_1/QuadXface_6/IndexEdgeDetected_1_0:A,14379
Quad_1/QuadXface_6/IndexEdgeDetected_1_0:B,14227
Quad_1/QuadXface_6/IndexEdgeDetected_1_0:C,12832
Quad_1/QuadXface_6/IndexEdgeDetected_1_0:D,12888
Quad_1/QuadXface_6/IndexEdgeDetected_1_0:Y,12832
DIO8_1/Counter_Z[2]:CLK,9646
DIO8_1/Counter_Z[2]:D,7452
DIO8_1/Counter_Z[2]:Q,9646
SSITop_1/Serial2ParallelData[7]:CLK,15326
SSITop_1/Serial2ParallelData[7]:D,15326
SSITop_1/Serial2ParallelData[7]:EN,10706
SSITop_1/Serial2ParallelData[7]:Q,15326
SSITop_1/Serial2ParallelData[7]:SLn,11847
MDTTop_1/MDTPosition_1_cry_18:B,5736
MDTTop_1/MDTPosition_1_cry_18:FCI,5442
MDTTop_1/MDTPosition_1_cry_18:FCO,5442
MDTTop_1/MDTPosition_1_cry_18:S,5461
SSITop_2/CycleCounter_cry_cy[0]:B,12858
SSITop_2/CycleCounter_cry_cy[0]:C,12768
SSITop_2/CycleCounter_cry_cy[0]:FCO,13896
SSITop_2/CycleCounter_cry_cy[0]:Y,12768
WDT_1/WDTCounter[6]:ALn,13503
WDT_1/WDTCounter[6]:CLK,11585
WDT_1/WDTCounter[6]:D,13803
WDT_1/WDTCounter[6]:EN,11256
WDT_1/WDTCounter[6]:Q,11585
Quad_1/QuadXface_1/HomeReg[11]:CLK,
Quad_1/QuadXface_1/HomeReg[11]:D,15287
Quad_1/QuadXface_1/HomeReg[11]:EN,15120
Quad_1/QuadXface_1/HomeReg[11]:Q,
ExpModLED_1/intExpLEDSelect[1]:CLK,14188
ExpModLED_1/intExpLEDSelect[1]:D,-12045
ExpModLED_1/intExpLEDSelect[1]:EN,-3713
ExpModLED_1/intExpLEDSelect[1]:Q,14188
SerMemInt_1/StateMachine_ns_0_0[9]:A,9531
SerMemInt_1/StateMachine_ns_0_0[9]:B,211
SerMemInt_1/StateMachine_ns_0_0[9]:C,14160
SerMemInt_1/StateMachine_ns_0_0[9]:D,9423
SerMemInt_1/StateMachine_ns_0_0[9]:Y,211
Quad_1/QuadXface_4/Latch0Reg[12]:CLK,
Quad_1/QuadXface_4/Latch0Reg[12]:D,15287
Quad_1/QuadXface_4/Latch0Reg[12]:EN,13858
Quad_1/QuadXface_4/Latch0Reg[12]:Q,
MDTTop_1/LeadingCountDecode_1_0_.m3:A,4763
MDTTop_1/LeadingCountDecode_1_0_.m3:B,4688
MDTTop_1/LeadingCountDecode_1_0_.m3:Y,4688
Decode_1/un1_expa0led1read_0_a2:A,16487
Decode_1/un1_expa0led1read_0_a2:B,14014
Decode_1/un1_expa0led1read_0_a2:Y,14014
Quad_1/QuadXface_4/HomeTriggerType[2]:CLK,14451
Quad_1/QuadXface_4/HomeTriggerType[2]:D,
Quad_1/QuadXface_4/HomeTriggerType[2]:EN,-9981
Quad_1/QuadXface_4/HomeTriggerType[2]:Q,14451
DATA_iobuf[8]/U0/U_IOPAD:D,3624
DATA_iobuf[8]/U0/U_IOPAD:E,4878
DATA_iobuf[8]/U0/U_IOPAD:PAD,3624
DATA_iobuf[8]/U0/U_IOPAD:Y,
CtrlOut_2/DataBuffer[4]:ALn,-4495
CtrlOut_2/DataBuffer[4]:CLK,15612
CtrlOut_2/DataBuffer[4]:D,
CtrlOut_2/DataBuffer[4]:EN,
CtrlOut_2/DataBuffer[4]:Q,15612
DATA_iobuf[28]/U0/U_IOENFF:A,4878
DATA_iobuf[28]/U0/U_IOENFF:Y,4878
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux_0[2]:A,11543
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux_0[2]:B,12896
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux_0[2]:C,
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux_0[2]:D,
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux_0[2]:FCI,
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux_0[2]:Y,11543
DIO8_1/IntDout_3_1_0_wmux[15]:A,10721
DIO8_1/IntDout_3_1_0_wmux[15]:B,10395
DIO8_1/IntDout_3_1_0_wmux[15]:C,12185
DIO8_1/IntDout_3_1_0_wmux[15]:D,11880
DIO8_1/IntDout_3_1_0_wmux[15]:FCO,
DIO8_1/IntDout_3_1_0_wmux[15]:Y,10395
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[12]:A,13335
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[12]:B,13335
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[12]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[12]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[12]:Y,13335
Decode_1/MDT_SSIPositionRead0_0_a2_RNIRDAQ:A,7926
Decode_1/MDT_SSIPositionRead0_0_a2_RNIRDAQ:B,14503
Decode_1/MDT_SSIPositionRead0_0_a2_RNIRDAQ:C,15833
Decode_1/MDT_SSIPositionRead0_0_a2_RNIRDAQ:Y,7926
MDTTop_1/MDTPosition[0]:CLK,
MDTTop_1/MDTPosition[0]:D,5882
MDTTop_1/MDTPosition[0]:EN,5602
MDTTop_1/MDTPosition[0]:Q,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_35:IPENn,
ExpModLED_1/ShiftRegister3[4]:CLK,15334
ExpModLED_1/ShiftRegister3[4]:D,15334
ExpModLED_1/ShiftRegister3[4]:EN,10421
ExpModLED_1/ShiftRegister3[4]:Q,15334
ExpModLED_1/ShiftRegister3[4]:SLn,11310
DIO8_1/D8OutputReg3[26]:ALn,-4495
DIO8_1/D8OutputReg3[26]:CLK,13090
DIO8_1/D8OutputReg3[26]:D,
DIO8_1/D8OutputReg3[26]:EN,-8813
DIO8_1/D8OutputReg3[26]:Q,13090
Quad_1/QuadXface_6/un3_capturehomecounts_0_o2_1:A,12152
Quad_1/QuadXface_6/un3_capturehomecounts_0_o2_1:B,10771
Quad_1/QuadXface_6/un3_capturehomecounts_0_o2_1:C,12008
Quad_1/QuadXface_6/un3_capturehomecounts_0_o2_1:D,11898
Quad_1/QuadXface_6/un3_capturehomecounts_0_o2_1:Y,10771
Quad_1/QuadXface_1/Latch1ArmedState[0]:CLK,13326
Quad_1/QuadXface_1/Latch1ArmedState[0]:D,-11156
Quad_1/QuadXface_1/Latch1ArmedState[0]:Q,13326
MDTTop_1/un1_discoverIdDataOut_0_iv_2[15]:A,5835
MDTTop_1/un1_discoverIdDataOut_0_iv_2[15]:B,4544
MDTTop_1/un1_discoverIdDataOut_0_iv_2[15]:C,11298
MDTTop_1/un1_discoverIdDataOut_0_iv_2[15]:D,11972
MDTTop_1/un1_discoverIdDataOut_0_iv_2[15]:Y,4544
SerMemInt_1/un1_discoverIdDataOut_0_iv_2[21]:A,13965
SerMemInt_1/un1_discoverIdDataOut_0_iv_2[21]:B,
SerMemInt_1/un1_discoverIdDataOut_0_iv_2[21]:C,
SerMemInt_1/un1_discoverIdDataOut_0_iv_2[21]:D,8978
SerMemInt_1/un1_discoverIdDataOut_0_iv_2[21]:Y,8978
MDTTop_1/un1_discoverIdDataOut_0_iv_0[6]:A,
MDTTop_1/un1_discoverIdDataOut_0_iv_0[6]:B,6157
MDTTop_1/un1_discoverIdDataOut_0_iv_0[6]:C,3797
MDTTop_1/un1_discoverIdDataOut_0_iv_0[6]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_0[6]:Y,3797
ExpSigRoute_2/ExpA_DATA_3_0_a2[1]:A,9538
ExpSigRoute_2/ExpA_DATA_3_0_a2[1]:B,
ExpSigRoute_2/ExpA_DATA_3_0_a2[1]:Y,9538
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[8]:CLK,13260
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[8]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[8]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[8]:Q,13260
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[8]:SLn,9714
Quad_1/QuadXface_2/QuadDataOut_1[9]:A,13869
Quad_1/QuadXface_2/QuadDataOut_1[9]:B,12759
Quad_1/QuadXface_2/QuadDataOut_1[9]:C,14640
Quad_1/QuadXface_2/QuadDataOut_1[9]:D,14621
Quad_1/QuadXface_2/QuadDataOut_1[9]:Y,12759
DIO8_1/D8OutputReg0[10]:ALn,-4495
DIO8_1/D8OutputReg0[10]:CLK,12185
DIO8_1/D8OutputReg0[10]:D,
DIO8_1/D8OutputReg0[10]:EN,-9145
DIO8_1/D8OutputReg0[10]:Q,12185
DiscID_1/DiscCtrlID_1/Count[0]:CLK,12840
DiscID_1/DiscCtrlID_1/Count[0]:D,12739
DiscID_1/DiscCtrlID_1/Count[0]:EN,14285
DiscID_1/DiscCtrlID_1/Count[0]:Q,12840
Analog_1/StateMach_1/intExpA_CLK_RNIM0UN[0]:A,13680
Analog_1/StateMach_1/intExpA_CLK_RNIM0UN[0]:B,14083
Analog_1/StateMach_1/intExpA_CLK_RNIM0UN[0]:C,14015
Analog_1/StateMach_1/intExpA_CLK_RNIM0UN[0]:Y,13680
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[1]:CLK,10880
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[1]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[1]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[1]:Q,10880
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[1]:SLn,9714
Quad_1/QuadXface_5/QuadDataOut_1_m2[6]:A,13740
Quad_1/QuadXface_5/QuadDataOut_1_m2[6]:B,13542
Quad_1/QuadXface_5/QuadDataOut_1_m2[6]:C,12359
Quad_1/QuadXface_5/QuadDataOut_1_m2[6]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2[6]:Y,12359
ExpModLED_1/un4_intexpledselect_0_0:A,-12091
ExpModLED_1/un4_intexpledselect_0_0:B,-9732
ExpModLED_1/un4_intexpledselect_0_0:C,
ExpModLED_1/un4_intexpledselect_0_0:D,-11150
ExpModLED_1/un4_intexpledselect_0_0:Y,-12091
Quad_1/QuadXface_6/Latch0ArmedState_1[0]:A,-8429
Quad_1/QuadXface_6/Latch0ArmedState_1[0]:B,-3806
Quad_1/QuadXface_6/Latch0ArmedState_1[0]:C,14188
Quad_1/QuadXface_6/Latch0ArmedState_1[0]:D,
Quad_1/QuadXface_6/Latch0ArmedState_1[0]:Y,-8429
DiscID_1/discoverIdDataOut_1_1[16]:A,12876
DiscID_1/discoverIdDataOut_1_1[16]:B,13916
DiscID_1/discoverIdDataOut_1_1[16]:C,
DiscID_1/discoverIdDataOut_1_1[16]:D,13726
DiscID_1/discoverIdDataOut_1_1[16]:Y,12876
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[9]:CLK,-13180
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[9]:D,15310
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[9]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[9]:Q,-13180
WDT_1/PUReg[6]:CLK,13066
WDT_1/PUReg[6]:D,-3956
WDT_1/PUReg[6]:Q,13066
Quad_1/QuadXface_2/LatchedDec_1_0:A,-3565
Quad_1/QuadXface_2/LatchedDec_1_0:B,-3629
Quad_1/QuadXface_2/LatchedDec_1_0:C,14161
Quad_1/QuadXface_2/LatchedDec_1_0:D,-2707
Quad_1/QuadXface_2/LatchedDec_1_0:Y,-3629
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_14:C,10556
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_14:IPB,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_14:IPC,10556
WDT_1/PowerUp.Res_OS_1:A,14272
WDT_1/PowerUp.Res_OS_1:B,14236
WDT_1/PowerUp.Res_OS_1:Y,14236
Quad_1/QuadXface_5/Latch0Reg[2]:CLK,
Quad_1/QuadXface_5/Latch0Reg[2]:D,15287
Quad_1/QuadXface_5/Latch0Reg[2]:EN,13858
Quad_1/QuadXface_5/Latch0Reg[2]:Q,
SerMemInt_1/SecondPassRead:CLK,11946
SerMemInt_1/SecondPassRead:D,14161
SerMemInt_1/SecondPassRead:EN,9383
SerMemInt_1/SecondPassRead:Q,11946
SerMemInt_1/SecondPassRead:SLn,14004
Exp1Data_iobuf[1]/U0/U_IOENFF:A,
Exp1Data_iobuf[1]/U0/U_IOENFF:Y,
DIO8_1/un1_IntDout_iv_0[6]:A,13193
DIO8_1/un1_IntDout_iv_0[6]:B,13079
DIO8_1/un1_IntDout_iv_0[6]:C,10501
DIO8_1/un1_IntDout_iv_0[6]:D,10395
DIO8_1/un1_IntDout_iv_0[6]:Y,10395
Quad_1/QuadXface_6/IndexReg3_1_0:A,14325
Quad_1/QuadXface_6/IndexReg3_1_0:B,14227
Quad_1/QuadXface_6/IndexReg3_1_0:C,10994
Quad_1/QuadXface_6/IndexReg3_1_0:Y,10994
DIO8_1/D8OutputReg0[12]:ALn,-4495
DIO8_1/D8OutputReg0[12]:CLK,12185
DIO8_1/D8OutputReg0[12]:D,
DIO8_1/D8OutputReg0[12]:EN,-9145
DIO8_1/D8OutputReg0[12]:Q,12185
Quad_1/QuadXface_2/HomeTriggerType[0]:CLK,13352
Quad_1/QuadXface_2/HomeTriggerType[0]:D,
Quad_1/QuadXface_2/HomeTriggerType[0]:EN,-10145
Quad_1/QuadXface_2/HomeTriggerType[0]:Q,13352
Quad_1/QuadXface_2/QuadDataOut_1_2_1:A,12757
Quad_1/QuadXface_2/QuadDataOut_1_2_1:B,11367
Quad_1/QuadXface_2/QuadDataOut_1_2_1:C,12381
Quad_1/QuadXface_2/QuadDataOut_1_2_1:D,
Quad_1/QuadXface_2/QuadDataOut_1_2_1:Y,11367
MDTTop_1/un1_discoverIdDataOut_0_iv_10[7]:A,8098
MDTTop_1/un1_discoverIdDataOut_0_iv_10[7]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_10[7]:C,4797
MDTTop_1/un1_discoverIdDataOut_0_iv_10[7]:D,10456
MDTTop_1/un1_discoverIdDataOut_0_iv_10[7]:Y,4797
SSITop_2/linebreakdelay:A,13004
SSITop_2/linebreakdelay:B,12898
SSITop_2/linebreakdelay:C,12855
SSITop_2/linebreakdelay:Y,12855
MDTTop_1/un1_discoverIdDataOut_0_iv_1[23]:A,12715
MDTTop_1/un1_discoverIdDataOut_0_iv_1[23]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_1[23]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_1[23]:D,6854
MDTTop_1/un1_discoverIdDataOut_0_iv_1[23]:Y,6854
SSITop_1/DelayTerminalCount[5]:CLK,13000
SSITop_1/DelayTerminalCount[5]:D,
SSITop_1/DelayTerminalCount[5]:EN,-7666
SSITop_1/DelayTerminalCount[5]:Q,13000
Analog_1/StateMach_1/InterConversionDelayCNTR_RNO[10]:B,14046
Analog_1/StateMach_1/InterConversionDelayCNTR_RNO[10]:C,9603
Analog_1/StateMach_1/InterConversionDelayCNTR_RNO[10]:FCI,9477
Analog_1/StateMach_1/InterConversionDelayCNTR_RNO[10]:S,9477
Analog_1/StateMach_1/ConversionCounter[3]:CLK,13024
Analog_1/StateMach_1/ConversionCounter[3]:D,12583
Analog_1/StateMach_1/ConversionCounter[3]:Q,13024
Analog_1/StateMach_1/ConversionCounter[3]:SLn,11847
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_8:A,10810
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_8:B,10719
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_8:C,10666
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_8:D,10574
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_8:Y,10574
DIO8_1/D8OutputReg1[28]:ALn,-4495
DIO8_1/D8OutputReg1[28]:CLK,12987
DIO8_1/D8OutputReg1[28]:D,
DIO8_1/D8OutputReg1[28]:EN,-8821
DIO8_1/D8OutputReg1[28]:Q,12987
MDTTop_1/LeadingCount[0]:CLK,5506
MDTTop_1/LeadingCount[0]:D,4688
MDTTop_1/LeadingCount[0]:EN,6895
MDTTop_1/LeadingCount[0]:Q,5506
Quad_1/QuadXface_5/QL0[1]:CLK,14263
Quad_1/QuadXface_5/QL0[1]:D,15334
Quad_1/QuadXface_5/QL0[1]:Q,14263
Exp2Data_iobuf[2]/U0/U_IOPAD:D,
Exp2Data_iobuf[2]/U0/U_IOPAD:E,
Exp2Data_iobuf[2]/U0/U_IOPAD:PAD,
Exp2Data_iobuf[2]/U0/U_IOPAD:Y,
DiscID_1/DiscCtrlID_1/State_RNO[0]:A,14302
DiscID_1/DiscCtrlID_1/State_RNO[0]:B,14219
DiscID_1/DiscCtrlID_1/State_RNO[0]:C,12603
DiscID_1/DiscCtrlID_1/State_RNO[0]:D,13018
DiscID_1/DiscCtrlID_1/State_RNO[0]:Y,12603
LatCnt_1/LatencyCounter_cry[29]:B,5735
LatCnt_1/LatencyCounter_cry[29]:FCI,5176
LatCnt_1/LatencyCounter_cry[29]:FCO,5176
LatCnt_1/LatencyCounter_cry[29]:S,5214
SerMemInt_1/StateMachine_ns_0_0[8]:A,14309
SerMemInt_1/StateMachine_ns_0_0[8]:B,14204
SerMemInt_1/StateMachine_ns_0_0[8]:C,10682
SerMemInt_1/StateMachine_ns_0_0[8]:D,9158
SerMemInt_1/StateMachine_ns_0_0[8]:Y,9158
MDTTop_2/State_RNO[2]:A,-3689
MDTTop_2/State_RNO[2]:B,5871
MDTTop_2/State_RNO[2]:C,3352
MDTTop_2/State_RNO[2]:D,3508
MDTTop_2/State_RNO[2]:Y,-3689
LatCnt_1/LatencyCounter[25]:CLK,5659
LatCnt_1/LatencyCounter[25]:D,5290
LatCnt_1/LatencyCounter[25]:EN,-6247
LatCnt_1/LatencyCounter[25]:Q,5659
LatCnt_1/LatencyCounter[25]:SLn,-5250
CtrlOut_1/DataBuffer[15]:ALn,-4495
CtrlOut_1/DataBuffer[15]:CLK,15666
CtrlOut_1/DataBuffer[15]:D,
CtrlOut_1/DataBuffer[15]:EN,
CtrlOut_1/DataBuffer[15]:Q,15666
WDT_1/AccessKeyReg1_RNO[3]:A,14233
WDT_1/AccessKeyReg1_RNO[3]:B,
WDT_1/AccessKeyReg1_RNO[3]:Y,14233
Quad_1/QuadXface_6/QuadDataOut_1_10:A,15235
Quad_1/QuadXface_6/QuadDataOut_1_10:B,
Quad_1/QuadXface_6/QuadDataOut_1_10:Y,15235
Quad_1/QuadXface_4/HomeLat:CLK,
Quad_1/QuadXface_4/HomeLat:D,15318
Quad_1/QuadXface_4/HomeLat:EN,12103
Quad_1/QuadXface_4/HomeLat:Q,
Analog_1/StateMach_1/State_RNO[0]:A,9984
Analog_1/StateMach_1/State_RNO[0]:B,12546
Analog_1/StateMach_1/State_RNO[0]:Y,9984
Quad_1/QuadXface_1/Latch1ArmedState_1[0]:A,-11156
Quad_1/QuadXface_1/Latch1ArmedState_1[0]:B,-3806
Quad_1/QuadXface_1/Latch1ArmedState_1[0]:C,14188
Quad_1/QuadXface_1/Latch1ArmedState_1[0]:D,
Quad_1/QuadXface_1/Latch1ArmedState_1[0]:Y,-11156
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[3]:A,14669
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[3]:B,14610
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[3]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[3]:D,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[3]:Y,14610
Quad_1/QuadXface_6/LatchedDec_1_0_0:A,-2443
Quad_1/QuadXface_6/LatchedDec_1_0_0:B,14212
Quad_1/QuadXface_6/LatchedDec_1_0_0:C,-3725
Quad_1/QuadXface_6/LatchedDec_1_0_0:D,-3837
Quad_1/QuadXface_6/LatchedDec_1_0_0:Y,-3837
CPULED_1/cpustatleddrive:A,
CPULED_1/cpustatleddrive:B,
CPULED_1/cpustatleddrive:Y,
DIO8_1/IntDout_3_1_0_wmux_0[9]:A,10395
DIO8_1/IntDout_3_1_0_wmux_0[9]:B,11442
DIO8_1/IntDout_3_1_0_wmux_0[9]:C,13244
DIO8_1/IntDout_3_1_0_wmux_0[9]:D,12970
DIO8_1/IntDout_3_1_0_wmux_0[9]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[9]:Y,10395
SSITop_2/SSIDataLatch[9]:CLK,
SSITop_2/SSIDataLatch[9]:D,15326
SSITop_2/SSIDataLatch[9]:EN,12103
SSITop_2/SSIDataLatch[9]:Q,
CPUCnf_1/dll_rst_queue[1]:ALn,
CPUCnf_1/dll_rst_queue[1]:CLK,15335
CPUCnf_1/dll_rst_queue[1]:D,15335
CPUCnf_1/dll_rst_queue[1]:Q,15335
M_AX1_RET_DATA_ibuf/U0/U_IOPAD:PAD,6194
M_AX1_RET_DATA_ibuf/U0/U_IOPAD:Y,6194
Quad_1/QuadXface_2/Latch0Reg[4]:CLK,
Quad_1/QuadXface_2/Latch0Reg[4]:D,15287
Quad_1/QuadXface_2/Latch0Reg[4]:EN,13858
Quad_1/QuadXface_2/Latch0Reg[4]:Q,
SSITop_1/SSIDataLatch_Z[0]:CLK,
SSITop_1/SSIDataLatch_Z[0]:D,15318
SSITop_1/SSIDataLatch_Z[0]:EN,12103
SSITop_1/SSIDataLatch_Z[0]:Q,
MDTTop_2/TransducerSelect[4]:CLK,
MDTTop_2/TransducerSelect[4]:D,
MDTTop_2/TransducerSelect[4]:EN,-7344
MDTTop_2/TransducerSelect[4]:Q,
MDTTop_2/TransducerSelect[4]:SLn,-3994
DATA_iobuf[24]/U0/U_IOINFF:A,
DATA_iobuf[24]/U0/U_IOINFF:Y,
ExpSigRoute_2/un5_serialmemorydatain_0_a2_RNIL6P85:A,6192
ExpSigRoute_2/un5_serialmemorydatain_0_a2_RNIL6P85:B,-641
ExpSigRoute_2/un5_serialmemorydatain_0_a2_RNIL6P85:C,
ExpSigRoute_2/un5_serialmemorydatain_0_a2_RNIL6P85:D,237
ExpSigRoute_2/un5_serialmemorydatain_0_a2_RNIL6P85:Y,-641
DiscID_1/DiscExpID_1/ExpansionID1_1_fast_RNII1BN[8]:A,-12114
DiscID_1/DiscExpID_1/ExpansionID1_1_fast_RNII1BN[8]:B,-12156
DiscID_1/DiscExpID_1/ExpansionID1_1_fast_RNII1BN[8]:C,-12267
DiscID_1/DiscExpID_1/ExpansionID1_1_fast_RNII1BN[8]:Y,-12267
Quad_1/QuadXface_5/QuadCount[1]:CLK,9722
Quad_1/QuadXface_5/QuadCount[1]:D,10936
Quad_1/QuadXface_5/QuadCount[1]:Q,9722
Quad_1/QuadXface_5/QuadCount[1]:SLn,11847
Decode_1/un5_m_ax0_0_0_o2:A,-9582
Decode_1/un5_m_ax0_0_0_o2:B,-9692
Decode_1/un5_m_ax0_0_0_o2:C,-9731
Decode_1/un5_m_ax0_0_0_o2:D,-10910
Decode_1/un5_m_ax0_0_0_o2:Y,-10910
SSITop_1/TurnShiftOff_RNIFOAQ:A,14159
SSITop_1/TurnShiftOff_RNIFOAQ:B,14044
SSITop_1/TurnShiftOff_RNIFOAQ:C,12871
SSITop_1/TurnShiftOff_RNIFOAQ:Y,12871
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[11]:A,13580
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[11]:B,13392
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[11]:C,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[11]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[11]:Y,13392
Quad_1/QuadXface_5/QuadDataOut_1_m3_1[15]:A,11523
Quad_1/QuadXface_5/QuadDataOut_1_m3_1[15]:B,11292
Quad_1/QuadXface_5/QuadDataOut_1_m3_1[15]:C,
Quad_1/QuadXface_5/QuadDataOut_1_m3_1[15]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m3_1[15]:Y,11292
MDTTop_1/un1_discoverIdDataOut_0_iv_3[4]:A,11556
MDTTop_1/un1_discoverIdDataOut_0_iv_3[4]:B,4614
MDTTop_1/un1_discoverIdDataOut_0_iv_3[4]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_3[4]:D,11045
MDTTop_1/un1_discoverIdDataOut_0_iv_3[4]:Y,4614
Exp0Data_iobuf[1]/U0/U_IOINFF:A,
Exp0Data_iobuf[1]/U0/U_IOINFF:Y,
Exp0Data_iobuf[3]/U0/U_IOPAD:D,
Exp0Data_iobuf[3]/U0/U_IOPAD:E,
Exp0Data_iobuf[3]/U0/U_IOPAD:PAD,
Exp0Data_iobuf[3]/U0/U_IOPAD:Y,
WDT_1/WDTCounter_cry[6]:B,13651
WDT_1/WDTCounter_cry[6]:C,13772
WDT_1/WDTCounter_cry[6]:D,14797
WDT_1/WDTCounter_cry[6]:FCI,13518
WDT_1/WDTCounter_cry[6]:FCO,13518
WDT_1/WDTCounter_cry[6]:S,13803
DIO8_1/D8OutputReg2[27]:ALn,-4495
DIO8_1/D8OutputReg2[27]:CLK,13350
DIO8_1/D8OutputReg2[27]:D,
DIO8_1/D8OutputReg2[27]:EN,-9175
DIO8_1/D8OutputReg2[27]:Q,13350
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3:A,9651
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3:B,11919
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3:C,10666
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3:D,10574
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3:Y,9651
MDTTop_1/StartInterrogation_RNO:A,5858
MDTTop_1/StartInterrogation_RNO:B,-3830
MDTTop_1/StartInterrogation_RNO:Y,-3830
CtrlOut_2/un2_synchedtick:A,9904
CtrlOut_2/un2_synchedtick:B,12915
CtrlOut_2/un2_synchedtick:Y,9904
SerMemInt_1/StateMachine_ns_0_0_o2_2_RNIS2AK1[3]:A,9502
SerMemInt_1/StateMachine_ns_0_0_o2_2_RNIS2AK1[3]:B,9384
SerMemInt_1/StateMachine_ns_0_0_o2_2_RNIS2AK1[3]:C,9338
SerMemInt_1/StateMachine_ns_0_0_o2_2_RNIS2AK1[3]:D,8166
SerMemInt_1/StateMachine_ns_0_0_o2_2_RNIS2AK1[3]:Y,8166
Quad_1/QuadXface_6/EdgeMode_3_i_m2:A,-6860
Quad_1/QuadXface_6/EdgeMode_3_i_m2:B,-3763
Quad_1/QuadXface_6/EdgeMode_3_i_m2:C,14089
Quad_1/QuadXface_6/EdgeMode_3_i_m2:D,
Quad_1/QuadXface_6/EdgeMode_3_i_m2:Y,-6860
Quad_1/QuadXface_5/Latch1ArmedState_1[1]:A,-8429
Quad_1/QuadXface_5/Latch1ArmedState_1[1]:B,-3806
Quad_1/QuadXface_5/Latch1ArmedState_1[1]:C,14188
Quad_1/QuadXface_5/Latch1ArmedState_1[1]:D,
Quad_1/QuadXface_5/Latch1ArmedState_1[1]:Y,-8429
ExpSigRoute_1/un1_serialmemorydataout_iv_0_a2_1[1]:A,
ExpSigRoute_1/un1_serialmemorydataout_iv_0_a2_1[1]:B,
ExpSigRoute_1/un1_serialmemorydataout_iv_0_a2_1[1]:C,
ExpSigRoute_1/un1_serialmemorydataout_iv_0_a2_1[1]:Y,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_9:IPENn,
MDTTop_2/State_nss_i_i_1[0]:A,4853
MDTTop_2/State_nss_i_i_1[0]:B,4768
MDTTop_2/State_nss_i_i_1[0]:C,2448
MDTTop_2/State_nss_i_i_1[0]:D,-6164
MDTTop_2/State_nss_i_i_1[0]:Y,-6164
Decode_1/MDT_SSIDelayWrite1_0_a2_0:A,11329
Decode_1/MDT_SSIDelayWrite1_0_a2_0:B,11178
Decode_1/MDT_SSIDelayWrite1_0_a2_0:Y,11178
CtrlOut_1/DataBuffer[1]:ALn,-4495
CtrlOut_1/DataBuffer[1]:CLK,15612
CtrlOut_1/DataBuffer[1]:D,
CtrlOut_1/DataBuffer[1]:EN,
CtrlOut_1/DataBuffer[1]:Q,15612
ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0:An,
ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0:YNn,
Analog_1/DataBuf_1/AddrBank1_i_m2[0]:A,14170
Analog_1/DataBuf_1/AddrBank1_i_m2[0]:B,13830
Analog_1/DataBuf_1/AddrBank1_i_m2[0]:C,15361
Analog_1/DataBuf_1/AddrBank1_i_m2[0]:Y,13830
SSITop_1/SequenceOn:CLK,12858
SSITop_1/SequenceOn:D,14129
SSITop_1/SequenceOn:Q,12858
Quad_1/QuadXface_3/un3_capturelatch1counts_0:A,13326
Quad_1/QuadXface_3/un3_capturelatch1counts_0:B,14407
Quad_1/QuadXface_3/un3_capturelatch1counts_0:C,13059
Quad_1/QuadXface_3/un3_capturelatch1counts_0:D,12964
Quad_1/QuadXface_3/un3_capturelatch1counts_0:Y,12964
Quad_1/QuadXface_3/QL1[0]:CLK,15334
Quad_1/QuadXface_3/QL1[0]:D,9531
Quad_1/QuadXface_3/QL1[0]:Q,15334
ExpModLED_1/Exp2LED[3]:ALn,-4495
ExpModLED_1/Exp2LED[3]:CLK,13125
ExpModLED_1/Exp2LED[3]:D,-12221
ExpModLED_1/Exp2LED[3]:Q,13125
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[15]:A,10975
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[15]:B,11104
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[15]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[15]:D,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[15]:Y,10975
DiscID_1/discoverIdDataOut_1_m2_2[11]:A,11777
DiscID_1/discoverIdDataOut_1_m2_2[11]:B,10061
DiscID_1/discoverIdDataOut_1_m2_2[11]:C,
DiscID_1/discoverIdDataOut_1_m2_2[11]:D,
DiscID_1/discoverIdDataOut_1_m2_2[11]:Y,10061
SerMemInt_1/intSerialMemoryClock_0_0_0_tz:A,9645
SerMemInt_1/intSerialMemoryClock_0_0_0_tz:B,11453
SerMemInt_1/intSerialMemoryClock_0_0_0_tz:C,10934
SerMemInt_1/intSerialMemoryClock_0_0_0_tz:Y,9645
QA1_RegY_NegLmt_ibuf/U0/U_IOINFF:A,
QA1_RegY_NegLmt_ibuf/U0/U_IOINFF:Y,
Quad_1/QuadXface_3/Latch0Reg[6]:CLK,
Quad_1/QuadXface_3/Latch0Reg[6]:D,15287
Quad_1/QuadXface_3/Latch0Reg[6]:EN,13858
Quad_1/QuadXface_3/Latch0Reg[6]:Q,
Decode_1/un1_data_2_RNIS8PS:A,14074
Decode_1/un1_data_2_RNIS8PS:B,7136
Decode_1/un1_data_2_RNIS8PS:Y,7136
DiscID_1/DiscExpID_1/ExpansionID3_1[13]:CLK,-11844
DiscID_1/DiscExpID_1/ExpansionID3_1[13]:D,15303
DiscID_1/DiscExpID_1/ExpansionID3_1[13]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID3_1[13]:Q,-11844
CtrlOut_2/ShiftEnable_RNI75T91:A,13952
CtrlOut_2/ShiftEnable_RNI75T91:B,9904
CtrlOut_2/ShiftEnable_RNI75T91:C,14030
CtrlOut_2/ShiftEnable_RNI75T91:D,13911
CtrlOut_2/ShiftEnable_RNI75T91:Y,9904
M_OUT0_CLK_obuf/U0/U_IOOUTFF:A,
M_OUT0_CLK_obuf/U0/U_IOOUTFF:Y,
MDTTop_1/Delay[2]:CLK,3366
MDTTop_1/Delay[2]:D,5727
MDTTop_1/Delay[2]:EN,4696
MDTTop_1/Delay[2]:Q,3366
MDTTop_1/Delay[2]:SLn,6387
SSITop_1/Serial2ParallelData[17]:CLK,15326
SSITop_1/Serial2ParallelData[17]:D,15326
SSITop_1/Serial2ParallelData[17]:EN,10706
SSITop_1/Serial2ParallelData[17]:Q,15326
SSITop_1/Serial2ParallelData[17]:SLn,11847
SerMemInt_1/intModuleAddress_RNI7RVI_0[2]:A,273
SerMemInt_1/intModuleAddress_RNI7RVI_0[2]:B,209
SerMemInt_1/intModuleAddress_RNI7RVI_0[2]:C,112
SerMemInt_1/intModuleAddress_RNI7RVI_0[2]:D,8035
SerMemInt_1/intModuleAddress_RNI7RVI_0[2]:Y,112
DIO8_1/d8DataOut_m2[9]:A,14313
DIO8_1/d8DataOut_m2[9]:B,13255
DIO8_1/d8DataOut_m2[9]:C,12060
DIO8_1/d8DataOut_m2[9]:D,
DIO8_1/d8DataOut_m2[9]:Y,12060
ExpModLED_1/Exp0LED_8_i_m2[3]:A,
ExpModLED_1/Exp0LED_8_i_m2[3]:B,-12399
ExpModLED_1/Exp0LED_8_i_m2[3]:C,-10043
ExpModLED_1/Exp0LED_8_i_m2[3]:Y,-12399
Exp_ID_DATA_ibuf/U0/U_IOINFF:A,
Exp_ID_DATA_ibuf/U0/U_IOINFF:Y,
SerMemInt_1/SerialDataOutputMux_1[1]:A,5212
SerMemInt_1/SerialDataOutputMux_1[1]:B,13136
SerMemInt_1/SerialDataOutputMux_1[1]:C,11838
SerMemInt_1/SerialDataOutputMux_1[1]:D,11688
SerMemInt_1/SerialDataOutputMux_1[1]:Y,5212
Quad_1/QuadXface_1/Latch1Reg[0]:CLK,
Quad_1/QuadXface_1/Latch1Reg[0]:D,15287
Quad_1/QuadXface_1/Latch1Reg[0]:EN,13858
Quad_1/QuadXface_1/Latch1Reg[0]:Q,
SSITop_2/DelayTerminalCount[1]:CLK,12966
SSITop_2/DelayTerminalCount[1]:D,
SSITop_2/DelayTerminalCount[1]:EN,-7666
SSITop_2/DelayTerminalCount[1]:Q,12966
MDTTop_1/un1_discoverIdDataOut_0_iv_8[16]:A,7262
MDTTop_1/un1_discoverIdDataOut_0_iv_8[16]:B,1689
MDTTop_1/un1_discoverIdDataOut_0_iv_8[16]:C,13011
MDTTop_1/un1_discoverIdDataOut_0_iv_8[16]:D,12479
MDTTop_1/un1_discoverIdDataOut_0_iv_8[16]:Y,1689
Quad_1/QuadXface_3/QuadDataOut_1_m2[4]:A,12649
Quad_1/QuadXface_3/QuadDataOut_1_m2[4]:B,12584
Quad_1/QuadXface_3/QuadDataOut_1_m2[4]:C,11401
Quad_1/QuadXface_3/QuadDataOut_1_m2[4]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2[4]:Y,11401
DiscID_1/DiscCtrlID_1/State_RNO[3]:A,14317
DiscID_1/DiscCtrlID_1/State_RNO[3]:B,14219
DiscID_1/DiscCtrlID_1/State_RNO[3]:C,13151
DiscID_1/DiscCtrlID_1/State_RNO[3]:D,13507
DiscID_1/DiscCtrlID_1/State_RNO[3]:Y,13151
Quad_1/QuadXface_2/QuadCount_RNIABL58[6]:A,13990
Quad_1/QuadXface_2/QuadCount_RNIABL58[6]:B,10802
Quad_1/QuadXface_2/QuadCount_RNIABL58[6]:C,13778
Quad_1/QuadXface_2/QuadCount_RNIABL58[6]:FCI,10688
Quad_1/QuadXface_2/QuadCount_RNIABL58[6]:FCO,10688
Quad_1/QuadXface_2/QuadCount_RNIABL58[6]:S,10859
ExpSigRoute_1/ExpA_DATA_1_0_a2[0]:A,9538
ExpSigRoute_1/ExpA_DATA_1_0_a2[0]:B,
ExpSigRoute_1/ExpA_DATA_1_0_a2[0]:Y,9538
SSITop_2/DataLength[3]:CLK,14589
SSITop_2/DataLength[3]:D,
SSITop_2/DataLength[3]:EN,-7390
SSITop_2/DataLength[3]:Q,14589
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_0:IPC,
MDTTop_1/PWMMagnetFaultLatch_1:A,5678
MDTTop_1/PWMMagnetFaultLatch_1:B,5886
MDTTop_1/PWMMagnetFaultLatch_1:C,4597
MDTTop_1/PWMMagnetFaultLatch_1:D,4630
MDTTop_1/PWMMagnetFaultLatch_1:Y,4597
SSITop_2/DelayTerminalCount[11]:CLK,13051
SSITop_2/DelayTerminalCount[11]:D,
SSITop_2/DelayTerminalCount[11]:EN,-7666
SSITop_2/DelayTerminalCount[11]:Q,13051
WDT_1/FPGAProgDOut_Z[25]:CLK,
WDT_1/FPGAProgDOut_Z[25]:D,
WDT_1/FPGAProgDOut_Z[25]:EN,-4037
WDT_1/FPGAProgDOut_Z[25]:Q,
SSITop_1/StartRead_RNO:A,12846
SSITop_1/StartRead_RNO:Y,12846
DiscID_1/DiscExpID_1/ExpansionID0_1[1]:CLK,11779
DiscID_1/DiscExpID_1/ExpansionID0_1[1]:D,15318
DiscID_1/DiscExpID_1/ExpansionID0_1[1]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID0_1[1]:Q,11779
DATA_iobuf[18]/U0/U_IOENFF:A,4878
DATA_iobuf[18]/U0/U_IOENFF:Y,4878
Quad_1/QuadXface_1/QuadCount_RNO[15]:B,9830
Quad_1/QuadXface_1/QuadCount_RNO[15]:C,13941
Quad_1/QuadXface_1/QuadCount_RNO[15]:FCI,10688
Quad_1/QuadXface_1/QuadCount_RNO[15]:S,9830
Quad_1/QuadXface_4/un7_capturehomecounts_0_a3:A,14641
Quad_1/QuadXface_4/un7_capturehomecounts_0_a3:B,12127
Quad_1/QuadXface_4/un7_capturehomecounts_0_a3:C,14451
Quad_1/QuadXface_4/un7_capturehomecounts_0_a3:D,14341
Quad_1/QuadXface_4/un7_capturehomecounts_0_a3:Y,12127
DiscID_1/DiscExpID_1/State[0]:CLK,11814
DiscID_1/DiscExpID_1/State[0]:D,12603
DiscID_1/DiscExpID_1/State[0]:Q,11814
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_28:IPENn,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_18:C,10620
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_18:IPB,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_18:IPC,10620
Analog_1/StateMach_1/InterConversionDelayCNTR[5]:CLK,10662
Analog_1/StateMach_1/InterConversionDelayCNTR[5]:D,9562
Analog_1/StateMach_1/InterConversionDelayCNTR[5]:EN,9726
Analog_1/StateMach_1/InterConversionDelayCNTR[5]:Q,10662
SSITop_2/HalfPeriod[4]:CLK,14449
SSITop_2/HalfPeriod[4]:D,
SSITop_2/HalfPeriod[4]:EN,-7666
SSITop_2/HalfPeriod[4]:Q,14449
DATA_iobuf[24]/U0/U_IOENFF:A,4878
DATA_iobuf[24]/U0/U_IOENFF:Y,4878
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_29:IPENn,
DATA_iobuf[17]/U0/U_IOPAD:D,3512
DATA_iobuf[17]/U0/U_IOPAD:E,4878
DATA_iobuf[17]/U0/U_IOPAD:PAD,3512
DATA_iobuf[17]/U0/U_IOPAD:Y,
Quad_1/QuadXface_3/QuadCount[13]:CLK,9704
Quad_1/QuadXface_3/QuadCount[13]:D,10726
Quad_1/QuadXface_3/QuadCount[13]:Q,9704
Quad_1/QuadXface_3/QuadCount[13]:SLn,11847
MDTTop_1/CountRA[16]:CLK,5736
MDTTop_1/CountRA[16]:D,5461
MDTTop_1/CountRA[16]:EN,5496
MDTTop_1/CountRA[16]:Q,5736
MDTTop_1/CountRA[16]:SLn,6387
DiscID_1/DiscExpID_1/State_RNO[0]:A,14271
DiscID_1/DiscExpID_1/State_RNO[0]:B,14204
DiscID_1/DiscExpID_1/State_RNO[0]:C,12603
DiscID_1/DiscExpID_1/State_RNO[0]:D,13018
DiscID_1/DiscExpID_1/State_RNO[0]:Y,12603
Decode_1/un3_fpgaidread_0_a2_6:A,1558
Decode_1/un3_fpgaidread_0_a2_6:B,2608
Decode_1/un3_fpgaidread_0_a2_6:C,2171
Decode_1/un3_fpgaidread_0_a2_6:D,2218
Decode_1/un3_fpgaidread_0_a2_6:Y,1558
DIO8_1/D8OutputReg1[25]:ALn,-4495
DIO8_1/D8OutputReg1[25]:CLK,11986
DIO8_1/D8OutputReg1[25]:D,
DIO8_1/D8OutputReg1[25]:EN,-8821
DIO8_1/D8OutputReg1[25]:Q,11986
Quad_1/QuadXface_4/un3_capturelatch1counts_0:A,13318
Quad_1/QuadXface_4/un3_capturelatch1counts_0:B,14407
Quad_1/QuadXface_4/un3_capturelatch1counts_0:C,13059
Quad_1/QuadXface_4/un3_capturelatch1counts_0:D,12964
Quad_1/QuadXface_4/un3_capturelatch1counts_0:Y,12964
Quad_1/QuadXface_4/QuadDataOut_1[20]:A,
Quad_1/QuadXface_4/QuadDataOut_1[20]:B,12914
Quad_1/QuadXface_4/QuadDataOut_1[20]:C,12738
Quad_1/QuadXface_4/QuadDataOut_1[20]:D,11181
Quad_1/QuadXface_4/QuadDataOut_1[20]:Y,11181
Quad_1/QuadXface_1/QuadCount[15]:CLK,9896
Quad_1/QuadXface_1/QuadCount[15]:D,9830
Quad_1/QuadXface_1/QuadCount[15]:Q,9896
Quad_1/QuadXface_1/QuadCount[15]:SLn,11847
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[10]:CLK,13097
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[10]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[10]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[10]:Q,13097
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[10]:SLn,9714
Quad_1/QuadXface_4/Latch1Reg[6]:CLK,
Quad_1/QuadXface_4/Latch1Reg[6]:D,15287
Quad_1/QuadXface_4/Latch1Reg[6]:EN,13858
Quad_1/QuadXface_4/Latch1Reg[6]:Q,
Quad_1/QuadXface_6/Direction:CLK,10795
Quad_1/QuadXface_6/Direction:D,-2531
Quad_1/QuadXface_6/Direction:EN,-3722
Quad_1/QuadXface_6/Direction:Q,10795
ExpModLED_1/un28_slowenable_0_RNIG4KQ:A,10421
ExpModLED_1/un28_slowenable_0_RNIG4KQ:B,11469
ExpModLED_1/un28_slowenable_0_RNIG4KQ:Y,10421
SSITop_1/ClkOn:CLK,12898
SSITop_1/ClkOn:D,14104
SSITop_1/ClkOn:Q,12898
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[9]:CLK,11716
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[9]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[9]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[9]:Q,11716
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[9]:SLn,9714
Quad_1/QuadXface_6/QB[2]:CLK,-3837
Quad_1/QuadXface_6/QB[2]:D,15318
Quad_1/QuadXface_6/QB[2]:Q,-3837
DiscID_1/DiscExpID_1/ExpansionID0_1[14]:CLK,-12322
DiscID_1/DiscExpID_1/ExpansionID0_1[14]:D,15310
DiscID_1/DiscExpID_1/ExpansionID0_1[14]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID0_1[14]:Q,-12322
Quad_1/QuadXface_3/Latch0Reg[2]:CLK,
Quad_1/QuadXface_3/Latch0Reg[2]:D,15287
Quad_1/QuadXface_3/Latch0Reg[2]:EN,13858
Quad_1/QuadXface_3/Latch0Reg[2]:Q,
WDT_1/WDTCounter_cry[2]:B,13618
WDT_1/WDTCounter_cry[2]:C,13696
WDT_1/WDTCounter_cry[2]:FCI,13518
WDT_1/WDTCounter_cry[2]:FCO,13518
WDT_1/WDTCounter_cry[2]:S,13879
SSITop_2/un2_ssiread1:A,12989
SSITop_2/un2_ssiread1:B,12897
SSITop_2/un2_ssiread1:Y,12897
ExpModLED_1/ShiftEnable_RNI24SP:A,10477
ExpModLED_1/ShiftEnable_RNI24SP:B,10421
ExpModLED_1/ShiftEnable_RNI24SP:Y,10421
DATA_iobuf[3]/U0/U_IOPAD:D,4759
DATA_iobuf[3]/U0/U_IOPAD:E,4878
DATA_iobuf[3]/U0/U_IOPAD:PAD,4759
DATA_iobuf[3]/U0/U_IOPAD:Y,
DATA_iobuf[3]/U0/U_IOINFF:A,
DATA_iobuf[3]/U0/U_IOINFF:Y,
MDTTop_2/CountRA[3]:CLK,5507
MDTTop_2/CountRA[3]:D,5708
MDTTop_2/CountRA[3]:EN,5496
MDTTop_2/CountRA[3]:Q,5507
MDTTop_2/CountRA[3]:SLn,6387
DIO8_1/D8OutputReg1[16]:ALn,-4495
DIO8_1/D8OutputReg1[16]:CLK,11986
DIO8_1/D8OutputReg1[16]:D,
DIO8_1/D8OutputReg1[16]:EN,-8821
DIO8_1/D8OutputReg1[16]:Q,11986
WDT_1/WDTDelay[8]:ALn,
WDT_1/WDTDelay[8]:CLK,14949
WDT_1/WDTDelay[8]:D,
WDT_1/WDTDelay[8]:EN,-3973
WDT_1/WDTDelay[8]:Q,14949
Quad_1/QuadXface_4/QuadDataOut_1_1[15]:A,12805
Quad_1/QuadXface_4/QuadDataOut_1_1[15]:B,12748
Quad_1/QuadXface_4/QuadDataOut_1_1[15]:C,9967
Quad_1/QuadXface_4/QuadDataOut_1_1[15]:Y,9967
Quad_1/QuadXface_6/QuadCount_RNIDH9T8[8]:A,14028
Quad_1/QuadXface_6/QuadCount_RNIDH9T8[8]:B,10840
Quad_1/QuadXface_6/QuadCount_RNIDH9T8[8]:C,13812
Quad_1/QuadXface_6/QuadCount_RNIDH9T8[8]:FCI,10688
Quad_1/QuadXface_6/QuadCount_RNIDH9T8[8]:FCO,10688
Quad_1/QuadXface_6/QuadCount_RNIDH9T8[8]:S,10821
Quad_1/QuadXface_1/Latch0Reg[14]:CLK,
Quad_1/QuadXface_1/Latch0Reg[14]:D,15287
Quad_1/QuadXface_1/Latch0Reg[14]:EN,13858
Quad_1/QuadXface_1/Latch0Reg[14]:Q,
ExpModLED_1/ShiftRegister0[6]:CLK,15334
ExpModLED_1/ShiftRegister0[6]:D,15334
ExpModLED_1/ShiftRegister0[6]:EN,10421
ExpModLED_1/ShiftRegister0[6]:Q,15334
ExpModLED_1/ShiftRegister0[6]:SLn,11310
Quad_1/QuadXface_6/un3_capturehomecounts_0_o2:A,12116
Quad_1/QuadXface_6/un3_capturehomecounts_0_o2:B,10611
Quad_1/QuadXface_6/un3_capturehomecounts_0_o2:C,14337
Quad_1/QuadXface_6/un3_capturehomecounts_0_o2:D,14227
Quad_1/QuadXface_6/un3_capturehomecounts_0_o2:Y,10611
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[15]:CLK,13171
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[15]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[15]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[15]:Q,13171
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[15]:SLn,9714
Decode_1/un4_exp2dio8configwrite_0_a2:A,
Decode_1/un4_exp2dio8configwrite_0_a2:B,
Decode_1/un4_exp2dio8configwrite_0_a2:C,
Decode_1/un4_exp2dio8configwrite_0_a2:D,-9175
Decode_1/un4_exp2dio8configwrite_0_a2:Y,-9175
Quad_1/QuadXface_6/QuadDataOut_1_2[13]:A,
Quad_1/QuadXface_6/QuadDataOut_1_2[13]:B,15936
Quad_1/QuadXface_6/QuadDataOut_1_2[13]:C,15883
Quad_1/QuadXface_6/QuadDataOut_1_2[13]:D,
Quad_1/QuadXface_6/QuadDataOut_1_2[13]:Y,15883
MDTTop_2/CountRA_cry[5]:B,5545
MDTTop_2/CountRA_cry[5]:FCI,5442
MDTTop_2/CountRA_cry[5]:FCO,5442
MDTTop_2/CountRA_cry[5]:S,5670
Exp3Data_iobuf[4]/U0/U_IOPAD:D,
Exp3Data_iobuf[4]/U0/U_IOPAD:E,
Exp3Data_iobuf[4]/U0/U_IOPAD:PAD,
Exp3Data_iobuf[4]/U0/U_IOPAD:Y,
Quad_1/QuadXface_2/QuadLatch[7]:CLK,
Quad_1/QuadXface_2/QuadLatch[7]:D,15287
Quad_1/QuadXface_2/QuadLatch[7]:EN,12103
Quad_1/QuadXface_2/QuadLatch[7]:Q,
MDTTop_1/Edge[2]:CLK,4688
MDTTop_1/Edge[2]:D,2869
MDTTop_1/Edge[2]:Q,4688
Quad_1/QuadXface_3/QuadCount[3]:CLK,10719
Quad_1/QuadXface_3/QuadCount[3]:D,10910
Quad_1/QuadXface_3/QuadCount[3]:Q,10719
Quad_1/QuadXface_3/QuadCount[3]:SLn,11847
ClkCtrl_1/SysRESET_rep_RNILTM6/U0:An,-4495
ClkCtrl_1/SysRESET_rep_RNILTM6/U0:YNn,-4495
Quad_1/QuadXface_6/un3_capturelatch1counts_0:A,13326
Quad_1/QuadXface_6/un3_capturelatch1counts_0:B,14407
Quad_1/QuadXface_6/un3_capturelatch1counts_0:C,13059
Quad_1/QuadXface_6/un3_capturelatch1counts_0:D,12964
Quad_1/QuadXface_6/un3_capturelatch1counts_0:Y,12964
Quad_1/QuadXface_5/QL1[1]:CLK,14263
Quad_1/QuadXface_5/QL1[1]:D,15334
Quad_1/QuadXface_5/QL1[1]:Q,14263
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[22]:A,2550
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[22]:B,4927
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[22]:C,12152
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[22]:D,6854
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[22]:Y,2550
SSITop_2/un164_data:A,11715
SSITop_2/un164_data:B,14936
SSITop_2/un164_data:C,15076
SSITop_2/un164_data:D,14572
SSITop_2/un164_data:Y,11715
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO[13]:A,16333
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO[13]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO[13]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO[13]:D,6030
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO[13]:Y,6030
DIO8_1/IntDout_3_1_0_wmux_0[4]:A,10395
DIO8_1/IntDout_3_1_0_wmux_0[4]:B,11442
DIO8_1/IntDout_3_1_0_wmux_0[4]:C,13244
DIO8_1/IntDout_3_1_0_wmux_0[4]:D,12970
DIO8_1/IntDout_3_1_0_wmux_0[4]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[4]:Y,10395
Quad_1/QuadXface_6/QuadLatch[10]:CLK,
Quad_1/QuadXface_6/QuadLatch[10]:D,15287
Quad_1/QuadXface_6/QuadLatch[10]:EN,12103
Quad_1/QuadXface_6/QuadLatch[10]:Q,
Exp3Data_obuft[5]/U0/U_IOOUTFF:A,
Exp3Data_obuft[5]/U0/U_IOOUTFF:Y,
SSITop_2/DelayCounter_cry[3]:B,13878
SSITop_2/DelayCounter_cry[3]:FCI,13813
SSITop_2/DelayCounter_cry[3]:FCO,13813
SSITop_2/DelayCounter_cry[3]:S,14041
DIO8_1/d8DataOut_m2s2_i_a2_i_a2_2:A,13747
DIO8_1/d8DataOut_m2s2_i_a2_i_a2_2:B,13748
DIO8_1/d8DataOut_m2s2_i_a2_i_a2_2:Y,13747
DIO8_1/IntDout_3_1_0_wmux[27]:A,10827
DIO8_1/IntDout_3_1_0_wmux[27]:B,10501
DIO8_1/IntDout_3_1_0_wmux[27]:C,12291
DIO8_1/IntDout_3_1_0_wmux[27]:D,11986
DIO8_1/IntDout_3_1_0_wmux[27]:FCO,
DIO8_1/IntDout_3_1_0_wmux[27]:Y,10501
DIO8_1/InputShiftRegister[7]:CLK,15334
DIO8_1/InputShiftRegister[7]:D,15334
DIO8_1/InputShiftRegister[7]:EN,9791
DIO8_1/InputShiftRegister[7]:Q,15334
DATA_iobuf[4]/U0/U_IOOUTFF:A,3796
DATA_iobuf[4]/U0/U_IOOUTFF:Y,3796
MDTTop_2/State_nss_i_i_0[0]:A,3540
MDTTop_2/State_nss_i_i_0[0]:B,-6164
MDTTop_2/State_nss_i_i_0[0]:C,2234
MDTTop_2/State_nss_i_i_0[0]:D,3275
MDTTop_2/State_nss_i_i_0[0]:Y,-6164
M_OUT0_DATA_obuf/U0/U_IOOUTFF:A,
M_OUT0_DATA_obuf/U0/U_IOOUTFF:Y,
ExpModLED_1/EnableDelay_1_sqmuxa_1_0_a2_0_a2:A,14167
ExpModLED_1/EnableDelay_1_sqmuxa_1_0_a2_0_a2:B,12938
ExpModLED_1/EnableDelay_1_sqmuxa_1_0_a2_0_a2:C,9907
ExpModLED_1/EnableDelay_1_sqmuxa_1_0_a2_0_a2:Y,9907
DATA_iobuf[14]/U0/U_IOINFF:A,
DATA_iobuf[14]/U0/U_IOINFF:Y,
Quad_1/QuadXface_5/intLearnModeDone_1_0_0:A,14325
Quad_1/QuadXface_5/intLearnModeDone_1_0_0:B,15521
Quad_1/QuadXface_5/intLearnModeDone_1_0_0:C,12994
Quad_1/QuadXface_5/intLearnModeDone_1_0_0:D,13999
Quad_1/QuadXface_5/intLearnModeDone_1_0_0:Y,12994
MDTTop_2/State[2]:CLK,2234
MDTTop_2/State[2]:D,-3689
MDTTop_2/State[2]:Q,2234
Quad_1/QuadXface_6/QuadCount_RNINNSVB[11]:A,14085
Quad_1/QuadXface_6/QuadCount_RNINNSVB[11]:B,10897
Quad_1/QuadXface_6/QuadCount_RNINNSVB[11]:C,13863
Quad_1/QuadXface_6/QuadCount_RNINNSVB[11]:FCI,10688
Quad_1/QuadXface_6/QuadCount_RNINNSVB[11]:FCO,10688
Quad_1/QuadXface_6/QuadCount_RNINNSVB[11]:S,10764
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[12]:CLK,12014
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[12]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[12]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[12]:Q,12014
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[12]:SLn,9714
DIO8_1/InputShiftRegister[8]:CLK,15303
DIO8_1/InputShiftRegister[8]:D,15334
DIO8_1/InputShiftRegister[8]:EN,9791
DIO8_1/InputShiftRegister[8]:Q,15303
Quad_1/QuadXface_1/QuadDataOut_1_m3_1[2]:A,12713
Quad_1/QuadXface_1/QuadDataOut_1_m3_1[2]:B,12508
Quad_1/QuadXface_1/QuadDataOut_1_m3_1[2]:C,11404
Quad_1/QuadXface_1/QuadDataOut_1_m3_1[2]:D,
Quad_1/QuadXface_1/QuadDataOut_1_m3_1[2]:Y,11404
SSITop_2/CheckDataHi:CLK,15244
SSITop_2/CheckDataHi:D,15279
SSITop_2/CheckDataHi:Q,15244
SerMemInt_1/OperationFaultCount[1]:CLK,14227
SerMemInt_1/OperationFaultCount[1]:D,11895
SerMemInt_1/OperationFaultCount[1]:Q,14227
DiscID_1/DiscExpID_1/OutputClock_RNIC3121:A,14152
DiscID_1/DiscExpID_1/OutputClock_RNIC3121:B,13581
DiscID_1/DiscExpID_1/OutputClock_RNIC3121:C,14022
DiscID_1/DiscExpID_1/OutputClock_RNIC3121:D,13891
DiscID_1/DiscExpID_1/OutputClock_RNIC3121:Y,13581
Quad_1/QuadXface_1/Latch0Reg[2]:CLK,
Quad_1/QuadXface_1/Latch0Reg[2]:D,15287
Quad_1/QuadXface_1/Latch0Reg[2]:EN,13858
Quad_1/QuadXface_1/Latch0Reg[2]:Q,
DiscID_1/DiscExpID_1/Count[5]:CLK,13069
DiscID_1/DiscExpID_1/Count[5]:D,12774
DiscID_1/DiscExpID_1/Count[5]:EN,13581
DiscID_1/DiscExpID_1/Count[5]:Q,13069
RD_L_ibuf/U0/U_IOINFF:A,1405
RD_L_ibuf/U0/U_IOINFF:Y,1405
Quad_1/QuadXface_6/QuadCount_RNIQ0586[5]:A,13971
Quad_1/QuadXface_6/QuadCount_RNIQ0586[5]:B,10783
Quad_1/QuadXface_6/QuadCount_RNIQ0586[5]:C,13761
Quad_1/QuadXface_6/QuadCount_RNIQ0586[5]:FCI,10688
Quad_1/QuadXface_6/QuadCount_RNIQ0586[5]:FCO,10688
Quad_1/QuadXface_6/QuadCount_RNIQ0586[5]:S,10876
ExpModLED_1/StartStateMachine_1_i_0_a2_0:A,14534
ExpModLED_1/StartStateMachine_1_i_0_a2_0:B,14484
ExpModLED_1/StartStateMachine_1_i_0_a2_0:C,14387
ExpModLED_1/StartStateMachine_1_i_0_a2_0:D,14261
ExpModLED_1/StartStateMachine_1_i_0_a2_0:Y,14261
ExpModLED_1/expLedDataOut_1_m0[3]:A,12952
ExpModLED_1/expLedDataOut_1_m0[3]:B,15130
ExpModLED_1/expLedDataOut_1_m0[3]:C,
ExpModLED_1/expLedDataOut_1_m0[3]:Y,12952
M_Card_ID_LOAD_obuf/U0/U_IOENFF:A,
M_Card_ID_LOAD_obuf/U0/U_IOENFF:Y,
Quad_1/QuadXface_6/QuadCount[4]:CLK,10910
Quad_1/QuadXface_6/QuadCount[4]:D,10893
Quad_1/QuadXface_6/QuadCount[4]:Q,10910
Quad_1/QuadXface_6/QuadCount[4]:SLn,11847
Exp_ID_DATA_ibuf/U0/U_IOPAD:PAD,
Exp_ID_DATA_ibuf/U0/U_IOPAD:Y,
Quad_1/QuadXface_2/QuadCount_RNIR3B66[4]:A,13952
Quad_1/QuadXface_2/QuadCount_RNIR3B66[4]:B,10764
Quad_1/QuadXface_2/QuadCount_RNIR3B66[4]:C,13744
Quad_1/QuadXface_2/QuadCount_RNIR3B66[4]:FCI,10688
Quad_1/QuadXface_2/QuadCount_RNIR3B66[4]:FCO,10688
Quad_1/QuadXface_2/QuadCount_RNIR3B66[4]:S,10893
DIO8_1/D8InputReg2[4]:CLK,
DIO8_1/D8InputReg2[4]:D,15303
DIO8_1/D8InputReg2[4]:EN,12602
DIO8_1/D8InputReg2[4]:Q,
SerMemInt_1/intSerialMemoryDataControl_RNO_0:A,8172
SerMemInt_1/intSerialMemoryDataControl_RNO_0:B,13154
SerMemInt_1/intSerialMemoryDataControl_RNO_0:Y,8172
Analog_1/StateMach_1/ConversionCounterEN:CLK,13176
Analog_1/StateMach_1/ConversionCounterEN:D,12937
Analog_1/StateMach_1/ConversionCounterEN:EN,9918
Analog_1/StateMach_1/ConversionCounterEN:Q,13176
Quad_1/QuadXface_6/QA[3]:CLK,13032
Quad_1/QuadXface_6/QA[3]:D,15318
Quad_1/QuadXface_6/QA[3]:Q,13032
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[11]:CLK,11650
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[11]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[11]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[11]:Q,11650
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[11]:SLn,9714
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[0]:A,10712
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[0]:B,11741
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[0]:C,12074
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[0]:D,11769
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[0]:FCI,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[0]:Y,10712
Quad_1/QuadXface_3/QB[0]:CLK,15334
Quad_1/QuadXface_3/QB[0]:D,9523
Quad_1/QuadXface_3/QB[0]:Q,15334
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[6]:A,16322
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[6]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[6]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[6]:D,8221
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[6]:Y,8221
SSITop_1/un11_delaycounter_0_I_45:A,13034
SSITop_1/un11_delaycounter_0_I_45:B,11634
SSITop_1/un11_delaycounter_0_I_45:C,11544
SSITop_1/un11_delaycounter_0_I_45:D,12639
SSITop_1/un11_delaycounter_0_I_45:FCI,11476
SSITop_1/un11_delaycounter_0_I_45:FCO,11476
Analog_1/DataBuf_1/un2_writebank0_0_a2:A,13864
Analog_1/DataBuf_1/un2_writebank0_0_a2:B,14050
Analog_1/DataBuf_1/un2_writebank0_0_a2:Y,13864
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_8:A,10810
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_8:B,10719
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_8:C,10666
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_8:D,10574
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_8:Y,10574
LatCnt_1/LatencyCounter[30]:CLK,5736
LatCnt_1/LatencyCounter[30]:D,5195
LatCnt_1/LatencyCounter[30]:EN,-6247
LatCnt_1/LatencyCounter[30]:Q,5736
LatCnt_1/LatencyCounter[30]:SLn,-5250
SSITop_2/un205_data:A,9131
SSITop_2/un205_data:B,10102
SSITop_2/un205_data:C,
SSITop_2/un205_data:D,4544
SSITop_2/un205_data:Y,4544
MDTTop_1/un1_discoverIdDataOut_0_iv_7_RNO[20]:A,4445
MDTTop_1/un1_discoverIdDataOut_0_iv_7_RNO[20]:B,11329
MDTTop_1/un1_discoverIdDataOut_0_iv_7_RNO[20]:C,10975
MDTTop_1/un1_discoverIdDataOut_0_iv_7_RNO[20]:D,11367
MDTTop_1/un1_discoverIdDataOut_0_iv_7_RNO[20]:Y,4445
MDTTop_1/Delay_cry[1]:B,5583
MDTTop_1/Delay_cry[1]:FCI,5556
MDTTop_1/Delay_cry[1]:FCO,5556
MDTTop_1/Delay_cry[1]:S,5736
DiscID_1/discoverIdDataOut_1_m2_2[5]:A,11710
DiscID_1/discoverIdDataOut_1_m2_2[5]:B,9994
DiscID_1/discoverIdDataOut_1_m2_2[5]:C,
DiscID_1/discoverIdDataOut_1_m2_2[5]:D,
DiscID_1/discoverIdDataOut_1_m2_2[5]:Y,9994
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_2:IPC,
WDT_1/PUReg_s[18]:A,14326
WDT_1/PUReg_s[18]:B,14143
WDT_1/PUReg_s[18]:C,-3956
WDT_1/PUReg_s[18]:D,
WDT_1/PUReg_s[18]:Y,-3956
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_32:IPENn,
Analog_1/StateMach_1/InterConversionDelayCNTR_RNII59F4[5]:B,13988
Analog_1/StateMach_1/InterConversionDelayCNTR_RNII59F4[5]:C,9562
Analog_1/StateMach_1/InterConversionDelayCNTR_RNII59F4[5]:FCI,9477
Analog_1/StateMach_1/InterConversionDelayCNTR_RNII59F4[5]:FCO,9477
Analog_1/StateMach_1/InterConversionDelayCNTR_RNII59F4[5]:S,9562
Quad_1/QuadXface_6/un41_decrement_0_x2_0_x2:A,-2516
Quad_1/QuadXface_6/un41_decrement_0_x2_0_x2:B,-3722
Quad_1/QuadXface_6/un41_decrement_0_x2_0_x2:C,-2653
Quad_1/QuadXface_6/un41_decrement_0_x2_0_x2:Y,-3722
ExpModLED_1/intExpLEDOE_RNO:A,14325
ExpModLED_1/intExpLEDOE_RNO:B,14223
ExpModLED_1/intExpLEDOE_RNO:C,12935
ExpModLED_1/intExpLEDOE_RNO:D,13959
ExpModLED_1/intExpLEDOE_RNO:Y,12935
WDT_1/un1_ClearKey_1:A,12010
WDT_1/un1_ClearKey_1:B,14092
WDT_1/un1_ClearKey_1:Y,12010
Quad_1/QuadXface_5/QuadDataOut_1[10]:A,13559
Quad_1/QuadXface_5/QuadDataOut_1[10]:B,14565
Quad_1/QuadXface_5/QuadDataOut_1[10]:C,13392
Quad_1/QuadXface_5/QuadDataOut_1[10]:D,12055
Quad_1/QuadXface_5/QuadDataOut_1[10]:Y,12055
Quad_1/QuadXface_1/QuadDataOut_1_2_1:A,10465
Quad_1/QuadXface_1/QuadDataOut_1_2_1:B,
Quad_1/QuadXface_1/QuadDataOut_1_2_1:Y,10465
DIO8_1/D8OutputReg1[20]:ALn,-4495
DIO8_1/D8OutputReg1[20]:CLK,11986
DIO8_1/D8OutputReg1[20]:D,
DIO8_1/D8OutputReg1[20]:EN,-8821
DIO8_1/D8OutputReg1[20]:Q,11986
Quad_1/QuadXface_2/QuadLatch[12]:CLK,
Quad_1/QuadXface_2/QuadLatch[12]:D,15287
Quad_1/QuadXface_2/QuadLatch[12]:EN,12103
Quad_1/QuadXface_2/QuadLatch[12]:Q,
Quad_1/QuadXface_5/un1_clrLearnModeDone_0_0:A,14213
Quad_1/QuadXface_5/un1_clrLearnModeDone_0_0:B,12988
Quad_1/QuadXface_5/un1_clrLearnModeDone_0_0:C,15371
Quad_1/QuadXface_5/un1_clrLearnModeDone_0_0:Y,12988
Quad_1/QuadXface_1/QuadCount[6]:CLK,11046
Quad_1/QuadXface_1/QuadCount[6]:D,10859
Quad_1/QuadXface_1/QuadCount[6]:Q,11046
Quad_1/QuadXface_1/QuadCount[6]:SLn,11847
SSITop_2/un2_ssidataout:A,
SSITop_2/un2_ssidataout:B,
SSITop_2/un2_ssidataout:C,
SSITop_2/un2_ssidataout:D,13255
SSITop_2/un2_ssidataout:Y,13255
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[9]:A,10646
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[9]:B,11673
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[9]:C,12021
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[9]:D,11716
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[9]:FCI,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[9]:Y,10646
Quad_1/QuadXface_3/QuadLatch[5]:CLK,
Quad_1/QuadXface_3/QuadLatch[5]:D,15287
Quad_1/QuadXface_3/QuadLatch[5]:EN,12103
Quad_1/QuadXface_3/QuadLatch[5]:Q,
ExpModLED_1/ShiftRegister2_3_i_m2[2]:A,14333
ExpModLED_1/ShiftRegister2_3_i_m2[2]:B,12913
ExpModLED_1/ShiftRegister2_3_i_m2[2]:C,9180
ExpModLED_1/ShiftRegister2_3_i_m2[2]:Y,9180
DIO8_1/IntDout_3_i_m2_1_0_wmux_0[24]:A,10501
DIO8_1/IntDout_3_i_m2_1_0_wmux_0[24]:B,11548
DIO8_1/IntDout_3_i_m2_1_0_wmux_0[24]:C,13350
DIO8_1/IntDout_3_i_m2_1_0_wmux_0[24]:D,13090
DIO8_1/IntDout_3_i_m2_1_0_wmux_0[24]:FCI,
DIO8_1/IntDout_3_i_m2_1_0_wmux_0[24]:Y,10501
Decode_1/un1_expa2led1write_0_a2:A,
Decode_1/un1_expa2led1write_0_a2:B,
Decode_1/un1_expa2led1write_0_a2:C,
Decode_1/un1_expa2led1write_0_a2:D,-11270
Decode_1/un1_expa2led1write_0_a2:Y,-11270
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[12]:A,14687
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[12]:B,14499
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[12]:C,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[12]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[12]:Y,14499
Quad_1/QuadXface_2/Latch1Reg[3]:CLK,
Quad_1/QuadXface_2/Latch1Reg[3]:D,15287
Quad_1/QuadXface_2/Latch1Reg[3]:EN,13858
Quad_1/QuadXface_2/Latch1Reg[3]:Q,
Quad_1/QuadXface_1/QA[1]:CLK,-3482
Quad_1/QuadXface_1/QA[1]:D,15334
Quad_1/QuadXface_1/QA[1]:Q,-3482
Analog_1/Ser2Par_1/S2P_Data_cZ[13]:A,14238
Analog_1/Ser2Par_1/S2P_Data_cZ[13]:B,10618
Analog_1/Ser2Par_1/S2P_Data_cZ[13]:C,11411
Analog_1/Ser2Par_1/S2P_Data_cZ[13]:Y,10618
Quad_1/QuadXface_4/Latch1Reg[2]:CLK,
Quad_1/QuadXface_4/Latch1Reg[2]:D,15287
Quad_1/QuadXface_4/Latch1Reg[2]:EN,13858
Quad_1/QuadXface_4/Latch1Reg[2]:Q,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_30:C,7968
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_30:IPC,7968
Quad_1/QuadXface_1/QuadLatch[10]:CLK,
Quad_1/QuadXface_1/QuadLatch[10]:D,15287
Quad_1/QuadXface_1/QuadLatch[10]:EN,12103
Quad_1/QuadXface_1/QuadLatch[10]:Q,
DiscID_1/DiscExpID_1/ExpansionID0_1[12]:CLK,-10968
DiscID_1/DiscExpID_1/ExpansionID0_1[12]:D,15310
DiscID_1/DiscExpID_1/ExpansionID0_1[12]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID0_1[12]:Q,-10968
SSITop_2/DelayTerminalCount[9]:CLK,13034
SSITop_2/DelayTerminalCount[9]:D,
SSITop_2/DelayTerminalCount[9]:EN,-7666
SSITop_2/DelayTerminalCount[9]:Q,13034
LatCnt_1/LatencyCounter_cry[8]:B,5336
LatCnt_1/LatencyCounter_cry[8]:FCI,5176
LatCnt_1/LatencyCounter_cry[8]:FCO,5176
LatCnt_1/LatencyCounter_cry[8]:S,5613
WDT_1/PUReg[14]:CLK,11828
WDT_1/PUReg[14]:D,-3956
WDT_1/PUReg[14]:Q,11828
SSITop_2/DataLength[1]:CLK,14533
SSITop_2/DataLength[1]:D,
SSITop_2/DataLength[1]:EN,-7390
SSITop_2/DataLength[1]:Q,14533
Quad_1/QuadXface_5/un3_capturelatch1counts_0_1:A,13470
Quad_1/QuadXface_5/un3_capturelatch1counts_0_1:B,13414
Quad_1/QuadXface_5/un3_capturelatch1counts_0_1:C,13318
Quad_1/QuadXface_5/un3_capturelatch1counts_0_1:Y,13318
WDT_1/AccessKeyReg1_RNO[2]:A,14233
WDT_1/AccessKeyReg1_RNO[2]:B,
WDT_1/AccessKeyReg1_RNO[2]:Y,14233
CPUStatLEDDrive_obuft[1]/U0/U_IOOUTFF:A,
CPUStatLEDDrive_obuft[1]/U0/U_IOOUTFF:Y,
Quad_1/QuadXface_2/Latch0Reg[5]:CLK,
Quad_1/QuadXface_2/Latch0Reg[5]:D,15287
Quad_1/QuadXface_2/Latch0Reg[5]:EN,13858
Quad_1/QuadXface_2/Latch0Reg[5]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[24]:A,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[24]:B,10648
MDTTop_1/un1_discoverIdDataOut_0_iv_4[24]:C,6013
MDTTop_1/un1_discoverIdDataOut_0_iv_4[24]:Y,6013
MDTTop_1/TransducerSelect[4]:CLK,
MDTTop_1/TransducerSelect[4]:D,
MDTTop_1/TransducerSelect[4]:EN,-7344
MDTTop_1/TransducerSelect[4]:Q,
MDTTop_1/TransducerSelect[4]:SLn,-3994
ExpSigRoute_2/ExpQ1_A:A,9515
ExpSigRoute_2/ExpQ1_A:B,
ExpSigRoute_2/ExpQ1_A:Y,9515
DiscID_1/DiscExpID_1/ExpansionID3_1[10]:CLK,-11627
DiscID_1/DiscExpID_1/ExpansionID3_1[10]:D,15310
DiscID_1/DiscExpID_1/ExpansionID3_1[10]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID3_1[10]:Q,-11627
Quad_1/QuadXface_4/intLatch0Lat_1:A,12964
Quad_1/QuadXface_4/intLatch0Lat_1:B,11082
Quad_1/QuadXface_4/intLatch0Lat_1:C,14153
Quad_1/QuadXface_4/intLatch0Lat_1:Y,11082
CtrlOut_2/ShiftRegister_4[10]:A,15612
CtrlOut_2/ShiftRegister_4[10]:B,14235
CtrlOut_2/ShiftRegister_4[10]:C,12813
CtrlOut_2/ShiftRegister_4[10]:Y,12813
Quad_1/QuadXface_4/QuadDataOut_1_m4[9]:A,
Quad_1/QuadXface_4/QuadDataOut_1_m4[9]:B,12905
Quad_1/QuadXface_4/QuadDataOut_1_m4[9]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m4[9]:Y,12905
Quad_1/QuadXface_2/un7_capturehomecounts_0_m2:A,12225
Quad_1/QuadXface_2/un7_capturehomecounts_0_m2:B,12127
Quad_1/QuadXface_2/un7_capturehomecounts_0_m2:C,13352
Quad_1/QuadXface_2/un7_capturehomecounts_0_m2:Y,12127
Quad_1/QuadXface_3/RisingHome:CLK,12225
Quad_1/QuadXface_3/RisingHome:D,14215
Quad_1/QuadXface_3/RisingHome:Q,12225
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[13]:CLK,10661
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[13]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[13]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[13]:Q,10661
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[13]:SLn,9714
MDTTop_1/un584_data_0_a2_0:A,9205
MDTTop_1/un584_data_0_a2_0:B,161
MDTTop_1/un584_data_0_a2_0:C,10283
MDTTop_1/un584_data_0_a2_0:Y,161
DIO8_1/D8OutputReg1[22]:ALn,-4495
DIO8_1/D8OutputReg1[22]:CLK,11986
DIO8_1/D8OutputReg1[22]:D,
DIO8_1/D8OutputReg1[22]:EN,-8821
DIO8_1/D8OutputReg1[22]:Q,11986
Exp0Data_obuft[5]/U0/U_IOENFF:A,
Exp0Data_obuft[5]/U0/U_IOENFF:Y,
M_SPROM_CLK_obuf/U0/U_IOPAD:D,
M_SPROM_CLK_obuf/U0/U_IOPAD:E,
M_SPROM_CLK_obuf/U0/U_IOPAD:PAD,
DIO8_1/d8DataOut[0]:A,17119
DIO8_1/d8DataOut[0]:B,19580
DIO8_1/d8DataOut[0]:C,
DIO8_1/d8DataOut[0]:D,11945
DIO8_1/d8DataOut[0]:Y,11945
DATA_iobuf[14]/U0/U_IOENFF:A,4878
DATA_iobuf[14]/U0/U_IOENFF:Y,4878
MDTTop_2/MDTPosition_Z[8]:CLK,
MDTTop_2/MDTPosition_Z[8]:D,5642
MDTTop_2/MDTPosition_Z[8]:EN,5602
MDTTop_2/MDTPosition_Z[8]:Q,
Quad_1/QuadXface_2/QuadDataOut_1_m2[2]:A,12717
Quad_1/QuadXface_2/QuadDataOut_1_m2[2]:B,12786
Quad_1/QuadXface_2/QuadDataOut_1_m2[2]:C,11543
Quad_1/QuadXface_2/QuadDataOut_1_m2[2]:D,
Quad_1/QuadXface_2/QuadDataOut_1_m2[2]:Y,11543
ExpSigRoute_3/expd8_datain_0_o2_RNI71D5:A,
ExpSigRoute_3/expd8_datain_0_o2_RNI71D5:Y,
Analog_1/StateMach_1/InterConversionDelayCNTR_RNI84BS1[1]:B,13927
Analog_1/StateMach_1/InterConversionDelayCNTR_RNI84BS1[1]:C,9494
Analog_1/StateMach_1/InterConversionDelayCNTR_RNI84BS1[1]:FCI,9477
Analog_1/StateMach_1/InterConversionDelayCNTR_RNI84BS1[1]:FCO,9477
Analog_1/StateMach_1/InterConversionDelayCNTR_RNI84BS1[1]:S,9603
MDTTop_1/un1_discoverIdDataOut_0_iv_9[22]:A,8285
MDTTop_1/un1_discoverIdDataOut_0_iv_9[22]:B,2550
MDTTop_1/un1_discoverIdDataOut_0_iv_9[22]:C,13965
MDTTop_1/un1_discoverIdDataOut_0_iv_9[22]:D,4849
MDTTop_1/un1_discoverIdDataOut_0_iv_9[22]:Y,2550
Quad_1/QuadXface_2/RisingLatch1:CLK,13059
Quad_1/QuadXface_2/RisingLatch1:D,14215
Quad_1/QuadXface_2/RisingLatch1:Q,13059
SSITop_1/DelayTerminalCount[6]:CLK,12622
SSITop_1/DelayTerminalCount[6]:D,
SSITop_1/DelayTerminalCount[6]:EN,-7666
SSITop_1/DelayTerminalCount[6]:Q,12622
Quad_1/QuadXface_2/LearnModeEnable:CLK,14123
Quad_1/QuadXface_2/LearnModeEnable:D,
Quad_1/QuadXface_2/LearnModeEnable:EN,-10145
Quad_1/QuadXface_2/LearnModeEnable:Q,14123
QA0_Home_ibuf/U0/U_IOINFF:A,
QA0_Home_ibuf/U0/U_IOINFF:Y,
DATA_iobuf[6]/U0/U_IOENFF:A,4878
DATA_iobuf[6]/U0/U_IOENFF:Y,4878
SSITop_1/SSIDataLatch_Z[20]:CLK,
SSITop_1/SSIDataLatch_Z[20]:D,15326
SSITop_1/SSIDataLatch_Z[20]:EN,12103
SSITop_1/SSIDataLatch_Z[20]:Q,
Analog_1/Ser2Par_1/S2P_Data_3[15]:A,13262
Analog_1/Ser2Par_1/S2P_Data_3[15]:B,13171
Analog_1/Ser2Par_1/S2P_Data_3[15]:C,11415
Analog_1/Ser2Par_1/S2P_Data_3[15]:Y,11415
SSITop_2/un1_enable_1:A,14505
SSITop_2/un1_enable_1:B,14449
SSITop_2/un1_enable_1:C,13020
SSITop_2/un1_enable_1:D,12914
SSITop_2/un1_enable_1:Y,12914
Decode_1/un1_data_3:A,13015
Decode_1/un1_data_3:B,14000
Decode_1/un1_data_3:C,5893
Decode_1/un1_data_3:Y,5893
DiscID_1/DiscExpID_1/un16_count_4:A,13175
DiscID_1/DiscExpID_1/un16_count_4:B,12567
DiscID_1/DiscExpID_1/un16_count_4:C,13026
DiscID_1/DiscExpID_1/un16_count_4:Y,12567
Decode_1/QA0InputRead_0_a2:A,
Decode_1/QA0InputRead_0_a2:B,9252
Decode_1/QA0InputRead_0_a2:C,5614
Decode_1/QA0InputRead_0_a2:Y,5614
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_34:IPENn,
Quad_1/QuadXface_4/QL0[2]:CLK,14215
Quad_1/QuadXface_4/QL0[2]:D,15318
Quad_1/QuadXface_4/QL0[2]:Q,14215
MDTTop_2/StateMachine.SetDataValid_1_f0:A,5992
MDTTop_2/StateMachine.SetDataValid_1_f0:B,5886
MDTTop_2/StateMachine.SetDataValid_1_f0:C,5827
MDTTop_2/StateMachine.SetDataValid_1_f0:Y,5827
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux[1]:A,12847
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux[1]:B,12711
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux[1]:C,12413
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux[1]:D,
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux[1]:FCO,
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux[1]:Y,12413
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_7:IPENn,
SSITop_2/DelayCounter[5]:CLK,11510
SSITop_2/DelayCounter[5]:D,14003
SSITop_2/DelayCounter[5]:EN,9833
SSITop_2/DelayCounter[5]:Q,11510
SSITop_2/DelayCounter[5]:SLn,10722
SSITop_1/HalfPeriod[1]:CLK,14318
SSITop_1/HalfPeriod[1]:D,
SSITop_1/HalfPeriod[1]:EN,-7666
SSITop_1/HalfPeriod[1]:Q,14318
DIO8_1/D8InputReg0_Z[7]:CLK,
DIO8_1/D8InputReg0_Z[7]:D,15310
DIO8_1/D8InputReg0_Z[7]:EN,12603
DIO8_1/D8InputReg0_Z[7]:Q,
Analog_1/StateMach_1/State_srsts_0_0[5]:A,13761
Analog_1/StateMach_1/State_srsts_0_0[5]:B,14219
Analog_1/StateMach_1/State_srsts_0_0[5]:C,9840
Analog_1/StateMach_1/State_srsts_0_0[5]:D,10687
Analog_1/StateMach_1/State_srsts_0_0[5]:Y,9840
Quad_1/QuadXface_2/IllegalTransitionLat_RNO_0:A,13123
Quad_1/QuadXface_2/IllegalTransitionLat_RNO_0:B,13032
Quad_1/QuadXface_2/IllegalTransitionLat_RNO_0:C,12955
Quad_1/QuadXface_2/IllegalTransitionLat_RNO_0:D,12843
Quad_1/QuadXface_2/IllegalTransitionLat_RNO_0:Y,12843
MDTTop_2/CountRA[5]:CLK,5545
MDTTop_2/CountRA[5]:D,5670
MDTTop_2/CountRA[5]:EN,5496
MDTTop_2/CountRA[5]:Q,5545
MDTTop_2/CountRA[5]:SLn,6387
SSITop_2/Serial2ParallelData[13]:CLK,15326
SSITop_2/Serial2ParallelData[13]:D,15326
SSITop_2/Serial2ParallelData[13]:EN,10706
SSITop_2/Serial2ParallelData[13]:Q,15326
SSITop_2/Serial2ParallelData[13]:SLn,11847
CtrlIO_1/un43_shiftenable:A,14143
CtrlIO_1/un43_shiftenable:B,14102
CtrlIO_1/un43_shiftenable:C,13784
CtrlIO_1/un43_shiftenable:D,10777
CtrlIO_1/un43_shiftenable:Y,10777
Quad_1/QuadXface_2/QB[3]:CLK,13032
Quad_1/QuadXface_2/QB[3]:D,15326
Quad_1/QuadXface_2/QB[3]:Q,13032
DiscID_1/discoverIdDataOut_1_m2_2[2]:A,12989
DiscID_1/discoverIdDataOut_1_m2_2[2]:B,11273
DiscID_1/discoverIdDataOut_1_m2_2[2]:C,
DiscID_1/discoverIdDataOut_1_m2_2[2]:D,
DiscID_1/discoverIdDataOut_1_m2_2[2]:Y,11273
Analog_1/StateMach_1/Converting_RNO:A,11088
Analog_1/StateMach_1/Converting_RNO:B,12851
Analog_1/StateMach_1/Converting_RNO:Y,11088
MDTTop_1/un1_discoverIdDataOut_0_iv_11[14]:A,12860
MDTTop_1/un1_discoverIdDataOut_0_iv_11[14]:B,6726
MDTTop_1/un1_discoverIdDataOut_0_iv_11[14]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_11[14]:D,9941
MDTTop_1/un1_discoverIdDataOut_0_iv_11[14]:Y,6726
DiscID_1/DiscExpID_1/ExpansionID1_1[2]:CLK,10670
DiscID_1/DiscExpID_1/ExpansionID1_1[2]:D,15318
DiscID_1/DiscExpID_1/ExpansionID1_1[2]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID1_1[2]:Q,10670
Quad_1/QuadXface_6/QuadCount[12]:CLK,9845
Quad_1/QuadXface_6/QuadCount[12]:D,10745
Quad_1/QuadXface_6/QuadCount[12]:Q,9845
Quad_1/QuadXface_6/QuadCount[12]:SLn,11847
Quad_1/QuadXface_3/Latch0ArmedState_1[1]:A,-10978
Quad_1/QuadXface_3/Latch0ArmedState_1[1]:B,-3806
Quad_1/QuadXface_3/Latch0ArmedState_1[1]:C,14180
Quad_1/QuadXface_3/Latch0ArmedState_1[1]:D,
Quad_1/QuadXface_3/Latch0ArmedState_1[1]:Y,-10978
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[2]:CLK,12008
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[2]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[2]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[2]:Q,12008
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[2]:SLn,9714
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_4:IPC,
SerMemInt_1/un1_LoadWriteData_1_sqmuxa_2_0_a2_0:A,13262
SerMemInt_1/un1_LoadWriteData_1_sqmuxa_2_0_a2_0:B,10825
SerMemInt_1/un1_LoadWriteData_1_sqmuxa_2_0_a2_0:C,13152
SerMemInt_1/un1_LoadWriteData_1_sqmuxa_2_0_a2_0:Y,10825
Quad_1/QuadXface_2/Latch0Reg[15]:CLK,
Quad_1/QuadXface_2/Latch0Reg[15]:D,15287
Quad_1/QuadXface_2/Latch0Reg[15]:EN,13858
Quad_1/QuadXface_2/Latch0Reg[15]:Q,
M_SPROM_CLK_obuf/U0/U_IOOUTFF:A,
M_SPROM_CLK_obuf/U0/U_IOOUTFF:Y,
MDTTop_1/un17_retpulsedelayenable_RNI7JAM:A,4696
MDTTop_1/un17_retpulsedelayenable_RNI7JAM:B,5451
MDTTop_1/un17_retpulsedelayenable_RNI7JAM:Y,4696
DIO8_1/IntDout_3_1_0_wmux[26]:A,10827
DIO8_1/IntDout_3_1_0_wmux[26]:B,10501
DIO8_1/IntDout_3_1_0_wmux[26]:C,12291
DIO8_1/IntDout_3_1_0_wmux[26]:D,11986
DIO8_1/IntDout_3_1_0_wmux[26]:FCO,
DIO8_1/IntDout_3_1_0_wmux[26]:Y,10501
DiscID_1/DiscExpID_1/State[3]:CLK,13107
DiscID_1/DiscExpID_1/State[3]:D,13151
DiscID_1/DiscExpID_1/State[3]:Q,13107
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_13:C,10532
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_13:IPB,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_13:IPC,10532
MDTTop_1/un1_discoverIdDataOut_0_iv_6_RNO[29]:A,7286
MDTTop_1/un1_discoverIdDataOut_0_iv_6_RNO[29]:B,14218
MDTTop_1/un1_discoverIdDataOut_0_iv_6_RNO[29]:Y,7286
MDTTop_1/un1_discoverIdDataOut_0_iv_2[3]:A,
MDTTop_1/un1_discoverIdDataOut_0_iv_2[3]:B,12657
MDTTop_1/un1_discoverIdDataOut_0_iv_2[3]:C,14847
MDTTop_1/un1_discoverIdDataOut_0_iv_2[3]:D,5717
MDTTop_1/un1_discoverIdDataOut_0_iv_2[3]:Y,5717
CtrlOut_2/ShiftRegister_4[1]:A,15612
CtrlOut_2/ShiftRegister_4[1]:B,14235
CtrlOut_2/ShiftRegister_4[1]:C,12813
CtrlOut_2/ShiftRegister_4[1]:Y,12813
Quad_1/QuadXface_5/FallingLatch0_1:A,14263
Quad_1/QuadXface_5/FallingLatch0_1:B,14227
Quad_1/QuadXface_5/FallingLatch0_1:Y,14227
WDT_1/PUReg_0_sqmuxa_0_a2_fast:A,13795
WDT_1/PUReg_0_sqmuxa_0_a2_fast:B,
WDT_1/PUReg_0_sqmuxa_0_a2_fast:Y,13795
Quad_1/QuadXface_5/QuadDataOut_1_2_1:A,12907
Quad_1/QuadXface_5/QuadDataOut_1_2_1:B,11631
Quad_1/QuadXface_5/QuadDataOut_1_2_1:C,12705
Quad_1/QuadXface_5/QuadDataOut_1_2_1:D,
Quad_1/QuadXface_5/QuadDataOut_1_2_1:Y,11631
Quad_1/QuadXface_4/Latch1Lat:CLK,
Quad_1/QuadXface_4/Latch1Lat:D,15303
Quad_1/QuadXface_4/Latch1Lat:EN,12103
Quad_1/QuadXface_4/Latch1Lat:Q,
Quad_1/QuadXface_4/CaptureHomeCountsLat:CLK,15120
Quad_1/QuadXface_4/CaptureHomeCountsLat:D,13128
Quad_1/QuadXface_4/CaptureHomeCountsLat:Q,15120
DATA_iobuf[9]/U0/U_IOOUTFF:A,3796
DATA_iobuf[9]/U0/U_IOOUTFF:Y,3796
MDTTop_1/Delay_s_1601:B,5556
MDTTop_1/Delay_s_1601:FCO,5556
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_7:IPA,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_7:IPC,
SSITop_1/DelayCounter[4]:CLK,11600
SSITop_1/DelayCounter[4]:D,14022
SSITop_1/DelayCounter[4]:EN,9833
SSITop_1/DelayCounter[4]:Q,11600
SSITop_1/DelayCounter[4]:SLn,10722
Exp3Data_iobuf[4]/U0/U_IOENFF:A,
Exp3Data_iobuf[4]/U0/U_IOENFF:Y,
DIO8_1/Counter_Z[1]:CLK,8309
DIO8_1/Counter_Z[1]:D,7531
DIO8_1/Counter_Z[1]:Q,8309
Quad_1/QuadXface_2/QuadDataOut_1[11]:A,13960
Quad_1/QuadXface_2/QuadDataOut_1[11]:B,12850
Quad_1/QuadXface_2/QuadDataOut_1[11]:C,14731
Quad_1/QuadXface_2/QuadDataOut_1[11]:D,14712
Quad_1/QuadXface_2/QuadDataOut_1[11]:Y,12850
DIO8_1/d8DataOut_m2_2[22]:A,13339
DIO8_1/d8DataOut_m2_2[22]:B,12152
DIO8_1/d8DataOut_m2_2[22]:C,
DIO8_1/d8DataOut_m2_2[22]:D,
DIO8_1/d8DataOut_m2_2[22]:Y,12152
Quad_1/QuadXface_2/QuadDataOut_1_m2[15]:A,12225
Quad_1/QuadXface_2/QuadDataOut_1_m2[15]:B,12218
Quad_1/QuadXface_2/QuadDataOut_1_m2[15]:C,10975
Quad_1/QuadXface_2/QuadDataOut_1_m2[15]:D,
Quad_1/QuadXface_2/QuadDataOut_1_m2[15]:Y,10975
MDTTop_2/PWMMagnetFaultLatch:CLK,2448
MDTTop_2/PWMMagnetFaultLatch:D,4597
MDTTop_2/PWMMagnetFaultLatch:Q,2448
ExpSigRoute_3/un1_expd8_clk_0[0]:A,
ExpSigRoute_3/un1_expd8_clk_0[0]:B,
ExpSigRoute_3/un1_expd8_clk_0[0]:C,
ExpSigRoute_3/un1_expd8_clk_0[0]:D,
ExpSigRoute_3/un1_expd8_clk_0[0]:Y,
ExpSigRoute_3/un5_serialmemorydatain_0_a2:A,4974
ExpSigRoute_3/un5_serialmemorydatain_0_a2:B,-788
ExpSigRoute_3/un5_serialmemorydatain_0_a2:Y,-788
DiscID_1/discoverIdDataOut_1[15]:A,9941
DiscID_1/discoverIdDataOut_1[15]:B,14835
DiscID_1/discoverIdDataOut_1[15]:C,14758
DiscID_1/discoverIdDataOut_1[15]:D,
DiscID_1/discoverIdDataOut_1[15]:Y,9941
ExpSigRoute_2/un25_expdata_i_o2:A,
ExpSigRoute_2/un25_expdata_i_o2:B,
ExpSigRoute_2/un25_expdata_i_o2:C,
ExpSigRoute_2/un25_expdata_i_o2:D,
ExpSigRoute_2/un25_expdata_i_o2:Y,
Analog_1/DataBuf_1/WriteEnable_0:A,14248
Analog_1/DataBuf_1/WriteEnable_0:B,14227
Analog_1/DataBuf_1/WriteEnable_0:Y,14227
SSITop_1/ShiftCounter_cry_cy[0]:B,12859
SSITop_1/ShiftCounter_cry_cy[0]:C,12793
SSITop_1/ShiftCounter_cry_cy[0]:FCO,13896
SSITop_1/ShiftCounter_cry_cy[0]:Y,12793
Quad_1/QuadXface_1/un3_capturelatch0counts_0:A,13326
Quad_1/QuadXface_1/un3_capturelatch0counts_0:B,14407
Quad_1/QuadXface_1/un3_capturelatch0counts_0:C,13059
Quad_1/QuadXface_1/un3_capturelatch0counts_0:D,12964
Quad_1/QuadXface_1/un3_capturelatch0counts_0:Y,12964
CtrlOut_1/ShiftRegister_4[0]:A,13020
CtrlOut_1/ShiftRegister_4[0]:B,15556
CtrlOut_1/ShiftRegister_4[0]:Y,13020
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[15]:CLK,10976
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[15]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[15]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[15]:Q,10976
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[15]:SLn,9714
Quad_1/QuadXface_6/Latch0Reg[9]:CLK,
Quad_1/QuadXface_6/Latch0Reg[9]:D,15287
Quad_1/QuadXface_6/Latch0Reg[9]:EN,13858
Quad_1/QuadXface_6/Latch0Reg[9]:Q,
ExpSigRoute_1/un76_expdata_i:A,
ExpSigRoute_1/un76_expdata_i:B,
ExpSigRoute_1/un76_expdata_i:C,
ExpSigRoute_1/un76_expdata_i:Y,
Exp1Data_iobuf[2]/U0/U_IOENFF:A,
Exp1Data_iobuf[2]/U0/U_IOENFF:Y,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_25:C,13781
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_25:IPC,13781
Exp3Data_iobuf[0]/U0/U_IOOUTFF:A,
Exp3Data_iobuf[0]/U0/U_IOOUTFF:Y,
DIO8_1/d8DataOut_m5_1_0_wmux_0[1]:A,11550
DIO8_1/d8DataOut_m5_1_0_wmux_0[1]:B,12605
DIO8_1/d8DataOut_m5_1_0_wmux_0[1]:C,
DIO8_1/d8DataOut_m5_1_0_wmux_0[1]:D,
DIO8_1/d8DataOut_m5_1_0_wmux_0[1]:FCI,
DIO8_1/d8DataOut_m5_1_0_wmux_0[1]:Y,11550
SSITop_1/ShiftOn_1:A,14248
SSITop_1/ShiftOn_1:B,13104
SSITop_1/ShiftOn_1:C,14119
SSITop_1/ShiftOn_1:D,13979
SSITop_1/ShiftOn_1:Y,13104
ExpModLED_1/State_ns_1_0_.m9_i_o2_0:A,13097
ExpModLED_1/State_ns_1_0_.m9_i_o2_0:B,12993
ExpModLED_1/State_ns_1_0_.m9_i_o2_0:C,12456
ExpModLED_1/State_ns_1_0_.m9_i_o2_0:D,11677
ExpModLED_1/State_ns_1_0_.m9_i_o2_0:Y,11677
DiscID_1/DiscCtrlID_1/Count_RNO[2]:A,11625
DiscID_1/DiscCtrlID_1/Count_RNO[2]:B,14207
DiscID_1/DiscCtrlID_1/Count_RNO[2]:C,13031
DiscID_1/DiscCtrlID_1/Count_RNO[2]:Y,11625
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_0_11:A,12008
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_0_11:B,11967
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_0_11:C,11870
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_0_11:D,11752
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_0_11:Y,11752
SSITop_1/ShiftOn_RNI3L1A:A,13000
SSITop_1/ShiftOn_RNI3L1A:B,12959
SSITop_1/ShiftOn_RNI3L1A:C,12871
SSITop_1/ShiftOn_RNI3L1A:Y,12871
ExpModLED_1/expLedDataOut_1_m0[2]:A,12952
ExpModLED_1/expLedDataOut_1_m0[2]:B,15130
ExpModLED_1/expLedDataOut_1_m0[2]:C,
ExpModLED_1/expLedDataOut_1_m0[2]:Y,12952
MDTTop_1/un1_discoverIdDataOut_0_iv_1[9]:A,8194
MDTTop_1/un1_discoverIdDataOut_0_iv_1[9]:B,9393
MDTTop_1/un1_discoverIdDataOut_0_iv_1[9]:C,13620
MDTTop_1/un1_discoverIdDataOut_0_iv_1[9]:D,12200
MDTTop_1/un1_discoverIdDataOut_0_iv_1[9]:Y,8194
Quad_1/QuadXface_2/Latch1Lat:CLK,
Quad_1/QuadXface_2/Latch1Lat:D,15303
Quad_1/QuadXface_2/Latch1Lat:EN,12103
Quad_1/QuadXface_2/Latch1Lat:Q,
ExpModLED_1/Exp3LED[1]:ALn,-4495
ExpModLED_1/Exp3LED[1]:CLK,14402
ExpModLED_1/Exp3LED[1]:D,
ExpModLED_1/Exp3LED[1]:EN,-11156
ExpModLED_1/Exp3LED[1]:Q,14402
Analog_1/DataBuf_1/S2P_Addr_RNO[1]:A,11138
Analog_1/DataBuf_1/S2P_Addr_RNO[1]:B,13814
Analog_1/DataBuf_1/S2P_Addr_RNO[1]:C,12711
Analog_1/DataBuf_1/S2P_Addr_RNO[1]:Y,11138
Exp_Mxd_ID_LATCH_obuf/U0/U_IOOUTFF:A,
Exp_Mxd_ID_LATCH_obuf/U0/U_IOOUTFF:Y,
DIO8_1/ExpD8_DataIn_3_0_a2_0:A,8316
DIO8_1/ExpD8_DataIn_3_0_a2_0:B,
DIO8_1/ExpD8_DataIn_3_0_a2_0:C,11380
DIO8_1/ExpD8_DataIn_3_0_a2_0:Y,8316
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[10]:CLK,11990
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[10]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[10]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[10]:Q,11990
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[10]:SLn,9714
CtrlOut_1/ShiftRegister_4[1]:A,15612
CtrlOut_1/ShiftRegister_4[1]:B,14235
CtrlOut_1/ShiftRegister_4[1]:C,12813
CtrlOut_1/ShiftRegister_4[1]:Y,12813
Quad_1/QuadXface_2/QuadCount[3]:CLK,10719
Quad_1/QuadXface_2/QuadCount[3]:D,10910
Quad_1/QuadXface_2/QuadCount[3]:Q,10719
Quad_1/QuadXface_2/QuadCount[3]:SLn,11847
DIO8_1/un1_IntDout_iv[10]:A,10395
DIO8_1/un1_IntDout_iv[10]:B,14235
DIO8_1/un1_IntDout_iv[10]:C,8654
DIO8_1/un1_IntDout_iv[10]:D,8574
DIO8_1/un1_IntDout_iv[10]:Y,8574
Debug1_obuf/U0/U_IOENFF:A,
Debug1_obuf/U0/U_IOENFF:Y,
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[0]:CLK,11769
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[0]:D,9530
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[0]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[0]:Q,11769
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[0]:SLn,9714
Decode_1/un4_exp2dio8configwrite_0_a2_0:A,4924
Decode_1/un4_exp2dio8configwrite_0_a2_0:B,4772
Decode_1/un4_exp2dio8configwrite_0_a2_0:C,-9030
Decode_1/un4_exp2dio8configwrite_0_a2_0:D,-9175
Decode_1/un4_exp2dio8configwrite_0_a2_0:Y,-9175
Quad_1/QuadXface_3/QuadCount_RNI9DJU8[11]:A,14085
Quad_1/QuadXface_3/QuadCount_RNI9DJU8[11]:B,10897
Quad_1/QuadXface_3/QuadCount_RNI9DJU8[11]:C,13863
Quad_1/QuadXface_3/QuadCount_RNI9DJU8[11]:FCI,10688
Quad_1/QuadXface_3/QuadCount_RNI9DJU8[11]:FCO,10688
Quad_1/QuadXface_3/QuadCount_RNI9DJU8[11]:S,10764
MDTTop_1/un1_discoverIdDataOut_0_iv_8[25]:A,9614
MDTTop_1/un1_discoverIdDataOut_0_iv_8[25]:B,11099
MDTTop_1/un1_discoverIdDataOut_0_iv_8[25]:C,10777
MDTTop_1/un1_discoverIdDataOut_0_iv_8[25]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_8[25]:Y,9614
WDT_1/WD_RST_SHIFT[4]:ALn,13503
WDT_1/WD_RST_SHIFT[4]:CLK,15334
WDT_1/WD_RST_SHIFT[4]:D,15334
WDT_1/WD_RST_SHIFT[4]:Q,15334
WDT_1/PUReg[1]:CLK,11874
WDT_1/PUReg[1]:EN,-4023
WDT_1/PUReg[1]:Q,11874
WDT_1/PUReg[1]:SLn,13795
Quad_1/QuadXface_2/QL0[1]:CLK,14263
Quad_1/QuadXface_2/QL0[1]:D,15334
Quad_1/QuadXface_2/QL0[1]:Q,14263
DIO8_1/d8DataOut_m6[0]:A,14404
DIO8_1/d8DataOut_m6[0]:B,12343
DIO8_1/d8DataOut_m6[0]:C,12012
DIO8_1/d8DataOut_m6[0]:D,11945
DIO8_1/d8DataOut_m6[0]:Y,11945
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[10]:A,16022
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[10]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[10]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[10]:D,6817
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[10]:Y,6817
LatCnt_1/LatencyCounter_s_1595:B,5176
LatCnt_1/LatencyCounter_s_1595:FCO,5176
DIO8_1/d8DataOut_m6_cZ[30]:A,15875
DIO8_1/d8DataOut_m6_cZ[30]:B,14717
DIO8_1/d8DataOut_m6_cZ[30]:C,12324
DIO8_1/d8DataOut_m6_cZ[30]:D,
DIO8_1/d8DataOut_m6_cZ[30]:Y,12324
DiscID_1/discoverIdDataOut_1_m2[4]:A,12711
DiscID_1/discoverIdDataOut_1_m2[4]:B,11254
DiscID_1/discoverIdDataOut_1_m2[4]:C,9941
DiscID_1/discoverIdDataOut_1_m2[4]:D,
DiscID_1/discoverIdDataOut_1_m2[4]:Y,9941
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_17:C,10623
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_17:IPB,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_17:IPC,10623
Quad_1/QuadXface_1/Latch1Reg[11]:CLK,
Quad_1/QuadXface_1/Latch1Reg[11]:D,15287
Quad_1/QuadXface_1/Latch1Reg[11]:EN,13858
Quad_1/QuadXface_1/Latch1Reg[11]:Q,
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[9]:CLK,12074
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[9]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[9]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[9]:Q,12074
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[9]:SLn,9714
Quad_1/QuadXface_3/Latch1Reg[15]:CLK,
Quad_1/QuadXface_3/Latch1Reg[15]:D,15287
Quad_1/QuadXface_3/Latch1Reg[15]:EN,13858
Quad_1/QuadXface_3/Latch1Reg[15]:Q,
CtrlIO_1/ShiftOutRegister[0]:CLK,14065
CtrlIO_1/ShiftOutRegister[0]:D,15540
CtrlIO_1/ShiftOutRegister[0]:EN,10927
CtrlIO_1/ShiftOutRegister[0]:Q,14065
CtrlIO_1/ShiftOutRegister[0]:SLn,11822
Quad_1/QuadXface_2/Latch1Reg[0]:CLK,
Quad_1/QuadXface_2/Latch1Reg[0]:D,15287
Quad_1/QuadXface_2/Latch1Reg[0]:EN,13858
Quad_1/QuadXface_2/Latch1Reg[0]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_11[10]:A,8277
MDTTop_1/un1_discoverIdDataOut_0_iv_11[10]:B,5953
MDTTop_1/un1_discoverIdDataOut_0_iv_11[10]:C,6071
MDTTop_1/un1_discoverIdDataOut_0_iv_11[10]:D,12850
MDTTop_1/un1_discoverIdDataOut_0_iv_11[10]:Y,5953
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_13:A,11046
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_13:B,10955
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_13:C,9651
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_13:D,9704
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_13:Y,9651
MDTTop_1/un1_discoverIdDataOut_0_iv_6_RNO[26]:A,11754
MDTTop_1/un1_discoverIdDataOut_0_iv_6_RNO[26]:B,15879
MDTTop_1/un1_discoverIdDataOut_0_iv_6_RNO[26]:C,14880
MDTTop_1/un1_discoverIdDataOut_0_iv_6_RNO[26]:D,12275
MDTTop_1/un1_discoverIdDataOut_0_iv_6_RNO[26]:Y,11754
MDTTop_1/un1_discoverIdDataOut_0_iv_4[20]:A,11845
MDTTop_1/un1_discoverIdDataOut_0_iv_4[20]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[20]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[20]:D,5984
MDTTop_1/un1_discoverIdDataOut_0_iv_4[20]:Y,5984
Quad_1/QuadXface_5/HomeReg[8]:CLK,
Quad_1/QuadXface_5/HomeReg[8]:D,15287
Quad_1/QuadXface_5/HomeReg[8]:EN,15120
Quad_1/QuadXface_5/HomeReg[8]:Q,
Quad_1/QuadXface_5/QuadCount_RNI38UH7[10]:A,14066
Quad_1/QuadXface_5/QuadCount_RNI38UH7[10]:B,10878
Quad_1/QuadXface_5/QuadCount_RNI38UH7[10]:C,13846
Quad_1/QuadXface_5/QuadCount_RNI38UH7[10]:FCI,10688
Quad_1/QuadXface_5/QuadCount_RNI38UH7[10]:FCO,10688
Quad_1/QuadXface_5/QuadCount_RNI38UH7[10]:S,10783
CtrlOut_1/ControlOutputWriteLatched0:CLK,14345
CtrlOut_1/ControlOutputWriteLatched0:D,-3791
CtrlOut_1/ControlOutputWriteLatched0:EN,-3713
CtrlOut_1/ControlOutputWriteLatched0:Q,14345
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[8]:A,10757
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[8]:B,10697
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[8]:C,11030
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[8]:D,10725
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[8]:FCO,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[8]:Y,10697
WDT_1/PUReg[11]:CLK,13104
WDT_1/PUReg[11]:EN,-4023
WDT_1/PUReg[11]:Q,13104
WDT_1/PUReg[11]:SLn,13795
Quad_1/QuadXface_6/Latch1ArmedState_1[2]:A,-8429
Quad_1/QuadXface_6/Latch1ArmedState_1[2]:B,-3806
Quad_1/QuadXface_6/Latch1ArmedState_1[2]:C,14188
Quad_1/QuadXface_6/Latch1ArmedState_1[2]:D,
Quad_1/QuadXface_6/Latch1ArmedState_1[2]:Y,-8429
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[12]:A,10707
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[12]:B,10631
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[12]:C,10964
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[12]:D,10659
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[12]:FCO,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[12]:Y,10631
CtrlIO_1/controlIoDataOut_1[27]:A,15973
CtrlIO_1/controlIoDataOut_1[27]:B,16026
CtrlIO_1/controlIoDataOut_1[27]:C,
CtrlIO_1/controlIoDataOut_1[27]:D,
CtrlIO_1/controlIoDataOut_1[27]:Y,15973
DIO8_1/un1_IntDout_iv[12]:A,10395
DIO8_1/un1_IntDout_iv[12]:B,14235
DIO8_1/un1_IntDout_iv[12]:C,8654
DIO8_1/un1_IntDout_iv[12]:D,8574
DIO8_1/un1_IntDout_iv[12]:Y,8574
WDT_1/WDTCounter_cry[4]:B,13652
WDT_1/WDTCounter_cry[4]:C,13734
WDT_1/WDTCounter_cry[4]:FCI,13518
WDT_1/WDTCounter_cry[4]:FCO,13518
WDT_1/WDTCounter_cry[4]:S,13841
MDTTop_2/CountRA[2]:CLK,5488
MDTTop_2/CountRA[2]:D,5727
MDTTop_2/CountRA[2]:EN,5496
MDTTop_2/CountRA[2]:Q,5488
MDTTop_2/CountRA[2]:SLn,6387
DIO8_1/d8DataOut_m5[18]:A,13905
DIO8_1/d8DataOut_m5[18]:B,13865
DIO8_1/d8DataOut_m5[18]:C,
DIO8_1/d8DataOut_m5[18]:Y,13865
CtrlOut_1/ShiftRegister_4[11]:A,15612
CtrlOut_1/ShiftRegister_4[11]:B,14235
CtrlOut_1/ShiftRegister_4[11]:C,12813
CtrlOut_1/ShiftRegister_4[11]:Y,12813
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_0_9:A,11146
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_0_9:B,11096
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_0_9:C,10999
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_0_9:D,10881
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_0_9:Y,10881
ExpModLED_1/expLedDataOut_3_m2s2:A,14326
ExpModLED_1/expLedDataOut_3_m2s2:B,14184
ExpModLED_1/expLedDataOut_3_m2s2:Y,14184
DiscID_1/DiscExpID_1/Count_cry[0]:B,12774
DiscID_1/DiscExpID_1/Count_cry[0]:C,13962
DiscID_1/DiscExpID_1/Count_cry[0]:FCI,13904
DiscID_1/DiscExpID_1/Count_cry[0]:FCO,12774
DiscID_1/DiscExpID_1/Count_cry[0]:S,12832
MDTTop_1/NoXducer:CLK,
MDTTop_1/NoXducer:D,6993
MDTTop_1/NoXducer:EN,6764
MDTTop_1/NoXducer:Q,
SerMemInt_1/intSerialMemoryClock:CLK,9500
SerMemInt_1/intSerialMemoryClock:D,11605
SerMemInt_1/intSerialMemoryClock:Q,9500
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[10]:A,5953
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[10]:B,6817
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[10]:C,4677
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[10]:D,4667
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[10]:Y,4667
SerMemInt_1/SerialDataOutput[0]:CLK,13136
SerMemInt_1/SerialDataOutput[0]:D,5010
SerMemInt_1/SerialDataOutput[0]:EN,10316
SerMemInt_1/SerialDataOutput[0]:Q,13136
Quad_1/QuadXface_2/QuadCount[1]:CLK,10666
Quad_1/QuadXface_2/QuadCount[1]:D,10936
Quad_1/QuadXface_2/QuadCount[1]:Q,10666
Quad_1/QuadXface_2/QuadCount[1]:SLn,11847
Quad_1/QuadXface_1/QuadCount_RNI39I69[10]:A,14066
Quad_1/QuadXface_1/QuadCount_RNI39I69[10]:B,10878
Quad_1/QuadXface_1/QuadCount_RNI39I69[10]:C,13846
Quad_1/QuadXface_1/QuadCount_RNI39I69[10]:FCI,10688
Quad_1/QuadXface_1/QuadCount_RNI39I69[10]:FCO,10688
Quad_1/QuadXface_1/QuadCount_RNI39I69[10]:S,10783
CS_L_ibuf/U0/U_IOPAD:PAD,366
CS_L_ibuf/U0/U_IOPAD:Y,366
Quad_1/QuadXface_6/intHomeLat:CLK,-3791
Quad_1/QuadXface_6/intHomeLat:D,10611
Quad_1/QuadXface_6/intHomeLat:Q,-3791
Quad_1/QuadXface_1/QuadDataOut_1_5:A,12902
Quad_1/QuadXface_1/QuadDataOut_1_5:B,12675
Quad_1/QuadXface_1/QuadDataOut_1_5:C,
Quad_1/QuadXface_1/QuadDataOut_1_5:Y,12675
Quad_1/QuadXface_1/IllegalTransitionLat:CLK,15334
Quad_1/QuadXface_1/IllegalTransitionLat:EN,11088
Quad_1/QuadXface_1/IllegalTransitionLat:Q,15334
Quad_1/QuadXface_1/IllegalTransitionLat:SLn,11847
WDT_1/FPGAProgDOut_Z[15]:CLK,
WDT_1/FPGAProgDOut_Z[15]:D,
WDT_1/FPGAProgDOut_Z[15]:EN,-4037
WDT_1/FPGAProgDOut_Z[15]:Q,
Quad_1/QuadXface_2/QuadLatch[1]:CLK,
Quad_1/QuadXface_2/QuadLatch[1]:D,15287
Quad_1/QuadXface_2/QuadLatch[1]:EN,12103
Quad_1/QuadXface_2/QuadLatch[1]:Q,
MDTTop_1/MDTPosition_1_cry_3:B,5469
MDTTop_1/MDTPosition_1_cry_3:FCI,5442
MDTTop_1/MDTPosition_1_cry_3:FCO,5442
MDTTop_1/MDTPosition_1_cry_3:S,5727
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[9]:CLK,-12399
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[9]:D,15310
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[9]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[9]:Q,-12399
CtrlOut_2/ShiftRegister_4[8]:A,15612
CtrlOut_2/ShiftRegister_4[8]:B,14235
CtrlOut_2/ShiftRegister_4[8]:C,12813
CtrlOut_2/ShiftRegister_4[8]:Y,12813
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[13]:A,
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[13]:B,13885
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[13]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[13]:Y,13885
DIO8_1/IntDout_3_i_m2_1_0_wmux_0[0]:A,10395
DIO8_1/IntDout_3_i_m2_1_0_wmux_0[0]:B,11442
DIO8_1/IntDout_3_i_m2_1_0_wmux_0[0]:C,13244
DIO8_1/IntDout_3_i_m2_1_0_wmux_0[0]:D,12970
DIO8_1/IntDout_3_i_m2_1_0_wmux_0[0]:FCI,
DIO8_1/IntDout_3_i_m2_1_0_wmux_0[0]:Y,10395
SSITop_2/SSIDataLatch[22]:CLK,
SSITop_2/SSIDataLatch[22]:D,15326
SSITop_2/SSIDataLatch[22]:EN,12103
SSITop_2/SSIDataLatch[22]:Q,
Quad_1/QuadXface_4/IllegalTransitionLat_RNO:A,11088
Quad_1/QuadXface_4/IllegalTransitionLat_RNO:B,12835
Quad_1/QuadXface_4/IllegalTransitionLat_RNO:Y,11088
DIO8_1/D8InputReg0_Z[3]:CLK,
DIO8_1/D8InputReg0_Z[3]:D,15303
DIO8_1/D8InputReg0_Z[3]:EN,12603
DIO8_1/D8InputReg0_Z[3]:Q,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[7]:A,12402
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[7]:B,12531
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[7]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[7]:D,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[7]:Y,12402
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[8]:A,10719
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[8]:B,10631
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[8]:C,10979
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[8]:D,10674
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[8]:FCO,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[8]:Y,10631
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[4]:A,12359
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[4]:B,14566
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[4]:C,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[4]:D,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[4]:FCI,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux_0[4]:Y,12359
Quad_1/QuadXface_3/QuadCount[2]:CLK,10666
Quad_1/QuadXface_3/QuadCount[2]:D,10927
Quad_1/QuadXface_3/QuadCount[2]:Q,10666
Quad_1/QuadXface_3/QuadCount[2]:SLn,11847
Analog_1/DataBuf_1/WriteEnable_RNIO2PD:A,13918
Analog_1/DataBuf_1/WriteEnable_RNIO2PD:B,14050
Analog_1/DataBuf_1/WriteEnable_RNIO2PD:Y,13918
M_SPROM_DATA_iobuf/U0/U_IOPAD:D,
M_SPROM_DATA_iobuf/U0/U_IOPAD:E,
M_SPROM_DATA_iobuf/U0/U_IOPAD:PAD,
M_SPROM_DATA_iobuf/U0/U_IOPAD:Y,
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNIAEQB2[10]:A,-12267
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNIAEQB2[10]:B,-12358
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNIAEQB2[10]:Y,-12358
Quad_1/QuadXface_6/QuadCount[0]:CLK,9722
Quad_1/QuadXface_6/QuadCount[0]:D,10936
Quad_1/QuadXface_6/QuadCount[0]:Q,9722
Quad_1/QuadXface_6/QuadCount[0]:SLn,11847
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_16:IPB,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_16:IPC,
DiscID_1/DiscExpID_1/ExpansionID1_1[7]:CLK,15326
DiscID_1/DiscExpID_1/ExpansionID1_1[7]:D,15318
DiscID_1/DiscExpID_1/ExpansionID1_1[7]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID1_1[7]:Q,15326
Quad_1/QuadXface_6/HomeLat:CLK,
Quad_1/QuadXface_6/HomeLat:D,15318
Quad_1/QuadXface_6/HomeLat:EN,12103
Quad_1/QuadXface_6/HomeLat:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO[12]:A,6071
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO[12]:B,15019
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO[12]:C,13977
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO[12]:D,13546
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO[12]:Y,6071
MDTTop_1/MDTRead:CLK,5992
MDTTop_1/MDTRead:D,-6596
MDTTop_1/MDTRead:Q,5992
Decode_1/un1_discoverIdDataOut_iv_12_RNO[0]:A,16139
Decode_1/un1_discoverIdDataOut_iv_12_RNO[0]:B,
Decode_1/un1_discoverIdDataOut_iv_12_RNO[0]:C,
Decode_1/un1_discoverIdDataOut_iv_12_RNO[0]:D,8038
Decode_1/un1_discoverIdDataOut_iv_12_RNO[0]:Y,8038
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_5:IPENn,
SSITop_1/Serial2ParallelData[25]:CLK,15326
SSITop_1/Serial2ParallelData[25]:D,15326
SSITop_1/Serial2ParallelData[25]:EN,10706
SSITop_1/Serial2ParallelData[25]:Q,15326
SSITop_1/Serial2ParallelData[25]:SLn,11847
DIO8_1/OutputShiftRegister[7]:CLK,14235
DIO8_1/OutputShiftRegister[7]:D,8574
DIO8_1/OutputShiftRegister[7]:EN,6623
DIO8_1/OutputShiftRegister[7]:Q,14235
Quad_1/QuadXface_4/HomeReg[12]:CLK,
Quad_1/QuadXface_4/HomeReg[12]:D,15287
Quad_1/QuadXface_4/HomeReg[12]:EN,15120
Quad_1/QuadXface_4/HomeReg[12]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_8[11]:A,8049
MDTTop_1/un1_discoverIdDataOut_0_iv_8[11]:B,6877
MDTTop_1/un1_discoverIdDataOut_0_iv_8[11]:C,4667
MDTTop_1/un1_discoverIdDataOut_0_iv_8[11]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_8[11]:Y,4667
WDT_1/PUReg[16]:CLK,11916
WDT_1/PUReg[16]:D,-3956
WDT_1/PUReg[16]:Q,11916
DIO8_1/State_Z[3]:ALn,13503
DIO8_1/State_Z[3]:CLK,12834
DIO8_1/State_Z[3]:D,6989
DIO8_1/State_Z[3]:Q,12834
Quad_1/QuadXface_6/HomePolarity:CLK,
Quad_1/QuadXface_6/HomePolarity:D,
Quad_1/QuadXface_6/HomePolarity:EN,-7429
Quad_1/QuadXface_6/HomePolarity:Q,
Analog_1/StateMach_1/State[2]:CLK,13201
Analog_1/StateMach_1/State[2]:D,9715
Analog_1/StateMach_1/State[2]:Q,13201
CtrlIO_1/State_ns_m3[0]:A,13301
CtrlIO_1/State_ns_m3[0]:B,12976
CtrlIO_1/State_ns_m3[0]:C,13167
CtrlIO_1/State_ns_m3[0]:Y,12976
Quad_1/QuadXface_5/Latch0Reg[9]:CLK,
Quad_1/QuadXface_5/Latch0Reg[9]:D,15287
Quad_1/QuadXface_5/Latch0Reg[9]:EN,13858
Quad_1/QuadXface_5/Latch0Reg[9]:Q,
DIO8_1/IntDout_3_1_0_wmux[1]:A,10721
DIO8_1/IntDout_3_1_0_wmux[1]:B,10395
DIO8_1/IntDout_3_1_0_wmux[1]:C,12185
DIO8_1/IntDout_3_1_0_wmux[1]:D,11880
DIO8_1/IntDout_3_1_0_wmux[1]:FCO,
DIO8_1/IntDout_3_1_0_wmux[1]:Y,10395
MDTTop_1/un1_discoverIdDataOut_0_iv_11[9]:A,8186
MDTTop_1/un1_discoverIdDataOut_0_iv_11[9]:B,5862
MDTTop_1/un1_discoverIdDataOut_0_iv_11[9]:C,5980
MDTTop_1/un1_discoverIdDataOut_0_iv_11[9]:D,12759
MDTTop_1/un1_discoverIdDataOut_0_iv_11[9]:Y,5862
Analog_1/StateMach_1/ConversionCounterEN_0_sqmuxa_0_o2:A,12978
Analog_1/StateMach_1/ConversionCounterEN_0_sqmuxa_0_o2:B,12937
Analog_1/StateMach_1/ConversionCounterEN_0_sqmuxa_0_o2:Y,12937
Decode_1/un1_exp0analogread_i_o2:A,8119
Decode_1/un1_exp0analogread_i_o2:B,8052
Decode_1/un1_exp0analogread_i_o2:Y,8052
TickSync_1/TickSync60:ALn,
TickSync_1/TickSync60:CLK,5992
TickSync_1/TickSync60:D,-3841
TickSync_1/TickSync60:Q,5992
ExpSigRoute_2/un1_expa_clk_u_0_a2_1[5]:A,
ExpSigRoute_2/un1_expa_clk_u_0_a2_1[5]:B,
ExpSigRoute_2/un1_expa_clk_u_0_a2_1[5]:C,
ExpSigRoute_2/un1_expa_clk_u_0_a2_1[5]:Y,
SSITop_1/SSIDataLatch_Z[6]:CLK,
SSITop_1/SSIDataLatch_Z[6]:D,15326
SSITop_1/SSIDataLatch_Z[6]:EN,12103
SSITop_1/SSIDataLatch_Z[6]:Q,
MDTTop_1/MDTPosition[13]:CLK,
MDTTop_1/MDTPosition[13]:D,5556
MDTTop_1/MDTPosition[13]:EN,5602
MDTTop_1/MDTPosition[13]:Q,
SerMemInt_1/SecondPassRead_RNO_0:A,9383
SerMemInt_1/SecondPassRead_RNO_0:B,13154
SerMemInt_1/SecondPassRead_RNO_0:C,11910
SerMemInt_1/SecondPassRead_RNO_0:Y,9383
CtrlIO_1/ShiftOutRegister[1]:CLK,14065
CtrlIO_1/ShiftOutRegister[1]:D,10994
CtrlIO_1/ShiftOutRegister[1]:EN,10927
CtrlIO_1/ShiftOutRegister[1]:Q,14065
DiscID_1/DiscCtrlID_1/Count[2]:CLK,13063
DiscID_1/DiscCtrlID_1/Count[2]:D,11625
DiscID_1/DiscCtrlID_1/Count[2]:EN,14285
DiscID_1/DiscCtrlID_1/Count[2]:Q,13063
Quad_1/QuadXface_6/IndexLat:CLK,
Quad_1/QuadXface_6/IndexLat:D,15326
Quad_1/QuadXface_6/IndexLat:EN,12103
Quad_1/QuadXface_6/IndexLat:Q,
DiscID_1/discoverIdDataOut_1_1[8]:A,13990
DiscID_1/discoverIdDataOut_1_1[8]:B,13862
DiscID_1/discoverIdDataOut_1_1[8]:C,10061
DiscID_1/discoverIdDataOut_1_1[8]:D,
DiscID_1/discoverIdDataOut_1_1[8]:Y,10061
Quad_1/QuadXface_4/QuadLatch[14]:CLK,
Quad_1/QuadXface_4/QuadLatch[14]:D,15287
Quad_1/QuadXface_4/QuadLatch[14]:EN,12103
Quad_1/QuadXface_4/QuadLatch[14]:Q,
DiscID_1/discoverIdDataOut_1_m2_2[8]:A,11777
DiscID_1/discoverIdDataOut_1_m2_2[8]:B,10061
DiscID_1/discoverIdDataOut_1_m2_2[8]:C,
DiscID_1/discoverIdDataOut_1_m2_2[8]:D,
DiscID_1/discoverIdDataOut_1_m2_2[8]:Y,10061
WDT_1/PUReg[18]:CLK,11972
WDT_1/PUReg[18]:D,-3956
WDT_1/PUReg[18]:Q,11972
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[14]:CLK,-13071
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[14]:D,15310
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[14]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[14]:Q,-13071
Quad_1/QuadXface_4/EdgeMode_3:A,
Quad_1/QuadXface_4/EdgeMode_3:B,14208
Quad_1/QuadXface_4/EdgeMode_3:C,-7004
Quad_1/QuadXface_4/EdgeMode_3:Y,-7004
Decode_1/un1_discoverIdDataOut_0_iv_8[8]:A,8041
Decode_1/un1_discoverIdDataOut_0_iv_8[8]:B,5888
Decode_1/un1_discoverIdDataOut_0_iv_8[8]:C,12706
Decode_1/un1_discoverIdDataOut_0_iv_8[8]:D,6613
Decode_1/un1_discoverIdDataOut_0_iv_8[8]:Y,5888
DIO8_1/d8DataOut_m6_cZ[23]:A,15703
DIO8_1/d8DataOut_m6_cZ[23]:B,14545
DIO8_1/d8DataOut_m6_cZ[23]:C,12152
DIO8_1/d8DataOut_m6_cZ[23]:D,
DIO8_1/d8DataOut_m6_cZ[23]:Y,12152
Exp0Data_iobuf[2]/U0/U_IOENFF:A,
Exp0Data_iobuf[2]/U0/U_IOENFF:Y,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_9:IPENn,
Decode_1/un5_cpuconfigread_0_a2_0:A,3616
Decode_1/un5_cpuconfigread_0_a2_0:B,2346
Decode_1/un5_cpuconfigread_0_a2_0:C,3510
Decode_1/un5_cpuconfigread_0_a2_0:Y,2346
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[11]:CLK,11703
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[11]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[11]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[11]:Q,11703
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[11]:SLn,9714
Analog_1/StateMach_1/CycleCounter[2]:CLK,9601
Analog_1/StateMach_1/CycleCounter[2]:D,13994
Analog_1/StateMach_1/CycleCounter[2]:EN,13680
Analog_1/StateMach_1/CycleCounter[2]:Q,9601
WDT_1/FPGAProgDOut_Z[6]:CLK,
WDT_1/FPGAProgDOut_Z[6]:D,
WDT_1/FPGAProgDOut_Z[6]:EN,-4037
WDT_1/FPGAProgDOut_Z[6]:Q,
SSITop_2/StartRead:CLK,12859
SSITop_2/StartRead:D,12846
SSITop_2/StartRead:Q,12859
SSITop_1/ClockRate_Z[1]:CLK,
SSITop_1/ClockRate_Z[1]:D,
SSITop_1/ClockRate_Z[1]:EN,-7390
SSITop_1/ClockRate_Z[1]:Q,
SSITop_2/SSIDataLatch[27]:CLK,
SSITop_2/SSIDataLatch[27]:D,15326
SSITop_2/SSIDataLatch[27]:EN,12103
SSITop_2/SSIDataLatch[27]:Q,
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[12]:CLK,-13076
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[12]:D,15310
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[12]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[12]:Q,-13076
Quad_1/QuadXface_2/Direction:CLK,15383
Quad_1/QuadXface_2/Direction:D,-2523
Quad_1/QuadXface_2/Direction:EN,-3759
Quad_1/QuadXface_2/Direction:Q,15383
SSITop_1/ClkOn_1:A,14278
SSITop_1/ClkOn_1:B,14211
SSITop_1/ClkOn_1:C,14104
SSITop_1/ClkOn_1:Y,14104
CtrlOut_2/Count[1]:CLK,12887
CtrlOut_2/Count[1]:D,10020
CtrlOut_2/Count[1]:EN,9904
CtrlOut_2/Count[1]:Q,12887
CtrlIO_1/controlIoDataOut_1_sn_m2_e_0_a2:A,18357
CtrlIO_1/controlIoDataOut_1_sn_m2_e_0_a2:B,15907
CtrlIO_1/controlIoDataOut_1_sn_m2_e_0_a2:C,16872
CtrlIO_1/controlIoDataOut_1_sn_m2_e_0_a2:D,14323
CtrlIO_1/controlIoDataOut_1_sn_m2_e_0_a2:Y,14323
SSITop_2/DelayCounter_cry[7]:B,13954
SSITop_2/DelayCounter_cry[7]:FCI,13813
SSITop_2/DelayCounter_cry[7]:FCO,13813
SSITop_2/DelayCounter_cry[7]:S,13965
Quad_1/QuadXface_2/HomeReg[13]:CLK,
Quad_1/QuadXface_2/HomeReg[13]:D,15287
Quad_1/QuadXface_2/HomeReg[13]:EN,15120
Quad_1/QuadXface_2/HomeReg[13]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_8[13]:A,
MDTTop_1/un1_discoverIdDataOut_0_iv_8[13]:B,13855
MDTTop_1/un1_discoverIdDataOut_0_iv_8[13]:C,6974
MDTTop_1/un1_discoverIdDataOut_0_iv_8[13]:D,3624
MDTTop_1/un1_discoverIdDataOut_0_iv_8[13]:Y,3624
ExpSigRoute_1/ExpQ1_FaultB_i:A,9540
ExpSigRoute_1/ExpQ1_FaultB_i:B,
ExpSigRoute_1/ExpQ1_FaultB_i:Y,9540
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_20:IPENn,
Decode_1/un141_data_i_o2:A,484
Decode_1/un141_data_i_o2:B,424
Decode_1/un141_data_i_o2:C,371
Decode_1/un141_data_i_o2:D,279
Decode_1/un141_data_i_o2:Y,279
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[12]:CLK,11656
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[12]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[12]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[12]:Q,11656
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[12]:SLn,9714
MDTTop_1/un1_discoverIdDataOut_0_iv_9[12]:A,13950
MDTTop_1/un1_discoverIdDataOut_0_iv_9[12]:B,9375
MDTTop_1/un1_discoverIdDataOut_0_iv_9[12]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_9[12]:D,4730
MDTTop_1/un1_discoverIdDataOut_0_iv_9[12]:Y,4730
Quad_1/QuadXface_4/QuadDataOut_1_m4[7]:A,
Quad_1/QuadXface_4/QuadDataOut_1_m4[7]:B,13896
Quad_1/QuadXface_4/QuadDataOut_1_m4[7]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m4[7]:Y,13896
Quad_1/QuadXface_4/QuadDataOut_1_m4[8]:A,
Quad_1/QuadXface_4/QuadDataOut_1_m4[8]:B,14040
Quad_1/QuadXface_4/QuadDataOut_1_m4[8]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m4[8]:Y,14040
Analog_1/DataBuf_1/LatchWrite:CLK,14227
Analog_1/DataBuf_1/LatchWrite:D,11639
Analog_1/DataBuf_1/LatchWrite:Q,14227
Analog_1/DataBuf_1/LatchWrite:SLn,11847
Exp1Data_iobuf[1]/U0/U_IOINFF:A,
Exp1Data_iobuf[1]/U0/U_IOINFF:Y,
CPUStatLEDDrive_obuft[0]/U0/U_IOENFF:A,
CPUStatLEDDrive_obuft[0]/U0/U_IOENFF:Y,
DATA_iobuf[5]/U0/U_IOENFF:A,4878
DATA_iobuf[5]/U0/U_IOENFF:Y,4878
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO_0[4]:A,3796
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO_0[4]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO_0[4]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO_0[4]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO_0[4]:Y,3796
SSITop_2/SSIDataLatch[29]:CLK,
SSITop_2/SSIDataLatch[29]:D,15326
SSITop_2/SSIDataLatch[29]:EN,12103
SSITop_2/SSIDataLatch[29]:Q,
SerMemInt_1/SerialDataOutputMux_1[3]:A,5161
SerMemInt_1/SerialDataOutputMux_1[3]:B,13085
SerMemInt_1/SerialDataOutputMux_1[3]:C,11817
SerMemInt_1/SerialDataOutputMux_1[3]:D,11637
SerMemInt_1/SerialDataOutputMux_1[3]:Y,5161
ExpModLED_1/Exp0LED_8_i_m2_1[2]:A,
ExpModLED_1/Exp0LED_8_i_m2_1[2]:B,13125
ExpModLED_1/Exp0LED_8_i_m2_1[2]:C,-12399
ExpModLED_1/Exp0LED_8_i_m2_1[2]:D,-11317
ExpModLED_1/Exp0LED_8_i_m2_1[2]:Y,-12399
CtrlOut_1/State_1:A,14248
CtrlOut_1/State_1:B,14184
CtrlOut_1/State_1:C,13889
CtrlOut_1/State_1:D,12776
CtrlOut_1/State_1:Y,12776
WDT_1/PowerUp.WDTExpFlag_2_0_a2_6:A,11892
WDT_1/PowerUp.WDTExpFlag_2_0_a2_6:B,11836
WDT_1/PowerUp.WDTExpFlag_2_0_a2_6:Y,11836
Quad_1/QuadXface_3/QuadLatch[12]:CLK,
Quad_1/QuadXface_3/QuadLatch[12]:D,15287
Quad_1/QuadXface_3/QuadLatch[12]:EN,12103
Quad_1/QuadXface_3/QuadLatch[12]:Q,
Quad_1/QuadXface_2/un41_decrement_0_x2:A,-2501
Quad_1/QuadXface_2/un41_decrement_0_x2:B,-2600
Quad_1/QuadXface_2/un41_decrement_0_x2:C,-3759
Quad_1/QuadXface_2/un41_decrement_0_x2:Y,-3759
M_OUT0_CONTROL_obuf/U0/U_IOPAD:D,
M_OUT0_CONTROL_obuf/U0/U_IOPAD:E,
M_OUT0_CONTROL_obuf/U0/U_IOPAD:PAD,
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3:A,9651
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3:B,11919
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3:C,10666
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3:D,10574
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3:Y,9651
MDTTop_1/State_RNILE6L[0]:A,3545
MDTTop_1/State_RNILE6L[0]:B,2448
MDTTop_1/State_RNILE6L[0]:C,3524
MDTTop_1/State_RNILE6L[0]:Y,2448
DIO8_1/D8OutputReg1[4]:ALn,-4495
DIO8_1/D8OutputReg1[4]:CLK,11880
DIO8_1/D8OutputReg1[4]:D,
DIO8_1/D8OutputReg1[4]:EN,-8821
DIO8_1/D8OutputReg1[4]:Q,11880
MDTTop_2/SendInterrogationPulse:CLK,4693
MDTTop_2/SendInterrogationPulse:D,6970
MDTTop_2/SendInterrogationPulse:EN,-5975
MDTTop_2/SendInterrogationPulse:Q,4693
MDTTop_2/SendInterrogationPulse:SLn,-2980
DIO8_1/State_Z[4]:ALn,13503
DIO8_1/State_Z[4]:CLK,13010
DIO8_1/State_Z[4]:D,5851
DIO8_1/State_Z[4]:Q,13010
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_22:IPENn,
WDT_1/un1_accesskey:A,14326
WDT_1/un1_accesskey:B,13113
WDT_1/un1_accesskey:C,
WDT_1/un1_accesskey:D,-3991
WDT_1/un1_accesskey:Y,-3991
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[14]:A,13609
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[14]:B,13421
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[14]:C,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[14]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[14]:Y,13421
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[2]:CLK,13205
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[2]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[2]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[2]:Q,13205
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[2]:SLn,9714
CPUCnf_1/intLoopTime_0_sqmuxa_0_a2_0:A,
CPUCnf_1/intLoopTime_0_sqmuxa_0_a2_0:B,
CPUCnf_1/intLoopTime_0_sqmuxa_0_a2_0:C,
CPUCnf_1/intLoopTime_0_sqmuxa_0_a2_0:D,
CPUCnf_1/intLoopTime_0_sqmuxa_0_a2_0:Y,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[6]:A,10751
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[6]:B,10686
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[6]:C,11019
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[6]:D,10714
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[6]:FCO,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[6]:Y,10686
Quad_1/QuadXface_5/QuadDataOut_1_m2[4]:A,13740
Quad_1/QuadXface_5/QuadDataOut_1_m2[4]:B,13542
Quad_1/QuadXface_5/QuadDataOut_1_m2[4]:C,12359
Quad_1/QuadXface_5/QuadDataOut_1_m2[4]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2[4]:Y,12359
SerMemInt_1/DataBuffer[3]:CLK,6221
SerMemInt_1/DataBuffer[3]:D,
SerMemInt_1/DataBuffer[3]:EN,
SerMemInt_1/DataBuffer[3]:Q,6221
Quad_1/QuadXface_4/intLatch1Lat_1:A,12964
Quad_1/QuadXface_4/intLatch1Lat_1:B,11082
Quad_1/QuadXface_4/intLatch1Lat_1:C,14153
Quad_1/QuadXface_4/intLatch1Lat_1:Y,11082
QA1_Home_ibuf/U0/U_IOINFF:A,
QA1_Home_ibuf/U0/U_IOINFF:Y,
DiscID_1/DiscExpID_1/ExpansionID0_1_RNIOJLI1[12]:A,-10918
DiscID_1/DiscExpID_1/ExpansionID0_1_RNIOJLI1[12]:B,-10968
DiscID_1/DiscExpID_1/ExpansionID0_1_RNIOJLI1[12]:C,-12230
DiscID_1/DiscExpID_1/ExpansionID0_1_RNIOJLI1[12]:D,-12322
DiscID_1/DiscExpID_1/ExpansionID0_1_RNIOJLI1[12]:Y,-12322
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[2]:CLK,10599
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[2]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[2]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[2]:Q,10599
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[2]:SLn,9714
Quad_1/QuadXface_6/Latch0Reg[2]:CLK,
Quad_1/QuadXface_6/Latch0Reg[2]:D,15287
Quad_1/QuadXface_6/Latch0Reg[2]:EN,13858
Quad_1/QuadXface_6/Latch0Reg[2]:Q,
SerMemInt_1/intSerialMemoryDataControl:CLK,
SerMemInt_1/intSerialMemoryDataControl:D,9295
SerMemInt_1/intSerialMemoryDataControl:EN,8172
SerMemInt_1/intSerialMemoryDataControl:Q,
SerMemInt_1/intSerialMemoryDataControl:SLn,14004
ExpModLED_1/N_760_i:A,14263
ExpModLED_1/N_760_i:B,14215
ExpModLED_1/N_760_i:C,6418
ExpModLED_1/N_760_i:D,8603
ExpModLED_1/N_760_i:Y,6418
Quad_1/QuadXface_2/PostCount:CLK,-2707
Quad_1/QuadXface_2/PostCount:D,14235
Quad_1/QuadXface_2/PostCount:EN,12128
Quad_1/QuadXface_2/PostCount:Q,-2707
Exp1Data_obuft[5]/U0/U_IOOUTFF:A,
Exp1Data_obuft[5]/U0/U_IOOUTFF:Y,
MDTTop_2/MDTPosition_Z[18]:CLK,
MDTTop_2/MDTPosition_Z[18]:D,5461
MDTTop_2/MDTPosition_Z[18]:EN,5602
MDTTop_2/MDTPosition_Z[18]:Q,
MDTTop_1/un9_data:A,14916
MDTTop_1/un9_data:B,12687
MDTTop_1/un9_data:Y,12687
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[6]:CLK,11699
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[6]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[6]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[6]:Q,11699
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[6]:SLn,9714
ExpSigRoute_3/un1_serialmemorydataout_iv_0_a2_0[1]:A,
ExpSigRoute_3/un1_serialmemorydataout_iv_0_a2_0[1]:B,
ExpSigRoute_3/un1_serialmemorydataout_iv_0_a2_0[1]:C,
ExpSigRoute_3/un1_serialmemorydataout_iv_0_a2_0[1]:Y,
Quad_1/QuadXface_1/HomeArm_1:A,-11156
Quad_1/QuadXface_1/HomeArm_1:B,-3791
Quad_1/QuadXface_1/HomeArm_1:C,14188
Quad_1/QuadXface_1/HomeArm_1:D,
Quad_1/QuadXface_1/HomeArm_1:Y,-11156
WDT_1/WDTCounter[20]:ALn,13503
WDT_1/WDTCounter[20]:CLK,11590
WDT_1/WDTCounter[20]:D,13537
WDT_1/WDTCounter[20]:EN,11256
WDT_1/WDTCounter[20]:Q,11590
Quad_1/QuadXface_2/HomeReg[10]:CLK,
Quad_1/QuadXface_2/HomeReg[10]:D,15287
Quad_1/QuadXface_2/HomeReg[10]:EN,15120
Quad_1/QuadXface_2/HomeReg[10]:Q,
MDTTop_2/CountRA[14]:CLK,5716
MDTTop_2/CountRA[14]:D,5499
MDTTop_2/CountRA[14]:EN,5496
MDTTop_2/CountRA[14]:Q,5716
MDTTop_2/CountRA[14]:SLn,6387
DIO8_1/d8DataOut_m6_cZ[20]:A,14597
DIO8_1/d8DataOut_m6_cZ[20]:B,13439
DIO8_1/d8DataOut_m6_cZ[20]:C,11046
DIO8_1/d8DataOut_m6_cZ[20]:D,
DIO8_1/d8DataOut_m6_cZ[20]:Y,11046
SSITop_2/DelayCounter[13]:CLK,11578
SSITop_2/DelayCounter[13]:D,13851
SSITop_2/DelayCounter[13]:EN,9833
SSITop_2/DelayCounter[13]:Q,11578
SSITop_2/DelayCounter[13]:SLn,10722
MDTTop_1/un1_discoverIdDataOut_0_iv_RNO[24]:A,10590
MDTTop_1/un1_discoverIdDataOut_0_iv_RNO[24]:B,14836
MDTTop_1/un1_discoverIdDataOut_0_iv_RNO[24]:C,17324
MDTTop_1/un1_discoverIdDataOut_0_iv_RNO[24]:D,13601
MDTTop_1/un1_discoverIdDataOut_0_iv_RNO[24]:Y,10590
MDTTop_1/FallingA[3]:CLK,7114
MDTTop_1/FallingA[3]:D,7001
MDTTop_1/FallingA[3]:Q,7114
SSITop_1/TransducerSelect[3]:CLK,14376
SSITop_1/TransducerSelect[3]:D,
SSITop_1/TransducerSelect[3]:EN,-7390
SSITop_1/TransducerSelect[3]:Q,14376
SerMemInt_1/StateMachine_ns_i_i_a2_0[0]:A,8357
SerMemInt_1/StateMachine_ns_i_i_a2_0[0]:B,11784
SerMemInt_1/StateMachine_ns_i_i_a2_0[0]:Y,8357
Quad_1/QuadXface_4/QuadDataOut_1_m2[11]:A,14532
Quad_1/QuadXface_4/QuadDataOut_1_m2[11]:B,14391
Quad_1/QuadXface_4/QuadDataOut_1_m2[11]:C,13282
Quad_1/QuadXface_4/QuadDataOut_1_m2[11]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2[11]:Y,13282
Quad_1/QuadXface_3/QuadCount[12]:CLK,9743
Quad_1/QuadXface_3/QuadCount[12]:D,10745
Quad_1/QuadXface_3/QuadCount[12]:Q,9743
Quad_1/QuadXface_3/QuadCount[12]:SLn,11847
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_1:IPC,
MDTTop_1/CountRA[13]:CLK,5697
MDTTop_1/CountRA[13]:D,5518
MDTTop_1/CountRA[13]:EN,5496
MDTTop_1/CountRA[13]:Q,5697
MDTTop_1/CountRA[13]:SLn,6387
Decode_1/un3_serialmemxfacewrite_0_a2:A,
Decode_1/un3_serialmemxfacewrite_0_a2:B,
Decode_1/un3_serialmemxfacewrite_0_a2:C,
Decode_1/un3_serialmemxfacewrite_0_a2:D,
Decode_1/un3_serialmemxfacewrite_0_a2:Y,
MDTTop_1/un1_discoverIdDataOut_0_iv_9[9]:A,13026
MDTTop_1/un1_discoverIdDataOut_0_iv_9[9]:B,8451
MDTTop_1/un1_discoverIdDataOut_0_iv_9[9]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_9[9]:D,3806
MDTTop_1/un1_discoverIdDataOut_0_iv_9[9]:Y,3806
MDTTop_2/Delay_RNO[0]:A,5930
MDTTop_2/Delay_RNO[0]:Y,5930
LatCnt_1/LatencyCounter_or[0]:A,-6247
LatCnt_1/LatencyCounter_or[0]:B,
LatCnt_1/LatencyCounter_or[0]:Y,-6247
DATA_iobuf[17]/U0/U_IOOUTFF:A,3512
DATA_iobuf[17]/U0/U_IOOUTFF:Y,3512
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIR2Q53[3]:B,13950
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIR2Q53[3]:C,9528
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIR2Q53[3]:FCI,9477
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIR2Q53[3]:FCO,9477
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIR2Q53[3]:S,9596
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux_0[1]:A,12416
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux_0[1]:B,14875
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux_0[1]:C,
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux_0[1]:D,
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux_0[1]:FCI,
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux_0[1]:Y,12416
CtrlIO_1/M_IO_LOAD_0_sqmuxa_0_o2:A,13156
CtrlIO_1/M_IO_LOAD_0_sqmuxa_0_o2:B,13100
CtrlIO_1/M_IO_LOAD_0_sqmuxa_0_o2:Y,13100
ClkCtrl_1/SysRESET_rep:ALn,
ClkCtrl_1/SysRESET_rep:CLK,-4495
ClkCtrl_1/SysRESET_rep:EN,14130
ClkCtrl_1/SysRESET_rep:Q,-4495
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[3]:CLK,10964
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[3]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[3]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[3]:Q,10964
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[3]:SLn,9714
SerMemInt_1/DataBuffer[5]:CLK,6221
SerMemInt_1/DataBuffer[5]:D,
SerMemInt_1/DataBuffer[5]:EN,
SerMemInt_1/DataBuffer[5]:Q,6221
SSITop_1/DelayTerminalCount[12]:CLK,12673
SSITop_1/DelayTerminalCount[12]:D,
SSITop_1/DelayTerminalCount[12]:EN,-7666
SSITop_1/DelayTerminalCount[12]:Q,12673
Quad_1/QuadXface_5/LearnModeEnable_1:A,-8429
Quad_1/QuadXface_5/LearnModeEnable_1:B,-3791
Quad_1/QuadXface_5/LearnModeEnable_1:C,14157
Quad_1/QuadXface_5/LearnModeEnable_1:D,
Quad_1/QuadXface_5/LearnModeEnable_1:Y,-8429
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[6]:A,10713
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[6]:B,10620
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[6]:C,10968
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[6]:D,10663
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[6]:FCO,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[6]:Y,10620
Quad_1/QuadXface_3/HomeReg[4]:CLK,
Quad_1/QuadXface_3/HomeReg[4]:D,15287
Quad_1/QuadXface_3/HomeReg[4]:EN,15120
Quad_1/QuadXface_3/HomeReg[4]:Q,
WDT_1/WDTCounter[1]:ALn,13503
WDT_1/WDTCounter[1]:CLK,12751
WDT_1/WDTCounter[1]:D,13898
WDT_1/WDTCounter[1]:EN,11256
WDT_1/WDTCounter[1]:Q,12751
MDTTop_2/CountRA_cry[7]:B,5583
MDTTop_2/CountRA_cry[7]:FCI,5442
MDTTop_2/CountRA_cry[7]:FCO,5442
MDTTop_2/CountRA_cry[7]:S,5632
MDTTop_1/un1_discoverIdDataOut_0_iv_4[6]:A,12859
MDTTop_1/un1_discoverIdDataOut_0_iv_4[6]:B,13966
MDTTop_1/un1_discoverIdDataOut_0_iv_4[6]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[6]:D,9941
MDTTop_1/un1_discoverIdDataOut_0_iv_4[6]:Y,9941
MDTTop_1/un1_discoverIdDataOut_0_iv_13[12]:A,5893
MDTTop_1/un1_discoverIdDataOut_0_iv_13[12]:B,5953
MDTTop_1/un1_discoverIdDataOut_0_iv_13[12]:C,6071
MDTTop_1/un1_discoverIdDataOut_0_iv_13[12]:D,7026
MDTTop_1/un1_discoverIdDataOut_0_iv_13[12]:Y,5893
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[6]:CLK,11019
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[6]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[6]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[6]:Q,11019
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[6]:SLn,9714
WDT_1/WDTCounter[7]:ALn,13503
WDT_1/WDTCounter[7]:CLK,11256
WDT_1/WDTCounter[7]:D,13784
WDT_1/WDTCounter[7]:EN,11256
WDT_1/WDTCounter[7]:Q,11256
MDTTop_1/un1_discoverIdDataOut_0_iv_9[23]:A,8285
MDTTop_1/un1_discoverIdDataOut_0_iv_9[23]:B,2550
MDTTop_1/un1_discoverIdDataOut_0_iv_9[23]:C,13965
MDTTop_1/un1_discoverIdDataOut_0_iv_9[23]:D,4849
MDTTop_1/un1_discoverIdDataOut_0_iv_9[23]:Y,2550
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_3:IPC,
DiscID_1/un33_expoldap2:A,11829
DiscID_1/un33_expoldap2:B,11771
DiscID_1/un33_expoldap2:C,10620
DiscID_1/un33_expoldap2:D,9207
DiscID_1/un33_expoldap2:Y,9207
SerMemInt_1/SerialDataOutputMux[4]:A,14209
SerMemInt_1/SerialDataOutputMux[4]:B,6221
SerMemInt_1/SerialDataOutputMux[4]:C,5063
SerMemInt_1/SerialDataOutputMux[4]:D,12888
SerMemInt_1/SerialDataOutputMux[4]:Y,5063
MDTTop_1/CountRA[1]:CLK,5469
MDTTop_1/CountRA[1]:D,5736
MDTTop_1/CountRA[1]:EN,5496
MDTTop_1/CountRA[1]:Q,5469
MDTTop_1/CountRA[1]:SLn,6387
Quad_1/QuadXface_1/FallingLatch1_1:A,14263
Quad_1/QuadXface_1/FallingLatch1_1:B,14227
Quad_1/QuadXface_1/FallingLatch1_1:Y,14227
SerMemInt_1/un1_LoadWriteData_1_sqmuxa_2_0_o2:A,13059
SerMemInt_1/un1_LoadWriteData_1_sqmuxa_2_0_o2:B,13015
SerMemInt_1/un1_LoadWriteData_1_sqmuxa_2_0_o2:C,12899
SerMemInt_1/un1_LoadWriteData_1_sqmuxa_2_0_o2:D,9383
SerMemInt_1/un1_LoadWriteData_1_sqmuxa_2_0_o2:Y,9383
MDTTop_1/CountRA[7]:CLK,5583
MDTTop_1/CountRA[7]:D,5632
MDTTop_1/CountRA[7]:EN,5496
MDTTop_1/CountRA[7]:Q,5583
MDTTop_1/CountRA[7]:SLn,6387
WDT_1/WDTCounter_cry[13]:B,13784
WDT_1/WDTCounter_cry[13]:C,13905
WDT_1/WDTCounter_cry[13]:D,14930
WDT_1/WDTCounter_cry[13]:FCI,13518
WDT_1/WDTCounter_cry[13]:FCO,13518
WDT_1/WDTCounter_cry[13]:S,13670
Quad_1/QuadXface_6/Latch0InSel:CLK,15604
Quad_1/QuadXface_6/Latch0InSel:D,
Quad_1/QuadXface_6/Latch0InSel:EN,-7429
Quad_1/QuadXface_6/Latch0InSel:Q,15604
CtrlOut_2/un14_enable:A,13000
CtrlOut_2/un14_enable:B,14192
CtrlOut_2/un14_enable:C,14153
CtrlOut_2/un14_enable:Y,13000
DIO8_1/D8OutputReg3[0]:ALn,-4495
DIO8_1/D8OutputReg3[0]:CLK,12970
DIO8_1/D8OutputReg3[0]:D,
DIO8_1/D8OutputReg3[0]:EN,-8813
DIO8_1/D8OutputReg3[0]:Q,12970
Quad_1/QuadXface_6/Latch0ArmedState[1]:CLK,13406
Quad_1/QuadXface_6/Latch0ArmedState[1]:D,-8429
Quad_1/QuadXface_6/Latch0ArmedState[1]:Q,13406
MDTTop_1/un1_discoverIdDataOut_0_iv_0[24]:A,12369
MDTTop_1/un1_discoverIdDataOut_0_iv_0[24]:B,4751
MDTTop_1/un1_discoverIdDataOut_0_iv_0[24]:C,14013
MDTTop_1/un1_discoverIdDataOut_0_iv_0[24]:D,161
MDTTop_1/un1_discoverIdDataOut_0_iv_0[24]:Y,161
SSITop_2/DelayCounter_cry[4]:B,13897
SSITop_2/DelayCounter_cry[4]:FCI,13813
SSITop_2/DelayCounter_cry[4]:FCO,13813
SSITop_2/DelayCounter_cry[4]:S,14022
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[9]:A,13820
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[9]:B,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[9]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[9]:D,13705
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[9]:Y,13705
DiscID_1/DiscCtrlID_1/ShiftComplete_2_0_0_0_1:A,13121
DiscID_1/DiscCtrlID_1/ShiftComplete_2_0_0_0_1:B,13063
DiscID_1/DiscCtrlID_1/ShiftComplete_2_0_0_0_1:C,12966
DiscID_1/DiscCtrlID_1/ShiftComplete_2_0_0_0_1:D,12840
DiscID_1/DiscCtrlID_1/ShiftComplete_2_0_0_0_1:Y,12840
CtrlOut_2/ShiftRegister[0]:CLK,14235
CtrlOut_2/ShiftRegister[0]:D,13020
CtrlOut_2/ShiftRegister[0]:EN,12700
CtrlOut_2/ShiftRegister[0]:Q,14235
Quad_1/QuadXface_6/QuadLatch[13]:CLK,
Quad_1/QuadXface_6/QuadLatch[13]:D,15287
Quad_1/QuadXface_6/QuadLatch[13]:EN,12103
Quad_1/QuadXface_6/QuadLatch[13]:Q,
Quad_1/QuadXface_4/QuadDataOut_1_m2[10]:A,14532
Quad_1/QuadXface_4/QuadDataOut_1_m2[10]:B,14391
Quad_1/QuadXface_4/QuadDataOut_1_m2[10]:C,13282
Quad_1/QuadXface_4/QuadDataOut_1_m2[10]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2[10]:Y,13282
MDTTop_2/RisingB[2]:CLK,7002
MDTTop_2/RisingB[2]:D,7002
MDTTop_2/RisingB[2]:Q,7002
ExpModLED_1/Exp2LED_7_i_m2_1[3]:A,
ExpModLED_1/Exp2LED_7_i_m2_1[3]:B,13125
ExpModLED_1/Exp2LED_7_i_m2_1[3]:C,-12221
ExpModLED_1/Exp2LED_7_i_m2_1[3]:D,-11270
ExpModLED_1/Exp2LED_7_i_m2_1[3]:Y,-12221
DIO8_1/D8OutputReg3[21]:ALn,-4495
DIO8_1/D8OutputReg3[21]:CLK,13090
DIO8_1/D8OutputReg3[21]:D,
DIO8_1/D8OutputReg3[21]:EN,-8813
DIO8_1/D8OutputReg3[21]:Q,13090
SSITop_1/CycleCounter_s[5]:B,12812
SSITop_1/CycleCounter_s[5]:C,13972
SSITop_1/CycleCounter_s[5]:FCI,12768
SSITop_1/CycleCounter_s[5]:S,12768
DATA_iobuf[31]/U0/U_IOOUTFF:A,2415
DATA_iobuf[31]/U0/U_IOOUTFF:Y,2415
Quad_1/QuadXface_2/Latch1Reg[8]:CLK,
Quad_1/QuadXface_2/Latch1Reg[8]:D,15287
Quad_1/QuadXface_2/Latch1Reg[8]:EN,13858
Quad_1/QuadXface_2/Latch1Reg[8]:Q,
ExpModLED_1/m66_i_o2:A,13082
ExpModLED_1/m66_i_o2:B,6418
ExpModLED_1/m66_i_o2:C,12950
ExpModLED_1/m66_i_o2:D,12832
ExpModLED_1/m66_i_o2:Y,6418
MDTTop_2/Delay_cry[4]:B,5632
MDTTop_2/Delay_cry[4]:FCI,5556
MDTTop_2/Delay_cry[4]:FCO,5556
MDTTop_2/Delay_cry[4]:S,5689
DiscID_1/DiscExpID_1/Exp_ID_LATCH_2_0:A,13815
DiscID_1/DiscExpID_1/Exp_ID_LATCH_2_0:B,14176
DiscID_1/DiscExpID_1/Exp_ID_LATCH_2_0:C,10893
DiscID_1/DiscExpID_1/Exp_ID_LATCH_2_0:D,13041
DiscID_1/DiscExpID_1/Exp_ID_LATCH_2_0:Y,10893
SSITop_1/DelayCntEn:CLK,12908
SSITop_1/DelayCntEn:D,11094
SSITop_1/DelayCntEn:Q,12908
SSITop_1/ClockRate_Z[0]:CLK,
SSITop_1/ClockRate_Z[0]:D,
SSITop_1/ClockRate_Z[0]:EN,-7390
SSITop_1/ClockRate_Z[0]:Q,
CtrlOut_2/DataBuffer[1]:ALn,-4495
CtrlOut_2/DataBuffer[1]:CLK,15612
CtrlOut_2/DataBuffer[1]:D,
CtrlOut_2/DataBuffer[1]:EN,
CtrlOut_2/DataBuffer[1]:Q,15612
Decode_1/un1_discoverIdDataOut_0_iv_10_RNO[8]:A,16022
Decode_1/un1_discoverIdDataOut_0_iv_10_RNO[8]:B,
Decode_1/un1_discoverIdDataOut_0_iv_10_RNO[8]:C,
Decode_1/un1_discoverIdDataOut_0_iv_10_RNO[8]:D,6817
Decode_1/un1_discoverIdDataOut_0_iv_10_RNO[8]:Y,6817
MDTSSIRoute_1/M_AX1_INT_CLK:A,
MDTSSIRoute_1/M_AX1_INT_CLK:B,
MDTSSIRoute_1/M_AX1_INT_CLK:C,
MDTSSIRoute_1/M_AX1_INT_CLK:Y,
MDTTop_1/mdtSimpDataOut_1_0[4]:A,15959
MDTTop_1/mdtSimpDataOut_1_0[4]:B,
MDTTop_1/mdtSimpDataOut_1_0[4]:C,
MDTTop_1/mdtSimpDataOut_1_0[4]:Y,15959
WDT_1/WD_RST_SHIFT[1]:ALn,13503
WDT_1/WD_RST_SHIFT[1]:CLK,15334
WDT_1/WD_RST_SHIFT[1]:D,15334
WDT_1/WD_RST_SHIFT[1]:Q,15334
SerMemInt_1/StateMachine_1221:A,11895
SerMemInt_1/StateMachine_1221:B,
SerMemInt_1/StateMachine_1221:Y,11895
MDTTop_1/CountRA_s[17]:B,5736
MDTTop_1/CountRA_s[17]:FCI,5442
MDTTop_1/CountRA_s[17]:S,5442
DIO8_1/IntDout_3_1_0_wmux[25]:A,10827
DIO8_1/IntDout_3_1_0_wmux[25]:B,10501
DIO8_1/IntDout_3_1_0_wmux[25]:C,12291
DIO8_1/IntDout_3_1_0_wmux[25]:D,11986
DIO8_1/IntDout_3_1_0_wmux[25]:FCO,
DIO8_1/IntDout_3_1_0_wmux[25]:Y,10501
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIBOF3[11]:A,-12823
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIBOF3[11]:B,-12879
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIBOF3[11]:Y,-12879
Analog_1/Ser2Par_1/S2P_Data_3[14]:A,13253
Analog_1/Ser2Par_1/S2P_Data_3[14]:B,13162
Analog_1/Ser2Par_1/S2P_Data_3[14]:C,11414
Analog_1/Ser2Par_1/S2P_Data_3[14]:Y,11414
DIO8_1/d8DataOut_m2_2[17]:A,12232
DIO8_1/d8DataOut_m2_2[17]:B,11045
DIO8_1/d8DataOut_m2_2[17]:C,
DIO8_1/d8DataOut_m2_2[17]:D,
DIO8_1/d8DataOut_m2_2[17]:Y,11045
DiscID_1/DiscCtrlID_1/Count_RNO[1]:A,14263
DiscID_1/DiscCtrlID_1/Count_RNO[1]:B,14199
DiscID_1/DiscCtrlID_1/Count_RNO[1]:C,13031
DiscID_1/DiscCtrlID_1/Count_RNO[1]:D,12485
DiscID_1/DiscCtrlID_1/Count_RNO[1]:Y,12485
DIO8_1/d8DataOut_m6_cZ[8]:A,14597
DIO8_1/d8DataOut_m6_cZ[8]:B,13439
DIO8_1/d8DataOut_m6_cZ[8]:C,11046
DIO8_1/d8DataOut_m6_cZ[8]:D,
DIO8_1/d8DataOut_m6_cZ[8]:Y,11046
Quad_1/QuadXface_6/QuadDataOut_1_2[10]:A,
Quad_1/QuadXface_6/QuadDataOut_1_2[10]:B,13528
Quad_1/QuadXface_6/QuadDataOut_1_2[10]:C,13475
Quad_1/QuadXface_6/QuadDataOut_1_2[10]:D,
Quad_1/QuadXface_6/QuadDataOut_1_2[10]:Y,13475
Quad_1/QuadXface_4/Latch1Reg[7]:CLK,
Quad_1/QuadXface_4/Latch1Reg[7]:D,15287
Quad_1/QuadXface_4/Latch1Reg[7]:EN,13858
Quad_1/QuadXface_4/Latch1Reg[7]:Q,
ExpModLED_1/ShiftRegister2_3_i_m2[1]:A,14333
ExpModLED_1/ShiftRegister2_3_i_m2[1]:B,12913
ExpModLED_1/ShiftRegister2_3_i_m2[1]:C,9180
ExpModLED_1/ShiftRegister2_3_i_m2[1]:Y,9180
DiscID_1/DiscExpID_1/ExpansionID2_1[4]:CLK,15326
DiscID_1/DiscExpID_1/ExpansionID2_1[4]:D,15326
DiscID_1/DiscExpID_1/ExpansionID2_1[4]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID2_1[4]:Q,15326
DIO8_1/d8DataOut_m2_2[25]:A,12286
DIO8_1/d8DataOut_m2_2[25]:B,11099
DIO8_1/d8DataOut_m2_2[25]:C,
DIO8_1/d8DataOut_m2_2[25]:D,
DIO8_1/d8DataOut_m2_2[25]:Y,11099
Decode_1/un1_discoverIdDataOut_iv_15[0]:A,6908
Decode_1/un1_discoverIdDataOut_iv_15[0]:B,7113
Decode_1/un1_discoverIdDataOut_iv_15[0]:C,3782
Decode_1/un1_discoverIdDataOut_iv_15[0]:D,3652
Decode_1/un1_discoverIdDataOut_iv_15[0]:Y,3652
ExpModLED_1/Exp3LED[2]:ALn,-4495
ExpModLED_1/Exp3LED[2]:CLK,13125
ExpModLED_1/Exp3LED[2]:D,-12189
ExpModLED_1/Exp3LED[2]:Q,13125
ExpModLED_1/ShiftRegister3[1]:CLK,14333
ExpModLED_1/ShiftRegister3[1]:D,9207
ExpModLED_1/ShiftRegister3[1]:EN,12691
ExpModLED_1/ShiftRegister3[1]:Q,14333
ExpModLED_1/ShiftRegister0[1]:CLK,14333
ExpModLED_1/ShiftRegister0[1]:D,9180
ExpModLED_1/ShiftRegister0[1]:EN,12691
ExpModLED_1/ShiftRegister0[1]:Q,14333
CtrlOut_1/ShiftRegister_4[2]:A,15612
CtrlOut_1/ShiftRegister_4[2]:B,14235
CtrlOut_1/ShiftRegister_4[2]:C,12813
CtrlOut_1/ShiftRegister_4[2]:Y,12813
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_25:C,13781
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_25:IPC,13781
Exp3Data_iobuf[4]/U0/U_IOINFF:A,
Exp3Data_iobuf[4]/U0/U_IOINFF:Y,
M_SPROM_DATA_iobuf_RNIQPJVH:A,-641
M_SPROM_DATA_iobuf_RNIQPJVH:B,-788
M_SPROM_DATA_iobuf_RNIQPJVH:C,-787
M_SPROM_DATA_iobuf_RNIQPJVH:D,-2092
M_SPROM_DATA_iobuf_RNIQPJVH:Y,-2092
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[14]:CLK,10666
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[14]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[14]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[14]:Q,10666
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[14]:SLn,9714
MDTTop_2/CounterOverFlowRetrigger_RNO:A,-5975
MDTTop_2/CounterOverFlowRetrigger_RNO:B,-3830
MDTTop_2/CounterOverFlowRetrigger_RNO:Y,-5975
Quad_1/QuadXface_1/QuadCount_RNILRNT9[11]:A,14085
Quad_1/QuadXface_1/QuadCount_RNILRNT9[11]:B,10897
Quad_1/QuadXface_1/QuadCount_RNILRNT9[11]:C,13863
Quad_1/QuadXface_1/QuadCount_RNILRNT9[11]:FCI,10688
Quad_1/QuadXface_1/QuadCount_RNILRNT9[11]:FCO,10688
Quad_1/QuadXface_1/QuadCount_RNILRNT9[11]:S,10764
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[6]:A,10686
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[6]:B,11724
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[6]:C,12057
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[6]:D,11752
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[6]:FCI,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[6]:Y,10686
Quad_1/QuadXface_2/RisingLatch0:CLK,13059
Quad_1/QuadXface_2/RisingLatch0:D,14215
Quad_1/QuadXface_2/RisingLatch0:Q,13059
MDTTop_1/MDTPosition_1_cry_8:B,5564
MDTTop_1/MDTPosition_1_cry_8:FCI,5442
MDTTop_1/MDTPosition_1_cry_8:FCO,5442
MDTTop_1/MDTPosition_1_cry_8:S,5642
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_6_8:A,11857
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_6_8:B,11805
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_6_8:C,10612
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_6_8:D,10358
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_6_8:Y,10358
M_DRV_EN_L_obuf/U0/U_IOPAD:D,
M_DRV_EN_L_obuf/U0/U_IOPAD:E,
M_DRV_EN_L_obuf/U0/U_IOPAD:PAD,
ExpModLED_1/intExpLEDSelect[3]:CLK,14188
ExpModLED_1/intExpLEDSelect[3]:D,-13148
ExpModLED_1/intExpLEDSelect[3]:EN,-3713
ExpModLED_1/intExpLEDSelect[3]:Q,14188
DiscID_1/DiscCtrlID_1/State[0]:CLK,13198
DiscID_1/DiscCtrlID_1/State[0]:D,12603
DiscID_1/DiscCtrlID_1/State[0]:Q,13198
MDTTop_1/RisingA[2]:CLK,4565
MDTTop_1/RisingA[2]:D,6977
MDTTop_1/RisingA[2]:Q,4565
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_20:IPENn,
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_9:A,10902
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_9:B,10811
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_9:C,10758
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_9:D,10666
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_9:Y,10666
MDTTop_1/MDTPosition[15]:CLK,
MDTTop_1/MDTPosition[15]:D,5518
MDTTop_1/MDTPosition[15]:EN,5602
MDTTop_1/MDTPosition[15]:Q,
Quad_1/QuadXface_5/QuadDataOut_1_m2[13]:A,15042
Quad_1/QuadXface_5/QuadDataOut_1_m2[13]:B,14768
Quad_1/QuadXface_5/QuadDataOut_1_m2[13]:C,13604
Quad_1/QuadXface_5/QuadDataOut_1_m2[13]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2[13]:Y,13604
SSITop_1/DelayCounter_cry[2]:B,13859
SSITop_1/DelayCounter_cry[2]:FCI,13813
SSITop_1/DelayCounter_cry[2]:FCO,13813
SSITop_1/DelayCounter_cry[2]:S,14060
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_0_8:A,11055
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_0_8:B,11005
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_0_8:C,10908
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_0_8:D,10790
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_0_8:Y,10790
MDTTop_1/MDTRead1:CLK,5802
MDTTop_1/MDTRead1:D,6993
MDTTop_1/MDTRead1:Q,5802
DIO8_1/IntDout_3_1_0_wmux[4]:A,10721
DIO8_1/IntDout_3_1_0_wmux[4]:B,10395
DIO8_1/IntDout_3_1_0_wmux[4]:C,12185
DIO8_1/IntDout_3_1_0_wmux[4]:D,11880
DIO8_1/IntDout_3_1_0_wmux[4]:FCO,
DIO8_1/IntDout_3_1_0_wmux[4]:Y,10395
Quad_1/QuadXface_5/Latch1ArmedState[0]:CLK,13318
Quad_1/QuadXface_5/Latch1ArmedState[0]:D,-8429
Quad_1/QuadXface_5/Latch1ArmedState[0]:Q,13318
CtrlIO_1/Count[1]:ALn,13503
CtrlIO_1/Count[1]:CLK,10665
CtrlIO_1/Count[1]:D,8025
CtrlIO_1/Count[1]:Q,10665
Quad_1/QuadXface_5/HomeReg[5]:CLK,
Quad_1/QuadXface_5/HomeReg[5]:D,15287
Quad_1/QuadXface_5/HomeReg[5]:EN,15120
Quad_1/QuadXface_5/HomeReg[5]:Q,
ExpSigRoute_4/un1_serialmemorydataout_iv_0_a2_0[1]:A,
ExpSigRoute_4/un1_serialmemorydataout_iv_0_a2_0[1]:B,
ExpSigRoute_4/un1_serialmemorydataout_iv_0_a2_0[1]:C,
ExpSigRoute_4/un1_serialmemorydataout_iv_0_a2_0[1]:Y,
ClkCtrl_1/SysRESET_rep_RNILTM6/U0_RGB1:An,-4495
ClkCtrl_1/SysRESET_rep_RNILTM6/U0_RGB1:YL,-4495
Quad_1/QuadXface_2/FallingLatch0_1:A,14263
Quad_1/QuadXface_2/FallingLatch0_1:B,14227
Quad_1/QuadXface_2/FallingLatch0_1:Y,14227
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_14:C,10556
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_14:IPB,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_14:IPC,10556
Quad_1/QuadXface_2/intAccumOverflow_RNO:A,9651
Quad_1/QuadXface_2/intAccumOverflow_RNO:B,10997
Quad_1/QuadXface_2/intAccumOverflow_RNO:Y,9651
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[13]:A,12440
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[13]:B,12440
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[13]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[13]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[13]:Y,12440
CtrlIO_1/ShiftOutRegister[4]:CLK,14065
CtrlIO_1/ShiftOutRegister[4]:D,10994
CtrlIO_1/ShiftOutRegister[4]:EN,10927
CtrlIO_1/ShiftOutRegister[4]:Q,14065
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[10]:CLK,11633
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[10]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[10]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[10]:Q,11633
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[10]:SLn,9714
SSITop_1/un11_delaycounter_0_I_39:A,13068
SSITop_1/un11_delaycounter_0_I_39:B,11668
SSITop_1/un11_delaycounter_0_I_39:C,11578
SSITop_1/un11_delaycounter_0_I_39:D,12673
SSITop_1/un11_delaycounter_0_I_39:FCI,11476
SSITop_1/un11_delaycounter_0_I_39:FCO,11476
MDTTop_2/MDTPosition_1_cry_16:B,5716
MDTTop_2/MDTPosition_1_cry_16:FCI,5442
MDTTop_2/MDTPosition_1_cry_16:FCO,5442
MDTTop_2/MDTPosition_1_cry_16:S,5499
ExpModLED_1/N_763_i:A,14302
ExpModLED_1/N_763_i:B,14227
ExpModLED_1/N_763_i:C,11668
ExpModLED_1/N_763_i:D,10861
ExpModLED_1/N_763_i:Y,10861
Quad_1/QuadXface_1/QuadLatch[13]:CLK,
Quad_1/QuadXface_1/QuadLatch[13]:D,15287
Quad_1/QuadXface_1/QuadLatch[13]:EN,12103
Quad_1/QuadXface_1/QuadLatch[13]:Q,
Quad_1/QuadXface_3/Latch0Reg[0]:CLK,
Quad_1/QuadXface_3/Latch0Reg[0]:D,15287
Quad_1/QuadXface_3/Latch0Reg[0]:EN,13858
Quad_1/QuadXface_3/Latch0Reg[0]:Q,
DiscID_1/DiscExpID_1/OutputClock_2:A,13761
DiscID_1/DiscExpID_1/OutputClock_2:B,14199
DiscID_1/DiscExpID_1/OutputClock_2:C,14153
DiscID_1/DiscExpID_1/OutputClock_2:Y,13761
Quad_1/QuadXface_2/QuadDataOut_1_m2[14]:A,13652
Quad_1/QuadXface_2/QuadDataOut_1_m2[14]:B,13645
Quad_1/QuadXface_2/QuadDataOut_1_m2[14]:C,12402
Quad_1/QuadXface_2/QuadDataOut_1_m2[14]:D,
Quad_1/QuadXface_2/QuadDataOut_1_m2[14]:Y,12402
DiscID_1/DiscExpID_1/ExpansionID1_1_fast_RNIE6N42[10]:A,-10955
DiscID_1/DiscExpID_1/ExpansionID1_1_fast_RNIE6N42[10]:B,-11055
DiscID_1/DiscExpID_1/ExpansionID1_1_fast_RNIE6N42[10]:C,-12267
DiscID_1/DiscExpID_1/ExpansionID1_1_fast_RNIE6N42[10]:D,-12353
DiscID_1/DiscExpID_1/ExpansionID1_1_fast_RNIE6N42[10]:Y,-12353
SSITop_1/HalfPeriod[3]:CLK,14374
SSITop_1/HalfPeriod[3]:D,
SSITop_1/HalfPeriod[3]:EN,-7666
SSITop_1/HalfPeriod[3]:Q,14374
MDTTop_2/ClearCounter:CLK,5451
MDTTop_2/ClearCounter:D,5583
MDTTop_2/ClearCounter:EN,-2699
MDTTop_2/ClearCounter:Q,5451
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0:A,9722
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0:B,12133
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0:C,10737
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0:D,10645
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_0:Y,9722
SerMemInt_1/ShiftEnable:CLK,13308
SerMemInt_1/ShiftEnable:D,9405
SerMemInt_1/ShiftEnable:EN,-1035
SerMemInt_1/ShiftEnable:Q,13308
SerMemInt_1/ShiftEnable:SLn,14004
Quad_1/QuadXface_5/QuadDataOut_1[16]:A,15791
Quad_1/QuadXface_5/QuadDataOut_1[16]:B,14875
Quad_1/QuadXface_5/QuadDataOut_1[16]:C,15929
Quad_1/QuadXface_5/QuadDataOut_1[16]:D,12178
Quad_1/QuadXface_5/QuadDataOut_1[16]:Y,12178
MDTTop_1/un1_discoverIdDataOut_0_iv_3[19]:A,12715
MDTTop_1/un1_discoverIdDataOut_0_iv_3[19]:B,12624
MDTTop_1/un1_discoverIdDataOut_0_iv_3[19]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_3[19]:D,12060
MDTTop_1/un1_discoverIdDataOut_0_iv_3[19]:Y,12060
DIO8_1/AnlgDATA_m_0[3]:A,11406
DIO8_1/AnlgDATA_m_0[3]:B,10382
DIO8_1/AnlgDATA_m_0[3]:C,161
DIO8_1/AnlgDATA_m_0[3]:D,11521
DIO8_1/AnlgDATA_m_0[3]:Y,161
SSITop_1/Serial2ParallelData[12]:CLK,15326
SSITop_1/Serial2ParallelData[12]:D,15326
SSITop_1/Serial2ParallelData[12]:EN,10706
SSITop_1/Serial2ParallelData[12]:Q,15326
SSITop_1/Serial2ParallelData[12]:SLn,11847
SSITop_1/DelayTerminalCount[2]:CLK,12588
SSITop_1/DelayTerminalCount[2]:D,
SSITop_1/DelayTerminalCount[2]:EN,-7666
SSITop_1/DelayTerminalCount[2]:Q,12588
Quad_1/QuadXface_6/un1_ledstatuswrite_0:A,
Quad_1/QuadXface_6/un1_ledstatuswrite_0:B,-7320
Quad_1/QuadXface_6/un1_ledstatuswrite_0:C,-7054
Quad_1/QuadXface_6/un1_ledstatuswrite_0:D,13919
Quad_1/QuadXface_6/un1_ledstatuswrite_0:Y,-7320
Exp1Data_iobuf[3]/U0/U_IOENFF:A,
Exp1Data_iobuf[3]/U0/U_IOENFF:Y,
SerMemInt_1/un1_discoverIdDataOut_0_iv_0[21]:A,11829
SerMemInt_1/un1_discoverIdDataOut_0_iv_0[21]:B,3797
SerMemInt_1/un1_discoverIdDataOut_0_iv_0[21]:C,
SerMemInt_1/un1_discoverIdDataOut_0_iv_0[21]:D,9967
SerMemInt_1/un1_discoverIdDataOut_0_iv_0[21]:Y,3797
Quad_1/QuadXface_1/RisingLatch1_1:A,14317
Quad_1/QuadXface_1/RisingLatch1_1:B,14215
Quad_1/QuadXface_1/RisingLatch1_1:Y,14215
MDTTop_1/un1_discoverIdDataOut_0_iv_6[16]:A,11792
MDTTop_1/un1_discoverIdDataOut_0_iv_6[16]:B,14057
MDTTop_1/un1_discoverIdDataOut_0_iv_6[16]:C,12876
MDTTop_1/un1_discoverIdDataOut_0_iv_6[16]:D,11137
MDTTop_1/un1_discoverIdDataOut_0_iv_6[16]:Y,11137
Quad_1/QuadXface_4/QA[1]:CLK,-3482
Quad_1/QuadXface_4/QA[1]:D,15334
Quad_1/QuadXface_4/QA[1]:Q,-3482
SerMemInt_1/SerialDataOutputMux_m0[7]:A,11961
SerMemInt_1/SerialDataOutputMux_m0[7]:B,13085
SerMemInt_1/SerialDataOutputMux_m0[7]:Y,11961
CtrlOut_1/ShiftRegister_4[15]:A,15666
CtrlOut_1/ShiftRegister_4[15]:B,14235
CtrlOut_1/ShiftRegister_4[15]:C,12813
CtrlOut_1/ShiftRegister_4[15]:Y,12813
LatCnt_1/LatencyCounter[11]:CLK,5393
LatCnt_1/LatencyCounter[11]:D,5556
LatCnt_1/LatencyCounter[11]:EN,-6247
LatCnt_1/LatencyCounter[11]:Q,5393
LatCnt_1/LatencyCounter[11]:SLn,-5250
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_32:C,8168
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_32:IPC,8168
DiscID_1/DiscExpID_1/ExpansionID1_1[1]:CLK,11829
DiscID_1/DiscExpID_1/ExpansionID1_1[1]:D,15318
DiscID_1/DiscExpID_1/ExpansionID1_1[1]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID1_1[1]:Q,11829
LatCnt_1/LatencyCounter[3]:CLK,5241
LatCnt_1/LatencyCounter[3]:D,5708
LatCnt_1/LatencyCounter[3]:EN,-6247
LatCnt_1/LatencyCounter[3]:Q,5241
LatCnt_1/LatencyCounter[3]:SLn,-5250
MDTTop_1/intDataValid_RNIKVPC:A,5602
MDTTop_1/intDataValid_RNIKVPC:B,5642
MDTTop_1/intDataValid_RNIKVPC:Y,5602
M_MUXED_ADC_CS_QA0_SIGA_iobuf/U0/U_IOINFF:A,
M_MUXED_ADC_CS_QA0_SIGA_iobuf/U0/U_IOINFF:Y,
M_ENABLE_obuf[0]/U0/U_IOOUTFF:A,
M_ENABLE_obuf[0]/U0/U_IOOUTFF:Y,
MDTTop_2/FallingA[1]:CLK,7001
MDTTop_2/FallingA[1]:D,6194
MDTTop_2/FallingA[1]:Q,7001
DIO8_1/IntDout_3_1_0_wmux[12]:A,10721
DIO8_1/IntDout_3_1_0_wmux[12]:B,10395
DIO8_1/IntDout_3_1_0_wmux[12]:C,12185
DIO8_1/IntDout_3_1_0_wmux[12]:D,11880
DIO8_1/IntDout_3_1_0_wmux[12]:FCO,
DIO8_1/IntDout_3_1_0_wmux[12]:Y,10395
WDT_1/PUReg[4]:CLK,13122
WDT_1/PUReg[4]:D,-3956
WDT_1/PUReg[4]:Q,13122
CtrlOut_1/Count_n4:A,14263
CtrlOut_1/Count_n4:B,14215
CtrlOut_1/Count_n4:C,9932
CtrlOut_1/Count_n4:D,12827
CtrlOut_1/Count_n4:Y,9932
Quad_1/QuadXface_4/Latch1Reg[3]:CLK,
Quad_1/QuadXface_4/Latch1Reg[3]:D,15287
Quad_1/QuadXface_4/Latch1Reg[3]:EN,13858
Quad_1/QuadXface_4/Latch1Reg[3]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[10]:A,6877
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[10]:B,14820
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[10]:C,13778
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[10]:D,13493
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[10]:Y,6877
DATA_iobuf[12]/U0/U_IOPAD:D,4667
DATA_iobuf[12]/U0/U_IOPAD:E,4878
DATA_iobuf[12]/U0/U_IOPAD:PAD,4667
DATA_iobuf[12]/U0/U_IOPAD:Y,
SSITop_1/Exp1QuadDataOut_m[3]:A,6882
SSITop_1/Exp1QuadDataOut_m[3]:B,13766
SSITop_1/Exp1QuadDataOut_m[3]:C,12653
SSITop_1/Exp1QuadDataOut_m[3]:D,13325
SSITop_1/Exp1QuadDataOut_m[3]:Y,6882
CtrlOut_1/Count_c2:A,12986
CtrlOut_1/Count_c2:B,12887
CtrlOut_1/Count_c2:C,12827
CtrlOut_1/Count_c2:Y,12827
DiscID_1/discoverIdDataOut_1_m2[12]:A,11907
DiscID_1/discoverIdDataOut_1_m2[12]:B,10450
DiscID_1/discoverIdDataOut_1_m2[12]:C,9137
DiscID_1/discoverIdDataOut_1_m2[12]:D,
DiscID_1/discoverIdDataOut_1_m2[12]:Y,9137
Exp2Data_iobuf[0]/U0/U_IOOUTFF:A,
Exp2Data_iobuf[0]/U0/U_IOOUTFF:Y,
Quad_1/QuadXface_3/LearnModeEnable:CLK,14123
Quad_1/QuadXface_3/LearnModeEnable:D,
Quad_1/QuadXface_3/LearnModeEnable:EN,-10013
Quad_1/QuadXface_3/LearnModeEnable:Q,14123
MDTTop_1/un1_discoverIdDataOut_0_iv_0[20]:A,11701
MDTTop_1/un1_discoverIdDataOut_0_iv_0[20]:B,12768
MDTTop_1/un1_discoverIdDataOut_0_iv_0[20]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_0[20]:D,11046
MDTTop_1/un1_discoverIdDataOut_0_iv_0[20]:Y,11046
ClkCtrl_1/clk_1/Clock_Gen_0/CLK1_PAD_INST/U_IOPAD:PAD,
ClkCtrl_1/clk_1/Clock_Gen_0/CLK1_PAD_INST/U_IOPAD:Y,
SSITop_1/Serial2ParallelData[30]:CLK,15326
SSITop_1/Serial2ParallelData[30]:D,15326
SSITop_1/Serial2ParallelData[30]:EN,10706
SSITop_1/Serial2ParallelData[30]:Q,15326
SSITop_1/Serial2ParallelData[30]:SLn,11847
Quad_1/QuadXface_5/un1_registrationx[0]:A,15604
Quad_1/QuadXface_5/un1_registrationx[0]:B,
Quad_1/QuadXface_5/un1_registrationx[0]:C,
Quad_1/QuadXface_5/un1_registrationx[0]:Y,15604
Quad_1/QuadXface_4/RisingLatch1_1:A,14317
Quad_1/QuadXface_4/RisingLatch1_1:B,14215
Quad_1/QuadXface_4/RisingLatch1_1:Y,14215
MDTTop_1/Delay[9]:CLK,3387
MDTTop_1/Delay[9]:D,5594
MDTTop_1/Delay[9]:EN,4696
MDTTop_1/Delay[9]:Q,3387
MDTTop_1/Delay[9]:SLn,6387
SSITop_2/TransducerSelect[4]:CLK,
SSITop_2/TransducerSelect[4]:D,
SSITop_2/TransducerSelect[4]:EN,-7390
SSITop_2/TransducerSelect[4]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_4_RNO[22]:A,4927
MDTTop_1/un1_discoverIdDataOut_0_iv_4_RNO[22]:B,12807
MDTTop_1/un1_discoverIdDataOut_0_iv_4_RNO[22]:C,11549
MDTTop_1/un1_discoverIdDataOut_0_iv_4_RNO[22]:D,11064
MDTTop_1/un1_discoverIdDataOut_0_iv_4_RNO[22]:Y,4927
MDTTop_1/CounterOverFlowRetrigger:CLK,6000
MDTTop_1/CounterOverFlowRetrigger:D,4732
MDTTop_1/CounterOverFlowRetrigger:EN,-3739
MDTTop_1/CounterOverFlowRetrigger:Q,6000
MDTTop_1/CounterOverFlowRetrigger:SLn,-2980
SSITop_1/intDataValid:CLK,14236
SSITop_1/intDataValid:D,-3783
SSITop_1/intDataValid:Q,14236
Quad_1/QuadXface_3/QuadDataOut_1_ss3:A,11298
Quad_1/QuadXface_3/QuadDataOut_1_ss3:B,12343
Quad_1/QuadXface_3/QuadDataOut_1_ss3:C,14553
Quad_1/QuadXface_3/QuadDataOut_1_ss3:D,12108
Quad_1/QuadXface_3/QuadDataOut_1_ss3:Y,11298
MDTTop_1/un1_discoverIdDataOut_iv_1[1]:A,10422
MDTTop_1/un1_discoverIdDataOut_iv_1[1]:B,12687
MDTTop_1/un1_discoverIdDataOut_iv_1[1]:C,
MDTTop_1/un1_discoverIdDataOut_iv_1[1]:D,8662
MDTTop_1/un1_discoverIdDataOut_iv_1[1]:Y,8662
Decode_1/un4_exp0dio8configwrite_0_a2:A,
Decode_1/un4_exp0dio8configwrite_0_a2:B,
Decode_1/un4_exp0dio8configwrite_0_a2:C,
Decode_1/un4_exp0dio8configwrite_0_a2:D,-9145
Decode_1/un4_exp0dio8configwrite_0_a2:Y,-9145
Quad_1/QuadXface_2/QH[1]:CLK,14263
Quad_1/QuadXface_2/QH[1]:D,15334
Quad_1/QuadXface_2/QH[1]:Q,14263
Quad_1/QuadXface_6/HomeReg[9]:CLK,
Quad_1/QuadXface_6/HomeReg[9]:D,15287
Quad_1/QuadXface_6/HomeReg[9]:EN,15120
Quad_1/QuadXface_6/HomeReg[9]:Q,
SSITop_2/DelayCounter[11]:CLK,11561
SSITop_2/DelayCounter[11]:D,13889
SSITop_2/DelayCounter[11]:EN,9833
SSITop_2/DelayCounter[11]:Q,11561
SSITop_2/DelayCounter[11]:SLn,10722
Quad_1/QuadXface_4/QuadCount[10]:CLK,9651
Quad_1/QuadXface_4/QuadCount[10]:D,10783
Quad_1/QuadXface_4/QuadCount[10]:Q,9651
Quad_1/QuadXface_4/QuadCount[10]:SLn,11847
MDTTop_2/Delay[5]:CLK,3440
MDTTop_2/Delay[5]:D,5670
MDTTop_2/Delay[5]:EN,4696
MDTTop_2/Delay[5]:Q,3440
MDTTop_2/Delay[5]:SLn,6387
MDTTop_2/MDTPosition_1_cry_2:B,5442
MDTTop_2/MDTPosition_1_cry_2:FCI,5455
MDTTop_2/MDTPosition_1_cry_2:FCO,5442
MDTTop_2/MDTPosition_1_cry_2:S,5728
DIO8_1/D8InputReg3[1]:CLK,
DIO8_1/D8InputReg3[1]:D,15303
DIO8_1/D8InputReg3[1]:EN,13656
DIO8_1/D8InputReg3[1]:Q,
Analog_1/StateMach_1/InterConversionDelayCNTR[4]:CLK,11721
Analog_1/StateMach_1/InterConversionDelayCNTR[4]:D,9579
Analog_1/StateMach_1/InterConversionDelayCNTR[4]:EN,9726
Analog_1/StateMach_1/InterConversionDelayCNTR[4]:Q,11721
Quad_1/QuadXface_6/QuadDataOut_1_2[8]:A,
Quad_1/QuadXface_6/QuadDataOut_1_2[8]:B,13500
Quad_1/QuadXface_6/QuadDataOut_1_2[8]:C,13447
Quad_1/QuadXface_6/QuadDataOut_1_2[8]:D,
Quad_1/QuadXface_6/QuadDataOut_1_2[8]:Y,13447
Quad_1/QuadXface_4/QuadDataOut_1_m2[1]:A,12582
Quad_1/QuadXface_4/QuadDataOut_1_m2[1]:B,12517
Quad_1/QuadXface_4/QuadDataOut_1_m2[1]:C,11334
Quad_1/QuadXface_4/QuadDataOut_1_m2[1]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2[1]:Y,11334
DiscID_1/DiscCtrlID_1/ShiftEnable_RNIT84G:A,13595
DiscID_1/DiscCtrlID_1/ShiftEnable_RNIT84G:B,13998
DiscID_1/DiscCtrlID_1/ShiftEnable_RNIT84G:C,13951
DiscID_1/DiscCtrlID_1/ShiftEnable_RNIT84G:Y,13595
Decode_1/un3_fpgaidread_2_0_0_a2_0:A,1406
Decode_1/un3_fpgaidread_2_0_0_a2_0:B,1350
Decode_1/un3_fpgaidread_2_0_0_a2_0:Y,1350
Quad_1/QuadXface_4/QuadDataOut_1_m2[0]:A,13637
Quad_1/QuadXface_4/QuadDataOut_1_m2[0]:B,13496
Quad_1/QuadXface_4/QuadDataOut_1_m2[0]:C,12387
Quad_1/QuadXface_4/QuadDataOut_1_m2[0]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2[0]:Y,12387
Quad_1/QuadXface_6/HomeReg[13]:CLK,
Quad_1/QuadXface_6/HomeReg[13]:D,15287
Quad_1/QuadXface_6/HomeReg[13]:EN,15120
Quad_1/QuadXface_6/HomeReg[13]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_10[11]:A,6817
MDTTop_1/un1_discoverIdDataOut_0_iv_10[11]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_10[11]:C,10061
MDTTop_1/un1_discoverIdDataOut_0_iv_10[11]:D,9194
MDTTop_1/un1_discoverIdDataOut_0_iv_10[11]:Y,6817
Quad_1/QuadXface_2/HomeTriggerType[1]:CLK,14341
Quad_1/QuadXface_2/HomeTriggerType[1]:D,
Quad_1/QuadXface_2/HomeTriggerType[1]:EN,-10145
Quad_1/QuadXface_2/HomeTriggerType[1]:Q,14341
Quad_1/QuadXface_1/Latch1Reg[10]:CLK,
Quad_1/QuadXface_1/Latch1Reg[10]:D,15287
Quad_1/QuadXface_1/Latch1Reg[10]:EN,13858
Quad_1/QuadXface_1/Latch1Reg[10]:Q,
Analog_1/Ser2Par_1/S2P_Data_3[2]:A,13205
Analog_1/Ser2Par_1/S2P_Data_3[2]:B,13114
Analog_1/Ser2Par_1/S2P_Data_3[2]:C,11366
Analog_1/Ser2Par_1/S2P_Data_3[2]:Y,11366
SSITop_1/DataLineHi:CLK,-3727
SSITop_1/DataLineHi:D,6241
SSITop_1/DataLineHi:EN,15244
SSITop_1/DataLineHi:Q,-3727
MDTTop_1/un1_discoverIdDataOut_0_iv_9[11]:A,13897
MDTTop_1/un1_discoverIdDataOut_0_iv_9[11]:B,9322
MDTTop_1/un1_discoverIdDataOut_0_iv_9[11]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_9[11]:D,4677
MDTTop_1/un1_discoverIdDataOut_0_iv_9[11]:Y,4677
MDTTop_1/un1_discoverIdDataOut_0_iv_1[7]:A,12699
MDTTop_1/un1_discoverIdDataOut_0_iv_1[7]:B,9157
MDTTop_1/un1_discoverIdDataOut_0_iv_1[7]:C,12084
MDTTop_1/un1_discoverIdDataOut_0_iv_1[7]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_1[7]:Y,9157
WDT_1/LoadWDTCount1:CLK,14326
WDT_1/LoadWDTCount1:D,-3991
WDT_1/LoadWDTCount1:EN,-3896
WDT_1/LoadWDTCount1:Q,14326
DiscID_1/DiscExpID_1/ShiftEnable_RNO:A,10797
DiscID_1/DiscExpID_1/ShiftEnable_RNO:B,13154
DiscID_1/DiscExpID_1/ShiftEnable_RNO:Y,10797
MDTTop_1/ClearCounter_RNO:A,5899
MDTTop_1/ClearCounter_RNO:B,5634
MDTTop_1/ClearCounter_RNO:C,5835
MDTTop_1/ClearCounter_RNO:D,5646
MDTTop_1/ClearCounter_RNO:Y,5634
WDT_1/WDTCounter[19]:ALn,13503
WDT_1/WDTCounter[19]:CLK,11534
WDT_1/WDTCounter[19]:D,13556
WDT_1/WDTCounter[19]:EN,11256
WDT_1/WDTCounter[19]:Q,11534
SSITop_2/Serial2ParallelData[1]:CLK,15326
SSITop_2/Serial2ParallelData[1]:D,15318
SSITop_2/Serial2ParallelData[1]:EN,10706
SSITop_2/Serial2ParallelData[1]:Q,15326
SSITop_2/Serial2ParallelData[1]:SLn,11847
Decode_1/un3_axis0x012write_0_a2:A,
Decode_1/un3_axis0x012write_0_a2:B,
Decode_1/un3_axis0x012write_0_a2:C,
Decode_1/un3_axis0x012write_0_a2:D,
Decode_1/un3_axis0x012write_0_a2:Y,
Quad_1/QuadXface_6/QB[3]:CLK,13123
Quad_1/QuadXface_6/QB[3]:D,15310
Quad_1/QuadXface_6/QB[3]:Q,13123
WDT_1/PUReg_s[10]:A,14326
WDT_1/PUReg_s[10]:B,14143
WDT_1/PUReg_s[10]:C,-3956
WDT_1/PUReg_s[10]:D,
WDT_1/PUReg_s[10]:Y,-3956
SerMemInt_1/un1_discoverIdDataOut_0_iv_4[21]:A,6124
SerMemInt_1/un1_discoverIdDataOut_0_iv_4[21]:B,11640
SerMemInt_1/un1_discoverIdDataOut_0_iv_4[21]:C,12353
SerMemInt_1/un1_discoverIdDataOut_0_iv_4[21]:D,5800
SerMemInt_1/un1_discoverIdDataOut_0_iv_4[21]:Y,5800
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[12]:CLK,11709
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[12]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[12]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[12]:Q,11709
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[12]:SLn,9714
LatCnt_1/LatencyCounter[0]:CLK,5176
LatCnt_1/LatencyCounter[0]:D,5930
LatCnt_1/LatencyCounter[0]:EN,-6247
LatCnt_1/LatencyCounter[0]:Q,5176
LatCnt_1/LatencyCounter[0]:SLn,-5250
MDTTop_1/un1_discoverIdDataOut_iv_10_RNO[1]:A,10595
MDTTop_1/un1_discoverIdDataOut_iv_10_RNO[1]:B,15068
MDTTop_1/un1_discoverIdDataOut_iv_10_RNO[1]:C,11152
MDTTop_1/un1_discoverIdDataOut_iv_10_RNO[1]:D,
MDTTop_1/un1_discoverIdDataOut_iv_10_RNO[1]:Y,10595
DIO8_1/D8OutputReg0[17]:ALn,-4495
DIO8_1/D8OutputReg0[17]:CLK,12291
DIO8_1/D8OutputReg0[17]:D,
DIO8_1/D8OutputReg0[17]:EN,-9145
DIO8_1/D8OutputReg0[17]:Q,12291
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[6]:A,12438
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[6]:B,13511
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[6]:C,12359
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[6]:D,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[6]:FCO,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[6]:Y,12359
Decode_1/exp3quadread_i_o2:A,-13111
Decode_1/exp3quadread_i_o2:B,-13148
Decode_1/exp3quadread_i_o2:Y,-13148
SSITop_2/Shift:A,13000
SSITop_2/Shift:B,12959
SSITop_2/Shift:C,12871
SSITop_2/Shift:Y,12871
DIO8_1/D8OutputReg0[29]:ALn,-4495
DIO8_1/D8OutputReg0[29]:CLK,12291
DIO8_1/D8OutputReg0[29]:D,
DIO8_1/D8OutputReg0[29]:EN,-9145
DIO8_1/D8OutputReg0[29]:Q,12291
DIO8_1/D8OutputReg3[28]:ALn,-4495
DIO8_1/D8OutputReg3[28]:CLK,14096
DIO8_1/D8OutputReg3[28]:D,
DIO8_1/D8OutputReg3[28]:EN,-8813
DIO8_1/D8OutputReg3[28]:Q,14096
Quad_1/QuadXface_2/QuadDataOut_1_m2_1[10]:A,14719
Quad_1/QuadXface_2/QuadDataOut_1_m2_1[10]:B,14712
Quad_1/QuadXface_2/QuadDataOut_1_m2_1[10]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m2_1[10]:Y,14712
DIO8_1/D8OutputReg1[11]:ALn,-4495
DIO8_1/D8OutputReg1[11]:CLK,11880
DIO8_1/D8OutputReg1[11]:D,
DIO8_1/D8OutputReg1[11]:EN,-8821
DIO8_1/D8OutputReg1[11]:Q,11880
Quad_1/QuadXface_5/LatchedInc_1_0_0:A,-2443
Quad_1/QuadXface_5/LatchedInc_1_0_0:B,14089
Quad_1/QuadXface_5/LatchedInc_1_0_0:C,-3681
Quad_1/QuadXface_5/LatchedInc_1_0_0:D,-3779
Quad_1/QuadXface_5/LatchedInc_1_0_0:Y,-3779
Quad_1/QuadXface_3/Latch1ArmedState_1[1]:A,-10978
Quad_1/QuadXface_3/Latch1ArmedState_1[1]:B,-3806
Quad_1/QuadXface_3/Latch1ArmedState_1[1]:C,14180
Quad_1/QuadXface_3/Latch1ArmedState_1[1]:D,
Quad_1/QuadXface_3/Latch1ArmedState_1[1]:Y,-10978
LatCnt_1/LatencyCounter_cry[18]:B,5526
LatCnt_1/LatencyCounter_cry[18]:FCI,5176
LatCnt_1/LatencyCounter_cry[18]:FCO,5176
LatCnt_1/LatencyCounter_cry[18]:S,5423
Quad_1/QuadXface_2/QuadDataOut_1_m2_1[0]:A,13441
Quad_1/QuadXface_2/QuadDataOut_1_m2_1[0]:B,13434
Quad_1/QuadXface_2/QuadDataOut_1_m2_1[0]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m2_1[0]:Y,13434
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[6]:CLK,11752
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[6]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[6]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[6]:Q,11752
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[6]:SLn,9714
Quad_1/QuadXface_4/RisingHome_1:A,14317
Quad_1/QuadXface_4/RisingHome_1:B,14215
Quad_1/QuadXface_4/RisingHome_1:Y,14215
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_25:IPCLKn,
Quad_1/QuadXface_5/intLatch1Lat_1:A,12964
Quad_1/QuadXface_5/intLatch1Lat_1:B,11082
Quad_1/QuadXface_5/intLatch1Lat_1:C,14153
Quad_1/QuadXface_5/intLatch1Lat_1:Y,11082
Quad_1/QuadXface_6/QL0[1]:CLK,14263
Quad_1/QuadXface_6/QL0[1]:D,15334
Quad_1/QuadXface_6/QL0[1]:Q,14263
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[7]:A,
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[7]:B,13621
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[7]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[7]:Y,13621
Quad_1/QuadXface_5/QuadLatch[5]:CLK,
Quad_1/QuadXface_5/QuadLatch[5]:D,15287
Quad_1/QuadXface_5/QuadLatch[5]:EN,12103
Quad_1/QuadXface_5/QuadLatch[5]:Q,
MDTTop_2/LeadingCount[0]:CLK,5506
MDTTop_2/LeadingCount[0]:D,4688
MDTTop_2/LeadingCount[0]:EN,6895
MDTTop_2/LeadingCount[0]:Q,5506
Quad_1/QuadXface_1/QuadCount_RNIFLVK4[4]:A,13952
Quad_1/QuadXface_1/QuadCount_RNIFLVK4[4]:B,10764
Quad_1/QuadXface_1/QuadCount_RNIFLVK4[4]:C,13744
Quad_1/QuadXface_1/QuadCount_RNIFLVK4[4]:FCI,10688
Quad_1/QuadXface_1/QuadCount_RNIFLVK4[4]:FCO,10688
Quad_1/QuadXface_1/QuadCount_RNIFLVK4[4]:S,10893
CtrlOut_1/StateMachine.M_OUT_DATA_4_iv_RNO:A,13098
CtrlOut_1/StateMachine.M_OUT_DATA_4_iv_RNO:B,13046
CtrlOut_1/StateMachine.M_OUT_DATA_4_iv_RNO:C,13026
CtrlOut_1/StateMachine.M_OUT_DATA_4_iv_RNO:D,11626
CtrlOut_1/StateMachine.M_OUT_DATA_4_iv_RNO:Y,11626
Quad_1/QuadXface_4/QuadDataOut_1_13:A,
Quad_1/QuadXface_4/QuadDataOut_1_13:B,15217
Quad_1/QuadXface_4/QuadDataOut_1_13:C,15211
Quad_1/QuadXface_4/QuadDataOut_1_13:Y,15211
MDTTop_1/un1_discoverIdDataOut_0_iv_6[12]:A,
MDTTop_1/un1_discoverIdDataOut_0_iv_6[12]:B,12893
MDTTop_1/un1_discoverIdDataOut_0_iv_6[12]:C,15083
MDTTop_1/un1_discoverIdDataOut_0_iv_6[12]:D,5953
MDTTop_1/un1_discoverIdDataOut_0_iv_6[12]:Y,5953
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[15]:A,6940
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[15]:B,13815
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[15]:C,12557
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[15]:D,12218
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[15]:Y,6940
DIO8_1/d8DataOut_m2[30]:A,14577
DIO8_1/d8DataOut_m2[30]:B,13519
DIO8_1/d8DataOut_m2[30]:C,12324
DIO8_1/d8DataOut_m2[30]:D,
DIO8_1/d8DataOut_m2[30]:Y,12324
SerMemInt_1/StateMachine_ns_0_a2_0_a2[6]:A,10735
SerMemInt_1/StateMachine_ns_0_a2_0_a2[6]:B,211
SerMemInt_1/StateMachine_ns_0_a2_0_a2[6]:C,14137
SerMemInt_1/StateMachine_ns_0_a2_0_a2[6]:Y,211
Quad_1/QuadXface_3/QuadDataOut_1_10_1:A,11298
Quad_1/QuadXface_3/QuadDataOut_1_10_1:B,
Quad_1/QuadXface_3/QuadDataOut_1_10_1:Y,11298
MDTTop_1/RisingB[1]:CLK,7002
MDTTop_1/RisingB[1]:D,
MDTTop_1/RisingB[1]:Q,7002
Quad_1/QuadXface_3/HomeReg[11]:CLK,
Quad_1/QuadXface_3/HomeReg[11]:D,15287
Quad_1/QuadXface_3/HomeReg[11]:EN,15120
Quad_1/QuadXface_3/HomeReg[11]:Q,
MDTTop_2/MDTPosition_Z[9]:CLK,
MDTTop_2/MDTPosition_Z[9]:D,5625
MDTTop_2/MDTPosition_Z[9]:EN,5602
MDTTop_2/MDTPosition_Z[9]:Q,
DiscID_1/DiscExpID_1/ExpansionID3_1[11]:CLK,-12913
DiscID_1/DiscExpID_1/ExpansionID3_1[11]:D,15310
DiscID_1/DiscExpID_1/ExpansionID3_1[11]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID3_1[11]:Q,-12913
Quad_1/QuadXface_4/QuadLatch[6]:CLK,
Quad_1/QuadXface_4/QuadLatch[6]:D,15287
Quad_1/QuadXface_4/QuadLatch[6]:EN,12103
Quad_1/QuadXface_4/QuadLatch[6]:Q,
Quad_1/QuadXface_1/QL0[1]:CLK,14263
Quad_1/QuadXface_1/QL0[1]:D,15334
Quad_1/QuadXface_1/QL0[1]:Q,14263
Quad_1/QuadXface_5/QuadDataOut_1_m2[10]:A,14830
Quad_1/QuadXface_5/QuadDataOut_1_m2[10]:B,14556
Quad_1/QuadXface_5/QuadDataOut_1_m2[10]:C,13392
Quad_1/QuadXface_5/QuadDataOut_1_m2[10]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2[10]:Y,13392
Quad_1/QuadXface_6/HomeReg[10]:CLK,
Quad_1/QuadXface_6/HomeReg[10]:D,15287
Quad_1/QuadXface_6/HomeReg[10]:EN,15120
Quad_1/QuadXface_6/HomeReg[10]:Q,
CtrlOut_2/ShiftRegister_4[11]:A,15612
CtrlOut_2/ShiftRegister_4[11]:B,14235
CtrlOut_2/ShiftRegister_4[11]:C,12813
CtrlOut_2/ShiftRegister_4[11]:Y,12813
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[3]:A,4941
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[3]:B,6567
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[3]:C,4759
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[3]:D,5717
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[3]:Y,4759
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_21:EN,13918
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_21:IPENn,13918
SSITop_1/SSIDataLatch_Z[17]:CLK,
SSITop_1/SSIDataLatch_Z[17]:D,15326
SSITop_1/SSIDataLatch_Z[17]:EN,12103
SSITop_1/SSIDataLatch_Z[17]:Q,
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[15]:CLK,13262
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[15]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[15]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[15]:Q,13262
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[15]:SLn,9714
MDTTop_1/un584_data_0_a2_0_RNIDLEC:A,15010
MDTTop_1/un584_data_0_a2_0_RNIDLEC:B,4720
MDTTop_1/un584_data_0_a2_0_RNIDLEC:C,11972
MDTTop_1/un584_data_0_a2_0_RNIDLEC:Y,4720
Quad_1/QuadXface_6/QuadLatch[2]:CLK,
Quad_1/QuadXface_6/QuadLatch[2]:D,15287
Quad_1/QuadXface_6/QuadLatch[2]:EN,12103
Quad_1/QuadXface_6/QuadLatch[2]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[19]:A,8285
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[19]:B,16449
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[19]:C,16576
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[19]:D,13755
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[19]:Y,8285
DiscID_1/discoverIdDataOut_1_1_RNO[16]:A,14476
DiscID_1/discoverIdDataOut_1_1_RNO[16]:B,15444
DiscID_1/discoverIdDataOut_1_1_RNO[16]:C,15073
DiscID_1/discoverIdDataOut_1_1_RNO[16]:D,12876
DiscID_1/discoverIdDataOut_1_1_RNO[16]:Y,12876
CtrlOut_1/StateMachine.M_OUT_DATA_4_iv:A,14302
CtrlOut_1/StateMachine.M_OUT_DATA_4_iv:B,14235
CtrlOut_1/StateMachine.M_OUT_DATA_4_iv:C,11626
CtrlOut_1/StateMachine.M_OUT_DATA_4_iv:D,13986
CtrlOut_1/StateMachine.M_OUT_DATA_4_iv:Y,11626
DATA_iobuf[3]/U0/U_IOOUTFF:A,4759
DATA_iobuf[3]/U0/U_IOOUTFF:Y,4759
Quad_1/QuadXface_3/Latch0Reg[13]:CLK,
Quad_1/QuadXface_3/Latch0Reg[13]:D,15287
Quad_1/QuadXface_3/Latch0Reg[13]:EN,13858
Quad_1/QuadXface_3/Latch0Reg[13]:Q,
CtrlIO_1/StateMachine.M_IO_LOAD_2_f0:A,14325
CtrlIO_1/StateMachine.M_IO_LOAD_2_f0:B,13100
CtrlIO_1/StateMachine.M_IO_LOAD_2_f0:C,14153
CtrlIO_1/StateMachine.M_IO_LOAD_2_f0:Y,13100
Quad_1/QuadXface_6/QuadLatch[4]:CLK,
Quad_1/QuadXface_6/QuadLatch[4]:D,15287
Quad_1/QuadXface_6/QuadLatch[4]:EN,12103
Quad_1/QuadXface_6/QuadLatch[4]:Q,
Quad_1/QuadXface_5/QuadCount[2]:CLK,10763
Quad_1/QuadXface_5/QuadCount[2]:D,10927
Quad_1/QuadXface_5/QuadCount[2]:Q,10763
Quad_1/QuadXface_5/QuadCount[2]:SLn,11847
M_DRV_EN_L_obuf/U0/U_IOENFF:A,
M_DRV_EN_L_obuf/U0/U_IOENFF:Y,
ExtADDR_ibuf[2]/U0/U_IOINFF:A,1129
ExtADDR_ibuf[2]/U0/U_IOINFF:Y,1129
CtrlIO_1/Axis0Status1:ALn,-4495
CtrlIO_1/Axis0Status1:CLK,15540
CtrlIO_1/Axis0Status1:D,
CtrlIO_1/Axis0Status1:EN,
CtrlIO_1/Axis0Status1:Q,15540
Quad_1/QuadXface_3/un7_capturehomecounts_0_a3:A,14641
Quad_1/QuadXface_3/un7_capturehomecounts_0_a3:B,12127
Quad_1/QuadXface_3/un7_capturehomecounts_0_a3:C,14451
Quad_1/QuadXface_3/un7_capturehomecounts_0_a3:D,14341
Quad_1/QuadXface_3/un7_capturehomecounts_0_a3:Y,12127
SerMemInt_1/un1_StateMachine_1_sqmuxa_2_0_a2:A,10675
SerMemInt_1/un1_StateMachine_1_sqmuxa_2_0_a2:B,-767
SerMemInt_1/un1_StateMachine_1_sqmuxa_2_0_a2:C,-1043
SerMemInt_1/un1_StateMachine_1_sqmuxa_2_0_a2:Y,-1043
Quad_1/QuadXface_5/QuadDataOut_1_41:A,16097
Quad_1/QuadXface_5/QuadDataOut_1_41:B,15999
Quad_1/QuadXface_5/QuadDataOut_1_41:C,
Quad_1/QuadXface_5/QuadDataOut_1_41:D,13364
Quad_1/QuadXface_5/QuadDataOut_1_41:Y,13364
Decode_1/un1_data_1_RNI0C7A1:A,9194
Decode_1/un1_data_1_RNI0C7A1:B,13499
Decode_1/un1_data_1_RNI0C7A1:C,14316
Decode_1/un1_data_1_RNI0C7A1:Y,9194
Quad_1/QuadXface_3/Latch1Reg[5]:CLK,
Quad_1/QuadXface_3/Latch1Reg[5]:D,15287
Quad_1/QuadXface_3/Latch1Reg[5]:EN,13858
Quad_1/QuadXface_3/Latch1Reg[5]:Q,
MDTTop_2/un11_pwmmagnetfault_2:A,4728
MDTTop_2/un11_pwmmagnetfault_2:B,4630
MDTTop_2/un11_pwmmagnetfault_2:Y,4630
SSITop_1/DelayCounter_cry[13]:B,14068
SSITop_1/DelayCounter_cry[13]:FCI,13813
SSITop_1/DelayCounter_cry[13]:FCO,13813
SSITop_1/DelayCounter_cry[13]:S,13851
Quad_1/QuadXface_4/Latch0ArmedState_1[2]:A,-10946
Quad_1/QuadXface_4/Latch0ArmedState_1[2]:B,-3806
Quad_1/QuadXface_4/Latch0ArmedState_1[2]:C,14188
Quad_1/QuadXface_4/Latch0ArmedState_1[2]:D,
Quad_1/QuadXface_4/Latch0ArmedState_1[2]:Y,-10946
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_11:IPENn,
Analog_1/StateMach_1/State_i[7]:CLK,11742
Analog_1/StateMach_1/State_i[7]:D,9720
Analog_1/StateMach_1/State_i[7]:Q,11742
LatCnt_1/LatencyCounter[17]:CLK,5507
LatCnt_1/LatencyCounter[17]:D,5442
LatCnt_1/LatencyCounter[17]:EN,-6247
LatCnt_1/LatencyCounter[17]:Q,5507
LatCnt_1/LatencyCounter[17]:SLn,-5250
Exp3Data_iobuf[0]/U0/U_IOPAD:D,
Exp3Data_iobuf[0]/U0/U_IOPAD:E,
Exp3Data_iobuf[0]/U0/U_IOPAD:PAD,
Exp3Data_iobuf[0]/U0/U_IOPAD:Y,
Quad_1/QuadXface_1/QuadLatch[2]:CLK,
Quad_1/QuadXface_1/QuadLatch[2]:D,15287
Quad_1/QuadXface_1/QuadLatch[2]:EN,12103
Quad_1/QuadXface_1/QuadLatch[2]:Q,
Decode_1/un1_exp1quadhomeread_0_a2:A,13577
Decode_1/un1_exp1quadhomeread_0_a2:B,15990
Decode_1/un1_exp1quadhomeread_0_a2:Y,13577
MDTTop_2/MDTPosition_1_cry_6:B,5526
MDTTop_2/MDTPosition_1_cry_6:FCI,5442
MDTTop_2/MDTPosition_1_cry_6:FCO,5442
MDTTop_2/MDTPosition_1_cry_6:S,5676
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[4]:A,11370
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[4]:B,11430
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[4]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[4]:D,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[4]:Y,11370
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_16:C,10618
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_16:IPB,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_16:IPC,10618
TestClock_obuf/U0/U_IOOUTFF:A,
TestClock_obuf/U0/U_IOOUTFF:Y,
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux[5]:A,13970
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux[5]:B,13834
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux[5]:C,12296
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux[5]:D,
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux[5]:FCO,
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux[5]:Y,12296
Quad_1/QuadXface_3/RisingLatch1_1:A,14317
Quad_1/QuadXface_3/RisingLatch1_1:B,14215
Quad_1/QuadXface_3/RisingLatch1_1:Y,14215
Quad_1/QuadXface_2/QuadDataOut_1_m4[10]:A,
Quad_1/QuadXface_2/QuadDataOut_1_m4[10]:B,12850
Quad_1/QuadXface_2/QuadDataOut_1_m4[10]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m4[10]:Y,12850
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux_0[5]:A,11462
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux_0[5]:B,13777
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux_0[5]:C,
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux_0[5]:D,
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux_0[5]:FCI,
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux_0[5]:Y,11462
SerMemInt_1/un1_discoverIdDataOut_0_iv_1[21]:A,12715
SerMemInt_1/un1_discoverIdDataOut_0_iv_1[21]:B,12624
SerMemInt_1/un1_discoverIdDataOut_0_iv_1[21]:C,
SerMemInt_1/un1_discoverIdDataOut_0_iv_1[21]:D,12060
SerMemInt_1/un1_discoverIdDataOut_0_iv_1[21]:Y,12060
ExpModLED_1/un1_synchedtick_2_i_0_x2:A,12976
ExpModLED_1/un1_synchedtick_2_i_0_x2:B,11314
ExpModLED_1/un1_synchedtick_2_i_0_x2:C,12840
ExpModLED_1/un1_synchedtick_2_i_0_x2:D,12667
ExpModLED_1/un1_synchedtick_2_i_0_x2:Y,11314
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[13]:A,13430
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[13]:B,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[13]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[13]:D,13315
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[13]:Y,13315
Analog_1/Ser2Par_1/S2P_Data_cZ[12]:A,14185
Analog_1/Ser2Par_1/S2P_Data_cZ[12]:B,10565
Analog_1/Ser2Par_1/S2P_Data_cZ[12]:C,11372
Analog_1/Ser2Par_1/S2P_Data_cZ[12]:Y,10565
DiscID_1/DiscExpID_1/ExpansionID3_1[5]:CLK,15326
DiscID_1/DiscExpID_1/ExpansionID3_1[5]:D,15326
DiscID_1/DiscExpID_1/ExpansionID3_1[5]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID3_1[5]:Q,15326
Quad_1/QuadXface_5/QuadCount[4]:CLK,10860
Quad_1/QuadXface_5/QuadCount[4]:D,10893
Quad_1/QuadXface_5/QuadCount[4]:Q,10860
Quad_1/QuadXface_5/QuadCount[4]:SLn,11847
SSITop_2/SSIDataLatch[25]:CLK,
SSITop_2/SSIDataLatch[25]:D,15326
SSITop_2/SSIDataLatch[25]:EN,12103
SSITop_2/SSIDataLatch[25]:Q,
Quad_1/QuadXface_5/QuadDataOut_1_2[13]:A,
Quad_1/QuadXface_5/QuadDataOut_1_2[13]:B,12267
Quad_1/QuadXface_5/QuadDataOut_1_2[13]:C,13384
Quad_1/QuadXface_5/QuadDataOut_1_2[13]:D,
Quad_1/QuadXface_5/QuadDataOut_1_2[13]:Y,12267
Quad_1/QuadXface_5/QuadDataOut_1_m4[3]:A,
Quad_1/QuadXface_5/QuadDataOut_1_m4[3]:B,
Quad_1/QuadXface_5/QuadDataOut_1_m4[3]:C,16176
Quad_1/QuadXface_5/QuadDataOut_1_m4[3]:Y,16176
MDTTop_2/StateMachine.intNoXducer_3_f0:A,5992
MDTTop_2/StateMachine.intNoXducer_3_f0:B,5859
MDTTop_2/StateMachine.intNoXducer_3_f0:C,4649
MDTTop_2/StateMachine.intNoXducer_3_f0:D,3315
MDTTop_2/StateMachine.intNoXducer_3_f0:Y,3315
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_24:C,13736
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_24:IPC,13736
Decode_1/un1_discoverIdDataOut_iv_2[0]:A,7175
Decode_1/un1_discoverIdDataOut_iv_2[0]:B,8374
Decode_1/un1_discoverIdDataOut_iv_2[0]:C,12288
Decode_1/un1_discoverIdDataOut_iv_2[0]:D,10868
Decode_1/un1_discoverIdDataOut_iv_2[0]:Y,7175
SerMemInt_1/intEEPROMAccessFlag_RNO:A,13245
SerMemInt_1/intEEPROMAccessFlag_RNO:B,12007
SerMemInt_1/intEEPROMAccessFlag_RNO:C,14013
SerMemInt_1/intEEPROMAccessFlag_RNO:Y,12007
Quad_1/QuadXface_6/QuadDataOut_1_2[16]:A,15116
Quad_1/QuadXface_6/QuadDataOut_1_2[16]:B,15066
Quad_1/QuadXface_6/QuadDataOut_1_2[16]:C,15379
Quad_1/QuadXface_6/QuadDataOut_1_2[16]:D,
Quad_1/QuadXface_6/QuadDataOut_1_2[16]:Y,15066
ExpSigRoute_1/un1_expa_clk_u_0_a2_0[5]:A,
ExpSigRoute_1/un1_expa_clk_u_0_a2_0[5]:B,
ExpSigRoute_1/un1_expa_clk_u_0_a2_0[5]:C,
ExpSigRoute_1/un1_expa_clk_u_0_a2_0[5]:Y,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_7:IPENn,
MDTTop_2/un255_data:A,4544
MDTTop_2/un255_data:B,11380
MDTTop_2/un255_data:C,12398
MDTTop_2/un255_data:Y,4544
MDTTop_1/un1_discoverIdDataOut_0_iv_3_RNO[27]:A,15008
MDTTop_1/un1_discoverIdDataOut_0_iv_3_RNO[27]:B,15789
MDTTop_1/un1_discoverIdDataOut_0_iv_3_RNO[27]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_3_RNO[27]:Y,15008
DIO8_1/D8OutputReg3[25]:ALn,-4495
DIO8_1/D8OutputReg3[25]:CLK,13090
DIO8_1/D8OutputReg3[25]:D,
DIO8_1/D8OutputReg3[25]:EN,-8813
DIO8_1/D8OutputReg3[25]:Q,13090
Quad_1/QuadXface_6/FallingLatch0_1:A,14263
Quad_1/QuadXface_6/FallingLatch0_1:B,14227
Quad_1/QuadXface_6/FallingLatch0_1:Y,14227
LatCnt_1/LatencyCounter_cry[17]:B,5507
LatCnt_1/LatencyCounter_cry[17]:FCI,5176
LatCnt_1/LatencyCounter_cry[17]:FCO,5176
LatCnt_1/LatencyCounter_cry[17]:S,5442
Quad_1/QuadXface_6/QZ[1]:CLK,12935
Quad_1/QuadXface_6/QZ[1]:D,15334
Quad_1/QuadXface_6/QZ[1]:Q,12935
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_0_8:A,11055
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_0_8:B,11005
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_0_8:C,10908
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_0_8:D,10790
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_0_8:Y,10790
Quad_1/QuadXface_4/QuadCount_RNINT3J8[7]:A,14009
Quad_1/QuadXface_4/QuadCount_RNINT3J8[7]:B,10821
Quad_1/QuadXface_4/QuadCount_RNINT3J8[7]:C,13795
Quad_1/QuadXface_4/QuadCount_RNINT3J8[7]:FCI,10688
Quad_1/QuadXface_4/QuadCount_RNINT3J8[7]:FCO,10688
Quad_1/QuadXface_4/QuadCount_RNINT3J8[7]:S,10840
M_AX0_0_obuft/U0/U_IOPAD:D,
M_AX0_0_obuft/U0/U_IOPAD:E,
M_AX0_0_obuft/U0/U_IOPAD:PAD,
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_13:A,11046
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_13:B,10955
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_13:C,9651
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_13:D,9704
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_13:Y,9651
MDTTop_2/un7_risingacountenable:A,5907
MDTTop_2/un7_risingacountenable:B,6838
MDTTop_2/un7_risingacountenable:C,3629
MDTTop_2/un7_risingacountenable:D,4636
MDTTop_2/un7_risingacountenable:Y,3629
DIO8_1/D8InputReg0_Z[6]:CLK,
DIO8_1/D8InputReg0_Z[6]:D,15303
DIO8_1/D8InputReg0_Z[6]:EN,12603
DIO8_1/D8InputReg0_Z[6]:Q,
ExpSigRoute_4/g0_0_1:A,
ExpSigRoute_4/g0_0_1:B,
ExpSigRoute_4/g0_0_1:C,
ExpSigRoute_4/g0_0_1:D,
ExpSigRoute_4/g0_0_1:Y,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[14]:A,10689
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[14]:B,11723
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[14]:C,12056
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[14]:D,11751
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[14]:FCI,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux_0[14]:Y,10689
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIDCOO5[7]:B,14026
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIDCOO5[7]:C,9596
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIDCOO5[7]:FCI,9477
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIDCOO5[7]:FCO,9477
Analog_1/StateMach_1/InterConversionDelayCNTR_RNIDCOO5[7]:S,9528
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_23:IPENn,
Decode_1/un7_data_2_0:A,10378
Decode_1/un7_data_2_0:B,11424
Decode_1/un7_data_2_0:C,12248
Decode_1/un7_data_2_0:D,12240
Decode_1/un7_data_2_0:Y,10378
Exp2Data_iobuf[2]/U0/U_IOOUTFF:A,
Exp2Data_iobuf[2]/U0/U_IOOUTFF:Y,
SSITop_1/DelayCounter_cry[8]:B,13973
SSITop_1/DelayCounter_cry[8]:FCI,13813
SSITop_1/DelayCounter_cry[8]:FCO,13813
SSITop_1/DelayCounter_cry[8]:S,13946
SerMemInt_1/un1_discoverIdDataOut_0_iv_9[21]:A,10590
SerMemInt_1/un1_discoverIdDataOut_0_iv_9[21]:B,3797
SerMemInt_1/un1_discoverIdDataOut_0_iv_9[21]:C,13663
SerMemInt_1/un1_discoverIdDataOut_0_iv_9[21]:D,3690
SerMemInt_1/un1_discoverIdDataOut_0_iv_9[21]:Y,3690
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[3]:A,14048
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[3]:B,13904
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[3]:C,12832
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[3]:D,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[3]:FCO,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[3]:Y,12832
MDTTop_1/un1_discoverIdDataOut_0_iv_5[19]:A,12912
MDTTop_1/un1_discoverIdDataOut_0_iv_5[19]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_5[19]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_5[19]:D,7925
MDTTop_1/un1_discoverIdDataOut_0_iv_5[19]:Y,7925
WDT_1/FPGAProgDOut_Z[23]:CLK,
WDT_1/FPGAProgDOut_Z[23]:D,
WDT_1/FPGAProgDOut_Z[23]:EN,-4037
WDT_1/FPGAProgDOut_Z[23]:Q,
CtrlIO_1/QA0DisableTermination:ALn,-4495
CtrlIO_1/QA0DisableTermination:CLK,15658
CtrlIO_1/QA0DisableTermination:D,
CtrlIO_1/QA0DisableTermination:EN,
CtrlIO_1/QA0DisableTermination:Q,15658
MDTTop_1/un1_discoverIdDataOut_0_iv_10[16]:A,8151
MDTTop_1/un1_discoverIdDataOut_0_iv_10[16]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_10[16]:C,4850
MDTTop_1/un1_discoverIdDataOut_0_iv_10[16]:D,10509
MDTTop_1/un1_discoverIdDataOut_0_iv_10[16]:Y,4850
SSITop_1/TransducerSelect[0]:CLK,14297
SSITop_1/TransducerSelect[0]:D,
SSITop_1/TransducerSelect[0]:EN,-7390
SSITop_1/TransducerSelect[0]:Q,14297
Quad_1/QuadXface_5/QB[1]:CLK,-3725
Quad_1/QuadXface_5/QB[1]:D,15334
Quad_1/QuadXface_5/QB[1]:Q,-3725
Decode_1/MDT_SSIDelayWrite0_0_a2_0:A,3157
Decode_1/MDT_SSIDelayWrite0_0_a2_0:B,3258
Decode_1/MDT_SSIDelayWrite0_0_a2_0:C,4513
Decode_1/MDT_SSIDelayWrite0_0_a2_0:Y,3157
CtrlOut_1/ShiftRegister[1]:CLK,14235
CtrlOut_1/ShiftRegister[1]:D,12813
CtrlOut_1/ShiftRegister[1]:EN,12700
CtrlOut_1/ShiftRegister[1]:Q,14235
SSITop_2/DelayTerminalCount[10]:CLK,12656
SSITop_2/DelayTerminalCount[10]:D,
SSITop_2/DelayTerminalCount[10]:EN,-7666
SSITop_2/DelayTerminalCount[10]:Q,12656
SSITop_2/ShiftCounter[3]:CLK,13112
SSITop_2/ShiftCounter[3]:D,12820
SSITop_2/ShiftCounter[3]:EN,12871
SSITop_2/ShiftCounter[3]:Q,13112
MDTTop_1/State_i_RNO[5]:A,3837
MDTTop_1/State_i_RNO[5]:B,-6217
MDTTop_1/State_i_RNO[5]:C,5820
MDTTop_1/State_i_RNO[5]:D,3242
MDTTop_1/State_i_RNO[5]:Y,-6217
MDTTop_2/MDTPosition_1_cry_12:B,5640
MDTTop_2/MDTPosition_1_cry_12:FCI,5442
MDTTop_2/MDTPosition_1_cry_12:FCO,5442
MDTTop_2/MDTPosition_1_cry_12:S,5574
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[6]:A,11754
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[6]:B,16227
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[6]:C,12311
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[6]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[6]:Y,11754
CtrlIO_1/ClearControlLED:ALn,13503
CtrlIO_1/ClearControlLED:CLK,14127
CtrlIO_1/ClearControlLED:D,9349
CtrlIO_1/ClearControlLED:EN,11011
CtrlIO_1/ClearControlLED:Q,14127
MDTTop_1/un1_discoverIdDataOut_0_iv_12[6]:A,9209
MDTTop_1/un1_discoverIdDataOut_0_iv_12[6]:B,11754
MDTTop_1/un1_discoverIdDataOut_0_iv_12[6]:C,13847
MDTTop_1/un1_discoverIdDataOut_0_iv_12[6]:D,9220
MDTTop_1/un1_discoverIdDataOut_0_iv_12[6]:Y,9209
DIO8_1/D8OutputReg3[13]:ALn,-4495
DIO8_1/D8OutputReg3[13]:CLK,12970
DIO8_1/D8OutputReg3[13]:D,
DIO8_1/D8OutputReg3[13]:EN,-8813
DIO8_1/D8OutputReg3[13]:Q,12970
SSITop_2/Serial2ParallelData[8]:CLK,15326
SSITop_2/Serial2ParallelData[8]:D,15326
SSITop_2/Serial2ParallelData[8]:EN,10706
SSITop_2/Serial2ParallelData[8]:Q,15326
SSITop_2/Serial2ParallelData[8]:SLn,11847
SSITop_1/un11_delaycounter_0_I_15:A,13000
SSITop_1/un11_delaycounter_0_I_15:B,11600
SSITop_1/un11_delaycounter_0_I_15:C,11510
SSITop_1/un11_delaycounter_0_I_15:D,12605
SSITop_1/un11_delaycounter_0_I_15:FCI,11476
SSITop_1/un11_delaycounter_0_I_15:FCO,11476
Quad_1/QuadXface_2/QuadDataOut_1_m2[6]:A,14719
Quad_1/QuadXface_2/QuadDataOut_1_m2[6]:B,14712
Quad_1/QuadXface_2/QuadDataOut_1_m2[6]:C,13469
Quad_1/QuadXface_2/QuadDataOut_1_m2[6]:D,
Quad_1/QuadXface_2/QuadDataOut_1_m2[6]:Y,13469
MDTTop_2/MDTPosition_1_cry_13:B,5659
MDTTop_2/MDTPosition_1_cry_13:FCI,5442
MDTTop_2/MDTPosition_1_cry_13:FCO,5442
MDTTop_2/MDTPosition_1_cry_13:S,5556
MDTTop_2/Delay[0]:CLK,3267
MDTTop_2/Delay[0]:D,5930
MDTTop_2/Delay[0]:EN,4696
MDTTop_2/Delay[0]:Q,3267
MDTTop_2/Delay[0]:SLn,6387
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[1]:A,12490
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[1]:B,12416
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[1]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[1]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[1]:Y,12416
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[10]:CLK,11686
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[10]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[10]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[10]:Q,11686
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[10]:SLn,9714
WDT_1/FPGAProgDOut_Z[29]:CLK,
WDT_1/FPGAProgDOut_Z[29]:D,
WDT_1/FPGAProgDOut_Z[29]:EN,-4037
WDT_1/FPGAProgDOut_Z[29]:Q,
X_Reserved0_obuf/U0/U_IOOUTFF:A,
X_Reserved0_obuf/U0/U_IOOUTFF:Y,
CPUStatLEDDrive_obuft[1]/U0/U_IOPAD:D,
CPUStatLEDDrive_obuft[1]/U0/U_IOPAD:E,
CPUStatLEDDrive_obuft[1]/U0/U_IOPAD:PAD,
Quad_1/QuadXface_5/Latch0Lat:CLK,
Quad_1/QuadXface_5/Latch0Lat:D,15303
Quad_1/QuadXface_5/Latch0Lat:EN,12103
Quad_1/QuadXface_5/Latch0Lat:Q,
WDT_1/PUReg[17]:CLK,13235
WDT_1/PUReg[17]:EN,-4023
WDT_1/PUReg[17]:Q,13235
WDT_1/PUReg[17]:SLn,13795
CtrlOut_1/ShiftRegister[8]:CLK,14235
CtrlOut_1/ShiftRegister[8]:D,12813
CtrlOut_1/ShiftRegister[8]:EN,12700
CtrlOut_1/ShiftRegister[8]:Q,14235
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_6:IPENn,
M_OUT1_DATA_obuf/U0/U_IOOUTFF:A,
M_OUT1_DATA_obuf/U0/U_IOOUTFF:Y,
Quad_1/QuadXface_4/Latch1ArmedState[0]:CLK,13318
Quad_1/QuadXface_4/Latch1ArmedState[0]:D,-10946
Quad_1/QuadXface_4/Latch1ArmedState[0]:Q,13318
DIO8_1/D8OutputReg1[18]:ALn,-4495
DIO8_1/D8OutputReg1[18]:CLK,11986
DIO8_1/D8OutputReg1[18]:D,
DIO8_1/D8OutputReg1[18]:EN,-8821
DIO8_1/D8OutputReg1[18]:Q,11986
ExpModLED_1/ShiftRegister2_3_i_m2[3]:A,14333
ExpModLED_1/ShiftRegister2_3_i_m2[3]:B,12913
ExpModLED_1/ShiftRegister2_3_i_m2[3]:C,9180
ExpModLED_1/ShiftRegister2_3_i_m2[3]:Y,9180
Quad_1/QuadXface_6/QuadCount_RNI4PKM2[1]:A,13895
Quad_1/QuadXface_6/QuadCount_RNI4PKM2[1]:B,10707
Quad_1/QuadXface_6/QuadCount_RNI4PKM2[1]:C,13693
Quad_1/QuadXface_6/QuadCount_RNI4PKM2[1]:FCI,10688
Quad_1/QuadXface_6/QuadCount_RNI4PKM2[1]:FCO,10688
Quad_1/QuadXface_6/QuadCount_RNI4PKM2[1]:S,10936
DIO8_1/InputShiftRegister_0_sqmuxa_1_i_o2_0_RNIE4491:A,8309
DIO8_1/InputShiftRegister_0_sqmuxa_1_i_o2_0_RNIE4491:B,6418
DIO8_1/InputShiftRegister_0_sqmuxa_1_i_o2_0_RNIE4491:C,10613
DIO8_1/InputShiftRegister_0_sqmuxa_1_i_o2_0_RNIE4491:D,10505
DIO8_1/InputShiftRegister_0_sqmuxa_1_i_o2_0_RNIE4491:Y,6418
SerMemInt_1/intFLAG_CLR:CLK,-4062
SerMemInt_1/intFLAG_CLR:D,15303
SerMemInt_1/intFLAG_CLR:EN,10992
SerMemInt_1/intFLAG_CLR:Q,-4062
SerMemInt_1/intFLAG_CLR:SLn,14004
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[2]:CLK,10904
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[2]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[2]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[2]:Q,10904
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[2]:SLn,9714
MDTTop_2/MDTPosition_1_cry_15:B,5697
MDTTop_2/MDTPosition_1_cry_15:FCI,5442
MDTTop_2/MDTPosition_1_cry_15:FCO,5442
MDTTop_2/MDTPosition_1_cry_15:S,5518
Quad_1/QuadXface_5/Latch0ArmedState_1[0]:A,-8429
Quad_1/QuadXface_5/Latch0ArmedState_1[0]:B,-3806
Quad_1/QuadXface_5/Latch0ArmedState_1[0]:C,14188
Quad_1/QuadXface_5/Latch0ArmedState_1[0]:D,
Quad_1/QuadXface_5/Latch0ArmedState_1[0]:Y,-8429
Decode_1/un3_wdtconfigwrite_0_a2:A,
Decode_1/un3_wdtconfigwrite_0_a2:B,
Decode_1/un3_wdtconfigwrite_0_a2:C,
Decode_1/un3_wdtconfigwrite_0_a2:D,
Decode_1/un3_wdtconfigwrite_0_a2:Y,
CtrlOut_1/ShiftRegister[9]:CLK,14235
CtrlOut_1/ShiftRegister[9]:D,12813
CtrlOut_1/ShiftRegister[9]:EN,12700
CtrlOut_1/ShiftRegister[9]:Q,14235
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[10]:A,13546
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[10]:B,13546
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[10]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[10]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[10]:Y,13546
Quad_1/QuadXface_3/HomeArm:CLK,14188
Quad_1/QuadXface_3/HomeArm:D,-10978
Quad_1/QuadXface_3/HomeArm:Q,14188
MDTTop_1/un1_data_11_RNIOKBP:A,5800
MDTTop_1/un1_data_11_RNIOKBP:B,12675
MDTTop_1/un1_data_11_RNIOKBP:C,11417
MDTTop_1/un1_data_11_RNIOKBP:D,11078
MDTTop_1/un1_data_11_RNIOKBP:Y,5800
ExtADDR_ibuf[10]/U0/U_IOINFF:A,1452
ExtADDR_ibuf[10]/U0/U_IOINFF:Y,1452
CtrlOut_2/Count[3]:CLK,13206
CtrlOut_2/Count[3]:D,9932
CtrlOut_2/Count[3]:EN,9904
CtrlOut_2/Count[3]:Q,13206
Quad_1/QuadXface_3/QuadLatch[1]:CLK,
Quad_1/QuadXface_3/QuadLatch[1]:D,15287
Quad_1/QuadXface_3/QuadLatch[1]:EN,12103
Quad_1/QuadXface_3/QuadLatch[1]:Q,
CtrlIO_1/controlIoDataOut_1s2_0:A,16259
CtrlIO_1/controlIoDataOut_1s2_0:B,16264
CtrlIO_1/controlIoDataOut_1s2_0:C,15882
CtrlIO_1/controlIoDataOut_1s2_0:Y,15882
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_3:IPC,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_11:B,13995
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_11:C,14118
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_11:IPB,13995
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_11:IPC,14118
Quad_1/QuadXface_4/HomeReg[14]:CLK,
Quad_1/QuadXface_4/HomeReg[14]:D,15287
Quad_1/QuadXface_4/HomeReg[14]:EN,15120
Quad_1/QuadXface_4/HomeReg[14]:Q,
SSITop_1/SSIDataLatch_Z[23]:CLK,
SSITop_1/SSIDataLatch_Z[23]:D,15326
SSITop_1/SSIDataLatch_Z[23]:EN,12103
SSITop_1/SSIDataLatch_Z[23]:Q,
Quad_1/QuadXface_5/Latch1Reg[13]:CLK,
Quad_1/QuadXface_5/Latch1Reg[13]:D,15287
Quad_1/QuadXface_5/Latch1Reg[13]:EN,13858
Quad_1/QuadXface_5/Latch1Reg[13]:Q,
M_OUT1_DATA_obuf/U0/U_IOENFF:A,
M_OUT1_DATA_obuf/U0/U_IOENFF:Y,
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[15]:A,9248
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[15]:B,13364
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[15]:C,15982
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[15]:D,12259
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[15]:Y,9248
Quad_1/QuadXface_2/Latch0Reg[14]:CLK,
Quad_1/QuadXface_2/Latch0Reg[14]:D,15287
Quad_1/QuadXface_2/Latch0Reg[14]:EN,13858
Quad_1/QuadXface_2/Latch0Reg[14]:Q,
ExpModLED_1/State_ns_1_0_.m9_i_0:A,12699
ExpModLED_1/State_ns_1_0_.m9_i_0:B,8862
ExpModLED_1/State_ns_1_0_.m9_i_0:C,12992
ExpModLED_1/State_ns_1_0_.m9_i_0:Y,8862
ExpModLED_1/un1_synchedtick_4_i_0_o2:A,11847
ExpModLED_1/un1_synchedtick_4_i_0_o2:B,11314
ExpModLED_1/un1_synchedtick_4_i_0_o2:C,11724
ExpModLED_1/un1_synchedtick_4_i_0_o2:D,11591
ExpModLED_1/un1_synchedtick_4_i_0_o2:Y,11314
SSITop_2/CheckDataLo:CLK,14271
SSITop_2/CheckDataLo:D,15334
SSITop_2/CheckDataLo:Q,14271
M_MUXED_ADC_DATA0_QA0_SIGB_ibuf/U0/U_IOPAD:PAD,
M_MUXED_ADC_DATA0_QA0_SIGB_ibuf/U0/U_IOPAD:Y,
WDT_1/PUReg[10]:CLK,11718
WDT_1/PUReg[10]:D,-3956
WDT_1/PUReg[10]:Q,11718
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[7]:CLK,11704
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[7]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[7]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[7]:Q,11704
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[7]:SLn,9714
ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1:An,
ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1:YL,
WDT_1/WDTCounter[17]:ALn,13503
WDT_1/WDTCounter[17]:CLK,11336
WDT_1/WDTCounter[17]:D,13594
WDT_1/WDTCounter[17]:EN,11256
WDT_1/WDTCounter[17]:Q,11336
MDTTop_2/State_r[1]:A,-3689
MDTTop_2/State_r[1]:B,5878
MDTTop_2/State_r[1]:C,4649
MDTTop_2/State_r[1]:Y,-3689
MDTTop_1/RetPulseDelayEnable_1_sqmuxa_i_a2:A,3366
MDTTop_1/RetPulseDelayEnable_1_sqmuxa_i_a2:B,3267
MDTTop_1/RetPulseDelayEnable_1_sqmuxa_i_a2:C,3242
MDTTop_1/RetPulseDelayEnable_1_sqmuxa_i_a2:Y,3242
Decode_1/un1_exp2quadinputread_0_a2_0:A,12081
Decode_1/un1_exp2quadinputread_0_a2_0:B,14351
Decode_1/un1_exp2quadinputread_0_a2_0:C,14229
Decode_1/un1_exp2quadinputread_0_a2_0:Y,12081
Quad_1/QuadXface_2/QuadCount_RNO_0[15]:A,12936
Quad_1/QuadXface_2/QuadCount_RNO_0[15]:B,9830
Quad_1/QuadXface_2/QuadCount_RNO_0[15]:Y,9830
MDTTop_1/un1_discoverIdDataOut_0_iv_0[15]:A,16365
MDTTop_1/un1_discoverIdDataOut_0_iv_0[15]:B,12956
MDTTop_1/un1_discoverIdDataOut_0_iv_0[15]:C,1545
MDTTop_1/un1_discoverIdDataOut_0_iv_0[15]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_0[15]:Y,1545
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_9:A,11046
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_9:B,10955
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_9:C,10902
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_9:D,10810
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_9:Y,10810
MDTTop_1/un1_discoverIdDataOut_0_iv_2[27]:A,
MDTTop_1/un1_discoverIdDataOut_0_iv_2[27]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_2[27]:C,6769
MDTTop_1/un1_discoverIdDataOut_0_iv_2[27]:D,7926
MDTTop_1/un1_discoverIdDataOut_0_iv_2[27]:Y,6769
DIO8_1/D8OutputReg3[20]:ALn,-4495
DIO8_1/D8OutputReg3[20]:CLK,13090
DIO8_1/D8OutputReg3[20]:D,
DIO8_1/D8OutputReg3[20]:EN,-8813
DIO8_1/D8OutputReg3[20]:Q,13090
SerMemInt_1/SerialDataCounter_4_0_o2[2]:A,11874
SerMemInt_1/SerialDataCounter_4_0_o2[2]:B,11826
SerMemInt_1/SerialDataCounter_4_0_o2[2]:Y,11826
Quad_1/QuadXface_3/FallingLatch0_1:A,14263
Quad_1/QuadXface_3/FallingLatch0_1:B,14227
Quad_1/QuadXface_3/FallingLatch0_1:Y,14227
Quad_1/QuadXface_2/Latch0ArmedState[0]:CLK,13326
Quad_1/QuadXface_2/Latch0ArmedState[0]:D,-11110
Quad_1/QuadXface_2/Latch0ArmedState[0]:Q,13326
SSITop_2/DelayCounter_s_1597:B,13813
SSITop_2/DelayCounter_s_1597:FCO,13813
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[12]:A,13546
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[12]:B,13546
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[12]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[12]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[12]:Y,13546
Quad_1/QuadXface_3/intAccumOverflow_RNO:A,9651
Quad_1/QuadXface_3/intAccumOverflow_RNO:B,10997
Quad_1/QuadXface_3/intAccumOverflow_RNO:Y,9651
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_0_11:A,12008
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_0_11:B,11967
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_0_11:C,11870
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_0_11:D,11752
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_0_11:Y,11752
MDTTop_1/MDTPosition[5]:CLK,
MDTTop_1/MDTPosition[5]:D,5693
MDTTop_1/MDTPosition[5]:EN,5602
MDTTop_1/MDTPosition[5]:Q,
Quad_1/QuadXface_5/QH[0]:CLK,15334
Quad_1/QuadXface_5/QH[0]:D,
Quad_1/QuadXface_5/QH[0]:Q,15334
Quad_1/QuadXface_5/Latch1Reg[2]:CLK,
Quad_1/QuadXface_5/Latch1Reg[2]:D,15287
Quad_1/QuadXface_5/Latch1Reg[2]:EN,13858
Quad_1/QuadXface_5/Latch1Reg[2]:Q,
H1_CLKWR_ibuf/U0/U_IOPAD:PAD,
H1_CLKWR_ibuf/U0/U_IOPAD:Y,
WDT_1/WDTCounter_cry[1]:B,13601
WDT_1/WDTCounter_cry[1]:C,13677
WDT_1/WDTCounter_cry[1]:FCI,13518
WDT_1/WDTCounter_cry[1]:FCO,13518
WDT_1/WDTCounter_cry[1]:S,13898
SerMemInt_1/un25_serialmemoryclockfallingedge_0:A,14158
SerMemInt_1/un25_serialmemoryclockfallingedge_0:B,13565
SerMemInt_1/un25_serialmemoryclockfallingedge_0:C,12862
SerMemInt_1/un25_serialmemoryclockfallingedge_0:D,10316
SerMemInt_1/un25_serialmemoryclockfallingedge_0:Y,10316
Quad_1/QuadXface_2/QuadDataOut_1_2[16]:A,13083
Quad_1/QuadXface_2/QuadDataOut_1_2[16]:B,13011
Quad_1/QuadXface_2/QuadDataOut_1_2[16]:C,13165
Quad_1/QuadXface_2/QuadDataOut_1_2[16]:D,
Quad_1/QuadXface_2/QuadDataOut_1_2[16]:Y,13011
Quad_1/QuadXface_3/QuadCount_RNI577C6[7]:A,14009
Quad_1/QuadXface_3/QuadCount_RNI577C6[7]:B,10821
Quad_1/QuadXface_3/QuadCount_RNI577C6[7]:C,13795
Quad_1/QuadXface_3/QuadCount_RNI577C6[7]:FCI,10688
Quad_1/QuadXface_3/QuadCount_RNI577C6[7]:FCO,10688
Quad_1/QuadXface_3/QuadCount_RNI577C6[7]:S,10840
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_13:A,11046
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_13:B,10955
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_13:C,9651
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_13:D,9704
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_13:Y,9651
DIO8_1/IntDout_3_1_0_wmux[6]:A,10721
DIO8_1/IntDout_3_1_0_wmux[6]:B,10395
DIO8_1/IntDout_3_1_0_wmux[6]:C,12185
DIO8_1/IntDout_3_1_0_wmux[6]:D,11880
DIO8_1/IntDout_3_1_0_wmux[6]:FCO,
DIO8_1/IntDout_3_1_0_wmux[6]:Y,10395
SSITop_1/SSIDataLatch_Z[2]:CLK,
SSITop_1/SSIDataLatch_Z[2]:D,15326
SSITop_1/SSIDataLatch_Z[2]:EN,12103
SSITop_1/SSIDataLatch_Z[2]:Q,
Quad_1/QuadXface_1/QuadCount_RNIS33CB[13]:A,14088
Quad_1/QuadXface_1/QuadCount_RNIS33CB[13]:B,10935
Quad_1/QuadXface_1/QuadCount_RNIS33CB[13]:C,13890
Quad_1/QuadXface_1/QuadCount_RNIS33CB[13]:FCI,10688
Quad_1/QuadXface_1/QuadCount_RNIS33CB[13]:FCO,10688
Quad_1/QuadXface_1/QuadCount_RNIS33CB[13]:S,10726
DIO8_1/OutputShiftRegister[0]:CLK,14235
DIO8_1/OutputShiftRegister[0]:D,11396
DIO8_1/OutputShiftRegister[0]:EN,6623
DIO8_1/OutputShiftRegister[0]:Q,14235
DIO8_1/IntDout_3_1_0_wmux[11]:A,10721
DIO8_1/IntDout_3_1_0_wmux[11]:B,10395
DIO8_1/IntDout_3_1_0_wmux[11]:C,12185
DIO8_1/IntDout_3_1_0_wmux[11]:D,11880
DIO8_1/IntDout_3_1_0_wmux[11]:FCO,
DIO8_1/IntDout_3_1_0_wmux[11]:Y,10395
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[11]:A,5953
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[11]:B,6817
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[11]:C,4677
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[11]:D,4667
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[11]:Y,4667
Decode_1/QA0LEDStatusRead_0_a2:A,7991
Decode_1/QA0LEDStatusRead_0_a2:B,7779
Decode_1/QA0LEDStatusRead_0_a2:C,5485
Decode_1/QA0LEDStatusRead_0_a2:D,6759
Decode_1/QA0LEDStatusRead_0_a2:Y,5485
SerMemInt_1/SerialDataInput[5]:CLK,15326
SerMemInt_1/SerialDataInput[5]:D,15326
SerMemInt_1/SerialDataInput[5]:EN,11644
SerMemInt_1/SerialDataInput[5]:Q,15326
Quad_1/QuadXface_6/IndexPolarity:CLK,
Quad_1/QuadXface_6/IndexPolarity:D,
Quad_1/QuadXface_6/IndexPolarity:EN,-7429
Quad_1/QuadXface_6/IndexPolarity:Q,
DIO8_1/IntDout_3_1_0_wmux_0[1]:A,10395
DIO8_1/IntDout_3_1_0_wmux_0[1]:B,11442
DIO8_1/IntDout_3_1_0_wmux_0[1]:C,13244
DIO8_1/IntDout_3_1_0_wmux_0[1]:D,12970
DIO8_1/IntDout_3_1_0_wmux_0[1]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[1]:Y,10395
DIO8_1/d8DataOut_m2[21]:A,14313
DIO8_1/d8DataOut_m2[21]:B,13255
DIO8_1/d8DataOut_m2[21]:C,12060
DIO8_1/d8DataOut_m2[21]:D,
DIO8_1/d8DataOut_m2[21]:Y,12060
Quad_1/QuadXface_6/QuadLatch[7]:CLK,
Quad_1/QuadXface_6/QuadLatch[7]:D,15287
Quad_1/QuadXface_6/QuadLatch[7]:EN,12103
Quad_1/QuadXface_6/QuadLatch[7]:Q,
Analog_1/StateMach_1/un1_ExpA_CS_L_0_sqmuxa_i_0:A,11902
Analog_1/StateMach_1/un1_ExpA_CS_L_0_sqmuxa_i_0:B,10802
Analog_1/StateMach_1/un1_ExpA_CS_L_0_sqmuxa_i_0:C,13039
Analog_1/StateMach_1/un1_ExpA_CS_L_0_sqmuxa_i_0:D,12901
Analog_1/StateMach_1/un1_ExpA_CS_L_0_sqmuxa_i_0:Y,10802
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_8:IPENn,
Quad_1/QuadXface_3/un1_registrationx_1[0]:A,9531
Quad_1/QuadXface_3/un1_registrationx_1[0]:B,15548
Quad_1/QuadXface_3/un1_registrationx_1[0]:C,
Quad_1/QuadXface_3/un1_registrationx_1[0]:Y,9531
DIO8_1/D8OutputReg3[22]:ALn,-4495
DIO8_1/D8OutputReg3[22]:CLK,13090
DIO8_1/D8OutputReg3[22]:D,
DIO8_1/D8OutputReg3[22]:EN,-8813
DIO8_1/D8OutputReg3[22]:Q,13090
ExpSigRoute_2/un1_serialmemorydataout_iv_0_a2_0[1]:A,
ExpSigRoute_2/un1_serialmemorydataout_iv_0_a2_0[1]:B,
ExpSigRoute_2/un1_serialmemorydataout_iv_0_a2_0[1]:C,
ExpSigRoute_2/un1_serialmemorydataout_iv_0_a2_0[1]:Y,
SSITop_1/un1_enable_3:A,14603
SSITop_1/un1_enable_3:B,14547
SSITop_1/un1_enable_3:C,13118
SSITop_1/un1_enable_3:D,13004
SSITop_1/un1_enable_3:Y,13004
DIO8_1/D8OutputReg1[27]:ALn,-4495
DIO8_1/D8OutputReg1[27]:CLK,11986
DIO8_1/D8OutputReg1[27]:D,
DIO8_1/D8OutputReg1[27]:EN,-8821
DIO8_1/D8OutputReg1[27]:Q,11986
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[15]:A,9967
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[15]:B,9967
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[15]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[15]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[15]:Y,9967
Analog_1/StateMach_1/un1_ConversionCounter_1_1.SUM[2]:A,14255
Analog_1/StateMach_1/un1_ConversionCounter_1_1.SUM[2]:B,12583
Analog_1/StateMach_1/un1_ConversionCounter_1_1.SUM[2]:C,14119
Analog_1/StateMach_1/un1_ConversionCounter_1_1.SUM[2]:Y,12583
Quad_1/QuadXface_6/intAccumOverflow:CLK,15334
Quad_1/QuadXface_6/intAccumOverflow:EN,9722
Quad_1/QuadXface_6/intAccumOverflow:Q,15334
Quad_1/QuadXface_6/intAccumOverflow:SLn,11847
M_ENABLE_obuf[1]/U0/U_IOOUTFF:A,
M_ENABLE_obuf[1]/U0/U_IOOUTFF:Y,
Quad_1/QuadXface_2/Latch1Reg[4]:CLK,
Quad_1/QuadXface_2/Latch1Reg[4]:D,15287
Quad_1/QuadXface_2/Latch1Reg[4]:EN,13858
Quad_1/QuadXface_2/Latch1Reg[4]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[14]:A,6940
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[14]:B,14883
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[14]:C,13841
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[14]:D,13556
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[14]:Y,6940
ExpModLED_1/intExpLEDOE:ALn,13503
ExpModLED_1/intExpLEDOE:CLK,14325
ExpModLED_1/intExpLEDOE:D,12935
ExpModLED_1/intExpLEDOE:EN,11066
ExpModLED_1/intExpLEDOE:Q,14325
MDTTop_1/un1_discoverIdDataOut_0_iv_7_RNO[13]:A,6670
MDTTop_1/un1_discoverIdDataOut_0_iv_7_RNO[13]:B,14613
MDTTop_1/un1_discoverIdDataOut_0_iv_7_RNO[13]:C,13571
MDTTop_1/un1_discoverIdDataOut_0_iv_7_RNO[13]:D,13315
MDTTop_1/un1_discoverIdDataOut_0_iv_7_RNO[13]:Y,6670
M_IO_DATAOut_obuf/U0/U_IOOUTFF:A,
M_IO_DATAOut_obuf/U0/U_IOOUTFF:Y,
Decode_1/un3_cpuledread_0_a2_0:A,1587
Decode_1/un3_cpuledread_0_a2_0:B,279
Decode_1/un3_cpuledread_0_a2_0:C,1405
Decode_1/un3_cpuledread_0_a2_0:D,1129
Decode_1/un3_cpuledread_0_a2_0:Y,279
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[15]:A,1545
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[15]:B,6726
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[15]:C,4797
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[15]:D,4544
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[15]:Y,1545
Quad_1/QuadXface_2/un3_capturelatch1counts_0:A,13326
Quad_1/QuadXface_2/un3_capturelatch1counts_0:B,14407
Quad_1/QuadXface_2/un3_capturelatch1counts_0:C,13059
Quad_1/QuadXface_2/un3_capturelatch1counts_0:D,12964
Quad_1/QuadXface_2/un3_capturelatch1counts_0:Y,12964
LatCnt_1/LatencyCounter[8]:CLK,5336
LatCnt_1/LatencyCounter[8]:D,5613
LatCnt_1/LatencyCounter[8]:EN,-6247
LatCnt_1/LatencyCounter[8]:Q,5336
LatCnt_1/LatencyCounter[8]:SLn,-5250
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_17:C,10623
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_17:IPB,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_17:IPC,10623
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_5:IPENn,
Quad_1/QuadXface_1/QuadDataOut_1_m4[11]:A,
Quad_1/QuadXface_1/QuadDataOut_1_m4[11]:B,13778
Quad_1/QuadXface_1/QuadDataOut_1_m4[11]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m4[11]:Y,13778
Quad_1/QuadXface_6/QuadDataOut_1_2[17]:A,
Quad_1/QuadXface_6/QuadDataOut_1_2[17]:B,
Quad_1/QuadXface_6/QuadDataOut_1_2[17]:C,14988
Quad_1/QuadXface_6/QuadDataOut_1_2[17]:D,14922
Quad_1/QuadXface_6/QuadDataOut_1_2[17]:Y,14922
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[9]:CLK,-12817
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[9]:D,15310
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[9]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[9]:Q,-12817
DIO8_1/D8OutputReg0[0]:ALn,-4495
DIO8_1/D8OutputReg0[0]:CLK,12185
DIO8_1/D8OutputReg0[0]:D,
DIO8_1/D8OutputReg0[0]:EN,-9145
DIO8_1/D8OutputReg0[0]:Q,12185
DIO8_1/d8DataOut_m6_cZ[2]:A,14717
DIO8_1/d8DataOut_m6_cZ[2]:B,12656
DIO8_1/d8DataOut_m6_cZ[2]:C,12325
DIO8_1/d8DataOut_m6_cZ[2]:D,12258
DIO8_1/d8DataOut_m6_cZ[2]:Y,12258
WDT_1/WDTCounter_cry[3]:B,13635
WDT_1/WDTCounter_cry[3]:C,13707
WDT_1/WDTCounter_cry[3]:FCI,13518
WDT_1/WDTCounter_cry[3]:FCO,13518
WDT_1/WDTCounter_cry[3]:S,13860
DiscID_1/discoverIdDataOut_1_1[13]:A,13870
DiscID_1/discoverIdDataOut_1_1[13]:B,13742
DiscID_1/discoverIdDataOut_1_1[13]:C,9941
DiscID_1/discoverIdDataOut_1_1[13]:D,
DiscID_1/discoverIdDataOut_1_1[13]:Y,9941
Quad_1/QuadXface_5/Latch1Reg[12]:CLK,
Quad_1/QuadXface_5/Latch1Reg[12]:D,15287
Quad_1/QuadXface_5/Latch1Reg[12]:EN,13858
Quad_1/QuadXface_5/Latch1Reg[12]:Q,
MDTTop_2/un2_risinganegedgefound:A,3508
MDTTop_2/un2_risinganegedgefound:B,3472
MDTTop_2/un2_risinganegedgefound:Y,3472
MDTTop_1/un124_data_0_o2:A,5809
MDTTop_1/un124_data_0_o2:B,6674
MDTTop_1/un124_data_0_o2:C,9106
MDTTop_1/un124_data_0_o2:Y,5809
MDTTop_1/un1_discoverIdDataOut_0_iv_6[11]:A,
MDTTop_1/un1_discoverIdDataOut_0_iv_6[11]:B,12893
MDTTop_1/un1_discoverIdDataOut_0_iv_6[11]:C,15083
MDTTop_1/un1_discoverIdDataOut_0_iv_6[11]:D,5953
MDTTop_1/un1_discoverIdDataOut_0_iv_6[11]:Y,5953
MDTTop_2/ParamWrite_or_0:A,
MDTTop_2/ParamWrite_or_0:B,-7344
MDTTop_2/ParamWrite_or_0:C,-4944
MDTTop_2/ParamWrite_or_0:Y,-7344
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[6]:A,3797
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[6]:B,9209
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[6]:C,8221
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[6]:D,4585
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[6]:Y,3797
WDT_1/PowerUp.WDTExpFlag_2_0_a2_0:A,11874
WDT_1/PowerUp.WDTExpFlag_2_0_a2_0:B,11776
WDT_1/PowerUp.WDTExpFlag_2_0_a2_0:Y,11776
SSITop_1/DelayCounter[12]:CLK,11668
SSITop_1/DelayCounter[12]:D,13870
SSITop_1/DelayCounter[12]:EN,9833
SSITop_1/DelayCounter[12]:Q,11668
SSITop_1/DelayCounter[12]:SLn,10722
SSITop_2/ClockRate[1]:CLK,
SSITop_2/ClockRate[1]:D,
SSITop_2/ClockRate[1]:EN,-7390
SSITop_2/ClockRate[1]:Q,
DIO8_1/D8OutputReg0[26]:ALn,-4495
DIO8_1/D8OutputReg0[26]:CLK,12291
DIO8_1/D8OutputReg0[26]:D,
DIO8_1/D8OutputReg0[26]:EN,-9145
DIO8_1/D8OutputReg0[26]:Q,12291
Quad_1/QuadXface_6/QuadDataOut_1_ss3_0:A,11790
Quad_1/QuadXface_6/QuadDataOut_1_ss3_0:B,11628
Quad_1/QuadXface_6/QuadDataOut_1_ss3_0:C,11652
Quad_1/QuadXface_6/QuadDataOut_1_ss3_0:Y,11628
ExpModLED_1/expLedDataOut_3_m2[0]:A,14184
ExpModLED_1/expLedDataOut_3_m2[0]:B,14171
ExpModLED_1/expLedDataOut_3_m2[0]:C,
ExpModLED_1/expLedDataOut_3_m2[0]:D,15172
ExpModLED_1/expLedDataOut_3_m2[0]:Y,14171
DIO8_1/D8OutputReg1[15]:ALn,-4495
DIO8_1/D8OutputReg1[15]:CLK,11880
DIO8_1/D8OutputReg1[15]:D,
DIO8_1/D8OutputReg1[15]:EN,-8821
DIO8_1/D8OutputReg1[15]:Q,11880
Exp_Mxd_ID_LOAD_obuf/U0/U_IOOUTFF:A,
Exp_Mxd_ID_LOAD_obuf/U0/U_IOOUTFF:Y,
Decode_1/un475_data_i_a2:A,8134
Decode_1/un475_data_i_a2:B,8144
Decode_1/un475_data_i_a2:C,161
Decode_1/un475_data_i_a2:Y,161
MDTTop_2/TransducerSelect[6]:CLK,
MDTTop_2/TransducerSelect[6]:D,
MDTTop_2/TransducerSelect[6]:EN,-7344
MDTTop_2/TransducerSelect[6]:Q,
MDTTop_2/TransducerSelect[6]:SLn,-3994
MDTTop_2/Delay[8]:CLK,3334
MDTTop_2/Delay[8]:D,5613
MDTTop_2/Delay[8]:EN,4696
MDTTop_2/Delay[8]:Q,3334
MDTTop_2/Delay[8]:SLn,6387
Quad_1/QuadXface_3/Latch1Reg[6]:CLK,
Quad_1/QuadXface_3/Latch1Reg[6]:D,15287
Quad_1/QuadXface_3/Latch1Reg[6]:EN,13858
Quad_1/QuadXface_3/Latch1Reg[6]:Q,
M_FAULT_ibuf[0]/U0/U_IOPAD:PAD,
M_FAULT_ibuf[0]/U0/U_IOPAD:Y,
LatCnt_1/LatencyCounter[26]:CLK,5678
LatCnt_1/LatencyCounter[26]:D,5271
LatCnt_1/LatencyCounter[26]:EN,-6247
LatCnt_1/LatencyCounter[26]:Q,5678
LatCnt_1/LatencyCounter[26]:SLn,-5250
Quad_1/QuadXface_3/CaptureHomeCountsLat:CLK,15120
Quad_1/QuadXface_3/CaptureHomeCountsLat:D,13128
Quad_1/QuadXface_3/CaptureHomeCountsLat:Q,15120
M_OUT0_CONTROL_obuf/U0/U_IOOUTFF:A,
M_OUT0_CONTROL_obuf/U0/U_IOOUTFF:Y,
Quad_1/QuadXface_1/Direction:CLK,15383
Quad_1/QuadXface_1/Direction:D,-2523
Quad_1/QuadXface_1/Direction:EN,-3714
Quad_1/QuadXface_1/Direction:Q,15383
ExpSigRoute_4/un5_serialmemorydatain_0_a2_RNIA9UG4:A,6051
ExpSigRoute_4/un5_serialmemorydatain_0_a2_RNIA9UG4:B,-787
ExpSigRoute_4/un5_serialmemorydatain_0_a2_RNIA9UG4:C,
ExpSigRoute_4/un5_serialmemorydatain_0_a2_RNIA9UG4:D,112
ExpSigRoute_4/un5_serialmemorydatain_0_a2_RNIA9UG4:Y,-787
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[1]:A,12861
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[1]:B,12832
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[1]:C,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[1]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[1]:Y,12832
MDTTop_2/DelayCountEnable_r:A,5992
MDTTop_2/DelayCountEnable_r:B,5886
MDTTop_2/DelayCountEnable_r:C,5534
MDTTop_2/DelayCountEnable_r:D,3266
MDTTop_2/DelayCountEnable_r:Y,3266
Quad_1/QuadXface_6/HomeReg[4]:CLK,
Quad_1/QuadXface_6/HomeReg[4]:D,15287
Quad_1/QuadXface_6/HomeReg[4]:EN,15120
Quad_1/QuadXface_6/HomeReg[4]:Q,
Quad_1/QuadXface_2/QuadLatch[6]:CLK,
Quad_1/QuadXface_2/QuadLatch[6]:D,15287
Quad_1/QuadXface_2/QuadLatch[6]:EN,12103
Quad_1/QuadXface_2/QuadLatch[6]:Q,
Quad_1/QuadXface_3/QL0[2]:CLK,14215
Quad_1/QuadXface_3/QL0[2]:D,15318
Quad_1/QuadXface_3/QL0[2]:Q,14215
MDTTop_2/MDTPosition_1_cry_17:B,5735
MDTTop_2/MDTPosition_1_cry_17:FCI,5442
MDTTop_2/MDTPosition_1_cry_17:FCO,5442
MDTTop_2/MDTPosition_1_cry_17:S,5480
MDTTop_2/MDTPosition_1_cry_0:A,5506
MDTTop_2/MDTPosition_1_cry_0:B,5455
MDTTop_2/MDTPosition_1_cry_0:FCO,5455
MDTTop_1/MDTPosition_1_cry_14:B,5678
MDTTop_1/MDTPosition_1_cry_14:FCI,5442
MDTTop_1/MDTPosition_1_cry_14:FCO,5442
MDTTop_1/MDTPosition_1_cry_14:S,5537
SerMemInt_1/SerialDataCounter_4_0[2]:A,13308
SerMemInt_1/SerialDataCounter_4_0[2]:B,13206
SerMemInt_1/SerialDataCounter_4_0[2]:C,9530
SerMemInt_1/SerialDataCounter_4_0[2]:D,11944
SerMemInt_1/SerialDataCounter_4_0[2]:Y,9530
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_9:A,11046
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_9:B,10955
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_9:C,10902
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_9:D,10810
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_9:Y,10810
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[9]:A,7060
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[9]:B,15003
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[9]:C,13961
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[9]:D,13705
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[9]:Y,7060
Analog_1/DataBuf_1/AddrBank0_i_m2[1]:A,14149
Analog_1/DataBuf_1/AddrBank0_i_m2[1]:B,13803
Analog_1/DataBuf_1/AddrBank0_i_m2[1]:C,15334
Analog_1/DataBuf_1/AddrBank0_i_m2[1]:Y,13803
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_11:A,12017
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_11:B,11917
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_11:C,11864
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_11:D,11772
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_11:Y,11772
Quad_1/QuadXface_1/QA[0]:CLK,15334
Quad_1/QuadXface_1/QA[0]:D,9515
Quad_1/QuadXface_1/QA[0]:Q,15334
DATA_iobuf[7]/U0/U_IOENFF:A,4878
DATA_iobuf[7]/U0/U_IOENFF:Y,4878
Quad_1/QuadXface_5/HomeReg[2]:CLK,
Quad_1/QuadXface_5/HomeReg[2]:D,15287
Quad_1/QuadXface_5/HomeReg[2]:EN,15120
Quad_1/QuadXface_5/HomeReg[2]:Q,
Quad_1/QuadXface_4/Latch0Reg[5]:CLK,
Quad_1/QuadXface_4/Latch0Reg[5]:D,15287
Quad_1/QuadXface_4/Latch0Reg[5]:EN,13858
Quad_1/QuadXface_4/Latch0Reg[5]:Q,
ClkCtrl_1/DLL_Lock_ShiftReg[1]:ALn,
ClkCtrl_1/DLL_Lock_ShiftReg[1]:CLK,14176
ClkCtrl_1/DLL_Lock_ShiftReg[1]:D,15326
ClkCtrl_1/DLL_Lock_ShiftReg[1]:Q,14176
SSITop_1/SSIDataLatch_Z[26]:CLK,
SSITop_1/SSIDataLatch_Z[26]:D,15326
SSITop_1/SSIDataLatch_Z[26]:EN,12103
SSITop_1/SSIDataLatch_Z[26]:Q,
Quad_1/QuadXface_6/QuadDataOut_1_m2[1]:A,14035
Quad_1/QuadXface_6/QuadDataOut_1_m2[1]:B,14015
Quad_1/QuadXface_6/QuadDataOut_1_m2[1]:C,12832
Quad_1/QuadXface_6/QuadDataOut_1_m2[1]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2[1]:Y,12832
CtrlOut_1/Count_RNO[0]:A,10076
CtrlOut_1/Count_RNO[0]:B,14192
CtrlOut_1/Count_RNO[0]:Y,10076
MDTTop_2/MDTPosition_Z[6]:CLK,
MDTTop_2/MDTPosition_Z[6]:D,5676
MDTTop_2/MDTPosition_Z[6]:EN,5602
MDTTop_2/MDTPosition_Z[6]:Q,
Quad_1/QuadXface_6/QuadDataOut_1_m2[0]:A,13805
Quad_1/QuadXface_6/QuadDataOut_1_m2[0]:B,13698
Quad_1/QuadXface_6/QuadDataOut_1_m2[0]:C,12544
Quad_1/QuadXface_6/QuadDataOut_1_m2[0]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2[0]:Y,12544
Quad_1/QuadXface_2/QuadCount[10]:CLK,9651
Quad_1/QuadXface_2/QuadCount[10]:D,10783
Quad_1/QuadXface_2/QuadCount[10]:Q,9651
Quad_1/QuadXface_2/QuadCount[10]:SLn,11847
Quad_1/QuadXface_2/intAccumOverflow_RNO_0:A,10790
Quad_1/QuadXface_2/intAccumOverflow_RNO_0:B,9651
Quad_1/QuadXface_2/intAccumOverflow_RNO_0:C,11752
Quad_1/QuadXface_2/intAccumOverflow_RNO_0:D,11660
Quad_1/QuadXface_2/intAccumOverflow_RNO_0:Y,9651
MDTTop_1/SetDataValid_RNO:A,5992
MDTTop_1/SetDataValid_RNO:B,5878
MDTTop_1/SetDataValid_RNO:C,5804
MDTTop_1/SetDataValid_RNO:Y,5804
Quad_1/QuadXface_6/QuadCount_RNIGP0J3[2]:A,13914
Quad_1/QuadXface_6/QuadCount_RNIGP0J3[2]:B,10726
Quad_1/QuadXface_6/QuadCount_RNIGP0J3[2]:C,13710
Quad_1/QuadXface_6/QuadCount_RNIGP0J3[2]:FCI,10688
Quad_1/QuadXface_6/QuadCount_RNIGP0J3[2]:FCO,10688
Quad_1/QuadXface_6/QuadCount_RNIGP0J3[2]:S,10927
SSITop_1/Serial2ParallelData[13]:CLK,15326
SSITop_1/Serial2ParallelData[13]:D,15326
SSITop_1/Serial2ParallelData[13]:EN,10706
SSITop_1/Serial2ParallelData[13]:Q,15326
SSITop_1/Serial2ParallelData[13]:SLn,11847
MDTTop_1/un1_discoverIdDataOut_0_iv_6[13]:A,11581
MDTTop_1/un1_discoverIdDataOut_0_iv_6[13]:B,13846
MDTTop_1/un1_discoverIdDataOut_0_iv_6[13]:C,9941
MDTTop_1/un1_discoverIdDataOut_0_iv_6[13]:D,10926
MDTTop_1/un1_discoverIdDataOut_0_iv_6[13]:Y,9941
MDTTop_1/TrailingCount[1]:CLK,5480
MDTTop_1/TrailingCount[1]:D,5664
MDTTop_1/TrailingCount[1]:EN,6895
MDTTop_1/TrailingCount[1]:Q,5480
ClkCtrl_1/DLL_Lock_ShiftReg[2]:ALn,
ClkCtrl_1/DLL_Lock_ShiftReg[2]:CLK,14227
ClkCtrl_1/DLL_Lock_ShiftReg[2]:D,15326
ClkCtrl_1/DLL_Lock_ShiftReg[2]:Q,14227
Quad_1/QuadXface_4/HomeReg[9]:CLK,
Quad_1/QuadXface_4/HomeReg[9]:D,15287
Quad_1/QuadXface_4/HomeReg[9]:EN,15120
Quad_1/QuadXface_4/HomeReg[9]:Q,
ExpSigRoute_1/ExpQ1_FaultA_i:A,9540
ExpSigRoute_1/ExpQ1_FaultA_i:B,
ExpSigRoute_1/ExpQ1_FaultA_i:Y,9540
Quad_1/QuadXface_3/QuadDataOut_1_m2[13]:A,14704
Quad_1/QuadXface_3/QuadDataOut_1_m2[13]:B,14563
Quad_1/QuadXface_3/QuadDataOut_1_m2[13]:C,13454
Quad_1/QuadXface_3/QuadDataOut_1_m2[13]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2[13]:Y,13454
Quad_1/QuadXface_2/Latch0Reg[2]:CLK,
Quad_1/QuadXface_2/Latch0Reg[2]:D,15287
Quad_1/QuadXface_2/Latch0Reg[2]:EN,13858
Quad_1/QuadXface_2/Latch0Reg[2]:Q,
DATA_iobuf[2]/U0/U_IOPAD:D,3796
DATA_iobuf[2]/U0/U_IOPAD:E,4878
DATA_iobuf[2]/U0/U_IOPAD:PAD,3796
DATA_iobuf[2]/U0/U_IOPAD:Y,
CtrlIO_1/State[2]:ALn,13503
CtrlIO_1/State[2]:CLK,13136
CtrlIO_1/State[2]:D,10994
CtrlIO_1/State[2]:Q,13136
CtrlOut_2/ShiftRegister_4[15]:A,15666
CtrlOut_2/ShiftRegister_4[15]:B,14235
CtrlOut_2/ShiftRegister_4[15]:C,12813
CtrlOut_2/ShiftRegister_4[15]:Y,12813
Analog_1/DataBuf_1/WritePointer[0]:CLK,14170
Analog_1/DataBuf_1/WritePointer[0]:D,11725
Analog_1/DataBuf_1/WritePointer[0]:Q,14170
Analog_1/DataBuf_1/WritePointer[0]:SLn,11847
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux_0[4]:A,11370
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux_0[4]:B,12723
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux_0[4]:C,
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux_0[4]:D,
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux_0[4]:FCI,
Quad_1/QuadXface_2/QuadDataOut_1_1_0_wmux_0[4]:Y,11370
DIO8_1/IntDout_3_1_0_wmux[5]:A,10721
DIO8_1/IntDout_3_1_0_wmux[5]:B,10395
DIO8_1/IntDout_3_1_0_wmux[5]:C,12185
DIO8_1/IntDout_3_1_0_wmux[5]:D,11880
DIO8_1/IntDout_3_1_0_wmux[5]:FCO,
DIO8_1/IntDout_3_1_0_wmux[5]:Y,10395
DIO8_1/D8OutputReg2[4]:ALn,-4495
DIO8_1/D8OutputReg2[4]:CLK,13244
DIO8_1/D8OutputReg2[4]:D,
DIO8_1/D8OutputReg2[4]:EN,-9175
DIO8_1/D8OutputReg2[4]:Q,13244
Quad_1/QuadXface_4/un3_capturelatch0counts_0:A,13326
Quad_1/QuadXface_4/un3_capturelatch0counts_0:B,14407
Quad_1/QuadXface_4/un3_capturelatch0counts_0:C,13059
Quad_1/QuadXface_4/un3_capturelatch0counts_0:D,12964
Quad_1/QuadXface_4/un3_capturelatch0counts_0:Y,12964
ExpSigRoute_3/N_830_i:A,9523
ExpSigRoute_3/N_830_i:B,
ExpSigRoute_3/N_830_i:Y,9523
SSITop_2/un11_delaycounter_0_I_9:A,12983
SSITop_2/un11_delaycounter_0_I_9:B,11583
SSITop_2/un11_delaycounter_0_I_9:C,11493
SSITop_2/un11_delaycounter_0_I_9:D,12588
SSITop_2/un11_delaycounter_0_I_9:FCI,11476
SSITop_2/un11_delaycounter_0_I_9:FCO,11476
CtrlOut_2/ShiftRegister[11]:CLK,14235
CtrlOut_2/ShiftRegister[11]:D,12813
CtrlOut_2/ShiftRegister[11]:EN,12700
CtrlOut_2/ShiftRegister[11]:Q,14235
MDTTop_2/State[1]:CLK,4768
MDTTop_2/State[1]:D,-3689
MDTTop_2/State[1]:Q,4768
DiscID_1/discoverIdDataOut_1_m2[10]:A,12831
DiscID_1/discoverIdDataOut_1_m2[10]:B,11374
DiscID_1/discoverIdDataOut_1_m2[10]:C,10061
DiscID_1/discoverIdDataOut_1_m2[10]:D,
DiscID_1/discoverIdDataOut_1_m2[10]:Y,10061
TestClock_obuf/U0/U_IOPAD:D,
TestClock_obuf/U0/U_IOPAD:E,
TestClock_obuf/U0/U_IOPAD:PAD,
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_0_9:A,11146
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_0_9:B,11096
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_0_9:C,10999
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_0_9:D,10881
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_0_9:Y,10881
DIO8_1/d8DataOut_m6_cZ[14]:A,14477
DIO8_1/d8DataOut_m6_cZ[14]:B,13319
DIO8_1/d8DataOut_m6_cZ[14]:C,10926
DIO8_1/d8DataOut_m6_cZ[14]:D,
DIO8_1/d8DataOut_m6_cZ[14]:Y,10926
Decode_1/un1_discoverIdDataOut_iv_14[0]:A,
Decode_1/un1_discoverIdDataOut_iv_14[0]:B,13908
Decode_1/un1_discoverIdDataOut_iv_14[0]:C,5980
Decode_1/un1_discoverIdDataOut_iv_14[0]:D,5689
Decode_1/un1_discoverIdDataOut_iv_14[0]:Y,5689
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_0_9:A,11146
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_0_9:B,11096
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_0_9:C,10999
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_0_9:D,10881
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_0_9:Y,10881
Decode_1/un5_cpuconfigread_0_a2:A,
Decode_1/un5_cpuconfigread_0_a2:B,3375
Decode_1/un5_cpuconfigread_0_a2:C,2346
Decode_1/un5_cpuconfigread_0_a2:D,3211
Decode_1/un5_cpuconfigread_0_a2:Y,2346
Quad_1/QuadXface_3/QuadDataOut_1[20]:A,12666
Quad_1/QuadXface_3/QuadDataOut_1[20]:B,
Quad_1/QuadXface_3/QuadDataOut_1[20]:C,11080
Quad_1/QuadXface_3/QuadDataOut_1[20]:D,12231
Quad_1/QuadXface_3/QuadDataOut_1[20]:Y,11080
DIO8_1/ExpD8_DataIn_3_0_a2:A,8584
DIO8_1/ExpD8_DataIn_3_0_a2:B,
DIO8_1/ExpD8_DataIn_3_0_a2:C,11625
DIO8_1/ExpD8_DataIn_3_0_a2:Y,8584
Quad_1/QuadXface_1/QuadLatch[0]:CLK,
Quad_1/QuadXface_1/QuadLatch[0]:D,15287
Quad_1/QuadXface_1/QuadLatch[0]:EN,12103
Quad_1/QuadXface_1/QuadLatch[0]:Q,
MDTTop_2/MDTPosition_Z[19]:CLK,
MDTTop_2/MDTPosition_Z[19]:D,5442
MDTTop_2/MDTPosition_Z[19]:EN,5602
MDTTop_2/MDTPosition_Z[19]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_0[22]:A,17170
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_0[22]:B,17333
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_0[22]:C,13965
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_0[22]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_0[22]:Y,13965
LatCnt_1/LatencyCounter[14]:CLK,5450
LatCnt_1/LatencyCounter[14]:D,5499
LatCnt_1/LatencyCounter[14]:EN,-6247
LatCnt_1/LatencyCounter[14]:Q,5450
LatCnt_1/LatencyCounter[14]:SLn,-5250
CtrlOut_2/ShiftEnable:CLK,13945
CtrlOut_2/ShiftEnable:D,12922
CtrlOut_2/ShiftEnable:EN,11011
CtrlOut_2/ShiftEnable:Q,13945
Quad_1/QuadXface_6/QuadCount_RNIRAT08[7]:A,14009
Quad_1/QuadXface_6/QuadCount_RNIRAT08[7]:B,10821
Quad_1/QuadXface_6/QuadCount_RNIRAT08[7]:C,13795
Quad_1/QuadXface_6/QuadCount_RNIRAT08[7]:FCI,10688
Quad_1/QuadXface_6/QuadCount_RNIRAT08[7]:FCO,10688
Quad_1/QuadXface_6/QuadCount_RNIRAT08[7]:S,10840
DiscID_1/discoverIdDataOut_1_m2[8]:A,12831
DiscID_1/discoverIdDataOut_1_m2[8]:B,11374
DiscID_1/discoverIdDataOut_1_m2[8]:C,10061
DiscID_1/discoverIdDataOut_1_m2[8]:D,
DiscID_1/discoverIdDataOut_1_m2[8]:Y,10061
DIO8_1/D8OutputReg3[6]:ALn,-4495
DIO8_1/D8OutputReg3[6]:CLK,12970
DIO8_1/D8OutputReg3[6]:D,
DIO8_1/D8OutputReg3[6]:EN,-8813
DIO8_1/D8OutputReg3[6]:Q,12970
MDTTop_2/RisingA[1]:CLK,6185
MDTTop_2/RisingA[1]:D,
MDTTop_2/RisingA[1]:Q,6185
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[6]:A,
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[6]:B,13977
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[6]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[6]:Y,13977
SerMemInt_1/StateMachine_ns_0_0_a2_0_1[9]:A,13030
SerMemInt_1/StateMachine_ns_0_0_a2_0_1[9]:B,9423
SerMemInt_1/StateMachine_ns_0_0_a2_0_1[9]:C,12904
SerMemInt_1/StateMachine_ns_0_0_a2_0_1[9]:Y,9423
ExpModLED_1/un1_exp0led0write_0:A,
ExpModLED_1/un1_exp0led0write_0:B,-8816
ExpModLED_1/un1_exp0led0write_0:C,-11358
ExpModLED_1/un1_exp0led0write_0:Y,-11358
DiscID_1/DiscCtrlID_1/ControlID_1[0]:ALn,13503
DiscID_1/DiscCtrlID_1/ControlID_1[0]:CLK,
DiscID_1/DiscCtrlID_1/ControlID_1[0]:D,15326
DiscID_1/DiscCtrlID_1/ControlID_1[0]:EN,13595
DiscID_1/DiscCtrlID_1/ControlID_1[0]:Q,
Decode_1/QA0LEDStatusRead_0_a2_1:A,
Decode_1/QA0LEDStatusRead_0_a2_1:B,6759
Decode_1/QA0LEDStatusRead_0_a2_1:Y,6759
SSITop_1/DelayCounter_cry[12]:B,14049
SSITop_1/DelayCounter_cry[12]:FCI,13813
SSITop_1/DelayCounter_cry[12]:FCO,13813
SSITop_1/DelayCounter_cry[12]:S,13870
ExpModLED_1/expLedDataOut_1_m6_cZ[3]:A,14014
ExpModLED_1/expLedDataOut_1_m6_cZ[3]:B,15221
ExpModLED_1/expLedDataOut_1_m6_cZ[3]:C,15320
ExpModLED_1/expLedDataOut_1_m6_cZ[3]:D,10580
ExpModLED_1/expLedDataOut_1_m6_cZ[3]:Y,10580
LatCnt_1/LatencyCounter_cry[10]:B,5374
LatCnt_1/LatencyCounter_cry[10]:FCI,5176
LatCnt_1/LatencyCounter_cry[10]:FCO,5176
LatCnt_1/LatencyCounter_cry[10]:S,5575
Quad_1/QuadXface_1/QuadDataOut_1_ss3:A,10465
Quad_1/QuadXface_1/QuadDataOut_1_ss3:B,11526
Quad_1/QuadXface_1/QuadDataOut_1_ss3:C,13818
Quad_1/QuadXface_1/QuadDataOut_1_ss3:D,11291
Quad_1/QuadXface_1/QuadDataOut_1_ss3:Y,10465
Quad_1/QuadXface_6/QuadDataOut_1_ss0_0_a2:A,12861
Quad_1/QuadXface_6/QuadDataOut_1_ss0_0_a2:B,11611
Quad_1/QuadXface_6/QuadDataOut_1_ss0_0_a2:C,
Quad_1/QuadXface_6/QuadDataOut_1_ss0_0_a2:D,13620
Quad_1/QuadXface_6/QuadDataOut_1_ss0_0_a2:Y,11611
ExpSigRoute_4/g0_1:A,
ExpSigRoute_4/g0_1:B,
ExpSigRoute_4/g0_1:C,
ExpSigRoute_4/g0_1:Y,
WDT_1/WDTDelay[15]:ALn,
WDT_1/WDTDelay[15]:CLK,15051
WDT_1/WDTDelay[15]:D,
WDT_1/WDTDelay[15]:EN,-3973
WDT_1/WDTDelay[15]:Q,15051
Quad_1/QuadXface_3/Latch1Reg[2]:CLK,
Quad_1/QuadXface_3/Latch1Reg[2]:D,15287
Quad_1/QuadXface_3/Latch1Reg[2]:EN,13858
Quad_1/QuadXface_3/Latch1Reg[2]:Q,
MDTTop_2/RisingACountEnableLatch_RNIUNVD:A,5496
MDTTop_2/RisingACountEnableLatch_RNIUNVD:B,5634
MDTTop_2/RisingACountEnableLatch_RNIUNVD:Y,5496
Quad_1/QuadXface_6/QuadDataOut_1[20]:A,
Quad_1/QuadXface_6/QuadDataOut_1[20]:B,11558
Quad_1/QuadXface_6/QuadDataOut_1[20]:C,13924
Quad_1/QuadXface_6/QuadDataOut_1[20]:D,13874
Quad_1/QuadXface_6/QuadDataOut_1[20]:Y,11558
MDTTop_1/Delay[4]:CLK,3531
MDTTop_1/Delay[4]:D,5689
MDTTop_1/Delay[4]:EN,4696
MDTTop_1/Delay[4]:Q,3531
MDTTop_1/Delay[4]:SLn,6387
Analog_1/StateMach_1/StateMachine.ExpA_CS_L_6:A,14294
Analog_1/StateMach_1/StateMachine.ExpA_CS_L_6:B,11850
Analog_1/StateMach_1/StateMachine.ExpA_CS_L_6:C,10722
Analog_1/StateMach_1/StateMachine.ExpA_CS_L_6:D,9399
Analog_1/StateMach_1/StateMachine.ExpA_CS_L_6:Y,9399
Quad_1/QuadXface_5/intLearnModeDone:CLK,14227
Quad_1/QuadXface_5/intLearnModeDone:D,12994
Quad_1/QuadXface_5/intLearnModeDone:Q,14227
DIO8_1/un1_Counter_0_sqmuxa:A,6516
DIO8_1/un1_Counter_0_sqmuxa:B,6418
DIO8_1/un1_Counter_0_sqmuxa:Y,6418
Decode_1/un1_discoverIdDataOut_0_iv_10[8]:A,6817
Decode_1/un1_discoverIdDataOut_0_iv_10[8]:B,
Decode_1/un1_discoverIdDataOut_0_iv_10[8]:C,5809
Decode_1/un1_discoverIdDataOut_0_iv_10[8]:D,9194
Decode_1/un1_discoverIdDataOut_0_iv_10[8]:Y,5809
Exp_Mxd_ID_LATCH_obuf/U0/U_IOPAD:D,
Exp_Mxd_ID_LATCH_obuf/U0/U_IOPAD:E,
Exp_Mxd_ID_LATCH_obuf/U0/U_IOPAD:PAD,
M_OUT0_DATA_obuf/U0/U_IOENFF:A,
M_OUT0_DATA_obuf/U0/U_IOENFF:Y,
SSITop_1/DelayTerminalCount[13]:CLK,13068
SSITop_1/DelayTerminalCount[13]:D,
SSITop_1/DelayTerminalCount[13]:EN,-7666
SSITop_1/DelayTerminalCount[13]:Q,13068
Quad_1/QuadXface_6/QuadLatch[0]:CLK,
Quad_1/QuadXface_6/QuadLatch[0]:D,15287
Quad_1/QuadXface_6/QuadLatch[0]:EN,12103
Quad_1/QuadXface_6/QuadLatch[0]:Q,
MDTTop_1/MDTPosition_1_cry_5:B,5507
MDTTop_1/MDTPosition_1_cry_5:FCI,5442
MDTTop_1/MDTPosition_1_cry_5:FCO,5442
MDTTop_1/MDTPosition_1_cry_5:S,5693
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[14]:A,13402
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[14]:B,13402
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[14]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[14]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[14]:Y,13402
SerMemInt_1/LoadDeviceAddr_RNO:A,7288
SerMemInt_1/LoadDeviceAddr_RNO:B,13154
SerMemInt_1/LoadDeviceAddr_RNO:Y,7288
LatCnt_1/LatencyCounter[31]:CLK,5736
LatCnt_1/LatencyCounter[31]:D,5176
LatCnt_1/LatencyCounter[31]:EN,-6247
LatCnt_1/LatencyCounter[31]:Q,5736
LatCnt_1/LatencyCounter[31]:SLn,-5250
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0_11:A,9978
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0_11:B,9937
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0_11:C,9840
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0_11:D,9722
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0_11:Y,9722
WDT_1/FPGAProgDOut_Z[9]:CLK,
WDT_1/FPGAProgDOut_Z[9]:D,
WDT_1/FPGAProgDOut_Z[9]:EN,-4037
WDT_1/FPGAProgDOut_Z[9]:Q,
SSITop_1/DelayCounter[6]:CLK,11617
SSITop_1/DelayCounter[6]:D,13984
SSITop_1/DelayCounter[6]:EN,9833
SSITop_1/DelayCounter[6]:Q,11617
SSITop_1/DelayCounter[6]:SLn,10722
Quad_1/QuadXface_6/HomeTriggerType[2]:CLK,12008
Quad_1/QuadXface_6/HomeTriggerType[2]:D,
Quad_1/QuadXface_6/HomeTriggerType[2]:EN,-7429
Quad_1/QuadXface_6/HomeTriggerType[2]:Q,12008
Quad_1/QuadXface_2/QuadDataOut_1_2[17]:A,13862
Quad_1/QuadXface_2/QuadDataOut_1_2[17]:B,13790
Quad_1/QuadXface_2/QuadDataOut_1_2[17]:C,13944
Quad_1/QuadXface_2/QuadDataOut_1_2[17]:D,
Quad_1/QuadXface_2/QuadDataOut_1_2[17]:Y,13790
M_ENABLE_obuf[0]/U0/U_IOENFF:A,
M_ENABLE_obuf[0]/U0/U_IOENFF:Y,
DIO8_1/D8OutputReg1[10]:ALn,-4495
DIO8_1/D8OutputReg1[10]:CLK,11880
DIO8_1/D8OutputReg1[10]:D,
DIO8_1/D8OutputReg1[10]:EN,-8821
DIO8_1/D8OutputReg1[10]:Q,11880
Quad_1/QuadXface_2/QuadCount[7]:CLK,10811
Quad_1/QuadXface_2/QuadCount[7]:D,10840
Quad_1/QuadXface_2/QuadCount[7]:Q,10811
Quad_1/QuadXface_2/QuadCount[7]:SLn,11847
Decode_1/un5_m_ax0_0_0_o2_1:A,-10814
Decode_1/un5_m_ax0_0_0_o2_1:B,-10910
Decode_1/un5_m_ax0_0_0_o2_1:Y,-10910
WDT_1/un8_accesskey_0_a2_0:A,
WDT_1/un8_accesskey_0_a2_0:B,
WDT_1/un8_accesskey_0_a2_0:C,
WDT_1/un8_accesskey_0_a2_0:D,
WDT_1/un8_accesskey_0_a2_0:Y,
MDTTop_2/RisingB[1]:CLK,7002
MDTTop_2/RisingB[1]:D,
MDTTop_2/RisingB[1]:Q,7002
MDTTop_2/MDTPosition_Z[11]:CLK,
MDTTop_2/MDTPosition_Z[11]:D,5591
MDTTop_2/MDTPosition_Z[11]:EN,5602
MDTTop_2/MDTPosition_Z[11]:Q,
ExpSigRoute_4/N_841_i:A,9570
ExpSigRoute_4/N_841_i:B,
ExpSigRoute_4/N_841_i:Y,9570
SerMemInt_1/FLAG_CLR_LAT_RNIR24D:A,-4013
SerMemInt_1/FLAG_CLR_LAT_RNIR24D:B,-4062
SerMemInt_1/FLAG_CLR_LAT_RNIR24D:C,-4165
SerMemInt_1/FLAG_CLR_LAT_RNIR24D:D,-5261
SerMemInt_1/FLAG_CLR_LAT_RNIR24D:Y,-5261
Quad_1/QuadXface_6/IndexEdgeDetected_1_0_a2_0_0:A,14587
Quad_1/QuadXface_6/IndexEdgeDetected_1_0_a2_0_0:B,14531
Quad_1/QuadXface_6/IndexEdgeDetected_1_0_a2_0_0:C,14443
Quad_1/QuadXface_6/IndexEdgeDetected_1_0_a2_0_0:D,14379
Quad_1/QuadXface_6/IndexEdgeDetected_1_0_a2_0_0:Y,14379
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[14]:CLK,10971
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[14]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[14]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[14]:Q,10971
Analog_1/Ser2Par_1/S2P_CtrlAxis0_Data[14]:SLn,9714
MDTTop_2/Delay_cry[2]:B,5594
MDTTop_2/Delay_cry[2]:FCI,5556
MDTTop_2/Delay_cry[2]:FCO,5556
MDTTop_2/Delay_cry[2]:S,5727
Quad_1/QuadXface_4/Latch1Reg[13]:CLK,
Quad_1/QuadXface_4/Latch1Reg[13]:D,15287
Quad_1/QuadXface_4/Latch1Reg[13]:EN,13858
Quad_1/QuadXface_4/Latch1Reg[13]:Q,
Quad_1/QuadXface_6/QuadCount_RNIK803D[12]:A,14088
Quad_1/QuadXface_6/QuadCount_RNIK803D[12]:B,10916
Quad_1/QuadXface_6/QuadCount_RNIK803D[12]:C,13880
Quad_1/QuadXface_6/QuadCount_RNIK803D[12]:FCI,10688
Quad_1/QuadXface_6/QuadCount_RNIK803D[12]:FCO,10688
Quad_1/QuadXface_6/QuadCount_RNIK803D[12]:S,10745
Quad_1/QuadXface_2/HomePolarity:CLK,
Quad_1/QuadXface_2/HomePolarity:D,
Quad_1/QuadXface_2/HomePolarity:EN,-10145
Quad_1/QuadXface_2/HomePolarity:Q,
Quad_1/QuadXface_1/Latch1Reg[2]:CLK,
Quad_1/QuadXface_1/Latch1Reg[2]:D,15287
Quad_1/QuadXface_1/Latch1Reg[2]:EN,13858
Quad_1/QuadXface_1/Latch1Reg[2]:Q,
SerMemInt_1/StartStopBit_RNO:A,10804
SerMemInt_1/StartStopBit_RNO:B,13154
SerMemInt_1/StartStopBit_RNO:C,8357
SerMemInt_1/StartStopBit_RNO:D,11780
SerMemInt_1/StartStopBit_RNO:Y,8357
DIO8_1/IntDout_3_1_0_wmux_0[11]:A,10395
DIO8_1/IntDout_3_1_0_wmux_0[11]:B,11442
DIO8_1/IntDout_3_1_0_wmux_0[11]:C,13244
DIO8_1/IntDout_3_1_0_wmux_0[11]:D,12970
DIO8_1/IntDout_3_1_0_wmux_0[11]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[11]:Y,10395
MDTTop_1/State_nss_i_i_1[0]:A,4853
MDTTop_1/State_nss_i_i_1[0]:B,4760
MDTTop_1/State_nss_i_i_1[0]:C,2448
MDTTop_1/State_nss_i_i_1[0]:D,-6217
MDTTop_1/State_nss_i_i_1[0]:Y,-6217
DiscID_1/DiscExpID_1/ExpansionID3_1[4]:CLK,15326
DiscID_1/DiscExpID_1/ExpansionID3_1[4]:D,15326
DiscID_1/DiscExpID_1/ExpansionID3_1[4]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID3_1[4]:Q,15326
Quad_1/QuadXface_4/Exp2QuadDataOut_m[3]:A,5979
Quad_1/QuadXface_4/Exp2QuadDataOut_m[3]:B,14927
Quad_1/QuadXface_4/Exp2QuadDataOut_m[3]:C,13885
Quad_1/QuadXface_4/Exp2QuadDataOut_m[3]:D,13454
Quad_1/QuadXface_4/Exp2QuadDataOut_m[3]:Y,5979
MDTTop_2/MDTPosition_Z[15]:CLK,
MDTTop_2/MDTPosition_Z[15]:D,5518
MDTTop_2/MDTPosition_Z[15]:EN,5602
MDTTop_2/MDTPosition_Z[15]:Q,
DIO8_1/D8OutputReg1[12]:ALn,-4495
DIO8_1/D8OutputReg1[12]:CLK,11880
DIO8_1/D8OutputReg1[12]:D,
DIO8_1/D8OutputReg1[12]:EN,-8821
DIO8_1/D8OutputReg1[12]:Q,11880
Quad_1/QuadXface_6/QH[1]:CLK,14263
Quad_1/QuadXface_6/QH[1]:D,15334
Quad_1/QuadXface_6/QH[1]:Q,14263
SSITop_2/preturnshiftoff_NE_0:A,14445
SSITop_2/preturnshiftoff_NE_0:B,14354
SSITop_2/preturnshiftoff_NE_0:C,12968
SSITop_2/preturnshiftoff_NE_0:D,12848
SSITop_2/preturnshiftoff_NE_0:Y,12848
SSITop_2/Serial2ParallelData[11]:CLK,15326
SSITop_2/Serial2ParallelData[11]:D,15326
SSITop_2/Serial2ParallelData[11]:EN,10706
SSITop_2/Serial2ParallelData[11]:Q,15326
SSITop_2/Serial2ParallelData[11]:SLn,11847
SSITop_1/Serial2ParallelData[8]:CLK,15326
SSITop_1/Serial2ParallelData[8]:D,15326
SSITop_1/Serial2ParallelData[8]:EN,10706
SSITop_1/Serial2ParallelData[8]:Q,15326
SSITop_1/Serial2ParallelData[8]:SLn,11847
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[2]:A,14918
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[2]:B,14774
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[2]:C,13702
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[2]:D,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[2]:FCO,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[2]:Y,13702
MDTTop_2/State_nss_i_i_a3_0_1_0[0]:A,2396
MDTTop_2/State_nss_i_i_a3_0_1_0[0]:B,2338
MDTTop_2/State_nss_i_i_a3_0_1_0[0]:C,2234
MDTTop_2/State_nss_i_i_a3_0_1_0[0]:Y,2234
Decode_1/MDT_SSIDelayWrite1_0_a2_1:A,5931
Decode_1/MDT_SSIDelayWrite1_0_a2_1:B,5833
Decode_1/MDT_SSIDelayWrite1_0_a2_1:C,5691
Decode_1/MDT_SSIDelayWrite1_0_a2_1:D,5566
Decode_1/MDT_SSIDelayWrite1_0_a2_1:Y,5566
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[6]:A,13862
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[6]:B,13803
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[6]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[6]:D,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[6]:Y,13803
Quad_1/QuadXface_5/un3_capturelatch0counts_0_1:A,13470
Quad_1/QuadXface_5/un3_capturelatch0counts_0_1:B,13406
Quad_1/QuadXface_5/un3_capturelatch0counts_0_1:C,13326
Quad_1/QuadXface_5/un3_capturelatch0counts_0_1:Y,13326
Quad_1/QuadXface_2/Latch1Reg[11]:CLK,
Quad_1/QuadXface_2/Latch1Reg[11]:D,15287
Quad_1/QuadXface_2/Latch1Reg[11]:EN,13858
Quad_1/QuadXface_2/Latch1Reg[11]:Q,
Quad_1/QuadXface_4/QuadCount[9]:CLK,10902
Quad_1/QuadXface_4/QuadCount[9]:D,10802
Quad_1/QuadXface_4/QuadCount[9]:Q,10902
Quad_1/QuadXface_4/QuadCount[9]:SLn,11847
Quad_1/QuadXface_3/QuadDataOut_1_m2[9]:A,14705
Quad_1/QuadXface_3/QuadDataOut_1_m2[9]:B,14564
Quad_1/QuadXface_3/QuadDataOut_1_m2[9]:C,13455
Quad_1/QuadXface_3/QuadDataOut_1_m2[9]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2[9]:Y,13455
Quad_1/QuadXface_2/QuadLatch[11]:CLK,
Quad_1/QuadXface_2/QuadLatch[11]:D,15287
Quad_1/QuadXface_2/QuadLatch[11]:EN,12103
Quad_1/QuadXface_2/QuadLatch[11]:Q,
MDTTop_1/Delay_cry[7]:B,5689
MDTTop_1/Delay_cry[7]:FCI,5556
MDTTop_1/Delay_cry[7]:FCO,5556
MDTTop_1/Delay_cry[7]:S,5632
M_IO_LOAD_obuf/U0/U_IOENFF:A,
M_IO_LOAD_obuf/U0/U_IOENFF:Y,
Quad_1/QuadXface_5/intHomeLat:CLK,-3791
Quad_1/QuadXface_5/intHomeLat:D,10633
Quad_1/QuadXface_5/intHomeLat:Q,-3791
DiscID_1/DiscCtrlID_1/ShiftComplete_2_0_0_0:A,14317
DiscID_1/DiscCtrlID_1/ShiftComplete_2_0_0_0:B,14211
DiscID_1/DiscCtrlID_1/ShiftComplete_2_0_0_0:C,12840
DiscID_1/DiscCtrlID_1/ShiftComplete_2_0_0_0:D,13560
DiscID_1/DiscCtrlID_1/ShiftComplete_2_0_0_0:Y,12840
DIO8_1/d8DataOut_m6_cZ[9]:A,15611
DIO8_1/d8DataOut_m6_cZ[9]:B,14453
DIO8_1/d8DataOut_m6_cZ[9]:C,12060
DIO8_1/d8DataOut_m6_cZ[9]:D,
DIO8_1/d8DataOut_m6_cZ[9]:Y,12060
MDTTop_1/un7_data_0_RNI3PBK:A,16242
MDTTop_1/un7_data_0_RNI3PBK:B,14013
MDTTop_1/un7_data_0_RNI3PBK:C,16278
MDTTop_1/un7_data_0_RNI3PBK:Y,14013
Quad_1/QuadXface_6/QuadLatch[3]:CLK,
Quad_1/QuadXface_6/QuadLatch[3]:D,15287
Quad_1/QuadXface_6/QuadLatch[3]:EN,12103
Quad_1/QuadXface_6/QuadLatch[3]:Q,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_4:IPENn,
Quad_1/QuadXface_6/QuadDataOut_1_2[21]:A,15063
Quad_1/QuadXface_6/QuadDataOut_1_2[21]:B,15013
Quad_1/QuadXface_6/QuadDataOut_1_2[21]:C,15326
Quad_1/QuadXface_6/QuadDataOut_1_2[21]:D,
Quad_1/QuadXface_6/QuadDataOut_1_2[21]:Y,15013
Quad_1/QuadXface_4/ABreak:CLK,
Quad_1/QuadXface_4/ABreak:D,9541
Quad_1/QuadXface_4/ABreak:EN,12103
Quad_1/QuadXface_4/ABreak:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_6[29]:A,4109
MDTTop_1/un1_discoverIdDataOut_0_iv_6[29]:B,7286
MDTTop_1/un1_discoverIdDataOut_0_iv_6[29]:C,15973
MDTTop_1/un1_discoverIdDataOut_0_iv_6[29]:D,6741
MDTTop_1/un1_discoverIdDataOut_0_iv_6[29]:Y,4109
Quad_1/QuadXface_1/RisingLatch1:CLK,13059
Quad_1/QuadXface_1/RisingLatch1:D,14215
Quad_1/QuadXface_1/RisingLatch1:Q,13059
WDT_1/WDTTerminalCount:ALn,13503
WDT_1/WDTTerminalCount:CLK,-4023
WDT_1/WDTTerminalCount:EN,11547
WDT_1/WDTTerminalCount:Q,-4023
MDTTop_1/PWMMagnetFaultLatch_RNIDHD2:A,2524
MDTTop_1/PWMMagnetFaultLatch_RNIDHD2:B,2448
MDTTop_1/PWMMagnetFaultLatch_RNIDHD2:Y,2448
MDTTop_2/MDTPosition_Z[12]:CLK,
MDTTop_2/MDTPosition_Z[12]:D,5574
MDTTop_2/MDTPosition_Z[12]:EN,5602
MDTTop_2/MDTPosition_Z[12]:Q,
Quad_1/QuadXface_6/QuadDataOut_1_m2[11]:A,14992
Quad_1/QuadXface_6/QuadDataOut_1_m2[11]:B,14885
Quad_1/QuadXface_6/QuadDataOut_1_m2[11]:C,13731
Quad_1/QuadXface_6/QuadDataOut_1_m2[11]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2[11]:Y,13731
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[5]:A,11597
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[5]:B,11462
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[5]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[5]:D,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[5]:Y,11462
DIO8_1/IntDout_3_1_0_wmux_0[30]:A,10501
DIO8_1/IntDout_3_1_0_wmux_0[30]:B,11548
DIO8_1/IntDout_3_1_0_wmux_0[30]:C,13350
DIO8_1/IntDout_3_1_0_wmux_0[30]:D,13090
DIO8_1/IntDout_3_1_0_wmux_0[30]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[30]:Y,10501
DIO8_1/OutputShiftRegister[2]:CLK,14235
DIO8_1/OutputShiftRegister[2]:D,8574
DIO8_1/OutputShiftRegister[2]:EN,6623
DIO8_1/OutputShiftRegister[2]:Q,14235
SSITop_2/CycleCounter_cry[2]:B,12802
SSITop_2/CycleCounter_cry[2]:C,13972
SSITop_2/CycleCounter_cry[2]:FCI,12768
SSITop_2/CycleCounter_cry[2]:FCO,12768
SSITop_2/CycleCounter_cry[2]:S,12812
MDTTop_1/MDTPosition[14]:CLK,
MDTTop_1/MDTPosition[14]:D,5537
MDTTop_1/MDTPosition[14]:EN,5602
MDTTop_1/MDTPosition[14]:Q,
WDT_1/FPGAProgDOut_Z[13]:CLK,
WDT_1/FPGAProgDOut_Z[13]:D,
WDT_1/FPGAProgDOut_Z[13]:EN,-4037
WDT_1/FPGAProgDOut_Z[13]:Q,
SSITop_1/Serial2ParallelData[28]:CLK,15326
SSITop_1/Serial2ParallelData[28]:D,15326
SSITop_1/Serial2ParallelData[28]:EN,10706
SSITop_1/Serial2ParallelData[28]:Q,15326
SSITop_1/Serial2ParallelData[28]:SLn,11847
SerMemInt_1/StartStopBit:CLK,
SerMemInt_1/StartStopBit:D,9385
SerMemInt_1/StartStopBit:EN,8357
SerMemInt_1/StartStopBit:Q,
SerMemInt_1/StartStopBit:SLn,14004
Quad_1/QuadXface_4/un3_capturelatch0counts_0_1:A,13470
Quad_1/QuadXface_4/un3_capturelatch0counts_0_1:B,13406
Quad_1/QuadXface_4/un3_capturelatch0counts_0_1:C,13326
Quad_1/QuadXface_4/un3_capturelatch0counts_0_1:Y,13326
CtrlIO_1/un34_shiftenable:A,13913
CtrlIO_1/un34_shiftenable:B,10927
CtrlIO_1/un34_shiftenable:C,13984
CtrlIO_1/un34_shiftenable:D,13892
CtrlIO_1/un34_shiftenable:Y,10927
ExpModLED_1/m1_i_a2_0:A,12590
ExpModLED_1/m1_i_a2_0:B,12448
ExpModLED_1/m1_i_a2_0:C,-12122
ExpModLED_1/m1_i_a2_0:D,-12237
ExpModLED_1/m1_i_a2_0:Y,-12237
Exp0Data_iobuf[0]/U0/U_IOENFF:A,
Exp0Data_iobuf[0]/U0/U_IOENFF:Y,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_28:IPENn,
SSITop_1/un1_synchedtick:A,9833
SSITop_1/un1_synchedtick:B,11476
SSITop_1/un1_synchedtick:Y,9833
DIO8_1/IntDout_3_1_0_wmux_0[13]:A,10395
DIO8_1/IntDout_3_1_0_wmux_0[13]:B,11442
DIO8_1/IntDout_3_1_0_wmux_0[13]:C,13244
DIO8_1/IntDout_3_1_0_wmux_0[13]:D,12970
DIO8_1/IntDout_3_1_0_wmux_0[13]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[13]:Y,10395
Decode_1/un1_expa1led1read_0_a2:A,13817
Decode_1/un1_expa1led1read_0_a2:B,16148
Decode_1/un1_expa1led1read_0_a2:Y,13817
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[1]:CLK,11633
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[1]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[1]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[1]:Q,11633
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[1]:SLn,9714
WDT_1/FPGAProgDOut_Z[26]:CLK,
WDT_1/FPGAProgDOut_Z[26]:D,
WDT_1/FPGAProgDOut_Z[26]:EN,-4037
WDT_1/FPGAProgDOut_Z[26]:Q,
Quad_1/QuadXface_6/QuadDataOut_1_m3_1[15]:A,11611
Quad_1/QuadXface_6/QuadDataOut_1_m3_1[15]:B,11558
Quad_1/QuadXface_6/QuadDataOut_1_m3_1[15]:C,
Quad_1/QuadXface_6/QuadDataOut_1_m3_1[15]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m3_1[15]:Y,11558
DiscID_1/DiscExpID_1/ExpansionID0_1[4]:CLK,15326
DiscID_1/DiscExpID_1/ExpansionID0_1[4]:D,15326
DiscID_1/DiscExpID_1/ExpansionID0_1[4]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID0_1[4]:Q,15326
ExpSigRoute_2/un5_serialmemorydatain_0_a2:A,5072
ExpSigRoute_2/un5_serialmemorydatain_0_a2:B,-641
ExpSigRoute_2/un5_serialmemorydatain_0_a2:Y,-641
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[14]:CLK,-12313
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[14]:D,15310
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[14]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID0_1_fast[14]:Q,-12313
Quad_1/QuadXface_2/HomeReg[12]:CLK,
Quad_1/QuadXface_2/HomeReg[12]:D,15287
Quad_1/QuadXface_2/HomeReg[12]:EN,15120
Quad_1/QuadXface_2/HomeReg[12]:Q,
LOOPTICK_ibuf/U0/U_IOINFF:A,
LOOPTICK_ibuf/U0/U_IOINFF:Y,
ClkCtrl_1/EnableCount[1]:ALn,
ClkCtrl_1/EnableCount[1]:CLK,14199
ClkCtrl_1/EnableCount[1]:D,14199
ClkCtrl_1/EnableCount[1]:Q,14199
SSITop_1/SSIDataLatch_Z[11]:CLK,
SSITop_1/SSIDataLatch_Z[11]:D,15326
SSITop_1/SSIDataLatch_Z[11]:EN,12103
SSITop_1/SSIDataLatch_Z[11]:Q,
Quad_1/QuadXface_6/Latch0Lat:CLK,
Quad_1/QuadXface_6/Latch0Lat:D,15303
Quad_1/QuadXface_6/Latch0Lat:EN,12103
Quad_1/QuadXface_6/Latch0Lat:Q,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_27:C,7750
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_27:IPC,7750
Quad_1/QuadXface_2/Latch1Reg[5]:CLK,
Quad_1/QuadXface_2/Latch1Reg[5]:D,15287
Quad_1/QuadXface_2/Latch1Reg[5]:EN,13858
Quad_1/QuadXface_2/Latch1Reg[5]:Q,
WDT_1/PUReg_s[16]:A,14326
WDT_1/PUReg_s[16]:B,14143
WDT_1/PUReg_s[16]:C,-3956
WDT_1/PUReg_s[16]:D,
WDT_1/PUReg_s[16]:Y,-3956
QA1_SigZ_ibuf/U0/U_IOINFF:A,
QA1_SigZ_ibuf/U0/U_IOINFF:Y,
LatCnt_1/LatencyCounter[23]:CLK,5621
LatCnt_1/LatencyCounter[23]:D,5328
LatCnt_1/LatencyCounter[23]:EN,-6247
LatCnt_1/LatencyCounter[23]:Q,5621
LatCnt_1/LatencyCounter[23]:SLn,-5250
SSITop_2/DelayCounter[4]:CLK,11600
SSITop_2/DelayCounter[4]:D,14022
SSITop_2/DelayCounter[4]:EN,9833
SSITop_2/DelayCounter[4]:Q,11600
SSITop_2/DelayCounter[4]:SLn,10722
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[20]:A,2698
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[20]:B,5984
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[20]:C,9065
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[20]:D,5765
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[20]:Y,2698
ExpSigRoute_3/ExpA_DATA_3_0_a2[1]:A,9530
ExpSigRoute_3/ExpA_DATA_3_0_a2[1]:B,
ExpSigRoute_3/ExpA_DATA_3_0_a2[1]:Y,9530
WDT_1/FPGAProgDOut_Z[19]:CLK,
WDT_1/FPGAProgDOut_Z[19]:D,
WDT_1/FPGAProgDOut_Z[19]:EN,-4037
WDT_1/FPGAProgDOut_Z[19]:Q,
Quad_1/QuadXface_3/LatchedDec_1_0:A,-3565
Quad_1/QuadXface_3/LatchedDec_1_0:B,-3629
Quad_1/QuadXface_3/LatchedDec_1_0:C,14161
Quad_1/QuadXface_3/LatchedDec_1_0:D,-2707
Quad_1/QuadXface_3/LatchedDec_1_0:Y,-3629
DIO8_1/IntDout_3_1_0_wmux_0[26]:A,10501
DIO8_1/IntDout_3_1_0_wmux_0[26]:B,11548
DIO8_1/IntDout_3_1_0_wmux_0[26]:C,13350
DIO8_1/IntDout_3_1_0_wmux_0[26]:D,13090
DIO8_1/IntDout_3_1_0_wmux_0[26]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[26]:Y,10501
Quad_1/QuadXface_4/Latch1Reg[12]:CLK,
Quad_1/QuadXface_4/Latch1Reg[12]:D,15287
Quad_1/QuadXface_4/Latch1Reg[12]:EN,13858
Quad_1/QuadXface_4/Latch1Reg[12]:Q,
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_0_10:A,11925
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_0_10:B,11875
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_0_10:C,11778
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_0_10:D,11660
Quad_1/QuadXface_3/intAccumOverflow_1_0_a3_0_10:Y,11660
WDT_1/WriteEnd:CLK,12010
WDT_1/WriteEnd:D,14052
WDT_1/WriteEnd:EN,-3896
WDT_1/WriteEnd:Q,12010
DiscID_1/DiscCtrlID_1/ControlID_1[8]:ALn,13503
DiscID_1/DiscCtrlID_1/ControlID_1[8]:CLK,15326
DiscID_1/DiscCtrlID_1/ControlID_1[8]:D,15272
DiscID_1/DiscCtrlID_1/ControlID_1[8]:EN,13595
DiscID_1/DiscCtrlID_1/ControlID_1[8]:Q,15326
Quad_1/QuadXface_6/QuadCount[11]:CLK,9895
Quad_1/QuadXface_6/QuadCount[11]:D,10764
Quad_1/QuadXface_6/QuadCount[11]:Q,9895
Quad_1/QuadXface_6/QuadCount[11]:SLn,11847
Analog_1/Ser2Par_1/S2P_Data_7[7]:A,13133
Analog_1/Ser2Par_1/S2P_Data_7[7]:B,10693
Analog_1/Ser2Par_1/S2P_Data_7[7]:C,10627
Analog_1/Ser2Par_1/S2P_Data_7[7]:Y,10627
DIO8_1/OutputShiftRegister[10]:CLK,14235
DIO8_1/OutputShiftRegister[10]:D,8574
DIO8_1/OutputShiftRegister[10]:EN,6623
DIO8_1/OutputShiftRegister[10]:Q,14235
Analog_1/StateMach_1/un1_asyncresetcyclecounter_0:A,14209
Analog_1/StateMach_1/un1_asyncresetcyclecounter_0:B,14211
Analog_1/StateMach_1/un1_asyncresetcyclecounter_0:Y,14209
MDTTop_1/RisingACountDisablePipe_RNO_0:A,5791
MDTTop_1/RisingACountDisablePipe_RNO_0:B,5747
MDTTop_1/RisingACountDisablePipe_RNO_0:C,4687
MDTTop_1/RisingACountDisablePipe_RNO_0:D,4565
MDTTop_1/RisingACountDisablePipe_RNO_0:Y,4565
Quad_1/QuadXface_5/QuadLatch[14]:CLK,
Quad_1/QuadXface_5/QuadLatch[14]:D,15287
Quad_1/QuadXface_5/QuadLatch[14]:EN,12103
Quad_1/QuadXface_5/QuadLatch[14]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_3[12]:A,11754
MDTTop_1/un1_discoverIdDataOut_0_iv_3[12]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_3[12]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_3[12]:D,9375
MDTTop_1/un1_discoverIdDataOut_0_iv_3[12]:Y,9375
WDT_1/WDTCounter_RNIMOMP2[0]:A,12751
WDT_1/WDTCounter_RNIMOMP2[0]:B,12649
WDT_1/WDTCounter_RNIMOMP2[0]:C,13405
WDT_1/WDTCounter_RNIMOMP2[0]:D,11256
WDT_1/WDTCounter_RNIMOMP2[0]:Y,11256
MDTTop_2/RisingACountDisablePipe:CLK,5874
MDTTop_2/RisingACountDisablePipe:D,3472
MDTTop_2/RisingACountDisablePipe:Q,5874
Analog_1/Ser2Par_1/S2P_Data_7[12]:A,13071
Analog_1/Ser2Par_1/S2P_Data_7[12]:B,10631
Analog_1/Ser2Par_1/S2P_Data_7[12]:C,10565
Analog_1/Ser2Par_1/S2P_Data_7[12]:Y,10565
CtrlOut_2/M_OUT_DATA:CLK,13026
CtrlOut_2/M_OUT_DATA:D,11626
CtrlOut_2/M_OUT_DATA:EN,11011
CtrlOut_2/M_OUT_DATA:Q,13026
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[11]:CLK,10599
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[11]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[11]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[11]:Q,10599
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[11]:SLn,9714
SerMemInt_1/un1_controlserialselect:A,
SerMemInt_1/un1_controlserialselect:B,
SerMemInt_1/un1_controlserialselect:C,
SerMemInt_1/un1_controlserialselect:D,
SerMemInt_1/un1_controlserialselect:Y,
Analog_1/StateMach_1/State_i_RNO_0[7]:A,12690
Analog_1/StateMach_1/State_i_RNO_0[7]:B,13093
Analog_1/StateMach_1/State_i_RNO_0[7]:C,13040
Analog_1/StateMach_1/State_i_RNO_0[7]:Y,12690
MDTTop_1/TransducerSelect[6]:CLK,
MDTTop_1/TransducerSelect[6]:D,
MDTTop_1/TransducerSelect[6]:EN,-7344
MDTTop_1/TransducerSelect[6]:Q,
MDTTop_1/TransducerSelect[6]:SLn,-3994
Decode_1/un3_serialmemxfaceread_0_a2:A,5845
Decode_1/un3_serialmemxfaceread_0_a2:B,5687
Decode_1/un3_serialmemxfaceread_0_a2:C,3417
Decode_1/un3_serialmemxfaceread_0_a2:D,4315
Decode_1/un3_serialmemxfaceread_0_a2:Y,3417
WDT_1/FPGAProgDOut_Z[5]:CLK,
WDT_1/FPGAProgDOut_Z[5]:D,
WDT_1/FPGAProgDOut_Z[5]:EN,-4037
WDT_1/FPGAProgDOut_Z[5]:Q,
SSITop_2/preturnshiftoff_NE_1:A,14533
SSITop_2/preturnshiftoff_NE_1:B,14442
SSITop_2/preturnshiftoff_NE_1:C,13056
SSITop_2/preturnshiftoff_NE_1:D,12936
SSITop_2/preturnshiftoff_NE_1:Y,12936
Analog_1/DataBuf_1/AddrBank1_0[4]:A,13689
Analog_1/DataBuf_1/AddrBank1_0[4]:B,7930
Analog_1/DataBuf_1/AddrBank1_0[4]:C,
Analog_1/DataBuf_1/AddrBank1_0[4]:D,13529
Analog_1/DataBuf_1/AddrBank1_0[4]:Y,7930
Quad_1/QuadXface_4/QL0[1]:CLK,14263
Quad_1/QuadXface_4/QL0[1]:D,15334
Quad_1/QuadXface_4/QL0[1]:Q,14263
MDTTop_1/mdtSimpDataOut_1_0[1]:A,14852
MDTTop_1/mdtSimpDataOut_1_0[1]:B,
MDTTop_1/mdtSimpDataOut_1_0[1]:C,
MDTTop_1/mdtSimpDataOut_1_0[1]:Y,14852
DIO8_1/IntDout_3_1_0_wmux_0[2]:A,10395
DIO8_1/IntDout_3_1_0_wmux_0[2]:B,11442
DIO8_1/IntDout_3_1_0_wmux_0[2]:C,13244
DIO8_1/IntDout_3_1_0_wmux_0[2]:D,12970
DIO8_1/IntDout_3_1_0_wmux_0[2]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[2]:Y,10395
SSITop_1/Serial2ParallelData[6]:CLK,15326
SSITop_1/Serial2ParallelData[6]:D,15326
SSITop_1/Serial2ParallelData[6]:EN,10706
SSITop_1/Serial2ParallelData[6]:Q,15326
SSITop_1/Serial2ParallelData[6]:SLn,11847
Quad_1/QuadXface_4/QuadLatch[15]:CLK,
Quad_1/QuadXface_4/QuadLatch[15]:D,15287
Quad_1/QuadXface_4/QuadLatch[15]:EN,12103
Quad_1/QuadXface_4/QuadLatch[15]:Q,
Quad_1/QuadXface_4/RisingHome:CLK,12225
Quad_1/QuadXface_4/RisingHome:D,14215
Quad_1/QuadXface_4/RisingHome:Q,12225
CtrlOut_1/Count_n2:A,14248
CtrlOut_1/Count_n2:B,10020
CtrlOut_1/Count_n2:C,14119
CtrlOut_1/Count_n2:D,14001
CtrlOut_1/Count_n2:Y,10020
SSITop_1/Serial2ParallelData[26]:CLK,15326
SSITop_1/Serial2ParallelData[26]:D,15326
SSITop_1/Serial2ParallelData[26]:EN,10706
SSITop_1/Serial2ParallelData[26]:Q,15326
SSITop_1/Serial2ParallelData[26]:SLn,11847
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_8:A,10955
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_8:B,10864
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_8:C,10811
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_8:D,10719
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_8:Y,10719
Quad_1/QuadXface_4/IllegalTransitionLat:CLK,15334
Quad_1/QuadXface_4/IllegalTransitionLat:EN,11088
Quad_1/QuadXface_4/IllegalTransitionLat:Q,15334
Quad_1/QuadXface_4/IllegalTransitionLat:SLn,11847
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[2]:A,11401
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[2]:B,4706
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[2]:Y,4706
CPUStatLEDDrive_obuft[1]/U0/U_IOENFF:A,
CPUStatLEDDrive_obuft[1]/U0/U_IOENFF:Y,
Quad_1/QuadXface_2/QuadDataOut_1_33:A,
Quad_1/QuadXface_2/QuadDataOut_1_33:B,13962
Quad_1/QuadXface_2/QuadDataOut_1_33:C,15091
Quad_1/QuadXface_2/QuadDataOut_1_33:Y,13962
MDTTop_2/Edge[0]:CLK,5664
MDTTop_2/Edge[0]:D,2980
MDTTop_2/Edge[0]:Q,5664
MDTTop_1/un1_discoverIdDataOut_iv_15[1]:A,12931
MDTTop_1/un1_discoverIdDataOut_iv_15[1]:B,4903
MDTTop_1/un1_discoverIdDataOut_iv_15[1]:C,8141
MDTTop_1/un1_discoverIdDataOut_iv_15[1]:D,9339
MDTTop_1/un1_discoverIdDataOut_iv_15[1]:Y,4903
Exp2Data_iobuf[3]/U0/U_IOPAD:D,
Exp2Data_iobuf[3]/U0/U_IOPAD:E,
Exp2Data_iobuf[3]/U0/U_IOPAD:PAD,
Exp2Data_iobuf[3]/U0/U_IOPAD:Y,
SSITop_1/Serial2ParallelData[20]:CLK,15326
SSITop_1/Serial2ParallelData[20]:D,15326
SSITop_1/Serial2ParallelData[20]:EN,10706
SSITop_1/Serial2ParallelData[20]:Q,15326
SSITop_1/Serial2ParallelData[20]:SLn,11847
Decode_1/un1_discoverIdDataOut_iv_15_RNO[0]:A,16113
Decode_1/un1_discoverIdDataOut_iv_15_RNO[0]:B,
Decode_1/un1_discoverIdDataOut_iv_15_RNO[0]:C,
Decode_1/un1_discoverIdDataOut_iv_15_RNO[0]:D,6908
Decode_1/un1_discoverIdDataOut_iv_15_RNO[0]:Y,6908
WDT_1/IntReset[1]:ALn,
WDT_1/IntReset[1]:CLK,14272
WDT_1/IntReset[1]:D,15335
WDT_1/IntReset[1]:Q,14272
M_OUT1_CONTROL_obuf/U0/U_IOPAD:D,
M_OUT1_CONTROL_obuf/U0/U_IOPAD:E,
M_OUT1_CONTROL_obuf/U0/U_IOPAD:PAD,
DATA_iobuf[27]/U0/U_IOOUTFF:A,1683
DATA_iobuf[27]/U0/U_IOOUTFF:Y,1683
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_24:C,13736
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_24:IPC,13736
Quad_1/QuadXface_6/QuadDataOut_1_2[25]:A,14972
Quad_1/QuadXface_6/QuadDataOut_1_2[25]:B,14922
Quad_1/QuadXface_6/QuadDataOut_1_2[25]:C,15235
Quad_1/QuadXface_6/QuadDataOut_1_2[25]:D,
Quad_1/QuadXface_6/QuadDataOut_1_2[25]:Y,14922
Quad_1/QuadXface_6/QuadDataOut_1[7]:A,16222
Quad_1/QuadXface_6/QuadDataOut_1[7]:B,16118
Quad_1/QuadXface_6/QuadDataOut_1[7]:C,15035
Quad_1/QuadXface_6/QuadDataOut_1[7]:D,14779
Quad_1/QuadXface_6/QuadDataOut_1[7]:Y,14779
MDTTop_2/CountRA_cry[1]:B,5469
MDTTop_2/CountRA_cry[1]:FCI,5442
MDTTop_2/CountRA_cry[1]:FCO,5442
MDTTop_2/CountRA_cry[1]:S,5736
Quad_1/QuadXface_2/QuadDataOut_1_m0[13]:A,
Quad_1/QuadXface_2/QuadDataOut_1_m0[13]:B,14892
Quad_1/QuadXface_2/QuadDataOut_1_m0[13]:C,17244
Quad_1/QuadXface_2/QuadDataOut_1_m0[13]:Y,14892
MDTTop_2/TrailingCount[1]:CLK,5480
MDTTop_2/TrailingCount[1]:D,5664
MDTTop_2/TrailingCount[1]:EN,6895
MDTTop_2/TrailingCount[1]:Q,5480
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[7]:A,13402
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[7]:B,13402
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[7]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[7]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[7]:Y,13402
DATA_iobuf[5]/U0/U_IOINFF:A,
DATA_iobuf[5]/U0/U_IOINFF:Y,
Quad_1/QuadXface_1/QuadCount[10]:CLK,9651
Quad_1/QuadXface_1/QuadCount[10]:D,10783
Quad_1/QuadXface_1/QuadCount[10]:Q,9651
Quad_1/QuadXface_1/QuadCount[10]:SLn,11847
Analog_1/StateMach_1/InterConversionDelayTC:CLK,12684
Analog_1/StateMach_1/InterConversionDelayTC:D,10358
Analog_1/StateMach_1/InterConversionDelayTC:EN,14726
Analog_1/StateMach_1/InterConversionDelayTC:Q,12684
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[11]:A,13731
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[11]:B,13787
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[11]:C,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[11]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[11]:Y,13731
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[3]:A,13454
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[3]:B,13454
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[3]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[3]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[3]:Y,13454
DIO8_1/IntDout_3_1_0_wmux[8]:A,11722
DIO8_1/IntDout_3_1_0_wmux[8]:B,11396
DIO8_1/IntDout_3_1_0_wmux[8]:C,13186
DIO8_1/IntDout_3_1_0_wmux[8]:D,12881
DIO8_1/IntDout_3_1_0_wmux[8]:FCO,
DIO8_1/IntDout_3_1_0_wmux[8]:Y,11396
Quad_1/QuadXface_5/EdgeMode_3_i_m2:A,-6860
Quad_1/QuadXface_5/EdgeMode_3_i_m2:B,-3763
Quad_1/QuadXface_5/EdgeMode_3_i_m2:C,14089
Quad_1/QuadXface_5/EdgeMode_3_i_m2:D,
Quad_1/QuadXface_5/EdgeMode_3_i_m2:Y,-6860
Quad_1/QuadXface_2/RisingLatch0_1:A,14317
Quad_1/QuadXface_2/RisingLatch0_1:B,14215
Quad_1/QuadXface_2/RisingLatch0_1:Y,14215
MDTTop_1/intCounterOverFlow_RNO:A,5922
MDTTop_1/intCounterOverFlow_RNO:Y,5922
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR[0],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR[1],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR[2],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR[3],13830
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR[4],13803
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR[5],13736
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR[6],7750
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR[7],7968
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR[8],7968
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR[9],9098
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR_EN,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_BLK[0],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_BLK[1],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_DOUT[0],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_DOUT[1],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_DOUT[2],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_DOUT[3],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_DOUT[4],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_DOUT[5],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_DOUT[6],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_DOUT[7],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_DOUT[8],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_DOUT_EN,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR[0],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR[1],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR[2],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR[3],13856
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR[4],13838
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR[5],13781
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR[6],7723
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR[7],7930
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR[8],7889
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR[9],9151
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR_EN,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:B_BLK[0],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:B_BLK[1],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:B_DOUT_EN,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_ADDR[0],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_ADDR[1],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_ADDR[2],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_ADDR[3],14118
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_ADDR[4],13995
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_ADDR[5],14007
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_ADDR[6],7995
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_ADDR[7],8168
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_ADDR[8],8138
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_ADDR[9],9369
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_ARST_N,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_BLK[0],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_BLK[1],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_CLK,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[0],10646
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[10],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[11],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[12],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[13],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[14],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[15],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[16],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[17],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[1],10532
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[2],10556
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[3],10565
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[4],10618
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[5],10623
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[6],10620
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[7],10627
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[8],10631
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_DIN[9],
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/INST_RAM64x18_IP:C_WEN,13864
MDTTop_1/StateMachine.StartInterrogation_1:A,6000
MDTTop_1/StateMachine.StartInterrogation_1:B,5778
MDTTop_1/StateMachine.StartInterrogation_1:C,5704
MDTTop_1/StateMachine.StartInterrogation_1:D,5684
MDTTop_1/StateMachine.StartInterrogation_1:Y,5684
SSITop_2/HalfPeriod[1]:CLK,14318
SSITop_2/HalfPeriod[1]:D,
SSITop_2/HalfPeriod[1]:EN,-7666
SSITop_2/HalfPeriod[1]:Q,14318
Quad_1/QuadXface_1/un3_capturelatch0counts_0_1:A,13470
Quad_1/QuadXface_1/un3_capturelatch0counts_0_1:B,13406
Quad_1/QuadXface_1/un3_capturelatch0counts_0_1:C,13326
Quad_1/QuadXface_1/un3_capturelatch0counts_0_1:Y,13326
Analog_1/StateMach_1/InterConversionDelayCNTR[2]:CLK,10543
Analog_1/StateMach_1/InterConversionDelayCNTR[2]:D,9603
Analog_1/StateMach_1/InterConversionDelayCNTR[2]:EN,9726
Analog_1/StateMach_1/InterConversionDelayCNTR[2]:Q,10543
Quad_1/QuadXface_4/QuadDataOut_1_m2[8]:A,14796
Quad_1/QuadXface_4/QuadDataOut_1_m2[8]:B,14655
Quad_1/QuadXface_4/QuadDataOut_1_m2[8]:C,13546
Quad_1/QuadXface_4/QuadDataOut_1_m2[8]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2[8]:Y,13546
Quad_1/QuadXface_4/Latch0Reg[8]:CLK,
Quad_1/QuadXface_4/Latch0Reg[8]:D,15287
Quad_1/QuadXface_4/Latch0Reg[8]:EN,13858
Quad_1/QuadXface_4/Latch0Reg[8]:Q,
CtrlIO_1/State[4]:ALn,13503
CtrlIO_1/State[4]:CLK,12869
CtrlIO_1/State[4]:D,11043
CtrlIO_1/State[4]:Q,12869
SSITop_1/DelayCounter_cry[6]:B,13935
SSITop_1/DelayCounter_cry[6]:FCI,13813
SSITop_1/DelayCounter_cry[6]:FCO,13813
SSITop_1/DelayCounter_cry[6]:S,13984
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_28:IPENn,
SerMemInt_1/StateMachine[7]:CLK,10788
SerMemInt_1/StateMachine[7]:D,9278
SerMemInt_1/StateMachine[7]:EN,12028
SerMemInt_1/StateMachine[7]:Q,10788
SerMemInt_1/StateMachine[7]:SLn,12887
M_MUXED_ADC_CS_QA0_SIGA_iobuf/U0/U_IOPAD:D,
M_MUXED_ADC_CS_QA0_SIGA_iobuf/U0/U_IOPAD:E,
M_MUXED_ADC_CS_QA0_SIGA_iobuf/U0/U_IOPAD:PAD,
M_MUXED_ADC_CS_QA0_SIGA_iobuf/U0/U_IOPAD:Y,
Quad_1/QuadXface_4/BBreak:CLK,
Quad_1/QuadXface_4/BBreak:D,9541
Quad_1/QuadXface_4/BBreak:EN,12103
Quad_1/QuadXface_4/BBreak:Q,
Quad_1/QuadXface_1/QuadCount[8]:CLK,9795
Quad_1/QuadXface_1/QuadCount[8]:D,10821
Quad_1/QuadXface_1/QuadCount[8]:Q,9795
Quad_1/QuadXface_1/QuadCount[8]:SLn,11847
DiscID_1/discoverIdDataOut_1_m2_2[0]:A,11484
DiscID_1/discoverIdDataOut_1_m2_2[0]:B,12576
DiscID_1/discoverIdDataOut_1_m2_2[0]:C,
DiscID_1/discoverIdDataOut_1_m2_2[0]:D,
DiscID_1/discoverIdDataOut_1_m2_2[0]:Y,11484
CtrlIO_1/ShiftInRegister[2]:CLK,15326
CtrlIO_1/ShiftInRegister[2]:D,15334
CtrlIO_1/ShiftInRegister[2]:EN,10777
CtrlIO_1/ShiftInRegister[2]:Q,15326
Quad_1/QuadXface_5/QuadDataOut_1_2[10]:A,
Quad_1/QuadXface_5/QuadDataOut_1_2[10]:B,12055
Quad_1/QuadXface_5/QuadDataOut_1_2[10]:C,13172
Quad_1/QuadXface_5/QuadDataOut_1_2[10]:D,
Quad_1/QuadXface_5/QuadDataOut_1_2[10]:Y,12055
Quad_1/QuadXface_3/Latch0Reg[15]:CLK,
Quad_1/QuadXface_3/Latch0Reg[15]:D,15287
Quad_1/QuadXface_3/Latch0Reg[15]:EN,13858
Quad_1/QuadXface_3/Latch0Reg[15]:Q,
MDTTop_1/StateMachine.intNoXducer_3_f0:A,5992
MDTTop_1/StateMachine.intNoXducer_3_f0:B,5859
MDTTop_1/StateMachine.intNoXducer_3_f0:C,4649
MDTTop_1/StateMachine.intNoXducer_3_f0:D,3315
MDTTop_1/StateMachine.intNoXducer_3_f0:Y,3315
SerMemInt_1/StateMachine_RNIJR7I[11]:A,7288
SerMemInt_1/StateMachine_RNIJR7I[11]:B,10649
SerMemInt_1/StateMachine_RNIJR7I[11]:Y,7288
Quad_1/QuadXface_6/Latch1Reg[9]:CLK,
Quad_1/QuadXface_6/Latch1Reg[9]:D,15287
Quad_1/QuadXface_6/Latch1Reg[9]:EN,13858
Quad_1/QuadXface_6/Latch1Reg[9]:Q,
MDTTop_1/Delay_cry[10]:B,5736
MDTTop_1/Delay_cry[10]:FCI,5556
MDTTop_1/Delay_cry[10]:FCO,5556
MDTTop_1/Delay_cry[10]:S,5575
Quad_1/QuadXface_4/Latch0Reg[0]:CLK,
Quad_1/QuadXface_4/Latch0Reg[0]:D,15287
Quad_1/QuadXface_4/Latch0Reg[0]:EN,13858
Quad_1/QuadXface_4/Latch0Reg[0]:Q,
Quad_1/QuadXface_6/QuadDataOut_1[14]:A,16222
Quad_1/QuadXface_6/QuadDataOut_1[14]:B,16118
Quad_1/QuadXface_6/QuadDataOut_1[14]:C,15035
Quad_1/QuadXface_6/QuadDataOut_1[14]:D,14779
Quad_1/QuadXface_6/QuadDataOut_1[14]:Y,14779
Quad_1/QuadXface_5/HomeReg[9]:CLK,
Quad_1/QuadXface_5/HomeReg[9]:D,15287
Quad_1/QuadXface_5/HomeReg[9]:EN,15120
Quad_1/QuadXface_5/HomeReg[9]:Q,
CtrlOut_2/StateMachine.M_OUT_DATA_4_iv_RNO:A,13090
CtrlOut_2/StateMachine.M_OUT_DATA_4_iv_RNO:B,13046
CtrlOut_2/StateMachine.M_OUT_DATA_4_iv_RNO:C,13026
CtrlOut_2/StateMachine.M_OUT_DATA_4_iv_RNO:D,11626
CtrlOut_2/StateMachine.M_OUT_DATA_4_iv_RNO:Y,11626
Quad_1/QuadXface_5/Latch0InSel:CLK,15604
Quad_1/QuadXface_5/Latch0InSel:D,
Quad_1/QuadXface_5/Latch0InSel:EN,-7429
Quad_1/QuadXface_5/Latch0InSel:Q,15604
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_10:A,11916
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_10:B,11825
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_10:C,11772
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_10:D,11680
Quad_1/QuadXface_6/intAccumOverflow_1_0_0_a2_10:Y,11680
DiscID_1/un14_expoldap2:A,11829
DiscID_1/un14_expoldap2:B,11771
DiscID_1/un14_expoldap2:C,10620
DiscID_1/un14_expoldap2:D,9180
DiscID_1/un14_expoldap2:Y,9180
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[12]:A,10565
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[12]:B,11612
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[12]:C,11961
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[12]:D,11656
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[12]:FCI,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[12]:Y,10565
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[14]:CLK,12056
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[14]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[14]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[14]:Q,12056
Analog_1/Ser2Par_1/S2P_M1Ch1_Data[14]:SLn,9714
Quad_1/QuadXface_5/Latch1ArmedState_1[2]:A,-8429
Quad_1/QuadXface_5/Latch1ArmedState_1[2]:B,-3806
Quad_1/QuadXface_5/Latch1ArmedState_1[2]:C,14188
Quad_1/QuadXface_5/Latch1ArmedState_1[2]:D,
Quad_1/QuadXface_5/Latch1ArmedState_1[2]:Y,-8429
MDTTop_1/un1_discoverIdDataOut_0_iv_6_RNO[18]:A,10739
MDTTop_1/un1_discoverIdDataOut_0_iv_6_RNO[18]:B,14864
MDTTop_1/un1_discoverIdDataOut_0_iv_6_RNO[18]:C,13865
MDTTop_1/un1_discoverIdDataOut_0_iv_6_RNO[18]:D,11260
MDTTop_1/un1_discoverIdDataOut_0_iv_6_RNO[18]:Y,10739
MDTTop_1/un1_discoverIdDataOut_0_iv_RNO[26]:A,10720
MDTTop_1/un1_discoverIdDataOut_0_iv_RNO[26]:B,17660
MDTTop_1/un1_discoverIdDataOut_0_iv_RNO[26]:C,17334
MDTTop_1/un1_discoverIdDataOut_0_iv_RNO[26]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_RNO[26]:Y,10720
DIO8_1/IntDout_3_1_0_wmux[22]:A,10827
DIO8_1/IntDout_3_1_0_wmux[22]:B,10501
DIO8_1/IntDout_3_1_0_wmux[22]:C,12291
DIO8_1/IntDout_3_1_0_wmux[22]:D,11986
DIO8_1/IntDout_3_1_0_wmux[22]:FCO,
DIO8_1/IntDout_3_1_0_wmux[22]:Y,10501
DIO8_1/ExpD8_Latch_RNIPU521_0:A,
DIO8_1/ExpD8_Latch_RNIPU521_0:B,
DIO8_1/ExpD8_Latch_RNIPU521_0:Y,
DATA_iobuf[2]/U0/U_IOINFF:A,
DATA_iobuf[2]/U0/U_IOINFF:Y,
WDT_1/WDTDelay[2]:ALn,
WDT_1/WDTDelay[2]:CLK,14835
WDT_1/WDTDelay[2]:D,
WDT_1/WDTDelay[2]:EN,-3973
WDT_1/WDTDelay[2]:Q,14835
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[7]:A,13609
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[7]:B,13421
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[7]:C,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[7]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[7]:Y,13421
Decode_1/un5_m_ax0_0_0_o2_RNIC4VN:A,
Decode_1/un5_m_ax0_0_0_o2_RNIC4VN:B,
Decode_1/un5_m_ax0_0_0_o2_RNIC4VN:Y,
MDTTop_2/CountRA_RNO[0]:A,5930
MDTTop_2/CountRA_RNO[0]:Y,5930
ExpModLED_1/ShiftRegister3[7]:CLK,
ExpModLED_1/ShiftRegister3[7]:D,15334
ExpModLED_1/ShiftRegister3[7]:EN,10421
ExpModLED_1/ShiftRegister3[7]:Q,
ExpModLED_1/ShiftRegister3[7]:SLn,11310
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[4]:CLK,11017
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[4]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[4]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[4]:Q,11017
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[4]:SLn,9714
DIO8_1/d8DataOut_m2[29]:A,13270
DIO8_1/d8DataOut_m2[29]:B,12212
DIO8_1/d8DataOut_m2[29]:C,11017
DIO8_1/d8DataOut_m2[29]:D,
DIO8_1/d8DataOut_m2[29]:Y,11017
MDTTop_2/Delay_cry[9]:B,5727
MDTTop_2/Delay_cry[9]:FCI,5556
MDTTop_2/Delay_cry[9]:FCO,5556
MDTTop_2/Delay_cry[9]:S,5594
CtrlOut_1/ShiftEnable_RNIUVEJ:A,13867
CtrlOut_1/ShiftEnable_RNIUVEJ:B,12700
CtrlOut_1/ShiftEnable_RNIUVEJ:C,13945
CtrlOut_1/ShiftEnable_RNIUVEJ:D,13826
CtrlOut_1/ShiftEnable_RNIUVEJ:Y,12700
Quad_1/QuadXface_2/Latch0Reg[1]:CLK,
Quad_1/QuadXface_2/Latch0Reg[1]:D,15287
Quad_1/QuadXface_2/Latch0Reg[1]:EN,13858
Quad_1/QuadXface_2/Latch0Reg[1]:Q,
Decode_1/un320_data_0_a2:A,16046
Decode_1/un320_data_0_a2:B,14807
Decode_1/un320_data_0_a2:C,9456
Decode_1/un320_data_0_a2:Y,9456
CtrlOut_1/DataBuffer[13]:ALn,-4495
CtrlOut_1/DataBuffer[13]:CLK,15612
CtrlOut_1/DataBuffer[13]:D,
CtrlOut_1/DataBuffer[13]:EN,
CtrlOut_1/DataBuffer[13]:Q,15612
MDTTop_1/CountRA[5]:CLK,5545
MDTTop_1/CountRA[5]:D,5670
MDTTop_1/CountRA[5]:EN,5496
MDTTop_1/CountRA[5]:Q,5545
MDTTop_1/CountRA[5]:SLn,6387
CtrlOut_2/StateMachine.M_OUT_DATA_4_iv:A,14294
CtrlOut_2/StateMachine.M_OUT_DATA_4_iv:B,14235
CtrlOut_2/StateMachine.M_OUT_DATA_4_iv:C,11626
CtrlOut_2/StateMachine.M_OUT_DATA_4_iv:D,13986
CtrlOut_2/StateMachine.M_OUT_DATA_4_iv:Y,11626
Exp2Data_iobuf[4]/U0/U_IOPAD:D,
Exp2Data_iobuf[4]/U0/U_IOPAD:E,
Exp2Data_iobuf[4]/U0/U_IOPAD:PAD,
Exp2Data_iobuf[4]/U0/U_IOPAD:Y,
DiscID_1/discoverIdDataOut_1_m2[7]:A,14043
DiscID_1/discoverIdDataOut_1_m2[7]:B,12586
DiscID_1/discoverIdDataOut_1_m2[7]:C,11273
DiscID_1/discoverIdDataOut_1_m2[7]:D,
DiscID_1/discoverIdDataOut_1_m2[7]:Y,11273
Exp0Data_iobuf[4]/U0/U_IOINFF:A,
Exp0Data_iobuf[4]/U0/U_IOINFF:Y,
DIO8_1/State_Z[10]:ALn,13503
DIO8_1/State_Z[10]:CLK,12087
DIO8_1/State_Z[10]:D,11192
DIO8_1/State_Z[10]:Q,12087
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_30:C,7968
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_30:IPC,7968
M_IO_LOAD_obuf/U0/U_IOPAD:D,
M_IO_LOAD_obuf/U0/U_IOPAD:E,
M_IO_LOAD_obuf/U0/U_IOPAD:PAD,
SerMemInt_1/StateMachine_RNO[2]:A,14302
SerMemInt_1/StateMachine_RNO[2]:B,14199
SerMemInt_1/StateMachine_RNO[2]:C,9278
SerMemInt_1/StateMachine_RNO[2]:D,10587
SerMemInt_1/StateMachine_RNO[2]:Y,9278
SerMemInt_1/intFLAG_CLR_RNO:A,10992
SerMemInt_1/intFLAG_CLR_RNO:B,13154
SerMemInt_1/intFLAG_CLR_RNO:Y,10992
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[5]:A,2753
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[5]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[5]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[5]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[5]:Y,2753
MDTTop_1/un11_pwmmagnetfault_3:A,5794
MDTTop_1/un11_pwmmagnetfault_3:B,5696
MDTTop_1/un11_pwmmagnetfault_3:C,4693
MDTTop_1/un11_pwmmagnetfault_3:D,4597
MDTTop_1/un11_pwmmagnetfault_3:Y,4597
SSITop_1/ShiftOn_RNI6J9K:A,13969
SSITop_1/ShiftOn_RNI6J9K:B,13884
SSITop_1/ShiftOn_RNI6J9K:C,10706
SSITop_1/ShiftOn_RNI6J9K:D,13724
SSITop_1/ShiftOn_RNI6J9K:Y,10706
DIO8_1/d8DataOut_m2_2[7]:A,13512
DIO8_1/d8DataOut_m2_2[7]:B,12325
DIO8_1/d8DataOut_m2_2[7]:C,
DIO8_1/d8DataOut_m2_2[7]:D,
DIO8_1/d8DataOut_m2_2[7]:Y,12325
DIO8_1/d8DataOut_m2_1[1]:A,12210
DIO8_1/d8DataOut_m2_1[1]:B,11152
DIO8_1/d8DataOut_m2_1[1]:C,
DIO8_1/d8DataOut_m2_1[1]:Y,11152
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[18]:A,9248
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[18]:B,13364
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[18]:C,15982
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[18]:D,12259
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[18]:Y,9248
MDTTop_1/FallingB[1]:CLK,7002
MDTTop_1/FallingB[1]:D,
MDTTop_1/FallingB[1]:Q,7002
MDTTop_1/un1_discoverIdDataOut_0_iv_13[13]:A,6030
MDTTop_1/un1_discoverIdDataOut_0_iv_13[13]:B,3835
MDTTop_1/un1_discoverIdDataOut_0_iv_13[13]:C,9340
MDTTop_1/un1_discoverIdDataOut_0_iv_13[13]:D,5979
MDTTop_1/un1_discoverIdDataOut_0_iv_13[13]:Y,3835
Quad_1/QuadXface_1/QuadDataOut_1_m2[4]:A,12771
Quad_1/QuadXface_1/QuadDataOut_1_m2[4]:B,12645
Quad_1/QuadXface_1/QuadDataOut_1_m2[4]:C,11462
Quad_1/QuadXface_1/QuadDataOut_1_m2[4]:D,
Quad_1/QuadXface_1/QuadDataOut_1_m2[4]:Y,11462
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[9]:A,
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[9]:B,13886
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[9]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[9]:Y,13886
ExpSigRoute_4/expd8_datain_0_o2_RNI8J6A:A,
ExpSigRoute_4/expd8_datain_0_o2_RNI8J6A:Y,
Quad_1/QuadXface_5/intHomeLat_1:A,11138
Quad_1/QuadXface_5/intHomeLat_1:B,10633
Quad_1/QuadXface_5/intHomeLat_1:C,14168
Quad_1/QuadXface_5/intHomeLat_1:Y,10633
MDTTop_2/MDTPosition_1_s_19:B,5736
MDTTop_2/MDTPosition_1_s_19:FCI,5442
MDTTop_2/MDTPosition_1_s_19:S,5442
Decode_1/un136_data_0:A,13937
Decode_1/un136_data_0:B,10611
Decode_1/un136_data_0:C,10382
Decode_1/un136_data_0:Y,10382
Quad_1/QuadXface_2/QuadCount[5]:CLK,10810
Quad_1/QuadXface_2/QuadCount[5]:D,10876
Quad_1/QuadXface_2/QuadCount[5]:Q,10810
Quad_1/QuadXface_2/QuadCount[5]:SLn,11847
M_IO_LOAD_obuf/U0/U_IOOUTFF:A,
M_IO_LOAD_obuf/U0/U_IOOUTFF:Y,
MDTTop_1/un1_discoverIdDataOut_0_iv_5[16]:A,11700
MDTTop_1/un1_discoverIdDataOut_0_iv_5[16]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_5[16]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_5[16]:D,7871
MDTTop_1/un1_discoverIdDataOut_0_iv_5[16]:Y,7871
ExpModLED_1/intExpLEDSelect[0]:CLK,14180
ExpModLED_1/intExpLEDSelect[0]:D,-12091
ExpModLED_1/intExpLEDSelect[0]:EN,-3713
ExpModLED_1/intExpLEDSelect[0]:Q,14180
DIO8_1/d8DataOut_m2_1[7]:A,13316
DIO8_1/d8DataOut_m2_1[7]:B,12258
DIO8_1/d8DataOut_m2_1[7]:C,
DIO8_1/d8DataOut_m2_1[7]:Y,12258
Analog_1/StateMach_1/State_RNO[6]:A,11980
Analog_1/StateMach_1/State_RNO[6]:B,8769
Analog_1/StateMach_1/State_RNO[6]:C,14065
Analog_1/StateMach_1/State_RNO[6]:D,13507
Analog_1/StateMach_1/State_RNO[6]:Y,8769
SSITop_1/un11_delaycounter_0_I_33:A,13051
SSITop_1/un11_delaycounter_0_I_33:B,11651
SSITop_1/un11_delaycounter_0_I_33:C,11561
SSITop_1/un11_delaycounter_0_I_33:D,12656
SSITop_1/un11_delaycounter_0_I_33:FCI,11476
SSITop_1/un11_delaycounter_0_I_33:FCO,11476
SerMemInt_1/intSerialMemoryDataControl_RNO_3:A,
SerMemInt_1/intSerialMemoryDataControl_RNO_3:B,9359
SerMemInt_1/intSerialMemoryDataControl_RNO_3:C,9413
SerMemInt_1/intSerialMemoryDataControl_RNO_3:D,8172
SerMemInt_1/intSerialMemoryDataControl_RNO_3:Y,8172
Quad_1/QuadXface_5/Latch0Reg[11]:CLK,
Quad_1/QuadXface_5/Latch0Reg[11]:D,15287
Quad_1/QuadXface_5/Latch0Reg[11]:EN,13858
Quad_1/QuadXface_5/Latch0Reg[11]:Q,
Quad_1/QuadXface_3/QuadCount[1]:CLK,10666
Quad_1/QuadXface_3/QuadCount[1]:D,10936
Quad_1/QuadXface_3/QuadCount[1]:Q,10666
Quad_1/QuadXface_3/QuadCount[1]:SLn,11847
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNI8VPC2[10]:A,-13047
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNI8VPC2[10]:B,-13145
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNI8VPC2[10]:Y,-13145
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_15:C,10565
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_15:IPB,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_15:IPC,10565
SerMemInt_1/un1_StateMachine_10_0_1:A,13051
SerMemInt_1/un1_StateMachine_10_0_1:B,11884
SerMemInt_1/un1_StateMachine_10_0_1:C,12952
SerMemInt_1/un1_StateMachine_10_0_1:Y,11884
DIO8_1/D8OutputReg2[6]:ALn,-4495
DIO8_1/D8OutputReg2[6]:CLK,13244
DIO8_1/D8OutputReg2[6]:D,
DIO8_1/D8OutputReg2[6]:EN,-9175
DIO8_1/D8OutputReg2[6]:Q,13244
DATA_iobuf[6]/U0/U_IOINFF:A,
DATA_iobuf[6]/U0/U_IOINFF:Y,
SSITop_2/DatalineLo:CLK,-3783
SSITop_2/DatalineLo:D,7296
SSITop_2/DatalineLo:EN,15236
SSITop_2/DatalineLo:Q,-3783
MDTTop_1/un1_discoverIdDataOut_0_iv_3[5]:A,12807
MDTTop_1/un1_discoverIdDataOut_0_iv_3[5]:B,5865
MDTTop_1/un1_discoverIdDataOut_0_iv_3[5]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_3[5]:D,12296
MDTTop_1/un1_discoverIdDataOut_0_iv_3[5]:Y,5865
DiscID_1/DiscCtrlID_1/State[1]:CLK,13092
DiscID_1/DiscCtrlID_1/State[1]:D,12654
DiscID_1/DiscCtrlID_1/State[1]:Q,13092
Quad_1/QuadXface_6/QuadDataOut_1_ss0_0_a2_0:A,9322
Quad_1/QuadXface_6/QuadDataOut_1_ss0_0_a2_0:B,9320
Quad_1/QuadXface_6/QuadDataOut_1_ss0_0_a2_0:C,9269
Quad_1/QuadXface_6/QuadDataOut_1_ss0_0_a2_0:Y,9269
Quad_1/QuadXface_2/QuadDataOut_1_ss0:A,10650
Quad_1/QuadXface_2/QuadDataOut_1_ss0:B,12970
Quad_1/QuadXface_2/QuadDataOut_1_ss0:C,10408
Quad_1/QuadXface_2/QuadDataOut_1_ss0:Y,10408
Quad_1/QuadXface_4/QuadDataOut_1_2[19]:A,14022
Quad_1/QuadXface_4/QuadDataOut_1_2[19]:B,13884
Quad_1/QuadXface_4/QuadDataOut_1_2[19]:C,
Quad_1/QuadXface_4/QuadDataOut_1_2[19]:D,
Quad_1/QuadXface_4/QuadDataOut_1_2[19]:Y,13884
ExpModLED_1/ShiftRegister3[0]:CLK,14333
ExpModLED_1/ShiftRegister3[0]:D,10357
ExpModLED_1/ShiftRegister3[0]:EN,12691
ExpModLED_1/ShiftRegister3[0]:Q,14333
MDTTop_1/State_RNO_0[0]:A,4649
MDTTop_1/State_RNO_0[0]:B,-4895
MDTTop_1/State_RNO_0[0]:C,4677
MDTTop_1/State_RNO_0[0]:Y,-4895
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[15]:CLK,10671
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[15]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[15]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[15]:Q,10671
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[15]:SLn,9714
MDTTop_2/CounterOverFlow_1:A,5984
MDTTop_2/CounterOverFlow_1:B,5743
MDTTop_2/CounterOverFlow_1:C,5843
MDTTop_2/CounterOverFlow_1:Y,5743
DiscID_1/DiscExpID_1/State[2]:CLK,13095
DiscID_1/DiscExpID_1/State[2]:D,13151
DiscID_1/DiscExpID_1/State[2]:Q,13095
Analog_1/Ser2Par_1/S2P_Data_cZ[2]:A,14176
Analog_1/Ser2Par_1/S2P_Data_cZ[2]:B,10556
Analog_1/Ser2Par_1/S2P_Data_cZ[2]:C,11366
Analog_1/Ser2Par_1/S2P_Data_cZ[2]:Y,10556
MDTTop_1/un1_discoverIdDataOut_iv_4[1]:A,8141
MDTTop_1/un1_discoverIdDataOut_iv_4[1]:B,12832
MDTTop_1/un1_discoverIdDataOut_iv_4[1]:C,15163
MDTTop_1/un1_discoverIdDataOut_iv_4[1]:D,8235
MDTTop_1/un1_discoverIdDataOut_iv_4[1]:Y,8141
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_21:EN,13864
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_21:IPENn,13864
Quad_1/QuadXface_3/FallingHome:CLK,12127
Quad_1/QuadXface_3/FallingHome:D,14227
Quad_1/QuadXface_3/FallingHome:Q,12127
Quad_1/QuadXface_2/HomeReg[9]:CLK,
Quad_1/QuadXface_2/HomeReg[9]:D,15287
Quad_1/QuadXface_2/HomeReg[9]:EN,15120
Quad_1/QuadXface_2/HomeReg[9]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_7[3]:A,12935
MDTTop_1/un1_discoverIdDataOut_0_iv_7[3]:B,8103
MDTTop_1/un1_discoverIdDataOut_0_iv_7[3]:C,12832
MDTTop_1/un1_discoverIdDataOut_0_iv_7[3]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_7[3]:Y,8103
DiscID_1/DiscExpID_1/ExpansionID3_1[3]:CLK,10620
DiscID_1/DiscExpID_1/ExpansionID3_1[3]:D,15326
DiscID_1/DiscExpID_1/ExpansionID3_1[3]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID3_1[3]:Q,10620
Quad_1/QuadXface_3/QuadCount_RNIJ88C8[10]:A,14066
Quad_1/QuadXface_3/QuadCount_RNIJ88C8[10]:B,10878
Quad_1/QuadXface_3/QuadCount_RNIJ88C8[10]:C,13846
Quad_1/QuadXface_3/QuadCount_RNIJ88C8[10]:FCI,10688
Quad_1/QuadXface_3/QuadCount_RNIJ88C8[10]:FCO,10688
Quad_1/QuadXface_3/QuadCount_RNIJ88C8[10]:S,10783
CtrlIO_1/Count_3[0]:A,8294
CtrlIO_1/Count_3[0]:B,14199
CtrlIO_1/Count_3[0]:C,12858
CtrlIO_1/Count_3[0]:Y,8294
Quad_1/QuadXface_3/QA[1]:CLK,-3482
Quad_1/QuadXface_3/QA[1]:D,15334
Quad_1/QuadXface_3/QA[1]:Q,-3482
MDTTop_2/CountRA[16]:CLK,5736
MDTTop_2/CountRA[16]:D,5461
MDTTop_2/CountRA[16]:EN,5496
MDTTop_2/CountRA[16]:Q,5736
MDTTop_2/CountRA[16]:SLn,6387
MDTTop_1/State_RNO[0]:A,-3689
MDTTop_1/State_RNO[0]:B,5859
MDTTop_1/State_RNO[0]:C,-4895
MDTTop_1/State_RNO[0]:D,4586
MDTTop_1/State_RNO[0]:Y,-4895
Quad_1/QuadXface_5/Latch1Reg[9]:CLK,
Quad_1/QuadXface_5/Latch1Reg[9]:D,15287
Quad_1/QuadXface_5/Latch1Reg[9]:EN,13858
Quad_1/QuadXface_5/Latch1Reg[9]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[9]:A,3796
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[9]:B,5862
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[9]:C,7913
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[9]:D,12060
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[9]:Y,3796
DiscID_1/discoverIdDataOut_1_m2_2[15]:A,11657
DiscID_1/discoverIdDataOut_1_m2_2[15]:B,9941
DiscID_1/discoverIdDataOut_1_m2_2[15]:C,
DiscID_1/discoverIdDataOut_1_m2_2[15]:D,
DiscID_1/discoverIdDataOut_1_m2_2[15]:Y,9941
ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0:An,
ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0:YNn,
SSITop_2/DelayTerminalCount[4]:CLK,12605
SSITop_2/DelayTerminalCount[4]:D,
SSITop_2/DelayTerminalCount[4]:EN,-7666
SSITop_2/DelayTerminalCount[4]:Q,12605
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[3]:A,12861
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[3]:B,12832
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[3]:C,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[3]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[3]:Y,12832
Quad_1/QuadXface_5/QuadDataOut_1_ss0_0_o2:A,7076
Quad_1/QuadXface_5/QuadDataOut_1_ss0_0_o2:B,7039
Quad_1/QuadXface_5/QuadDataOut_1_ss0_0_o2:C,6932
Quad_1/QuadXface_5/QuadDataOut_1_ss0_0_o2:Y,6932
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0:A,11770
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0:B,11962
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0:C,10358
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0:D,10726
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_0:Y,10358
MDTTop_1/un1_discoverIdDataOut_0_iv_8_1[28]:A,14103
MDTTop_1/un1_discoverIdDataOut_0_iv_8_1[28]:B,4980
MDTTop_1/un1_discoverIdDataOut_0_iv_8_1[28]:C,11252
MDTTop_1/un1_discoverIdDataOut_0_iv_8_1[28]:D,5005
MDTTop_1/un1_discoverIdDataOut_0_iv_8_1[28]:Y,4980
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_10:IPENn,
Quad_1/QuadXface_5/intLatch0Lat:CLK,-3806
Quad_1/QuadXface_5/intLatch0Lat:D,11082
Quad_1/QuadXface_5/intLatch0Lat:Q,-3806
Quad_1/QuadXface_5/intLatch0Lat:SLn,11847
X_Reserved0_obuf/U0/U_IOPAD:D,
X_Reserved0_obuf/U0/U_IOPAD:E,
X_Reserved0_obuf/U0/U_IOPAD:PAD,
WDT_1/WDTKick:CLK,14127
WDT_1/WDTKick:D,
WDT_1/WDTKick:EN,13230
WDT_1/WDTKick:Q,14127
Quad_1/QuadXface_4/QuadCount_RNIUJ2N6[5]:A,13971
Quad_1/QuadXface_4/QuadCount_RNIUJ2N6[5]:B,10783
Quad_1/QuadXface_4/QuadCount_RNIUJ2N6[5]:C,13761
Quad_1/QuadXface_4/QuadCount_RNIUJ2N6[5]:FCI,10688
Quad_1/QuadXface_4/QuadCount_RNIUJ2N6[5]:FCO,10688
Quad_1/QuadXface_4/QuadCount_RNIUJ2N6[5]:S,10876
MDTTop_1/un1_discoverIdDataOut_0_iv_9[5]:A,
MDTTop_1/un1_discoverIdDataOut_0_iv_9[5]:B,5109
MDTTop_1/un1_discoverIdDataOut_0_iv_9[5]:C,6195
MDTTop_1/un1_discoverIdDataOut_0_iv_9[5]:D,2753
MDTTop_1/un1_discoverIdDataOut_0_iv_9[5]:Y,2753
QA0_SigZ_ibuf/U0/U_IOPAD:PAD,
QA0_SigZ_ibuf/U0/U_IOPAD:Y,
Quad_1/QuadXface_1/QuadDataOut_1_m4[14]:A,
Quad_1/QuadXface_1/QuadDataOut_1_m4[14]:B,13841
Quad_1/QuadXface_1/QuadDataOut_1_m4[14]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m4[14]:Y,13841
DiscID_1/DiscExpID_1/ExpansionID1_1[8]:CLK,-12073
DiscID_1/DiscExpID_1/ExpansionID1_1[8]:D,15310
DiscID_1/DiscExpID_1/ExpansionID1_1[8]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID1_1[8]:Q,-12073
CPUCnf_1/dll_rst_queue[0]:ALn,
CPUCnf_1/dll_rst_queue[0]:CLK,15335
CPUCnf_1/dll_rst_queue[0]:D,15335
CPUCnf_1/dll_rst_queue[0]:Q,15335
CtrlOut_1/ShiftRegister_4[5]:A,15612
CtrlOut_1/ShiftRegister_4[5]:B,14235
CtrlOut_1/ShiftRegister_4[5]:C,12813
CtrlOut_1/ShiftRegister_4[5]:Y,12813
DiscID_1/DiscExpID_1/Exp_ID_LATCH_2_0_a2:A,13113
DiscID_1/DiscExpID_1/Exp_ID_LATCH_2_0_a2:B,13077
DiscID_1/DiscExpID_1/Exp_ID_LATCH_2_0_a2:C,10893
DiscID_1/DiscExpID_1/Exp_ID_LATCH_2_0_a2:D,10899
DiscID_1/DiscExpID_1/Exp_ID_LATCH_2_0_a2:Y,10893
Quad_1/QuadXface_3/QuadCount[6]:CLK,11046
Quad_1/QuadXface_3/QuadCount[6]:D,10859
Quad_1/QuadXface_3/QuadCount[6]:Q,11046
Quad_1/QuadXface_3/QuadCount[6]:SLn,11847
CtrlIO_1/ShiftOutRegister[3]:CLK,14065
CtrlIO_1/ShiftOutRegister[3]:D,10994
CtrlIO_1/ShiftOutRegister[3]:EN,10927
CtrlIO_1/ShiftOutRegister[3]:Q,14065
SerMemInt_1/StateMachine[5]:CLK,12948
SerMemInt_1/StateMachine[5]:D,9387
SerMemInt_1/StateMachine[5]:EN,12028
SerMemInt_1/StateMachine[5]:Q,12948
SerMemInt_1/StateMachine[5]:SLn,12887
SSITop_2/Serial2ParallelData[25]:CLK,15326
SSITop_2/Serial2ParallelData[25]:D,15326
SSITop_2/Serial2ParallelData[25]:EN,10706
SSITop_2/Serial2ParallelData[25]:Q,15326
SSITop_2/Serial2ParallelData[25]:SLn,11847
Quad_1/QuadXface_4/QuadDataOut_1_ss3:A,12776
Quad_1/QuadXface_4/QuadDataOut_1_ss3:B,12719
Quad_1/QuadXface_4/QuadDataOut_1_ss3:C,12815
Quad_1/QuadXface_4/QuadDataOut_1_ss3:Y,12719
Quad_1/QuadXface_2/QuadDataOut_1_m2[4]:A,12544
Quad_1/QuadXface_2/QuadDataOut_1_m2[4]:B,12613
Quad_1/QuadXface_2/QuadDataOut_1_m2[4]:C,11370
Quad_1/QuadXface_2/QuadDataOut_1_m2[4]:D,
Quad_1/QuadXface_2/QuadDataOut_1_m2[4]:Y,11370
Quad_1/QuadXface_3/QuadLatch[11]:CLK,
Quad_1/QuadXface_3/QuadLatch[11]:D,15287
Quad_1/QuadXface_3/QuadLatch[11]:EN,12103
Quad_1/QuadXface_3/QuadLatch[11]:Q,
Analog_1/Ser2Par_1/S2P_Data_cZ[14]:A,14243
Analog_1/Ser2Par_1/S2P_Data_cZ[14]:B,10623
Analog_1/Ser2Par_1/S2P_Data_cZ[14]:C,11414
Analog_1/Ser2Par_1/S2P_Data_cZ[14]:Y,10623
CtrlIO_1/OutputClock_1_0_117_a2:A,11138
CtrlIO_1/OutputClock_1_0_117_a2:B,14192
CtrlIO_1/OutputClock_1_0_117_a2:Y,11138
MDTTop_1/intNoXducer:CLK,5992
MDTTop_1/intNoXducer:D,3315
MDTTop_1/intNoXducer:EN,-2699
MDTTop_1/intNoXducer:Q,5992
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_12:CLK,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_12:IPCLKn,
ExpModLED_1/m95_0_a2_0:A,11268
ExpModLED_1/m95_0_a2_0:B,11412
ExpModLED_1/m95_0_a2_0:Y,11268
MDTTop_1/un1_discoverIdDataOut_0_iv_4_RNO[23]:A,4927
MDTTop_1/un1_discoverIdDataOut_0_iv_4_RNO[23]:B,12807
MDTTop_1/un1_discoverIdDataOut_0_iv_4_RNO[23]:C,11549
MDTTop_1/un1_discoverIdDataOut_0_iv_4_RNO[23]:D,11064
MDTTop_1/un1_discoverIdDataOut_0_iv_4_RNO[23]:Y,4927
ExpModLED_1/StateMachine.ClearExpLEDLatch_3_f0_0_0_0:A,14302
ExpModLED_1/StateMachine.ClearExpLEDLatch_3_f0_0_0_0:B,14145
ExpModLED_1/StateMachine.ClearExpLEDLatch_3_f0_0_0_0:C,13015
ExpModLED_1/StateMachine.ClearExpLEDLatch_3_f0_0_0_0:D,12802
ExpModLED_1/StateMachine.ClearExpLEDLatch_3_f0_0_0_0:Y,12802
CtrlIO_1/M_IO_LATCH:ALn,13503
CtrlIO_1/M_IO_LATCH:CLK,14325
CtrlIO_1/M_IO_LATCH:D,13077
CtrlIO_1/M_IO_LATCH:EN,11011
CtrlIO_1/M_IO_LATCH:Q,14325
DiscID_1/DiscExpID_1/Exp_ID_LOAD_RNO:A,14302
DiscID_1/DiscExpID_1/Exp_ID_LOAD_RNO:B,14176
DiscID_1/DiscExpID_1/Exp_ID_LOAD_RNO:C,14153
DiscID_1/DiscExpID_1/Exp_ID_LOAD_RNO:Y,14153
DiscID_1/DiscCtrlID_1/ControlID_1[5]:ALn,13503
DiscID_1/DiscCtrlID_1/ControlID_1[5]:CLK,15326
DiscID_1/DiscCtrlID_1/ControlID_1[5]:D,15326
DiscID_1/DiscCtrlID_1/ControlID_1[5]:EN,13595
DiscID_1/DiscCtrlID_1/ControlID_1[5]:Q,15326
CtrlOut_1/DataBuffer[12]:ALn,-4495
CtrlOut_1/DataBuffer[12]:CLK,15612
CtrlOut_1/DataBuffer[12]:D,
CtrlOut_1/DataBuffer[12]:EN,
CtrlOut_1/DataBuffer[12]:Q,15612
Analog_1/Ser2Par_1/S2P_Data_7[8]:A,13137
Analog_1/Ser2Par_1/S2P_Data_7[8]:B,10697
Analog_1/Ser2Par_1/S2P_Data_7[8]:C,10631
Analog_1/Ser2Par_1/S2P_Data_7[8]:Y,10631
DIO8_1/State_ns_a3_0_a2[8]:A,11138
DIO8_1/State_ns_a3_0_a2[8]:B,6989
DIO8_1/State_ns_a3_0_a2[8]:C,14029
DIO8_1/State_ns_a3_0_a2[8]:Y,6989
Decode_1/un380_data_0_a2:A,16287
Decode_1/un380_data_0_a2:B,16244
Decode_1/un380_data_0_a2:C,8219
Decode_1/un380_data_0_a2:Y,8219
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[10]:A,13580
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[10]:B,13392
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[10]:C,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[10]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[10]:Y,13392
DIO8_1/SynchedTick_Delay:CLK,12061
DIO8_1/SynchedTick_Delay:D,12193
DIO8_1/SynchedTick_Delay:Q,12061
Quad_1/QuadXface_1/Latch0Reg[5]:CLK,
Quad_1/QuadXface_1/Latch0Reg[5]:D,15287
Quad_1/QuadXface_1/Latch0Reg[5]:EN,13858
Quad_1/QuadXface_1/Latch0Reg[5]:Q,
WDT_1/PowerUp.WDTExpFlag_2_0_a2_12:A,13333
WDT_1/PowerUp.WDTExpFlag_2_0_a2_12:B,13235
WDT_1/PowerUp.WDTExpFlag_2_0_a2_12:C,13184
WDT_1/PowerUp.WDTExpFlag_2_0_a2_12:D,13104
WDT_1/PowerUp.WDTExpFlag_2_0_a2_12:Y,13104
Quad_1/QuadXface_4/Latch1ArmedState_1[0]:A,-10946
Quad_1/QuadXface_4/Latch1ArmedState_1[0]:B,-3806
Quad_1/QuadXface_4/Latch1ArmedState_1[0]:C,14180
Quad_1/QuadXface_4/Latch1ArmedState_1[0]:D,
Quad_1/QuadXface_4/Latch1ArmedState_1[0]:Y,-10946
M_Card_ID_LATCH_obuf/U0/U_IOOUTFF:A,
M_Card_ID_LATCH_obuf/U0/U_IOOUTFF:Y,
Analog_1/DataBuf_1/AddrBank0_i_m2[2]:A,14091
Analog_1/DataBuf_1/AddrBank0_i_m2[2]:B,13736
Analog_1/DataBuf_1/AddrBank0_i_m2[2]:C,15275
Analog_1/DataBuf_1/AddrBank0_i_m2[2]:Y,13736
Quad_1/QuadXface_6/HomeReg[12]:CLK,
Quad_1/QuadXface_6/HomeReg[12]:D,15287
Quad_1/QuadXface_6/HomeReg[12]:EN,15120
Quad_1/QuadXface_6/HomeReg[12]:Q,
Quad_1/QuadXface_2/QuadDataOut_1_13:A,
Quad_1/QuadXface_2/QuadDataOut_1_13:B,13962
Quad_1/QuadXface_2/QuadDataOut_1_13:C,15091
Quad_1/QuadXface_2/QuadDataOut_1_13:Y,13962
Quad_1/QuadXface_2/Latch0ArmedState_1[1]:A,-11110
Quad_1/QuadXface_2/Latch0ArmedState_1[1]:B,-3806
Quad_1/QuadXface_2/Latch0ArmedState_1[1]:C,14180
Quad_1/QuadXface_2/Latch0ArmedState_1[1]:D,
Quad_1/QuadXface_2/Latch0ArmedState_1[1]:Y,-11110
DATA_iobuf[26]/U0/U_IOPAD:D,1175
DATA_iobuf[26]/U0/U_IOPAD:E,4878
DATA_iobuf[26]/U0/U_IOPAD:PAD,1175
DATA_iobuf[26]/U0/U_IOPAD:Y,
Quad_1/QuadXface_1/intLatch1Lat_1:A,12964
Quad_1/QuadXface_1/intLatch1Lat_1:B,11082
Quad_1/QuadXface_1/intLatch1Lat_1:C,14153
Quad_1/QuadXface_1/intLatch1Lat_1:Y,11082
MDTTop_1/CounterOverFlow_1:A,5984
MDTTop_1/CounterOverFlow_1:B,5743
MDTTop_1/CounterOverFlow_1:C,5851
MDTTop_1/CounterOverFlow_1:Y,5743
ExpSigRoute_2/un1_serialmemorydatain_0_a2:A,
ExpSigRoute_2/un1_serialmemorydatain_0_a2:B,
ExpSigRoute_2/un1_serialmemorydatain_0_a2:C,
ExpSigRoute_2/un1_serialmemorydatain_0_a2:Y,
WDT_1/WDTDelay[10]:ALn,
WDT_1/WDTDelay[10]:CLK,14987
WDT_1/WDTDelay[10]:D,
WDT_1/WDTDelay[10]:EN,-3973
WDT_1/WDTDelay[10]:Q,14987
M_OUT1_CONTROL_obuf/U0/U_IOENFF:A,
M_OUT1_CONTROL_obuf/U0/U_IOENFF:Y,
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[7]:A,6940
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[7]:B,14883
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[7]:C,13841
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[7]:D,13556
MDTTop_1/un1_discoverIdDataOut_0_iv_12_RNO[7]:Y,6940
ExpModLED_1/Exp1LED[0]:ALn,-4495
ExpModLED_1/Exp1LED[0]:CLK,14402
ExpModLED_1/Exp1LED[0]:D,
ExpModLED_1/Exp1LED[0]:EN,-11312
ExpModLED_1/Exp1LED[0]:Q,14402
Quad_1/QuadXface_3/QuadCount[11]:CLK,10955
Quad_1/QuadXface_3/QuadCount[11]:D,10764
Quad_1/QuadXface_3/QuadCount[11]:Q,10955
Quad_1/QuadXface_3/QuadCount[11]:SLn,11847
CtrlIO_1/ShiftOutRegister_3_i_m2[9]:A,15658
CtrlIO_1/ShiftOutRegister_3_i_m2[9]:B,14235
CtrlIO_1/ShiftOutRegister_3_i_m2[9]:C,10994
CtrlIO_1/ShiftOutRegister_3_i_m2[9]:Y,10994
SSITop_2/ClockRate[0]:CLK,
SSITop_2/ClockRate[0]:D,
SSITop_2/ClockRate[0]:EN,-7390
SSITop_2/ClockRate[0]:Q,
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[5]:CLK,13253
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[5]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[5]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[5]:Q,13253
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[5]:SLn,9714
SerMemInt_1/SerialDataOutputMux[1]:A,13117
SerMemInt_1/SerialDataOutputMux[1]:B,5212
SerMemInt_1/SerialDataOutputMux[1]:C,6170
SerMemInt_1/SerialDataOutputMux[1]:D,12827
SerMemInt_1/SerialDataOutputMux[1]:Y,5212
MDTTop_2/State[0]:CLK,2338
MDTTop_2/State[0]:D,-3745
MDTTop_2/State[0]:Q,2338
Quad_1/QuadXface_1/HomeReg[1]:CLK,
Quad_1/QuadXface_1/HomeReg[1]:D,15287
Quad_1/QuadXface_1/HomeReg[1]:EN,15120
Quad_1/QuadXface_1/HomeReg[1]:Q,
Exp3Data_iobuf[2]/U0/U_IOENFF:A,
Exp3Data_iobuf[2]/U0/U_IOENFF:Y,
WDT_1/un1_reset_inv_0_a2:A,-4037
WDT_1/un1_reset_inv_0_a2:B,
WDT_1/un1_reset_inv_0_a2:C,
WDT_1/un1_reset_inv_0_a2:D,
WDT_1/un1_reset_inv_0_a2:Y,-4037
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[14]:A,13615
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[14]:B,13556
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[14]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[14]:D,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[14]:Y,13556
Quad_1/QuadXface_1/QuadCount_RNI82143[2]:A,13914
Quad_1/QuadXface_1/QuadCount_RNI82143[2]:B,10726
Quad_1/QuadXface_1/QuadCount_RNI82143[2]:C,13710
Quad_1/QuadXface_1/QuadCount_RNI82143[2]:FCI,10688
Quad_1/QuadXface_1/QuadCount_RNI82143[2]:FCO,10688
Quad_1/QuadXface_1/QuadCount_RNI82143[2]:S,10927
Analog_1/DataBuf_1/WritePointer[1]:CLK,14001
Analog_1/DataBuf_1/WritePointer[1]:D,11639
Analog_1/DataBuf_1/WritePointer[1]:Q,14001
Analog_1/DataBuf_1/WritePointer[1]:SLn,11847
Quad_1/QuadXface_2/LatchedDec_RNI73281:B,10706
Quad_1/QuadXface_2/LatchedDec_RNI73281:C,13782
Quad_1/QuadXface_2/LatchedDec_RNI73281:D,13355
Quad_1/QuadXface_2/LatchedDec_RNI73281:FCO,10706
ExpSigRoute_1/expd8_datain_0_o2_RNI0BNN:A,
ExpSigRoute_1/expd8_datain_0_o2_RNI0BNN:B,
ExpSigRoute_1/expd8_datain_0_o2_RNI0BNN:Y,
Decode_1/un4_exp3dio8configwrite_0_a2_2:A,-8685
Decode_1/un4_exp3dio8configwrite_0_a2_2:B,4695
Decode_1/un4_exp3dio8configwrite_0_a2_2:C,-8813
Decode_1/un4_exp3dio8configwrite_0_a2_2:Y,-8813
Decode_1/un1_exp0quadhomeread_0_a2:A,13315
Decode_1/un1_exp0quadhomeread_0_a2:B,15682
Decode_1/un1_exp0quadhomeread_0_a2:Y,13315
CtrlIO_1/Axis0Status0:ALn,-4495
CtrlIO_1/Axis0Status0:CLK,15596
CtrlIO_1/Axis0Status0:D,
CtrlIO_1/Axis0Status0:EN,
CtrlIO_1/Axis0Status0:Q,15596
Quad_1/QuadXface_6/Latch1Reg[2]:CLK,
Quad_1/QuadXface_6/Latch1Reg[2]:D,15287
Quad_1/QuadXface_6/Latch1Reg[2]:EN,13858
Quad_1/QuadXface_6/Latch1Reg[2]:Q,
SSITop_2/Serial2ParallelData[9]:CLK,15326
SSITop_2/Serial2ParallelData[9]:D,15326
SSITop_2/Serial2ParallelData[9]:EN,10706
SSITop_2/Serial2ParallelData[9]:Q,15326
SSITop_2/Serial2ParallelData[9]:SLn,11847
Quad_1/QuadXface_5/Direction:CLK,10804
Quad_1/QuadXface_5/Direction:D,-2531
Quad_1/QuadXface_5/Direction:EN,-3767
Quad_1/QuadXface_5/Direction:Q,10804
CtrlIO_1/State_ns_a2_i_2[3]:A,10769
CtrlIO_1/State_ns_a2_i_2[3]:B,10679
CtrlIO_1/State_ns_a2_i_2[3]:Y,10679
Decode_1/un1_discoverIdDataOut_0_iv_11_RNO[8]:A,4941
Decode_1/un1_discoverIdDataOut_0_iv_11_RNO[8]:B,15153
Decode_1/un1_discoverIdDataOut_0_iv_11_RNO[8]:C,14040
Decode_1/un1_discoverIdDataOut_0_iv_11_RNO[8]:D,13546
Decode_1/un1_discoverIdDataOut_0_iv_11_RNO[8]:Y,4941
Quad_1/QuadXface_4/QA[0]:CLK,15334
Quad_1/QuadXface_4/QA[0]:D,9516
Quad_1/QuadXface_4/QA[0]:Q,15334
ExpModLED_1/ShiftRegister2[0]:CLK,14333
ExpModLED_1/ShiftRegister2[0]:D,10330
ExpModLED_1/ShiftRegister2[0]:EN,12691
ExpModLED_1/ShiftRegister2[0]:Q,14333
ExpModLED_1/ShiftRegister0[2]:CLK,14333
ExpModLED_1/ShiftRegister0[2]:D,9180
ExpModLED_1/ShiftRegister0[2]:EN,12691
ExpModLED_1/ShiftRegister0[2]:Q,14333
Quad_1/QuadXface_4/Latch1InSel:CLK,15548
Quad_1/QuadXface_4/Latch1InSel:D,
Quad_1/QuadXface_4/Latch1InSel:EN,-9981
Quad_1/QuadXface_4/Latch1InSel:Q,15548
SerMemInt_1/StateMachine[4]:CLK,10720
SerMemInt_1/StateMachine[4]:D,9158
SerMemInt_1/StateMachine[4]:EN,12028
SerMemInt_1/StateMachine[4]:Q,10720
SerMemInt_1/StateMachine[4]:SLn,12887
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_6:IPENn,
MDTTop_1/un1_discoverIdDataOut_0_iv_3[11]:A,11701
MDTTop_1/un1_discoverIdDataOut_0_iv_3[11]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_3[11]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_3[11]:D,9322
MDTTop_1/un1_discoverIdDataOut_0_iv_3[11]:Y,9322
Quad_1/QuadXface_3/QuadCount[7]:CLK,10811
Quad_1/QuadXface_3/QuadCount[7]:D,10840
Quad_1/QuadXface_3/QuadCount[7]:Q,10811
Quad_1/QuadXface_3/QuadCount[7]:SLn,11847
MDTTop_1/State[3]:CLK,2434
MDTTop_1/State[3]:D,-3745
MDTTop_1/State[3]:Q,2434
SerMemInt_1/M_SPROM_CLK:A,
SerMemInt_1/M_SPROM_CLK:B,
SerMemInt_1/M_SPROM_CLK:Y,
Analog_1/StateMach_1/intExpA_CLK_5_u[0]:A,13761
Analog_1/StateMach_1/intExpA_CLK_5_u[0]:B,14235
Analog_1/StateMach_1/intExpA_CLK_5_u[0]:C,14111
Analog_1/StateMach_1/intExpA_CLK_5_u[0]:Y,13761
MDTTop_1/un1_discoverIdDataOut_0_iv_8[2]:A,10446
MDTTop_1/un1_discoverIdDataOut_0_iv_8[2]:B,13638
MDTTop_1/un1_discoverIdDataOut_0_iv_8[2]:C,4706
MDTTop_1/un1_discoverIdDataOut_0_iv_8[2]:D,5807
MDTTop_1/un1_discoverIdDataOut_0_iv_8[2]:Y,4706
CtrlIO_1/ShiftOutRegister_3_i_m2[8]:A,15658
CtrlIO_1/ShiftOutRegister_3_i_m2[8]:B,14227
CtrlIO_1/ShiftOutRegister_3_i_m2[8]:C,10994
CtrlIO_1/ShiftOutRegister_3_i_m2[8]:Y,10994
MDTTop_1/un1_discoverIdDataOut_0_iv_7[20]:A,4677
MDTTop_1/un1_discoverIdDataOut_0_iv_7[20]:B,161
MDTTop_1/un1_discoverIdDataOut_0_iv_7[20]:C,11080
MDTTop_1/un1_discoverIdDataOut_0_iv_7[20]:D,4445
MDTTop_1/un1_discoverIdDataOut_0_iv_7[20]:Y,161
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_7:IPC,
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[13]:CLK,-12986
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[13]:D,15310
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[13]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[13]:Q,-12986
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[11]:CLK,10955
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[11]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[11]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[11]:Q,10955
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[11]:SLn,9714
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_3:IPC,
Quad_1/QuadXface_2/QuadCount_RNIC0C73[1]:A,13895
Quad_1/QuadXface_2/QuadCount_RNIC0C73[1]:B,10707
Quad_1/QuadXface_2/QuadCount_RNIC0C73[1]:C,13693
Quad_1/QuadXface_2/QuadCount_RNIC0C73[1]:FCI,10688
Quad_1/QuadXface_2/QuadCount_RNIC0C73[1]:FCO,10688
Quad_1/QuadXface_2/QuadCount_RNIC0C73[1]:S,10936
Quad_1/QuadXface_1/QuadDataOut_1_10:A,13066
Quad_1/QuadXface_1/QuadDataOut_1_10:B,13977
Quad_1/QuadXface_1/QuadDataOut_1_10:C,16331
Quad_1/QuadXface_1/QuadDataOut_1_10:D,10465
Quad_1/QuadXface_1/QuadDataOut_1_10:Y,10465
WDT_1/FPGAProgDOut_Z[16]:CLK,
WDT_1/FPGAProgDOut_Z[16]:D,
WDT_1/FPGAProgDOut_Z[16]:EN,-4037
WDT_1/FPGAProgDOut_Z[16]:Q,
MDTTop_1/CountRA_cry[6]:B,5564
MDTTop_1/CountRA_cry[6]:FCI,5442
MDTTop_1/CountRA_cry[6]:FCO,5442
MDTTop_1/CountRA_cry[6]:S,5651
Quad_1/QuadXface_4/QuadDataOut_1_m2[3]:A,14796
Quad_1/QuadXface_4/QuadDataOut_1_m2[3]:B,14655
Quad_1/QuadXface_4/QuadDataOut_1_m2[3]:C,13546
Quad_1/QuadXface_4/QuadDataOut_1_m2[3]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2[3]:Y,13546
Quad_1/QuadXface_1/QuadCount[4]:CLK,10758
Quad_1/QuadXface_1/QuadCount[4]:D,10893
Quad_1/QuadXface_1/QuadCount[4]:Q,10758
Quad_1/QuadXface_1/QuadCount[4]:SLn,11847
DiscID_1/discoverIdDataOut_1[16]:A,12876
DiscID_1/discoverIdDataOut_1[16]:B,15049
DiscID_1/discoverIdDataOut_1[16]:C,14969
DiscID_1/discoverIdDataOut_1[16]:D,
DiscID_1/discoverIdDataOut_1[16]:Y,12876
Quad_1/QuadXface_3/HomeArm_1:A,-10978
Quad_1/QuadXface_3/HomeArm_1:B,-3791
Quad_1/QuadXface_3/HomeArm_1:C,14188
Quad_1/QuadXface_3/HomeArm_1:D,
Quad_1/QuadXface_3/HomeArm_1:Y,-10978
SSITop_1/linebreakdelay:A,13004
SSITop_1/linebreakdelay:B,12898
SSITop_1/linebreakdelay:C,12855
SSITop_1/linebreakdelay:Y,12855
CtrlOut_1/ShiftRegister[12]:CLK,14235
CtrlOut_1/ShiftRegister[12]:D,12813
CtrlOut_1/ShiftRegister[12]:EN,12700
CtrlOut_1/ShiftRegister[12]:Q,14235
WDT_1/PUReg[12]:CLK,11836
WDT_1/PUReg[12]:D,-3956
WDT_1/PUReg[12]:Q,11836
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[0]:A,13873
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[0]:B,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[0]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[0]:D,13758
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[0]:Y,13758
DiscID_1/discoverIdDataOut_1[10]:A,10061
DiscID_1/discoverIdDataOut_1[10]:B,14955
DiscID_1/discoverIdDataOut_1[10]:C,14878
DiscID_1/discoverIdDataOut_1[10]:D,
DiscID_1/discoverIdDataOut_1[10]:Y,10061
Quad_1/QuadXface_3/intLatch1Lat:CLK,-3806
Quad_1/QuadXface_3/intLatch1Lat:D,11082
Quad_1/QuadXface_3/intLatch1Lat:Q,-3806
Quad_1/QuadXface_3/intLatch1Lat:SLn,11847
MDTTop_2/DataValid_0:A,4893
MDTTop_2/DataValid_0:B,4787
MDTTop_2/DataValid_0:C,4556
MDTTop_2/DataValid_0:Y,4556
Quad_1/QuadXface_2/Latch1Reg[10]:CLK,
Quad_1/QuadXface_2/Latch1Reg[10]:D,15287
Quad_1/QuadXface_2/Latch1Reg[10]:EN,13858
Quad_1/QuadXface_2/Latch1Reg[10]:Q,
SSITop_2/DelayCntEn_RNI1GEL:A,12489
SSITop_2/DelayCntEn_RNI1GEL:B,12908
SSITop_2/DelayCntEn_RNI1GEL:Y,12489
Decode_1/un3_latencycounterread_0_o2_0:A,366
Decode_1/un3_latencycounterread_0_o2_0:B,306
Decode_1/un3_latencycounterread_0_o2_0:C,301
Decode_1/un3_latencycounterread_0_o2_0:D,161
Decode_1/un3_latencycounterread_0_o2_0:Y,161
WDT_1/FPGA_RstReq_RNINQM5:A,
WDT_1/FPGA_RstReq_RNINQM5:B,
WDT_1/FPGA_RstReq_RNINQM5:Y,
DiscID_1/DiscExpID_1/ExpansionID3_1_RNIANSB3[13]:A,-13037
DiscID_1/DiscExpID_1/ExpansionID3_1_RNIANSB3[13]:B,-13148
DiscID_1/DiscExpID_1/ExpansionID3_1_RNIANSB3[13]:Y,-13148
Quad_1/QuadXface_5/RisingHome:CLK,12166
Quad_1/QuadXface_5/RisingHome:D,14207
Quad_1/QuadXface_5/RisingHome:Q,12166
DIO8_1/OutputShiftRegister[6]:CLK,14235
DIO8_1/OutputShiftRegister[6]:D,8574
DIO8_1/OutputShiftRegister[6]:EN,6623
DIO8_1/OutputShiftRegister[6]:Q,14235
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNI1MHD[13]:A,-12169
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNI1MHD[13]:B,-12203
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNI1MHD[13]:C,-12322
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNI1MHD[13]:Y,-12322
SSITop_2/SSIDataLatch[1]:CLK,
SSITop_2/SSIDataLatch[1]:D,15326
SSITop_2/SSIDataLatch[1]:EN,12103
SSITop_2/SSIDataLatch[1]:Q,
Quad_1/QuadXface_1/RisingLatch0:CLK,13059
Quad_1/QuadXface_1/RisingLatch0:D,14215
Quad_1/QuadXface_1/RisingLatch0:Q,13059
Quad_1/QuadXface_5/HomeReg[15]:CLK,
Quad_1/QuadXface_5/HomeReg[15]:D,15287
Quad_1/QuadXface_5/HomeReg[15]:EN,15120
Quad_1/QuadXface_5/HomeReg[15]:Q,
CtrlIO_1/ShiftOutRegister[2]:CLK,14065
CtrlIO_1/ShiftOutRegister[2]:D,10994
CtrlIO_1/ShiftOutRegister[2]:EN,10927
CtrlIO_1/ShiftOutRegister[2]:Q,14065
DIO8_1/un1_IntDout_iv_0[15]:A,10395
DIO8_1/un1_IntDout_iv_0[15]:B,14235
DIO8_1/un1_IntDout_iv_0[15]:C,8654
DIO8_1/un1_IntDout_iv_0[15]:D,8574
DIO8_1/un1_IntDout_iv_0[15]:Y,8574
SerMemInt_1/intEEPROMAccessFlag:CLK,5866
SerMemInt_1/intEEPROMAccessFlag:D,11779
SerMemInt_1/intEEPROMAccessFlag:EN,12007
SerMemInt_1/intEEPROMAccessFlag:Q,5866
SerMemInt_1/intEEPROMAccessFlag:SLn,14004
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[10]:A,10638
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[10]:B,10532
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[10]:C,10880
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[10]:D,10575
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[10]:FCO,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[10]:Y,10532
Quad_1/QuadXface_6/Latch1Reg[14]:CLK,
Quad_1/QuadXface_6/Latch1Reg[14]:D,15287
Quad_1/QuadXface_6/Latch1Reg[14]:EN,13858
Quad_1/QuadXface_6/Latch1Reg[14]:Q,
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0:A,9722
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0:B,12133
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0:C,10737
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0:D,10645
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0:Y,9722
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_9:B,13803
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_9:C,13830
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_9:IPB,13803
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_9:IPC,13830
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_6:IPC,
MDTTop_1/un1_discoverIdDataOut_0_iv_3[26]:A,12671
MDTTop_1/un1_discoverIdDataOut_0_iv_3[26]:B,9129
MDTTop_1/un1_discoverIdDataOut_0_iv_3[26]:C,12266
MDTTop_1/un1_discoverIdDataOut_0_iv_3[26]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_3[26]:Y,9129
MDTTop_1/un1_discoverIdDataOut_0_iv_6[9]:A,
MDTTop_1/un1_discoverIdDataOut_0_iv_6[9]:B,12802
MDTTop_1/un1_discoverIdDataOut_0_iv_6[9]:C,14992
MDTTop_1/un1_discoverIdDataOut_0_iv_6[9]:D,5862
MDTTop_1/un1_discoverIdDataOut_0_iv_6[9]:Y,5862
Decode_1/un215_data:A,16403
Decode_1/un215_data:B,
Decode_1/un215_data:C,16183
Decode_1/un215_data:D,9157
Decode_1/un215_data:Y,9157
SSITop_1/DelayCounter[11]:CLK,11561
SSITop_1/DelayCounter[11]:D,13889
SSITop_1/DelayCounter[11]:EN,9833
SSITop_1/DelayCounter[11]:Q,11561
SSITop_1/DelayCounter[11]:SLn,10722
Quad_1/QuadXface_2/un3_capturelatch0counts_0_1:A,13470
Quad_1/QuadXface_2/un3_capturelatch0counts_0_1:B,13406
Quad_1/QuadXface_2/un3_capturelatch0counts_0_1:C,13326
Quad_1/QuadXface_2/un3_capturelatch0counts_0_1:Y,13326
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_10:IPENn,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_8:IPENn,
ExpModLED_1/Exp3LED_7_i_m2[2]:A,
ExpModLED_1/Exp3LED_7_i_m2[2]:B,-12189
ExpModLED_1/Exp3LED_7_i_m2[2]:C,-9989
ExpModLED_1/Exp3LED_7_i_m2[2]:Y,-12189
MDTTop_1/Delay_s[11]:B,5728
MDTTop_1/Delay_s[11]:FCI,5556
MDTTop_1/Delay_s[11]:S,5556
DATA_iobuf[16]/U0/U_IOOUTFF:A,1689
DATA_iobuf[16]/U0/U_IOOUTFF:Y,1689
CtrlOut_2/un2_controloutputoneshot_1[0]:A,12984
CtrlOut_2/un2_controloutputoneshot_1[0]:B,11666
CtrlOut_2/un2_controloutputoneshot_1[0]:C,12840
CtrlOut_2/un2_controloutputoneshot_1[0]:Y,11666
DIO8_1/D8OutputReg0[8]:ALn,-4495
DIO8_1/D8OutputReg0[8]:CLK,13186
DIO8_1/D8OutputReg0[8]:D,
DIO8_1/D8OutputReg0[8]:EN,-9145
DIO8_1/D8OutputReg0[8]:Q,13186
Quad_1/QuadXface_5/RisingLatch1:CLK,13059
Quad_1/QuadXface_5/RisingLatch1:D,14215
Quad_1/QuadXface_5/RisingLatch1:Q,13059
CtrlOut_1/ShiftRegister_4[14]:A,15612
CtrlOut_1/ShiftRegister_4[14]:B,14235
CtrlOut_1/ShiftRegister_4[14]:C,12813
CtrlOut_1/ShiftRegister_4[14]:Y,12813
Analog_1/Ser2Par_1/S2P_Data_7[9]:A,13152
Analog_1/Ser2Par_1/S2P_Data_7[9]:B,10712
Analog_1/Ser2Par_1/S2P_Data_7[9]:C,10646
Analog_1/Ser2Par_1/S2P_Data_7[9]:Y,10646
Quad_1/QuadXface_6/Latch1ArmedState[0]:CLK,13326
Quad_1/QuadXface_6/Latch1ArmedState[0]:D,-8429
Quad_1/QuadXface_6/Latch1ArmedState[0]:Q,13326
Quad_1/QuadXface_4/Latch0Reg[11]:CLK,
Quad_1/QuadXface_4/Latch0Reg[11]:D,15287
Quad_1/QuadXface_4/Latch0Reg[11]:EN,13858
Quad_1/QuadXface_4/Latch0Reg[11]:Q,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_11:B,13995
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_11:C,14118
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_11:IPB,13995
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_11:IPC,14118
DIO8_1/D8OutputReg1[7]:ALn,-4495
DIO8_1/D8OutputReg1[7]:CLK,11880
DIO8_1/D8OutputReg1[7]:D,
DIO8_1/D8OutputReg1[7]:EN,-8821
DIO8_1/D8OutputReg1[7]:Q,11880
MDTTop_1/MDTPosition_1_cry_7:B,5545
MDTTop_1/MDTPosition_1_cry_7:FCI,5442
MDTTop_1/MDTPosition_1_cry_7:FCO,5442
MDTTop_1/MDTPosition_1_cry_7:S,5659
ExpModLED_1/ShiftRegister2[2]:CLK,14333
ExpModLED_1/ShiftRegister2[2]:D,9180
ExpModLED_1/ShiftRegister2[2]:EN,12691
ExpModLED_1/ShiftRegister2[2]:Q,14333
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_0_14:A,10881
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_0_14:B,10790
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_0_14:C,12080
Quad_1/QuadXface_4/intAccumOverflow_1_0_a3_0_14:Y,10790
MDTTop_1/un1_discoverIdDataOut_0_iv_4[7]:A,12950
MDTTop_1/un1_discoverIdDataOut_0_iv_4[7]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[7]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[7]:D,8098
MDTTop_1/un1_discoverIdDataOut_0_iv_4[7]:Y,8098
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_o9_4:A,12111
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_o9_4:B,12006
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_o9_4:C,11962
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_o9_4:Y,11962
Quad_1/QuadXface_6/intLatch0Lat:CLK,-3806
Quad_1/QuadXface_6/intLatch0Lat:D,11082
Quad_1/QuadXface_6/intLatch0Lat:Q,-3806
Quad_1/QuadXface_6/intLatch0Lat:SLn,11847
Quad_1/QuadXface_5/Latch0Reg[0]:CLK,
Quad_1/QuadXface_5/Latch0Reg[0]:D,15287
Quad_1/QuadXface_5/Latch0Reg[0]:EN,13858
Quad_1/QuadXface_5/Latch0Reg[0]:Q,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_4:IPENn,
Quad_1/QuadXface_6/QuadDataOut_1[15]:A,16263
Quad_1/QuadXface_6/QuadDataOut_1[15]:B,16380
Quad_1/QuadXface_6/QuadDataOut_1[15]:C,16485
Quad_1/QuadXface_6/QuadDataOut_1[15]:D,13636
Quad_1/QuadXface_6/QuadDataOut_1[15]:Y,13636
DIO8_1/un1_IntDout_iv_0[9]:A,13193
DIO8_1/un1_IntDout_iv_0[9]:B,13079
DIO8_1/un1_IntDout_iv_0[9]:C,10501
DIO8_1/un1_IntDout_iv_0[9]:D,10395
DIO8_1/un1_IntDout_iv_0[9]:Y,10395
Quad_1/QuadXface_3/EdgeMode:CLK,
Quad_1/QuadXface_3/EdgeMode:D,-7004
Quad_1/QuadXface_3/EdgeMode:EN,-11028
Quad_1/QuadXface_3/EdgeMode:Q,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_14:C,10556
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_14:IPB,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_14:IPC,10556
MDTTop_2/SetDataValid:CLK,5843
MDTTop_2/SetDataValid:D,5827
MDTTop_2/SetDataValid:EN,-2699
MDTTop_2/SetDataValid:Q,5843
DIO8_1/un1_IntDout_iv[14]:A,10395
DIO8_1/un1_IntDout_iv[14]:B,14235
DIO8_1/un1_IntDout_iv[14]:C,8654
DIO8_1/un1_IntDout_iv[14]:D,8574
DIO8_1/un1_IntDout_iv[14]:Y,8574
Quad_1/QuadXface_5/un3_capturelatch1counts_0:A,13318
Quad_1/QuadXface_5/un3_capturelatch1counts_0:B,14407
Quad_1/QuadXface_5/un3_capturelatch1counts_0:C,13059
Quad_1/QuadXface_5/un3_capturelatch1counts_0:D,12964
Quad_1/QuadXface_5/un3_capturelatch1counts_0:Y,12964
DIO8_1/d8DataOut_m2_1[2]:A,13316
DIO8_1/d8DataOut_m2_1[2]:B,12258
DIO8_1/d8DataOut_m2_1[2]:C,
DIO8_1/d8DataOut_m2_1[2]:Y,12258
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_26:C,14007
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_26:IPC,14007
Quad_1/QuadXface_5/QuadDataOut_1_m2[12]:A,15937
Quad_1/QuadXface_5/QuadDataOut_1_m2[12]:B,15663
Quad_1/QuadXface_5/QuadDataOut_1_m2[12]:C,14499
Quad_1/QuadXface_5/QuadDataOut_1_m2[12]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2[12]:Y,14499
Exp0Data_iobuf[3]/U0/U_IOOUTFF:A,
Exp0Data_iobuf[3]/U0/U_IOOUTFF:Y,
Analog_1/StateMach_1/State[0]:CLK,12937
Analog_1/StateMach_1/State[0]:D,9984
Analog_1/StateMach_1/State[0]:Q,12937
Quad_1/QuadXface_5/QuadDataOut_1_m2[9]:A,14975
Quad_1/QuadXface_5/QuadDataOut_1_m2[9]:B,14701
Quad_1/QuadXface_5/QuadDataOut_1_m2[9]:C,13537
Quad_1/QuadXface_5/QuadDataOut_1_m2[9]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2[9]:Y,13537
Quad_1/QuadXface_5/QB[2]:CLK,-3837
Quad_1/QuadXface_5/QB[2]:D,15310
Quad_1/QuadXface_5/QB[2]:Q,-3837
Quad_1/QuadXface_4/Latch0Reg[4]:CLK,
Quad_1/QuadXface_4/Latch0Reg[4]:D,15287
Quad_1/QuadXface_4/Latch0Reg[4]:EN,13858
Quad_1/QuadXface_4/Latch0Reg[4]:Q,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[12]:A,14814
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[12]:B,14755
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[12]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[12]:D,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[12]:Y,14755
Exp_Mxd_ID_LATCH_obuf/U0/U_IOENFF:A,
Exp_Mxd_ID_LATCH_obuf/U0/U_IOENFF:Y,
Quad_1/QuadXface_5/IndexPolarity:CLK,
Quad_1/QuadXface_5/IndexPolarity:D,
Quad_1/QuadXface_5/IndexPolarity:EN,-7429
Quad_1/QuadXface_5/IndexPolarity:Q,
Quad_1/QuadXface_1/Latch0InSel:CLK,15548
Quad_1/QuadXface_1/Latch0InSel:D,
Quad_1/QuadXface_1/Latch0InSel:EN,-10191
Quad_1/QuadXface_1/Latch0InSel:Q,15548
RD_L_ibuf/U0/U_IOPAD:PAD,1405
RD_L_ibuf/U0/U_IOPAD:Y,1405
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0_9:A,11002
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0_9:B,10952
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0_9:C,10855
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0_9:D,10737
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0_9:Y,10737
MDTTop_1/CountRA_cry[2]:B,5488
MDTTop_1/CountRA_cry[2]:FCI,5442
MDTTop_1/CountRA_cry[2]:FCO,5442
MDTTop_1/CountRA_cry[2]:S,5727
SSITop_1/SSIDataLatch_Z[1]:CLK,
SSITop_1/SSIDataLatch_Z[1]:D,15326
SSITop_1/SSIDataLatch_Z[1]:EN,12103
SSITop_1/SSIDataLatch_Z[1]:Q,
Quad_1/QuadXface_5/Latch0Reg[10]:CLK,
Quad_1/QuadXface_5/Latch0Reg[10]:D,15287
Quad_1/QuadXface_5/Latch0Reg[10]:EN,13858
Quad_1/QuadXface_5/Latch0Reg[10]:Q,
MDTTop_1/mdtSimpDataOut_1_0[5]:A,16012
MDTTop_1/mdtSimpDataOut_1_0[5]:B,
MDTTop_1/mdtSimpDataOut_1_0[5]:C,
MDTTop_1/mdtSimpDataOut_1_0[5]:Y,16012
DiscID_1/discoverIdDataOut_1_m2_2[7]:A,12989
DiscID_1/discoverIdDataOut_1_m2_2[7]:B,11273
DiscID_1/discoverIdDataOut_1_m2_2[7]:C,
DiscID_1/discoverIdDataOut_1_m2_2[7]:D,
DiscID_1/discoverIdDataOut_1_m2_2[7]:Y,11273
Analog_1/StateMach_1/InterConversionDelayTC_RNIP9SI:B,12684
Analog_1/StateMach_1/InterConversionDelayTC_RNIP9SI:C,9477
Analog_1/StateMach_1/InterConversionDelayTC_RNIP9SI:FCO,10701
Analog_1/StateMach_1/InterConversionDelayTC_RNIP9SI:Y,9477
M_Card_ID_CLK_obuf/U0/U_IOPAD:D,
M_Card_ID_CLK_obuf/U0/U_IOPAD:E,
M_Card_ID_CLK_obuf/U0/U_IOPAD:PAD,
DiscID_1/DiscCtrlID_1/ShiftEnable_RNO:A,10797
DiscID_1/DiscCtrlID_1/ShiftEnable_RNO:B,13154
DiscID_1/DiscCtrlID_1/ShiftEnable_RNO:Y,10797
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[13]:A,10618
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[13]:B,11652
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[13]:C,12000
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[13]:D,11695
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[13]:FCI,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[13]:Y,10618
DIO8_1/IntDout_3_1_0_wmux[21]:A,10827
DIO8_1/IntDout_3_1_0_wmux[21]:B,10501
DIO8_1/IntDout_3_1_0_wmux[21]:C,12291
DIO8_1/IntDout_3_1_0_wmux[21]:D,11986
DIO8_1/IntDout_3_1_0_wmux[21]:FCO,
DIO8_1/IntDout_3_1_0_wmux[21]:Y,10501
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_34:B,9151
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_34:C,7889
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_34:IPB,9151
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_34:IPC,7889
MDTTop_1/un1_discoverIdDataOut_0_iv_11[4]:A,8221
MDTTop_1/un1_discoverIdDataOut_0_iv_11[4]:B,9941
MDTTop_1/un1_discoverIdDataOut_0_iv_11[4]:C,15959
MDTTop_1/un1_discoverIdDataOut_0_iv_11[4]:D,10593
MDTTop_1/un1_discoverIdDataOut_0_iv_11[4]:Y,8221
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[14]:CLK,11698
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[14]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[14]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[14]:Q,11698
Analog_1/Ser2Par_1/S2P_M0Ch1_Data[14]:SLn,9714
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_29:IPENn,
Quad_1/QuadXface_3/Latch1Reg[0]:CLK,
Quad_1/QuadXface_3/Latch1Reg[0]:D,15287
Quad_1/QuadXface_3/Latch1Reg[0]:EN,13858
Quad_1/QuadXface_3/Latch1Reg[0]:Q,
DIO8_1/D8OutputReg2[14]:ALn,-4495
DIO8_1/D8OutputReg2[14]:CLK,13244
DIO8_1/D8OutputReg2[14]:D,
DIO8_1/D8OutputReg2[14]:EN,-9175
DIO8_1/D8OutputReg2[14]:Q,13244
Quad_1/QuadXface_5/QuadDataOut_1_m2[14]:A,14859
Quad_1/QuadXface_5/QuadDataOut_1_m2[14]:B,14585
Quad_1/QuadXface_5/QuadDataOut_1_m2[14]:C,13421
Quad_1/QuadXface_5/QuadDataOut_1_m2[14]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2[14]:Y,13421
SSITop_2/Serial2ParallelData[5]:CLK,15326
SSITop_2/Serial2ParallelData[5]:D,15326
SSITop_2/Serial2ParallelData[5]:EN,10706
SSITop_2/Serial2ParallelData[5]:Q,15326
SSITop_2/Serial2ParallelData[5]:SLn,11847
Quad_1/QuadXface_6/QuadDataOut_1_m2[8]:A,14964
Quad_1/QuadXface_6/QuadDataOut_1_m2[8]:B,14857
Quad_1/QuadXface_6/QuadDataOut_1_m2[8]:C,13703
Quad_1/QuadXface_6/QuadDataOut_1_m2[8]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2[8]:Y,13703
Quad_1/QuadXface_6/Latch0Reg[5]:CLK,
Quad_1/QuadXface_6/Latch0Reg[5]:D,15287
Quad_1/QuadXface_6/Latch0Reg[5]:EN,13858
Quad_1/QuadXface_6/Latch0Reg[5]:Q,
Exp0Data_iobuf[0]/U0/U_IOOUTFF:A,
Exp0Data_iobuf[0]/U0/U_IOOUTFF:Y,
DATA_iobuf[10]/U0/U_IOPAD:D,4667
DATA_iobuf[10]/U0/U_IOPAD:E,4878
DATA_iobuf[10]/U0/U_IOPAD:PAD,4667
DATA_iobuf[10]/U0/U_IOPAD:Y,
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[2]:CLK,11955
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[2]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[2]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[2]:Q,11955
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[2]:SLn,9714
CtrlIO_1/StateMachine.ClearControlLED_3_f0:A,13133
CtrlIO_1/StateMachine.ClearControlLED_3_f0:B,9349
CtrlIO_1/StateMachine.ClearControlLED_3_f0:C,14176
CtrlIO_1/StateMachine.ClearControlLED_3_f0:D,13984
CtrlIO_1/StateMachine.ClearControlLED_3_f0:Y,9349
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[10]:CLK,10575
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[10]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[10]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[10]:Q,10575
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[10]:SLn,9714
SSITop_1/DataLength_Z[3]:CLK,14589
SSITop_1/DataLength_Z[3]:D,
SSITop_1/DataLength_Z[3]:EN,-7390
SSITop_1/DataLength_Z[3]:Q,14589
Quad_1/QuadXface_4/QuadCount[5]:CLK,10810
Quad_1/QuadXface_4/QuadCount[5]:D,10876
Quad_1/QuadXface_4/QuadCount[5]:Q,10810
Quad_1/QuadXface_4/QuadCount[5]:SLn,11847
DiscID_1/DiscExpID_1/State_RNO[1]:A,12705
DiscID_1/DiscExpID_1/State_RNO[1]:B,12654
DiscID_1/DiscExpID_1/State_RNO[1]:C,14153
DiscID_1/DiscExpID_1/State_RNO[1]:D,13031
DiscID_1/DiscExpID_1/State_RNO[1]:Y,12654
Quad_1/QuadXface_6/QuadCount_RNITQCF4[3]:A,13933
Quad_1/QuadXface_6/QuadCount_RNITQCF4[3]:B,10745
Quad_1/QuadXface_6/QuadCount_RNITQCF4[3]:C,13727
Quad_1/QuadXface_6/QuadCount_RNITQCF4[3]:FCI,10688
Quad_1/QuadXface_6/QuadCount_RNITQCF4[3]:FCO,10688
Quad_1/QuadXface_6/QuadCount_RNITQCF4[3]:S,10910
M_Card_ID_LOAD_obuf/U0/U_IOPAD:D,
M_Card_ID_LOAD_obuf/U0/U_IOPAD:E,
M_Card_ID_LOAD_obuf/U0/U_IOPAD:PAD,
DIO8_1/D8OutputReg0[21]:ALn,-4495
DIO8_1/D8OutputReg0[21]:CLK,12291
DIO8_1/D8OutputReg0[21]:D,
DIO8_1/D8OutputReg0[21]:EN,-9145
DIO8_1/D8OutputReg0[21]:Q,12291
DATA_iobuf[12]/U0/U_IOOUTFF:A,4667
DATA_iobuf[12]/U0/U_IOOUTFF:Y,4667
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_27:C,7750
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_27:IPC,7750
Quad_1/QuadXface_5/QL0[2]:CLK,14215
Quad_1/QuadXface_5/QL0[2]:D,15318
Quad_1/QuadXface_5/QL0[2]:Q,14215
Quad_1/QuadXface_3/LatchedInc:CLK,11919
Quad_1/QuadXface_3/LatchedInc:D,-3622
Quad_1/QuadXface_3/LatchedInc:Q,11919
Quad_1/QuadXface_3/Latch0ArmedState_1[0]:A,-10978
Quad_1/QuadXface_3/Latch0ArmedState_1[0]:B,-3806
Quad_1/QuadXface_3/Latch0ArmedState_1[0]:C,14188
Quad_1/QuadXface_3/Latch0ArmedState_1[0]:D,
Quad_1/QuadXface_3/Latch0ArmedState_1[0]:Y,-10978
MDTTop_1/Delay[7]:CLK,3242
MDTTop_1/Delay[7]:D,5632
MDTTop_1/Delay[7]:EN,4696
MDTTop_1/Delay[7]:Q,3242
MDTTop_1/Delay[7]:SLn,6387
SSITop_2/ShiftCounter_s[5]:B,12820
SSITop_2/ShiftCounter_s[5]:C,13980
SSITop_2/ShiftCounter_s[5]:FCI,12793
SSITop_2/ShiftCounter_s[5]:S,12793
SSITop_1/Serial2ParallelData[1]:CLK,15326
SSITop_1/Serial2ParallelData[1]:D,15318
SSITop_1/Serial2ParallelData[1]:EN,10706
SSITop_1/Serial2ParallelData[1]:Q,15326
SSITop_1/Serial2ParallelData[1]:SLn,11847
DIO8_1/d8DataOut_m6_cZ[16]:A,14688
DIO8_1/d8DataOut_m6_cZ[16]:B,13530
DIO8_1/d8DataOut_m6_cZ[16]:C,11137
DIO8_1/d8DataOut_m6_cZ[16]:D,
DIO8_1/d8DataOut_m6_cZ[16]:Y,11137
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[14]:CLK,-13064
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[14]:D,15310
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[14]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[14]:Q,-13064
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_6_7:A,12151
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_6_7:B,12053
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_6_7:C,11953
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_6_7:D,11843
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_6_7:Y,11843
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[4]:CLK,12000
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[4]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[4]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[4]:Q,12000
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[4]:SLn,9714
SSITop_2/SSIDataLatch[14]:CLK,
SSITop_2/SSIDataLatch[14]:D,15326
SSITop_2/SSIDataLatch[14]:EN,12103
SSITop_2/SSIDataLatch[14]:Q,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[5]:A,10623
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[5]:B,11655
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[5]:C,12003
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[5]:D,11698
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[5]:FCI,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[5]:Y,10623
MDTTop_2/CountRA_cry[8]:B,5602
MDTTop_2/CountRA_cry[8]:FCI,5442
MDTTop_2/CountRA_cry[8]:FCO,5442
MDTTop_2/CountRA_cry[8]:S,5613
Quad_1/QuadXface_6/LearnModeEnable:CLK,13919
Quad_1/QuadXface_6/LearnModeEnable:D,-8429
Quad_1/QuadXface_6/LearnModeEnable:Q,13919
SSITop_1/Serial2ParallelData[2]:CLK,15326
SSITop_1/Serial2ParallelData[2]:D,15326
SSITop_1/Serial2ParallelData[2]:EN,10706
SSITop_1/Serial2ParallelData[2]:Q,15326
SSITop_1/Serial2ParallelData[2]:SLn,11847
DIO8_1/un1_IntDout_iv[6]:A,10395
DIO8_1/un1_IntDout_iv[6]:B,14235
DIO8_1/un1_IntDout_iv[6]:C,8654
DIO8_1/un1_IntDout_iv[6]:D,8574
DIO8_1/un1_IntDout_iv[6]:Y,8574
MDTTop_1/delaydone_0_a3_4:A,3646
MDTTop_1/delaydone_0_a3_4:B,3605
MDTTop_1/delaydone_0_a3_4:C,3508
MDTTop_1/delaydone_0_a3_4:D,3410
MDTTop_1/delaydone_0_a3_4:Y,3410
DIO8_1/d8DataOut_m6_cZ[1]:A,13611
DIO8_1/d8DataOut_m6_cZ[1]:B,11550
DIO8_1/d8DataOut_m6_cZ[1]:C,11219
DIO8_1/d8DataOut_m6_cZ[1]:D,11152
DIO8_1/d8DataOut_m6_cZ[1]:Y,11152
DIO8_1/OutputShiftRegister[3]:CLK,14235
DIO8_1/OutputShiftRegister[3]:D,8574
DIO8_1/OutputShiftRegister[3]:EN,6623
DIO8_1/OutputShiftRegister[3]:Q,14235
Quad_1/QuadXface_5/QuadLatch[3]:CLK,
Quad_1/QuadXface_5/QuadLatch[3]:D,15287
Quad_1/QuadXface_5/QuadLatch[3]:EN,12103
Quad_1/QuadXface_5/QuadLatch[3]:Q,
SerMemInt_1/StateMachine_RNO[7]:A,14286
SerMemInt_1/StateMachine_RNO[7]:B,14199
SerMemInt_1/StateMachine_RNO[7]:C,9278
SerMemInt_1/StateMachine_RNO[7]:D,10587
SerMemInt_1/StateMachine_RNO[7]:Y,9278
DIO8_1/d8DataOut_m6_cZ[7]:A,14717
DIO8_1/d8DataOut_m6_cZ[7]:B,12656
DIO8_1/d8DataOut_m6_cZ[7]:C,12325
DIO8_1/d8DataOut_m6_cZ[7]:D,12258
DIO8_1/d8DataOut_m6_cZ[7]:Y,12258
SSITop_2/HalfPeriod[3]:CLK,14374
SSITop_2/HalfPeriod[3]:D,
SSITop_2/HalfPeriod[3]:EN,-7666
SSITop_2/HalfPeriod[3]:Q,14374
ExpModLED_1/expLedDataOut_3_m2_2[1]:A,14447
ExpModLED_1/expLedDataOut_3_m2_2[1]:B,14353
ExpModLED_1/expLedDataOut_3_m2_2[1]:C,
ExpModLED_1/expLedDataOut_3_m2_2[1]:D,
ExpModLED_1/expLedDataOut_3_m2_2[1]:Y,14353
SerMemInt_1/FLAG_CLR_LAT:CLK,-4013
SerMemInt_1/FLAG_CLR_LAT:D,13295
SerMemInt_1/FLAG_CLR_LAT:Q,-4013
Quad_1/QuadXface_6/Latch0Reg[7]:CLK,
Quad_1/QuadXface_6/Latch0Reg[7]:D,15287
Quad_1/QuadXface_6/Latch0Reg[7]:EN,13858
Quad_1/QuadXface_6/Latch0Reg[7]:Q,
MDTTop_1/Delay[3]:CLK,3478
MDTTop_1/Delay[3]:D,5708
MDTTop_1/Delay[3]:EN,4696
MDTTop_1/Delay[3]:Q,3478
MDTTop_1/Delay[3]:SLn,6387
SSITop_2/DelayTerminalCount[13]:CLK,13068
SSITop_2/DelayTerminalCount[13]:D,
SSITop_2/DelayTerminalCount[13]:EN,-7666
SSITop_2/DelayTerminalCount[13]:Q,13068
ExpSigRoute_4/un25_expdata_i_o2_RNIDP6CN:A,
ExpSigRoute_4/un25_expdata_i_o2_RNIDP6CN:B,
ExpSigRoute_4/un25_expdata_i_o2_RNIDP6CN:C,
ExpSigRoute_4/un25_expdata_i_o2_RNIDP6CN:D,
ExpSigRoute_4/un25_expdata_i_o2_RNIDP6CN:Y,
ExpModLED_1/Exp1LED[3]:ALn,-4495
ExpModLED_1/Exp1LED[3]:CLK,13125
ExpModLED_1/Exp1LED[3]:D,-12353
ExpModLED_1/Exp1LED[3]:Q,13125
Analog_1/StateMach_1/InterConversionDelayEN:CLK,14052
Analog_1/StateMach_1/InterConversionDelayEN:D,13143
Analog_1/StateMach_1/InterConversionDelayEN:EN,9918
Analog_1/StateMach_1/InterConversionDelayEN:Q,14052
Quad_1/QuadXface_2/IndexPolarity:CLK,
Quad_1/QuadXface_2/IndexPolarity:D,
Quad_1/QuadXface_2/IndexPolarity:EN,-10145
Quad_1/QuadXface_2/IndexPolarity:Q,
DATA_iobuf[24]/U0/U_IOPAD:D,161
DATA_iobuf[24]/U0/U_IOPAD:E,4878
DATA_iobuf[24]/U0/U_IOPAD:PAD,161
DATA_iobuf[24]/U0/U_IOPAD:Y,
MDTTop_1/un1_discoverIdDataOut_0_iv_6[26]:A,9209
MDTTop_1/un1_discoverIdDataOut_0_iv_6[26]:B,11754
MDTTop_1/un1_discoverIdDataOut_0_iv_6[26]:C,14870
MDTTop_1/un1_discoverIdDataOut_0_iv_6[26]:D,9129
MDTTop_1/un1_discoverIdDataOut_0_iv_6[26]:Y,9129
ExpModLED_1/Exp1LED_RNO_0[3]:A,
ExpModLED_1/Exp1LED_RNO_0[3]:B,13125
ExpModLED_1/Exp1LED_RNO_0[3]:C,-12353
ExpModLED_1/Exp1LED_RNO_0[3]:D,-11317
ExpModLED_1/Exp1LED_RNO_0[3]:Y,-12353
Quad_1/QuadXface_5/QA[3]:CLK,13032
Quad_1/QuadXface_5/QA[3]:D,15310
Quad_1/QuadXface_5/QA[3]:Q,13032
MDTTop_1/TrailingCount[0]:CLK,5455
MDTTop_1/TrailingCount[0]:D,4688
MDTTop_1/TrailingCount[0]:EN,6895
MDTTop_1/TrailingCount[0]:Q,5455
SerMemInt_1/StateMachine_i_RNO_0[12]:A,12294
SerMemInt_1/StateMachine_i_RNO_0[12]:B,
SerMemInt_1/StateMachine_i_RNO_0[12]:Y,12294
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_30:IPENn,
Quad_1/QuadXface_1/QA[2]:CLK,-3714
Quad_1/QuadXface_1/QA[2]:D,15310
Quad_1/QuadXface_1/QA[2]:Q,-3714
MDTTop_2/ParamWrite_or_0_a2:A,
MDTTop_2/ParamWrite_or_0_a2:B,-7390
MDTTop_2/ParamWrite_or_0_a2:Y,-7390
MDTTop_1/intCounterOverFlowce:A,3613
MDTTop_1/intCounterOverFlowce:B,-3780
MDTTop_1/intCounterOverFlowce:C,5728
MDTTop_1/intCounterOverFlowce:Y,-3780
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[12]:A,10670
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[12]:B,10565
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[12]:C,10913
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[12]:D,10608
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[12]:FCO,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux[12]:Y,10565
SSITop_2/un11_delaycounter_0_I_21_FCINST1:CO,11476
SSITop_2/un11_delaycounter_0_I_21_FCINST1:FCI,11476
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[2]:CLK,11703
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[2]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[2]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[2]:Q,11703
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[2]:SLn,9714
WDT_1/WriteEndLatch:CLK,14052
WDT_1/WriteEndLatch:D,
WDT_1/WriteEndLatch:EN,-3896
WDT_1/WriteEndLatch:Q,14052
Decode_1/un3_axis1x022write_0_a2_0:A,5356
Decode_1/un3_axis1x022write_0_a2_0:B,5526
Decode_1/un3_axis1x022write_0_a2_0:C,5438
Decode_1/un3_axis1x022write_0_a2_0:D,5274
Decode_1/un3_axis1x022write_0_a2_0:Y,5274
MDTTop_2/TransducerSelect[2]:CLK,
MDTTop_2/TransducerSelect[2]:D,
MDTTop_2/TransducerSelect[2]:EN,-7344
MDTTop_2/TransducerSelect[2]:Q,
MDTTop_2/TransducerSelect[2]:SLn,-3994
SSITop_1/SSIDataLatch_Z[4]:CLK,
SSITop_1/SSIDataLatch_Z[4]:D,15326
SSITop_1/SSIDataLatch_Z[4]:EN,12103
SSITop_1/SSIDataLatch_Z[4]:Q,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[4]:A,11119
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[4]:B,11045
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[4]:C,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[4]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2_2[4]:Y,11045
ExpModLED_1/State_Z[0]:ALn,13503
ExpModLED_1/State_Z[0]:CLK,11611
ExpModLED_1/State_Z[0]:D,8862
ExpModLED_1/State_Z[0]:Q,11611
Decode_1/un3_fpgaprogrammedread_0_a2_0:A,4488
Decode_1/un3_fpgaprogrammedread_0_a2_0:B,4330
Decode_1/un3_fpgaprogrammedread_0_a2_0:C,3054
Decode_1/un3_fpgaprogrammedread_0_a2_0:Y,3054
SSITop_1/Serial2ParallelData[29]:CLK,15326
SSITop_1/Serial2ParallelData[29]:D,15326
SSITop_1/Serial2ParallelData[29]:EN,10706
SSITop_1/Serial2ParallelData[29]:Q,15326
SSITop_1/Serial2ParallelData[29]:SLn,11847
MDTTop_1/un1_discoverIdDataOut_0_iv_1[24]:A,12807
MDTTop_1/un1_discoverIdDataOut_0_iv_1[24]:B,9065
MDTTop_1/un1_discoverIdDataOut_0_iv_1[24]:C,13439
MDTTop_1/un1_discoverIdDataOut_0_iv_1[24]:D,12152
MDTTop_1/un1_discoverIdDataOut_0_iv_1[24]:Y,9065
ExpSigRoute_4/un5_serialmemorydatain_0_a2:A,474
ExpSigRoute_4/un5_serialmemorydatain_0_a2:B,376
ExpSigRoute_4/un5_serialmemorydatain_0_a2:C,-787
ExpSigRoute_4/un5_serialmemorydatain_0_a2:D,4634
ExpSigRoute_4/un5_serialmemorydatain_0_a2:Y,-787
Quad_1/QuadXface_3/QuadDataOut_1_2[21]:A,14231
Quad_1/QuadXface_3/QuadDataOut_1_2[21]:B,14004
Quad_1/QuadXface_3/QuadDataOut_1_2[21]:C,11640
Quad_1/QuadXface_3/QuadDataOut_1_2[21]:D,
Quad_1/QuadXface_3/QuadDataOut_1_2[21]:Y,11640
Quad_1/QuadXface_1/QuadDataOut_1_m4[3]:A,
Quad_1/QuadXface_1/QuadDataOut_1_m4[3]:B,13686
Quad_1/QuadXface_1/QuadDataOut_1_m4[3]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m4[3]:Y,13686
CtrlIO_1/State[1]:ALn,13503
CtrlIO_1/State[1]:CLK,13301
CtrlIO_1/State[1]:D,9332
CtrlIO_1/State[1]:Q,13301
MDTTop_1/StateMachine.StartInterrogation_1_RNO:A,5828
MDTTop_1/StateMachine.StartInterrogation_1_RNO:B,5778
MDTTop_1/StateMachine.StartInterrogation_1_RNO:Y,5778
Quad_1/QuadXface_2/HomeTriggerType[2]:CLK,14451
Quad_1/QuadXface_2/HomeTriggerType[2]:D,
Quad_1/QuadXface_2/HomeTriggerType[2]:EN,-10145
Quad_1/QuadXface_2/HomeTriggerType[2]:Q,14451
SSITop_1/un2_ssiread1:A,12989
SSITop_1/un2_ssiread1:B,12897
SSITop_1/un2_ssiread1:Y,12897
ExpModLED_1/ShiftRegister1_3_i_m2[3]:A,14333
ExpModLED_1/ShiftRegister1_3_i_m2[3]:B,12913
ExpModLED_1/ShiftRegister1_3_i_m2[3]:C,9180
ExpModLED_1/ShiftRegister1_3_i_m2[3]:Y,9180
WDT_1/WDTCounter_cry[19]:B,13898
WDT_1/WDTCounter_cry[19]:C,13980
WDT_1/WDTCounter_cry[19]:D,15044
WDT_1/WDTCounter_cry[19]:FCI,13518
WDT_1/WDTCounter_cry[19]:FCO,13518
WDT_1/WDTCounter_cry[19]:S,13556
Quad_1/QuadXface_6/Latch0Reg[12]:CLK,
Quad_1/QuadXface_6/Latch0Reg[12]:D,15287
Quad_1/QuadXface_6/Latch0Reg[12]:EN,13858
Quad_1/QuadXface_6/Latch0Reg[12]:Q,
Quad_1/QuadXface_6/HomeArm_1:A,-8429
Quad_1/QuadXface_6/HomeArm_1:B,-3791
Quad_1/QuadXface_6/HomeArm_1:C,14173
Quad_1/QuadXface_6/HomeArm_1:D,
Quad_1/QuadXface_6/HomeArm_1:Y,-8429
MDTTop_1/un7_data_0:A,2446
MDTTop_1/un7_data_0:B,161
MDTTop_1/un7_data_0:C,1350
MDTTop_1/un7_data_0:D,2234
MDTTop_1/un7_data_0:Y,161
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO[4]:A,16333
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO[4]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO[4]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO[4]:D,6030
MDTTop_1/un1_discoverIdDataOut_0_iv_13_RNO[4]:Y,6030
Quad_1/QuadXface_6/QL1[1]:CLK,14263
Quad_1/QuadXface_6/QL1[1]:D,15334
Quad_1/QuadXface_6/QL1[1]:Q,14263
Quad_1/QuadXface_5/QuadDataOut_1_2[17]:A,13733
Quad_1/QuadXface_5/QuadDataOut_1_2[17]:B,14739
Quad_1/QuadXface_5/QuadDataOut_1_2[17]:C,14968
Quad_1/QuadXface_5/QuadDataOut_1_2[17]:D,
Quad_1/QuadXface_5/QuadDataOut_1_2[17]:Y,13733
Quad_1/QuadXface_5/QuadCount_RNIP27F6[8]:A,14028
Quad_1/QuadXface_5/QuadCount_RNIP27F6[8]:B,10840
Quad_1/QuadXface_5/QuadCount_RNIP27F6[8]:C,13812
Quad_1/QuadXface_5/QuadCount_RNIP27F6[8]:FCI,10688
Quad_1/QuadXface_5/QuadCount_RNIP27F6[8]:FCO,10688
Quad_1/QuadXface_5/QuadCount_RNIP27F6[8]:S,10821
SSITop_1/un1_enable_1:A,14505
SSITop_1/un1_enable_1:B,14449
SSITop_1/un1_enable_1:C,13020
SSITop_1/un1_enable_1:D,12914
SSITop_1/un1_enable_1:Y,12914
MDTTop_1/un1_discoverIdDataOut_0_iv_2[20]:A,13897
MDTTop_1/un1_discoverIdDataOut_0_iv_2[20]:B,9065
MDTTop_1/un1_discoverIdDataOut_0_iv_2[20]:C,14817
MDTTop_1/un1_discoverIdDataOut_0_iv_2[20]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_2[20]:Y,9065
MDTTop_1/RisingB[2]:CLK,7002
MDTTop_1/RisingB[2]:D,7002
MDTTop_1/RisingB[2]:Q,7002
MDTTop_1/un1_discoverIdDataOut_0_iv_11[11]:A,8277
MDTTop_1/un1_discoverIdDataOut_0_iv_11[11]:B,5953
MDTTop_1/un1_discoverIdDataOut_0_iv_11[11]:C,6071
MDTTop_1/un1_discoverIdDataOut_0_iv_11[11]:D,12850
MDTTop_1/un1_discoverIdDataOut_0_iv_11[11]:Y,5953
MDTTop_1/delaydone_0_a2:A,3511
MDTTop_1/delaydone_0_a2:B,3411
MDTTop_1/delaydone_0_a2:C,3364
MDTTop_1/delaydone_0_a2:D,3238
MDTTop_1/delaydone_0_a2:Y,3238
Analog_1/Ser2Par_1/S2P_Data_3[0]:A,13271
Analog_1/Ser2Par_1/S2P_Data_3[0]:B,13180
Analog_1/Ser2Par_1/S2P_Data_3[0]:C,11432
Analog_1/Ser2Par_1/S2P_Data_3[0]:Y,11432
SSITop_2/DelayTerminalCount[7]:CLK,13017
SSITop_2/DelayTerminalCount[7]:D,
SSITop_2/DelayTerminalCount[7]:EN,-7666
SSITop_2/DelayTerminalCount[7]:Q,13017
SSITop_2/DelayCounter_cry[5]:B,13916
SSITop_2/DelayCounter_cry[5]:FCI,13813
SSITop_2/DelayCounter_cry[5]:FCO,13813
SSITop_2/DelayCounter_cry[5]:S,14003
Quad_1/QuadXface_6/HomeReg[5]:CLK,
Quad_1/QuadXface_6/HomeReg[5]:D,15287
Quad_1/QuadXface_6/HomeReg[5]:EN,15120
Quad_1/QuadXface_6/HomeReg[5]:Q,
MDTTop_2/CountRA[1]:CLK,5469
MDTTop_2/CountRA[1]:D,5736
MDTTop_2/CountRA[1]:EN,5496
MDTTop_2/CountRA[1]:Q,5469
MDTTop_2/CountRA[1]:SLn,6387
Quad_1/QuadXface_5/QuadCount[13]:CLK,9845
Quad_1/QuadXface_5/QuadCount[13]:D,10726
Quad_1/QuadXface_5/QuadCount[13]:Q,9845
Quad_1/QuadXface_5/QuadCount[13]:SLn,11847
MDTTop_1/RisingACountEnableLatch_1:A,5984
MDTTop_1/RisingACountEnableLatch_1:B,5874
MDTTop_1/RisingACountEnableLatch_1:C,5820
MDTTop_1/RisingACountEnableLatch_1:Y,5820
SSITop_2/un1_enable_2:A,14374
SSITop_2/un1_enable_2:B,14318
SSITop_2/un1_enable_2:C,12889
SSITop_2/un1_enable_2:D,12775
SSITop_2/un1_enable_2:Y,12775
Quad_1/QuadXface_2/HomeReg[14]:CLK,
Quad_1/QuadXface_2/HomeReg[14]:D,15287
Quad_1/QuadXface_2/HomeReg[14]:EN,15120
Quad_1/QuadXface_2/HomeReg[14]:Q,
Quad_1/QuadXface_5/RisingHome_1_0_a2:A,14317
Quad_1/QuadXface_5/RisingHome_1_0_a2:B,14207
Quad_1/QuadXface_5/RisingHome_1_0_a2:Y,14207
Quad_1/QuadXface_3/HomeReg[3]:CLK,
Quad_1/QuadXface_3/HomeReg[3]:D,15287
Quad_1/QuadXface_3/HomeReg[3]:EN,15120
Quad_1/QuadXface_3/HomeReg[3]:Q,
DIO8_1/D8InputReg3[4]:CLK,
DIO8_1/D8InputReg3[4]:D,15303
DIO8_1/D8InputReg3[4]:EN,13656
DIO8_1/D8InputReg3[4]:Q,
DATA_iobuf[8]/U0/U_IOINFF:A,
DATA_iobuf[8]/U0/U_IOINFF:Y,
ExpModLED_1/ShiftRegister3_3_i_m2[2]:A,14333
ExpModLED_1/ShiftRegister3_3_i_m2[2]:B,12913
ExpModLED_1/ShiftRegister3_3_i_m2[2]:C,9207
ExpModLED_1/ShiftRegister3_3_i_m2[2]:Y,9207
Analog_1/StateMach_1/State[6]:CLK,11637
Analog_1/StateMach_1/State[6]:D,8769
Analog_1/StateMach_1/State[6]:Q,11637
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[13]:CLK,-12988
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[13]:D,15303
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[13]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID3_1_fast[13]:Q,-12988
DiscID_1/DiscExpID_1/ExpansionID3_1[7]:CLK,15326
DiscID_1/DiscExpID_1/ExpansionID3_1[7]:D,15318
DiscID_1/DiscExpID_1/ExpansionID3_1[7]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID3_1[7]:Q,15326
DIO8_1/InputShiftRegister[1]:CLK,15334
DIO8_1/InputShiftRegister[1]:D,15334
DIO8_1/InputShiftRegister[1]:EN,9791
DIO8_1/InputShiftRegister[1]:Q,15334
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[11]:A,10698
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[11]:B,10622
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[11]:C,10955
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[11]:D,10650
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[11]:FCO,
Analog_1/Ser2Par_1/S2P_Data_6_1_0_wmux[11]:Y,10622
MDTTop_1/Delay_cry[5]:B,5659
MDTTop_1/Delay_cry[5]:FCI,5556
MDTTop_1/Delay_cry[5]:FCO,5556
MDTTop_1/Delay_cry[5]:S,5670
DiscID_1/DiscExpID_1/ExpansionID3_1_RNIC4OG1[13]:A,-11669
DiscID_1/DiscExpID_1/ExpansionID3_1_RNIC4OG1[13]:B,-13037
DiscID_1/DiscExpID_1/ExpansionID3_1_RNIC4OG1[13]:C,-11844
DiscID_1/DiscExpID_1/ExpansionID3_1_RNIC4OG1[13]:D,-11954
DiscID_1/DiscExpID_1/ExpansionID3_1_RNIC4OG1[13]:Y,-13037
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_11:IPENn,
SSITop_1/SSIDataLatch_Z[8]:CLK,
SSITop_1/SSIDataLatch_Z[8]:D,15326
SSITop_1/SSIDataLatch_Z[8]:EN,12103
SSITop_1/SSIDataLatch_Z[8]:Q,
DIO8_1/D8OutputReg3[27]:ALn,-4495
DIO8_1/D8OutputReg3[27]:CLK,13090
DIO8_1/D8OutputReg3[27]:D,
DIO8_1/D8OutputReg3[27]:EN,-8813
DIO8_1/D8OutputReg3[27]:Q,13090
Analog_1/Ser2Par_1/S2P_Data_7[3]:A,13071
Analog_1/Ser2Par_1/S2P_Data_7[3]:B,10631
Analog_1/Ser2Par_1/S2P_Data_7[3]:C,10565
Analog_1/Ser2Par_1/S2P_Data_7[3]:Y,10565
SerMemInt_1/un1_serialdatainputenable_0_a2:A,14104
SerMemInt_1/un1_serialdatainputenable_0_a2:B,14059
SerMemInt_1/un1_serialdatainputenable_0_a2:C,11644
SerMemInt_1/un1_serialdatainputenable_0_a2:D,13420
SerMemInt_1/un1_serialdatainputenable_0_a2:Y,11644
DIO8_1/un1_IntDout_iv_0[4]:A,13193
DIO8_1/un1_IntDout_iv_0[4]:B,13079
DIO8_1/un1_IntDout_iv_0[4]:C,10501
DIO8_1/un1_IntDout_iv_0[4]:D,10395
DIO8_1/un1_IntDout_iv_0[4]:Y,10395
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_31:IPENn,
Quad_1/QuadXface_5/QuadDataOut_1_m2s2_0_a2:A,
Quad_1/QuadXface_5/QuadDataOut_1_m2s2_0_a2:B,13892
Quad_1/QuadXface_5/QuadDataOut_1_m2s2_0_a2:C,13606
Quad_1/QuadXface_5/QuadDataOut_1_m2s2_0_a2:D,11292
Quad_1/QuadXface_5/QuadDataOut_1_m2s2_0_a2:Y,11292
DIO8_1/D8InputReg3[6]:CLK,
DIO8_1/D8InputReg3[6]:D,15303
DIO8_1/D8InputReg3[6]:EN,13656
DIO8_1/D8InputReg3[6]:Q,
MDTTop_2/FallingB[2]:CLK,7002
MDTTop_2/FallingB[2]:D,7002
MDTTop_2/FallingB[2]:Q,7002
ExpModLED_1/Exp2LED_7_i_m2[2]:A,
ExpModLED_1/Exp2LED_7_i_m2[2]:B,-12221
ExpModLED_1/Exp2LED_7_i_m2[2]:C,-9973
ExpModLED_1/Exp2LED_7_i_m2[2]:Y,-12221
Quad_1/QuadXface_2/QuadLatch[8]:CLK,
Quad_1/QuadXface_2/QuadLatch[8]:D,15287
Quad_1/QuadXface_2/QuadLatch[8]:EN,12103
Quad_1/QuadXface_2/QuadLatch[8]:Q,
ExpModLED_1/ShiftRegister0[5]:CLK,15334
ExpModLED_1/ShiftRegister0[5]:D,15334
ExpModLED_1/ShiftRegister0[5]:EN,10421
ExpModLED_1/ShiftRegister0[5]:Q,15334
ExpModLED_1/ShiftRegister0[5]:SLn,11310
Quad_1/QuadXface_2/PostCount_RNO:A,14235
Quad_1/QuadXface_2/PostCount_RNO:B,14260
Quad_1/QuadXface_2/PostCount_RNO:Y,14235
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[7]:A,5959
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[7]:B,12843
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[7]:C,11730
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[7]:D,12402
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO[7]:Y,5959
Quad_1/QuadXface_1/Latch0Reg[8]:CLK,
Quad_1/QuadXface_1/Latch0Reg[8]:D,15287
Quad_1/QuadXface_1/Latch0Reg[8]:EN,13858
Quad_1/QuadXface_1/Latch0Reg[8]:Q,
DIO8_1/un1_IntDout_iv_0[1]:A,13193
DIO8_1/un1_IntDout_iv_0[1]:B,13079
DIO8_1/un1_IntDout_iv_0[1]:C,10501
DIO8_1/un1_IntDout_iv_0[1]:D,10395
DIO8_1/un1_IntDout_iv_0[1]:Y,10395
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[4]:A,12566
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[4]:B,12359
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[4]:C,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[4]:D,
Quad_1/QuadXface_5/QuadDataOut_1_m2_2[4]:Y,12359
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_12:IPA,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_12:IPC,
DIO8_1/un1_IntDout_iv_0[13]:A,13193
DIO8_1/un1_IntDout_iv_0[13]:B,13079
DIO8_1/un1_IntDout_iv_0[13]:C,10501
DIO8_1/un1_IntDout_iv_0[13]:D,10395
DIO8_1/un1_IntDout_iv_0[13]:Y,10395
Quad_1/QuadXface_6/HomeReg[7]:CLK,
Quad_1/QuadXface_6/HomeReg[7]:D,15287
Quad_1/QuadXface_6/HomeReg[7]:EN,15120
Quad_1/QuadXface_6/HomeReg[7]:Q,
Quad_1/QuadXface_2/QA_RNICRE9[2]:A,-3574
Quad_1/QuadXface_2/QA_RNICRE9[2]:B,-3629
Quad_1/QuadXface_2/QA_RNICRE9[2]:Y,-3629
DiscID_1/DiscExpID_1/ShiftEnable:CLK,12843
DiscID_1/DiscExpID_1/ShiftEnable:D,14207
DiscID_1/DiscExpID_1/ShiftEnable:EN,10797
DiscID_1/DiscExpID_1/ShiftEnable:Q,12843
DiscID_1/DiscExpID_1/ShiftEnable:SLn,14004
DIO8_1/d8DataOut_m6_cZ[11]:A,14597
DIO8_1/d8DataOut_m6_cZ[11]:B,13439
DIO8_1/d8DataOut_m6_cZ[11]:C,11046
DIO8_1/d8DataOut_m6_cZ[11]:D,
DIO8_1/d8DataOut_m6_cZ[11]:Y,11046
Analog_1/DataBuf_1/AddrBank0_0_a2_1[6]:A,12592
Analog_1/DataBuf_1/AddrBank0_0_a2_1[6]:B,12501
Analog_1/DataBuf_1/AddrBank0_0_a2_1[6]:C,-12086
Analog_1/DataBuf_1/AddrBank0_0_a2_1[6]:D,-12153
Analog_1/DataBuf_1/AddrBank0_0_a2_1[6]:Y,-12153
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[10]:CLK,10931
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[10]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[10]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[10]:Q,10931
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[10]:SLn,9714
DIO8_1/IntDout_3_1_0_wmux[29]:A,10827
DIO8_1/IntDout_3_1_0_wmux[29]:B,10501
DIO8_1/IntDout_3_1_0_wmux[29]:C,12291
DIO8_1/IntDout_3_1_0_wmux[29]:D,11986
DIO8_1/IntDout_3_1_0_wmux[29]:FCO,
DIO8_1/IntDout_3_1_0_wmux[29]:Y,10501
ClkCtrl_1/un9_enablecount:A,14271
ClkCtrl_1/un9_enablecount:B,14199
ClkCtrl_1/un9_enablecount:C,14104
ClkCtrl_1/un9_enablecount:Y,14104
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[1]:CLK,10626
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[1]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[1]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[1]:Q,10626
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[1]:SLn,9714
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux[4]:A,12719
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux[4]:B,12583
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux[4]:C,11045
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux[4]:D,
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux[4]:FCO,
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux[4]:Y,11045
ExpModLED_1/expLedDataOut_1_m6_cZ[2]:A,14014
ExpModLED_1/expLedDataOut_1_m6_cZ[2]:B,15221
ExpModLED_1/expLedDataOut_1_m6_cZ[2]:C,15320
ExpModLED_1/expLedDataOut_1_m6_cZ[2]:D,10580
ExpModLED_1/expLedDataOut_1_m6_cZ[2]:Y,10580
Exp1Data_iobuf[4]/U0/U_IOINFF:A,
Exp1Data_iobuf[4]/U0/U_IOINFF:Y,
SSITop_1/DelayCounter_cry[3]:B,13878
SSITop_1/DelayCounter_cry[3]:FCI,13813
SSITop_1/DelayCounter_cry[3]:FCO,13813
SSITop_1/DelayCounter_cry[3]:S,14041
SerMemInt_1/un1_StateMachine_10_0_o2:A,10788
SerMemInt_1/un1_StateMachine_10_0_o2:B,10720
SerMemInt_1/un1_StateMachine_10_0_o2:C,10644
SerMemInt_1/un1_StateMachine_10_0_o2:Y,10644
M_SPROM_DATA_iobuf_RNIL1AC4:A,
M_SPROM_DATA_iobuf_RNIL1AC4:B,
M_SPROM_DATA_iobuf_RNIL1AC4:C,121
M_SPROM_DATA_iobuf_RNIL1AC4:D,-2092
M_SPROM_DATA_iobuf_RNIL1AC4:Y,-2092
MDTTop_1/StartInterrogation:CLK,2399
MDTTop_1/StartInterrogation:D,5684
MDTTop_1/StartInterrogation:EN,-3830
MDTTop_1/StartInterrogation:Q,2399
MDTTop_1/StartInterrogation:SLn,-2980
ExpModLED_1/un36_data_i_a2_i_a2:A,6013
ExpModLED_1/un36_data_i_a2_i_a2:B,3615
ExpModLED_1/un36_data_i_a2_i_a2:C,4695
ExpModLED_1/un36_data_i_a2_i_a2:Y,3615
SerMemInt_1/SerialDataOutputMux[3]:A,14209
SerMemInt_1/SerialDataOutputMux[3]:B,6221
SerMemInt_1/SerialDataOutputMux[3]:C,5161
SerMemInt_1/SerialDataOutputMux[3]:D,12888
SerMemInt_1/SerialDataOutputMux[3]:Y,5161
SSITop_2/DelayCounter_cry[9]:B,13992
SSITop_2/DelayCounter_cry[9]:FCI,13813
SSITop_2/DelayCounter_cry[9]:FCO,13813
SSITop_2/DelayCounter_cry[9]:S,13927
Quad_1/QuadXface_2/QuadDataOut_1_m4[3]:A,
Quad_1/QuadXface_2/QuadDataOut_1_m4[3]:B,12653
Quad_1/QuadXface_2/QuadDataOut_1_m4[3]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m4[3]:Y,12653
Decode_1/un1_discoverIdDataOut_0_iv_4[27]:A,8667
Decode_1/un1_discoverIdDataOut_0_iv_4[27]:B,7278
Decode_1/un1_discoverIdDataOut_0_iv_4[27]:Y,7278
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_4:IPC,
MDTTop_2/Edge[2]:CLK,4688
MDTTop_2/Edge[2]:D,2869
MDTTop_2/Edge[2]:Q,4688
DiscID_1/DiscCtrlID_1/M_Card_ID_LOAD_RNO:A,14302
DiscID_1/DiscCtrlID_1/M_Card_ID_LOAD_RNO:B,14184
DiscID_1/DiscCtrlID_1/M_Card_ID_LOAD_RNO:C,14153
DiscID_1/DiscCtrlID_1/M_Card_ID_LOAD_RNO:Y,14153
Quad_1/QuadXface_2/HomeReg[2]:CLK,
Quad_1/QuadXface_2/HomeReg[2]:D,15287
Quad_1/QuadXface_2/HomeReg[2]:EN,15120
Quad_1/QuadXface_2/HomeReg[2]:Q,
DIO8_1/OutputShiftRegister[5]:CLK,14235
DIO8_1/OutputShiftRegister[5]:D,8574
DIO8_1/OutputShiftRegister[5]:EN,6623
DIO8_1/OutputShiftRegister[5]:Q,14235
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[15]:CLK,11027
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[15]:D,15326
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[15]:EN,7490
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[15]:Q,11027
Analog_1/Ser2Par_1/S2P_M1Ch0_Data[15]:SLn,9714
MDTTop_2/State[3]:CLK,3275
MDTTop_2/State[3]:D,-3745
MDTTop_2/State[3]:Q,3275
Analog_1/StateMach_1/InterConversionDelayCNTR[3]:CLK,10623
Analog_1/StateMach_1/InterConversionDelayCNTR[3]:D,9596
Analog_1/StateMach_1/InterConversionDelayCNTR[3]:EN,9726
Analog_1/StateMach_1/InterConversionDelayCNTR[3]:Q,10623
Decode_1/un1_data_17_4:A,8263
Decode_1/un1_data_17_4:B,9462
Decode_1/un1_data_17_4:C,5771
Decode_1/un1_data_17_4:D,6704
Decode_1/un1_data_17_4:Y,5771
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_1:IPCLKn,
SerMemInt_1/SerialMemoryClockEnableCounter_n3:A,10819
SerMemInt_1/SerialMemoryClockEnableCounter_n3:B,9645
SerMemInt_1/SerialMemoryClockEnableCounter_n3:C,14111
SerMemInt_1/SerialMemoryClockEnableCounter_n3:Y,9645
Quad_1/QuadXface_5/IndexEdgeDetected_1_0_0:A,14379
Quad_1/QuadXface_5/IndexEdgeDetected_1_0_0:B,14227
Quad_1/QuadXface_5/IndexEdgeDetected_1_0_0:C,12824
Quad_1/QuadXface_5/IndexEdgeDetected_1_0_0:D,12888
Quad_1/QuadXface_5/IndexEdgeDetected_1_0_0:Y,12824
FPGA_Test_obuf/U0/U_IOENFF:A,
FPGA_Test_obuf/U0/U_IOENFF:Y,
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[8]:CLK,10725
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[8]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[8]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[8]:Q,10725
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[8]:SLn,9714
LatCnt_1/LatencyCounter_cry[5]:B,5279
LatCnt_1/LatencyCounter_cry[5]:FCI,5176
LatCnt_1/LatencyCounter_cry[5]:FCO,5176
LatCnt_1/LatencyCounter_cry[5]:S,5670
CtrlOut_1/StateMachine.ShiftEnable_3_u:A,14240
CtrlOut_1/StateMachine.ShiftEnable_3_u:B,12922
CtrlOut_1/StateMachine.ShiftEnable_3_u:C,14160
CtrlOut_1/StateMachine.ShiftEnable_3_u:D,13994
CtrlOut_1/StateMachine.ShiftEnable_3_u:Y,12922
Analog_1/Ser2Par_1/S2P_Data_7[10]:A,13038
Analog_1/Ser2Par_1/S2P_Data_7[10]:B,10598
Analog_1/Ser2Par_1/S2P_Data_7[10]:C,10532
Analog_1/Ser2Par_1/S2P_Data_7[10]:Y,10532
Quad_1/QuadXface_4/HomeReg[7]:CLK,
Quad_1/QuadXface_4/HomeReg[7]:D,15287
Quad_1/QuadXface_4/HomeReg[7]:EN,15120
Quad_1/QuadXface_4/HomeReg[7]:Q,
ExpModLED_1/ShiftRegister0_RNO[0]:A,15635
ExpModLED_1/ShiftRegister0_RNO[0]:B,15552
ExpModLED_1/ShiftRegister0_RNO[0]:C,12819
ExpModLED_1/ShiftRegister0_RNO[0]:D,10330
ExpModLED_1/ShiftRegister0_RNO[0]:Y,10330
SSITop_2/DataLineHi:CLK,-3727
SSITop_2/DataLineHi:D,6241
SSITop_2/DataLineHi:EN,15244
SSITop_2/DataLineHi:Q,-3727
Quad_1/QuadXface_1/QuadLatch[8]:CLK,
Quad_1/QuadXface_1/QuadLatch[8]:D,15287
Quad_1/QuadXface_1/QuadLatch[8]:EN,12103
Quad_1/QuadXface_1/QuadLatch[8]:Q,
DIO8_1/D8OutputReg0[28]:ALn,-4495
DIO8_1/D8OutputReg0[28]:CLK,13292
DIO8_1/D8OutputReg0[28]:D,
DIO8_1/D8OutputReg0[28]:EN,-9145
DIO8_1/D8OutputReg0[28]:Q,13292
Decode_1/un3_fpgaidread_0_a2:A,3691
Decode_1/un3_fpgaidread_0_a2:B,3635
Decode_1/un3_fpgaidread_0_a2:C,1558
Decode_1/un3_fpgaidread_0_a2:D,1350
Decode_1/un3_fpgaidread_0_a2:Y,1350
Quad_1/QuadXface_5/QuadDataOut_1[14]:A,13588
Quad_1/QuadXface_5/QuadDataOut_1[14]:B,14594
Quad_1/QuadXface_5/QuadDataOut_1[14]:C,13421
Quad_1/QuadXface_5/QuadDataOut_1[14]:D,12084
Quad_1/QuadXface_5/QuadDataOut_1[14]:Y,12084
Analog_1/Ser2Par_1/S2P_Data_7[11]:A,13062
Analog_1/Ser2Par_1/S2P_Data_7[11]:B,10622
Analog_1/Ser2Par_1/S2P_Data_7[11]:C,10556
Analog_1/Ser2Par_1/S2P_Data_7[11]:Y,10556
WDT_1/WDTCounter_cry[8]:B,13689
WDT_1/WDTCounter_cry[8]:C,13810
WDT_1/WDTCounter_cry[8]:D,14835
WDT_1/WDTCounter_cry[8]:FCI,13518
WDT_1/WDTCounter_cry[8]:FCO,13518
WDT_1/WDTCounter_cry[8]:S,13765
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[11]:CLK,11955
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[11]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[11]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[11]:Q,11955
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[11]:SLn,9714
SerMemInt_1/SecondPassRead_RNO:A,14271
SerMemInt_1/SecondPassRead_RNO:B,14161
SerMemInt_1/SecondPassRead_RNO:Y,14161
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[10]:A,6071
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[10]:B,15019
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[10]:C,13977
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[10]:D,13546
MDTTop_1/un1_discoverIdDataOut_0_iv_11_RNO[10]:Y,6071
MDTTop_2/delaydone_0_a2:A,3540
MDTTop_2/delaydone_0_a2:B,3440
MDTTop_2/delaydone_0_a2:C,3393
MDTTop_2/delaydone_0_a2:D,3267
MDTTop_2/delaydone_0_a2:Y,3267
Decode_1/un1_exp1quadledstatusread_0_a2:A,8127
Decode_1/un1_exp1quadledstatusread_0_a2:B,10276
Decode_1/un1_exp1quadledstatusread_0_a2:Y,8127
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIEMI2[10]:A,-12850
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIEMI2[10]:B,-12914
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIEMI2[10]:C,-12981
DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIEMI2[10]:Y,-12981
Quad_1/QuadXface_4/Latch0Reg[10]:CLK,
Quad_1/QuadXface_4/Latch0Reg[10]:D,15287
Quad_1/QuadXface_4/Latch0Reg[10]:EN,13858
Quad_1/QuadXface_4/Latch0Reg[10]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_1[20]:A,9393
MDTTop_1/un1_discoverIdDataOut_0_iv_1[20]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_1[20]:C,12439
MDTTop_1/un1_discoverIdDataOut_0_iv_1[20]:D,7925
MDTTop_1/un1_discoverIdDataOut_0_iv_1[20]:Y,7925
DIO8_1/OutputShiftRegister[11]:CLK,14235
DIO8_1/OutputShiftRegister[11]:D,8574
DIO8_1/OutputShiftRegister[11]:EN,6623
DIO8_1/OutputShiftRegister[11]:Q,14235
Quad_1/QuadXface_1/QL0[2]:CLK,14215
Quad_1/QuadXface_1/QL0[2]:D,15318
Quad_1/QuadXface_1/QL0[2]:Q,14215
Quad_1/QuadXface_4/RisingLatch1:CLK,13059
Quad_1/QuadXface_4/RisingLatch1:D,14215
Quad_1/QuadXface_4/RisingLatch1:Q,13059
Quad_1/QuadXface_3/HomeTriggerType[1]:CLK,14341
Quad_1/QuadXface_3/HomeTriggerType[1]:D,
Quad_1/QuadXface_3/HomeTriggerType[1]:EN,-10013
Quad_1/QuadXface_3/HomeTriggerType[1]:Q,14341
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[25]:A,6030
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[25]:B,9614
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[25]:C,4677
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[25]:D,3420
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[25]:Y,3420
MDTTop_1/PWMMagnetFaultLatch:CLK,2448
MDTTop_1/PWMMagnetFaultLatch:D,4597
MDTTop_1/PWMMagnetFaultLatch:Q,2448
DiscID_1/DiscExpID_1/ExpansionID2_1[6]:CLK,15326
DiscID_1/DiscExpID_1/ExpansionID2_1[6]:D,15326
DiscID_1/DiscExpID_1/ExpansionID2_1[6]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID2_1[6]:Q,15326
Quad_1/QuadXface_2/QB[0]:CLK,15334
Quad_1/QuadXface_2/QB[0]:D,9515
Quad_1/QuadXface_2/QB[0]:Q,15334
MDTTop_2/CountRA[13]:CLK,5697
MDTTop_2/CountRA[13]:D,5518
MDTTop_2/CountRA[13]:EN,5496
MDTTop_2/CountRA[13]:Q,5697
MDTTop_2/CountRA[13]:SLn,6387
Exp2Data_iobuf[1]/U0/U_IOENFF:A,
Exp2Data_iobuf[1]/U0/U_IOENFF:Y,
ExpModLED_1/ClearExpLEDLatch:ALn,13503
ExpModLED_1/ClearExpLEDLatch:CLK,-3806
ExpModLED_1/ClearExpLEDLatch:D,12802
ExpModLED_1/ClearExpLEDLatch:EN,11066
ExpModLED_1/ClearExpLEDLatch:Q,-3806
DIO8_1/State_Z[1]:ALn,13503
DIO8_1/State_Z[1]:CLK,10712
DIO8_1/State_Z[1]:D,10861
DIO8_1/State_Z[1]:Q,10712
Analog_1/StateMach_1/StateMachine.intSerial2ParallelEN_3_f0:A,14325
Analog_1/StateMach_1/StateMachine.intSerial2ParallelEN_3_f0:B,10802
Analog_1/StateMach_1/StateMachine.intSerial2ParallelEN_3_f0:C,10789
Analog_1/StateMach_1/StateMachine.intSerial2ParallelEN_3_f0:Y,10789
ExpSigRoute_2/un1_expa_clk_u_0_a2_0[5]:A,
ExpSigRoute_2/un1_expa_clk_u_0_a2_0[5]:B,
ExpSigRoute_2/un1_expa_clk_u_0_a2_0[5]:C,
ExpSigRoute_2/un1_expa_clk_u_0_a2_0[5]:Y,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[9]:A,13455
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[9]:B,13455
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[9]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[9]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[9]:Y,13455
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[15]:A,10261
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[15]:B,10202
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[15]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[15]:D,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[15]:Y,10202
LatCnt_1/LatencyCounter_cry[4]:B,5260
LatCnt_1/LatencyCounter_cry[4]:FCI,5176
LatCnt_1/LatencyCounter_cry[4]:FCO,5176
LatCnt_1/LatencyCounter_cry[4]:S,5689
ExpModLED_1/ShiftRegister1[4]:CLK,15334
ExpModLED_1/ShiftRegister1[4]:D,15334
ExpModLED_1/ShiftRegister1[4]:EN,10421
ExpModLED_1/ShiftRegister1[4]:Q,15334
ExpModLED_1/ShiftRegister1[4]:SLn,11310
ExpModLED_1/m84_0_a2:A,9988
ExpModLED_1/m84_0_a2:B,5851
ExpModLED_1/m84_0_a2:C,13010
ExpModLED_1/m84_0_a2:Y,5851
Quad_1/QuadXface_1/QuadDataOut_1_2[17]:A,15177
Quad_1/QuadXface_1/QuadDataOut_1_2[17]:B,14950
Quad_1/QuadXface_1/QuadDataOut_1_2[17]:C,12586
Quad_1/QuadXface_1/QuadDataOut_1_2[17]:D,
Quad_1/QuadXface_1/QuadDataOut_1_2[17]:Y,12586
Quad_1/QuadXface_1/QH[2]:CLK,14215
Quad_1/QuadXface_1/QH[2]:D,15318
Quad_1/QuadXface_1/QH[2]:Q,14215
MDTTop_1/un1_discoverIdDataOut_0_iv_2[2]:A,
MDTTop_1/un1_discoverIdDataOut_0_iv_2[2]:B,11787
MDTTop_1/un1_discoverIdDataOut_0_iv_2[2]:C,13977
MDTTop_1/un1_discoverIdDataOut_0_iv_2[2]:D,4847
MDTTop_1/un1_discoverIdDataOut_0_iv_2[2]:Y,4847
Decode_1/un5_expansion4idread_0_a2:A,4900
Decode_1/un5_expansion4idread_0_a2:B,4742
Decode_1/un5_expansion4idread_0_a2:C,2392
Decode_1/un5_expansion4idread_0_a2:D,3370
Decode_1/un5_expansion4idread_0_a2:Y,2392
Quad_1/QuadXface_5/LatchedDec_1_0_0_x2:A,-3754
Quad_1/QuadXface_5/LatchedDec_1_0_0_x2:B,-3837
Quad_1/QuadXface_5/LatchedDec_1_0_0_x2:Y,-3837
MDTTop_1/un1_discoverIdDataOut_0_iv_9[17]:A,13950
MDTTop_1/un1_discoverIdDataOut_0_iv_9[17]:B,6997
MDTTop_1/un1_discoverIdDataOut_0_iv_9[17]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_9[17]:D,4730
MDTTop_1/un1_discoverIdDataOut_0_iv_9[17]:Y,4730
MDTTop_1/un1_discoverIdDataOut_0_iv_8[18]:A,13805
MDTTop_1/un1_discoverIdDataOut_0_iv_8[18]:B,9248
MDTTop_1/un1_discoverIdDataOut_0_iv_8[18]:C,2261
MDTTop_1/un1_discoverIdDataOut_0_iv_8[18]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_8[18]:Y,2261
MDTTop_1/un528_data_i_a2:A,8127
MDTTop_1/un528_data_i_a2:B,161
MDTTop_1/un528_data_i_a2:C,9117
MDTTop_1/un528_data_i_a2:Y,161
SSITop_2/SSIDataLatch[2]:CLK,
SSITop_2/SSIDataLatch[2]:D,15326
SSITop_2/SSIDataLatch[2]:EN,12103
SSITop_2/SSIDataLatch[2]:Q,
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[15]:CLK,-12206
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[15]:D,15310
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[15]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID1_1_fast[15]:Q,-12206
DIO8_1/D8OutputReg2[23]:ALn,-4495
DIO8_1/D8OutputReg2[23]:CLK,13350
DIO8_1/D8OutputReg2[23]:D,
DIO8_1/D8OutputReg2[23]:EN,-9175
DIO8_1/D8OutputReg2[23]:Q,13350
Quad_1/QuadXface_6/QuadDataOut_1_m2[3]:A,14035
Quad_1/QuadXface_6/QuadDataOut_1_m2[3]:B,14015
Quad_1/QuadXface_6/QuadDataOut_1_m2[3]:C,12832
Quad_1/QuadXface_6/QuadDataOut_1_m2[3]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2[3]:Y,12832
Quad_1/QuadXface_1/QuadCount_RNIK0FD5[5]:A,13971
Quad_1/QuadXface_1/QuadCount_RNIK0FD5[5]:B,10783
Quad_1/QuadXface_1/QuadCount_RNIK0FD5[5]:C,13761
Quad_1/QuadXface_1/QuadCount_RNIK0FD5[5]:FCI,10688
Quad_1/QuadXface_1/QuadCount_RNIK0FD5[5]:FCO,10688
Quad_1/QuadXface_1/QuadCount_RNIK0FD5[5]:S,10876
DIO8_1/IntDout_3_1_0_wmux[10]:A,10721
DIO8_1/IntDout_3_1_0_wmux[10]:B,10395
DIO8_1/IntDout_3_1_0_wmux[10]:C,12185
DIO8_1/IntDout_3_1_0_wmux[10]:D,11880
DIO8_1/IntDout_3_1_0_wmux[10]:FCO,
DIO8_1/IntDout_3_1_0_wmux[10]:Y,10395
CtrlIO_1/Count[2]:ALn,13503
CtrlIO_1/Count[2]:CLK,10679
CtrlIO_1/Count[2]:D,8294
CtrlIO_1/Count[2]:Q,10679
Quad_1/QuadXface_3/Latch0ArmedState[2]:CLK,13470
Quad_1/QuadXface_3/Latch0ArmedState[2]:D,-10978
Quad_1/QuadXface_3/Latch0ArmedState[2]:Q,13470
MDTTop_2/Delay_cry[6]:B,5670
MDTTop_2/Delay_cry[6]:FCI,5556
MDTTop_2/Delay_cry[6]:FCO,5556
MDTTop_2/Delay_cry[6]:S,5651
DiscID_1/DiscExpID_1/ExpansionID1_1[9]:CLK,-12184
DiscID_1/DiscExpID_1/ExpansionID1_1[9]:D,15310
DiscID_1/DiscExpID_1/ExpansionID1_1[9]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID1_1[9]:Q,-12184
Analog_1/DataBuf_1/AddrBank1_0[6]:A,13795
Analog_1/DataBuf_1/AddrBank1_0[6]:B,9098
Analog_1/DataBuf_1/AddrBank1_0[6]:C,
Analog_1/DataBuf_1/AddrBank1_0[6]:D,13695
Analog_1/DataBuf_1/AddrBank1_0[6]:Y,9098
Quad_1/QuadXface_4/HomeReg[0]:CLK,
Quad_1/QuadXface_4/HomeReg[0]:D,15287
Quad_1/QuadXface_4/HomeReg[0]:EN,15120
Quad_1/QuadXface_4/HomeReg[0]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[7]:A,2609
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[7]:B,7752
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[7]:C,4797
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[7]:D,5715
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[7]:Y,2609
Exp0Data_iobuf[1]/U0/U_IOENFF:A,
Exp0Data_iobuf[1]/U0/U_IOENFF:Y,
MDTTop_1/intDataValid_2:A,5930
MDTTop_1/intDataValid_2:B,5743
MDTTop_1/intDataValid_2:C,5843
MDTTop_1/intDataValid_2:D,5755
MDTTop_1/intDataValid_2:Y,5743
ExpSigRoute_2/un1_expdata_0:A,
ExpSigRoute_2/un1_expdata_0:B,
ExpSigRoute_2/un1_expdata_0:C,
ExpSigRoute_2/un1_expdata_0:D,
ExpSigRoute_2/un1_expdata_0:Y,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_1:IPA,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_1:IPB,
DIO8_1/IntDout_3_i_m2_1_0_wmux[7]:A,10721
DIO8_1/IntDout_3_i_m2_1_0_wmux[7]:B,10395
DIO8_1/IntDout_3_i_m2_1_0_wmux[7]:C,12185
DIO8_1/IntDout_3_i_m2_1_0_wmux[7]:D,11880
DIO8_1/IntDout_3_i_m2_1_0_wmux[7]:FCO,
DIO8_1/IntDout_3_i_m2_1_0_wmux[7]:Y,10395
Quad_1/QuadXface_2/IllegalTransitionLat_RNO:A,11088
Quad_1/QuadXface_2/IllegalTransitionLat_RNO:B,12843
Quad_1/QuadXface_2/IllegalTransitionLat_RNO:Y,11088
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux_0[1]:A,12332
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux_0[1]:B,14647
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux_0[1]:C,
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux_0[1]:D,
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux_0[1]:FCI,
Quad_1/QuadXface_1/QuadDataOut_1_1_0_wmux_0[1]:Y,12332
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_26:C,14007
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_26:IPC,14007
Quad_1/QuadXface_3/ABreak:CLK,
Quad_1/QuadXface_3/ABreak:D,9548
Quad_1/QuadXface_3/ABreak:EN,12103
Quad_1/QuadXface_3/ABreak:Q,
Quad_1/QuadXface_1/LatchedInc_1_0:A,-3516
Quad_1/QuadXface_1/LatchedInc_1_0:B,-3622
Quad_1/QuadXface_1/LatchedInc_1_0:C,14038
Quad_1/QuadXface_1/LatchedInc_1_0:D,-2707
Quad_1/QuadXface_1/LatchedInc_1_0:Y,-3622
DIO8_1/D8OutputReg2[7]:ALn,-4495
DIO8_1/D8OutputReg2[7]:CLK,13244
DIO8_1/D8OutputReg2[7]:D,
DIO8_1/D8OutputReg2[7]:EN,-9175
DIO8_1/D8OutputReg2[7]:Q,13244
MDTTop_2/MDTPosition_Z[13]:CLK,
MDTTop_2/MDTPosition_Z[13]:D,5556
MDTTop_2/MDTPosition_Z[13]:EN,5602
MDTTop_2/MDTPosition_Z[13]:Q,
MDTTop_1/CountRA[10]:CLK,5640
MDTTop_1/CountRA[10]:D,5575
MDTTop_1/CountRA[10]:EN,5496
MDTTop_1/CountRA[10]:Q,5640
MDTTop_1/CountRA[10]:SLn,6387
SerMemInt_1/intSerialMemoryDataControl_RNO_1:A,12230
SerMemInt_1/intSerialMemoryDataControl_RNO_1:B,13142
SerMemInt_1/intSerialMemoryDataControl_RNO_1:C,8213
SerMemInt_1/intSerialMemoryDataControl_RNO_1:D,8172
SerMemInt_1/intSerialMemoryDataControl_RNO_1:Y,8172
ExpModLED_1/ShiftRegister1[3]:CLK,15334
ExpModLED_1/ShiftRegister1[3]:D,9180
ExpModLED_1/ShiftRegister1[3]:EN,12691
ExpModLED_1/ShiftRegister1[3]:Q,15334
DIO8_1/IntDout_3_1_0_wmux_0[29]:A,10501
DIO8_1/IntDout_3_1_0_wmux_0[29]:B,11548
DIO8_1/IntDout_3_1_0_wmux_0[29]:C,13350
DIO8_1/IntDout_3_1_0_wmux_0[29]:D,13090
DIO8_1/IntDout_3_1_0_wmux_0[29]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[29]:Y,10501
ExpSigRoute_4/N_847_i:A,9508
ExpSigRoute_4/N_847_i:B,
ExpSigRoute_4/N_847_i:Y,9508
DATA_iobuf[23]/U0/U_IOENFF:A,4878
DATA_iobuf[23]/U0/U_IOENFF:Y,4878
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[14]:CLK,11751
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[14]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[14]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[14]:Q,11751
Analog_1/Ser2Par_1/S2P_M2Ch1_Data[14]:SLn,9714
SerMemInt_1/StartStopBit_RNO_1:A,13017
SerMemInt_1/StartStopBit_RNO_1:B,12948
SerMemInt_1/StartStopBit_RNO_1:C,8357
SerMemInt_1/StartStopBit_RNO_1:D,12772
SerMemInt_1/StartStopBit_RNO_1:Y,8357
MDTTop_2/Delay[9]:CLK,3387
MDTTop_2/Delay[9]:D,5594
MDTTop_2/Delay[9]:EN,4696
MDTTop_2/Delay[9]:Q,3387
MDTTop_2/Delay[9]:SLn,6387
DiscID_1/DiscExpID_1/ExpansionID3_1[0]:CLK,11771
DiscID_1/DiscExpID_1/ExpansionID3_1[0]:D,15318
DiscID_1/DiscExpID_1/ExpansionID3_1[0]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID3_1[0]:Q,11771
MDTTop_1/un1_discoverIdDataOut_0_iv_12[14]:A,9300
MDTTop_1/un1_discoverIdDataOut_0_iv_12[14]:B,14779
MDTTop_1/un1_discoverIdDataOut_0_iv_12[14]:C,2609
MDTTop_1/un1_discoverIdDataOut_0_iv_12[14]:D,6940
MDTTop_1/un1_discoverIdDataOut_0_iv_12[14]:Y,2609
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[14]:A,13310
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[14]:B,13310
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[14]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[14]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2_2[14]:Y,13310
Analog_1/StateMach_1/CycleCounter[4]:CLK,10625
Analog_1/StateMach_1/CycleCounter[4]:D,12943
Analog_1/StateMach_1/CycleCounter[4]:EN,13680
Analog_1/StateMach_1/CycleCounter[4]:Q,10625
MDTTop_1/un1_discoverIdDataOut_0_iv_4[19]:A,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[19]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_4[19]:C,9233
MDTTop_1/un1_discoverIdDataOut_0_iv_4[19]:D,10428
MDTTop_1/un1_discoverIdDataOut_0_iv_4[19]:Y,9233
Quad_1/QuadXface_4/QuadDataOut_1_m2_RNISQ3P[3]:A,4941
Quad_1/QuadXface_4/QuadDataOut_1_m2_RNISQ3P[3]:B,15153
Quad_1/QuadXface_4/QuadDataOut_1_m2_RNISQ3P[3]:C,14040
Quad_1/QuadXface_4/QuadDataOut_1_m2_RNISQ3P[3]:D,13546
Quad_1/QuadXface_4/QuadDataOut_1_m2_RNISQ3P[3]:Y,4941
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO_0[7]:A,2609
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO_0[7]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO_0[7]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO_0[7]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_8_RNO_0[7]:Y,2609
CtrlOut_1/ControlOutputWriteLatched0_1_0_0:A,14345
CtrlOut_1/ControlOutputWriteLatched0_1_0_0:B,-3791
CtrlOut_1/ControlOutputWriteLatched0_1_0_0:C,
CtrlOut_1/ControlOutputWriteLatched0_1_0_0:Y,-3791
SerMemInt_1/OperationFaultFlag:CLK,14073
SerMemInt_1/OperationFaultFlag:D,12131
SerMemInt_1/OperationFaultFlag:Q,14073
MDTTop_1/TransducerSelect[2]:CLK,
MDTTop_1/TransducerSelect[2]:D,
MDTTop_1/TransducerSelect[2]:EN,-7344
MDTTop_1/TransducerSelect[2]:Q,
MDTTop_1/TransducerSelect[2]:SLn,-3994
Quad_1/QuadXface_4/QuadDataOut_1_m2[14]:A,14652
Quad_1/QuadXface_4/QuadDataOut_1_m2[14]:B,14511
Quad_1/QuadXface_4/QuadDataOut_1_m2[14]:C,13402
Quad_1/QuadXface_4/QuadDataOut_1_m2[14]:D,
Quad_1/QuadXface_4/QuadDataOut_1_m2[14]:Y,13402
DIO8_1/D8OutputReg1[17]:ALn,-4495
DIO8_1/D8OutputReg1[17]:CLK,11986
DIO8_1/D8OutputReg1[17]:D,
DIO8_1/D8OutputReg1[17]:EN,-8821
DIO8_1/D8OutputReg1[17]:Q,11986
MDTTop_1/Delay[1]:CLK,3364
MDTTop_1/Delay[1]:D,5736
MDTTop_1/Delay[1]:EN,4696
MDTTop_1/Delay[1]:Q,3364
MDTTop_1/Delay[1]:SLn,6387
Debug0_obuf/U0/U_IOOUTFF:A,
Debug0_obuf/U0/U_IOOUTFF:Y,
WDT_1/PUReg[9]:CLK,13137
WDT_1/PUReg[9]:EN,-4023
WDT_1/PUReg[9]:Q,13137
WDT_1/PUReg[9]:SLn,13795
SSITop_2/un11_delaycounter_0_I_15:A,13000
SSITop_2/un11_delaycounter_0_I_15:B,11600
SSITop_2/un11_delaycounter_0_I_15:C,11510
SSITop_2/un11_delaycounter_0_I_15:D,12605
SSITop_2/un11_delaycounter_0_I_15:FCI,11476
SSITop_2/un11_delaycounter_0_I_15:FCO,11476
Quad_1/QuadXface_3/Latch0InSel:CLK,15548
Quad_1/QuadXface_3/Latch0InSel:D,
Quad_1/QuadXface_3/Latch0InSel:EN,-10013
Quad_1/QuadXface_3/Latch0InSel:Q,15548
MDTTop_1/RisingACountDisablePipe_RNO:A,5732
MDTTop_1/RisingACountDisablePipe_RNO:B,4565
MDTTop_1/RisingACountDisablePipe_RNO:C,5820
MDTTop_1/RisingACountDisablePipe_RNO:Y,4565
MDTTop_2/MDTPosition_Z[3]:CLK,
MDTTop_2/MDTPosition_Z[3]:D,5727
MDTTop_2/MDTPosition_Z[3]:EN,5602
MDTTop_2/MDTPosition_Z[3]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_11[7]:A,15216
MDTTop_1/un1_discoverIdDataOut_0_iv_11[7]:B,11273
MDTTop_1/un1_discoverIdDataOut_0_iv_11[7]:C,11701
MDTTop_1/un1_discoverIdDataOut_0_iv_11[7]:D,7752
MDTTop_1/un1_discoverIdDataOut_0_iv_11[7]:Y,7752
DiscID_1/DiscExpID_1/ExpansionID1_1_RNIEICB4[12]:A,-12276
DiscID_1/DiscExpID_1/ExpansionID1_1_RNIEICB4[12]:B,-12353
DiscID_1/DiscExpID_1/ExpansionID1_1_RNIEICB4[12]:Y,-12353
WDT_1/PowerUp.WDTExpFlag_2_0_a2_11:A,13235
WDT_1/PowerUp.WDTExpFlag_2_0_a2_11:B,13137
WDT_1/PowerUp.WDTExpFlag_2_0_a2_11:C,13086
WDT_1/PowerUp.WDTExpFlag_2_0_a2_11:D,13006
WDT_1/PowerUp.WDTExpFlag_2_0_a2_11:Y,13006
WDT_1/PowerUp.WDTExpFlag_2_0_a2:A,13104
WDT_1/PowerUp.WDTExpFlag_2_0_a2:B,13006
WDT_1/PowerUp.WDTExpFlag_2_0_a2:C,11718
WDT_1/PowerUp.WDTExpFlag_2_0_a2:D,11776
WDT_1/PowerUp.WDTExpFlag_2_0_a2:Y,11718
DIO8_1/D8OutputReg0[25]:ALn,-4495
DIO8_1/D8OutputReg0[25]:CLK,12291
DIO8_1/D8OutputReg0[25]:D,
DIO8_1/D8OutputReg0[25]:EN,-9145
DIO8_1/D8OutputReg0[25]:Q,12291
Decode_1/un1_discoverIdDataOut_iv_14_RNO[0]:A,5980
Decode_1/un1_discoverIdDataOut_iv_14_RNO[0]:B,14928
Decode_1/un1_discoverIdDataOut_iv_14_RNO[0]:C,13886
Decode_1/un1_discoverIdDataOut_iv_14_RNO[0]:D,13455
Decode_1/un1_discoverIdDataOut_iv_14_RNO[0]:Y,5980
DiscID_1/DiscExpID_1/ExpansionID0_1[15]:CLK,-10918
DiscID_1/DiscExpID_1/ExpansionID0_1[15]:D,15310
DiscID_1/DiscExpID_1/ExpansionID0_1[15]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID0_1[15]:Q,-10918
Quad_1/QuadXface_3/QuadDataOut_1_2[19]:A,14125
Quad_1/QuadXface_3/QuadDataOut_1_2[19]:B,13898
Quad_1/QuadXface_3/QuadDataOut_1_2[19]:C,11534
Quad_1/QuadXface_3/QuadDataOut_1_2[19]:D,
Quad_1/QuadXface_3/QuadDataOut_1_2[19]:Y,11534
SerMemInt_1/ShiftEnable_RNO_2:A,8706
SerMemInt_1/ShiftEnable_RNO_2:B,8855
SerMemInt_1/ShiftEnable_RNO_2:C,12014
SerMemInt_1/ShiftEnable_RNO_2:Y,8706
DiscID_1/discoverIdDataOut_1_m2_2[4]:A,11657
DiscID_1/discoverIdDataOut_1_m2_2[4]:B,9941
DiscID_1/discoverIdDataOut_1_m2_2[4]:C,
DiscID_1/discoverIdDataOut_1_m2_2[4]:D,
DiscID_1/discoverIdDataOut_1_m2_2[4]:Y,9941
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a3_1:A,12182
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a3_1:B,12126
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a3_1:Y,12126
ExpModLED_1/Exp0LED_Z[1]:ALn,-4495
ExpModLED_1/Exp0LED_Z[1]:CLK,14402
ExpModLED_1/Exp0LED_Z[1]:D,
ExpModLED_1/Exp0LED_Z[1]:EN,-11358
ExpModLED_1/Exp0LED_Z[1]:Q,14402
WDT_1/WDTCounter_cry[18]:B,13879
WDT_1/WDTCounter_cry[18]:C,13980
WDT_1/WDTCounter_cry[18]:D,15025
WDT_1/WDTCounter_cry[18]:FCI,13518
WDT_1/WDTCounter_cry[18]:FCO,13518
WDT_1/WDTCounter_cry[18]:S,13575
Quad_1/QuadXface_3/RisingLatch1:CLK,13059
Quad_1/QuadXface_3/RisingLatch1:D,14215
Quad_1/QuadXface_3/RisingLatch1:Q,13059
CPUCnf_1/intLoopTime_0_sqmuxa_0_a2:A,
CPUCnf_1/intLoopTime_0_sqmuxa_0_a2:B,
CPUCnf_1/intLoopTime_0_sqmuxa_0_a2:Y,
SerMemInt_1/SerialMemoryClockEnableCounter_n2:A,14248
SerMemInt_1/SerialMemoryClockEnableCounter_n2:B,10786
SerMemInt_1/SerialMemoryClockEnableCounter_n2:C,14119
SerMemInt_1/SerialMemoryClockEnableCounter_n2:D,13994
SerMemInt_1/SerialMemoryClockEnableCounter_n2:Y,10786
Analog_1/DataBuf_1/DetectRead:CLK,12967
Analog_1/DataBuf_1/DetectRead:D,-10008
Analog_1/DataBuf_1/DetectRead:Q,12967
SSITop_2/DelayTerminalCount[3]:CLK,12983
SSITop_2/DelayTerminalCount[3]:D,
SSITop_2/DelayTerminalCount[3]:EN,-7666
SSITop_2/DelayTerminalCount[3]:Q,12983
MDTTop_1/MDTPosition_1_cry_9:B,5583
MDTTop_1/MDTPosition_1_cry_9:FCI,5442
MDTTop_1/MDTPosition_1_cry_9:FCO,5442
MDTTop_1/MDTPosition_1_cry_9:S,5625
SSITop_2/ShiftCounter_cry[2]:B,12810
SSITop_2/ShiftCounter_cry[2]:C,13980
SSITop_2/ShiftCounter_cry[2]:FCI,12793
SSITop_2/ShiftCounter_cry[2]:FCO,12793
SSITop_2/ShiftCounter_cry[2]:S,12820
WDT_1/PUReg_s[14]:A,14326
WDT_1/PUReg_s[14]:B,14143
WDT_1/PUReg_s[14]:C,-3956
WDT_1/PUReg_s[14]:D,
WDT_1/PUReg_s[14]:Y,-3956
LatCnt_1/LatencyCounter_cry[15]:B,5469
LatCnt_1/LatencyCounter_cry[15]:FCI,5176
LatCnt_1/LatencyCounter_cry[15]:FCO,5176
LatCnt_1/LatencyCounter_cry[15]:S,5480
MDTTop_2/CountRA_cry[16]:B,5736
MDTTop_2/CountRA_cry[16]:FCI,5442
MDTTop_2/CountRA_cry[16]:FCO,5442
MDTTop_2/CountRA_cry[16]:S,5461
Quad_1/QuadXface_2/Latch1ArmedState_1[1]:A,-11110
Quad_1/QuadXface_2/Latch1ArmedState_1[1]:B,-3806
Quad_1/QuadXface_2/Latch1ArmedState_1[1]:C,14180
Quad_1/QuadXface_2/Latch1ArmedState_1[1]:D,
Quad_1/QuadXface_2/Latch1ArmedState_1[1]:Y,-11110
SerMemInt_1/StateMachine_RNO[5]:A,14271
SerMemInt_1/StateMachine_RNO[5]:B,14204
SerMemInt_1/StateMachine_RNO[5]:C,9387
SerMemInt_1/StateMachine_RNO[5]:D,14003
SerMemInt_1/StateMachine_RNO[5]:Y,9387
Decode_1/un3_latencycounterread_0_a2:A,7013
Decode_1/un3_latencycounterread_0_a2:B,4397
Decode_1/un3_latencycounterread_0_a2:C,6907
Decode_1/un3_latencycounterread_0_a2:D,5641
Decode_1/un3_latencycounterread_0_a2:Y,4397
Quad_1/QuadXface_5/RisingLatch0:CLK,13059
Quad_1/QuadXface_5/RisingLatch0:D,14215
Quad_1/QuadXface_5/RisingLatch0:Q,13059
Quad_1/QuadXface_3/PostCount:CLK,-2707
Quad_1/QuadXface_3/PostCount:D,14235
Quad_1/QuadXface_3/PostCount:EN,12128
Quad_1/QuadXface_3/PostCount:Q,-2707
M_OUT1_CONTROL_obuf/U0/U_IOOUTFF:A,
M_OUT1_CONTROL_obuf/U0/U_IOOUTFF:Y,
Decode_1/un1_discoverIdDataOut_0_iv_9[8]:A,
Decode_1/un1_discoverIdDataOut_0_iv_9[8]:B,10061
Decode_1/un1_discoverIdDataOut_0_iv_9[8]:C,10548
Decode_1/un1_discoverIdDataOut_0_iv_9[8]:D,3624
Decode_1/un1_discoverIdDataOut_0_iv_9[8]:Y,3624
WDT_1/WDTCounter_cry[5]:B,13669
WDT_1/WDTCounter_cry[5]:C,13753
WDT_1/WDTCounter_cry[5]:FCI,13518
WDT_1/WDTCounter_cry[5]:FCO,13518
WDT_1/WDTCounter_cry[5]:S,13822
SSITop_1/Serial2ParallelData[11]:CLK,15326
SSITop_1/Serial2ParallelData[11]:D,15326
SSITop_1/Serial2ParallelData[11]:EN,10706
SSITop_1/Serial2ParallelData[11]:Q,15326
SSITop_1/Serial2ParallelData[11]:SLn,11847
M_MUXED_ADC_DATA1_QA1_SIGA_ibuf/U0/U_IOINFF:A,
M_MUXED_ADC_DATA1_QA1_SIGA_ibuf/U0/U_IOINFF:Y,
M_OUT1_CLK_obuf/U0/U_IOENFF:A,
M_OUT1_CLK_obuf/U0/U_IOENFF:Y,
Decode_1/un1_expa1led1write_0_a2:A,
Decode_1/un1_expa1led1write_0_a2:B,
Decode_1/un1_expa1led1write_0_a2:C,
Decode_1/un1_expa1led1write_0_a2:D,-11317
Decode_1/un1_expa1led1write_0_a2:Y,-11317
MDTTop_2/RetPulseDelayEnable_1_sqmuxa_i_a2:A,3366
MDTTop_2/RetPulseDelayEnable_1_sqmuxa_i_a2:B,3267
MDTTop_2/RetPulseDelayEnable_1_sqmuxa_i_a2:C,3242
MDTTop_2/RetPulseDelayEnable_1_sqmuxa_i_a2:Y,3242
SSITop_1/DatalineLo:CLK,-3783
SSITop_1/DatalineLo:D,7296
SSITop_1/DatalineLo:EN,15236
SSITop_1/DatalineLo:Q,-3783
MDTTop_2/LeadingCountDecode_1_0_.m5:A,6882
MDTTop_2/LeadingCountDecode_1_0_.m5:B,6846
MDTTop_2/LeadingCountDecode_1_0_.m5:C,4688
MDTTop_2/LeadingCountDecode_1_0_.m5:D,5668
MDTTop_2/LeadingCountDecode_1_0_.m5:Y,4688
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux[5]:A,12057
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux[5]:B,11843
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux[5]:C,10439
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux[5]:D,
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux[5]:FCO,
Quad_1/QuadXface_3/QuadDataOut_1_1_0_wmux[5]:Y,10439
SSITop_1/un156_data:A,2392
SSITop_1/un156_data:B,161
SSITop_1/un156_data:C,2346
SSITop_1/un156_data:D,2236
SSITop_1/un156_data:Y,161
Quad_1/QuadXface_3/Latch0Reg[14]:CLK,
Quad_1/QuadXface_3/Latch0Reg[14]:D,15287
Quad_1/QuadXface_3/Latch0Reg[14]:EN,13858
Quad_1/QuadXface_3/Latch0Reg[14]:Q,
Quad_1/QuadXface_5/un3_capturehomecounts_0_o2_1:A,12152
Quad_1/QuadXface_5/un3_capturehomecounts_0_o2_1:B,10771
Quad_1/QuadXface_5/un3_capturehomecounts_0_o2_1:C,12008
Quad_1/QuadXface_5/un3_capturehomecounts_0_o2_1:D,11898
Quad_1/QuadXface_5/un3_capturehomecounts_0_o2_1:Y,10771
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_17:C,10623
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_17:IPB,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_17:IPC,10623
WDT_1/IntReset[2]:ALn,
WDT_1/IntReset[2]:CLK,14236
WDT_1/IntReset[2]:D,15327
WDT_1/IntReset[2]:Q,14236
SSITop_1/Serial2ParallelData[9]:CLK,15326
SSITop_1/Serial2ParallelData[9]:D,15326
SSITop_1/Serial2ParallelData[9]:EN,10706
SSITop_1/Serial2ParallelData[9]:Q,15326
SSITop_1/Serial2ParallelData[9]:SLn,11847
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[6]:A,13847
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[6]:B,15974
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[6]:C,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[6]:D,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[6]:FCI,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux_0[6]:Y,13847
DiscID_1/discoverIdDataOut_1_1[4]:A,13870
DiscID_1/discoverIdDataOut_1_1[4]:B,13742
DiscID_1/discoverIdDataOut_1_1[4]:C,9941
DiscID_1/discoverIdDataOut_1_1[4]:D,
DiscID_1/discoverIdDataOut_1_1[4]:Y,9941
Quad_1/QuadXface_5/QuadLatch[8]:CLK,
Quad_1/QuadXface_5/QuadLatch[8]:D,15287
Quad_1/QuadXface_5/QuadLatch[8]:EN,12103
Quad_1/QuadXface_5/QuadLatch[8]:Q,
Quad_1/QuadXface_6/Latch0Reg[1]:CLK,
Quad_1/QuadXface_6/Latch0Reg[1]:D,15287
Quad_1/QuadXface_6/Latch0Reg[1]:EN,13858
Quad_1/QuadXface_6/Latch0Reg[1]:Q,
MDTTop_2/StartInterrogation:CLK,2396
MDTTop_2/StartInterrogation:D,5684
MDTTop_2/StartInterrogation:EN,-3854
MDTTop_2/StartInterrogation:Q,2396
MDTTop_2/StartInterrogation:SLn,-2980
MDTTop_1/un1_discoverIdDataOut_0_iv_12[4]:A,9209
MDTTop_1/un1_discoverIdDataOut_0_iv_12[4]:B,11754
MDTTop_1/un1_discoverIdDataOut_0_iv_12[4]:C,13847
MDTTop_1/un1_discoverIdDataOut_0_iv_12[4]:D,9220
MDTTop_1/un1_discoverIdDataOut_0_iv_12[4]:Y,9209
DIO8_1/d8DataOut_m5s2_0_a2:A,14052
DIO8_1/d8DataOut_m5s2_0_a2:B,11420
DIO8_1/d8DataOut_m5s2_0_a2:C,13919
DIO8_1/d8DataOut_m5s2_0_a2:D,
DIO8_1/d8DataOut_m5s2_0_a2:Y,11420
ExpModLED_1/ShiftRegister1[0]:CLK,14333
ExpModLED_1/ShiftRegister1[0]:D,10330
ExpModLED_1/ShiftRegister1[0]:EN,12691
ExpModLED_1/ShiftRegister1[0]:Q,14333
SerMemInt_1/DataBuffer[4]:CLK,6221
SerMemInt_1/DataBuffer[4]:D,
SerMemInt_1/DataBuffer[4]:EN,
SerMemInt_1/DataBuffer[4]:Q,6221
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[9]:A,13876
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[9]:B,13932
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[9]:C,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[9]:D,
Quad_1/QuadXface_6/QuadDataOut_1_m2_2[9]:Y,13876
ExpModLED_1/Count[2]:CLK,10575
ExpModLED_1/Count[2]:D,10869
ExpModLED_1/Count[2]:EN,14285
ExpModLED_1/Count[2]:Q,10575
Decode_1/un360_data_i_0_a2_RNI03V21:A,12683
Decode_1/un360_data_i_0_a2_RNI03V21:B,12531
Decode_1/un360_data_i_0_a2_RNI03V21:C,4570
Decode_1/un360_data_i_0_a2_RNI03V21:Y,4570
SSITop_2/toggleen_1:A,13169
SSITop_2/toggleen_1:B,13085
SSITop_2/toggleen_1:Y,13085
Quad_1/QuadXface_6/HomeReg[14]:CLK,
Quad_1/QuadXface_6/HomeReg[14]:D,15287
Quad_1/QuadXface_6/HomeReg[14]:EN,15120
Quad_1/QuadXface_6/HomeReg[14]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_12[7]:A,9300
MDTTop_1/un1_discoverIdDataOut_0_iv_12[7]:B,14779
MDTTop_1/un1_discoverIdDataOut_0_iv_12[7]:C,2609
MDTTop_1/un1_discoverIdDataOut_0_iv_12[7]:D,6940
MDTTop_1/un1_discoverIdDataOut_0_iv_12[7]:Y,2609
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_6:IPC,
DiscID_1/DiscExpID_1/ExpansionID2_1[9]:CLK,-12981
DiscID_1/DiscExpID_1/ExpansionID2_1[9]:D,15310
DiscID_1/DiscExpID_1/ExpansionID2_1[9]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID2_1[9]:Q,-12981
Decode_1/un3_axis1x021write_0_a2:A,
Decode_1/un3_axis1x021write_0_a2:B,
Decode_1/un3_axis1x021write_0_a2:C,
Decode_1/un3_axis1x021write_0_a2:D,
Decode_1/un3_axis1x021write_0_a2:Y,
CtrlOut_2/ShiftRegister_4[14]:A,15612
CtrlOut_2/ShiftRegister_4[14]:B,14235
CtrlOut_2/ShiftRegister_4[14]:C,12813
CtrlOut_2/ShiftRegister_4[14]:Y,12813
LatCnt_1/LatencyCounter_cry[28]:B,5716
LatCnt_1/LatencyCounter_cry[28]:FCI,5176
LatCnt_1/LatencyCounter_cry[28]:FCO,5176
LatCnt_1/LatencyCounter_cry[28]:S,5233
SSITop_1/Serial2ParallelData[24]:CLK,15326
SSITop_1/Serial2ParallelData[24]:D,15326
SSITop_1/Serial2ParallelData[24]:EN,10706
SSITop_1/Serial2ParallelData[24]:Q,15326
SSITop_1/Serial2ParallelData[24]:SLn,11847
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_8:A,10955
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_8:B,10864
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_8:C,10811
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_8:D,10719
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_8:Y,10719
Quad_1/QuadXface_1/QuadCount[1]:CLK,10666
Quad_1/QuadXface_1/QuadCount[1]:D,10936
Quad_1/QuadXface_1/QuadCount[1]:Q,10666
Quad_1/QuadXface_1/QuadCount[1]:SLn,11847
Quad_1/QuadXface_1/intAccumOverflow_RNO:A,9651
Quad_1/QuadXface_1/intAccumOverflow_RNO:B,10997
Quad_1/QuadXface_1/intAccumOverflow_RNO:Y,9651
MDTTop_1/MDTPosition_1_cry_6:B,5526
MDTTop_1/MDTPosition_1_cry_6:FCI,5442
MDTTop_1/MDTPosition_1_cry_6:FCO,5442
MDTTop_1/MDTPosition_1_cry_6:S,5676
Quad_1/QuadXface_6/QuadDataOut_1_2[12]:A,
Quad_1/QuadXface_6/QuadDataOut_1_2[12]:B,14635
Quad_1/QuadXface_6/QuadDataOut_1_2[12]:C,14582
Quad_1/QuadXface_6/QuadDataOut_1_2[12]:D,
Quad_1/QuadXface_6/QuadDataOut_1_2[12]:Y,14582
ExpModLED_1/OutputClock_2_0_a2:A,11138
ExpModLED_1/OutputClock_2_0_a2:B,14192
ExpModLED_1/OutputClock_2_0_a2:Y,11138
CtrlIO_1/ShiftInRegister[0]:CLK,15334
CtrlIO_1/ShiftInRegister[0]:D,
CtrlIO_1/ShiftInRegister[0]:EN,10777
CtrlIO_1/ShiftInRegister[0]:Q,15334
SSITop_2/ShiftCounter_cry[0]:B,14011
SSITop_2/ShiftCounter_cry[0]:C,13913
SSITop_2/ShiftCounter_cry[0]:D,13634
SSITop_2/ShiftCounter_cry[0]:FCI,13896
SSITop_2/ShiftCounter_cry[0]:FCO,13634
SSITop_2/ShiftCounter_cry[0]:S,13671
ExpSigRoute_1/expd8_datain_0_o2_RNI5TPB:A,
ExpSigRoute_1/expd8_datain_0_o2_RNI5TPB:Y,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_17:IPB,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_17:IPC,
DIO8_1/d8DataOut_m2_2[27]:A,13392
DIO8_1/d8DataOut_m2_2[27]:B,12205
DIO8_1/d8DataOut_m2_2[27]:C,
DIO8_1/d8DataOut_m2_2[27]:D,
DIO8_1/d8DataOut_m2_2[27]:Y,12205
Quad_1/QuadXface_4/HomeReg[1]:CLK,
Quad_1/QuadXface_4/HomeReg[1]:D,15287
Quad_1/QuadXface_4/HomeReg[1]:EN,15120
Quad_1/QuadXface_4/HomeReg[1]:Q,
MDTTop_1/Delay[6]:CLK,3631
MDTTop_1/Delay[6]:D,5651
MDTTop_1/Delay[6]:EN,4696
MDTTop_1/Delay[6]:Q,3631
MDTTop_1/Delay[6]:SLn,6387
Quad_1/QuadXface_1/QuadDataOut_1_m4[12]:A,
Quad_1/QuadXface_1/QuadDataOut_1_m4[12]:B,13831
Quad_1/QuadXface_1/QuadDataOut_1_m4[12]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m4[12]:Y,13831
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_34:B,9151
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_34:C,7889
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_34:IPB,9151
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_34:IPC,7889
Quad_1/QuadXface_4/QuadDataOut_1_9:A,
Quad_1/QuadXface_4/QuadDataOut_1_9:B,15097
Quad_1/QuadXface_4/QuadDataOut_1_9:C,15091
Quad_1/QuadXface_4/QuadDataOut_1_9:Y,15091
Decode_1/un78_data_0_a2:A,9312
Decode_1/un78_data_0_a2:B,9353
Decode_1/un78_data_0_a2:C,9199
Decode_1/un78_data_0_a2:D,6843
Decode_1/un78_data_0_a2:Y,6843
DIO8_1/IntDout_3_1_0_wmux_0[18]:A,10501
DIO8_1/IntDout_3_1_0_wmux_0[18]:B,11548
DIO8_1/IntDout_3_1_0_wmux_0[18]:C,13350
DIO8_1/IntDout_3_1_0_wmux_0[18]:D,13090
DIO8_1/IntDout_3_1_0_wmux_0[18]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[18]:Y,10501
DIO8_1/D8InputReg3[7]:CLK,
DIO8_1/D8InputReg3[7]:D,15310
DIO8_1/D8InputReg3[7]:EN,13656
DIO8_1/D8InputReg3[7]:Q,
DATA_iobuf[20]/U0/U_IOENFF:A,4878
DATA_iobuf[20]/U0/U_IOENFF:Y,4878
Quad_1/QuadXface_1/Latch0Reg[4]:CLK,
Quad_1/QuadXface_1/Latch0Reg[4]:D,15287
Quad_1/QuadXface_1/Latch0Reg[4]:EN,13858
Quad_1/QuadXface_1/Latch0Reg[4]:Q,
DIO8_1/un1_IntDout_iv_0[2]:A,13193
DIO8_1/un1_IntDout_iv_0[2]:B,13079
DIO8_1/un1_IntDout_iv_0[2]:C,10501
DIO8_1/un1_IntDout_iv_0[2]:D,10395
DIO8_1/un1_IntDout_iv_0[2]:Y,10395
Quad_1/QuadXface_3/intLatch0Lat:CLK,-3806
Quad_1/QuadXface_3/intLatch0Lat:D,11082
Quad_1/QuadXface_3/intLatch0Lat:Q,-3806
Quad_1/QuadXface_3/intLatch0Lat:SLn,11847
ExpModLED_1/N_762_i:A,14205
ExpModLED_1/N_762_i:B,12834
ExpModLED_1/N_762_i:C,9810
ExpModLED_1/N_762_i:D,6739
ExpModLED_1/N_762_i:Y,6739
Decode_1/un1_exp2quadlatch1read_0_a2_0:A,12693
Decode_1/un1_exp2quadlatch1read_0_a2_0:B,12671
Decode_1/un1_exp2quadlatch1read_0_a2_0:C,10209
Decode_1/un1_exp2quadlatch1read_0_a2_0:D,12300
Decode_1/un1_exp2quadlatch1read_0_a2_0:Y,10209
SerMemInt_1/LoadDeviceAddr_RNO_1:A,12024
SerMemInt_1/LoadDeviceAddr_RNO_1:B,10980
SerMemInt_1/LoadDeviceAddr_RNO_1:C,9736
SerMemInt_1/LoadDeviceAddr_RNO_1:D,7288
SerMemInt_1/LoadDeviceAddr_RNO_1:Y,7288
SSITop_2/CycleCounter_cry[3]:B,12812
SSITop_2/CycleCounter_cry[3]:C,13972
SSITop_2/CycleCounter_cry[3]:FCI,12768
SSITop_2/CycleCounter_cry[3]:FCO,12768
SSITop_2/CycleCounter_cry[3]:S,12802
DIO8_1/d8DataOut_m2_1[0]:A,13003
DIO8_1/d8DataOut_m2_1[0]:B,11945
DIO8_1/d8DataOut_m2_1[0]:C,
DIO8_1/d8DataOut_m2_1[0]:Y,11945
Quad_1/QuadXface_5/QuadDataOut_1[7]:A,13588
Quad_1/QuadXface_5/QuadDataOut_1[7]:B,14594
Quad_1/QuadXface_5/QuadDataOut_1[7]:C,13421
Quad_1/QuadXface_5/QuadDataOut_1[7]:D,12084
Quad_1/QuadXface_5/QuadDataOut_1[7]:Y,12084
Quad_1/QuadXface_1/QuadCount_RNI5J2J1[0]:A,13876
Quad_1/QuadXface_1/QuadCount_RNI5J2J1[0]:B,10688
Quad_1/QuadXface_1/QuadCount_RNI5J2J1[0]:C,13676
Quad_1/QuadXface_1/QuadCount_RNI5J2J1[0]:FCI,10706
Quad_1/QuadXface_1/QuadCount_RNI5J2J1[0]:FCO,10688
Quad_1/QuadXface_1/QuadCount_RNI5J2J1[0]:S,10936
DIO8_1/D8OutputReg0[20]:ALn,-4495
DIO8_1/D8OutputReg0[20]:CLK,12291
DIO8_1/D8OutputReg0[20]:D,
DIO8_1/D8OutputReg0[20]:EN,-9145
DIO8_1/D8OutputReg0[20]:Q,12291
SSITop_2/intDataValid_0:A,-3727
SSITop_2/intDataValid_0:B,-3783
SSITop_2/intDataValid_0:C,14128
SSITop_2/intDataValid_0:D,14089
SSITop_2/intDataValid_0:Y,-3783
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_15:C,10565
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_15:IPB,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/CFG_15:IPC,10565
SSITop_2/ssiDataOut_0[3]:A,14847
SSITop_2/ssiDataOut_0[3]:B,
SSITop_2/ssiDataOut_0[3]:C,
SSITop_2/ssiDataOut_0[3]:Y,14847
DiscID_1/DiscExpID_1/State_srsts_i_0_o2_0[1]:A,12603
DiscID_1/DiscExpID_1/State_srsts_i_0_o2_0[1]:B,13055
DiscID_1/DiscExpID_1/State_srsts_i_0_o2_0[1]:Y,12603
Quad_1/QuadXface_4/Latch1Reg[5]:CLK,
Quad_1/QuadXface_4/Latch1Reg[5]:D,15287
Quad_1/QuadXface_4/Latch1Reg[5]:EN,13858
Quad_1/QuadXface_4/Latch1Reg[5]:Q,
Analog_1/Ser2Par_1/S2P_Data_cZ[7]:A,14247
Analog_1/Ser2Par_1/S2P_Data_cZ[7]:B,10627
Analog_1/Ser2Par_1/S2P_Data_cZ[7]:C,11420
Analog_1/Ser2Par_1/S2P_Data_cZ[7]:Y,10627
Quad_1/QuadXface_2/QuadDataOut_1_ss3:A,12034
Quad_1/QuadXface_2/QuadDataOut_1_ss3:B,10842
Quad_1/QuadXface_2/QuadDataOut_1_ss3:C,12081
Quad_1/QuadXface_2/QuadDataOut_1_ss3:Y,10842
MDTTop_2/MDTPosition_1_cry_18:B,5736
MDTTop_2/MDTPosition_1_cry_18:FCI,5442
MDTTop_2/MDTPosition_1_cry_18:FCO,5442
MDTTop_2/MDTPosition_1_cry_18:S,5461
DIO8_1/D8OutputReg1[0]:ALn,-4495
DIO8_1/D8OutputReg1[0]:CLK,11880
DIO8_1/D8OutputReg1[0]:D,
DIO8_1/D8OutputReg1[0]:EN,-8821
DIO8_1/D8OutputReg1[0]:Q,11880
DATA_iobuf[13]/U0/U_IOENFF:A,4878
DATA_iobuf[13]/U0/U_IOENFF:Y,4878
SerMemInt_1/un8_serialdataoutputmux_1:A,11869
SerMemInt_1/un8_serialdataoutputmux_1:B,11817
SerMemInt_1/un8_serialdataoutputmux_1:Y,11817
Quad_1/QuadXface_3/Latch1ArmedState_1[2]:A,-10978
Quad_1/QuadXface_3/Latch1ArmedState_1[2]:B,-3806
Quad_1/QuadXface_3/Latch1ArmedState_1[2]:C,14188
Quad_1/QuadXface_3/Latch1ArmedState_1[2]:D,
Quad_1/QuadXface_3/Latch1ArmedState_1[2]:Y,-10978
DIO8_1/un1_IntDout_iv[7]:A,10395
DIO8_1/un1_IntDout_iv[7]:B,14235
DIO8_1/un1_IntDout_iv[7]:C,8654
DIO8_1/un1_IntDout_iv[7]:D,8574
DIO8_1/un1_IntDout_iv[7]:Y,8574
Decode_1/un3_cpuledread_0_a2_1:A,3424
Decode_1/un3_cpuledread_0_a2_1:B,2234
Decode_1/un3_cpuledread_0_a2_1:Y,2234
SSITop_2/un11_delaycounter_0_I_27:A,13017
SSITop_2/un11_delaycounter_0_I_27:B,11617
SSITop_2/un11_delaycounter_0_I_27:C,11527
SSITop_2/un11_delaycounter_0_I_27:D,12622
SSITop_2/un11_delaycounter_0_I_27:FCI,11476
SSITop_2/un11_delaycounter_0_I_27:FCO,11476
Decode_1/un78_data_0_o2:A,9105
Decode_1/un78_data_0_o2:B,9110
Decode_1/un78_data_0_o2:C,8925
Decode_1/un78_data_0_o2:Y,8925
DATA_iobuf[30]/U0/U_IOENFF:A,4878
DATA_iobuf[30]/U0/U_IOENFF:Y,4878
SSITop_2/DelayCounter[6]:CLK,11617
SSITop_2/DelayCounter[6]:D,13984
SSITop_2/DelayCounter[6]:EN,9833
SSITop_2/DelayCounter[6]:Q,11617
SSITop_2/DelayCounter[6]:SLn,10722
Quad_1/QuadXface_5/QuadLatch[15]:CLK,
Quad_1/QuadXface_5/QuadLatch[15]:D,15287
Quad_1/QuadXface_5/QuadLatch[15]:EN,12103
Quad_1/QuadXface_5/QuadLatch[15]:Q,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_0:IPC,
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[9]:CLK,13271
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[9]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[9]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[9]:Q,13271
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[9]:SLn,9714
Quad_1/QuadXface_2/Latch1Reg[2]:CLK,
Quad_1/QuadXface_2/Latch1Reg[2]:D,15287
Quad_1/QuadXface_2/Latch1Reg[2]:EN,13858
Quad_1/QuadXface_2/Latch1Reg[2]:Q,
CtrlOut_1/StateMachine.un3_enable:A,9902
CtrlOut_1/StateMachine.un3_enable:B,12753
CtrlOut_1/StateMachine.un3_enable:Y,9902
Analog_1/Ser2Par_1/S2P_Data_7[0]:A,13152
Analog_1/Ser2Par_1/S2P_Data_7[0]:B,10712
Analog_1/Ser2Par_1/S2P_Data_7[0]:C,10646
Analog_1/Ser2Par_1/S2P_Data_7[0]:Y,10646
SSITop_1/DataLength_Z[2]:CLK,14498
SSITop_1/DataLength_Z[2]:D,
SSITop_1/DataLength_Z[2]:EN,-7390
SSITop_1/DataLength_Z[2]:Q,14498
Analog_1/StateMach_1/State_i_RNO[7]:A,14263
Analog_1/StateMach_1/State_i_RNO[7]:B,12690
Analog_1/StateMach_1/State_i_RNO[7]:C,12603
Analog_1/StateMach_1/State_i_RNO[7]:D,9720
Analog_1/StateMach_1/State_i_RNO[7]:Y,9720
Analog_1/Ser2Par_1/S2P_Data_cZ[15]:A,14240
Analog_1/Ser2Par_1/S2P_Data_cZ[15]:B,10620
Analog_1/Ser2Par_1/S2P_Data_cZ[15]:C,11415
Analog_1/Ser2Par_1/S2P_Data_cZ[15]:Y,10620
SSITop_2/SSIDataLatch[6]:CLK,
SSITop_2/SSIDataLatch[6]:D,15326
SSITop_2/SSIDataLatch[6]:EN,12103
SSITop_2/SSIDataLatch[6]:Q,
SSITop_2/ssiDataOut_0[9]:A,14992
SSITop_2/ssiDataOut_0[9]:B,
SSITop_2/ssiDataOut_0[9]:C,
SSITop_2/ssiDataOut_0[9]:Y,14992
DIO8_1/D8OutputReg0[22]:ALn,-4495
DIO8_1/D8OutputReg0[22]:CLK,12291
DIO8_1/D8OutputReg0[22]:D,
DIO8_1/D8OutputReg0[22]:EN,-9145
DIO8_1/D8OutputReg0[22]:Q,12291
DATA_iobuf[20]/U0/U_IOINFF:A,
DATA_iobuf[20]/U0/U_IOINFF:Y,
SSITop_2/un194_data:A,15022
SSITop_2/un194_data:B,
SSITop_2/un194_data:C,15903
SSITop_2/un194_data:D,10411
SSITop_2/un194_data:Y,10411
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[11]:A,13552
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[11]:B,13493
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[11]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[11]:D,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[11]:Y,13493
Quad_1/QuadXface_3/QuadDataOut_1_10:A,13899
Quad_1/QuadXface_3/QuadDataOut_1_10:B,17119
Quad_1/QuadXface_3/QuadDataOut_1_10:C,14741
Quad_1/QuadXface_3/QuadDataOut_1_10:D,11298
Quad_1/QuadXface_3/QuadDataOut_1_10:Y,11298
DiscID_1/DiscExpID_1/Exp_ID_LATCH:CLK,13077
DiscID_1/DiscExpID_1/Exp_ID_LATCH:D,10893
DiscID_1/DiscExpID_1/Exp_ID_LATCH:Q,13077
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[10]:CLK,11938
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[10]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[10]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[10]:Q,11938
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[10]:SLn,9714
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_12:C,10646
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_12:IPB,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_12:IPC,10646
SSITop_2/SSIDataLatch[13]:CLK,
SSITop_2/SSIDataLatch[13]:D,15326
SSITop_2/SSIDataLatch[13]:EN,12103
SSITop_2/SSIDataLatch[13]:Q,
SSITop_2/ssiDataOut_0[0]:A,14872
SSITop_2/ssiDataOut_0[0]:B,
SSITop_2/ssiDataOut_0[0]:C,
SSITop_2/ssiDataOut_0[0]:Y,14872
CtrlOut_2/ShiftRegister[5]:CLK,14235
CtrlOut_2/ShiftRegister[5]:D,12813
CtrlOut_2/ShiftRegister[5]:EN,12700
CtrlOut_2/ShiftRegister[5]:Q,14235
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0_13:A,11146
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0_13:B,11096
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0_13:C,9722
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0_13:D,9845
Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_0_13:Y,9722
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux_0[5]:A,12296
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux_0[5]:B,14889
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux_0[5]:C,
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux_0[5]:D,
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux_0[5]:FCI,
Quad_1/QuadXface_4/QuadDataOut_1_1_0_wmux_0[5]:Y,12296
MDTTop_1/TrailingCountDecode_1_0_.m5:A,6944
MDTTop_1/TrailingCountDecode_1_0_.m5:B,6834
MDTTop_1/TrailingCountDecode_1_0_.m5:C,4688
MDTTop_1/TrailingCountDecode_1_0_.m5:D,5664
MDTTop_1/TrailingCountDecode_1_0_.m5:Y,4688
DiscID_1/DiscExpID_1/ExpansionID0_1[6]:CLK,15326
DiscID_1/DiscExpID_1/ExpansionID0_1[6]:D,15326
DiscID_1/DiscExpID_1/ExpansionID0_1[6]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID0_1[6]:Q,15326
CtrlOut_2/ShiftRegister[14]:CLK,14235
CtrlOut_2/ShiftRegister[14]:D,12813
CtrlOut_2/ShiftRegister[14]:EN,12700
CtrlOut_2/ShiftRegister[14]:Q,14235
MDTTop_1/un1_discoverIdDataOut_0_iv_5[30]:A,12951
MDTTop_1/un1_discoverIdDataOut_0_iv_5[30]:B,7286
MDTTop_1/un1_discoverIdDataOut_0_iv_5[30]:C,6741
MDTTop_1/un1_discoverIdDataOut_0_iv_5[30]:D,12324
MDTTop_1/un1_discoverIdDataOut_0_iv_5[30]:Y,6741
DiscID_1/DiscExpID_1/State[1]:CLK,13183
DiscID_1/DiscExpID_1/State[1]:D,12654
DiscID_1/DiscExpID_1/State[1]:Q,13183
DATA_iobuf[30]/U0/U_IOINFF:A,
DATA_iobuf[30]/U0/U_IOINFF:Y,
SSITop_1/DelayCounter_cry[7]:B,13954
SSITop_1/DelayCounter_cry[7]:FCI,13813
SSITop_1/DelayCounter_cry[7]:FCO,13813
SSITop_1/DelayCounter_cry[7]:S,13965
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[1]:A,14048
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[1]:B,13904
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[1]:C,12832
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[1]:D,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[1]:FCO,
Quad_1/QuadXface_6/QuadDataOut_1_1_0_wmux[1]:Y,12832
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[11]:CLK,10650
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[11]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[11]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[11]:Q,10650
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[11]:SLn,9714
Analog_1/StateMach_1/StateMachine.ExpA_CS_L_6_2_1:A,13147
Analog_1/StateMach_1/StateMachine.ExpA_CS_L_6_2_1:B,13143
Analog_1/StateMach_1/StateMachine.ExpA_CS_L_6_2_1:Y,13143
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[15]:CLK,12012
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[15]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[15]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[15]:Q,12012
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[15]:SLn,9714
Analog_1/DataBuf_1/AddrBank0_0_o2[5]:A,
Analog_1/DataBuf_1/AddrBank0_0_o2[5]:B,
Analog_1/DataBuf_1/AddrBank0_0_o2[5]:C,8011
Analog_1/DataBuf_1/AddrBank0_0_o2[5]:D,7889
Analog_1/DataBuf_1/AddrBank0_0_o2[5]:Y,7889
TickSync_1/TickSync:ALn,
TickSync_1/TickSync:CLK,14235
TickSync_1/TickSync:EN,10949
TickSync_1/TickSync:Q,14235
MDTTop_1/mdtSimpDataOut_1_0[6]:A,15959
MDTTop_1/mdtSimpDataOut_1_0[6]:B,
MDTTop_1/mdtSimpDataOut_1_0[6]:C,
MDTTop_1/mdtSimpDataOut_1_0[6]:Y,15959
LatCnt_1/LatencyCounter_cry[27]:B,5697
LatCnt_1/LatencyCounter_cry[27]:FCI,5176
LatCnt_1/LatencyCounter_cry[27]:FCO,5176
LatCnt_1/LatencyCounter_cry[27]:S,5252
ExpSigRoute_3/un1_serialmemorydatain_0_a2:A,
ExpSigRoute_3/un1_serialmemorydatain_0_a2:B,
ExpSigRoute_3/un1_serialmemorydatain_0_a2:C,
ExpSigRoute_3/un1_serialmemorydatain_0_a2:Y,
Exp2Data_iobuf[1]/U0/U_IOOUTFF:A,
Exp2Data_iobuf[1]/U0/U_IOOUTFF:Y,
Decode_1/un1_discoverIdDataOut_0_iv_8_RNO[8]:A,5888
Decode_1/un1_discoverIdDataOut_0_iv_8_RNO[8]:B,14836
Decode_1/un1_discoverIdDataOut_0_iv_8_RNO[8]:C,13794
Decode_1/un1_discoverIdDataOut_0_iv_8_RNO[8]:D,13363
Decode_1/un1_discoverIdDataOut_0_iv_8_RNO[8]:Y,5888
CtrlOut_2/ShiftRegister[1]:CLK,14235
CtrlOut_2/ShiftRegister[1]:D,12813
CtrlOut_2/ShiftRegister[1]:EN,12700
CtrlOut_2/ShiftRegister[1]:Q,14235
SSITop_1/un425_data_0_a2_0:A,14292
SSITop_1/un425_data_0_a2_0:B,12977
SSITop_1/un425_data_0_a2_0:Y,12977
DIO8_1/InputShiftRegister[9]:CLK,15303
DIO8_1/InputShiftRegister[9]:D,15303
DIO8_1/InputShiftRegister[9]:EN,9791
DIO8_1/InputShiftRegister[9]:Q,15303
Quad_1/QuadXface_1/Latch0ArmedState[2]:CLK,13470
Quad_1/QuadXface_1/Latch0ArmedState[2]:D,-11156
Quad_1/QuadXface_1/Latch0ArmedState[2]:Q,13470
Analog_1/DataBuf_1/DataOut[6]:A,
Analog_1/DataBuf_1/DataOut[6]:B,
Analog_1/DataBuf_1/DataOut[6]:C,
Analog_1/DataBuf_1/DataOut[6]:Y,
Quad_1/QuadXface_6/EdgeMode:CLK,12140
Quad_1/QuadXface_6/EdgeMode:D,-6860
Quad_1/QuadXface_6/EdgeMode:EN,-7320
Quad_1/QuadXface_6/EdgeMode:Q,12140
Quad_1/QuadXface_5/un3_capturehomecounts_0_o2:A,12116
Quad_1/QuadXface_5/un3_capturehomecounts_0_o2:B,10633
Quad_1/QuadXface_5/un3_capturehomecounts_0_o2:C,14337
Quad_1/QuadXface_5/un3_capturehomecounts_0_o2:D,14227
Quad_1/QuadXface_5/un3_capturehomecounts_0_o2:Y,10633
Quad_1/QuadXface_3/intHomeLat:CLK,-3791
Quad_1/QuadXface_3/intHomeLat:D,11082
Quad_1/QuadXface_3/intHomeLat:Q,-3791
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNI7CI8[11]:A,-12028
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNI7CI8[11]:B,-12128
DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNI7CI8[11]:Y,-12128
DIO8_1/D8OutputReg3[5]:ALn,-4495
DIO8_1/D8OutputReg3[5]:CLK,12970
DIO8_1/D8OutputReg3[5]:D,
DIO8_1/D8OutputReg3[5]:EN,-8813
DIO8_1/D8OutputReg3[5]:Q,12970
M_Card_ID_LOAD_obuf/U0/U_IOOUTFF:A,
M_Card_ID_LOAD_obuf/U0/U_IOOUTFF:Y,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_35:IPENn,
SSITop_2/un11_delaycounter_0_I_21:A,13085
SSITop_2/un11_delaycounter_0_I_21:B,11685
SSITop_2/un11_delaycounter_0_I_21:C,11595
SSITop_2/un11_delaycounter_0_I_21:D,12690
SSITop_2/un11_delaycounter_0_I_21:FCI,11476
SSITop_2/un11_delaycounter_0_I_21:FCO,11476
DIO8_1/un1_OutputShiftRegister_0_sqmuxa_0_o2:A,12943
DIO8_1/un1_OutputShiftRegister_0_sqmuxa_0_o2:B,12868
DIO8_1/un1_OutputShiftRegister_0_sqmuxa_0_o2:Y,12868
SSITop_2/Serial2ParallelData[2]:CLK,15326
SSITop_2/Serial2ParallelData[2]:D,15326
SSITop_2/Serial2ParallelData[2]:EN,10706
SSITop_2/Serial2ParallelData[2]:Q,15326
SSITop_2/Serial2ParallelData[2]:SLn,11847
DiscID_1/discoverIdDataOut_1_1[0]:A,13697
DiscID_1/discoverIdDataOut_1_1[0]:B,13569
DiscID_1/discoverIdDataOut_1_1[0]:C,11484
DiscID_1/discoverIdDataOut_1_1[0]:D,
DiscID_1/discoverIdDataOut_1_1[0]:Y,11484
CtrlIO_1/un18_shiftenable:A,14198
CtrlIO_1/un18_shiftenable:B,13892
CtrlIO_1/un18_shiftenable:C,10944
CtrlIO_1/un18_shiftenable:Y,10944
DATA_iobuf[14]/U0/U_IOOUTFF:A,2609
DATA_iobuf[14]/U0/U_IOOUTFF:Y,2609
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[4]:CLK,10661
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[4]:D,15326
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[4]:EN,7490
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[4]:Q,10661
Analog_1/Ser2Par_1/S2P_CtrlAxis1_Data[4]:SLn,9714
Quad_1/QuadXface_6/QuadCount[5]:CLK,10737
Quad_1/QuadXface_6/QuadCount[5]:D,10876
Quad_1/QuadXface_6/QuadCount[5]:Q,10737
Quad_1/QuadXface_6/QuadCount[5]:SLn,11847
DIO8_1/un1_IntDout_iv_0[3]:A,13193
DIO8_1/un1_IntDout_iv_0[3]:B,13079
DIO8_1/un1_IntDout_iv_0[3]:C,10501
DIO8_1/un1_IntDout_iv_0[3]:D,10395
DIO8_1/un1_IntDout_iv_0[3]:Y,10395
ExpModLED_1/ShiftRegister3_3_i_m2[1]:A,14333
ExpModLED_1/ShiftRegister3_3_i_m2[1]:B,12913
ExpModLED_1/ShiftRegister3_3_i_m2[1]:C,9207
ExpModLED_1/ShiftRegister3_3_i_m2[1]:Y,9207
Analog_1/StateMach_1/EndDelay_2:A,14309
Analog_1/StateMach_1/EndDelay_2:B,14211
Analog_1/StateMach_1/EndDelay_2:C,14114
Analog_1/StateMach_1/EndDelay_2:D,13586
Analog_1/StateMach_1/EndDelay_2:Y,13586
SerMemInt_1/OperationFaultCount_0[0]:A,12164
SerMemInt_1/OperationFaultCount_0[0]:B,14215
SerMemInt_1/OperationFaultCount_0[0]:C,12594
SerMemInt_1/OperationFaultCount_0[0]:Y,12164
Quad_1/QuadXface_6/IndexEdgeDetected_1_0_o2:A,12991
Quad_1/QuadXface_6/IndexEdgeDetected_1_0_o2:B,12935
Quad_1/QuadXface_6/IndexEdgeDetected_1_0_o2:C,12888
Quad_1/QuadXface_6/IndexEdgeDetected_1_0_o2:Y,12888
Quad_1/QuadXface_1/FallingLatch0_1:A,14263
Quad_1/QuadXface_1/FallingLatch0_1:B,14227
Quad_1/QuadXface_1/FallingLatch0_1:Y,14227
Quad_1/QuadXface_2/QuadCount[6]:CLK,11046
Quad_1/QuadXface_2/QuadCount[6]:D,10859
Quad_1/QuadXface_2/QuadCount[6]:Q,11046
Quad_1/QuadXface_2/QuadCount[6]:SLn,11847
SSITop_1/un1_synchedtick_RNIC9QQ:A,9833
SSITop_1/un1_synchedtick_RNIC9QQ:B,12489
SSITop_1/un1_synchedtick_RNIC9QQ:Y,9833
Quad_1/QuadXface_4/QuadDataOut_1_10:A,12999
Quad_1/QuadXface_4/QuadDataOut_1_10:B,
Quad_1/QuadXface_4/QuadDataOut_1_10:Y,12999
MDTTop_1/mdtSimpDataOut_1_0[0]:A,14588
MDTTop_1/mdtSimpDataOut_1_0[0]:B,
MDTTop_1/mdtSimpDataOut_1_0[0]:C,
MDTTop_1/mdtSimpDataOut_1_0[0]:Y,14588
MDTTop_1/un1_discoverIdDataOut_iv_8[1]:A,7086
MDTTop_1/un1_discoverIdDataOut_iv_8[1]:B,15151
MDTTop_1/un1_discoverIdDataOut_iv_8[1]:C,12416
MDTTop_1/un1_discoverIdDataOut_iv_8[1]:D,
MDTTop_1/un1_discoverIdDataOut_iv_8[1]:Y,7086
CtrlOut_1/M_OUT_CONTROL:CLK,14176
CtrlOut_1/M_OUT_CONTROL:D,12699
CtrlOut_1/M_OUT_CONTROL:EN,11011
CtrlOut_1/M_OUT_CONTROL:Q,14176
Analog_1/StateMach_1/CycleCounter_RNO[3]:A,14255
Analog_1/StateMach_1/CycleCounter_RNO[3]:B,14184
Analog_1/StateMach_1/CycleCounter_RNO[3]:C,12943
Analog_1/StateMach_1/CycleCounter_RNO[3]:Y,12943
ExpModLED_1/un9_expleddataout_0_a2_1:A,5520
ExpModLED_1/un9_expleddataout_0_a2_1:B,6434
ExpModLED_1/un9_expleddataout_0_a2_1:C,7816
ExpModLED_1/un9_expleddataout_0_a2_1:D,7546
ExpModLED_1/un9_expleddataout_0_a2_1:Y,5520
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_13:C,10532
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_13:IPB,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/CFG_13:IPC,10532
MDTTop_1/un11_pwmmagnetfault_2:A,4728
MDTTop_1/un11_pwmmagnetfault_2:B,4630
MDTTop_1/un11_pwmmagnetfault_2:Y,4630
Quad_1/QuadXface_4/QA[2]:CLK,-3714
Quad_1/QuadXface_4/QA[2]:D,15310
Quad_1/QuadXface_4/QA[2]:Q,-3714
MDTTop_2/mdtSimpDataOut_1_0[2]:A,15163
MDTTop_2/mdtSimpDataOut_1_0[2]:B,
MDTTop_2/mdtSimpDataOut_1_0[2]:C,
MDTTop_2/mdtSimpDataOut_1_0[2]:Y,15163
DIO8_1/D8InputReg3[3]:CLK,
DIO8_1/D8InputReg3[3]:D,15303
DIO8_1/D8InputReg3[3]:EN,13656
DIO8_1/D8InputReg3[3]:Q,
SSITop_2/Serial2ParallelData_RNO[0]:A,15604
SSITop_2/Serial2ParallelData_RNO[0]:B,6185
SSITop_2/Serial2ParallelData_RNO[0]:C,14119
SSITop_2/Serial2ParallelData_RNO[0]:D,14113
SSITop_2/Serial2ParallelData_RNO[0]:Y,6185
Quad_1/QuadXface_2/FallingHome:CLK,12127
Quad_1/QuadXface_2/FallingHome:D,14227
Quad_1/QuadXface_2/FallingHome:Q,12127
CtrlOut_1/Count[3]:CLK,13206
CtrlOut_1/Count[3]:D,9932
CtrlOut_1/Count[3]:EN,9904
CtrlOut_1/Count[3]:Q,13206
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[16]:A,1689
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[16]:B,4850
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[16]:C,7066
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[16]:D,10263
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[16]:Y,1689
Quad_1/QuadXface_2/BBreak:CLK,
Quad_1/QuadXface_2/BBreak:D,9540
Quad_1/QuadXface_2/BBreak:EN,12103
Quad_1/QuadXface_2/BBreak:Q,
WDT_1/PUReg[7]:CLK,13086
WDT_1/PUReg[7]:EN,-4023
WDT_1/PUReg[7]:Q,13086
WDT_1/PUReg[7]:SLn,13795
Quad_1/QuadXface_6/QL0[0]:CLK,15334
Quad_1/QuadXface_6/QL0[0]:D,15604
Quad_1/QuadXface_6/QL0[0]:Q,15334
Decode_1/un1_discoverIdDataOut_0_iv_0[31]:A,2415
Decode_1/un1_discoverIdDataOut_0_iv_0[31]:B,10613
Decode_1/un1_discoverIdDataOut_0_iv_0[31]:C,15027
Decode_1/un1_discoverIdDataOut_0_iv_0[31]:D,4720
Decode_1/un1_discoverIdDataOut_0_iv_0[31]:Y,2415
Quad_1/QuadXface_1/QuadCount_RNI1QDU6[7]:A,14009
Quad_1/QuadXface_1/QuadCount_RNI1QDU6[7]:B,10821
Quad_1/QuadXface_1/QuadCount_RNI1QDU6[7]:C,13795
Quad_1/QuadXface_1/QuadCount_RNI1QDU6[7]:FCI,10688
Quad_1/QuadXface_1/QuadCount_RNI1QDU6[7]:FCO,10688
Quad_1/QuadXface_1/QuadCount_RNI1QDU6[7]:S,10840
MDTTop_1/un1_discoverIdDataOut_0_iv_9[3]:A,7983
MDTTop_1/un1_discoverIdDataOut_0_iv_9[3]:B,5717
MDTTop_1/un1_discoverIdDataOut_0_iv_9[3]:C,6882
MDTTop_1/un1_discoverIdDataOut_0_iv_9[3]:D,13686
MDTTop_1/un1_discoverIdDataOut_0_iv_9[3]:Y,5717
DiscID_1/DiscCtrlID_1/State_RNO[1]:A,12705
DiscID_1/DiscCtrlID_1/State_RNO[1]:B,12654
DiscID_1/DiscCtrlID_1/State_RNO[1]:C,14153
DiscID_1/DiscCtrlID_1/State_RNO[1]:D,13031
DiscID_1/DiscCtrlID_1/State_RNO[1]:Y,12654
DIO8_1/IntDout_3_1_0_wmux[13]:A,10721
DIO8_1/IntDout_3_1_0_wmux[13]:B,10395
DIO8_1/IntDout_3_1_0_wmux[13]:C,12185
DIO8_1/IntDout_3_1_0_wmux[13]:D,11880
DIO8_1/IntDout_3_1_0_wmux[13]:FCO,
DIO8_1/IntDout_3_1_0_wmux[13]:Y,10395
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[1]:A,12413
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[1]:B,12473
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[1]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[1]:D,
Quad_1/QuadXface_2/QuadDataOut_1_m2_2[1]:Y,12413
SSITop_2/SSIDataLatch[7]:CLK,
SSITop_2/SSIDataLatch[7]:D,15326
SSITop_2/SSIDataLatch[7]:EN,12103
SSITop_2/SSIDataLatch[7]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_6[17]:A,13003
MDTTop_1/un1_discoverIdDataOut_0_iv_6[17]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_6[17]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_6[17]:D,8016
MDTTop_1/un1_discoverIdDataOut_0_iv_6[17]:Y,8016
Decode_1/un141_data_i_1_RNIU2ID1:A,14030
Decode_1/un141_data_i_1_RNIU2ID1:B,
Decode_1/un141_data_i_1_RNIU2ID1:C,11406
Decode_1/un141_data_i_1_RNIU2ID1:D,12675
Decode_1/un141_data_i_1_RNIU2ID1:Y,11406
MDTTop_1/un1_discoverIdDataOut_0_iv_0[25]:A,8050
MDTTop_1/un1_discoverIdDataOut_0_iv_0[25]:B,14922
MDTTop_1/un1_discoverIdDataOut_0_iv_0[25]:C,13612
MDTTop_1/un1_discoverIdDataOut_0_iv_0[25]:D,8027
MDTTop_1/un1_discoverIdDataOut_0_iv_0[25]:Y,8027
SSITop_1/ssiDataOut_0[2]:A,14599
SSITop_1/ssiDataOut_0[2]:B,
SSITop_1/ssiDataOut_0[2]:C,
SSITop_1/ssiDataOut_0[2]:Y,14599
Quad_1/QuadXface_6/Latch0ArmedState_1[2]:A,-8429
Quad_1/QuadXface_6/Latch0ArmedState_1[2]:B,-3806
Quad_1/QuadXface_6/Latch0ArmedState_1[2]:C,14188
Quad_1/QuadXface_6/Latch0ArmedState_1[2]:D,
Quad_1/QuadXface_6/Latch0ArmedState_1[2]:Y,-8429
Quad_1/QuadXface_5/QuadCount[12]:CLK,9895
Quad_1/QuadXface_5/QuadCount[12]:D,10745
Quad_1/QuadXface_5/QuadCount[12]:Q,9895
Quad_1/QuadXface_5/QuadCount[12]:SLn,11847
Analog_1/DataBuf_1/AddrBank1_i_m2[1]:A,14149
Analog_1/DataBuf_1/AddrBank1_i_m2[1]:B,13803
Analog_1/DataBuf_1/AddrBank1_i_m2[1]:C,15334
Analog_1/DataBuf_1/AddrBank1_i_m2[1]:Y,13803
DIO8_1/d8DataOut_m2_2[6]:A,13565
DIO8_1/d8DataOut_m2_2[6]:B,12378
DIO8_1/d8DataOut_m2_2[6]:C,
DIO8_1/d8DataOut_m2_2[6]:D,
DIO8_1/d8DataOut_m2_2[6]:Y,12378
SSITop_2/QuadA0DataOut_m[3]:A,9575
SSITop_2/QuadA0DataOut_m[3]:B,16080
SSITop_2/QuadA0DataOut_m[3]:C,16176
SSITop_2/QuadA0DataOut_m[3]:D,13789
SSITop_2/QuadA0DataOut_m[3]:Y,9575
DiscID_1/DiscCtrlID_1/ControlID_1_RNIKM301[10]:A,
DiscID_1/DiscCtrlID_1/ControlID_1_RNIKM301[10]:B,
DiscID_1/DiscCtrlID_1/ControlID_1_RNIKM301[10]:C,
DiscID_1/DiscCtrlID_1/ControlID_1_RNIKM301[10]:Y,
CtrlIO_1/ShiftOutRegister_3_0_a2[0]:A,15650
CtrlIO_1/ShiftOutRegister_3_0_a2[0]:B,15540
CtrlIO_1/ShiftOutRegister_3_0_a2[0]:Y,15540
MDTTop_1/Edge[1]:CLK,4763
MDTTop_1/Edge[1]:D,7114
MDTTop_1/Edge[1]:Q,4763
MDTTop_2/Delay[4]:CLK,3461
MDTTop_2/Delay[4]:D,5689
MDTTop_2/Delay[4]:EN,4696
MDTTop_2/Delay[4]:Q,3461
MDTTop_2/Delay[4]:SLn,6387
MDTTop_1/RetPulseDelayEnable_RNO_0:A,5858
MDTTop_1/RetPulseDelayEnable_RNO_0:B,-3830
MDTTop_1/RetPulseDelayEnable_RNO_0:C,5721
MDTTop_1/RetPulseDelayEnable_RNO_0:Y,-3830
DIO8_1/D8OutputReg1[3]:ALn,-4495
DIO8_1/D8OutputReg1[3]:CLK,11880
DIO8_1/D8OutputReg1[3]:D,
DIO8_1/D8OutputReg1[3]:EN,-8821
DIO8_1/D8OutputReg1[3]:Q,11880
DATA_iobuf[10]/U0/U_IOENFF:A,4878
DATA_iobuf[10]/U0/U_IOENFF:Y,4878
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[5]:CLK,12003
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[5]:D,15326
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[5]:EN,7490
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[5]:Q,12003
Analog_1/Ser2Par_1/S2P_M0Ch0_Data[5]:SLn,9714
MDTTop_1/un1_discoverIdDataOut_0_iv_9[18]:A,5956
MDTTop_1/un1_discoverIdDataOut_0_iv_9[18]:B,8007
MDTTop_1/un1_discoverIdDataOut_0_iv_9[18]:C,15127
MDTTop_1/un1_discoverIdDataOut_0_iv_9[18]:D,12063
MDTTop_1/un1_discoverIdDataOut_0_iv_9[18]:Y,5956
Decode_1/un3_wdtconfigread_0_a2:A,5842
Decode_1/un3_wdtconfigread_0_a2:B,5630
Decode_1/un3_wdtconfigread_0_a2:C,4408
Decode_1/un3_wdtconfigread_0_a2:D,3334
Decode_1/un3_wdtconfigread_0_a2:Y,3334
SerMemInt_1/LoadMemAddr_RNO:A,-2092
SerMemInt_1/LoadMemAddr_RNO:B,13154
SerMemInt_1/LoadMemAddr_RNO:Y,-2092
WDT_1/WDTDelay[13]:ALn,
WDT_1/WDTDelay[13]:CLK,15044
WDT_1/WDTDelay[13]:D,
WDT_1/WDTDelay[13]:EN,-3973
WDT_1/WDTDelay[13]:Q,15044
Analog_1/DataBuf_1/RAM_2/ram_ram_0_0/FF_33:IPENn,
WDT_1/WDTCounter[3]:ALn,13503
WDT_1/WDTCounter[3]:CLK,12955
WDT_1/WDTCounter[3]:D,13860
WDT_1/WDTCounter[3]:EN,11256
WDT_1/WDTCounter[3]:Q,12955
Quad_1/QuadXface_5/FallingLatch1_1:A,14263
Quad_1/QuadXface_5/FallingLatch1_1:B,14227
Quad_1/QuadXface_5/FallingLatch1_1:Y,14227
Quad_1/QuadXface_4/FallingHome_1:A,14263
Quad_1/QuadXface_4/FallingHome_1:B,14227
Quad_1/QuadXface_4/FallingHome_1:Y,14227
MDTTop_1/un1_discoverIdDataOut_0_iv_8[14]:A,
MDTTop_1/un1_discoverIdDataOut_0_iv_8[14]:B,12840
MDTTop_1/un1_discoverIdDataOut_0_iv_8[14]:C,5959
MDTTop_1/un1_discoverIdDataOut_0_iv_8[14]:D,2609
MDTTop_1/un1_discoverIdDataOut_0_iv_8[14]:Y,2609
Quad_1/QuadXface_5/QuadCount[7]:CLK,10855
Quad_1/QuadXface_5/QuadCount[7]:D,10840
Quad_1/QuadXface_5/QuadCount[7]:Q,10855
Quad_1/QuadXface_5/QuadCount[7]:SLn,11847
DiscID_1/DiscExpID_1/Count_cry[4]:B,12832
DiscID_1/DiscExpID_1/Count_cry[4]:C,13980
DiscID_1/DiscExpID_1/Count_cry[4]:FCI,12774
DiscID_1/DiscExpID_1/Count_cry[4]:FCO,12774
DiscID_1/DiscExpID_1/Count_cry[4]:S,12793
CtrlOut_2/Count[0]:CLK,12827
CtrlOut_2/Count[0]:D,10076
CtrlOut_2/Count[0]:EN,9904
CtrlOut_2/Count[0]:Q,12827
Analog_1/StateMach_1/CycleCounter_n2_i_o2:A,13097
Analog_1/StateMach_1/CycleCounter_n2_i_o2:B,13034
Analog_1/StateMach_1/CycleCounter_n2_i_o2:C,12943
Analog_1/StateMach_1/CycleCounter_n2_i_o2:Y,12943
MDTTop_1/un1_discoverIdDataOut_0_iv_4[9]:A,12715
MDTTop_1/un1_discoverIdDataOut_0_iv_4[9]:B,14980
MDTTop_1/un1_discoverIdDataOut_0_iv_4[9]:C,12527
MDTTop_1/un1_discoverIdDataOut_0_iv_4[9]:D,12060
MDTTop_1/un1_discoverIdDataOut_0_iv_4[9]:Y,12060
DiscID_1/DiscExpID_1/ExpansionID2_1[5]:CLK,15326
DiscID_1/DiscExpID_1/ExpansionID2_1[5]:D,15326
DiscID_1/DiscExpID_1/ExpansionID2_1[5]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID2_1[5]:Q,15326
LatCnt_1/LatencyCounter[20]:CLK,5564
LatCnt_1/LatencyCounter[20]:D,5385
LatCnt_1/LatencyCounter[20]:EN,-6247
LatCnt_1/LatencyCounter[20]:Q,5564
LatCnt_1/LatencyCounter[20]:SLn,-5250
Quad_1/QuadXface_6/IllegalTransition:CLK,
Quad_1/QuadXface_6/IllegalTransition:D,15334
Quad_1/QuadXface_6/IllegalTransition:EN,12103
Quad_1/QuadXface_6/IllegalTransition:Q,
ExpModLED_1/StateMachine.ShiftEnable_3_iv_0_0_0_o2:A,11875
ExpModLED_1/StateMachine.ShiftEnable_3_iv_0_0_0_o2:B,12919
ExpModLED_1/StateMachine.ShiftEnable_3_iv_0_0_0_o2:Y,11875
Quad_1/QuadXface_2/Latch0ArmedState[1]:CLK,13406
Quad_1/QuadXface_2/Latch0ArmedState[1]:D,-11110
Quad_1/QuadXface_2/Latch0ArmedState[1]:Q,13406
Quad_1/QuadXface_3/Latch1Reg[11]:CLK,
Quad_1/QuadXface_3/Latch1Reg[11]:D,15287
Quad_1/QuadXface_3/Latch1Reg[11]:EN,13858
Quad_1/QuadXface_3/Latch1Reg[11]:Q,
SSITop_1/DelayCounter_cry[4]:B,13897
SSITop_1/DelayCounter_cry[4]:FCI,13813
SSITop_1/DelayCounter_cry[4]:FCO,13813
SSITop_1/DelayCounter_cry[4]:S,14022
MDTTop_1/CountRA_cry[9]:B,5621
MDTTop_1/CountRA_cry[9]:FCI,5442
MDTTop_1/CountRA_cry[9]:FCO,5442
MDTTop_1/CountRA_cry[9]:S,5594
CtrlOut_2/ShiftRegister_4[7]:A,15612
CtrlOut_2/ShiftRegister_4[7]:B,14235
CtrlOut_2/ShiftRegister_4[7]:C,12813
CtrlOut_2/ShiftRegister_4[7]:Y,12813
MDTTop_2/delaydone_0_a3_5:A,3502
MDTTop_2/delaydone_0_a3_5:B,3461
MDTTop_2/delaydone_0_a3_5:C,3364
MDTTop_2/delaydone_0_a3_5:D,3266
MDTTop_2/delaydone_0_a3_5:Y,3266
ExpModLED_1/ShiftRegister1[7]:CLK,
ExpModLED_1/ShiftRegister1[7]:D,15334
ExpModLED_1/ShiftRegister1[7]:EN,10421
ExpModLED_1/ShiftRegister1[7]:Q,
ExpModLED_1/ShiftRegister1[7]:SLn,11310
DIO8_1/ExpD8_OE:ALn,13503
DIO8_1/ExpD8_OE:CLK,
DIO8_1/ExpD8_OE:EN,10080
DIO8_1/ExpD8_OE:Q,
Quad_1/QuadXface_2/QuadDataOut_1[10]:A,13960
Quad_1/QuadXface_2/QuadDataOut_1[10]:B,12850
Quad_1/QuadXface_2/QuadDataOut_1[10]:C,14731
Quad_1/QuadXface_2/QuadDataOut_1[10]:D,14712
Quad_1/QuadXface_2/QuadDataOut_1[10]:Y,12850
Quad_1/QuadXface_4/RisingLatch0:CLK,13059
Quad_1/QuadXface_4/RisingLatch0:D,14215
Quad_1/QuadXface_4/RisingLatch0:Q,13059
SSITop_1/SSIDataLatch_Z[15]:CLK,
SSITop_1/SSIDataLatch_Z[15]:D,15326
SSITop_1/SSIDataLatch_Z[15]:EN,12103
SSITop_1/SSIDataLatch_Z[15]:Q,
DATA_iobuf[10]/U0/U_IOINFF:A,
DATA_iobuf[10]/U0/U_IOINFF:Y,
MDTTop_1/CountRA[2]:CLK,5488
MDTTop_1/CountRA[2]:D,5727
MDTTop_1/CountRA[2]:EN,5496
MDTTop_1/CountRA[2]:Q,5488
MDTTop_1/CountRA[2]:SLn,6387
DIO8_1/InputShiftRegister[3]:CLK,15334
DIO8_1/InputShiftRegister[3]:D,15334
DIO8_1/InputShiftRegister[3]:EN,9791
DIO8_1/InputShiftRegister[3]:Q,15334
DATA_iobuf[5]/U0/U_IOOUTFF:A,2753
DATA_iobuf[5]/U0/U_IOOUTFF:Y,2753
SerMemInt_1/SerialDataOutputMux_1[4]:A,13183
SerMemInt_1/SerialDataOutputMux_1[4]:B,5063
SerMemInt_1/SerialDataOutputMux_1[4]:C,11762
SerMemInt_1/SerialDataOutputMux_1[4]:D,12844
SerMemInt_1/SerialDataOutputMux_1[4]:Y,5063
Quad_1/QuadXface_1/un3_capturelatch1counts_0_1:A,13470
Quad_1/QuadXface_1/un3_capturelatch1counts_0_1:B,13406
Quad_1/QuadXface_1/un3_capturelatch1counts_0_1:C,13326
Quad_1/QuadXface_1/un3_capturelatch1counts_0_1:Y,13326
Decode_1/un1_discoverIdDataOut_0_iv[28]:A,6215
Decode_1/un1_discoverIdDataOut_0_iv[28]:B,6650
Decode_1/un1_discoverIdDataOut_0_iv[28]:C,3874
Decode_1/un1_discoverIdDataOut_0_iv[28]:D,2423
Decode_1/un1_discoverIdDataOut_0_iv[28]:Y,2423
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[19]:A,1391
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[19]:B,6907
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[19]:C,9233
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[19]:D,12060
MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[19]:Y,1391
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_1[22]:A,4849
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_1[22]:B,15210
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_1[22]:C,15239
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_1[22]:D,12235
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_1[22]:Y,4849
CtrlOut_1/DataBuffer[3]:ALn,-4495
CtrlOut_1/DataBuffer[3]:CLK,15612
CtrlOut_1/DataBuffer[3]:D,
CtrlOut_1/DataBuffer[3]:EN,
CtrlOut_1/DataBuffer[3]:Q,15612
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_32:IPENn,
SSITop_1/StartRead:CLK,12859
SSITop_1/StartRead:D,12846
SSITop_1/StartRead:Q,12859
SSITop_1/ShiftCounter[3]:CLK,13112
SSITop_1/ShiftCounter[3]:D,12820
SSITop_1/ShiftCounter[3]:EN,12871
SSITop_1/ShiftCounter[3]:Q,13112
Quad_1/QuadXface_2/QuadDataOut_1_m2_1[11]:A,14719
Quad_1/QuadXface_2/QuadDataOut_1_m2_1[11]:B,14712
Quad_1/QuadXface_2/QuadDataOut_1_m2_1[11]:C,
Quad_1/QuadXface_2/QuadDataOut_1_m2_1[11]:Y,14712
SSITop_1/un11_delaycounter_0_I_1:A,12966
SSITop_1/un11_delaycounter_0_I_1:B,11558
SSITop_1/un11_delaycounter_0_I_1:C,11476
SSITop_1/un11_delaycounter_0_I_1:D,12571
SSITop_1/un11_delaycounter_0_I_1:FCO,11476
ClkCtrl_1/EnableCount_RNO[0]:A,14248
ClkCtrl_1/EnableCount_RNO[0]:Y,14248
Analog_1/StateMach_1/InterConversionDelayCNTR[6]:CLK,10575
Analog_1/StateMach_1/InterConversionDelayCNTR[6]:D,9545
Analog_1/StateMach_1/InterConversionDelayCNTR[6]:EN,9726
Analog_1/StateMach_1/InterConversionDelayCNTR[6]:Q,10575
SSITop_2/Serial2ParallelData[28]:CLK,15326
SSITop_2/Serial2ParallelData[28]:D,15326
SSITop_2/Serial2ParallelData[28]:EN,10706
SSITop_2/Serial2ParallelData[28]:Q,15326
SSITop_2/Serial2ParallelData[28]:SLn,11847
Quad_1/QuadXface_2/HomeReg[5]:CLK,
Quad_1/QuadXface_2/HomeReg[5]:D,15287
Quad_1/QuadXface_2/HomeReg[5]:EN,15120
Quad_1/QuadXface_2/HomeReg[5]:Q,
MDTTop_2/MDTPosition_Z[16]:CLK,
MDTTop_2/MDTPosition_Z[16]:D,5499
MDTTop_2/MDTPosition_Z[16]:EN,5602
MDTTop_2/MDTPosition_Z[16]:Q,
SSITop_1/Serial2ParallelData[0]:CLK,14119
SSITop_1/Serial2ParallelData[0]:D,6241
SSITop_1/Serial2ParallelData[0]:EN,10706
SSITop_1/Serial2ParallelData[0]:Q,14119
SSITop_1/Serial2ParallelData[0]:SLn,11847
SSITop_1/CycleCounter_cry[0]:B,12768
SSITop_1/CycleCounter_cry[0]:C,13962
SSITop_1/CycleCounter_cry[0]:FCI,13896
SSITop_1/CycleCounter_cry[0]:FCO,12768
SSITop_1/CycleCounter_cry[0]:S,12812
Quad_1/QuadXface_5/QB[3]:CLK,13123
Quad_1/QuadXface_5/QB[3]:D,15318
Quad_1/QuadXface_5/QB[3]:Q,13123
CtrlOut_2/M_OUT_CONTROL:CLK,14176
CtrlOut_2/M_OUT_CONTROL:D,12699
CtrlOut_2/M_OUT_CONTROL:EN,11011
CtrlOut_2/M_OUT_CONTROL:Q,14176
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[16]:A,4850
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[16]:B,15211
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[16]:C,15240
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[16]:D,12236
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[16]:Y,4850
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_4_5:A,12002
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_4_5:B,11899
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_4_5:C,10705
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_4_5:D,10543
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_4_5:Y,10543
DIO8_1/D8OutputReg0[2]:ALn,-4495
DIO8_1/D8OutputReg0[2]:CLK,12185
DIO8_1/D8OutputReg0[2]:D,
DIO8_1/D8OutputReg0[2]:EN,-9145
DIO8_1/D8OutputReg0[2]:Q,12185
CPUCnf_1/int_M_DRV_EN_3:A,
CPUCnf_1/int_M_DRV_EN_3:B,
CPUCnf_1/int_M_DRV_EN_3:Y,
SerMemInt_1/WriteLatch:CLK,5886
SerMemInt_1/WriteLatch:D,-5261
SerMemInt_1/WriteLatch:Q,5886
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[8]:A,13362
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[8]:B,13303
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[8]:C,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[8]:D,
Quad_1/QuadXface_1/QuadDataOut_1_m2_2[8]:Y,13303
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_0_14:A,10881
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_0_14:B,10790
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_0_14:C,12080
Quad_1/QuadXface_1/intAccumOverflow_1_0_a3_0_14:Y,10790
Quad_1/QuadXface_1/HomeReg[13]:CLK,
Quad_1/QuadXface_1/HomeReg[13]:D,15287
Quad_1/QuadXface_1/HomeReg[13]:EN,15120
Quad_1/QuadXface_1/HomeReg[13]:Q,
QA0_RegY_NegLmt_ibuf/U0/U_IOINFF:A,
QA0_RegY_NegLmt_ibuf/U0/U_IOINFF:Y,
ExpModLED_1/Exp0LED_8_i_m2[2]:A,
ExpModLED_1/Exp0LED_8_i_m2[2]:B,-12399
ExpModLED_1/Exp0LED_8_i_m2[2]:C,-10043
ExpModLED_1/Exp0LED_8_i_m2[2]:Y,-12399
SerMemInt_1/LoadDeviceAddr:CLK,11584
SerMemInt_1/LoadDeviceAddr:D,10675
SerMemInt_1/LoadDeviceAddr:EN,7288
SerMemInt_1/LoadDeviceAddr:Q,11584
SerMemInt_1/LoadDeviceAddr:SLn,14004
DiscID_1/discoverIdDataOut_1_1[15]:A,13870
DiscID_1/discoverIdDataOut_1_1[15]:B,13742
DiscID_1/discoverIdDataOut_1_1[15]:C,9941
DiscID_1/discoverIdDataOut_1_1[15]:D,
DiscID_1/discoverIdDataOut_1_1[15]:Y,9941
SSITop_2/CycleCounter_s[5]:B,12812
SSITop_2/CycleCounter_s[5]:C,13972
SSITop_2/CycleCounter_s[5]:FCI,12768
SSITop_2/CycleCounter_s[5]:S,12768
ClkCtrl_1/DLL_Rst_ShiftReg[0]:ALn,
ClkCtrl_1/DLL_Rst_ShiftReg[0]:CLK,15334
ClkCtrl_1/DLL_Rst_ShiftReg[0]:D,16667
ClkCtrl_1/DLL_Rst_ShiftReg[0]:Q,15334
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[1]:CLK,13097
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[1]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[1]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[1]:Q,13097
Analog_1/Ser2Par_1/S2P_M3Ch0_Data[1]:SLn,9714
CtrlOut_1/OutputClock:CLK,13826
CtrlOut_1/OutputClock:D,10020
CtrlOut_1/OutputClock:Q,13826
ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0:An,
ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0:YNn,
SerMemInt_1/un1_StateMachine_7_0_o2:A,12979
SerMemInt_1/un1_StateMachine_7_0_o2:B,12895
SerMemInt_1/un1_StateMachine_7_0_o2:Y,12895
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3:A,9651
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3:B,11919
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3:C,10666
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3:D,10574
Quad_1/QuadXface_2/intAccumOverflow_1_0_a3:Y,9651
ExpSigRoute_4/expd8_datain_0_o2_RNI78S57:A,
ExpSigRoute_4/expd8_datain_0_o2_RNI78S57:B,
ExpSigRoute_4/expd8_datain_0_o2_RNI78S57:Y,
DIO8_1/d8DataOut_m6_cZ[24]:A,15703
DIO8_1/d8DataOut_m6_cZ[24]:B,14545
DIO8_1/d8DataOut_m6_cZ[24]:C,12152
DIO8_1/d8DataOut_m6_cZ[24]:D,
DIO8_1/d8DataOut_m6_cZ[24]:Y,12152
Quad_1/QuadXface_3/QA[0]:CLK,15334
Quad_1/QuadXface_3/QA[0]:D,9523
Quad_1/QuadXface_3/QA[0]:Q,15334
Decode_1/un1_exp0quadledstatuswrite_0_a2:A,
Decode_1/un1_exp0quadledstatuswrite_0_a2:B,
Decode_1/un1_exp0quadledstatuswrite_0_a2:C,
Decode_1/un1_exp0quadledstatuswrite_0_a2:D,-12399
Decode_1/un1_exp0quadledstatuswrite_0_a2:Y,-12399
Quad_1/QuadXface_3/HomeReg[7]:CLK,
Quad_1/QuadXface_3/HomeReg[7]:D,15287
Quad_1/QuadXface_3/HomeReg[7]:EN,15120
Quad_1/QuadXface_3/HomeReg[7]:Q,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_25:C,13781
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/CFG_25:IPC,13781
DIO8_1/d8DataOut_m2[18]:A,13513
DIO8_1/d8DataOut_m2[18]:B,12455
DIO8_1/d8DataOut_m2[18]:C,11260
DIO8_1/d8DataOut_m2[18]:D,
DIO8_1/d8DataOut_m2[18]:Y,11260
SSITop_2/DelayTerminalCount[8]:CLK,12639
SSITop_2/DelayTerminalCount[8]:D,
SSITop_2/DelayTerminalCount[8]:EN,-7666
SSITop_2/DelayTerminalCount[8]:Q,12639
ExpSigRoute_3/ExpQ1_FaultB_i:A,9548
ExpSigRoute_3/ExpQ1_FaultB_i:B,
ExpSigRoute_3/ExpQ1_FaultB_i:Y,9548
Quad_1/QuadXface_6/IndexReg3:CLK,14227
Quad_1/QuadXface_6/IndexReg3:D,10994
Quad_1/QuadXface_6/IndexReg3:Q,14227
Quad_1/QuadXface_6/PostCount_RNO:A,14235
Quad_1/QuadXface_6/PostCount_RNO:B,14260
Quad_1/QuadXface_6/PostCount_RNO:Y,14235
MDTTop_1/RisingA[3]:CLK,4630
MDTTop_1/RisingA[3]:D,6977
MDTTop_1/RisingA[3]:Q,4630
DiscID_1/discoverIdDataOut_1[14]:A,9941
DiscID_1/discoverIdDataOut_1[14]:B,14835
DiscID_1/discoverIdDataOut_1[14]:C,14758
DiscID_1/discoverIdDataOut_1[14]:D,
DiscID_1/discoverIdDataOut_1[14]:Y,9941
Quad_1/QuadXface_3/Direction:CLK,15383
Quad_1/QuadXface_3/Direction:D,-2523
Quad_1/QuadXface_3/Direction:EN,-3714
Quad_1/QuadXface_3/Direction:Q,15383
ExtADDR_ibuf[6]/U0/U_IOPAD:PAD,1427
ExtADDR_ibuf[6]/U0/U_IOPAD:Y,1427
Analog_1/StateMach_1/StateMachine.un2_slowenable_0_a2:A,9918
Analog_1/StateMach_1/StateMachine.un2_slowenable_0_a2:B,13581
Analog_1/StateMach_1/StateMachine.un2_slowenable_0_a2:Y,9918
SSITop_1/SSIRead:CLK,12989
SSITop_1/SSIRead:D,-7610
SSITop_1/SSIRead:Q,12989
Quad_1/QuadXface_1/HomeLat:CLK,
Quad_1/QuadXface_1/HomeLat:D,15318
Quad_1/QuadXface_1/HomeLat:EN,12103
Quad_1/QuadXface_1/HomeLat:Q,
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_0:A,14482
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_0:B,11962
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_0:C,14338
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_0:D,14220
Analog_1/StateMach_1/un3_preinterconversiondelaytc_0_a9_0:Y,11962
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[0]:A,10646
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[0]:B,11673
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[0]:C,12021
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[0]:D,11716
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[0]:FCI,
Analog_1/Ser2Par_1/S2P_Data_5_1_0_wmux_0[0]:Y,10646
WDT_1/WDTCounter_cry[0]:B,13584
WDT_1/WDTCounter_cry[0]:C,13650
WDT_1/WDTCounter_cry[0]:FCI,13518
WDT_1/WDTCounter_cry[0]:FCO,13518
WDT_1/WDTCounter_cry[0]:S,13899
ExpModLED_1/Exp3LED_7_i_m2[3]:A,
ExpModLED_1/Exp3LED_7_i_m2[3]:B,-12189
ExpModLED_1/Exp3LED_7_i_m2[3]:C,-9989
ExpModLED_1/Exp3LED_7_i_m2[3]:Y,-12189
DiscID_1/DiscExpID_1/ExpansionID1_1[6]:CLK,15326
DiscID_1/DiscExpID_1/ExpansionID1_1[6]:D,15326
DiscID_1/DiscExpID_1/ExpansionID1_1[6]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID1_1[6]:Q,15326
SSITop_1/CheckDataHi:CLK,15244
SSITop_1/CheckDataHi:D,15279
SSITop_1/CheckDataHi:Q,15244
Quad_1/QuadXface_3/HomeTriggerType[0]:CLK,13352
Quad_1/QuadXface_3/HomeTriggerType[0]:D,
Quad_1/QuadXface_3/HomeTriggerType[0]:EN,-10013
Quad_1/QuadXface_3/HomeTriggerType[0]:Q,13352
SSITop_2/Serial2ParallelData[26]:CLK,15326
SSITop_2/Serial2ParallelData[26]:D,15326
SSITop_2/Serial2ParallelData[26]:EN,10706
SSITop_2/Serial2ParallelData[26]:Q,15326
SSITop_2/Serial2ParallelData[26]:SLn,11847
SSITop_1/Serial2ParallelData[4]:CLK,15326
SSITop_1/Serial2ParallelData[4]:D,15326
SSITop_1/Serial2ParallelData[4]:EN,10706
SSITop_1/Serial2ParallelData[4]:Q,15326
SSITop_1/Serial2ParallelData[4]:SLn,11847
Quad_1/QuadXface_5/QuadCount[3]:CLK,9840
Quad_1/QuadXface_5/QuadCount[3]:D,10910
Quad_1/QuadXface_5/QuadCount[3]:Q,9840
Quad_1/QuadXface_5/QuadCount[3]:SLn,11847
Quad_1/QuadXface_3/QuadCount_RNO_0[15]:A,12936
Quad_1/QuadXface_3/QuadCount_RNO_0[15]:B,9830
Quad_1/QuadXface_3/QuadCount_RNO_0[15]:Y,9830
Quad_1/QuadXface_4/Latch1Reg[8]:CLK,
Quad_1/QuadXface_4/Latch1Reg[8]:D,15287
Quad_1/QuadXface_4/Latch1Reg[8]:EN,13858
Quad_1/QuadXface_4/Latch1Reg[8]:Q,
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[0]:A,
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[0]:B,13886
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[0]:C,
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[0]:Y,13886
SSITop_2/Serial2ParallelData[20]:CLK,15326
SSITop_2/Serial2ParallelData[20]:D,15326
SSITop_2/Serial2ParallelData[20]:EN,10706
SSITop_2/Serial2ParallelData[20]:Q,15326
SSITop_2/Serial2ParallelData[20]:SLn,11847
DIO8_1/IntDout_3_1_0_wmux_0[17]:A,10501
DIO8_1/IntDout_3_1_0_wmux_0[17]:B,11548
DIO8_1/IntDout_3_1_0_wmux_0[17]:C,13350
DIO8_1/IntDout_3_1_0_wmux_0[17]:D,13090
DIO8_1/IntDout_3_1_0_wmux_0[17]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[17]:Y,10501
Quad_1/QuadXface_1/HomeReg[10]:CLK,
Quad_1/QuadXface_1/HomeReg[10]:D,15287
Quad_1/QuadXface_1/HomeReg[10]:EN,15120
Quad_1/QuadXface_1/HomeReg[10]:Q,
TickSync_1/LatchedTickSync60_1_0_a2:A,5992
TickSync_1/LatchedTickSync60_1_0_a2:B,5735
TickSync_1/LatchedTickSync60_1_0_a2:C,-3841
TickSync_1/LatchedTickSync60_1_0_a2:Y,-3841
Quad_1/QuadXface_2/QuadLatch[10]:CLK,
Quad_1/QuadXface_2/QuadLatch[10]:D,15287
Quad_1/QuadXface_2/QuadLatch[10]:EN,12103
Quad_1/QuadXface_2/QuadLatch[10]:Q,
Quad_1/QuadXface_4/QH[2]:CLK,14215
Quad_1/QuadXface_4/QH[2]:D,15318
Quad_1/QuadXface_4/QH[2]:Q,14215
MDTTop_2/un2_risingaposedgefound:A,3704
MDTTop_2/un2_risingaposedgefound:B,3602
MDTTop_2/un2_risingaposedgefound:Y,3602
DiscID_1/DiscExpID_1/ExpansionID2_1[3]:CLK,10620
DiscID_1/DiscExpID_1/ExpansionID2_1[3]:D,15326
DiscID_1/DiscExpID_1/ExpansionID2_1[3]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID2_1[3]:Q,10620
Quad_1/QuadXface_4/Latch1Reg[0]:CLK,
Quad_1/QuadXface_4/Latch1Reg[0]:D,15287
Quad_1/QuadXface_4/Latch1Reg[0]:EN,13858
Quad_1/QuadXface_4/Latch1Reg[0]:Q,
Quad_1/QuadXface_6/QB[0]:CLK,15334
Quad_1/QuadXface_6/QB[0]:D,
Quad_1/QuadXface_6/QB[0]:Q,15334
DATA_iobuf[8]/U0/U_IOOUTFF:A,3624
DATA_iobuf[8]/U0/U_IOOUTFF:Y,3624
MDTTop_2/CountRA_cry[4]:B,5526
MDTTop_2/CountRA_cry[4]:FCI,5442
MDTTop_2/CountRA_cry[4]:FCO,5442
MDTTop_2/CountRA_cry[4]:S,5689
Quad_1/QuadXface_3/RisingLatch0:CLK,13059
Quad_1/QuadXface_3/RisingLatch0:D,14215
Quad_1/QuadXface_3/RisingLatch0:Q,13059
DIO8_1/State_Z[0]:ALn,13503
DIO8_1/State_Z[0]:CLK,13092
DIO8_1/State_Z[0]:D,11082
DIO8_1/State_Z[0]:Q,13092
Quad_1/QuadXface_1/un1_registrationx[0]:A,9523
Quad_1/QuadXface_1/un1_registrationx[0]:B,15548
Quad_1/QuadXface_1/un1_registrationx[0]:C,
Quad_1/QuadXface_1/un1_registrationx[0]:Y,9523
DIO8_1/D8InputReg2[2]:CLK,
DIO8_1/D8InputReg2[2]:D,15303
DIO8_1/D8InputReg2[2]:EN,12602
DIO8_1/D8InputReg2[2]:Q,
DIO8_1/IntDout_3_1_0_wmux_0[25]:A,10501
DIO8_1/IntDout_3_1_0_wmux_0[25]:B,11548
DIO8_1/IntDout_3_1_0_wmux_0[25]:C,13350
DIO8_1/IntDout_3_1_0_wmux_0[25]:D,13090
DIO8_1/IntDout_3_1_0_wmux_0[25]:FCI,
DIO8_1/IntDout_3_1_0_wmux_0[25]:Y,10501
Analog_1/DataBuf_1/WriteEnable:CLK,11918
Analog_1/DataBuf_1/WriteEnable:D,14227
Analog_1/DataBuf_1/WriteEnable:Q,11918
MDTTop_1/un1_discoverIdDataOut_0_iv_8[10]:A,8049
MDTTop_1/un1_discoverIdDataOut_0_iv_8[10]:B,6877
MDTTop_1/un1_discoverIdDataOut_0_iv_8[10]:C,4667
MDTTop_1/un1_discoverIdDataOut_0_iv_8[10]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_8[10]:Y,4667
CtrlIO_1/ShiftOutRegister[7]:CLK,14227
CtrlIO_1/ShiftOutRegister[7]:D,10994
CtrlIO_1/ShiftOutRegister[7]:EN,10927
CtrlIO_1/ShiftOutRegister[7]:Q,14227
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[2]:A,
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[2]:B,
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[2]:C,15831
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[2]:D,18059
Quad_1/QuadXface_3/QuadDataOut_1_m4_cZ[2]:Y,15831
Quad_1/QuadXface_3/FallingLatch0:CLK,12964
Quad_1/QuadXface_3/FallingLatch0:D,14227
Quad_1/QuadXface_3/FallingLatch0:Q,12964
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[18]:A,16316
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[18]:B,8104
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[18]:C,7197
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[18]:D,
MDTTop_1/un1_discoverIdDataOut_0_iv_10_RNO[18]:Y,7197
ExpModLED_1/StartStateMachine_RNO:A,11192
ExpModLED_1/StartStateMachine_RNO:B,14261
ExpModLED_1/StartStateMachine_RNO:C,14168
ExpModLED_1/StartStateMachine_RNO:Y,11192
MDTTop_1/un1_discoverIdDataOut_iv[1]:A,4903
MDTTop_1/un1_discoverIdDataOut_iv[1]:B,3705
MDTTop_1/un1_discoverIdDataOut_iv[1]:C,7086
MDTTop_1/un1_discoverIdDataOut_iv[1]:D,7892
MDTTop_1/un1_discoverIdDataOut_iv[1]:Y,3705
DiscID_1/discoverIdDataOut_1_m2[14]:A,12711
DiscID_1/discoverIdDataOut_1_m2[14]:B,11254
DiscID_1/discoverIdDataOut_1_m2[14]:C,9941
DiscID_1/discoverIdDataOut_1_m2[14]:D,
DiscID_1/discoverIdDataOut_1_m2[14]:Y,9941
DiscID_1/DiscCtrlID_1/un1_state_3_i_0_o2:A,12987
DiscID_1/DiscCtrlID_1/un1_state_3_i_0_o2:B,11371
DiscID_1/DiscCtrlID_1/un1_state_3_i_0_o2:C,12848
DiscID_1/DiscCtrlID_1/un1_state_3_i_0_o2:Y,11371
Decode_1/MDT_SSIDelayWrite0_0_a2:A,
Decode_1/MDT_SSIDelayWrite0_0_a2:B,
Decode_1/MDT_SSIDelayWrite0_0_a2:C,
Decode_1/MDT_SSIDelayWrite0_0_a2:D,-7666
Decode_1/MDT_SSIDelayWrite0_0_a2:Y,-7666
Analog_1/un18_anlgdata_0_a2_4:A,13821
Analog_1/un18_anlgdata_0_a2_4:B,12664
Analog_1/un18_anlgdata_0_a2_4:C,12481
Analog_1/un18_anlgdata_0_a2_4:D,13487
Analog_1/un18_anlgdata_0_a2_4:Y,12481
MDTTop_1/MDTPosition_1_cry_0:A,5506
MDTTop_1/MDTPosition_1_cry_0:B,5455
MDTTop_1/MDTPosition_1_cry_0:FCO,5455
DATA_iobuf[26]/U0/U_IOOUTFF:A,1175
DATA_iobuf[26]/U0/U_IOOUTFF:Y,1175
Quad_1/QuadXface_4/FallingLatch0:CLK,12964
Quad_1/QuadXface_4/FallingLatch0:D,14227
Quad_1/QuadXface_4/FallingLatch0:Q,12964
Decode_1/un1_exp2quadledstatusread_0_a2:A,11343
Decode_1/un1_exp2quadledstatusread_0_a2:B,9117
Decode_1/un1_exp2quadledstatusread_0_a2:Y,9117
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/FF_23:IPENn,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[5]:A,12557
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[5]:B,13630
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[5]:C,12478
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[5]:D,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[5]:FCO,
Quad_1/QuadXface_5/QuadDataOut_1_1_0_wmux[5]:Y,12478
WDT_1/LoadWDTCount:CLK,-3991
WDT_1/LoadWDTCount:D,16659
WDT_1/LoadWDTCount:EN,13230
WDT_1/LoadWDTCount:Q,-3991
LatCnt_1/LatencyCounter[5]:CLK,5279
LatCnt_1/LatencyCounter[5]:D,5670
LatCnt_1/LatencyCounter[5]:EN,-6247
LatCnt_1/LatencyCounter[5]:Q,5279
LatCnt_1/LatencyCounter[5]:SLn,-5250
CtrlIO_1/StateMachine.ShiftEnable_3_f0:A,14302
CtrlIO_1/StateMachine.ShiftEnable_3_f0:B,14204
CtrlIO_1/StateMachine.ShiftEnable_3_f0:C,9281
CtrlIO_1/StateMachine.ShiftEnable_3_f0:D,12869
CtrlIO_1/StateMachine.ShiftEnable_3_f0:Y,9281
MDTTop_1/FallingB[3]:CLK,2980
MDTTop_1/FallingB[3]:D,7002
MDTTop_1/FallingB[3]:Q,2980
Quad_1/QuadXface_3/Latch1Lat:CLK,
Quad_1/QuadXface_3/Latch1Lat:D,15303
Quad_1/QuadXface_3/Latch1Lat:EN,12103
Quad_1/QuadXface_3/Latch1Lat:Q,
Quad_1/QuadXface_2/Latch1Reg[1]:CLK,
Quad_1/QuadXface_2/Latch1Reg[1]:D,15287
Quad_1/QuadXface_2/Latch1Reg[1]:EN,13858
Quad_1/QuadXface_2/Latch1Reg[1]:Q,
Quad_1/QuadXface_2/QuadDataOut_1_29:A,
Quad_1/QuadXface_2/QuadDataOut_1_29:B,13962
Quad_1/QuadXface_2/QuadDataOut_1_29:C,15091
Quad_1/QuadXface_2/QuadDataOut_1_29:Y,13962
MDTTop_1/un1_discoverIdDataOut_0_iv_12[9]:A,3806
MDTTop_1/un1_discoverIdDataOut_0_iv_12[9]:B,8194
MDTTop_1/un1_discoverIdDataOut_0_iv_12[9]:C,7060
MDTTop_1/un1_discoverIdDataOut_0_iv_12[9]:D,3796
MDTTop_1/un1_discoverIdDataOut_0_iv_12[9]:Y,3796
WDT_1/WDTCounter_cry[15]:B,13822
WDT_1/WDTCounter_cry[15]:C,13943
WDT_1/WDTCounter_cry[15]:D,14968
WDT_1/WDTCounter_cry[15]:FCI,13518
WDT_1/WDTCounter_cry[15]:FCO,13518
WDT_1/WDTCounter_cry[15]:S,13632
SSITop_2/un1_enable:A,13004
SSITop_2/un1_enable:B,12914
SSITop_2/un1_enable:C,12937
SSITop_2/un1_enable:D,12775
SSITop_2/un1_enable:Y,12775
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[11]:CLK,-12956
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[11]:D,15310
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[11]:EN,13010
DiscID_1/DiscExpID_1/ExpansionID2_1_fast[11]:Q,-12956
DIO8_1/OutputShiftRegister[14]:CLK,14235
DIO8_1/OutputShiftRegister[14]:D,8574
DIO8_1/OutputShiftRegister[14]:EN,6623
DIO8_1/OutputShiftRegister[14]:Q,14235
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[10]:CLK,10626
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[10]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[10]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[10]:Q,10626
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[10]:SLn,9714
SerMemInt_1/StateMachine_RNO[11]:A,14271
SerMemInt_1/StateMachine_RNO[11]:B,14204
SerMemInt_1/StateMachine_RNO[11]:C,9384
SerMemInt_1/StateMachine_RNO[11]:D,10576
SerMemInt_1/StateMachine_RNO[11]:Y,9384
Quad_1/QuadXface_3/Latch0Reg[4]:CLK,
Quad_1/QuadXface_3/Latch0Reg[4]:D,15287
Quad_1/QuadXface_3/Latch0Reg[4]:EN,13858
Quad_1/QuadXface_3/Latch0Reg[4]:Q,
WDT_1/WDTDelay[6]:ALn,
WDT_1/WDTDelay[6]:CLK,14911
WDT_1/WDTDelay[6]:D,
WDT_1/WDTDelay[6]:EN,-3973
WDT_1/WDTDelay[6]:Q,14911
WDT_1/PreClearKey:CLK,14044
WDT_1/PreClearKey:D,14090
WDT_1/PreClearKey:EN,-3896
WDT_1/PreClearKey:Q,14044
SerMemInt_1/ShiftEnable_RNO_3:A,8615
SerMemInt_1/ShiftEnable_RNO_3:B,8764
SerMemInt_1/ShiftEnable_RNO_3:C,11946
SerMemInt_1/ShiftEnable_RNO_3:D,11805
SerMemInt_1/ShiftEnable_RNO_3:Y,8615
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[6]:CLK,13254
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[6]:D,15326
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[6]:EN,7490
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[6]:Q,13254
Analog_1/Ser2Par_1/S2P_M3Ch1_Data[6]:SLn,9714
SSITop_2/DelayTerminalCount[5]:CLK,13000
SSITop_2/DelayTerminalCount[5]:D,
SSITop_2/DelayTerminalCount[5]:EN,-7666
SSITop_2/DelayTerminalCount[5]:Q,13000
LatCnt_1/LatencyCounter_cry[20]:B,5564
LatCnt_1/LatencyCounter_cry[20]:FCI,5176
LatCnt_1/LatencyCounter_cry[20]:FCO,5176
LatCnt_1/LatencyCounter_cry[20]:S,5385
DiscID_1/discoverIdDataOut_1_1[11]:A,13990
DiscID_1/discoverIdDataOut_1_1[11]:B,13862
DiscID_1/discoverIdDataOut_1_1[11]:C,10061
DiscID_1/discoverIdDataOut_1_1[11]:D,
DiscID_1/discoverIdDataOut_1_1[11]:Y,10061
Quad_1/QuadXface_3/QuadDataOut_1_m2[1]:A,13664
Quad_1/QuadXface_3/QuadDataOut_1_m2[1]:B,13599
Quad_1/QuadXface_3/QuadDataOut_1_m2[1]:C,12416
Quad_1/QuadXface_3/QuadDataOut_1_m2[1]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2[1]:Y,12416
DIO8_1/State_Z[8]:ALn,13503
DIO8_1/State_Z[8]:CLK,13110
DIO8_1/State_Z[8]:D,10874
DIO8_1/State_Z[8]:Q,13110
DIO8_1/ExpD8_DataIn_3_0_0:A,8584
DIO8_1/ExpD8_DataIn_3_0_0:B,8486
DIO8_1/ExpD8_DataIn_3_0_0:C,8420
DIO8_1/ExpD8_DataIn_3_0_0:D,8316
DIO8_1/ExpD8_DataIn_3_0_0:Y,8316
Quad_1/QuadXface_5/QZ[1]:CLK,12935
Quad_1/QuadXface_5/QZ[1]:D,15334
Quad_1/QuadXface_5/QZ[1]:Q,12935
Quad_1/QuadXface_3/QuadDataOut_1_m2[0]:A,14705
Quad_1/QuadXface_3/QuadDataOut_1_m2[0]:B,14564
Quad_1/QuadXface_3/QuadDataOut_1_m2[0]:C,13455
Quad_1/QuadXface_3/QuadDataOut_1_m2[0]:D,
Quad_1/QuadXface_3/QuadDataOut_1_m2[0]:Y,13455
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_0[25]:A,16022
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_0[25]:B,
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_0[25]:C,
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_0[25]:D,6817
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO_0[25]:Y,6817
Quad_1/QuadXface_6/QuadLatch[9]:CLK,
Quad_1/QuadXface_6/QuadLatch[9]:D,15287
Quad_1/QuadXface_6/QuadLatch[9]:EN,12103
Quad_1/QuadXface_6/QuadLatch[9]:Q,
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[22]:A,8285
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[22]:B,16449
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[22]:C,16576
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[22]:D,13755
MDTTop_1/un1_discoverIdDataOut_0_iv_9_RNO[22]:Y,8285
ExpModLED_1/Exp0LED[3]:ALn,-4495
ExpModLED_1/Exp0LED[3]:CLK,13125
ExpModLED_1/Exp0LED[3]:D,-12399
ExpModLED_1/Exp0LED[3]:Q,13125
Quad_1/QuadXface_1/intHomeLat_1:A,12127
Quad_1/QuadXface_1/intHomeLat_1:B,11082
Quad_1/QuadXface_1/intHomeLat_1:C,14168
Quad_1/QuadXface_1/intHomeLat_1:Y,11082
DiscID_1/discoverIdDataOut_1[8]:A,10061
DiscID_1/discoverIdDataOut_1[8]:B,14958
DiscID_1/discoverIdDataOut_1[8]:C,14878
DiscID_1/discoverIdDataOut_1[8]:D,
DiscID_1/discoverIdDataOut_1[8]:Y,10061
Quad_1/QuadXface_5/intLatch1Lat:CLK,-3806
Quad_1/QuadXface_5/intLatch1Lat:D,11082
Quad_1/QuadXface_5/intLatch1Lat:Q,-3806
Quad_1/QuadXface_5/intLatch1Lat:SLn,11847
ClkCtrl_1/un11_dll_lock_int:A,14213
ClkCtrl_1/un11_dll_lock_int:B,14130
ClkCtrl_1/un11_dll_lock_int:Y,14130
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_15:IPA,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_15:IPB,
ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/IP_INTERFACE_15:IPC,
Analog_1/DataBuf_1/RAM_2/ram_ram_0_1/CFG_4:IPC,
SSITop_2/SSIDataLatch[16]:CLK,
SSITop_2/SSIDataLatch[16]:D,15326
SSITop_2/SSIDataLatch[16]:EN,12103
SSITop_2/SSIDataLatch[16]:Q,
Analog_1/DataBuf_1/RAM_1/ram_ram_0_0/FF_11:IPENn,
Decode_1/exp2analogread_i_o2:A,7956
Decode_1/exp2analogread_i_o2:B,7889
Decode_1/exp2analogread_i_o2:Y,7889
SerMemInt_1/LoadWriteData_RNO:A,13245
SerMemInt_1/LoadWriteData_RNO:B,12007
SerMemInt_1/LoadWriteData_RNO:C,12864
SerMemInt_1/LoadWriteData_RNO:Y,12007
MDTTop_2/intDataValid_2:A,5984
MDTTop_2/intDataValid_2:B,5743
MDTTop_2/intDataValid_2:C,5843
MDTTop_2/intDataValid_2:D,5666
MDTTop_2/intDataValid_2:Y,5666
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[15]:CLK,10722
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[15]:D,15326
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[15]:EN,7490
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[15]:Q,10722
Analog_1/Ser2Par_1/S2P_M2Ch0_Data[15]:SLn,9714
ExpModLED_1/StartStateMachine:CLK,10469
ExpModLED_1/StartStateMachine:D,11192
ExpModLED_1/StartStateMachine:Q,10469
Quad_1/QuadXface_3/QA_RNIE7DI[2]:A,-3631
Quad_1/QuadXface_3/QA_RNIE7DI[2]:B,-3714
Quad_1/QuadXface_3/QA_RNIE7DI[2]:Y,-3714
MDTTop_2/MDTPosition_1_cry_9:B,5583
MDTTop_2/MDTPosition_1_cry_9:FCI,5442
MDTTop_2/MDTPosition_1_cry_9:FCO,5442
MDTTop_2/MDTPosition_1_cry_9:S,5625
Quad_1/QuadXface_4/HomeArm:CLK,14188
Quad_1/QuadXface_4/HomeArm:D,-10946
Quad_1/QuadXface_4/HomeArm:Q,14188
ExpModLED_1/expLedDataOut_3_m2_2[0]:A,14265
ExpModLED_1/expLedDataOut_3_m2_2[0]:B,14171
ExpModLED_1/expLedDataOut_3_m2_2[0]:C,
ExpModLED_1/expLedDataOut_3_m2_2[0]:D,
ExpModLED_1/expLedDataOut_3_m2_2[0]:Y,14171
SerMemInt_1/StateMachine[3]:CLK,12952
SerMemInt_1/StateMachine[3]:D,211
SerMemInt_1/StateMachine[3]:EN,12028
SerMemInt_1/StateMachine[3]:Q,12952
SerMemInt_1/StateMachine[3]:SLn,12887
Decode_1/ExpDIO8DinRead_i_i_a2_1[0]:A,6069
Decode_1/ExpDIO8DinRead_i_i_a2_1[0]:B,6013
Decode_1/ExpDIO8DinRead_i_i_a2_1[0]:C,-9080
Decode_1/ExpDIO8DinRead_i_i_a2_1[0]:D,-9145
Decode_1/ExpDIO8DinRead_i_i_a2_1[0]:Y,-9145
Quad_1/QuadXface_3/LatchedDec_RNI9PGL:B,10706
Quad_1/QuadXface_3/LatchedDec_RNI9PGL:C,13782
Quad_1/QuadXface_3/LatchedDec_RNI9PGL:D,13355
Quad_1/QuadXface_3/LatchedDec_RNI9PGL:FCO,10706
Quad_1/QuadXface_5/QuadCount[0]:CLK,10645
Quad_1/QuadXface_5/QuadCount[0]:D,10936
Quad_1/QuadXface_5/QuadCount[0]:Q,10645
Quad_1/QuadXface_5/QuadCount[0]:SLn,11847
MDTTop_2/RetPulseDelayEnable_RNO:A,3762
MDTTop_2/RetPulseDelayEnable_RNO:B,3440
MDTTop_2/RetPulseDelayEnable_RNO:Y,3440
Quad_1/QuadXface_1/QuadDataOut_1_2[19]:A,13056
Quad_1/QuadXface_1/QuadDataOut_1_2[19]:B,12829
Quad_1/QuadXface_1/QuadDataOut_1_2[19]:C,10465
Quad_1/QuadXface_1/QuadDataOut_1_2[19]:D,
Quad_1/QuadXface_1/QuadDataOut_1_2[19]:Y,10465
CtrlOut_2/DataBuffer[10]:ALn,-4495
CtrlOut_2/DataBuffer[10]:CLK,15612
CtrlOut_2/DataBuffer[10]:D,
CtrlOut_2/DataBuffer[10]:EN,
CtrlOut_2/DataBuffer[10]:Q,15612
Analog_1/DataBuf_1/RAM_1/ram_ram_0_1/FF_34:IPENn,
MDTTop_1/un1_discoverIdDataOut_0_iv_11[5]:A,8274
MDTTop_1/un1_discoverIdDataOut_0_iv_11[5]:B,9994
MDTTop_1/un1_discoverIdDataOut_0_iv_11[5]:C,16012
MDTTop_1/un1_discoverIdDataOut_0_iv_11[5]:D,10646
MDTTop_1/un1_discoverIdDataOut_0_iv_11[5]:Y,8274
Analog_1/DataBuf_1/ReadPointer[1]:CLK,14002
Analog_1/DataBuf_1/ReadPointer[1]:D,-12185
Analog_1/DataBuf_1/ReadPointer[1]:Q,14002
DATA_iobuf[22]/U0/U_IOOUTFF:A,2550
DATA_iobuf[22]/U0/U_IOOUTFF:Y,2550
MDTTop_2/CountRA_cry[6]:B,5564
MDTTop_2/CountRA_cry[6]:FCI,5442
MDTTop_2/CountRA_cry[6]:FCO,5442
MDTTop_2/CountRA_cry[6]:S,5651
DATA[31],2415
DATA[30],2515
DATA[29],2415
DATA[28],2423
DATA[27],1683
DATA[26],1175
DATA[25],3420
DATA[24],161
DATA[23],2550
DATA[22],2550
DATA[21],3690
DATA[20],2698
DATA[19],1391
DATA[18],2261
DATA[17],3512
DATA[16],1689
DATA[15],1545
DATA[14],2609
DATA[13],3624
DATA[12],4667
DATA[11],4667
DATA[10],4667
DATA[9],3796
DATA[8],3624
DATA[7],2609
DATA[6],3797
DATA[5],2753
DATA[4],3796
DATA[3],4759
DATA[2],3796
DATA[1],3705
DATA[0],3652
ExtADDR[11],306
ExtADDR[10],1452
ExtADDR[9],161
ExtADDR[8],1345
ExtADDR[7],1406
ExtADDR[6],1427
ExtADDR[5],301
ExtADDR[4],2171
ExtADDR[3],1260
ExtADDR[2],1129
M_ENABLE[1],
M_ENABLE[0],
M_FAULT[1],
M_FAULT[0],
CPUStatLEDDrive[1],
CPUStatLEDDrive[0],
Exp0Data[5],
Exp0Data[4],
Exp0Data[3],
Exp0Data[2],
Exp0Data[1],
Exp0Data[0],
Exp1Data[5],
Exp1Data[4],
Exp1Data[3],
Exp1Data[2],
Exp1Data[1],
Exp1Data[0],
Exp2Data[5],
Exp2Data[4],
Exp2Data[3],
Exp2Data[2],
Exp2Data[1],
Exp2Data[0],
Exp3Data[5],
Exp3Data[4],
Exp3Data[3],
Exp3Data[2],
Exp3Data[1],
Exp3Data[0],
RD_L,1405
WR_L,
CS_L,366
LOOPTICK,
H1_CLK_IN,
H1_CLKWR,
WD_RST_L,
WD_TICKLE,
RESET,
M_DRV_EN_L,
HALT_DRIVE_L,
M_OUT0_CLK,
M_OUT0_DATA,
M_OUT0_CONTROL,
M_OUT1_CLK,
M_OUT1_DATA,
M_OUT1_CONTROL,
M_AX0_0,
M_AX0_RET_DATA,6194
M_AX1_INT_CLK,
M_AX1_RET_DATA,6194
M_MUXED_ADC_CS_QA0_SIGA,
M_MUXED_ADC_DATA0_QA0_SIGB,
M_MUXED_ADC_DATA1_QA1_SIGA,
M_Card_ID_LOAD,
M_Card_ID_LATCH,
M_Card_ID_CLK,
M_Card_ID_DATA,
Exp_Mxd_ID_LOAD,
Exp_Mxd_ID_LATCH,
Exp_Mxd_ID_CLK,
Exp_ID_DATA,
M_IO_OE,
M_IO_LOAD,
M_IO_LATCH,
M_IO_CLK,
M_IO_DATAOut,
M_IO_DATAIn,
M_SPROM_CLK,
M_SPROM_DATA,
QA0_SigZ,
QA0_Home,
QA0_RegX_PosLmt,
QA0_RegY_NegLmt,
QA1_SigB,
QA1_SigZ,
QA1_Home,
QA1_RegX_PosLmt,
QA1_RegY_NegLmt,
X_Reserved0,
X_Reserved1,
Debug0,
Debug1,
Debug2,
FPGA_Test,
TestClock,
