#pragma once
#include "../../dlc-intrinsics.h"
#include "../../typehint.h"

#ifndef _ATANF_H_X86_
#define _ATANF_H_X86_

inline float8_128 __dlc_atanf(float8_128 a)
{
    float8_128 result0;
    asm (
        "{V0@(pr0)  vr10 = mov.u32 %[input0];}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65535;"
        "pseudo@0	@pseudo imm_1 = 32767;"
        "V0@(pr0)	vr2 = and.u32 vr10, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_1 = 32640;"
        "V0@(pr0)	vmsk1 = lseq.f32 vr2, r44;"
        "V1@(pr0)	vr6 = add.f32 vr10, vr10;"
        "}"
        "{"
        "V1@(pr0)	vr1 = sel vmsk1 vr6, vr1;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_1 = 20608;"
        "pseudo@0	@pseudo imm_2 = 0;"
        "pseudo@0	@pseudo imm_3 = 53376;"
        "V0@(pr0)	vmsk2 = lseq.f32 vr10, r45;"
        "V1@(pr0)	vmsk1 = gteq.f32 vr10, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4059;"
        "pseudo@0	@pseudo imm_1 = 16329;"
        "V1@(pr0)	vr1 = sel vmsk1 vr1, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4059;"
        "pseudo@0	@pseudo imm_1 = 49097;"
        "V1@(pr0)	vr1 = sel vmsk2 vr1, r44;"
        "}"
        "{"
        "V0@(pr0)	vr6 = mul.f32 vr2, r57;"
        "}"
        "{"
        "V0@(pr0)	(urf) = rcp.f32 vr6;"
        "}"
        "{"
        "MTR@(pr0)	vr6 = pop urf;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_1 = 20608;"
        "V0@(pr0)	vmsk1 = ls.f32 vr2, r44;"
        "}"
        "{"
        "V1@(pr0)	vr3 = sel vmsk1 vr3, vr6;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4058;"
        "pseudo@0	@pseudo imm_1 = 16329;"
        "pseudo@0	@pseudo imm_2 = 8552;"
        "pseudo@0	@pseudo imm_3 = 13218;"
        "V0@(pr0)	vr4 = sel vmsk1 vr4, r44;"
        "V1@(pr0)	vr5 = sel vmsk1 vr5, r45;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_1 = 16320;"
        "V0@(pr0)	vr6 = mul.f32 vr2, r44;"
        "}"
        "{"
        "V1@(pr0)	vr6 = add.f32 vr6, r49;"
        "}"
        "{"
        "V0@(pr0)	(urf) = rcp.f32 vr6;"
        "}"
        "{"
        "MTR@(pr0)	vr6 = pop urf;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_1 = 16320;"
        "V1@(pr0)	vr7 = sub.f32 vr2, r44;"
        "}"
        "{"
        "V0@(pr0)	vr6 = mul.f32 vr6, vr7;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_1 = 16412;"
        "V0@(pr0)	vmsk1 = ls.f32 vr2, r44;"
        "}"
        "{"
        "V1@(pr0)	vr3 = sel vmsk1 vr3, vr6;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 39006;"
        "pseudo@0	@pseudo imm_1 = 16251;"
        "pseudo@0	@pseudo imm_2 = 4020;"
        "pseudo@0	@pseudo imm_3 = 13076;"
        "V0@(pr0)	vr4 = sel vmsk1 vr4, r44;"
        "V1@(pr0)	vr5 = sel vmsk1 vr5, r45;"
        "}"
        "{"
        "V1@(pr0)	vr6 = add.f32 vr2, r49;"
        "}"
        "{"
        "V0@(pr0)	(urf) = rcp.f32 vr6;"
        "V1@(pr0)	vr7 = sub.f32 vr2, r49;"
        "}"
        "{"
        "MTR@(pr0)	vr6 = pop urf;"
        "}"
        "{"
        "V0@(pr0)	vr6 = mul.f32 vr7, vr6;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_1 = 16280;"
        "V0@(pr0)	vmsk1 = ls.f32 vr2, r44;"
        "}"
        "{"
        "V1@(pr0)	vr3 = sel vmsk1 vr3, vr6;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4058;"
        "pseudo@0	@pseudo imm_1 = 16201;"
        "pseudo@0	@pseudo imm_2 = 8552;"
        "pseudo@0	@pseudo imm_3 = 13090;"
        "V0@(pr0)	vr4 = sel vmsk1 vr4, r44;"
        "V1@(pr0)	vr5 = sel vmsk1 vr5, r45;"
        "}"
        "{"
        "V0@(pr0)	vr7 = mul.f32 vr2, r51;"
        "V1@(pr0)	vr6 = add.f32 vr2, r51;"
        "}"
        "{"
        "V0@(pr0)	(urf) = rcp.f32 vr6;"
        "V1@(pr0)	vr7 = sub.f32 vr7, r49;"
        "}"
        "{"
        "MTR@(pr0)	vr6 = pop urf;"
        "}"
        "{"
        "V0@(pr0)	vr6 = mul.f32 vr6, vr7;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_1 = 16176;"
        "V0@(pr0)	vmsk1 = ls.f32 vr2, r44;"
        "}"
        "{"
        "V1@(pr0)	vr3 = sel vmsk1 vr3, vr6;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 25400;"
        "pseudo@0	@pseudo imm_1 = 16109;"
        "pseudo@0	@pseudo imm_2 = 14185;"
        "pseudo@0	@pseudo imm_3 = 12716;"
        "V0@(pr0)	vr4 = sel vmsk1 vr4, r44;"
        "V1@(pr0)	vr5 = sel vmsk1 vr5, r45;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_1 = 16096;"
        "V0@(pr0)	vmsk1 = ls.f32 vr2, r44;"
        "}"
        "{"
        "V0@(pr0)	vr4 = sel vmsk1 vr4, r57;"
        "V1@(pr0)	vr5 = sel vmsk1 vr5, r57;"
        "}"
        "{"
        "V0@(pr0)	vr3 = sel vmsk1 vr3, vr10;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_1 = 12544;"
        "V0@(pr0)	vmsk1 = ls.f32 vr2, r44;"
        "}"
        "{"
        "V1@(pr0)	vr1 = sel vmsk1 vr1, vr10;"
        "}"
        "{"
        "V0@(pr0)	vr28 = mul.f32 vr3, vr3;"
        "}"
        "{"
        "V0@(pr0)	vr29 = mul.f32 vr28, vr28;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 27095;"
        "pseudo@0	@pseudo imm_1 = 15493;"
        "V0@(pr0)	vr30 = mul.f32 vr29, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 55897;"
        "pseudo@0	@pseudo imm_1 = 15691;"
        "pseudo@0	@pseudo imm_2 = 41505;"
        "pseudo@0	@pseudo imm_3 = 48405;"
        "V0@(pr0)	vr31 = mul.f32 vr29, r45;"
        "V1@(pr0)	vr30 = add.f32 vr30, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 61803;"
        "pseudo@0	@pseudo imm_1 = 48494;"
        "V0@(pr0)	vr30 = mul.f32 vr29, vr30;"
        "V1@(pr0)	vr31 = add.f32 vr31, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 27445;"
        "pseudo@0	@pseudo imm_1 = 15752;"
        "V0@(pr0)	vr31 = mul.f32 vr29, vr31;"
        "V1@(pr0)	vr30 = add.f32 vr30, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 34709;"
        "pseudo@0	@pseudo imm_1 = 48541;"
        "V0@(pr0)	vr30 = mul.f32 vr29, vr30;"
        "V1@(pr0)	vr31 = add.f32 vr31, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 11886;"
        "pseudo@0	@pseudo imm_1 = 15802;"
        "V0@(pr0)	vr31 = mul.f32 vr29, vr31;"
        "V1@(pr0)	vr30 = add.f32 vr30, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 36408;"
        "pseudo@0	@pseudo imm_1 = 48611;"
        "V0@(pr0)	vr30 = mul.f32 vr29, vr30;"
        "V1@(pr0)	vr31 = add.f32 vr31, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 18725;"
        "pseudo@0	@pseudo imm_1 = 15890;"
        "V0@(pr0)	vr31 = mul.f32 vr29, vr31;"
        "V1@(pr0)	vr30 = add.f32 vr30, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 52429;"
        "pseudo@0	@pseudo imm_1 = 48716;"
        "V0@(pr0)	vr30 = mul.f32 vr29, vr30;"
        "V1@(pr0)	vr31 = add.f32 vr31, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 43690;"
        "pseudo@0	@pseudo imm_1 = 16042;"
        "V0@(pr0)	vr31 = mul.f32 vr29, vr31;"
        "V1@(pr0)	vr30 = add.f32 vr30, r44;"
        "}"
        "{"
        "V0@(pr0)	vr30 = mul.f32 vr28, vr30;"
        "}"
        "{"
        "V1@(pr0)	vr6 = add.f32 vr30, vr31;"
        "}"
        "{"
        "V0@(pr0)	vr6 = mul.f32 vr6, vr3;"
        "}"
        "{"
        "V1@(pr0)	vr7 = sub.f32 vr6, vr5;"
        "}"
        "{"
        "V1@(pr0)	vr7 = sub.f32 vr7, vr3;"
        "}"
        "{"
        "V1@(pr0)	vr7 = sub.f32 vr4, vr7;"
        "}"
        "{"
        "V1@(pr0)	vr6 = sub.f32 vr3, vr6;"
        "}"
        "{"
        "V0@(pr0)	vmsk1 = ls.f32 vr4, r46;"
        "}"
        "{"
        "V1@(pr0)	vr1 = sel vmsk1 vr1, vr6;"
        "}"
        "{"
        "V0@(pr0)	vmsk1 = ls.f32 vr10, r46;"
        "}"
        "{"
        "V0@(pr0)	vr6 = mul.f32 vr7, r57;"
        "}"
        "{"
        "V1@(pr0)	vr7 = sel vmsk1 vr7, vr6;"
        "}"
        "{"
        "V0@(pr0)	vmsk1 = gteq.f32 vr4, r46;"
        "}"
        "{"
        "V1@(pr0)	vr1 = sel vmsk1 vr1, vr7;"
        "}"
        "{"
        "V0@(pr0)	%[res0] = mov.u32 vr1;"
        "}"
        : [res0] "=x" (result0)
        : [input0] "x" (a)
        :"vr2", "vr1", "vr4", "vr5", "vr3", "vr7", "vr30", "vr28", "vr31", "vr10", "vr6", "vr29", "vmsk1", "vmsk2"
        );
    return result0;
}

#endif // _ATANF_H_
