
ICS43434SDCard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d758  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  0800d9f0  0800d9f0  0000e9f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800db0c  0800db0c  0000eb0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800db14  0800db14  0000eb14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800db18  0800db18  0000eb18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000002c  24000000  0800db1c  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000c68  2400002c  0800db48  0000f02c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24000c94  0800db48  0000fc94  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000f02c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00018b2e  00000000  00000000  0000f05a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000033c9  00000000  00000000  00027b88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000015f0  00000000  00000000  0002af58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000010ea  00000000  00000000  0002c548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000399ef  00000000  00000000  0002d632  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001ed1f  00000000  00000000  00067021  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001666bd  00000000  00000000  00085d40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001ec3fd  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005c54  00000000  00000000  001ec440  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000007a  00000000  00000000  001f2094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	2400002c 	.word	0x2400002c
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800d9d8 	.word	0x0800d9d8

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000030 	.word	0x24000030
 80002d4:	0800d9d8 	.word	0x0800d9d8

080002d8 <strlen>:
 80002d8:	4603      	mov	r3, r0
 80002da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002de:	2a00      	cmp	r2, #0
 80002e0:	d1fb      	bne.n	80002da <strlen+0x2>
 80002e2:	1a18      	subs	r0, r3, r0
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr

080002e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80002ec:	b086      	sub	sp, #24
 80002ee:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80002f0:	f000 fae8 	bl	80008c4 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002f4:	f001 f84c 	bl	8001390 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002f8:	f000 f91c 	bl	8000534 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002fc:	f000 fa76 	bl	80007ec <MX_GPIO_Init>
  MX_DMA_Init();
 8000300:	f000 fa54 	bl	80007ac <MX_DMA_Init>
  MX_I2S1_Init();
 8000304:	f000 f992 	bl	800062c <MX_I2S1_Init>
  MX_SDMMC1_SD_Init();
 8000308:	f000 f9c2 	bl	8000690 <MX_SDMMC1_SD_Init>
  MX_TIM2_Init();
 800030c:	f000 f9de 	bl	80006cc <MX_TIM2_Init>
  MX_FATFS_Init();
 8000310:	f000 fd0a 	bl	8000d28 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  // Khởi động LED PWM
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000314:	2100      	movs	r1, #0
 8000316:	4878      	ldr	r0, [pc, #480]	@ (80004f8 <main+0x210>)
 8000318:	f009 f93a 	bl	8009590 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800031c:	2104      	movs	r1, #4
 800031e:	4876      	ldr	r0, [pc, #472]	@ (80004f8 <main+0x210>)
 8000320:	f009 f936 	bl	8009590 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000324:	2108      	movs	r1, #8
 8000326:	4874      	ldr	r0, [pc, #464]	@ (80004f8 <main+0x210>)
 8000328:	f009 f932 	bl	8009590 <HAL_TIM_PWM_Start>

  // Khởi động DMA nhận tín hiệu I2S từ ICS-43434
  if (HAL_I2S_Receive_DMA(&hi2s1, (uint16_t *)audio_buffer, AUDIO_BUFFER_SIZE) != HAL_OK)
 800032c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000330:	4972      	ldr	r1, [pc, #456]	@ (80004fc <main+0x214>)
 8000332:	4873      	ldr	r0, [pc, #460]	@ (8000500 <main+0x218>)
 8000334:	f003 fe52 	bl	8003fdc <HAL_I2S_Receive_DMA>
 8000338:	4603      	mov	r3, r0
 800033a:	2b00      	cmp	r3, #0
 800033c:	d001      	beq.n	8000342 <main+0x5a>
  {
      Error_Handler();
 800033e:	f000 faed 	bl	800091c <Error_Handler>
  }

  /* --- Kiểm tra SD Card và FATFS --- */
  if(f_mount(&SDFatFS, (TCHAR const*)SDPath, 0) != FR_OK)
 8000342:	2200      	movs	r2, #0
 8000344:	496f      	ldr	r1, [pc, #444]	@ (8000504 <main+0x21c>)
 8000346:	4870      	ldr	r0, [pc, #448]	@ (8000508 <main+0x220>)
 8000348:	f00c fa74 	bl	800c834 <f_mount>
 800034c:	4603      	mov	r3, r0
 800034e:	2b00      	cmp	r3, #0
 8000350:	d002      	beq.n	8000358 <main+0x70>
  {
      Error_Handler(); // Không mount được thẻ
 8000352:	f000 fae3 	bl	800091c <Error_Handler>
 8000356:	e034      	b.n	80003c2 <main+0xda>
  }
  else
  {
      // Tạo hệ thống file nếu chưa có
      if(f_mkfs((TCHAR const*)SDPath, FM_ANY, 0, rtext, sizeof(rtext)) != FR_OK)
 8000358:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800035c:	9300      	str	r3, [sp, #0]
 800035e:	4b6b      	ldr	r3, [pc, #428]	@ (800050c <main+0x224>)
 8000360:	2200      	movs	r2, #0
 8000362:	2107      	movs	r1, #7
 8000364:	4867      	ldr	r0, [pc, #412]	@ (8000504 <main+0x21c>)
 8000366:	f00c fe83 	bl	800d070 <f_mkfs>
 800036a:	4603      	mov	r3, r0
 800036c:	2b00      	cmp	r3, #0
 800036e:	d002      	beq.n	8000376 <main+0x8e>
      {
          Error_Handler();
 8000370:	f000 fad4 	bl	800091c <Error_Handler>
 8000374:	e025      	b.n	80003c2 <main+0xda>
      }
      else
      {
          // Tạo file mới để ghi
          if(f_open(&SDFile, "STM32.TXT", FA_CREATE_ALWAYS | FA_WRITE) != FR_OK)
 8000376:	220a      	movs	r2, #10
 8000378:	4965      	ldr	r1, [pc, #404]	@ (8000510 <main+0x228>)
 800037a:	4866      	ldr	r0, [pc, #408]	@ (8000514 <main+0x22c>)
 800037c:	f00c faa0 	bl	800c8c0 <f_open>
 8000380:	4603      	mov	r3, r0
 8000382:	2b00      	cmp	r3, #0
 8000384:	d002      	beq.n	800038c <main+0xa4>
          {
              Error_Handler();
 8000386:	f000 fac9 	bl	800091c <Error_Handler>
 800038a:	e01a      	b.n	80003c2 <main+0xda>
          }
          else
          {
              // Ghi dữ liệu test vào file
              res = f_write(&SDFile, wtext, strlen((char *)wtext), (void *)&byteswritten);
 800038c:	4862      	ldr	r0, [pc, #392]	@ (8000518 <main+0x230>)
 800038e:	f7ff ffa3 	bl	80002d8 <strlen>
 8000392:	4602      	mov	r2, r0
 8000394:	4b61      	ldr	r3, [pc, #388]	@ (800051c <main+0x234>)
 8000396:	4960      	ldr	r1, [pc, #384]	@ (8000518 <main+0x230>)
 8000398:	485e      	ldr	r0, [pc, #376]	@ (8000514 <main+0x22c>)
 800039a:	f00c fc4b 	bl	800cc34 <f_write>
 800039e:	4603      	mov	r3, r0
 80003a0:	461a      	mov	r2, r3
 80003a2:	4b5f      	ldr	r3, [pc, #380]	@ (8000520 <main+0x238>)
 80003a4:	701a      	strb	r2, [r3, #0]
              if((byteswritten == 0) || (res != FR_OK))
 80003a6:	4b5d      	ldr	r3, [pc, #372]	@ (800051c <main+0x234>)
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d003      	beq.n	80003b6 <main+0xce>
 80003ae:	4b5c      	ldr	r3, [pc, #368]	@ (8000520 <main+0x238>)
 80003b0:	781b      	ldrb	r3, [r3, #0]
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d002      	beq.n	80003bc <main+0xd4>
              {
                  Error_Handler();
 80003b6:	f000 fab1 	bl	800091c <Error_Handler>
 80003ba:	e002      	b.n	80003c2 <main+0xda>
              }
              else
              {
                  f_close(&SDFile); // Đóng file
 80003bc:	4855      	ldr	r0, [pc, #340]	@ (8000514 <main+0x22c>)
 80003be:	f00c fe2c 	bl	800d01a <f_close>
              }
          }
      }
  }
  // Dỡ mount thẻ
  f_mount(&SDFatFS, (TCHAR const*)NULL, 0);
 80003c2:	2200      	movs	r2, #0
 80003c4:	2100      	movs	r1, #0
 80003c6:	4850      	ldr	r0, [pc, #320]	@ (8000508 <main+0x220>)
 80003c8:	f00c fa34 	bl	800c834 <f_mount>
  while (1)
  {
      // ---- Đổi kênh SEL ----
      static uint32_t last_toggle_time = 0;
      static uint8_t sel_state = 0;
      if (HAL_GetTick() - last_toggle_time > 500) // đổi kênh mỗi 500 ms
 80003cc:	f001 f866 	bl	800149c <HAL_GetTick>
 80003d0:	4602      	mov	r2, r0
 80003d2:	4b54      	ldr	r3, [pc, #336]	@ (8000524 <main+0x23c>)
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	1ad3      	subs	r3, r2, r3
 80003d8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80003dc:	d91a      	bls.n	8000414 <main+0x12c>
      {
          sel_state = !sel_state;
 80003de:	4b52      	ldr	r3, [pc, #328]	@ (8000528 <main+0x240>)
 80003e0:	781b      	ldrb	r3, [r3, #0]
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	bf0c      	ite	eq
 80003e6:	2301      	moveq	r3, #1
 80003e8:	2300      	movne	r3, #0
 80003ea:	b2db      	uxtb	r3, r3
 80003ec:	461a      	mov	r2, r3
 80003ee:	4b4e      	ldr	r3, [pc, #312]	@ (8000528 <main+0x240>)
 80003f0:	701a      	strb	r2, [r3, #0]
          HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, sel_state ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80003f2:	4b4d      	ldr	r3, [pc, #308]	@ (8000528 <main+0x240>)
 80003f4:	781b      	ldrb	r3, [r3, #0]
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	bf14      	ite	ne
 80003fa:	2301      	movne	r3, #1
 80003fc:	2300      	moveq	r3, #0
 80003fe:	b2db      	uxtb	r3, r3
 8000400:	461a      	mov	r2, r3
 8000402:	2180      	movs	r1, #128	@ 0x80
 8000404:	4849      	ldr	r0, [pc, #292]	@ (800052c <main+0x244>)
 8000406:	f003 fcad 	bl	8003d64 <HAL_GPIO_WritePin>
          last_toggle_time = HAL_GetTick();
 800040a:	f001 f847 	bl	800149c <HAL_GetTick>
 800040e:	4603      	mov	r3, r0
 8000410:	4a44      	ldr	r2, [pc, #272]	@ (8000524 <main+0x23c>)
 8000412:	6013      	str	r3, [r2, #0]
      }

      // ---- Tính mức âm thanh ----
      uint64_t sum = 0;
 8000414:	f04f 0200 	mov.w	r2, #0
 8000418:	f04f 0300 	mov.w	r3, #0
 800041c:	e9c7 2302 	strd	r2, r3, [r7, #8]
      for (int i = 0; i < AUDIO_BUFFER_SIZE; i++)
 8000420:	2300      	movs	r3, #0
 8000422:	607b      	str	r3, [r7, #4]
 8000424:	e016      	b.n	8000454 <main+0x16c>
          sum += abs(audio_buffer[i]);
 8000426:	4a35      	ldr	r2, [pc, #212]	@ (80004fc <main+0x214>)
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800042e:	2b00      	cmp	r3, #0
 8000430:	bfb8      	it	lt
 8000432:	425b      	neglt	r3, r3
 8000434:	b29b      	uxth	r3, r3
 8000436:	b29b      	uxth	r3, r3
 8000438:	2200      	movs	r2, #0
 800043a:	461c      	mov	r4, r3
 800043c:	4615      	mov	r5, r2
 800043e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000442:	eb12 0804 	adds.w	r8, r2, r4
 8000446:	eb43 0905 	adc.w	r9, r3, r5
 800044a:	e9c7 8902 	strd	r8, r9, [r7, #8]
      for (int i = 0; i < AUDIO_BUFFER_SIZE; i++)
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	3301      	adds	r3, #1
 8000452:	607b      	str	r3, [r7, #4]
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800045a:	dbe4      	blt.n	8000426 <main+0x13e>
      audio_level = sum / AUDIO_BUFFER_SIZE;
 800045c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000460:	f04f 0200 	mov.w	r2, #0
 8000464:	f04f 0300 	mov.w	r3, #0
 8000468:	0a42      	lsrs	r2, r0, #9
 800046a:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 800046e:	0a4b      	lsrs	r3, r1, #9
 8000470:	4b2f      	ldr	r3, [pc, #188]	@ (8000530 <main+0x248>)
 8000472:	601a      	str	r2, [r3, #0]

      if (audio_level > 1000) audio_level = 1000;
 8000474:	4b2e      	ldr	r3, [pc, #184]	@ (8000530 <main+0x248>)
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800047c:	d903      	bls.n	8000486 <main+0x19e>
 800047e:	4b2c      	ldr	r3, [pc, #176]	@ (8000530 <main+0x248>)
 8000480:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000484:	601a      	str	r2, [r3, #0]

      // ---- LED RGB theo mức âm ----
      if (audio_level < 200)
 8000486:	4b2a      	ldr	r3, [pc, #168]	@ (8000530 <main+0x248>)
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	2bc7      	cmp	r3, #199	@ 0xc7
 800048c:	d80d      	bhi.n	80004aa <main+0x1c2>
      {
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 800048e:	4b1a      	ldr	r3, [pc, #104]	@ (80004f8 <main+0x210>)
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	2200      	movs	r2, #0
 8000494:	635a      	str	r2, [r3, #52]	@ 0x34
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8000496:	4b18      	ldr	r3, [pc, #96]	@ (80004f8 <main+0x210>)
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	2200      	movs	r2, #0
 800049c:	639a      	str	r2, [r3, #56]	@ 0x38
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, audio_level);
 800049e:	4b16      	ldr	r3, [pc, #88]	@ (80004f8 <main+0x210>)
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	4a23      	ldr	r2, [pc, #140]	@ (8000530 <main+0x248>)
 80004a4:	6812      	ldr	r2, [r2, #0]
 80004a6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80004a8:	e022      	b.n	80004f0 <main+0x208>
      }
      else if (audio_level < 600)
 80004aa:	4b21      	ldr	r3, [pc, #132]	@ (8000530 <main+0x248>)
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 80004b2:	d210      	bcs.n	80004d6 <main+0x1ee>
      {
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, audio_level / 2);
 80004b4:	4b1e      	ldr	r3, [pc, #120]	@ (8000530 <main+0x248>)
 80004b6:	681a      	ldr	r2, [r3, #0]
 80004b8:	4b0f      	ldr	r3, [pc, #60]	@ (80004f8 <main+0x210>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	0852      	lsrs	r2, r2, #1
 80004be:	635a      	str	r2, [r3, #52]	@ 0x34
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 80004c0:	4b0d      	ldr	r3, [pc, #52]	@ (80004f8 <main+0x210>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	2200      	movs	r2, #0
 80004c6:	639a      	str	r2, [r3, #56]	@ 0x38
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, audio_level / 2);
 80004c8:	4b19      	ldr	r3, [pc, #100]	@ (8000530 <main+0x248>)
 80004ca:	681a      	ldr	r2, [r3, #0]
 80004cc:	4b0a      	ldr	r3, [pc, #40]	@ (80004f8 <main+0x210>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	0852      	lsrs	r2, r2, #1
 80004d2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80004d4:	e00c      	b.n	80004f0 <main+0x208>
      }
      else
      {
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, audio_level);
 80004d6:	4b08      	ldr	r3, [pc, #32]	@ (80004f8 <main+0x210>)
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	4a15      	ldr	r2, [pc, #84]	@ (8000530 <main+0x248>)
 80004dc:	6812      	ldr	r2, [r2, #0]
 80004de:	635a      	str	r2, [r3, #52]	@ 0x34
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 80004e0:	4b05      	ldr	r3, [pc, #20]	@ (80004f8 <main+0x210>)
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	2200      	movs	r2, #0
 80004e6:	639a      	str	r2, [r3, #56]	@ 0x38
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 80004e8:	4b03      	ldr	r3, [pc, #12]	@ (80004f8 <main+0x210>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	2200      	movs	r2, #0
 80004ee:	63da      	str	r2, [r3, #60]	@ 0x3c
      }

      HAL_Delay(50);
 80004f0:	2032      	movs	r0, #50	@ 0x32
 80004f2:	f000 ffdf 	bl	80014b4 <HAL_Delay>
  {
 80004f6:	e769      	b.n	80003cc <main+0xe4>
 80004f8:	24000190 	.word	0x24000190
 80004fc:	240001dc 	.word	0x240001dc
 8000500:	24000048 	.word	0x24000048
 8000504:	240007f0 	.word	0x240007f0
 8000508:	240007f4 	.word	0x240007f4
 800050c:	240005e8 	.word	0x240005e8
 8000510:	0800d9f0 	.word	0x0800d9f0
 8000514:	24000a24 	.word	0x24000a24
 8000518:	24000000 	.word	0x24000000
 800051c:	240005e4 	.word	0x240005e4
 8000520:	240005e0 	.word	0x240005e0
 8000524:	240007e8 	.word	0x240007e8
 8000528:	240007ec 	.word	0x240007ec
 800052c:	58020000 	.word	0x58020000
 8000530:	240005dc 	.word	0x240005dc

08000534 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b09c      	sub	sp, #112	@ 0x70
 8000538:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800053a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800053e:	224c      	movs	r2, #76	@ 0x4c
 8000540:	2100      	movs	r1, #0
 8000542:	4618      	mov	r0, r3
 8000544:	f00d fa1b 	bl	800d97e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000548:	1d3b      	adds	r3, r7, #4
 800054a:	2220      	movs	r2, #32
 800054c:	2100      	movs	r1, #0
 800054e:	4618      	mov	r0, r3
 8000550:	f00d fa15 	bl	800d97e <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000554:	2002      	movs	r0, #2
 8000556:	f003 fe57 	bl	8004208 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800055a:	2300      	movs	r3, #0
 800055c:	603b      	str	r3, [r7, #0]
 800055e:	4b31      	ldr	r3, [pc, #196]	@ (8000624 <SystemClock_Config+0xf0>)
 8000560:	699b      	ldr	r3, [r3, #24]
 8000562:	4a30      	ldr	r2, [pc, #192]	@ (8000624 <SystemClock_Config+0xf0>)
 8000564:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000568:	6193      	str	r3, [r2, #24]
 800056a:	4b2e      	ldr	r3, [pc, #184]	@ (8000624 <SystemClock_Config+0xf0>)
 800056c:	699b      	ldr	r3, [r3, #24]
 800056e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000572:	603b      	str	r3, [r7, #0]
 8000574:	4b2c      	ldr	r3, [pc, #176]	@ (8000628 <SystemClock_Config+0xf4>)
 8000576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000578:	4a2b      	ldr	r2, [pc, #172]	@ (8000628 <SystemClock_Config+0xf4>)
 800057a:	f043 0301 	orr.w	r3, r3, #1
 800057e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000580:	4b29      	ldr	r3, [pc, #164]	@ (8000628 <SystemClock_Config+0xf4>)
 8000582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000584:	f003 0301 	and.w	r3, r3, #1
 8000588:	603b      	str	r3, [r7, #0]
 800058a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800058c:	bf00      	nop
 800058e:	4b25      	ldr	r3, [pc, #148]	@ (8000624 <SystemClock_Config+0xf0>)
 8000590:	699b      	ldr	r3, [r3, #24]
 8000592:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000596:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800059a:	d1f8      	bne.n	800058e <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800059c:	2301      	movs	r3, #1
 800059e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80005a0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80005a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005a6:	2302      	movs	r3, #2
 80005a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005aa:	2302      	movs	r3, #2
 80005ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 13;
 80005ae:	230d      	movs	r3, #13
 80005b0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 480;
 80005b2:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 80005b6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80005b8:	2302      	movs	r3, #2
 80005ba:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 20;
 80005bc:	2314      	movs	r3, #20
 80005be:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80005c0:	2302      	movs	r3, #2
 80005c2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 80005c4:	2304      	movs	r3, #4
 80005c6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80005c8:	2300      	movs	r3, #0
 80005ca:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80005cc:	2300      	movs	r3, #0
 80005ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80005d4:	4618      	mov	r0, r3
 80005d6:	f003 fe51 	bl	800427c <HAL_RCC_OscConfig>
 80005da:	4603      	mov	r3, r0
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d001      	beq.n	80005e4 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80005e0:	f000 f99c 	bl	800091c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005e4:	233f      	movs	r3, #63	@ 0x3f
 80005e6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005e8:	2303      	movs	r3, #3
 80005ea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80005ec:	2300      	movs	r3, #0
 80005ee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80005f0:	2308      	movs	r3, #8
 80005f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80005f4:	2340      	movs	r3, #64	@ 0x40
 80005f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80005f8:	2340      	movs	r3, #64	@ 0x40
 80005fa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80005fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000600:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000602:	2340      	movs	r3, #64	@ 0x40
 8000604:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000606:	1d3b      	adds	r3, r7, #4
 8000608:	2104      	movs	r1, #4
 800060a:	4618      	mov	r0, r3
 800060c:	f004 fa90 	bl	8004b30 <HAL_RCC_ClockConfig>
 8000610:	4603      	mov	r3, r0
 8000612:	2b00      	cmp	r3, #0
 8000614:	d001      	beq.n	800061a <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8000616:	f000 f981 	bl	800091c <Error_Handler>
  }
}
 800061a:	bf00      	nop
 800061c:	3770      	adds	r7, #112	@ 0x70
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	58024800 	.word	0x58024800
 8000628:	58000400 	.word	0x58000400

0800062c <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8000630:	4b15      	ldr	r3, [pc, #84]	@ (8000688 <MX_I2S1_Init+0x5c>)
 8000632:	4a16      	ldr	r2, [pc, #88]	@ (800068c <MX_I2S1_Init+0x60>)
 8000634:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_FULLDUPLEX;
 8000636:	4b14      	ldr	r3, [pc, #80]	@ (8000688 <MX_I2S1_Init+0x5c>)
 8000638:	220a      	movs	r2, #10
 800063a:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 800063c:	4b12      	ldr	r3, [pc, #72]	@ (8000688 <MX_I2S1_Init+0x5c>)
 800063e:	2200      	movs	r2, #0
 8000640:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000642:	4b11      	ldr	r3, [pc, #68]	@ (8000688 <MX_I2S1_Init+0x5c>)
 8000644:	2200      	movs	r2, #0
 8000646:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000648:	4b0f      	ldr	r3, [pc, #60]	@ (8000688 <MX_I2S1_Init+0x5c>)
 800064a:	2200      	movs	r2, #0
 800064c:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 800064e:	4b0e      	ldr	r3, [pc, #56]	@ (8000688 <MX_I2S1_Init+0x5c>)
 8000650:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000654:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 8000656:	4b0c      	ldr	r3, [pc, #48]	@ (8000688 <MX_I2S1_Init+0x5c>)
 8000658:	2200      	movs	r2, #0
 800065a:	619a      	str	r2, [r3, #24]
  hi2s1.Init.FirstBit = I2S_FIRSTBIT_MSB;
 800065c:	4b0a      	ldr	r3, [pc, #40]	@ (8000688 <MX_I2S1_Init+0x5c>)
 800065e:	2200      	movs	r2, #0
 8000660:	61da      	str	r2, [r3, #28]
  hi2s1.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 8000662:	4b09      	ldr	r3, [pc, #36]	@ (8000688 <MX_I2S1_Init+0x5c>)
 8000664:	2200      	movs	r2, #0
 8000666:	621a      	str	r2, [r3, #32]
  hi2s1.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_RIGHT;
 8000668:	4b07      	ldr	r3, [pc, #28]	@ (8000688 <MX_I2S1_Init+0x5c>)
 800066a:	2200      	movs	r2, #0
 800066c:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s1.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 800066e:	4b06      	ldr	r3, [pc, #24]	@ (8000688 <MX_I2S1_Init+0x5c>)
 8000670:	2200      	movs	r2, #0
 8000672:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 8000674:	4804      	ldr	r0, [pc, #16]	@ (8000688 <MX_I2S1_Init+0x5c>)
 8000676:	f003 fb8f 	bl	8003d98 <HAL_I2S_Init>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d001      	beq.n	8000684 <MX_I2S1_Init+0x58>
  {
    Error_Handler();
 8000680:	f000 f94c 	bl	800091c <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 8000684:	bf00      	nop
 8000686:	bd80      	pop	{r7, pc}
 8000688:	24000048 	.word	0x24000048
 800068c:	40013000 	.word	0x40013000

08000690 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000694:	4b0b      	ldr	r3, [pc, #44]	@ (80006c4 <MX_SDMMC1_SD_Init+0x34>)
 8000696:	4a0c      	ldr	r2, [pc, #48]	@ (80006c8 <MX_SDMMC1_SD_Init+0x38>)
 8000698:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800069a:	4b0a      	ldr	r3, [pc, #40]	@ (80006c4 <MX_SDMMC1_SD_Init+0x34>)
 800069c:	2200      	movs	r2, #0
 800069e:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80006a0:	4b08      	ldr	r3, [pc, #32]	@ (80006c4 <MX_SDMMC1_SD_Init+0x34>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 80006a6:	4b07      	ldr	r3, [pc, #28]	@ (80006c4 <MX_SDMMC1_SD_Init+0x34>)
 80006a8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80006ac:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80006ae:	4b05      	ldr	r3, [pc, #20]	@ (80006c4 <MX_SDMMC1_SD_Init+0x34>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 2;
 80006b4:	4b03      	ldr	r3, [pc, #12]	@ (80006c4 <MX_SDMMC1_SD_Init+0x34>)
 80006b6:	2202      	movs	r2, #2
 80006b8:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 80006ba:	bf00      	nop
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr
 80006c4:	24000114 	.word	0x24000114
 80006c8:	52007000 	.word	0x52007000

080006cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b08a      	sub	sp, #40	@ 0x28
 80006d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006d2:	f107 031c 	add.w	r3, r7, #28
 80006d6:	2200      	movs	r2, #0
 80006d8:	601a      	str	r2, [r3, #0]
 80006da:	605a      	str	r2, [r3, #4]
 80006dc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006de:	463b      	mov	r3, r7
 80006e0:	2200      	movs	r2, #0
 80006e2:	601a      	str	r2, [r3, #0]
 80006e4:	605a      	str	r2, [r3, #4]
 80006e6:	609a      	str	r2, [r3, #8]
 80006e8:	60da      	str	r2, [r3, #12]
 80006ea:	611a      	str	r2, [r3, #16]
 80006ec:	615a      	str	r2, [r3, #20]
 80006ee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80006f0:	4b2d      	ldr	r3, [pc, #180]	@ (80007a8 <MX_TIM2_Init+0xdc>)
 80006f2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80006f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 480-1;
 80006f8:	4b2b      	ldr	r3, [pc, #172]	@ (80007a8 <MX_TIM2_Init+0xdc>)
 80006fa:	f240 12df 	movw	r2, #479	@ 0x1df
 80006fe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000700:	4b29      	ldr	r3, [pc, #164]	@ (80007a8 <MX_TIM2_Init+0xdc>)
 8000702:	2200      	movs	r2, #0
 8000704:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8000706:	4b28      	ldr	r3, [pc, #160]	@ (80007a8 <MX_TIM2_Init+0xdc>)
 8000708:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800070c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800070e:	4b26      	ldr	r3, [pc, #152]	@ (80007a8 <MX_TIM2_Init+0xdc>)
 8000710:	2200      	movs	r2, #0
 8000712:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000714:	4b24      	ldr	r3, [pc, #144]	@ (80007a8 <MX_TIM2_Init+0xdc>)
 8000716:	2200      	movs	r2, #0
 8000718:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800071a:	4823      	ldr	r0, [pc, #140]	@ (80007a8 <MX_TIM2_Init+0xdc>)
 800071c:	f008 fee0 	bl	80094e0 <HAL_TIM_PWM_Init>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
 8000726:	f000 f8f9 	bl	800091c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800072a:	2300      	movs	r3, #0
 800072c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800072e:	2300      	movs	r3, #0
 8000730:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000732:	f107 031c 	add.w	r3, r7, #28
 8000736:	4619      	mov	r1, r3
 8000738:	481b      	ldr	r0, [pc, #108]	@ (80007a8 <MX_TIM2_Init+0xdc>)
 800073a:	f009 fce7 	bl	800a10c <HAL_TIMEx_MasterConfigSynchronization>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8000744:	f000 f8ea 	bl	800091c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000748:	2360      	movs	r3, #96	@ 0x60
 800074a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800074c:	2300      	movs	r3, #0
 800074e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000750:	2300      	movs	r3, #0
 8000752:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000754:	2300      	movs	r3, #0
 8000756:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000758:	463b      	mov	r3, r7
 800075a:	2200      	movs	r2, #0
 800075c:	4619      	mov	r1, r3
 800075e:	4812      	ldr	r0, [pc, #72]	@ (80007a8 <MX_TIM2_Init+0xdc>)
 8000760:	f009 f824 	bl	80097ac <HAL_TIM_PWM_ConfigChannel>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 800076a:	f000 f8d7 	bl	800091c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800076e:	463b      	mov	r3, r7
 8000770:	2204      	movs	r2, #4
 8000772:	4619      	mov	r1, r3
 8000774:	480c      	ldr	r0, [pc, #48]	@ (80007a8 <MX_TIM2_Init+0xdc>)
 8000776:	f009 f819 	bl	80097ac <HAL_TIM_PWM_ConfigChannel>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d001      	beq.n	8000784 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8000780:	f000 f8cc 	bl	800091c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000784:	463b      	mov	r3, r7
 8000786:	2208      	movs	r2, #8
 8000788:	4619      	mov	r1, r3
 800078a:	4807      	ldr	r0, [pc, #28]	@ (80007a8 <MX_TIM2_Init+0xdc>)
 800078c:	f009 f80e 	bl	80097ac <HAL_TIM_PWM_ConfigChannel>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <MX_TIM2_Init+0xce>
  {
    Error_Handler();
 8000796:	f000 f8c1 	bl	800091c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800079a:	4803      	ldr	r0, [pc, #12]	@ (80007a8 <MX_TIM2_Init+0xdc>)
 800079c:	f000 fa48 	bl	8000c30 <HAL_TIM_MspPostInit>

}
 80007a0:	bf00      	nop
 80007a2:	3728      	adds	r7, #40	@ 0x28
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	24000190 	.word	0x24000190

080007ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007b2:	4b0d      	ldr	r3, [pc, #52]	@ (80007e8 <MX_DMA_Init+0x3c>)
 80007b4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80007b8:	4a0b      	ldr	r2, [pc, #44]	@ (80007e8 <MX_DMA_Init+0x3c>)
 80007ba:	f043 0301 	orr.w	r3, r3, #1
 80007be:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80007c2:	4b09      	ldr	r3, [pc, #36]	@ (80007e8 <MX_DMA_Init+0x3c>)
 80007c4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80007c8:	f003 0301 	and.w	r3, r3, #1
 80007cc:	607b      	str	r3, [r7, #4]
 80007ce:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80007d0:	2200      	movs	r2, #0
 80007d2:	2100      	movs	r1, #0
 80007d4:	200b      	movs	r0, #11
 80007d6:	f000 ff78 	bl	80016ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80007da:	200b      	movs	r0, #11
 80007dc:	f000 ff8f 	bl	80016fe <HAL_NVIC_EnableIRQ>

}
 80007e0:	bf00      	nop
 80007e2:	3708      	adds	r7, #8
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	58024400 	.word	0x58024400

080007ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b08a      	sub	sp, #40	@ 0x28
 80007f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f2:	f107 0314 	add.w	r3, r7, #20
 80007f6:	2200      	movs	r2, #0
 80007f8:	601a      	str	r2, [r3, #0]
 80007fa:	605a      	str	r2, [r3, #4]
 80007fc:	609a      	str	r2, [r3, #8]
 80007fe:	60da      	str	r2, [r3, #12]
 8000800:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000802:	4b2d      	ldr	r3, [pc, #180]	@ (80008b8 <MX_GPIO_Init+0xcc>)
 8000804:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000808:	4a2b      	ldr	r2, [pc, #172]	@ (80008b8 <MX_GPIO_Init+0xcc>)
 800080a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800080e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000812:	4b29      	ldr	r3, [pc, #164]	@ (80008b8 <MX_GPIO_Init+0xcc>)
 8000814:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000818:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800081c:	613b      	str	r3, [r7, #16]
 800081e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000820:	4b25      	ldr	r3, [pc, #148]	@ (80008b8 <MX_GPIO_Init+0xcc>)
 8000822:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000826:	4a24      	ldr	r2, [pc, #144]	@ (80008b8 <MX_GPIO_Init+0xcc>)
 8000828:	f043 0301 	orr.w	r3, r3, #1
 800082c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000830:	4b21      	ldr	r3, [pc, #132]	@ (80008b8 <MX_GPIO_Init+0xcc>)
 8000832:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000836:	f003 0301 	and.w	r3, r3, #1
 800083a:	60fb      	str	r3, [r7, #12]
 800083c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800083e:	4b1e      	ldr	r3, [pc, #120]	@ (80008b8 <MX_GPIO_Init+0xcc>)
 8000840:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000844:	4a1c      	ldr	r2, [pc, #112]	@ (80008b8 <MX_GPIO_Init+0xcc>)
 8000846:	f043 0304 	orr.w	r3, r3, #4
 800084a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800084e:	4b1a      	ldr	r3, [pc, #104]	@ (80008b8 <MX_GPIO_Init+0xcc>)
 8000850:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000854:	f003 0304 	and.w	r3, r3, #4
 8000858:	60bb      	str	r3, [r7, #8]
 800085a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800085c:	4b16      	ldr	r3, [pc, #88]	@ (80008b8 <MX_GPIO_Init+0xcc>)
 800085e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000862:	4a15      	ldr	r2, [pc, #84]	@ (80008b8 <MX_GPIO_Init+0xcc>)
 8000864:	f043 0308 	orr.w	r3, r3, #8
 8000868:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800086c:	4b12      	ldr	r3, [pc, #72]	@ (80008b8 <MX_GPIO_Init+0xcc>)
 800086e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000872:	f003 0308 	and.w	r3, r3, #8
 8000876:	607b      	str	r3, [r7, #4]
 8000878:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800087a:	2310      	movs	r3, #16
 800087c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800087e:	2300      	movs	r3, #0
 8000880:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000882:	2300      	movs	r3, #0
 8000884:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000886:	f107 0314 	add.w	r3, r7, #20
 800088a:	4619      	mov	r1, r3
 800088c:	480b      	ldr	r0, [pc, #44]	@ (80008bc <MX_GPIO_Init+0xd0>)
 800088e:	f003 f8a1 	bl	80039d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000892:	2380      	movs	r3, #128	@ 0x80
 8000894:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000896:	2301      	movs	r3, #1
 8000898:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089a:	2300      	movs	r3, #0
 800089c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089e:	2300      	movs	r3, #0
 80008a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a2:	f107 0314 	add.w	r3, r7, #20
 80008a6:	4619      	mov	r1, r3
 80008a8:	4805      	ldr	r0, [pc, #20]	@ (80008c0 <MX_GPIO_Init+0xd4>)
 80008aa:	f003 f893 	bl	80039d4 <HAL_GPIO_Init>
  /* USER CODE END MX_GPIO_Init_2 */
}
 80008ae:	bf00      	nop
 80008b0:	3728      	adds	r7, #40	@ 0x28
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	58024400 	.word	0x58024400
 80008bc:	58020800 	.word	0x58020800
 80008c0:	58020000 	.word	0x58020000

080008c4 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b084      	sub	sp, #16
 80008c8:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80008ca:	463b      	mov	r3, r7
 80008cc:	2200      	movs	r2, #0
 80008ce:	601a      	str	r2, [r3, #0]
 80008d0:	605a      	str	r2, [r3, #4]
 80008d2:	609a      	str	r2, [r3, #8]
 80008d4:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80008d6:	f000 ff2d 	bl	8001734 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80008da:	2301      	movs	r3, #1
 80008dc:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80008de:	2300      	movs	r3, #0
 80008e0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80008e2:	2300      	movs	r3, #0
 80008e4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80008e6:	231f      	movs	r3, #31
 80008e8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80008ea:	2387      	movs	r3, #135	@ 0x87
 80008ec:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80008ee:	2300      	movs	r3, #0
 80008f0:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80008f2:	2300      	movs	r3, #0
 80008f4:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80008f6:	2301      	movs	r3, #1
 80008f8:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80008fa:	2301      	movs	r3, #1
 80008fc:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80008fe:	2300      	movs	r3, #0
 8000900:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000902:	2300      	movs	r3, #0
 8000904:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000906:	463b      	mov	r3, r7
 8000908:	4618      	mov	r0, r3
 800090a:	f000 ff4b 	bl	80017a4 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800090e:	2004      	movs	r0, #4
 8000910:	f000 ff28 	bl	8001764 <HAL_MPU_Enable>

}
 8000914:	bf00      	nop
 8000916:	3710      	adds	r7, #16
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}

0800091c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000920:	b672      	cpsid	i
}
 8000922:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000924:	bf00      	nop
 8000926:	e7fd      	b.n	8000924 <Error_Handler+0x8>

08000928 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000928:	b480      	push	{r7}
 800092a:	b083      	sub	sp, #12
 800092c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800092e:	4b0a      	ldr	r3, [pc, #40]	@ (8000958 <HAL_MspInit+0x30>)
 8000930:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000934:	4a08      	ldr	r2, [pc, #32]	@ (8000958 <HAL_MspInit+0x30>)
 8000936:	f043 0302 	orr.w	r3, r3, #2
 800093a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800093e:	4b06      	ldr	r3, [pc, #24]	@ (8000958 <HAL_MspInit+0x30>)
 8000940:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000944:	f003 0302 	and.w	r3, r3, #2
 8000948:	607b      	str	r3, [r7, #4]
 800094a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800094c:	bf00      	nop
 800094e:	370c      	adds	r7, #12
 8000950:	46bd      	mov	sp, r7
 8000952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000956:	4770      	bx	lr
 8000958:	58024400 	.word	0x58024400

0800095c <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b0ba      	sub	sp, #232	@ 0xe8
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000964:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000968:	2200      	movs	r2, #0
 800096a:	601a      	str	r2, [r3, #0]
 800096c:	605a      	str	r2, [r3, #4]
 800096e:	609a      	str	r2, [r3, #8]
 8000970:	60da      	str	r2, [r3, #12]
 8000972:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000974:	f107 0310 	add.w	r3, r7, #16
 8000978:	22c0      	movs	r2, #192	@ 0xc0
 800097a:	2100      	movs	r1, #0
 800097c:	4618      	mov	r0, r3
 800097e:	f00c fffe 	bl	800d97e <memset>
  if(hi2s->Instance==SPI1)
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	4a3e      	ldr	r2, [pc, #248]	@ (8000a80 <HAL_I2S_MspInit+0x124>)
 8000988:	4293      	cmp	r3, r2
 800098a:	d174      	bne.n	8000a76 <HAL_I2S_MspInit+0x11a>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 800098c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000990:	f04f 0300 	mov.w	r3, #0
 8000994:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000998:	2300      	movs	r3, #0
 800099a:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800099c:	f107 0310 	add.w	r3, r7, #16
 80009a0:	4618      	mov	r0, r3
 80009a2:	f004 fc3b 	bl	800521c <HAL_RCCEx_PeriphCLKConfig>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <HAL_I2S_MspInit+0x54>
    {
      Error_Handler();
 80009ac:	f7ff ffb6 	bl	800091c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80009b0:	4b34      	ldr	r3, [pc, #208]	@ (8000a84 <HAL_I2S_MspInit+0x128>)
 80009b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80009b6:	4a33      	ldr	r2, [pc, #204]	@ (8000a84 <HAL_I2S_MspInit+0x128>)
 80009b8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80009bc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80009c0:	4b30      	ldr	r3, [pc, #192]	@ (8000a84 <HAL_I2S_MspInit+0x128>)
 80009c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80009c6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80009ca:	60fb      	str	r3, [r7, #12]
 80009cc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ce:	4b2d      	ldr	r3, [pc, #180]	@ (8000a84 <HAL_I2S_MspInit+0x128>)
 80009d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009d4:	4a2b      	ldr	r2, [pc, #172]	@ (8000a84 <HAL_I2S_MspInit+0x128>)
 80009d6:	f043 0301 	orr.w	r3, r3, #1
 80009da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009de:	4b29      	ldr	r3, [pc, #164]	@ (8000a84 <HAL_I2S_MspInit+0x128>)
 80009e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009e4:	f003 0301 	and.w	r3, r3, #1
 80009e8:	60bb      	str	r3, [r7, #8]
 80009ea:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S1_WS
    PA5     ------> I2S1_CK
    PA6     ------> I2S1_SDI
    PA7     ------> I2S1_SDO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80009ec:	23f0      	movs	r3, #240	@ 0xf0
 80009ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f2:	2302      	movs	r3, #2
 80009f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f8:	2300      	movs	r3, #0
 80009fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009fe:	2300      	movs	r3, #0
 8000a00:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000a04:	2305      	movs	r3, #5
 8000a06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a0a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000a0e:	4619      	mov	r1, r3
 8000a10:	481d      	ldr	r0, [pc, #116]	@ (8000a88 <HAL_I2S_MspInit+0x12c>)
 8000a12:	f002 ffdf 	bl	80039d4 <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream0;
 8000a16:	4b1d      	ldr	r3, [pc, #116]	@ (8000a8c <HAL_I2S_MspInit+0x130>)
 8000a18:	4a1d      	ldr	r2, [pc, #116]	@ (8000a90 <HAL_I2S_MspInit+0x134>)
 8000a1a:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8000a1c:	4b1b      	ldr	r3, [pc, #108]	@ (8000a8c <HAL_I2S_MspInit+0x130>)
 8000a1e:	2225      	movs	r2, #37	@ 0x25
 8000a20:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a22:	4b1a      	ldr	r3, [pc, #104]	@ (8000a8c <HAL_I2S_MspInit+0x130>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a28:	4b18      	ldr	r3, [pc, #96]	@ (8000a8c <HAL_I2S_MspInit+0x130>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000a2e:	4b17      	ldr	r3, [pc, #92]	@ (8000a8c <HAL_I2S_MspInit+0x130>)
 8000a30:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a34:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000a36:	4b15      	ldr	r3, [pc, #84]	@ (8000a8c <HAL_I2S_MspInit+0x130>)
 8000a38:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000a3c:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000a3e:	4b13      	ldr	r3, [pc, #76]	@ (8000a8c <HAL_I2S_MspInit+0x130>)
 8000a40:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a44:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8000a46:	4b11      	ldr	r3, [pc, #68]	@ (8000a8c <HAL_I2S_MspInit+0x130>)
 8000a48:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a4c:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000a4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a8c <HAL_I2S_MspInit+0x130>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000a54:	4b0d      	ldr	r3, [pc, #52]	@ (8000a8c <HAL_I2S_MspInit+0x130>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000a5a:	480c      	ldr	r0, [pc, #48]	@ (8000a8c <HAL_I2S_MspInit+0x130>)
 8000a5c:	f000 fee2 	bl	8001824 <HAL_DMA_Init>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <HAL_I2S_MspInit+0x10e>
    {
      Error_Handler();
 8000a66:	f7ff ff59 	bl	800091c <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi1_rx);
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	4a07      	ldr	r2, [pc, #28]	@ (8000a8c <HAL_I2S_MspInit+0x130>)
 8000a6e:	649a      	str	r2, [r3, #72]	@ 0x48
 8000a70:	4a06      	ldr	r2, [pc, #24]	@ (8000a8c <HAL_I2S_MspInit+0x130>)
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000a76:	bf00      	nop
 8000a78:	37e8      	adds	r7, #232	@ 0xe8
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	40013000 	.word	0x40013000
 8000a84:	58024400 	.word	0x58024400
 8000a88:	58020000 	.word	0x58020000
 8000a8c:	2400009c 	.word	0x2400009c
 8000a90:	40020010 	.word	0x40020010

08000a94 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b0bc      	sub	sp, #240	@ 0xf0
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a9c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	601a      	str	r2, [r3, #0]
 8000aa4:	605a      	str	r2, [r3, #4]
 8000aa6:	609a      	str	r2, [r3, #8]
 8000aa8:	60da      	str	r2, [r3, #12]
 8000aaa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000aac:	f107 0318 	add.w	r3, r7, #24
 8000ab0:	22c0      	movs	r2, #192	@ 0xc0
 8000ab2:	2100      	movs	r1, #0
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f00c ff62 	bl	800d97e <memset>
  if(hsd->Instance==SDMMC1)
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	4a48      	ldr	r2, [pc, #288]	@ (8000be0 <HAL_SD_MspInit+0x14c>)
 8000ac0:	4293      	cmp	r3, r2
 8000ac2:	f040 8088 	bne.w	8000bd6 <HAL_SD_MspInit+0x142>

    /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 8000ac6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000aca:	f04f 0300 	mov.w	r3, #0
 8000ace:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ad6:	f107 0318 	add.w	r3, r7, #24
 8000ada:	4618      	mov	r0, r3
 8000adc:	f004 fb9e 	bl	800521c <HAL_RCCEx_PeriphCLKConfig>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <HAL_SD_MspInit+0x56>
    {
      Error_Handler();
 8000ae6:	f7ff ff19 	bl	800091c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8000aea:	4b3e      	ldr	r3, [pc, #248]	@ (8000be4 <HAL_SD_MspInit+0x150>)
 8000aec:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000af0:	4a3c      	ldr	r2, [pc, #240]	@ (8000be4 <HAL_SD_MspInit+0x150>)
 8000af2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000af6:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8000afa:	4b3a      	ldr	r3, [pc, #232]	@ (8000be4 <HAL_SD_MspInit+0x150>)
 8000afc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000b00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b04:	617b      	str	r3, [r7, #20]
 8000b06:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b08:	4b36      	ldr	r3, [pc, #216]	@ (8000be4 <HAL_SD_MspInit+0x150>)
 8000b0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b0e:	4a35      	ldr	r2, [pc, #212]	@ (8000be4 <HAL_SD_MspInit+0x150>)
 8000b10:	f043 0304 	orr.w	r3, r3, #4
 8000b14:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b18:	4b32      	ldr	r3, [pc, #200]	@ (8000be4 <HAL_SD_MspInit+0x150>)
 8000b1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b1e:	f003 0304 	and.w	r3, r3, #4
 8000b22:	613b      	str	r3, [r7, #16]
 8000b24:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b26:	4b2f      	ldr	r3, [pc, #188]	@ (8000be4 <HAL_SD_MspInit+0x150>)
 8000b28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b2c:	4a2d      	ldr	r2, [pc, #180]	@ (8000be4 <HAL_SD_MspInit+0x150>)
 8000b2e:	f043 0308 	orr.w	r3, r3, #8
 8000b32:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b36:	4b2b      	ldr	r3, [pc, #172]	@ (8000be4 <HAL_SD_MspInit+0x150>)
 8000b38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b3c:	f003 0308 	and.w	r3, r3, #8
 8000b40:	60fb      	str	r3, [r7, #12]
 8000b42:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8000b44:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000b48:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b4c:	2302      	movs	r3, #2
 8000b4e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b52:	2301      	movs	r3, #1
 8000b54:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8000b5e:	230c      	movs	r3, #12
 8000b60:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b64:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000b68:	4619      	mov	r1, r3
 8000b6a:	481f      	ldr	r0, [pc, #124]	@ (8000be8 <HAL_SD_MspInit+0x154>)
 8000b6c:	f002 ff32 	bl	80039d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000b70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b74:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b78:	2302      	movs	r3, #2
 8000b7a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b84:	2300      	movs	r3, #0
 8000b86:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8000b8a:	230c      	movs	r3, #12
 8000b8c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b90:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000b94:	4619      	mov	r1, r3
 8000b96:	4814      	ldr	r0, [pc, #80]	@ (8000be8 <HAL_SD_MspInit+0x154>)
 8000b98:	f002 ff1c 	bl	80039d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000b9c:	2304      	movs	r3, #4
 8000b9e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ba8:	2301      	movs	r3, #1
 8000baa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8000bb4:	230c      	movs	r3, #12
 8000bb6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000bba:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	480a      	ldr	r0, [pc, #40]	@ (8000bec <HAL_SD_MspInit+0x158>)
 8000bc2:	f002 ff07 	bl	80039d4 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	2100      	movs	r1, #0
 8000bca:	2031      	movs	r0, #49	@ 0x31
 8000bcc:	f000 fd7d 	bl	80016ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8000bd0:	2031      	movs	r0, #49	@ 0x31
 8000bd2:	f000 fd94 	bl	80016fe <HAL_NVIC_EnableIRQ>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8000bd6:	bf00      	nop
 8000bd8:	37f0      	adds	r7, #240	@ 0xf0
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	52007000 	.word	0x52007000
 8000be4:	58024400 	.word	0x58024400
 8000be8:	58020800 	.word	0x58020800
 8000bec:	58020c00 	.word	0x58020c00

08000bf0 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b085      	sub	sp, #20
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c00:	d10e      	bne.n	8000c20 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000c02:	4b0a      	ldr	r3, [pc, #40]	@ (8000c2c <HAL_TIM_PWM_MspInit+0x3c>)
 8000c04:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000c08:	4a08      	ldr	r2, [pc, #32]	@ (8000c2c <HAL_TIM_PWM_MspInit+0x3c>)
 8000c0a:	f043 0301 	orr.w	r3, r3, #1
 8000c0e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000c12:	4b06      	ldr	r3, [pc, #24]	@ (8000c2c <HAL_TIM_PWM_MspInit+0x3c>)
 8000c14:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000c18:	f003 0301 	and.w	r3, r3, #1
 8000c1c:	60fb      	str	r3, [r7, #12]
 8000c1e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000c20:	bf00      	nop
 8000c22:	3714      	adds	r7, #20
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr
 8000c2c:	58024400 	.word	0x58024400

08000c30 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b088      	sub	sp, #32
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c38:	f107 030c 	add.w	r3, r7, #12
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	601a      	str	r2, [r3, #0]
 8000c40:	605a      	str	r2, [r3, #4]
 8000c42:	609a      	str	r2, [r3, #8]
 8000c44:	60da      	str	r2, [r3, #12]
 8000c46:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c50:	d11e      	bne.n	8000c90 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c52:	4b11      	ldr	r3, [pc, #68]	@ (8000c98 <HAL_TIM_MspPostInit+0x68>)
 8000c54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c58:	4a0f      	ldr	r2, [pc, #60]	@ (8000c98 <HAL_TIM_MspPostInit+0x68>)
 8000c5a:	f043 0301 	orr.w	r3, r3, #1
 8000c5e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c62:	4b0d      	ldr	r3, [pc, #52]	@ (8000c98 <HAL_TIM_MspPostInit+0x68>)
 8000c64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c68:	f003 0301 	and.w	r3, r3, #1
 8000c6c:	60bb      	str	r3, [r7, #8]
 8000c6e:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000c70:	2307      	movs	r3, #7
 8000c72:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c74:	2302      	movs	r3, #2
 8000c76:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000c80:	2301      	movs	r3, #1
 8000c82:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c84:	f107 030c 	add.w	r3, r7, #12
 8000c88:	4619      	mov	r1, r3
 8000c8a:	4804      	ldr	r0, [pc, #16]	@ (8000c9c <HAL_TIM_MspPostInit+0x6c>)
 8000c8c:	f002 fea2 	bl	80039d4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000c90:	bf00      	nop
 8000c92:	3720      	adds	r7, #32
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	58024400 	.word	0x58024400
 8000c9c:	58020000 	.word	0x58020000

08000ca0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ca4:	bf00      	nop
 8000ca6:	e7fd      	b.n	8000ca4 <NMI_Handler+0x4>

08000ca8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cac:	bf00      	nop
 8000cae:	e7fd      	b.n	8000cac <HardFault_Handler+0x4>

08000cb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cb4:	bf00      	nop
 8000cb6:	e7fd      	b.n	8000cb4 <MemManage_Handler+0x4>

08000cb8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cbc:	bf00      	nop
 8000cbe:	e7fd      	b.n	8000cbc <BusFault_Handler+0x4>

08000cc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cc4:	bf00      	nop
 8000cc6:	e7fd      	b.n	8000cc4 <UsageFault_Handler+0x4>

08000cc8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ccc:	bf00      	nop
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr

08000cd6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cd6:	b480      	push	{r7}
 8000cd8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cda:	bf00      	nop
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr

08000ce4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ce8:	bf00      	nop
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr

08000cf2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cf2:	b580      	push	{r7, lr}
 8000cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cf6:	f000 fbbd 	bl	8001474 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cfa:	bf00      	nop
 8000cfc:	bd80      	pop	{r7, pc}
	...

08000d00 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8000d04:	4802      	ldr	r0, [pc, #8]	@ (8000d10 <DMA1_Stream0_IRQHandler+0x10>)
 8000d06:	f001 fb53 	bl	80023b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8000d0a:	bf00      	nop
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	2400009c 	.word	0x2400009c

08000d14 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8000d18:	4802      	ldr	r0, [pc, #8]	@ (8000d24 <SDMMC1_IRQHandler+0x10>)
 8000d1a:	f007 f9ed 	bl	80080f8 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8000d1e:	bf00      	nop
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	24000114 	.word	0x24000114

08000d28 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8000d2c:	4904      	ldr	r1, [pc, #16]	@ (8000d40 <MX_FATFS_Init+0x18>)
 8000d2e:	4805      	ldr	r0, [pc, #20]	@ (8000d44 <MX_FATFS_Init+0x1c>)
 8000d30:	f00c fe16 	bl	800d960 <FATFS_LinkDriver>
 8000d34:	4603      	mov	r3, r0
 8000d36:	461a      	mov	r2, r3
 8000d38:	4b03      	ldr	r3, [pc, #12]	@ (8000d48 <MX_FATFS_Init+0x20>)
 8000d3a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8000d3c:	bf00      	nop
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	240007f0 	.word	0x240007f0
 8000d44:	0800da40 	.word	0x0800da40
 8000d48:	240007ed 	.word	0x240007ed

08000d4c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8000d50:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8000d52:	4618      	mov	r0, r3
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr

08000d5c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8000d62:	2300      	movs	r3, #0
 8000d64:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8000d66:	f000 f885 	bl	8000e74 <BSP_SD_IsDetected>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b01      	cmp	r3, #1
 8000d6e:	d001      	beq.n	8000d74 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8000d70:	2302      	movs	r3, #2
 8000d72:	e012      	b.n	8000d9a <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8000d74:	480b      	ldr	r0, [pc, #44]	@ (8000da4 <BSP_SD_Init+0x48>)
 8000d76:	f006 ff4f 	bl	8007c18 <HAL_SD_Init>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8000d7e:	79fb      	ldrb	r3, [r7, #7]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d109      	bne.n	8000d98 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8000d84:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d88:	4806      	ldr	r0, [pc, #24]	@ (8000da4 <BSP_SD_Init+0x48>)
 8000d8a:	f007 fe05 	bl	8008998 <HAL_SD_ConfigWideBusOperation>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8000d94:	2301      	movs	r3, #1
 8000d96:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8000d98:	79fb      	ldrb	r3, [r7, #7]
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3708      	adds	r7, #8
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	24000114 	.word	0x24000114

08000da8 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b086      	sub	sp, #24
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	60f8      	str	r0, [r7, #12]
 8000db0:	60b9      	str	r1, [r7, #8]
 8000db2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8000db4:	2300      	movs	r3, #0
 8000db6:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	68ba      	ldr	r2, [r7, #8]
 8000dbc:	68f9      	ldr	r1, [r7, #12]
 8000dbe:	4806      	ldr	r0, [pc, #24]	@ (8000dd8 <BSP_SD_ReadBlocks_DMA+0x30>)
 8000dc0:	f007 f84a 	bl	8007e58 <HAL_SD_ReadBlocks_DMA>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8000dce:	7dfb      	ldrb	r3, [r7, #23]
}
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	3718      	adds	r7, #24
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	24000114 	.word	0x24000114

08000ddc <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b086      	sub	sp, #24
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	60f8      	str	r0, [r7, #12]
 8000de4:	60b9      	str	r1, [r7, #8]
 8000de6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8000de8:	2300      	movs	r3, #0
 8000dea:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	68ba      	ldr	r2, [r7, #8]
 8000df0:	68f9      	ldr	r1, [r7, #12]
 8000df2:	4806      	ldr	r0, [pc, #24]	@ (8000e0c <BSP_SD_WriteBlocks_DMA+0x30>)
 8000df4:	f007 f8d8 	bl	8007fa8 <HAL_SD_WriteBlocks_DMA>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d001      	beq.n	8000e02 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8000dfe:	2301      	movs	r3, #1
 8000e00:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8000e02:	7dfb      	ldrb	r3, [r7, #23]
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	3718      	adds	r7, #24
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	24000114 	.word	0x24000114

08000e10 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8000e14:	4805      	ldr	r0, [pc, #20]	@ (8000e2c <BSP_SD_GetCardState+0x1c>)
 8000e16:	f007 fed1 	bl	8008bbc <HAL_SD_GetCardState>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b04      	cmp	r3, #4
 8000e1e:	bf14      	ite	ne
 8000e20:	2301      	movne	r3, #1
 8000e22:	2300      	moveq	r3, #0
 8000e24:	b2db      	uxtb	r3, r3
}
 8000e26:	4618      	mov	r0, r3
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	24000114 	.word	0x24000114

08000e30 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8000e38:	6879      	ldr	r1, [r7, #4]
 8000e3a:	4803      	ldr	r0, [pc, #12]	@ (8000e48 <BSP_SD_GetCardInfo+0x18>)
 8000e3c:	f007 fd80 	bl	8008940 <HAL_SD_GetCardInfo>
}
 8000e40:	bf00      	nop
 8000e42:	3708      	adds	r7, #8
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	24000114 	.word	0x24000114

08000e4c <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b082      	sub	sp, #8
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8000e54:	f000 f9a0 	bl	8001198 <BSP_SD_WriteCpltCallback>
}
 8000e58:	bf00      	nop
 8000e5a:	3708      	adds	r7, #8
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}

08000e60 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8000e68:	f000 f9a2 	bl	80011b0 <BSP_SD_ReadCpltCallback>
}
 8000e6c:	bf00      	nop
 8000e6e:	3708      	adds	r7, #8
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}

08000e74 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8000e7e:	f000 f80b 	bl	8000e98 <BSP_PlatformIsDetected>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d101      	bne.n	8000e8c <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8000e8c:	79fb      	ldrb	r3, [r7, #7]
 8000e8e:	b2db      	uxtb	r3, r3
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	3708      	adds	r7, #8
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}

08000e98 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8000ea2:	2110      	movs	r1, #16
 8000ea4:	4806      	ldr	r0, [pc, #24]	@ (8000ec0 <BSP_PlatformIsDetected+0x28>)
 8000ea6:	f002 ff45 	bl	8003d34 <HAL_GPIO_ReadPin>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d001      	beq.n	8000eb4 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8000eb4:	79fb      	ldrb	r3, [r7, #7]
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3708      	adds	r7, #8
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	58020800 	.word	0x58020800

08000ec4 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8000ecc:	f000 fae6 	bl	800149c <HAL_GetTick>
 8000ed0:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8000ed2:	e006      	b.n	8000ee2 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8000ed4:	f7ff ff9c 	bl	8000e10 <BSP_SD_GetCardState>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d101      	bne.n	8000ee2 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	e009      	b.n	8000ef6 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8000ee2:	f000 fadb 	bl	800149c <HAL_GetTick>
 8000ee6:	4602      	mov	r2, r0
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	1ad3      	subs	r3, r2, r3
 8000eec:	687a      	ldr	r2, [r7, #4]
 8000eee:	429a      	cmp	r2, r3
 8000ef0:	d8f0      	bhi.n	8000ed4 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8000ef2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	3710      	adds	r7, #16
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
	...

08000f00 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8000f0a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f38 <SD_CheckStatus+0x38>)
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8000f10:	f7ff ff7e 	bl	8000e10 <BSP_SD_GetCardState>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d107      	bne.n	8000f2a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8000f1a:	4b07      	ldr	r3, [pc, #28]	@ (8000f38 <SD_CheckStatus+0x38>)
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	b2db      	uxtb	r3, r3
 8000f20:	f023 0301 	bic.w	r3, r3, #1
 8000f24:	b2da      	uxtb	r2, r3
 8000f26:	4b04      	ldr	r3, [pc, #16]	@ (8000f38 <SD_CheckStatus+0x38>)
 8000f28:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8000f2a:	4b03      	ldr	r3, [pc, #12]	@ (8000f38 <SD_CheckStatus+0x38>)
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	b2db      	uxtb	r3, r3
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	3708      	adds	r7, #8
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	24000019 	.word	0x24000019

08000f3c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	4603      	mov	r3, r0
 8000f44:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8000f46:	f7ff ff09 	bl	8000d5c <BSP_SD_Init>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d107      	bne.n	8000f60 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8000f50:	79fb      	ldrb	r3, [r7, #7]
 8000f52:	4618      	mov	r0, r3
 8000f54:	f7ff ffd4 	bl	8000f00 <SD_CheckStatus>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	461a      	mov	r2, r3
 8000f5c:	4b04      	ldr	r3, [pc, #16]	@ (8000f70 <SD_initialize+0x34>)
 8000f5e:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8000f60:	4b03      	ldr	r3, [pc, #12]	@ (8000f70 <SD_initialize+0x34>)
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	b2db      	uxtb	r3, r3
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	24000019 	.word	0x24000019

08000f74 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8000f7e:	79fb      	ldrb	r3, [r7, #7]
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff ffbd 	bl	8000f00 <SD_CheckStatus>
 8000f86:	4603      	mov	r3, r0
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3708      	adds	r7, #8
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b086      	sub	sp, #24
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	60b9      	str	r1, [r7, #8]
 8000f98:	607a      	str	r2, [r7, #4]
 8000f9a:	603b      	str	r3, [r7, #0]
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8000fa4:	f247 5030 	movw	r0, #30000	@ 0x7530
 8000fa8:	f7ff ff8c 	bl	8000ec4 <SD_CheckStatusWithTimeout>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	da01      	bge.n	8000fb6 <SD_read+0x26>
  {
    return res;
 8000fb2:	7dfb      	ldrb	r3, [r7, #23]
 8000fb4:	e03b      	b.n	800102e <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8000fb6:	683a      	ldr	r2, [r7, #0]
 8000fb8:	6879      	ldr	r1, [r7, #4]
 8000fba:	68b8      	ldr	r0, [r7, #8]
 8000fbc:	f7ff fef4 	bl	8000da8 <BSP_SD_ReadBlocks_DMA>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d132      	bne.n	800102c <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8000fc6:	4b1c      	ldr	r3, [pc, #112]	@ (8001038 <SD_read+0xa8>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8000fcc:	f000 fa66 	bl	800149c <HAL_GetTick>
 8000fd0:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8000fd2:	bf00      	nop
 8000fd4:	4b18      	ldr	r3, [pc, #96]	@ (8001038 <SD_read+0xa8>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d108      	bne.n	8000fee <SD_read+0x5e>
 8000fdc:	f000 fa5e 	bl	800149c <HAL_GetTick>
 8000fe0:	4602      	mov	r2, r0
 8000fe2:	693b      	ldr	r3, [r7, #16]
 8000fe4:	1ad3      	subs	r3, r2, r3
 8000fe6:	f247 522f 	movw	r2, #29999	@ 0x752f
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d9f2      	bls.n	8000fd4 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 8000fee:	4b12      	ldr	r3, [pc, #72]	@ (8001038 <SD_read+0xa8>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d102      	bne.n	8000ffc <SD_read+0x6c>
      {
        res = RES_ERROR;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	75fb      	strb	r3, [r7, #23]
 8000ffa:	e017      	b.n	800102c <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8000ffc:	4b0e      	ldr	r3, [pc, #56]	@ (8001038 <SD_read+0xa8>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8001002:	f000 fa4b 	bl	800149c <HAL_GetTick>
 8001006:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8001008:	e007      	b.n	800101a <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800100a:	f7ff ff01 	bl	8000e10 <BSP_SD_GetCardState>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d102      	bne.n	800101a <SD_read+0x8a>
          {
            res = RES_OK;
 8001014:	2300      	movs	r3, #0
 8001016:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8001018:	e008      	b.n	800102c <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800101a:	f000 fa3f 	bl	800149c <HAL_GetTick>
 800101e:	4602      	mov	r2, r0
 8001020:	693b      	ldr	r3, [r7, #16]
 8001022:	1ad3      	subs	r3, r2, r3
 8001024:	f247 522f 	movw	r2, #29999	@ 0x752f
 8001028:	4293      	cmp	r3, r2
 800102a:	d9ee      	bls.n	800100a <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800102c:	7dfb      	ldrb	r3, [r7, #23]
}
 800102e:	4618      	mov	r0, r3
 8001030:	3718      	adds	r7, #24
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	24000c58 	.word	0x24000c58

0800103c <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b086      	sub	sp, #24
 8001040:	af00      	add	r7, sp, #0
 8001042:	60b9      	str	r1, [r7, #8]
 8001044:	607a      	str	r2, [r7, #4]
 8001046:	603b      	str	r3, [r7, #0]
 8001048:	4603      	mov	r3, r0
 800104a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800104c:	2301      	movs	r3, #1
 800104e:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 8001050:	4b24      	ldr	r3, [pc, #144]	@ (80010e4 <SD_write+0xa8>)
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8001056:	f247 5030 	movw	r0, #30000	@ 0x7530
 800105a:	f7ff ff33 	bl	8000ec4 <SD_CheckStatusWithTimeout>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	da01      	bge.n	8001068 <SD_write+0x2c>
  {
    return res;
 8001064:	7dfb      	ldrb	r3, [r7, #23]
 8001066:	e038      	b.n	80010da <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8001068:	683a      	ldr	r2, [r7, #0]
 800106a:	6879      	ldr	r1, [r7, #4]
 800106c:	68b8      	ldr	r0, [r7, #8]
 800106e:	f7ff feb5 	bl	8000ddc <BSP_SD_WriteBlocks_DMA>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d12f      	bne.n	80010d8 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8001078:	f000 fa10 	bl	800149c <HAL_GetTick>
 800107c:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800107e:	bf00      	nop
 8001080:	4b18      	ldr	r3, [pc, #96]	@ (80010e4 <SD_write+0xa8>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d108      	bne.n	800109a <SD_write+0x5e>
 8001088:	f000 fa08 	bl	800149c <HAL_GetTick>
 800108c:	4602      	mov	r2, r0
 800108e:	693b      	ldr	r3, [r7, #16]
 8001090:	1ad3      	subs	r3, r2, r3
 8001092:	f247 522f 	movw	r2, #29999	@ 0x752f
 8001096:	4293      	cmp	r3, r2
 8001098:	d9f2      	bls.n	8001080 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 800109a:	4b12      	ldr	r3, [pc, #72]	@ (80010e4 <SD_write+0xa8>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d102      	bne.n	80010a8 <SD_write+0x6c>
      {
        res = RES_ERROR;
 80010a2:	2301      	movs	r3, #1
 80010a4:	75fb      	strb	r3, [r7, #23]
 80010a6:	e017      	b.n	80010d8 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 80010a8:	4b0e      	ldr	r3, [pc, #56]	@ (80010e4 <SD_write+0xa8>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 80010ae:	f000 f9f5 	bl	800149c <HAL_GetTick>
 80010b2:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80010b4:	e007      	b.n	80010c6 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80010b6:	f7ff feab 	bl	8000e10 <BSP_SD_GetCardState>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d102      	bne.n	80010c6 <SD_write+0x8a>
          {
            res = RES_OK;
 80010c0:	2300      	movs	r3, #0
 80010c2:	75fb      	strb	r3, [r7, #23]
            break;
 80010c4:	e008      	b.n	80010d8 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80010c6:	f000 f9e9 	bl	800149c <HAL_GetTick>
 80010ca:	4602      	mov	r2, r0
 80010cc:	693b      	ldr	r3, [r7, #16]
 80010ce:	1ad3      	subs	r3, r2, r3
 80010d0:	f247 522f 	movw	r2, #29999	@ 0x752f
 80010d4:	4293      	cmp	r3, r2
 80010d6:	d9ee      	bls.n	80010b6 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 80010d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80010da:	4618      	mov	r0, r3
 80010dc:	3718      	adds	r7, #24
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	24000c54 	.word	0x24000c54

080010e8 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b08c      	sub	sp, #48	@ 0x30
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	4603      	mov	r3, r0
 80010f0:	603a      	str	r2, [r7, #0]
 80010f2:	71fb      	strb	r3, [r7, #7]
 80010f4:	460b      	mov	r3, r1
 80010f6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80010f8:	2301      	movs	r3, #1
 80010fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80010fe:	4b25      	ldr	r3, [pc, #148]	@ (8001194 <SD_ioctl+0xac>)
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	b2db      	uxtb	r3, r3
 8001104:	f003 0301 	and.w	r3, r3, #1
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <SD_ioctl+0x28>
 800110c:	2303      	movs	r3, #3
 800110e:	e03c      	b.n	800118a <SD_ioctl+0xa2>

  switch (cmd)
 8001110:	79bb      	ldrb	r3, [r7, #6]
 8001112:	2b03      	cmp	r3, #3
 8001114:	d834      	bhi.n	8001180 <SD_ioctl+0x98>
 8001116:	a201      	add	r2, pc, #4	@ (adr r2, 800111c <SD_ioctl+0x34>)
 8001118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800111c:	0800112d 	.word	0x0800112d
 8001120:	08001135 	.word	0x08001135
 8001124:	0800114d 	.word	0x0800114d
 8001128:	08001167 	.word	0x08001167
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800112c:	2300      	movs	r3, #0
 800112e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8001132:	e028      	b.n	8001186 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8001134:	f107 0308 	add.w	r3, r7, #8
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff fe79 	bl	8000e30 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800113e:	6a3a      	ldr	r2, [r7, #32]
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8001144:	2300      	movs	r3, #0
 8001146:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800114a:	e01c      	b.n	8001186 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800114c:	f107 0308 	add.w	r3, r7, #8
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff fe6d 	bl	8000e30 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8001156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001158:	b29a      	uxth	r2, r3
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800115e:	2300      	movs	r3, #0
 8001160:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8001164:	e00f      	b.n	8001186 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8001166:	f107 0308 	add.w	r3, r7, #8
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff fe60 	bl	8000e30 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8001170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001172:	0a5a      	lsrs	r2, r3, #9
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8001178:	2300      	movs	r3, #0
 800117a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800117e:	e002      	b.n	8001186 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8001180:	2304      	movs	r3, #4
 8001182:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8001186:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800118a:	4618      	mov	r0, r3
 800118c:	3730      	adds	r7, #48	@ 0x30
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	24000019 	.word	0x24000019

08001198 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800119c:	4b03      	ldr	r3, [pc, #12]	@ (80011ac <BSP_SD_WriteCpltCallback+0x14>)
 800119e:	2201      	movs	r2, #1
 80011a0:	601a      	str	r2, [r3, #0]
}
 80011a2:	bf00      	nop
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr
 80011ac:	24000c54 	.word	0x24000c54

080011b0 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 80011b4:	4b03      	ldr	r3, [pc, #12]	@ (80011c4 <BSP_SD_ReadCpltCallback+0x14>)
 80011b6:	2201      	movs	r2, #1
 80011b8:	601a      	str	r2, [r3, #0]
}
 80011ba:	bf00      	nop
 80011bc:	46bd      	mov	sp, r7
 80011be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c2:	4770      	bx	lr
 80011c4:	24000c58 	.word	0x24000c58

080011c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80011c8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001204 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80011cc:	f000 f8c8 	bl	8001360 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80011d0:	f000 f826 	bl	8001220 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011d4:	480c      	ldr	r0, [pc, #48]	@ (8001208 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011d6:	490d      	ldr	r1, [pc, #52]	@ (800120c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001210 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011dc:	e002      	b.n	80011e4 <LoopCopyDataInit>

080011de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011e2:	3304      	adds	r3, #4

080011e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011e8:	d3f9      	bcc.n	80011de <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001214 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011ec:	4c0a      	ldr	r4, [pc, #40]	@ (8001218 <LoopFillZerobss+0x22>)
  movs r3, #0
 80011ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011f0:	e001      	b.n	80011f6 <LoopFillZerobss>

080011f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011f4:	3204      	adds	r2, #4

080011f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011f8:	d3fb      	bcc.n	80011f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011fa:	f00c fbc9 	bl	800d990 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011fe:	f7ff f873 	bl	80002e8 <main>
  bx  lr
 8001202:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001204:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001208:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800120c:	2400002c 	.word	0x2400002c
  ldr r2, =_sidata
 8001210:	0800db1c 	.word	0x0800db1c
  ldr r2, =_sbss
 8001214:	2400002c 	.word	0x2400002c
  ldr r4, =_ebss
 8001218:	24000c94 	.word	0x24000c94

0800121c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800121c:	e7fe      	b.n	800121c <ADC3_IRQHandler>
	...

08001220 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001224:	4b43      	ldr	r3, [pc, #268]	@ (8001334 <SystemInit+0x114>)
 8001226:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800122a:	4a42      	ldr	r2, [pc, #264]	@ (8001334 <SystemInit+0x114>)
 800122c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001230:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001234:	4b40      	ldr	r3, [pc, #256]	@ (8001338 <SystemInit+0x118>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f003 030f 	and.w	r3, r3, #15
 800123c:	2b06      	cmp	r3, #6
 800123e:	d807      	bhi.n	8001250 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001240:	4b3d      	ldr	r3, [pc, #244]	@ (8001338 <SystemInit+0x118>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f023 030f 	bic.w	r3, r3, #15
 8001248:	4a3b      	ldr	r2, [pc, #236]	@ (8001338 <SystemInit+0x118>)
 800124a:	f043 0307 	orr.w	r3, r3, #7
 800124e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001250:	4b3a      	ldr	r3, [pc, #232]	@ (800133c <SystemInit+0x11c>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a39      	ldr	r2, [pc, #228]	@ (800133c <SystemInit+0x11c>)
 8001256:	f043 0301 	orr.w	r3, r3, #1
 800125a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800125c:	4b37      	ldr	r3, [pc, #220]	@ (800133c <SystemInit+0x11c>)
 800125e:	2200      	movs	r2, #0
 8001260:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001262:	4b36      	ldr	r3, [pc, #216]	@ (800133c <SystemInit+0x11c>)
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	4935      	ldr	r1, [pc, #212]	@ (800133c <SystemInit+0x11c>)
 8001268:	4b35      	ldr	r3, [pc, #212]	@ (8001340 <SystemInit+0x120>)
 800126a:	4013      	ands	r3, r2
 800126c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800126e:	4b32      	ldr	r3, [pc, #200]	@ (8001338 <SystemInit+0x118>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f003 0308 	and.w	r3, r3, #8
 8001276:	2b00      	cmp	r3, #0
 8001278:	d007      	beq.n	800128a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800127a:	4b2f      	ldr	r3, [pc, #188]	@ (8001338 <SystemInit+0x118>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f023 030f 	bic.w	r3, r3, #15
 8001282:	4a2d      	ldr	r2, [pc, #180]	@ (8001338 <SystemInit+0x118>)
 8001284:	f043 0307 	orr.w	r3, r3, #7
 8001288:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800128a:	4b2c      	ldr	r3, [pc, #176]	@ (800133c <SystemInit+0x11c>)
 800128c:	2200      	movs	r2, #0
 800128e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001290:	4b2a      	ldr	r3, [pc, #168]	@ (800133c <SystemInit+0x11c>)
 8001292:	2200      	movs	r2, #0
 8001294:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001296:	4b29      	ldr	r3, [pc, #164]	@ (800133c <SystemInit+0x11c>)
 8001298:	2200      	movs	r2, #0
 800129a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800129c:	4b27      	ldr	r3, [pc, #156]	@ (800133c <SystemInit+0x11c>)
 800129e:	4a29      	ldr	r2, [pc, #164]	@ (8001344 <SystemInit+0x124>)
 80012a0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80012a2:	4b26      	ldr	r3, [pc, #152]	@ (800133c <SystemInit+0x11c>)
 80012a4:	4a28      	ldr	r2, [pc, #160]	@ (8001348 <SystemInit+0x128>)
 80012a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80012a8:	4b24      	ldr	r3, [pc, #144]	@ (800133c <SystemInit+0x11c>)
 80012aa:	4a28      	ldr	r2, [pc, #160]	@ (800134c <SystemInit+0x12c>)
 80012ac:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80012ae:	4b23      	ldr	r3, [pc, #140]	@ (800133c <SystemInit+0x11c>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80012b4:	4b21      	ldr	r3, [pc, #132]	@ (800133c <SystemInit+0x11c>)
 80012b6:	4a25      	ldr	r2, [pc, #148]	@ (800134c <SystemInit+0x12c>)
 80012b8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80012ba:	4b20      	ldr	r3, [pc, #128]	@ (800133c <SystemInit+0x11c>)
 80012bc:	2200      	movs	r2, #0
 80012be:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80012c0:	4b1e      	ldr	r3, [pc, #120]	@ (800133c <SystemInit+0x11c>)
 80012c2:	4a22      	ldr	r2, [pc, #136]	@ (800134c <SystemInit+0x12c>)
 80012c4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80012c6:	4b1d      	ldr	r3, [pc, #116]	@ (800133c <SystemInit+0x11c>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80012cc:	4b1b      	ldr	r3, [pc, #108]	@ (800133c <SystemInit+0x11c>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a1a      	ldr	r2, [pc, #104]	@ (800133c <SystemInit+0x11c>)
 80012d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012d6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80012d8:	4b18      	ldr	r3, [pc, #96]	@ (800133c <SystemInit+0x11c>)
 80012da:	2200      	movs	r2, #0
 80012dc:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80012de:	4b1c      	ldr	r3, [pc, #112]	@ (8001350 <SystemInit+0x130>)
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001354 <SystemInit+0x134>)
 80012e4:	4013      	ands	r3, r2
 80012e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80012ea:	d202      	bcs.n	80012f2 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80012ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001358 <SystemInit+0x138>)
 80012ee:	2201      	movs	r2, #1
 80012f0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80012f2:	4b12      	ldr	r3, [pc, #72]	@ (800133c <SystemInit+0x11c>)
 80012f4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80012f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d113      	bne.n	8001328 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001300:	4b0e      	ldr	r3, [pc, #56]	@ (800133c <SystemInit+0x11c>)
 8001302:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001306:	4a0d      	ldr	r2, [pc, #52]	@ (800133c <SystemInit+0x11c>)
 8001308:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800130c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001310:	4b12      	ldr	r3, [pc, #72]	@ (800135c <SystemInit+0x13c>)
 8001312:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001316:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001318:	4b08      	ldr	r3, [pc, #32]	@ (800133c <SystemInit+0x11c>)
 800131a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800131e:	4a07      	ldr	r2, [pc, #28]	@ (800133c <SystemInit+0x11c>)
 8001320:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001324:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001328:	bf00      	nop
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop
 8001334:	e000ed00 	.word	0xe000ed00
 8001338:	52002000 	.word	0x52002000
 800133c:	58024400 	.word	0x58024400
 8001340:	eaf6ed7f 	.word	0xeaf6ed7f
 8001344:	02020200 	.word	0x02020200
 8001348:	01ff0000 	.word	0x01ff0000
 800134c:	01010280 	.word	0x01010280
 8001350:	5c001000 	.word	0x5c001000
 8001354:	ffff0000 	.word	0xffff0000
 8001358:	51008108 	.word	0x51008108
 800135c:	52004000 	.word	0x52004000

08001360 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001364:	4b09      	ldr	r3, [pc, #36]	@ (800138c <ExitRun0Mode+0x2c>)
 8001366:	68db      	ldr	r3, [r3, #12]
 8001368:	4a08      	ldr	r2, [pc, #32]	@ (800138c <ExitRun0Mode+0x2c>)
 800136a:	f043 0302 	orr.w	r3, r3, #2
 800136e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001370:	bf00      	nop
 8001372:	4b06      	ldr	r3, [pc, #24]	@ (800138c <ExitRun0Mode+0x2c>)
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800137a:	2b00      	cmp	r3, #0
 800137c:	d0f9      	beq.n	8001372 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800137e:	bf00      	nop
 8001380:	bf00      	nop
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	58024800 	.word	0x58024800

08001390 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001396:	2003      	movs	r0, #3
 8001398:	f000 f98c 	bl	80016b4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800139c:	f003 fd7e 	bl	8004e9c <HAL_RCC_GetSysClockFreq>
 80013a0:	4602      	mov	r2, r0
 80013a2:	4b15      	ldr	r3, [pc, #84]	@ (80013f8 <HAL_Init+0x68>)
 80013a4:	699b      	ldr	r3, [r3, #24]
 80013a6:	0a1b      	lsrs	r3, r3, #8
 80013a8:	f003 030f 	and.w	r3, r3, #15
 80013ac:	4913      	ldr	r1, [pc, #76]	@ (80013fc <HAL_Init+0x6c>)
 80013ae:	5ccb      	ldrb	r3, [r1, r3]
 80013b0:	f003 031f 	and.w	r3, r3, #31
 80013b4:	fa22 f303 	lsr.w	r3, r2, r3
 80013b8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80013ba:	4b0f      	ldr	r3, [pc, #60]	@ (80013f8 <HAL_Init+0x68>)
 80013bc:	699b      	ldr	r3, [r3, #24]
 80013be:	f003 030f 	and.w	r3, r3, #15
 80013c2:	4a0e      	ldr	r2, [pc, #56]	@ (80013fc <HAL_Init+0x6c>)
 80013c4:	5cd3      	ldrb	r3, [r2, r3]
 80013c6:	f003 031f 	and.w	r3, r3, #31
 80013ca:	687a      	ldr	r2, [r7, #4]
 80013cc:	fa22 f303 	lsr.w	r3, r2, r3
 80013d0:	4a0b      	ldr	r2, [pc, #44]	@ (8001400 <HAL_Init+0x70>)
 80013d2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80013d4:	4a0b      	ldr	r2, [pc, #44]	@ (8001404 <HAL_Init+0x74>)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013da:	200f      	movs	r0, #15
 80013dc:	f000 f814 	bl	8001408 <HAL_InitTick>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e002      	b.n	80013f0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80013ea:	f7ff fa9d 	bl	8000928 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013ee:	2300      	movs	r3, #0
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3708      	adds	r7, #8
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	58024400 	.word	0x58024400
 80013fc:	0800da54 	.word	0x0800da54
 8001400:	24000020 	.word	0x24000020
 8001404:	2400001c 	.word	0x2400001c

08001408 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001410:	4b15      	ldr	r3, [pc, #84]	@ (8001468 <HAL_InitTick+0x60>)
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d101      	bne.n	800141c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001418:	2301      	movs	r3, #1
 800141a:	e021      	b.n	8001460 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800141c:	4b13      	ldr	r3, [pc, #76]	@ (800146c <HAL_InitTick+0x64>)
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	4b11      	ldr	r3, [pc, #68]	@ (8001468 <HAL_InitTick+0x60>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	4619      	mov	r1, r3
 8001426:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800142a:	fbb3 f3f1 	udiv	r3, r3, r1
 800142e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001432:	4618      	mov	r0, r3
 8001434:	f000 f971 	bl	800171a <HAL_SYSTICK_Config>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	e00e      	b.n	8001460 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2b0f      	cmp	r3, #15
 8001446:	d80a      	bhi.n	800145e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001448:	2200      	movs	r2, #0
 800144a:	6879      	ldr	r1, [r7, #4]
 800144c:	f04f 30ff 	mov.w	r0, #4294967295
 8001450:	f000 f93b 	bl	80016ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001454:	4a06      	ldr	r2, [pc, #24]	@ (8001470 <HAL_InitTick+0x68>)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800145a:	2300      	movs	r3, #0
 800145c:	e000      	b.n	8001460 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800145e:	2301      	movs	r3, #1
}
 8001460:	4618      	mov	r0, r3
 8001462:	3708      	adds	r7, #8
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	24000028 	.word	0x24000028
 800146c:	2400001c 	.word	0x2400001c
 8001470:	24000024 	.word	0x24000024

08001474 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001478:	4b06      	ldr	r3, [pc, #24]	@ (8001494 <HAL_IncTick+0x20>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	461a      	mov	r2, r3
 800147e:	4b06      	ldr	r3, [pc, #24]	@ (8001498 <HAL_IncTick+0x24>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4413      	add	r3, r2
 8001484:	4a04      	ldr	r2, [pc, #16]	@ (8001498 <HAL_IncTick+0x24>)
 8001486:	6013      	str	r3, [r2, #0]
}
 8001488:	bf00      	nop
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	24000028 	.word	0x24000028
 8001498:	24000c5c 	.word	0x24000c5c

0800149c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  return uwTick;
 80014a0:	4b03      	ldr	r3, [pc, #12]	@ (80014b0 <HAL_GetTick+0x14>)
 80014a2:	681b      	ldr	r3, [r3, #0]
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	24000c5c 	.word	0x24000c5c

080014b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014bc:	f7ff ffee 	bl	800149c <HAL_GetTick>
 80014c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014cc:	d005      	beq.n	80014da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014ce:	4b0a      	ldr	r3, [pc, #40]	@ (80014f8 <HAL_Delay+0x44>)
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	461a      	mov	r2, r3
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	4413      	add	r3, r2
 80014d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014da:	bf00      	nop
 80014dc:	f7ff ffde 	bl	800149c <HAL_GetTick>
 80014e0:	4602      	mov	r2, r0
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	68fa      	ldr	r2, [r7, #12]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d8f7      	bhi.n	80014dc <HAL_Delay+0x28>
  {
  }
}
 80014ec:	bf00      	nop
 80014ee:	bf00      	nop
 80014f0:	3710      	adds	r7, #16
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	24000028 	.word	0x24000028

080014fc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001500:	4b03      	ldr	r3, [pc, #12]	@ (8001510 <HAL_GetREVID+0x14>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	0c1b      	lsrs	r3, r3, #16
}
 8001506:	4618      	mov	r0, r3
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr
 8001510:	5c001000 	.word	0x5c001000

08001514 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001514:	b480      	push	{r7}
 8001516:	b085      	sub	sp, #20
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	f003 0307 	and.w	r3, r3, #7
 8001522:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001524:	4b0b      	ldr	r3, [pc, #44]	@ (8001554 <__NVIC_SetPriorityGrouping+0x40>)
 8001526:	68db      	ldr	r3, [r3, #12]
 8001528:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800152a:	68ba      	ldr	r2, [r7, #8]
 800152c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001530:	4013      	ands	r3, r2
 8001532:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800153c:	4b06      	ldr	r3, [pc, #24]	@ (8001558 <__NVIC_SetPriorityGrouping+0x44>)
 800153e:	4313      	orrs	r3, r2
 8001540:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001542:	4a04      	ldr	r2, [pc, #16]	@ (8001554 <__NVIC_SetPriorityGrouping+0x40>)
 8001544:	68bb      	ldr	r3, [r7, #8]
 8001546:	60d3      	str	r3, [r2, #12]
}
 8001548:	bf00      	nop
 800154a:	3714      	adds	r7, #20
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr
 8001554:	e000ed00 	.word	0xe000ed00
 8001558:	05fa0000 	.word	0x05fa0000

0800155c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001560:	4b04      	ldr	r3, [pc, #16]	@ (8001574 <__NVIC_GetPriorityGrouping+0x18>)
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	0a1b      	lsrs	r3, r3, #8
 8001566:	f003 0307 	and.w	r3, r3, #7
}
 800156a:	4618      	mov	r0, r3
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr
 8001574:	e000ed00 	.word	0xe000ed00

08001578 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	4603      	mov	r3, r0
 8001580:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001582:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001586:	2b00      	cmp	r3, #0
 8001588:	db0b      	blt.n	80015a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800158a:	88fb      	ldrh	r3, [r7, #6]
 800158c:	f003 021f 	and.w	r2, r3, #31
 8001590:	4907      	ldr	r1, [pc, #28]	@ (80015b0 <__NVIC_EnableIRQ+0x38>)
 8001592:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001596:	095b      	lsrs	r3, r3, #5
 8001598:	2001      	movs	r0, #1
 800159a:	fa00 f202 	lsl.w	r2, r0, r2
 800159e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80015a2:	bf00      	nop
 80015a4:	370c      	adds	r7, #12
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	e000e100 	.word	0xe000e100

080015b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	4603      	mov	r3, r0
 80015bc:	6039      	str	r1, [r7, #0]
 80015be:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80015c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	db0a      	blt.n	80015de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	b2da      	uxtb	r2, r3
 80015cc:	490c      	ldr	r1, [pc, #48]	@ (8001600 <__NVIC_SetPriority+0x4c>)
 80015ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015d2:	0112      	lsls	r2, r2, #4
 80015d4:	b2d2      	uxtb	r2, r2
 80015d6:	440b      	add	r3, r1
 80015d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015dc:	e00a      	b.n	80015f4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	b2da      	uxtb	r2, r3
 80015e2:	4908      	ldr	r1, [pc, #32]	@ (8001604 <__NVIC_SetPriority+0x50>)
 80015e4:	88fb      	ldrh	r3, [r7, #6]
 80015e6:	f003 030f 	and.w	r3, r3, #15
 80015ea:	3b04      	subs	r3, #4
 80015ec:	0112      	lsls	r2, r2, #4
 80015ee:	b2d2      	uxtb	r2, r2
 80015f0:	440b      	add	r3, r1
 80015f2:	761a      	strb	r2, [r3, #24]
}
 80015f4:	bf00      	nop
 80015f6:	370c      	adds	r7, #12
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr
 8001600:	e000e100 	.word	0xe000e100
 8001604:	e000ed00 	.word	0xe000ed00

08001608 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001608:	b480      	push	{r7}
 800160a:	b089      	sub	sp, #36	@ 0x24
 800160c:	af00      	add	r7, sp, #0
 800160e:	60f8      	str	r0, [r7, #12]
 8001610:	60b9      	str	r1, [r7, #8]
 8001612:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	f003 0307 	and.w	r3, r3, #7
 800161a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800161c:	69fb      	ldr	r3, [r7, #28]
 800161e:	f1c3 0307 	rsb	r3, r3, #7
 8001622:	2b04      	cmp	r3, #4
 8001624:	bf28      	it	cs
 8001626:	2304      	movcs	r3, #4
 8001628:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800162a:	69fb      	ldr	r3, [r7, #28]
 800162c:	3304      	adds	r3, #4
 800162e:	2b06      	cmp	r3, #6
 8001630:	d902      	bls.n	8001638 <NVIC_EncodePriority+0x30>
 8001632:	69fb      	ldr	r3, [r7, #28]
 8001634:	3b03      	subs	r3, #3
 8001636:	e000      	b.n	800163a <NVIC_EncodePriority+0x32>
 8001638:	2300      	movs	r3, #0
 800163a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800163c:	f04f 32ff 	mov.w	r2, #4294967295
 8001640:	69bb      	ldr	r3, [r7, #24]
 8001642:	fa02 f303 	lsl.w	r3, r2, r3
 8001646:	43da      	mvns	r2, r3
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	401a      	ands	r2, r3
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001650:	f04f 31ff 	mov.w	r1, #4294967295
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	fa01 f303 	lsl.w	r3, r1, r3
 800165a:	43d9      	mvns	r1, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001660:	4313      	orrs	r3, r2
         );
}
 8001662:	4618      	mov	r0, r3
 8001664:	3724      	adds	r7, #36	@ 0x24
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
	...

08001670 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	3b01      	subs	r3, #1
 800167c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001680:	d301      	bcc.n	8001686 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001682:	2301      	movs	r3, #1
 8001684:	e00f      	b.n	80016a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001686:	4a0a      	ldr	r2, [pc, #40]	@ (80016b0 <SysTick_Config+0x40>)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	3b01      	subs	r3, #1
 800168c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800168e:	210f      	movs	r1, #15
 8001690:	f04f 30ff 	mov.w	r0, #4294967295
 8001694:	f7ff ff8e 	bl	80015b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001698:	4b05      	ldr	r3, [pc, #20]	@ (80016b0 <SysTick_Config+0x40>)
 800169a:	2200      	movs	r2, #0
 800169c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800169e:	4b04      	ldr	r3, [pc, #16]	@ (80016b0 <SysTick_Config+0x40>)
 80016a0:	2207      	movs	r2, #7
 80016a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016a4:	2300      	movs	r3, #0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	e000e010 	.word	0xe000e010

080016b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016bc:	6878      	ldr	r0, [r7, #4]
 80016be:	f7ff ff29 	bl	8001514 <__NVIC_SetPriorityGrouping>
}
 80016c2:	bf00      	nop
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}

080016ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016ca:	b580      	push	{r7, lr}
 80016cc:	b086      	sub	sp, #24
 80016ce:	af00      	add	r7, sp, #0
 80016d0:	4603      	mov	r3, r0
 80016d2:	60b9      	str	r1, [r7, #8]
 80016d4:	607a      	str	r2, [r7, #4]
 80016d6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80016d8:	f7ff ff40 	bl	800155c <__NVIC_GetPriorityGrouping>
 80016dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016de:	687a      	ldr	r2, [r7, #4]
 80016e0:	68b9      	ldr	r1, [r7, #8]
 80016e2:	6978      	ldr	r0, [r7, #20]
 80016e4:	f7ff ff90 	bl	8001608 <NVIC_EncodePriority>
 80016e8:	4602      	mov	r2, r0
 80016ea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016ee:	4611      	mov	r1, r2
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7ff ff5f 	bl	80015b4 <__NVIC_SetPriority>
}
 80016f6:	bf00      	nop
 80016f8:	3718      	adds	r7, #24
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}

080016fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016fe:	b580      	push	{r7, lr}
 8001700:	b082      	sub	sp, #8
 8001702:	af00      	add	r7, sp, #0
 8001704:	4603      	mov	r3, r0
 8001706:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001708:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800170c:	4618      	mov	r0, r3
 800170e:	f7ff ff33 	bl	8001578 <__NVIC_EnableIRQ>
}
 8001712:	bf00      	nop
 8001714:	3708      	adds	r7, #8
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}

0800171a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800171a:	b580      	push	{r7, lr}
 800171c:	b082      	sub	sp, #8
 800171e:	af00      	add	r7, sp, #0
 8001720:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	f7ff ffa4 	bl	8001670 <SysTick_Config>
 8001728:	4603      	mov	r3, r0
}
 800172a:	4618      	mov	r0, r3
 800172c:	3708      	adds	r7, #8
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
	...

08001734 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001738:	f3bf 8f5f 	dmb	sy
}
 800173c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800173e:	4b07      	ldr	r3, [pc, #28]	@ (800175c <HAL_MPU_Disable+0x28>)
 8001740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001742:	4a06      	ldr	r2, [pc, #24]	@ (800175c <HAL_MPU_Disable+0x28>)
 8001744:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001748:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800174a:	4b05      	ldr	r3, [pc, #20]	@ (8001760 <HAL_MPU_Disable+0x2c>)
 800174c:	2200      	movs	r2, #0
 800174e:	605a      	str	r2, [r3, #4]
}
 8001750:	bf00      	nop
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	e000ed00 	.word	0xe000ed00
 8001760:	e000ed90 	.word	0xe000ed90

08001764 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800176c:	4a0b      	ldr	r2, [pc, #44]	@ (800179c <HAL_MPU_Enable+0x38>)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	f043 0301 	orr.w	r3, r3, #1
 8001774:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001776:	4b0a      	ldr	r3, [pc, #40]	@ (80017a0 <HAL_MPU_Enable+0x3c>)
 8001778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800177a:	4a09      	ldr	r2, [pc, #36]	@ (80017a0 <HAL_MPU_Enable+0x3c>)
 800177c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001780:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001782:	f3bf 8f4f 	dsb	sy
}
 8001786:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001788:	f3bf 8f6f 	isb	sy
}
 800178c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800178e:	bf00      	nop
 8001790:	370c      	adds	r7, #12
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	e000ed90 	.word	0xe000ed90
 80017a0:	e000ed00 	.word	0xe000ed00

080017a4 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	785a      	ldrb	r2, [r3, #1]
 80017b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001820 <HAL_MPU_ConfigRegion+0x7c>)
 80017b2:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80017b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001820 <HAL_MPU_ConfigRegion+0x7c>)
 80017b6:	691b      	ldr	r3, [r3, #16]
 80017b8:	4a19      	ldr	r2, [pc, #100]	@ (8001820 <HAL_MPU_ConfigRegion+0x7c>)
 80017ba:	f023 0301 	bic.w	r3, r3, #1
 80017be:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80017c0:	4a17      	ldr	r2, [pc, #92]	@ (8001820 <HAL_MPU_ConfigRegion+0x7c>)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	7b1b      	ldrb	r3, [r3, #12]
 80017cc:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	7adb      	ldrb	r3, [r3, #11]
 80017d2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017d4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	7a9b      	ldrb	r3, [r3, #10]
 80017da:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80017dc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	7b5b      	ldrb	r3, [r3, #13]
 80017e2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80017e4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	7b9b      	ldrb	r3, [r3, #14]
 80017ea:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80017ec:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	7bdb      	ldrb	r3, [r3, #15]
 80017f2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80017f4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	7a5b      	ldrb	r3, [r3, #9]
 80017fa:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80017fc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	7a1b      	ldrb	r3, [r3, #8]
 8001802:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001804:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001806:	687a      	ldr	r2, [r7, #4]
 8001808:	7812      	ldrb	r2, [r2, #0]
 800180a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800180c:	4a04      	ldr	r2, [pc, #16]	@ (8001820 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800180e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001810:	6113      	str	r3, [r2, #16]
}
 8001812:	bf00      	nop
 8001814:	370c      	adds	r7, #12
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	e000ed90 	.word	0xe000ed90

08001824 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b086      	sub	sp, #24
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800182c:	f7ff fe36 	bl	800149c <HAL_GetTick>
 8001830:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d101      	bne.n	800183c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	e316      	b.n	8001e6a <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a66      	ldr	r2, [pc, #408]	@ (80019dc <HAL_DMA_Init+0x1b8>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d04a      	beq.n	80018dc <HAL_DMA_Init+0xb8>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a65      	ldr	r2, [pc, #404]	@ (80019e0 <HAL_DMA_Init+0x1bc>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d045      	beq.n	80018dc <HAL_DMA_Init+0xb8>
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a63      	ldr	r2, [pc, #396]	@ (80019e4 <HAL_DMA_Init+0x1c0>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d040      	beq.n	80018dc <HAL_DMA_Init+0xb8>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a62      	ldr	r2, [pc, #392]	@ (80019e8 <HAL_DMA_Init+0x1c4>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d03b      	beq.n	80018dc <HAL_DMA_Init+0xb8>
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a60      	ldr	r2, [pc, #384]	@ (80019ec <HAL_DMA_Init+0x1c8>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d036      	beq.n	80018dc <HAL_DMA_Init+0xb8>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a5f      	ldr	r2, [pc, #380]	@ (80019f0 <HAL_DMA_Init+0x1cc>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d031      	beq.n	80018dc <HAL_DMA_Init+0xb8>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a5d      	ldr	r2, [pc, #372]	@ (80019f4 <HAL_DMA_Init+0x1d0>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d02c      	beq.n	80018dc <HAL_DMA_Init+0xb8>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a5c      	ldr	r2, [pc, #368]	@ (80019f8 <HAL_DMA_Init+0x1d4>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d027      	beq.n	80018dc <HAL_DMA_Init+0xb8>
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a5a      	ldr	r2, [pc, #360]	@ (80019fc <HAL_DMA_Init+0x1d8>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d022      	beq.n	80018dc <HAL_DMA_Init+0xb8>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4a59      	ldr	r2, [pc, #356]	@ (8001a00 <HAL_DMA_Init+0x1dc>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d01d      	beq.n	80018dc <HAL_DMA_Init+0xb8>
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a57      	ldr	r2, [pc, #348]	@ (8001a04 <HAL_DMA_Init+0x1e0>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d018      	beq.n	80018dc <HAL_DMA_Init+0xb8>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a56      	ldr	r2, [pc, #344]	@ (8001a08 <HAL_DMA_Init+0x1e4>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d013      	beq.n	80018dc <HAL_DMA_Init+0xb8>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a54      	ldr	r2, [pc, #336]	@ (8001a0c <HAL_DMA_Init+0x1e8>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d00e      	beq.n	80018dc <HAL_DMA_Init+0xb8>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a53      	ldr	r2, [pc, #332]	@ (8001a10 <HAL_DMA_Init+0x1ec>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d009      	beq.n	80018dc <HAL_DMA_Init+0xb8>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a51      	ldr	r2, [pc, #324]	@ (8001a14 <HAL_DMA_Init+0x1f0>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d004      	beq.n	80018dc <HAL_DMA_Init+0xb8>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a50      	ldr	r2, [pc, #320]	@ (8001a18 <HAL_DMA_Init+0x1f4>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d101      	bne.n	80018e0 <HAL_DMA_Init+0xbc>
 80018dc:	2301      	movs	r3, #1
 80018de:	e000      	b.n	80018e2 <HAL_DMA_Init+0xbe>
 80018e0:	2300      	movs	r3, #0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	f000 813b 	beq.w	8001b5e <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2202      	movs	r2, #2
 80018ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2200      	movs	r2, #0
 80018f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a37      	ldr	r2, [pc, #220]	@ (80019dc <HAL_DMA_Init+0x1b8>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d04a      	beq.n	8001998 <HAL_DMA_Init+0x174>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a36      	ldr	r2, [pc, #216]	@ (80019e0 <HAL_DMA_Init+0x1bc>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d045      	beq.n	8001998 <HAL_DMA_Init+0x174>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a34      	ldr	r2, [pc, #208]	@ (80019e4 <HAL_DMA_Init+0x1c0>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d040      	beq.n	8001998 <HAL_DMA_Init+0x174>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a33      	ldr	r2, [pc, #204]	@ (80019e8 <HAL_DMA_Init+0x1c4>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d03b      	beq.n	8001998 <HAL_DMA_Init+0x174>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a31      	ldr	r2, [pc, #196]	@ (80019ec <HAL_DMA_Init+0x1c8>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d036      	beq.n	8001998 <HAL_DMA_Init+0x174>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a30      	ldr	r2, [pc, #192]	@ (80019f0 <HAL_DMA_Init+0x1cc>)
 8001930:	4293      	cmp	r3, r2
 8001932:	d031      	beq.n	8001998 <HAL_DMA_Init+0x174>
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a2e      	ldr	r2, [pc, #184]	@ (80019f4 <HAL_DMA_Init+0x1d0>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d02c      	beq.n	8001998 <HAL_DMA_Init+0x174>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4a2d      	ldr	r2, [pc, #180]	@ (80019f8 <HAL_DMA_Init+0x1d4>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d027      	beq.n	8001998 <HAL_DMA_Init+0x174>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a2b      	ldr	r2, [pc, #172]	@ (80019fc <HAL_DMA_Init+0x1d8>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d022      	beq.n	8001998 <HAL_DMA_Init+0x174>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a2a      	ldr	r2, [pc, #168]	@ (8001a00 <HAL_DMA_Init+0x1dc>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d01d      	beq.n	8001998 <HAL_DMA_Init+0x174>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a28      	ldr	r2, [pc, #160]	@ (8001a04 <HAL_DMA_Init+0x1e0>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d018      	beq.n	8001998 <HAL_DMA_Init+0x174>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a27      	ldr	r2, [pc, #156]	@ (8001a08 <HAL_DMA_Init+0x1e4>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d013      	beq.n	8001998 <HAL_DMA_Init+0x174>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a25      	ldr	r2, [pc, #148]	@ (8001a0c <HAL_DMA_Init+0x1e8>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d00e      	beq.n	8001998 <HAL_DMA_Init+0x174>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a24      	ldr	r2, [pc, #144]	@ (8001a10 <HAL_DMA_Init+0x1ec>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d009      	beq.n	8001998 <HAL_DMA_Init+0x174>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a22      	ldr	r2, [pc, #136]	@ (8001a14 <HAL_DMA_Init+0x1f0>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d004      	beq.n	8001998 <HAL_DMA_Init+0x174>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a21      	ldr	r2, [pc, #132]	@ (8001a18 <HAL_DMA_Init+0x1f4>)
 8001994:	4293      	cmp	r3, r2
 8001996:	d108      	bne.n	80019aa <HAL_DMA_Init+0x186>
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f022 0201 	bic.w	r2, r2, #1
 80019a6:	601a      	str	r2, [r3, #0]
 80019a8:	e007      	b.n	80019ba <HAL_DMA_Init+0x196>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f022 0201 	bic.w	r2, r2, #1
 80019b8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80019ba:	e02f      	b.n	8001a1c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80019bc:	f7ff fd6e 	bl	800149c <HAL_GetTick>
 80019c0:	4602      	mov	r2, r0
 80019c2:	693b      	ldr	r3, [r7, #16]
 80019c4:	1ad3      	subs	r3, r2, r3
 80019c6:	2b05      	cmp	r3, #5
 80019c8:	d928      	bls.n	8001a1c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2220      	movs	r2, #32
 80019ce:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2203      	movs	r2, #3
 80019d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80019d8:	2301      	movs	r3, #1
 80019da:	e246      	b.n	8001e6a <HAL_DMA_Init+0x646>
 80019dc:	40020010 	.word	0x40020010
 80019e0:	40020028 	.word	0x40020028
 80019e4:	40020040 	.word	0x40020040
 80019e8:	40020058 	.word	0x40020058
 80019ec:	40020070 	.word	0x40020070
 80019f0:	40020088 	.word	0x40020088
 80019f4:	400200a0 	.word	0x400200a0
 80019f8:	400200b8 	.word	0x400200b8
 80019fc:	40020410 	.word	0x40020410
 8001a00:	40020428 	.word	0x40020428
 8001a04:	40020440 	.word	0x40020440
 8001a08:	40020458 	.word	0x40020458
 8001a0c:	40020470 	.word	0x40020470
 8001a10:	40020488 	.word	0x40020488
 8001a14:	400204a0 	.word	0x400204a0
 8001a18:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f003 0301 	and.w	r3, r3, #1
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d1c8      	bne.n	80019bc <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001a32:	697a      	ldr	r2, [r7, #20]
 8001a34:	4b83      	ldr	r3, [pc, #524]	@ (8001c44 <HAL_DMA_Init+0x420>)
 8001a36:	4013      	ands	r3, r2
 8001a38:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8001a42:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	691b      	ldr	r3, [r3, #16]
 8001a48:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a4e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	699b      	ldr	r3, [r3, #24]
 8001a54:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a5a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6a1b      	ldr	r3, [r3, #32]
 8001a60:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8001a62:	697a      	ldr	r2, [r7, #20]
 8001a64:	4313      	orrs	r3, r2
 8001a66:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a6c:	2b04      	cmp	r3, #4
 8001a6e:	d107      	bne.n	8001a80 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a78:	4313      	orrs	r3, r2
 8001a7a:	697a      	ldr	r2, [r7, #20]
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001a80:	4b71      	ldr	r3, [pc, #452]	@ (8001c48 <HAL_DMA_Init+0x424>)
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	4b71      	ldr	r3, [pc, #452]	@ (8001c4c <HAL_DMA_Init+0x428>)
 8001a86:	4013      	ands	r3, r2
 8001a88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001a8c:	d328      	bcc.n	8001ae0 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	2b28      	cmp	r3, #40	@ 0x28
 8001a94:	d903      	bls.n	8001a9e <HAL_DMA_Init+0x27a>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	2b2e      	cmp	r3, #46	@ 0x2e
 8001a9c:	d917      	bls.n	8001ace <HAL_DMA_Init+0x2aa>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	2b3e      	cmp	r3, #62	@ 0x3e
 8001aa4:	d903      	bls.n	8001aae <HAL_DMA_Init+0x28a>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	2b42      	cmp	r3, #66	@ 0x42
 8001aac:	d90f      	bls.n	8001ace <HAL_DMA_Init+0x2aa>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	2b46      	cmp	r3, #70	@ 0x46
 8001ab4:	d903      	bls.n	8001abe <HAL_DMA_Init+0x29a>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	2b48      	cmp	r3, #72	@ 0x48
 8001abc:	d907      	bls.n	8001ace <HAL_DMA_Init+0x2aa>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	2b4e      	cmp	r3, #78	@ 0x4e
 8001ac4:	d905      	bls.n	8001ad2 <HAL_DMA_Init+0x2ae>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	2b52      	cmp	r3, #82	@ 0x52
 8001acc:	d801      	bhi.n	8001ad2 <HAL_DMA_Init+0x2ae>
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e000      	b.n	8001ad4 <HAL_DMA_Init+0x2b0>
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d003      	beq.n	8001ae0 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001ade:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	697a      	ldr	r2, [r7, #20]
 8001ae6:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	695b      	ldr	r3, [r3, #20]
 8001aee:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	f023 0307 	bic.w	r3, r3, #7
 8001af6:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001afc:	697a      	ldr	r2, [r7, #20]
 8001afe:	4313      	orrs	r3, r2
 8001b00:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b06:	2b04      	cmp	r3, #4
 8001b08:	d117      	bne.n	8001b3a <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b0e:	697a      	ldr	r2, [r7, #20]
 8001b10:	4313      	orrs	r3, r2
 8001b12:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d00e      	beq.n	8001b3a <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001b1c:	6878      	ldr	r0, [r7, #4]
 8001b1e:	f001 fdcf 	bl	80036c0 <DMA_CheckFifoParam>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d008      	beq.n	8001b3a <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2240      	movs	r2, #64	@ 0x40
 8001b2c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2201      	movs	r2, #1
 8001b32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e197      	b.n	8001e6a <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	697a      	ldr	r2, [r7, #20]
 8001b40:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	f001 fd0a 	bl	800355c <DMA_CalcBaseAndBitshift>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b50:	f003 031f 	and.w	r3, r3, #31
 8001b54:	223f      	movs	r2, #63	@ 0x3f
 8001b56:	409a      	lsls	r2, r3
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	609a      	str	r2, [r3, #8]
 8001b5c:	e0cd      	b.n	8001cfa <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a3b      	ldr	r2, [pc, #236]	@ (8001c50 <HAL_DMA_Init+0x42c>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d022      	beq.n	8001bae <HAL_DMA_Init+0x38a>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a39      	ldr	r2, [pc, #228]	@ (8001c54 <HAL_DMA_Init+0x430>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d01d      	beq.n	8001bae <HAL_DMA_Init+0x38a>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a38      	ldr	r2, [pc, #224]	@ (8001c58 <HAL_DMA_Init+0x434>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d018      	beq.n	8001bae <HAL_DMA_Init+0x38a>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a36      	ldr	r2, [pc, #216]	@ (8001c5c <HAL_DMA_Init+0x438>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d013      	beq.n	8001bae <HAL_DMA_Init+0x38a>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a35      	ldr	r2, [pc, #212]	@ (8001c60 <HAL_DMA_Init+0x43c>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d00e      	beq.n	8001bae <HAL_DMA_Init+0x38a>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a33      	ldr	r2, [pc, #204]	@ (8001c64 <HAL_DMA_Init+0x440>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d009      	beq.n	8001bae <HAL_DMA_Init+0x38a>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a32      	ldr	r2, [pc, #200]	@ (8001c68 <HAL_DMA_Init+0x444>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d004      	beq.n	8001bae <HAL_DMA_Init+0x38a>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a30      	ldr	r2, [pc, #192]	@ (8001c6c <HAL_DMA_Init+0x448>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d101      	bne.n	8001bb2 <HAL_DMA_Init+0x38e>
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e000      	b.n	8001bb4 <HAL_DMA_Init+0x390>
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	f000 8097 	beq.w	8001ce8 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a24      	ldr	r2, [pc, #144]	@ (8001c50 <HAL_DMA_Init+0x42c>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d021      	beq.n	8001c08 <HAL_DMA_Init+0x3e4>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a22      	ldr	r2, [pc, #136]	@ (8001c54 <HAL_DMA_Init+0x430>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d01c      	beq.n	8001c08 <HAL_DMA_Init+0x3e4>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a21      	ldr	r2, [pc, #132]	@ (8001c58 <HAL_DMA_Init+0x434>)
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d017      	beq.n	8001c08 <HAL_DMA_Init+0x3e4>
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a1f      	ldr	r2, [pc, #124]	@ (8001c5c <HAL_DMA_Init+0x438>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d012      	beq.n	8001c08 <HAL_DMA_Init+0x3e4>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a1e      	ldr	r2, [pc, #120]	@ (8001c60 <HAL_DMA_Init+0x43c>)
 8001be8:	4293      	cmp	r3, r2
 8001bea:	d00d      	beq.n	8001c08 <HAL_DMA_Init+0x3e4>
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a1c      	ldr	r2, [pc, #112]	@ (8001c64 <HAL_DMA_Init+0x440>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d008      	beq.n	8001c08 <HAL_DMA_Init+0x3e4>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a1b      	ldr	r2, [pc, #108]	@ (8001c68 <HAL_DMA_Init+0x444>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d003      	beq.n	8001c08 <HAL_DMA_Init+0x3e4>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a19      	ldr	r2, [pc, #100]	@ (8001c6c <HAL_DMA_Init+0x448>)
 8001c06:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2202      	movs	r2, #2
 8001c0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2200      	movs	r2, #0
 8001c14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001c20:	697a      	ldr	r2, [r7, #20]
 8001c22:	4b13      	ldr	r3, [pc, #76]	@ (8001c70 <HAL_DMA_Init+0x44c>)
 8001c24:	4013      	ands	r3, r2
 8001c26:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	2b40      	cmp	r3, #64	@ 0x40
 8001c2e:	d021      	beq.n	8001c74 <HAL_DMA_Init+0x450>
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	2b80      	cmp	r3, #128	@ 0x80
 8001c36:	d102      	bne.n	8001c3e <HAL_DMA_Init+0x41a>
 8001c38:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001c3c:	e01b      	b.n	8001c76 <HAL_DMA_Init+0x452>
 8001c3e:	2300      	movs	r3, #0
 8001c40:	e019      	b.n	8001c76 <HAL_DMA_Init+0x452>
 8001c42:	bf00      	nop
 8001c44:	fe10803f 	.word	0xfe10803f
 8001c48:	5c001000 	.word	0x5c001000
 8001c4c:	ffff0000 	.word	0xffff0000
 8001c50:	58025408 	.word	0x58025408
 8001c54:	5802541c 	.word	0x5802541c
 8001c58:	58025430 	.word	0x58025430
 8001c5c:	58025444 	.word	0x58025444
 8001c60:	58025458 	.word	0x58025458
 8001c64:	5802546c 	.word	0x5802546c
 8001c68:	58025480 	.word	0x58025480
 8001c6c:	58025494 	.word	0x58025494
 8001c70:	fffe000f 	.word	0xfffe000f
 8001c74:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001c76:	687a      	ldr	r2, [r7, #4]
 8001c78:	68d2      	ldr	r2, [r2, #12]
 8001c7a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001c7c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	691b      	ldr	r3, [r3, #16]
 8001c82:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001c84:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	695b      	ldr	r3, [r3, #20]
 8001c8a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001c8c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	699b      	ldr	r3, [r3, #24]
 8001c92:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001c94:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	69db      	ldr	r3, [r3, #28]
 8001c9a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001c9c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6a1b      	ldr	r3, [r3, #32]
 8001ca2:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001ca4:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001ca6:	697a      	ldr	r2, [r7, #20]
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	697a      	ldr	r2, [r7, #20]
 8001cb2:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	461a      	mov	r2, r3
 8001cba:	4b6e      	ldr	r3, [pc, #440]	@ (8001e74 <HAL_DMA_Init+0x650>)
 8001cbc:	4413      	add	r3, r2
 8001cbe:	4a6e      	ldr	r2, [pc, #440]	@ (8001e78 <HAL_DMA_Init+0x654>)
 8001cc0:	fba2 2303 	umull	r2, r3, r2, r3
 8001cc4:	091b      	lsrs	r3, r3, #4
 8001cc6:	009a      	lsls	r2, r3, #2
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001ccc:	6878      	ldr	r0, [r7, #4]
 8001cce:	f001 fc45 	bl	800355c <DMA_CalcBaseAndBitshift>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cda:	f003 031f 	and.w	r3, r3, #31
 8001cde:	2201      	movs	r2, #1
 8001ce0:	409a      	lsls	r2, r3
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	605a      	str	r2, [r3, #4]
 8001ce6:	e008      	b.n	8001cfa <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2240      	movs	r2, #64	@ 0x40
 8001cec:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2203      	movs	r2, #3
 8001cf2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e0b7      	b.n	8001e6a <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4a5f      	ldr	r2, [pc, #380]	@ (8001e7c <HAL_DMA_Init+0x658>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d072      	beq.n	8001dea <HAL_DMA_Init+0x5c6>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a5d      	ldr	r2, [pc, #372]	@ (8001e80 <HAL_DMA_Init+0x65c>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d06d      	beq.n	8001dea <HAL_DMA_Init+0x5c6>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a5c      	ldr	r2, [pc, #368]	@ (8001e84 <HAL_DMA_Init+0x660>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d068      	beq.n	8001dea <HAL_DMA_Init+0x5c6>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a5a      	ldr	r2, [pc, #360]	@ (8001e88 <HAL_DMA_Init+0x664>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d063      	beq.n	8001dea <HAL_DMA_Init+0x5c6>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a59      	ldr	r2, [pc, #356]	@ (8001e8c <HAL_DMA_Init+0x668>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d05e      	beq.n	8001dea <HAL_DMA_Init+0x5c6>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a57      	ldr	r2, [pc, #348]	@ (8001e90 <HAL_DMA_Init+0x66c>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d059      	beq.n	8001dea <HAL_DMA_Init+0x5c6>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a56      	ldr	r2, [pc, #344]	@ (8001e94 <HAL_DMA_Init+0x670>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d054      	beq.n	8001dea <HAL_DMA_Init+0x5c6>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a54      	ldr	r2, [pc, #336]	@ (8001e98 <HAL_DMA_Init+0x674>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d04f      	beq.n	8001dea <HAL_DMA_Init+0x5c6>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a53      	ldr	r2, [pc, #332]	@ (8001e9c <HAL_DMA_Init+0x678>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d04a      	beq.n	8001dea <HAL_DMA_Init+0x5c6>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a51      	ldr	r2, [pc, #324]	@ (8001ea0 <HAL_DMA_Init+0x67c>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d045      	beq.n	8001dea <HAL_DMA_Init+0x5c6>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a50      	ldr	r2, [pc, #320]	@ (8001ea4 <HAL_DMA_Init+0x680>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d040      	beq.n	8001dea <HAL_DMA_Init+0x5c6>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a4e      	ldr	r2, [pc, #312]	@ (8001ea8 <HAL_DMA_Init+0x684>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d03b      	beq.n	8001dea <HAL_DMA_Init+0x5c6>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a4d      	ldr	r2, [pc, #308]	@ (8001eac <HAL_DMA_Init+0x688>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d036      	beq.n	8001dea <HAL_DMA_Init+0x5c6>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a4b      	ldr	r2, [pc, #300]	@ (8001eb0 <HAL_DMA_Init+0x68c>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d031      	beq.n	8001dea <HAL_DMA_Init+0x5c6>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a4a      	ldr	r2, [pc, #296]	@ (8001eb4 <HAL_DMA_Init+0x690>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d02c      	beq.n	8001dea <HAL_DMA_Init+0x5c6>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a48      	ldr	r2, [pc, #288]	@ (8001eb8 <HAL_DMA_Init+0x694>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d027      	beq.n	8001dea <HAL_DMA_Init+0x5c6>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a47      	ldr	r2, [pc, #284]	@ (8001ebc <HAL_DMA_Init+0x698>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d022      	beq.n	8001dea <HAL_DMA_Init+0x5c6>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a45      	ldr	r2, [pc, #276]	@ (8001ec0 <HAL_DMA_Init+0x69c>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d01d      	beq.n	8001dea <HAL_DMA_Init+0x5c6>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a44      	ldr	r2, [pc, #272]	@ (8001ec4 <HAL_DMA_Init+0x6a0>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d018      	beq.n	8001dea <HAL_DMA_Init+0x5c6>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a42      	ldr	r2, [pc, #264]	@ (8001ec8 <HAL_DMA_Init+0x6a4>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d013      	beq.n	8001dea <HAL_DMA_Init+0x5c6>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a41      	ldr	r2, [pc, #260]	@ (8001ecc <HAL_DMA_Init+0x6a8>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d00e      	beq.n	8001dea <HAL_DMA_Init+0x5c6>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a3f      	ldr	r2, [pc, #252]	@ (8001ed0 <HAL_DMA_Init+0x6ac>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d009      	beq.n	8001dea <HAL_DMA_Init+0x5c6>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a3e      	ldr	r2, [pc, #248]	@ (8001ed4 <HAL_DMA_Init+0x6b0>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d004      	beq.n	8001dea <HAL_DMA_Init+0x5c6>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a3c      	ldr	r2, [pc, #240]	@ (8001ed8 <HAL_DMA_Init+0x6b4>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d101      	bne.n	8001dee <HAL_DMA_Init+0x5ca>
 8001dea:	2301      	movs	r3, #1
 8001dec:	e000      	b.n	8001df0 <HAL_DMA_Init+0x5cc>
 8001dee:	2300      	movs	r3, #0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d032      	beq.n	8001e5a <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001df4:	6878      	ldr	r0, [r7, #4]
 8001df6:	f001 fcdf 	bl	80037b8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	2b80      	cmp	r3, #128	@ 0x80
 8001e00:	d102      	bne.n	8001e08 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2200      	movs	r2, #0
 8001e06:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	685a      	ldr	r2, [r3, #4]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e10:	b2d2      	uxtb	r2, r2
 8001e12:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001e18:	687a      	ldr	r2, [r7, #4]
 8001e1a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001e1c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d010      	beq.n	8001e48 <HAL_DMA_Init+0x624>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	2b08      	cmp	r3, #8
 8001e2c:	d80c      	bhi.n	8001e48 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	f001 fd5c 	bl	80038ec <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001e38:	2200      	movs	r2, #0
 8001e3a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e40:	687a      	ldr	r2, [r7, #4]
 8001e42:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001e44:	605a      	str	r2, [r3, #4]
 8001e46:	e008      	b.n	8001e5a <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2200      	movs	r2, #0
 8001e52:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2200      	movs	r2, #0
 8001e58:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2201      	movs	r2, #1
 8001e64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001e68:	2300      	movs	r3, #0
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	3718      	adds	r7, #24
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	a7fdabf8 	.word	0xa7fdabf8
 8001e78:	cccccccd 	.word	0xcccccccd
 8001e7c:	40020010 	.word	0x40020010
 8001e80:	40020028 	.word	0x40020028
 8001e84:	40020040 	.word	0x40020040
 8001e88:	40020058 	.word	0x40020058
 8001e8c:	40020070 	.word	0x40020070
 8001e90:	40020088 	.word	0x40020088
 8001e94:	400200a0 	.word	0x400200a0
 8001e98:	400200b8 	.word	0x400200b8
 8001e9c:	40020410 	.word	0x40020410
 8001ea0:	40020428 	.word	0x40020428
 8001ea4:	40020440 	.word	0x40020440
 8001ea8:	40020458 	.word	0x40020458
 8001eac:	40020470 	.word	0x40020470
 8001eb0:	40020488 	.word	0x40020488
 8001eb4:	400204a0 	.word	0x400204a0
 8001eb8:	400204b8 	.word	0x400204b8
 8001ebc:	58025408 	.word	0x58025408
 8001ec0:	5802541c 	.word	0x5802541c
 8001ec4:	58025430 	.word	0x58025430
 8001ec8:	58025444 	.word	0x58025444
 8001ecc:	58025458 	.word	0x58025458
 8001ed0:	5802546c 	.word	0x5802546c
 8001ed4:	58025480 	.word	0x58025480
 8001ed8:	58025494 	.word	0x58025494

08001edc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b086      	sub	sp, #24
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	60f8      	str	r0, [r7, #12]
 8001ee4:	60b9      	str	r1, [r7, #8]
 8001ee6:	607a      	str	r2, [r7, #4]
 8001ee8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001eea:	2300      	movs	r3, #0
 8001eec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d101      	bne.n	8001ef8 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e226      	b.n	8002346 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001efe:	2b01      	cmp	r3, #1
 8001f00:	d101      	bne.n	8001f06 <HAL_DMA_Start_IT+0x2a>
 8001f02:	2302      	movs	r3, #2
 8001f04:	e21f      	b.n	8002346 <HAL_DMA_Start_IT+0x46a>
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	2201      	movs	r2, #1
 8001f0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	f040 820a 	bne.w	8002330 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	2202      	movs	r2, #2
 8001f20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	2200      	movs	r2, #0
 8001f28:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a68      	ldr	r2, [pc, #416]	@ (80020d0 <HAL_DMA_Start_IT+0x1f4>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d04a      	beq.n	8001fca <HAL_DMA_Start_IT+0xee>
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a66      	ldr	r2, [pc, #408]	@ (80020d4 <HAL_DMA_Start_IT+0x1f8>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d045      	beq.n	8001fca <HAL_DMA_Start_IT+0xee>
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a65      	ldr	r2, [pc, #404]	@ (80020d8 <HAL_DMA_Start_IT+0x1fc>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d040      	beq.n	8001fca <HAL_DMA_Start_IT+0xee>
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a63      	ldr	r2, [pc, #396]	@ (80020dc <HAL_DMA_Start_IT+0x200>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d03b      	beq.n	8001fca <HAL_DMA_Start_IT+0xee>
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a62      	ldr	r2, [pc, #392]	@ (80020e0 <HAL_DMA_Start_IT+0x204>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d036      	beq.n	8001fca <HAL_DMA_Start_IT+0xee>
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a60      	ldr	r2, [pc, #384]	@ (80020e4 <HAL_DMA_Start_IT+0x208>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d031      	beq.n	8001fca <HAL_DMA_Start_IT+0xee>
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a5f      	ldr	r2, [pc, #380]	@ (80020e8 <HAL_DMA_Start_IT+0x20c>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d02c      	beq.n	8001fca <HAL_DMA_Start_IT+0xee>
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a5d      	ldr	r2, [pc, #372]	@ (80020ec <HAL_DMA_Start_IT+0x210>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d027      	beq.n	8001fca <HAL_DMA_Start_IT+0xee>
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a5c      	ldr	r2, [pc, #368]	@ (80020f0 <HAL_DMA_Start_IT+0x214>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d022      	beq.n	8001fca <HAL_DMA_Start_IT+0xee>
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a5a      	ldr	r2, [pc, #360]	@ (80020f4 <HAL_DMA_Start_IT+0x218>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d01d      	beq.n	8001fca <HAL_DMA_Start_IT+0xee>
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a59      	ldr	r2, [pc, #356]	@ (80020f8 <HAL_DMA_Start_IT+0x21c>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d018      	beq.n	8001fca <HAL_DMA_Start_IT+0xee>
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a57      	ldr	r2, [pc, #348]	@ (80020fc <HAL_DMA_Start_IT+0x220>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d013      	beq.n	8001fca <HAL_DMA_Start_IT+0xee>
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a56      	ldr	r2, [pc, #344]	@ (8002100 <HAL_DMA_Start_IT+0x224>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d00e      	beq.n	8001fca <HAL_DMA_Start_IT+0xee>
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a54      	ldr	r2, [pc, #336]	@ (8002104 <HAL_DMA_Start_IT+0x228>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d009      	beq.n	8001fca <HAL_DMA_Start_IT+0xee>
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a53      	ldr	r2, [pc, #332]	@ (8002108 <HAL_DMA_Start_IT+0x22c>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d004      	beq.n	8001fca <HAL_DMA_Start_IT+0xee>
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a51      	ldr	r2, [pc, #324]	@ (800210c <HAL_DMA_Start_IT+0x230>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d108      	bne.n	8001fdc <HAL_DMA_Start_IT+0x100>
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f022 0201 	bic.w	r2, r2, #1
 8001fd8:	601a      	str	r2, [r3, #0]
 8001fda:	e007      	b.n	8001fec <HAL_DMA_Start_IT+0x110>
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f022 0201 	bic.w	r2, r2, #1
 8001fea:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	687a      	ldr	r2, [r7, #4]
 8001ff0:	68b9      	ldr	r1, [r7, #8]
 8001ff2:	68f8      	ldr	r0, [r7, #12]
 8001ff4:	f001 f906 	bl	8003204 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a34      	ldr	r2, [pc, #208]	@ (80020d0 <HAL_DMA_Start_IT+0x1f4>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d04a      	beq.n	8002098 <HAL_DMA_Start_IT+0x1bc>
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a33      	ldr	r2, [pc, #204]	@ (80020d4 <HAL_DMA_Start_IT+0x1f8>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d045      	beq.n	8002098 <HAL_DMA_Start_IT+0x1bc>
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a31      	ldr	r2, [pc, #196]	@ (80020d8 <HAL_DMA_Start_IT+0x1fc>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d040      	beq.n	8002098 <HAL_DMA_Start_IT+0x1bc>
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a30      	ldr	r2, [pc, #192]	@ (80020dc <HAL_DMA_Start_IT+0x200>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d03b      	beq.n	8002098 <HAL_DMA_Start_IT+0x1bc>
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a2e      	ldr	r2, [pc, #184]	@ (80020e0 <HAL_DMA_Start_IT+0x204>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d036      	beq.n	8002098 <HAL_DMA_Start_IT+0x1bc>
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a2d      	ldr	r2, [pc, #180]	@ (80020e4 <HAL_DMA_Start_IT+0x208>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d031      	beq.n	8002098 <HAL_DMA_Start_IT+0x1bc>
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a2b      	ldr	r2, [pc, #172]	@ (80020e8 <HAL_DMA_Start_IT+0x20c>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d02c      	beq.n	8002098 <HAL_DMA_Start_IT+0x1bc>
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a2a      	ldr	r2, [pc, #168]	@ (80020ec <HAL_DMA_Start_IT+0x210>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d027      	beq.n	8002098 <HAL_DMA_Start_IT+0x1bc>
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a28      	ldr	r2, [pc, #160]	@ (80020f0 <HAL_DMA_Start_IT+0x214>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d022      	beq.n	8002098 <HAL_DMA_Start_IT+0x1bc>
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a27      	ldr	r2, [pc, #156]	@ (80020f4 <HAL_DMA_Start_IT+0x218>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d01d      	beq.n	8002098 <HAL_DMA_Start_IT+0x1bc>
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a25      	ldr	r2, [pc, #148]	@ (80020f8 <HAL_DMA_Start_IT+0x21c>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d018      	beq.n	8002098 <HAL_DMA_Start_IT+0x1bc>
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a24      	ldr	r2, [pc, #144]	@ (80020fc <HAL_DMA_Start_IT+0x220>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d013      	beq.n	8002098 <HAL_DMA_Start_IT+0x1bc>
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a22      	ldr	r2, [pc, #136]	@ (8002100 <HAL_DMA_Start_IT+0x224>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d00e      	beq.n	8002098 <HAL_DMA_Start_IT+0x1bc>
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a21      	ldr	r2, [pc, #132]	@ (8002104 <HAL_DMA_Start_IT+0x228>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d009      	beq.n	8002098 <HAL_DMA_Start_IT+0x1bc>
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a1f      	ldr	r2, [pc, #124]	@ (8002108 <HAL_DMA_Start_IT+0x22c>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d004      	beq.n	8002098 <HAL_DMA_Start_IT+0x1bc>
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a1e      	ldr	r2, [pc, #120]	@ (800210c <HAL_DMA_Start_IT+0x230>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d101      	bne.n	800209c <HAL_DMA_Start_IT+0x1c0>
 8002098:	2301      	movs	r3, #1
 800209a:	e000      	b.n	800209e <HAL_DMA_Start_IT+0x1c2>
 800209c:	2300      	movs	r3, #0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d036      	beq.n	8002110 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f023 021e 	bic.w	r2, r3, #30
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f042 0216 	orr.w	r2, r2, #22
 80020b4:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d03e      	beq.n	800213c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f042 0208 	orr.w	r2, r2, #8
 80020cc:	601a      	str	r2, [r3, #0]
 80020ce:	e035      	b.n	800213c <HAL_DMA_Start_IT+0x260>
 80020d0:	40020010 	.word	0x40020010
 80020d4:	40020028 	.word	0x40020028
 80020d8:	40020040 	.word	0x40020040
 80020dc:	40020058 	.word	0x40020058
 80020e0:	40020070 	.word	0x40020070
 80020e4:	40020088 	.word	0x40020088
 80020e8:	400200a0 	.word	0x400200a0
 80020ec:	400200b8 	.word	0x400200b8
 80020f0:	40020410 	.word	0x40020410
 80020f4:	40020428 	.word	0x40020428
 80020f8:	40020440 	.word	0x40020440
 80020fc:	40020458 	.word	0x40020458
 8002100:	40020470 	.word	0x40020470
 8002104:	40020488 	.word	0x40020488
 8002108:	400204a0 	.word	0x400204a0
 800210c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f023 020e 	bic.w	r2, r3, #14
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f042 020a 	orr.w	r2, r2, #10
 8002122:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002128:	2b00      	cmp	r3, #0
 800212a:	d007      	beq.n	800213c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f042 0204 	orr.w	r2, r2, #4
 800213a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a83      	ldr	r2, [pc, #524]	@ (8002350 <HAL_DMA_Start_IT+0x474>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d072      	beq.n	800222c <HAL_DMA_Start_IT+0x350>
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a82      	ldr	r2, [pc, #520]	@ (8002354 <HAL_DMA_Start_IT+0x478>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d06d      	beq.n	800222c <HAL_DMA_Start_IT+0x350>
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a80      	ldr	r2, [pc, #512]	@ (8002358 <HAL_DMA_Start_IT+0x47c>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d068      	beq.n	800222c <HAL_DMA_Start_IT+0x350>
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a7f      	ldr	r2, [pc, #508]	@ (800235c <HAL_DMA_Start_IT+0x480>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d063      	beq.n	800222c <HAL_DMA_Start_IT+0x350>
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a7d      	ldr	r2, [pc, #500]	@ (8002360 <HAL_DMA_Start_IT+0x484>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d05e      	beq.n	800222c <HAL_DMA_Start_IT+0x350>
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a7c      	ldr	r2, [pc, #496]	@ (8002364 <HAL_DMA_Start_IT+0x488>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d059      	beq.n	800222c <HAL_DMA_Start_IT+0x350>
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a7a      	ldr	r2, [pc, #488]	@ (8002368 <HAL_DMA_Start_IT+0x48c>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d054      	beq.n	800222c <HAL_DMA_Start_IT+0x350>
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a79      	ldr	r2, [pc, #484]	@ (800236c <HAL_DMA_Start_IT+0x490>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d04f      	beq.n	800222c <HAL_DMA_Start_IT+0x350>
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a77      	ldr	r2, [pc, #476]	@ (8002370 <HAL_DMA_Start_IT+0x494>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d04a      	beq.n	800222c <HAL_DMA_Start_IT+0x350>
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a76      	ldr	r2, [pc, #472]	@ (8002374 <HAL_DMA_Start_IT+0x498>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d045      	beq.n	800222c <HAL_DMA_Start_IT+0x350>
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a74      	ldr	r2, [pc, #464]	@ (8002378 <HAL_DMA_Start_IT+0x49c>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d040      	beq.n	800222c <HAL_DMA_Start_IT+0x350>
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a73      	ldr	r2, [pc, #460]	@ (800237c <HAL_DMA_Start_IT+0x4a0>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d03b      	beq.n	800222c <HAL_DMA_Start_IT+0x350>
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a71      	ldr	r2, [pc, #452]	@ (8002380 <HAL_DMA_Start_IT+0x4a4>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d036      	beq.n	800222c <HAL_DMA_Start_IT+0x350>
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a70      	ldr	r2, [pc, #448]	@ (8002384 <HAL_DMA_Start_IT+0x4a8>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d031      	beq.n	800222c <HAL_DMA_Start_IT+0x350>
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a6e      	ldr	r2, [pc, #440]	@ (8002388 <HAL_DMA_Start_IT+0x4ac>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d02c      	beq.n	800222c <HAL_DMA_Start_IT+0x350>
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a6d      	ldr	r2, [pc, #436]	@ (800238c <HAL_DMA_Start_IT+0x4b0>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d027      	beq.n	800222c <HAL_DMA_Start_IT+0x350>
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a6b      	ldr	r2, [pc, #428]	@ (8002390 <HAL_DMA_Start_IT+0x4b4>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d022      	beq.n	800222c <HAL_DMA_Start_IT+0x350>
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a6a      	ldr	r2, [pc, #424]	@ (8002394 <HAL_DMA_Start_IT+0x4b8>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d01d      	beq.n	800222c <HAL_DMA_Start_IT+0x350>
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a68      	ldr	r2, [pc, #416]	@ (8002398 <HAL_DMA_Start_IT+0x4bc>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d018      	beq.n	800222c <HAL_DMA_Start_IT+0x350>
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a67      	ldr	r2, [pc, #412]	@ (800239c <HAL_DMA_Start_IT+0x4c0>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d013      	beq.n	800222c <HAL_DMA_Start_IT+0x350>
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a65      	ldr	r2, [pc, #404]	@ (80023a0 <HAL_DMA_Start_IT+0x4c4>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d00e      	beq.n	800222c <HAL_DMA_Start_IT+0x350>
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a64      	ldr	r2, [pc, #400]	@ (80023a4 <HAL_DMA_Start_IT+0x4c8>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d009      	beq.n	800222c <HAL_DMA_Start_IT+0x350>
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a62      	ldr	r2, [pc, #392]	@ (80023a8 <HAL_DMA_Start_IT+0x4cc>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d004      	beq.n	800222c <HAL_DMA_Start_IT+0x350>
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a61      	ldr	r2, [pc, #388]	@ (80023ac <HAL_DMA_Start_IT+0x4d0>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d101      	bne.n	8002230 <HAL_DMA_Start_IT+0x354>
 800222c:	2301      	movs	r3, #1
 800222e:	e000      	b.n	8002232 <HAL_DMA_Start_IT+0x356>
 8002230:	2300      	movs	r3, #0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d01a      	beq.n	800226c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002240:	2b00      	cmp	r3, #0
 8002242:	d007      	beq.n	8002254 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800224e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002252:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002258:	2b00      	cmp	r3, #0
 800225a:	d007      	beq.n	800226c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002266:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800226a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a37      	ldr	r2, [pc, #220]	@ (8002350 <HAL_DMA_Start_IT+0x474>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d04a      	beq.n	800230c <HAL_DMA_Start_IT+0x430>
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a36      	ldr	r2, [pc, #216]	@ (8002354 <HAL_DMA_Start_IT+0x478>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d045      	beq.n	800230c <HAL_DMA_Start_IT+0x430>
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a34      	ldr	r2, [pc, #208]	@ (8002358 <HAL_DMA_Start_IT+0x47c>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d040      	beq.n	800230c <HAL_DMA_Start_IT+0x430>
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a33      	ldr	r2, [pc, #204]	@ (800235c <HAL_DMA_Start_IT+0x480>)
 8002290:	4293      	cmp	r3, r2
 8002292:	d03b      	beq.n	800230c <HAL_DMA_Start_IT+0x430>
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a31      	ldr	r2, [pc, #196]	@ (8002360 <HAL_DMA_Start_IT+0x484>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d036      	beq.n	800230c <HAL_DMA_Start_IT+0x430>
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a30      	ldr	r2, [pc, #192]	@ (8002364 <HAL_DMA_Start_IT+0x488>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d031      	beq.n	800230c <HAL_DMA_Start_IT+0x430>
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a2e      	ldr	r2, [pc, #184]	@ (8002368 <HAL_DMA_Start_IT+0x48c>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d02c      	beq.n	800230c <HAL_DMA_Start_IT+0x430>
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a2d      	ldr	r2, [pc, #180]	@ (800236c <HAL_DMA_Start_IT+0x490>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d027      	beq.n	800230c <HAL_DMA_Start_IT+0x430>
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a2b      	ldr	r2, [pc, #172]	@ (8002370 <HAL_DMA_Start_IT+0x494>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d022      	beq.n	800230c <HAL_DMA_Start_IT+0x430>
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a2a      	ldr	r2, [pc, #168]	@ (8002374 <HAL_DMA_Start_IT+0x498>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d01d      	beq.n	800230c <HAL_DMA_Start_IT+0x430>
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a28      	ldr	r2, [pc, #160]	@ (8002378 <HAL_DMA_Start_IT+0x49c>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d018      	beq.n	800230c <HAL_DMA_Start_IT+0x430>
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a27      	ldr	r2, [pc, #156]	@ (800237c <HAL_DMA_Start_IT+0x4a0>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d013      	beq.n	800230c <HAL_DMA_Start_IT+0x430>
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a25      	ldr	r2, [pc, #148]	@ (8002380 <HAL_DMA_Start_IT+0x4a4>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d00e      	beq.n	800230c <HAL_DMA_Start_IT+0x430>
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a24      	ldr	r2, [pc, #144]	@ (8002384 <HAL_DMA_Start_IT+0x4a8>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d009      	beq.n	800230c <HAL_DMA_Start_IT+0x430>
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a22      	ldr	r2, [pc, #136]	@ (8002388 <HAL_DMA_Start_IT+0x4ac>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d004      	beq.n	800230c <HAL_DMA_Start_IT+0x430>
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a21      	ldr	r2, [pc, #132]	@ (800238c <HAL_DMA_Start_IT+0x4b0>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d108      	bne.n	800231e <HAL_DMA_Start_IT+0x442>
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f042 0201 	orr.w	r2, r2, #1
 800231a:	601a      	str	r2, [r3, #0]
 800231c:	e012      	b.n	8002344 <HAL_DMA_Start_IT+0x468>
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f042 0201 	orr.w	r2, r2, #1
 800232c:	601a      	str	r2, [r3, #0]
 800232e:	e009      	b.n	8002344 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002336:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2200      	movs	r2, #0
 800233c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8002344:	7dfb      	ldrb	r3, [r7, #23]
}
 8002346:	4618      	mov	r0, r3
 8002348:	3718      	adds	r7, #24
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	40020010 	.word	0x40020010
 8002354:	40020028 	.word	0x40020028
 8002358:	40020040 	.word	0x40020040
 800235c:	40020058 	.word	0x40020058
 8002360:	40020070 	.word	0x40020070
 8002364:	40020088 	.word	0x40020088
 8002368:	400200a0 	.word	0x400200a0
 800236c:	400200b8 	.word	0x400200b8
 8002370:	40020410 	.word	0x40020410
 8002374:	40020428 	.word	0x40020428
 8002378:	40020440 	.word	0x40020440
 800237c:	40020458 	.word	0x40020458
 8002380:	40020470 	.word	0x40020470
 8002384:	40020488 	.word	0x40020488
 8002388:	400204a0 	.word	0x400204a0
 800238c:	400204b8 	.word	0x400204b8
 8002390:	58025408 	.word	0x58025408
 8002394:	5802541c 	.word	0x5802541c
 8002398:	58025430 	.word	0x58025430
 800239c:	58025444 	.word	0x58025444
 80023a0:	58025458 	.word	0x58025458
 80023a4:	5802546c 	.word	0x5802546c
 80023a8:	58025480 	.word	0x58025480
 80023ac:	58025494 	.word	0x58025494

080023b0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b08a      	sub	sp, #40	@ 0x28
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80023b8:	2300      	movs	r3, #0
 80023ba:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80023bc:	4b67      	ldr	r3, [pc, #412]	@ (800255c <HAL_DMA_IRQHandler+0x1ac>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a67      	ldr	r2, [pc, #412]	@ (8002560 <HAL_DMA_IRQHandler+0x1b0>)
 80023c2:	fba2 2303 	umull	r2, r3, r2, r3
 80023c6:	0a9b      	lsrs	r3, r3, #10
 80023c8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023ce:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023d4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80023d6:	6a3b      	ldr	r3, [r7, #32]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80023dc:	69fb      	ldr	r3, [r7, #28]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4a5f      	ldr	r2, [pc, #380]	@ (8002564 <HAL_DMA_IRQHandler+0x1b4>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d04a      	beq.n	8002482 <HAL_DMA_IRQHandler+0xd2>
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a5d      	ldr	r2, [pc, #372]	@ (8002568 <HAL_DMA_IRQHandler+0x1b8>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d045      	beq.n	8002482 <HAL_DMA_IRQHandler+0xd2>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a5c      	ldr	r2, [pc, #368]	@ (800256c <HAL_DMA_IRQHandler+0x1bc>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d040      	beq.n	8002482 <HAL_DMA_IRQHandler+0xd2>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a5a      	ldr	r2, [pc, #360]	@ (8002570 <HAL_DMA_IRQHandler+0x1c0>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d03b      	beq.n	8002482 <HAL_DMA_IRQHandler+0xd2>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a59      	ldr	r2, [pc, #356]	@ (8002574 <HAL_DMA_IRQHandler+0x1c4>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d036      	beq.n	8002482 <HAL_DMA_IRQHandler+0xd2>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a57      	ldr	r2, [pc, #348]	@ (8002578 <HAL_DMA_IRQHandler+0x1c8>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d031      	beq.n	8002482 <HAL_DMA_IRQHandler+0xd2>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a56      	ldr	r2, [pc, #344]	@ (800257c <HAL_DMA_IRQHandler+0x1cc>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d02c      	beq.n	8002482 <HAL_DMA_IRQHandler+0xd2>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a54      	ldr	r2, [pc, #336]	@ (8002580 <HAL_DMA_IRQHandler+0x1d0>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d027      	beq.n	8002482 <HAL_DMA_IRQHandler+0xd2>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a53      	ldr	r2, [pc, #332]	@ (8002584 <HAL_DMA_IRQHandler+0x1d4>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d022      	beq.n	8002482 <HAL_DMA_IRQHandler+0xd2>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a51      	ldr	r2, [pc, #324]	@ (8002588 <HAL_DMA_IRQHandler+0x1d8>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d01d      	beq.n	8002482 <HAL_DMA_IRQHandler+0xd2>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a50      	ldr	r2, [pc, #320]	@ (800258c <HAL_DMA_IRQHandler+0x1dc>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d018      	beq.n	8002482 <HAL_DMA_IRQHandler+0xd2>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a4e      	ldr	r2, [pc, #312]	@ (8002590 <HAL_DMA_IRQHandler+0x1e0>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d013      	beq.n	8002482 <HAL_DMA_IRQHandler+0xd2>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a4d      	ldr	r2, [pc, #308]	@ (8002594 <HAL_DMA_IRQHandler+0x1e4>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d00e      	beq.n	8002482 <HAL_DMA_IRQHandler+0xd2>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a4b      	ldr	r2, [pc, #300]	@ (8002598 <HAL_DMA_IRQHandler+0x1e8>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d009      	beq.n	8002482 <HAL_DMA_IRQHandler+0xd2>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a4a      	ldr	r2, [pc, #296]	@ (800259c <HAL_DMA_IRQHandler+0x1ec>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d004      	beq.n	8002482 <HAL_DMA_IRQHandler+0xd2>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a48      	ldr	r2, [pc, #288]	@ (80025a0 <HAL_DMA_IRQHandler+0x1f0>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d101      	bne.n	8002486 <HAL_DMA_IRQHandler+0xd6>
 8002482:	2301      	movs	r3, #1
 8002484:	e000      	b.n	8002488 <HAL_DMA_IRQHandler+0xd8>
 8002486:	2300      	movs	r3, #0
 8002488:	2b00      	cmp	r3, #0
 800248a:	f000 842b 	beq.w	8002ce4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002492:	f003 031f 	and.w	r3, r3, #31
 8002496:	2208      	movs	r2, #8
 8002498:	409a      	lsls	r2, r3
 800249a:	69bb      	ldr	r3, [r7, #24]
 800249c:	4013      	ands	r3, r2
 800249e:	2b00      	cmp	r3, #0
 80024a0:	f000 80a2 	beq.w	80025e8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a2e      	ldr	r2, [pc, #184]	@ (8002564 <HAL_DMA_IRQHandler+0x1b4>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d04a      	beq.n	8002544 <HAL_DMA_IRQHandler+0x194>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a2d      	ldr	r2, [pc, #180]	@ (8002568 <HAL_DMA_IRQHandler+0x1b8>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d045      	beq.n	8002544 <HAL_DMA_IRQHandler+0x194>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a2b      	ldr	r2, [pc, #172]	@ (800256c <HAL_DMA_IRQHandler+0x1bc>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d040      	beq.n	8002544 <HAL_DMA_IRQHandler+0x194>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a2a      	ldr	r2, [pc, #168]	@ (8002570 <HAL_DMA_IRQHandler+0x1c0>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d03b      	beq.n	8002544 <HAL_DMA_IRQHandler+0x194>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a28      	ldr	r2, [pc, #160]	@ (8002574 <HAL_DMA_IRQHandler+0x1c4>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d036      	beq.n	8002544 <HAL_DMA_IRQHandler+0x194>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a27      	ldr	r2, [pc, #156]	@ (8002578 <HAL_DMA_IRQHandler+0x1c8>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d031      	beq.n	8002544 <HAL_DMA_IRQHandler+0x194>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a25      	ldr	r2, [pc, #148]	@ (800257c <HAL_DMA_IRQHandler+0x1cc>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d02c      	beq.n	8002544 <HAL_DMA_IRQHandler+0x194>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a24      	ldr	r2, [pc, #144]	@ (8002580 <HAL_DMA_IRQHandler+0x1d0>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d027      	beq.n	8002544 <HAL_DMA_IRQHandler+0x194>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a22      	ldr	r2, [pc, #136]	@ (8002584 <HAL_DMA_IRQHandler+0x1d4>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d022      	beq.n	8002544 <HAL_DMA_IRQHandler+0x194>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a21      	ldr	r2, [pc, #132]	@ (8002588 <HAL_DMA_IRQHandler+0x1d8>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d01d      	beq.n	8002544 <HAL_DMA_IRQHandler+0x194>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a1f      	ldr	r2, [pc, #124]	@ (800258c <HAL_DMA_IRQHandler+0x1dc>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d018      	beq.n	8002544 <HAL_DMA_IRQHandler+0x194>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a1e      	ldr	r2, [pc, #120]	@ (8002590 <HAL_DMA_IRQHandler+0x1e0>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d013      	beq.n	8002544 <HAL_DMA_IRQHandler+0x194>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a1c      	ldr	r2, [pc, #112]	@ (8002594 <HAL_DMA_IRQHandler+0x1e4>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d00e      	beq.n	8002544 <HAL_DMA_IRQHandler+0x194>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a1b      	ldr	r2, [pc, #108]	@ (8002598 <HAL_DMA_IRQHandler+0x1e8>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d009      	beq.n	8002544 <HAL_DMA_IRQHandler+0x194>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a19      	ldr	r2, [pc, #100]	@ (800259c <HAL_DMA_IRQHandler+0x1ec>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d004      	beq.n	8002544 <HAL_DMA_IRQHandler+0x194>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a18      	ldr	r2, [pc, #96]	@ (80025a0 <HAL_DMA_IRQHandler+0x1f0>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d12f      	bne.n	80025a4 <HAL_DMA_IRQHandler+0x1f4>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 0304 	and.w	r3, r3, #4
 800254e:	2b00      	cmp	r3, #0
 8002550:	bf14      	ite	ne
 8002552:	2301      	movne	r3, #1
 8002554:	2300      	moveq	r3, #0
 8002556:	b2db      	uxtb	r3, r3
 8002558:	e02e      	b.n	80025b8 <HAL_DMA_IRQHandler+0x208>
 800255a:	bf00      	nop
 800255c:	2400001c 	.word	0x2400001c
 8002560:	1b4e81b5 	.word	0x1b4e81b5
 8002564:	40020010 	.word	0x40020010
 8002568:	40020028 	.word	0x40020028
 800256c:	40020040 	.word	0x40020040
 8002570:	40020058 	.word	0x40020058
 8002574:	40020070 	.word	0x40020070
 8002578:	40020088 	.word	0x40020088
 800257c:	400200a0 	.word	0x400200a0
 8002580:	400200b8 	.word	0x400200b8
 8002584:	40020410 	.word	0x40020410
 8002588:	40020428 	.word	0x40020428
 800258c:	40020440 	.word	0x40020440
 8002590:	40020458 	.word	0x40020458
 8002594:	40020470 	.word	0x40020470
 8002598:	40020488 	.word	0x40020488
 800259c:	400204a0 	.word	0x400204a0
 80025a0:	400204b8 	.word	0x400204b8
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f003 0308 	and.w	r3, r3, #8
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	bf14      	ite	ne
 80025b2:	2301      	movne	r3, #1
 80025b4:	2300      	moveq	r3, #0
 80025b6:	b2db      	uxtb	r3, r3
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d015      	beq.n	80025e8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f022 0204 	bic.w	r2, r2, #4
 80025ca:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025d0:	f003 031f 	and.w	r3, r3, #31
 80025d4:	2208      	movs	r2, #8
 80025d6:	409a      	lsls	r2, r3
 80025d8:	6a3b      	ldr	r3, [r7, #32]
 80025da:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025e0:	f043 0201 	orr.w	r2, r3, #1
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025ec:	f003 031f 	and.w	r3, r3, #31
 80025f0:	69ba      	ldr	r2, [r7, #24]
 80025f2:	fa22 f303 	lsr.w	r3, r2, r3
 80025f6:	f003 0301 	and.w	r3, r3, #1
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d06e      	beq.n	80026dc <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a69      	ldr	r2, [pc, #420]	@ (80027a8 <HAL_DMA_IRQHandler+0x3f8>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d04a      	beq.n	800269e <HAL_DMA_IRQHandler+0x2ee>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a67      	ldr	r2, [pc, #412]	@ (80027ac <HAL_DMA_IRQHandler+0x3fc>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d045      	beq.n	800269e <HAL_DMA_IRQHandler+0x2ee>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a66      	ldr	r2, [pc, #408]	@ (80027b0 <HAL_DMA_IRQHandler+0x400>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d040      	beq.n	800269e <HAL_DMA_IRQHandler+0x2ee>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a64      	ldr	r2, [pc, #400]	@ (80027b4 <HAL_DMA_IRQHandler+0x404>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d03b      	beq.n	800269e <HAL_DMA_IRQHandler+0x2ee>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a63      	ldr	r2, [pc, #396]	@ (80027b8 <HAL_DMA_IRQHandler+0x408>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d036      	beq.n	800269e <HAL_DMA_IRQHandler+0x2ee>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a61      	ldr	r2, [pc, #388]	@ (80027bc <HAL_DMA_IRQHandler+0x40c>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d031      	beq.n	800269e <HAL_DMA_IRQHandler+0x2ee>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a60      	ldr	r2, [pc, #384]	@ (80027c0 <HAL_DMA_IRQHandler+0x410>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d02c      	beq.n	800269e <HAL_DMA_IRQHandler+0x2ee>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a5e      	ldr	r2, [pc, #376]	@ (80027c4 <HAL_DMA_IRQHandler+0x414>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d027      	beq.n	800269e <HAL_DMA_IRQHandler+0x2ee>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a5d      	ldr	r2, [pc, #372]	@ (80027c8 <HAL_DMA_IRQHandler+0x418>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d022      	beq.n	800269e <HAL_DMA_IRQHandler+0x2ee>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a5b      	ldr	r2, [pc, #364]	@ (80027cc <HAL_DMA_IRQHandler+0x41c>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d01d      	beq.n	800269e <HAL_DMA_IRQHandler+0x2ee>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a5a      	ldr	r2, [pc, #360]	@ (80027d0 <HAL_DMA_IRQHandler+0x420>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d018      	beq.n	800269e <HAL_DMA_IRQHandler+0x2ee>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a58      	ldr	r2, [pc, #352]	@ (80027d4 <HAL_DMA_IRQHandler+0x424>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d013      	beq.n	800269e <HAL_DMA_IRQHandler+0x2ee>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a57      	ldr	r2, [pc, #348]	@ (80027d8 <HAL_DMA_IRQHandler+0x428>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d00e      	beq.n	800269e <HAL_DMA_IRQHandler+0x2ee>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a55      	ldr	r2, [pc, #340]	@ (80027dc <HAL_DMA_IRQHandler+0x42c>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d009      	beq.n	800269e <HAL_DMA_IRQHandler+0x2ee>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a54      	ldr	r2, [pc, #336]	@ (80027e0 <HAL_DMA_IRQHandler+0x430>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d004      	beq.n	800269e <HAL_DMA_IRQHandler+0x2ee>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a52      	ldr	r2, [pc, #328]	@ (80027e4 <HAL_DMA_IRQHandler+0x434>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d10a      	bne.n	80026b4 <HAL_DMA_IRQHandler+0x304>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	695b      	ldr	r3, [r3, #20]
 80026a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	bf14      	ite	ne
 80026ac:	2301      	movne	r3, #1
 80026ae:	2300      	moveq	r3, #0
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	e003      	b.n	80026bc <HAL_DMA_IRQHandler+0x30c>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	2300      	movs	r3, #0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d00d      	beq.n	80026dc <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026c4:	f003 031f 	and.w	r3, r3, #31
 80026c8:	2201      	movs	r2, #1
 80026ca:	409a      	lsls	r2, r3
 80026cc:	6a3b      	ldr	r3, [r7, #32]
 80026ce:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026d4:	f043 0202 	orr.w	r2, r3, #2
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026e0:	f003 031f 	and.w	r3, r3, #31
 80026e4:	2204      	movs	r2, #4
 80026e6:	409a      	lsls	r2, r3
 80026e8:	69bb      	ldr	r3, [r7, #24]
 80026ea:	4013      	ands	r3, r2
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	f000 808f 	beq.w	8002810 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a2c      	ldr	r2, [pc, #176]	@ (80027a8 <HAL_DMA_IRQHandler+0x3f8>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d04a      	beq.n	8002792 <HAL_DMA_IRQHandler+0x3e2>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a2a      	ldr	r2, [pc, #168]	@ (80027ac <HAL_DMA_IRQHandler+0x3fc>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d045      	beq.n	8002792 <HAL_DMA_IRQHandler+0x3e2>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4a29      	ldr	r2, [pc, #164]	@ (80027b0 <HAL_DMA_IRQHandler+0x400>)
 800270c:	4293      	cmp	r3, r2
 800270e:	d040      	beq.n	8002792 <HAL_DMA_IRQHandler+0x3e2>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a27      	ldr	r2, [pc, #156]	@ (80027b4 <HAL_DMA_IRQHandler+0x404>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d03b      	beq.n	8002792 <HAL_DMA_IRQHandler+0x3e2>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a26      	ldr	r2, [pc, #152]	@ (80027b8 <HAL_DMA_IRQHandler+0x408>)
 8002720:	4293      	cmp	r3, r2
 8002722:	d036      	beq.n	8002792 <HAL_DMA_IRQHandler+0x3e2>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a24      	ldr	r2, [pc, #144]	@ (80027bc <HAL_DMA_IRQHandler+0x40c>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d031      	beq.n	8002792 <HAL_DMA_IRQHandler+0x3e2>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a23      	ldr	r2, [pc, #140]	@ (80027c0 <HAL_DMA_IRQHandler+0x410>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d02c      	beq.n	8002792 <HAL_DMA_IRQHandler+0x3e2>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a21      	ldr	r2, [pc, #132]	@ (80027c4 <HAL_DMA_IRQHandler+0x414>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d027      	beq.n	8002792 <HAL_DMA_IRQHandler+0x3e2>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a20      	ldr	r2, [pc, #128]	@ (80027c8 <HAL_DMA_IRQHandler+0x418>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d022      	beq.n	8002792 <HAL_DMA_IRQHandler+0x3e2>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a1e      	ldr	r2, [pc, #120]	@ (80027cc <HAL_DMA_IRQHandler+0x41c>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d01d      	beq.n	8002792 <HAL_DMA_IRQHandler+0x3e2>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a1d      	ldr	r2, [pc, #116]	@ (80027d0 <HAL_DMA_IRQHandler+0x420>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d018      	beq.n	8002792 <HAL_DMA_IRQHandler+0x3e2>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a1b      	ldr	r2, [pc, #108]	@ (80027d4 <HAL_DMA_IRQHandler+0x424>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d013      	beq.n	8002792 <HAL_DMA_IRQHandler+0x3e2>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a1a      	ldr	r2, [pc, #104]	@ (80027d8 <HAL_DMA_IRQHandler+0x428>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d00e      	beq.n	8002792 <HAL_DMA_IRQHandler+0x3e2>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a18      	ldr	r2, [pc, #96]	@ (80027dc <HAL_DMA_IRQHandler+0x42c>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d009      	beq.n	8002792 <HAL_DMA_IRQHandler+0x3e2>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a17      	ldr	r2, [pc, #92]	@ (80027e0 <HAL_DMA_IRQHandler+0x430>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d004      	beq.n	8002792 <HAL_DMA_IRQHandler+0x3e2>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a15      	ldr	r2, [pc, #84]	@ (80027e4 <HAL_DMA_IRQHandler+0x434>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d12a      	bne.n	80027e8 <HAL_DMA_IRQHandler+0x438>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f003 0302 	and.w	r3, r3, #2
 800279c:	2b00      	cmp	r3, #0
 800279e:	bf14      	ite	ne
 80027a0:	2301      	movne	r3, #1
 80027a2:	2300      	moveq	r3, #0
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	e023      	b.n	80027f0 <HAL_DMA_IRQHandler+0x440>
 80027a8:	40020010 	.word	0x40020010
 80027ac:	40020028 	.word	0x40020028
 80027b0:	40020040 	.word	0x40020040
 80027b4:	40020058 	.word	0x40020058
 80027b8:	40020070 	.word	0x40020070
 80027bc:	40020088 	.word	0x40020088
 80027c0:	400200a0 	.word	0x400200a0
 80027c4:	400200b8 	.word	0x400200b8
 80027c8:	40020410 	.word	0x40020410
 80027cc:	40020428 	.word	0x40020428
 80027d0:	40020440 	.word	0x40020440
 80027d4:	40020458 	.word	0x40020458
 80027d8:	40020470 	.word	0x40020470
 80027dc:	40020488 	.word	0x40020488
 80027e0:	400204a0 	.word	0x400204a0
 80027e4:	400204b8 	.word	0x400204b8
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	2300      	movs	r3, #0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d00d      	beq.n	8002810 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027f8:	f003 031f 	and.w	r3, r3, #31
 80027fc:	2204      	movs	r2, #4
 80027fe:	409a      	lsls	r2, r3
 8002800:	6a3b      	ldr	r3, [r7, #32]
 8002802:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002808:	f043 0204 	orr.w	r2, r3, #4
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002814:	f003 031f 	and.w	r3, r3, #31
 8002818:	2210      	movs	r2, #16
 800281a:	409a      	lsls	r2, r3
 800281c:	69bb      	ldr	r3, [r7, #24]
 800281e:	4013      	ands	r3, r2
 8002820:	2b00      	cmp	r3, #0
 8002822:	f000 80a6 	beq.w	8002972 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a85      	ldr	r2, [pc, #532]	@ (8002a40 <HAL_DMA_IRQHandler+0x690>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d04a      	beq.n	80028c6 <HAL_DMA_IRQHandler+0x516>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a83      	ldr	r2, [pc, #524]	@ (8002a44 <HAL_DMA_IRQHandler+0x694>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d045      	beq.n	80028c6 <HAL_DMA_IRQHandler+0x516>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a82      	ldr	r2, [pc, #520]	@ (8002a48 <HAL_DMA_IRQHandler+0x698>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d040      	beq.n	80028c6 <HAL_DMA_IRQHandler+0x516>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a80      	ldr	r2, [pc, #512]	@ (8002a4c <HAL_DMA_IRQHandler+0x69c>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d03b      	beq.n	80028c6 <HAL_DMA_IRQHandler+0x516>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a7f      	ldr	r2, [pc, #508]	@ (8002a50 <HAL_DMA_IRQHandler+0x6a0>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d036      	beq.n	80028c6 <HAL_DMA_IRQHandler+0x516>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a7d      	ldr	r2, [pc, #500]	@ (8002a54 <HAL_DMA_IRQHandler+0x6a4>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d031      	beq.n	80028c6 <HAL_DMA_IRQHandler+0x516>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a7c      	ldr	r2, [pc, #496]	@ (8002a58 <HAL_DMA_IRQHandler+0x6a8>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d02c      	beq.n	80028c6 <HAL_DMA_IRQHandler+0x516>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a7a      	ldr	r2, [pc, #488]	@ (8002a5c <HAL_DMA_IRQHandler+0x6ac>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d027      	beq.n	80028c6 <HAL_DMA_IRQHandler+0x516>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a79      	ldr	r2, [pc, #484]	@ (8002a60 <HAL_DMA_IRQHandler+0x6b0>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d022      	beq.n	80028c6 <HAL_DMA_IRQHandler+0x516>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a77      	ldr	r2, [pc, #476]	@ (8002a64 <HAL_DMA_IRQHandler+0x6b4>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d01d      	beq.n	80028c6 <HAL_DMA_IRQHandler+0x516>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a76      	ldr	r2, [pc, #472]	@ (8002a68 <HAL_DMA_IRQHandler+0x6b8>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d018      	beq.n	80028c6 <HAL_DMA_IRQHandler+0x516>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a74      	ldr	r2, [pc, #464]	@ (8002a6c <HAL_DMA_IRQHandler+0x6bc>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d013      	beq.n	80028c6 <HAL_DMA_IRQHandler+0x516>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a73      	ldr	r2, [pc, #460]	@ (8002a70 <HAL_DMA_IRQHandler+0x6c0>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d00e      	beq.n	80028c6 <HAL_DMA_IRQHandler+0x516>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a71      	ldr	r2, [pc, #452]	@ (8002a74 <HAL_DMA_IRQHandler+0x6c4>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d009      	beq.n	80028c6 <HAL_DMA_IRQHandler+0x516>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a70      	ldr	r2, [pc, #448]	@ (8002a78 <HAL_DMA_IRQHandler+0x6c8>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d004      	beq.n	80028c6 <HAL_DMA_IRQHandler+0x516>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a6e      	ldr	r2, [pc, #440]	@ (8002a7c <HAL_DMA_IRQHandler+0x6cc>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d10a      	bne.n	80028dc <HAL_DMA_IRQHandler+0x52c>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 0308 	and.w	r3, r3, #8
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	bf14      	ite	ne
 80028d4:	2301      	movne	r3, #1
 80028d6:	2300      	moveq	r3, #0
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	e009      	b.n	80028f0 <HAL_DMA_IRQHandler+0x540>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 0304 	and.w	r3, r3, #4
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	bf14      	ite	ne
 80028ea:	2301      	movne	r3, #1
 80028ec:	2300      	moveq	r3, #0
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d03e      	beq.n	8002972 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028f8:	f003 031f 	and.w	r3, r3, #31
 80028fc:	2210      	movs	r2, #16
 80028fe:	409a      	lsls	r2, r3
 8002900:	6a3b      	ldr	r3, [r7, #32]
 8002902:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d018      	beq.n	8002944 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800291c:	2b00      	cmp	r3, #0
 800291e:	d108      	bne.n	8002932 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002924:	2b00      	cmp	r3, #0
 8002926:	d024      	beq.n	8002972 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800292c:	6878      	ldr	r0, [r7, #4]
 800292e:	4798      	blx	r3
 8002930:	e01f      	b.n	8002972 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002936:	2b00      	cmp	r3, #0
 8002938:	d01b      	beq.n	8002972 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	4798      	blx	r3
 8002942:	e016      	b.n	8002972 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800294e:	2b00      	cmp	r3, #0
 8002950:	d107      	bne.n	8002962 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f022 0208 	bic.w	r2, r2, #8
 8002960:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002966:	2b00      	cmp	r3, #0
 8002968:	d003      	beq.n	8002972 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800296e:	6878      	ldr	r0, [r7, #4]
 8002970:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002976:	f003 031f 	and.w	r3, r3, #31
 800297a:	2220      	movs	r2, #32
 800297c:	409a      	lsls	r2, r3
 800297e:	69bb      	ldr	r3, [r7, #24]
 8002980:	4013      	ands	r3, r2
 8002982:	2b00      	cmp	r3, #0
 8002984:	f000 8110 	beq.w	8002ba8 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a2c      	ldr	r2, [pc, #176]	@ (8002a40 <HAL_DMA_IRQHandler+0x690>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d04a      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x678>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a2b      	ldr	r2, [pc, #172]	@ (8002a44 <HAL_DMA_IRQHandler+0x694>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d045      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x678>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a29      	ldr	r2, [pc, #164]	@ (8002a48 <HAL_DMA_IRQHandler+0x698>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d040      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x678>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a28      	ldr	r2, [pc, #160]	@ (8002a4c <HAL_DMA_IRQHandler+0x69c>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d03b      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x678>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a26      	ldr	r2, [pc, #152]	@ (8002a50 <HAL_DMA_IRQHandler+0x6a0>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d036      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x678>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a25      	ldr	r2, [pc, #148]	@ (8002a54 <HAL_DMA_IRQHandler+0x6a4>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d031      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x678>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a23      	ldr	r2, [pc, #140]	@ (8002a58 <HAL_DMA_IRQHandler+0x6a8>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d02c      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x678>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a22      	ldr	r2, [pc, #136]	@ (8002a5c <HAL_DMA_IRQHandler+0x6ac>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d027      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x678>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a20      	ldr	r2, [pc, #128]	@ (8002a60 <HAL_DMA_IRQHandler+0x6b0>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d022      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x678>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a1f      	ldr	r2, [pc, #124]	@ (8002a64 <HAL_DMA_IRQHandler+0x6b4>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d01d      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x678>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a1d      	ldr	r2, [pc, #116]	@ (8002a68 <HAL_DMA_IRQHandler+0x6b8>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d018      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x678>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a1c      	ldr	r2, [pc, #112]	@ (8002a6c <HAL_DMA_IRQHandler+0x6bc>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d013      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x678>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a1a      	ldr	r2, [pc, #104]	@ (8002a70 <HAL_DMA_IRQHandler+0x6c0>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d00e      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x678>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a19      	ldr	r2, [pc, #100]	@ (8002a74 <HAL_DMA_IRQHandler+0x6c4>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d009      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x678>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a17      	ldr	r2, [pc, #92]	@ (8002a78 <HAL_DMA_IRQHandler+0x6c8>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d004      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x678>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a16      	ldr	r2, [pc, #88]	@ (8002a7c <HAL_DMA_IRQHandler+0x6cc>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d12b      	bne.n	8002a80 <HAL_DMA_IRQHandler+0x6d0>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 0310 	and.w	r3, r3, #16
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	bf14      	ite	ne
 8002a36:	2301      	movne	r3, #1
 8002a38:	2300      	moveq	r3, #0
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	e02a      	b.n	8002a94 <HAL_DMA_IRQHandler+0x6e4>
 8002a3e:	bf00      	nop
 8002a40:	40020010 	.word	0x40020010
 8002a44:	40020028 	.word	0x40020028
 8002a48:	40020040 	.word	0x40020040
 8002a4c:	40020058 	.word	0x40020058
 8002a50:	40020070 	.word	0x40020070
 8002a54:	40020088 	.word	0x40020088
 8002a58:	400200a0 	.word	0x400200a0
 8002a5c:	400200b8 	.word	0x400200b8
 8002a60:	40020410 	.word	0x40020410
 8002a64:	40020428 	.word	0x40020428
 8002a68:	40020440 	.word	0x40020440
 8002a6c:	40020458 	.word	0x40020458
 8002a70:	40020470 	.word	0x40020470
 8002a74:	40020488 	.word	0x40020488
 8002a78:	400204a0 	.word	0x400204a0
 8002a7c:	400204b8 	.word	0x400204b8
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f003 0302 	and.w	r3, r3, #2
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	bf14      	ite	ne
 8002a8e:	2301      	movne	r3, #1
 8002a90:	2300      	moveq	r3, #0
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	f000 8087 	beq.w	8002ba8 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a9e:	f003 031f 	and.w	r3, r3, #31
 8002aa2:	2220      	movs	r2, #32
 8002aa4:	409a      	lsls	r2, r3
 8002aa6:	6a3b      	ldr	r3, [r7, #32]
 8002aa8:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	2b04      	cmp	r3, #4
 8002ab4:	d139      	bne.n	8002b2a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f022 0216 	bic.w	r2, r2, #22
 8002ac4:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	695a      	ldr	r2, [r3, #20]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ad4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d103      	bne.n	8002ae6 <HAL_DMA_IRQHandler+0x736>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d007      	beq.n	8002af6 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f022 0208 	bic.w	r2, r2, #8
 8002af4:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002afa:	f003 031f 	and.w	r3, r3, #31
 8002afe:	223f      	movs	r2, #63	@ 0x3f
 8002b00:	409a      	lsls	r2, r3
 8002b02:	6a3b      	ldr	r3, [r7, #32]
 8002b04:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2201      	movs	r2, #1
 8002b0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2200      	movs	r2, #0
 8002b12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	f000 834a 	beq.w	80031b4 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b24:	6878      	ldr	r0, [r7, #4]
 8002b26:	4798      	blx	r3
          }
          return;
 8002b28:	e344      	b.n	80031b4 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d018      	beq.n	8002b6a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d108      	bne.n	8002b58 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d02c      	beq.n	8002ba8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	4798      	blx	r3
 8002b56:	e027      	b.n	8002ba8 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d023      	beq.n	8002ba8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b64:	6878      	ldr	r0, [r7, #4]
 8002b66:	4798      	blx	r3
 8002b68:	e01e      	b.n	8002ba8 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d10f      	bne.n	8002b98 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f022 0210 	bic.w	r2, r2, #16
 8002b86:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2200      	movs	r2, #0
 8002b94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d003      	beq.n	8002ba8 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ba4:	6878      	ldr	r0, [r7, #4]
 8002ba6:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	f000 8306 	beq.w	80031be <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bb6:	f003 0301 	and.w	r3, r3, #1
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	f000 8088 	beq.w	8002cd0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2204      	movs	r2, #4
 8002bc4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a7a      	ldr	r2, [pc, #488]	@ (8002db8 <HAL_DMA_IRQHandler+0xa08>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d04a      	beq.n	8002c68 <HAL_DMA_IRQHandler+0x8b8>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a79      	ldr	r2, [pc, #484]	@ (8002dbc <HAL_DMA_IRQHandler+0xa0c>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d045      	beq.n	8002c68 <HAL_DMA_IRQHandler+0x8b8>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a77      	ldr	r2, [pc, #476]	@ (8002dc0 <HAL_DMA_IRQHandler+0xa10>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d040      	beq.n	8002c68 <HAL_DMA_IRQHandler+0x8b8>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a76      	ldr	r2, [pc, #472]	@ (8002dc4 <HAL_DMA_IRQHandler+0xa14>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d03b      	beq.n	8002c68 <HAL_DMA_IRQHandler+0x8b8>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a74      	ldr	r2, [pc, #464]	@ (8002dc8 <HAL_DMA_IRQHandler+0xa18>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d036      	beq.n	8002c68 <HAL_DMA_IRQHandler+0x8b8>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a73      	ldr	r2, [pc, #460]	@ (8002dcc <HAL_DMA_IRQHandler+0xa1c>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d031      	beq.n	8002c68 <HAL_DMA_IRQHandler+0x8b8>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a71      	ldr	r2, [pc, #452]	@ (8002dd0 <HAL_DMA_IRQHandler+0xa20>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d02c      	beq.n	8002c68 <HAL_DMA_IRQHandler+0x8b8>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4a70      	ldr	r2, [pc, #448]	@ (8002dd4 <HAL_DMA_IRQHandler+0xa24>)
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d027      	beq.n	8002c68 <HAL_DMA_IRQHandler+0x8b8>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a6e      	ldr	r2, [pc, #440]	@ (8002dd8 <HAL_DMA_IRQHandler+0xa28>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d022      	beq.n	8002c68 <HAL_DMA_IRQHandler+0x8b8>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a6d      	ldr	r2, [pc, #436]	@ (8002ddc <HAL_DMA_IRQHandler+0xa2c>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d01d      	beq.n	8002c68 <HAL_DMA_IRQHandler+0x8b8>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a6b      	ldr	r2, [pc, #428]	@ (8002de0 <HAL_DMA_IRQHandler+0xa30>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d018      	beq.n	8002c68 <HAL_DMA_IRQHandler+0x8b8>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a6a      	ldr	r2, [pc, #424]	@ (8002de4 <HAL_DMA_IRQHandler+0xa34>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d013      	beq.n	8002c68 <HAL_DMA_IRQHandler+0x8b8>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a68      	ldr	r2, [pc, #416]	@ (8002de8 <HAL_DMA_IRQHandler+0xa38>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d00e      	beq.n	8002c68 <HAL_DMA_IRQHandler+0x8b8>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a67      	ldr	r2, [pc, #412]	@ (8002dec <HAL_DMA_IRQHandler+0xa3c>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d009      	beq.n	8002c68 <HAL_DMA_IRQHandler+0x8b8>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a65      	ldr	r2, [pc, #404]	@ (8002df0 <HAL_DMA_IRQHandler+0xa40>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d004      	beq.n	8002c68 <HAL_DMA_IRQHandler+0x8b8>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a64      	ldr	r2, [pc, #400]	@ (8002df4 <HAL_DMA_IRQHandler+0xa44>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d108      	bne.n	8002c7a <HAL_DMA_IRQHandler+0x8ca>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f022 0201 	bic.w	r2, r2, #1
 8002c76:	601a      	str	r2, [r3, #0]
 8002c78:	e007      	b.n	8002c8a <HAL_DMA_IRQHandler+0x8da>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f022 0201 	bic.w	r2, r2, #1
 8002c88:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	3301      	adds	r3, #1
 8002c8e:	60fb      	str	r3, [r7, #12]
 8002c90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d307      	bcc.n	8002ca6 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 0301 	and.w	r3, r3, #1
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d1f2      	bne.n	8002c8a <HAL_DMA_IRQHandler+0x8da>
 8002ca4:	e000      	b.n	8002ca8 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8002ca6:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 0301 	and.w	r3, r3, #1
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d004      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2203      	movs	r2, #3
 8002cba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8002cbe:	e003      	b.n	8002cc8 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	f000 8272 	beq.w	80031be <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	4798      	blx	r3
 8002ce2:	e26c      	b.n	80031be <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a43      	ldr	r2, [pc, #268]	@ (8002df8 <HAL_DMA_IRQHandler+0xa48>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d022      	beq.n	8002d34 <HAL_DMA_IRQHandler+0x984>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a42      	ldr	r2, [pc, #264]	@ (8002dfc <HAL_DMA_IRQHandler+0xa4c>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d01d      	beq.n	8002d34 <HAL_DMA_IRQHandler+0x984>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a40      	ldr	r2, [pc, #256]	@ (8002e00 <HAL_DMA_IRQHandler+0xa50>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d018      	beq.n	8002d34 <HAL_DMA_IRQHandler+0x984>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a3f      	ldr	r2, [pc, #252]	@ (8002e04 <HAL_DMA_IRQHandler+0xa54>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d013      	beq.n	8002d34 <HAL_DMA_IRQHandler+0x984>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a3d      	ldr	r2, [pc, #244]	@ (8002e08 <HAL_DMA_IRQHandler+0xa58>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d00e      	beq.n	8002d34 <HAL_DMA_IRQHandler+0x984>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a3c      	ldr	r2, [pc, #240]	@ (8002e0c <HAL_DMA_IRQHandler+0xa5c>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d009      	beq.n	8002d34 <HAL_DMA_IRQHandler+0x984>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a3a      	ldr	r2, [pc, #232]	@ (8002e10 <HAL_DMA_IRQHandler+0xa60>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d004      	beq.n	8002d34 <HAL_DMA_IRQHandler+0x984>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a39      	ldr	r2, [pc, #228]	@ (8002e14 <HAL_DMA_IRQHandler+0xa64>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d101      	bne.n	8002d38 <HAL_DMA_IRQHandler+0x988>
 8002d34:	2301      	movs	r3, #1
 8002d36:	e000      	b.n	8002d3a <HAL_DMA_IRQHandler+0x98a>
 8002d38:	2300      	movs	r3, #0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	f000 823f 	beq.w	80031be <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d4c:	f003 031f 	and.w	r3, r3, #31
 8002d50:	2204      	movs	r2, #4
 8002d52:	409a      	lsls	r2, r3
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	4013      	ands	r3, r2
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	f000 80cd 	beq.w	8002ef8 <HAL_DMA_IRQHandler+0xb48>
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	f003 0304 	and.w	r3, r3, #4
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	f000 80c7 	beq.w	8002ef8 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d6e:	f003 031f 	and.w	r3, r3, #31
 8002d72:	2204      	movs	r2, #4
 8002d74:	409a      	lsls	r2, r3
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d049      	beq.n	8002e18 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d109      	bne.n	8002da2 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	f000 8210 	beq.w	80031b8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002da0:	e20a      	b.n	80031b8 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	f000 8206 	beq.w	80031b8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002db4:	e200      	b.n	80031b8 <HAL_DMA_IRQHandler+0xe08>
 8002db6:	bf00      	nop
 8002db8:	40020010 	.word	0x40020010
 8002dbc:	40020028 	.word	0x40020028
 8002dc0:	40020040 	.word	0x40020040
 8002dc4:	40020058 	.word	0x40020058
 8002dc8:	40020070 	.word	0x40020070
 8002dcc:	40020088 	.word	0x40020088
 8002dd0:	400200a0 	.word	0x400200a0
 8002dd4:	400200b8 	.word	0x400200b8
 8002dd8:	40020410 	.word	0x40020410
 8002ddc:	40020428 	.word	0x40020428
 8002de0:	40020440 	.word	0x40020440
 8002de4:	40020458 	.word	0x40020458
 8002de8:	40020470 	.word	0x40020470
 8002dec:	40020488 	.word	0x40020488
 8002df0:	400204a0 	.word	0x400204a0
 8002df4:	400204b8 	.word	0x400204b8
 8002df8:	58025408 	.word	0x58025408
 8002dfc:	5802541c 	.word	0x5802541c
 8002e00:	58025430 	.word	0x58025430
 8002e04:	58025444 	.word	0x58025444
 8002e08:	58025458 	.word	0x58025458
 8002e0c:	5802546c 	.word	0x5802546c
 8002e10:	58025480 	.word	0x58025480
 8002e14:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	f003 0320 	and.w	r3, r3, #32
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d160      	bne.n	8002ee4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a7f      	ldr	r2, [pc, #508]	@ (8003024 <HAL_DMA_IRQHandler+0xc74>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d04a      	beq.n	8002ec2 <HAL_DMA_IRQHandler+0xb12>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a7d      	ldr	r2, [pc, #500]	@ (8003028 <HAL_DMA_IRQHandler+0xc78>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d045      	beq.n	8002ec2 <HAL_DMA_IRQHandler+0xb12>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a7c      	ldr	r2, [pc, #496]	@ (800302c <HAL_DMA_IRQHandler+0xc7c>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d040      	beq.n	8002ec2 <HAL_DMA_IRQHandler+0xb12>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a7a      	ldr	r2, [pc, #488]	@ (8003030 <HAL_DMA_IRQHandler+0xc80>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d03b      	beq.n	8002ec2 <HAL_DMA_IRQHandler+0xb12>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a79      	ldr	r2, [pc, #484]	@ (8003034 <HAL_DMA_IRQHandler+0xc84>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d036      	beq.n	8002ec2 <HAL_DMA_IRQHandler+0xb12>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a77      	ldr	r2, [pc, #476]	@ (8003038 <HAL_DMA_IRQHandler+0xc88>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d031      	beq.n	8002ec2 <HAL_DMA_IRQHandler+0xb12>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a76      	ldr	r2, [pc, #472]	@ (800303c <HAL_DMA_IRQHandler+0xc8c>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d02c      	beq.n	8002ec2 <HAL_DMA_IRQHandler+0xb12>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a74      	ldr	r2, [pc, #464]	@ (8003040 <HAL_DMA_IRQHandler+0xc90>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d027      	beq.n	8002ec2 <HAL_DMA_IRQHandler+0xb12>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a73      	ldr	r2, [pc, #460]	@ (8003044 <HAL_DMA_IRQHandler+0xc94>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d022      	beq.n	8002ec2 <HAL_DMA_IRQHandler+0xb12>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a71      	ldr	r2, [pc, #452]	@ (8003048 <HAL_DMA_IRQHandler+0xc98>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d01d      	beq.n	8002ec2 <HAL_DMA_IRQHandler+0xb12>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a70      	ldr	r2, [pc, #448]	@ (800304c <HAL_DMA_IRQHandler+0xc9c>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d018      	beq.n	8002ec2 <HAL_DMA_IRQHandler+0xb12>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a6e      	ldr	r2, [pc, #440]	@ (8003050 <HAL_DMA_IRQHandler+0xca0>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d013      	beq.n	8002ec2 <HAL_DMA_IRQHandler+0xb12>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a6d      	ldr	r2, [pc, #436]	@ (8003054 <HAL_DMA_IRQHandler+0xca4>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d00e      	beq.n	8002ec2 <HAL_DMA_IRQHandler+0xb12>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a6b      	ldr	r2, [pc, #428]	@ (8003058 <HAL_DMA_IRQHandler+0xca8>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d009      	beq.n	8002ec2 <HAL_DMA_IRQHandler+0xb12>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a6a      	ldr	r2, [pc, #424]	@ (800305c <HAL_DMA_IRQHandler+0xcac>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d004      	beq.n	8002ec2 <HAL_DMA_IRQHandler+0xb12>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a68      	ldr	r2, [pc, #416]	@ (8003060 <HAL_DMA_IRQHandler+0xcb0>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d108      	bne.n	8002ed4 <HAL_DMA_IRQHandler+0xb24>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f022 0208 	bic.w	r2, r2, #8
 8002ed0:	601a      	str	r2, [r3, #0]
 8002ed2:	e007      	b.n	8002ee4 <HAL_DMA_IRQHandler+0xb34>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f022 0204 	bic.w	r2, r2, #4
 8002ee2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	f000 8165 	beq.w	80031b8 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ef6:	e15f      	b.n	80031b8 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002efc:	f003 031f 	and.w	r3, r3, #31
 8002f00:	2202      	movs	r2, #2
 8002f02:	409a      	lsls	r2, r3
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	4013      	ands	r3, r2
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	f000 80c5 	beq.w	8003098 <HAL_DMA_IRQHandler+0xce8>
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	f003 0302 	and.w	r3, r3, #2
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	f000 80bf 	beq.w	8003098 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f1e:	f003 031f 	and.w	r3, r3, #31
 8002f22:	2202      	movs	r2, #2
 8002f24:	409a      	lsls	r2, r3
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d018      	beq.n	8002f66 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d109      	bne.n	8002f52 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	f000 813a 	beq.w	80031bc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f4c:	6878      	ldr	r0, [r7, #4]
 8002f4e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002f50:	e134      	b.n	80031bc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	f000 8130 	beq.w	80031bc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002f64:	e12a      	b.n	80031bc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	f003 0320 	and.w	r3, r3, #32
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	f040 8089 	bne.w	8003084 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a2b      	ldr	r2, [pc, #172]	@ (8003024 <HAL_DMA_IRQHandler+0xc74>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d04a      	beq.n	8003012 <HAL_DMA_IRQHandler+0xc62>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a29      	ldr	r2, [pc, #164]	@ (8003028 <HAL_DMA_IRQHandler+0xc78>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d045      	beq.n	8003012 <HAL_DMA_IRQHandler+0xc62>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a28      	ldr	r2, [pc, #160]	@ (800302c <HAL_DMA_IRQHandler+0xc7c>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d040      	beq.n	8003012 <HAL_DMA_IRQHandler+0xc62>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a26      	ldr	r2, [pc, #152]	@ (8003030 <HAL_DMA_IRQHandler+0xc80>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d03b      	beq.n	8003012 <HAL_DMA_IRQHandler+0xc62>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a25      	ldr	r2, [pc, #148]	@ (8003034 <HAL_DMA_IRQHandler+0xc84>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d036      	beq.n	8003012 <HAL_DMA_IRQHandler+0xc62>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a23      	ldr	r2, [pc, #140]	@ (8003038 <HAL_DMA_IRQHandler+0xc88>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d031      	beq.n	8003012 <HAL_DMA_IRQHandler+0xc62>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a22      	ldr	r2, [pc, #136]	@ (800303c <HAL_DMA_IRQHandler+0xc8c>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d02c      	beq.n	8003012 <HAL_DMA_IRQHandler+0xc62>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a20      	ldr	r2, [pc, #128]	@ (8003040 <HAL_DMA_IRQHandler+0xc90>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d027      	beq.n	8003012 <HAL_DMA_IRQHandler+0xc62>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a1f      	ldr	r2, [pc, #124]	@ (8003044 <HAL_DMA_IRQHandler+0xc94>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d022      	beq.n	8003012 <HAL_DMA_IRQHandler+0xc62>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a1d      	ldr	r2, [pc, #116]	@ (8003048 <HAL_DMA_IRQHandler+0xc98>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d01d      	beq.n	8003012 <HAL_DMA_IRQHandler+0xc62>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a1c      	ldr	r2, [pc, #112]	@ (800304c <HAL_DMA_IRQHandler+0xc9c>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d018      	beq.n	8003012 <HAL_DMA_IRQHandler+0xc62>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a1a      	ldr	r2, [pc, #104]	@ (8003050 <HAL_DMA_IRQHandler+0xca0>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d013      	beq.n	8003012 <HAL_DMA_IRQHandler+0xc62>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a19      	ldr	r2, [pc, #100]	@ (8003054 <HAL_DMA_IRQHandler+0xca4>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d00e      	beq.n	8003012 <HAL_DMA_IRQHandler+0xc62>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a17      	ldr	r2, [pc, #92]	@ (8003058 <HAL_DMA_IRQHandler+0xca8>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d009      	beq.n	8003012 <HAL_DMA_IRQHandler+0xc62>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a16      	ldr	r2, [pc, #88]	@ (800305c <HAL_DMA_IRQHandler+0xcac>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d004      	beq.n	8003012 <HAL_DMA_IRQHandler+0xc62>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a14      	ldr	r2, [pc, #80]	@ (8003060 <HAL_DMA_IRQHandler+0xcb0>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d128      	bne.n	8003064 <HAL_DMA_IRQHandler+0xcb4>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f022 0214 	bic.w	r2, r2, #20
 8003020:	601a      	str	r2, [r3, #0]
 8003022:	e027      	b.n	8003074 <HAL_DMA_IRQHandler+0xcc4>
 8003024:	40020010 	.word	0x40020010
 8003028:	40020028 	.word	0x40020028
 800302c:	40020040 	.word	0x40020040
 8003030:	40020058 	.word	0x40020058
 8003034:	40020070 	.word	0x40020070
 8003038:	40020088 	.word	0x40020088
 800303c:	400200a0 	.word	0x400200a0
 8003040:	400200b8 	.word	0x400200b8
 8003044:	40020410 	.word	0x40020410
 8003048:	40020428 	.word	0x40020428
 800304c:	40020440 	.word	0x40020440
 8003050:	40020458 	.word	0x40020458
 8003054:	40020470 	.word	0x40020470
 8003058:	40020488 	.word	0x40020488
 800305c:	400204a0 	.word	0x400204a0
 8003060:	400204b8 	.word	0x400204b8
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f022 020a 	bic.w	r2, r2, #10
 8003072:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2200      	movs	r2, #0
 8003080:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003088:	2b00      	cmp	r3, #0
 800308a:	f000 8097 	beq.w	80031bc <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003096:	e091      	b.n	80031bc <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800309c:	f003 031f 	and.w	r3, r3, #31
 80030a0:	2208      	movs	r2, #8
 80030a2:	409a      	lsls	r2, r3
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	4013      	ands	r3, r2
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	f000 8088 	beq.w	80031be <HAL_DMA_IRQHandler+0xe0e>
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	f003 0308 	and.w	r3, r3, #8
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	f000 8082 	beq.w	80031be <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a41      	ldr	r2, [pc, #260]	@ (80031c4 <HAL_DMA_IRQHandler+0xe14>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d04a      	beq.n	800315a <HAL_DMA_IRQHandler+0xdaa>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a3f      	ldr	r2, [pc, #252]	@ (80031c8 <HAL_DMA_IRQHandler+0xe18>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d045      	beq.n	800315a <HAL_DMA_IRQHandler+0xdaa>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a3e      	ldr	r2, [pc, #248]	@ (80031cc <HAL_DMA_IRQHandler+0xe1c>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d040      	beq.n	800315a <HAL_DMA_IRQHandler+0xdaa>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a3c      	ldr	r2, [pc, #240]	@ (80031d0 <HAL_DMA_IRQHandler+0xe20>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d03b      	beq.n	800315a <HAL_DMA_IRQHandler+0xdaa>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a3b      	ldr	r2, [pc, #236]	@ (80031d4 <HAL_DMA_IRQHandler+0xe24>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d036      	beq.n	800315a <HAL_DMA_IRQHandler+0xdaa>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a39      	ldr	r2, [pc, #228]	@ (80031d8 <HAL_DMA_IRQHandler+0xe28>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d031      	beq.n	800315a <HAL_DMA_IRQHandler+0xdaa>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a38      	ldr	r2, [pc, #224]	@ (80031dc <HAL_DMA_IRQHandler+0xe2c>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d02c      	beq.n	800315a <HAL_DMA_IRQHandler+0xdaa>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a36      	ldr	r2, [pc, #216]	@ (80031e0 <HAL_DMA_IRQHandler+0xe30>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d027      	beq.n	800315a <HAL_DMA_IRQHandler+0xdaa>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a35      	ldr	r2, [pc, #212]	@ (80031e4 <HAL_DMA_IRQHandler+0xe34>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d022      	beq.n	800315a <HAL_DMA_IRQHandler+0xdaa>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a33      	ldr	r2, [pc, #204]	@ (80031e8 <HAL_DMA_IRQHandler+0xe38>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d01d      	beq.n	800315a <HAL_DMA_IRQHandler+0xdaa>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a32      	ldr	r2, [pc, #200]	@ (80031ec <HAL_DMA_IRQHandler+0xe3c>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d018      	beq.n	800315a <HAL_DMA_IRQHandler+0xdaa>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a30      	ldr	r2, [pc, #192]	@ (80031f0 <HAL_DMA_IRQHandler+0xe40>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d013      	beq.n	800315a <HAL_DMA_IRQHandler+0xdaa>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a2f      	ldr	r2, [pc, #188]	@ (80031f4 <HAL_DMA_IRQHandler+0xe44>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d00e      	beq.n	800315a <HAL_DMA_IRQHandler+0xdaa>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a2d      	ldr	r2, [pc, #180]	@ (80031f8 <HAL_DMA_IRQHandler+0xe48>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d009      	beq.n	800315a <HAL_DMA_IRQHandler+0xdaa>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a2c      	ldr	r2, [pc, #176]	@ (80031fc <HAL_DMA_IRQHandler+0xe4c>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d004      	beq.n	800315a <HAL_DMA_IRQHandler+0xdaa>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a2a      	ldr	r2, [pc, #168]	@ (8003200 <HAL_DMA_IRQHandler+0xe50>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d108      	bne.n	800316c <HAL_DMA_IRQHandler+0xdbc>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f022 021c 	bic.w	r2, r2, #28
 8003168:	601a      	str	r2, [r3, #0]
 800316a:	e007      	b.n	800317c <HAL_DMA_IRQHandler+0xdcc>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f022 020e 	bic.w	r2, r2, #14
 800317a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003180:	f003 031f 	and.w	r3, r3, #31
 8003184:	2201      	movs	r2, #1
 8003186:	409a      	lsls	r2, r3
 8003188:	69fb      	ldr	r3, [r7, #28]
 800318a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2201      	movs	r2, #1
 8003190:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2201      	movs	r2, #1
 8003196:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2200      	movs	r2, #0
 800319e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d009      	beq.n	80031be <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	4798      	blx	r3
 80031b2:	e004      	b.n	80031be <HAL_DMA_IRQHandler+0xe0e>
          return;
 80031b4:	bf00      	nop
 80031b6:	e002      	b.n	80031be <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80031b8:	bf00      	nop
 80031ba:	e000      	b.n	80031be <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80031bc:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80031be:	3728      	adds	r7, #40	@ 0x28
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	40020010 	.word	0x40020010
 80031c8:	40020028 	.word	0x40020028
 80031cc:	40020040 	.word	0x40020040
 80031d0:	40020058 	.word	0x40020058
 80031d4:	40020070 	.word	0x40020070
 80031d8:	40020088 	.word	0x40020088
 80031dc:	400200a0 	.word	0x400200a0
 80031e0:	400200b8 	.word	0x400200b8
 80031e4:	40020410 	.word	0x40020410
 80031e8:	40020428 	.word	0x40020428
 80031ec:	40020440 	.word	0x40020440
 80031f0:	40020458 	.word	0x40020458
 80031f4:	40020470 	.word	0x40020470
 80031f8:	40020488 	.word	0x40020488
 80031fc:	400204a0 	.word	0x400204a0
 8003200:	400204b8 	.word	0x400204b8

08003204 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003204:	b480      	push	{r7}
 8003206:	b087      	sub	sp, #28
 8003208:	af00      	add	r7, sp, #0
 800320a:	60f8      	str	r0, [r7, #12]
 800320c:	60b9      	str	r1, [r7, #8]
 800320e:	607a      	str	r2, [r7, #4]
 8003210:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003216:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800321c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a7f      	ldr	r2, [pc, #508]	@ (8003420 <DMA_SetConfig+0x21c>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d072      	beq.n	800330e <DMA_SetConfig+0x10a>
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a7d      	ldr	r2, [pc, #500]	@ (8003424 <DMA_SetConfig+0x220>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d06d      	beq.n	800330e <DMA_SetConfig+0x10a>
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a7c      	ldr	r2, [pc, #496]	@ (8003428 <DMA_SetConfig+0x224>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d068      	beq.n	800330e <DMA_SetConfig+0x10a>
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a7a      	ldr	r2, [pc, #488]	@ (800342c <DMA_SetConfig+0x228>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d063      	beq.n	800330e <DMA_SetConfig+0x10a>
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a79      	ldr	r2, [pc, #484]	@ (8003430 <DMA_SetConfig+0x22c>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d05e      	beq.n	800330e <DMA_SetConfig+0x10a>
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a77      	ldr	r2, [pc, #476]	@ (8003434 <DMA_SetConfig+0x230>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d059      	beq.n	800330e <DMA_SetConfig+0x10a>
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a76      	ldr	r2, [pc, #472]	@ (8003438 <DMA_SetConfig+0x234>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d054      	beq.n	800330e <DMA_SetConfig+0x10a>
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a74      	ldr	r2, [pc, #464]	@ (800343c <DMA_SetConfig+0x238>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d04f      	beq.n	800330e <DMA_SetConfig+0x10a>
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a73      	ldr	r2, [pc, #460]	@ (8003440 <DMA_SetConfig+0x23c>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d04a      	beq.n	800330e <DMA_SetConfig+0x10a>
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a71      	ldr	r2, [pc, #452]	@ (8003444 <DMA_SetConfig+0x240>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d045      	beq.n	800330e <DMA_SetConfig+0x10a>
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4a70      	ldr	r2, [pc, #448]	@ (8003448 <DMA_SetConfig+0x244>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d040      	beq.n	800330e <DMA_SetConfig+0x10a>
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a6e      	ldr	r2, [pc, #440]	@ (800344c <DMA_SetConfig+0x248>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d03b      	beq.n	800330e <DMA_SetConfig+0x10a>
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a6d      	ldr	r2, [pc, #436]	@ (8003450 <DMA_SetConfig+0x24c>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d036      	beq.n	800330e <DMA_SetConfig+0x10a>
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a6b      	ldr	r2, [pc, #428]	@ (8003454 <DMA_SetConfig+0x250>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d031      	beq.n	800330e <DMA_SetConfig+0x10a>
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a6a      	ldr	r2, [pc, #424]	@ (8003458 <DMA_SetConfig+0x254>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d02c      	beq.n	800330e <DMA_SetConfig+0x10a>
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a68      	ldr	r2, [pc, #416]	@ (800345c <DMA_SetConfig+0x258>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d027      	beq.n	800330e <DMA_SetConfig+0x10a>
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a67      	ldr	r2, [pc, #412]	@ (8003460 <DMA_SetConfig+0x25c>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d022      	beq.n	800330e <DMA_SetConfig+0x10a>
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a65      	ldr	r2, [pc, #404]	@ (8003464 <DMA_SetConfig+0x260>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d01d      	beq.n	800330e <DMA_SetConfig+0x10a>
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a64      	ldr	r2, [pc, #400]	@ (8003468 <DMA_SetConfig+0x264>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d018      	beq.n	800330e <DMA_SetConfig+0x10a>
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a62      	ldr	r2, [pc, #392]	@ (800346c <DMA_SetConfig+0x268>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d013      	beq.n	800330e <DMA_SetConfig+0x10a>
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a61      	ldr	r2, [pc, #388]	@ (8003470 <DMA_SetConfig+0x26c>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d00e      	beq.n	800330e <DMA_SetConfig+0x10a>
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a5f      	ldr	r2, [pc, #380]	@ (8003474 <DMA_SetConfig+0x270>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d009      	beq.n	800330e <DMA_SetConfig+0x10a>
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a5e      	ldr	r2, [pc, #376]	@ (8003478 <DMA_SetConfig+0x274>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d004      	beq.n	800330e <DMA_SetConfig+0x10a>
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a5c      	ldr	r2, [pc, #368]	@ (800347c <DMA_SetConfig+0x278>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d101      	bne.n	8003312 <DMA_SetConfig+0x10e>
 800330e:	2301      	movs	r3, #1
 8003310:	e000      	b.n	8003314 <DMA_SetConfig+0x110>
 8003312:	2300      	movs	r3, #0
 8003314:	2b00      	cmp	r3, #0
 8003316:	d00d      	beq.n	8003334 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800331c:	68fa      	ldr	r2, [r7, #12]
 800331e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003320:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003326:	2b00      	cmp	r3, #0
 8003328:	d004      	beq.n	8003334 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800332e:	68fa      	ldr	r2, [r7, #12]
 8003330:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003332:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a39      	ldr	r2, [pc, #228]	@ (8003420 <DMA_SetConfig+0x21c>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d04a      	beq.n	80033d4 <DMA_SetConfig+0x1d0>
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a38      	ldr	r2, [pc, #224]	@ (8003424 <DMA_SetConfig+0x220>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d045      	beq.n	80033d4 <DMA_SetConfig+0x1d0>
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a36      	ldr	r2, [pc, #216]	@ (8003428 <DMA_SetConfig+0x224>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d040      	beq.n	80033d4 <DMA_SetConfig+0x1d0>
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a35      	ldr	r2, [pc, #212]	@ (800342c <DMA_SetConfig+0x228>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d03b      	beq.n	80033d4 <DMA_SetConfig+0x1d0>
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a33      	ldr	r2, [pc, #204]	@ (8003430 <DMA_SetConfig+0x22c>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d036      	beq.n	80033d4 <DMA_SetConfig+0x1d0>
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a32      	ldr	r2, [pc, #200]	@ (8003434 <DMA_SetConfig+0x230>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d031      	beq.n	80033d4 <DMA_SetConfig+0x1d0>
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a30      	ldr	r2, [pc, #192]	@ (8003438 <DMA_SetConfig+0x234>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d02c      	beq.n	80033d4 <DMA_SetConfig+0x1d0>
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a2f      	ldr	r2, [pc, #188]	@ (800343c <DMA_SetConfig+0x238>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d027      	beq.n	80033d4 <DMA_SetConfig+0x1d0>
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a2d      	ldr	r2, [pc, #180]	@ (8003440 <DMA_SetConfig+0x23c>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d022      	beq.n	80033d4 <DMA_SetConfig+0x1d0>
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a2c      	ldr	r2, [pc, #176]	@ (8003444 <DMA_SetConfig+0x240>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d01d      	beq.n	80033d4 <DMA_SetConfig+0x1d0>
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a2a      	ldr	r2, [pc, #168]	@ (8003448 <DMA_SetConfig+0x244>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d018      	beq.n	80033d4 <DMA_SetConfig+0x1d0>
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a29      	ldr	r2, [pc, #164]	@ (800344c <DMA_SetConfig+0x248>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d013      	beq.n	80033d4 <DMA_SetConfig+0x1d0>
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a27      	ldr	r2, [pc, #156]	@ (8003450 <DMA_SetConfig+0x24c>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d00e      	beq.n	80033d4 <DMA_SetConfig+0x1d0>
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a26      	ldr	r2, [pc, #152]	@ (8003454 <DMA_SetConfig+0x250>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d009      	beq.n	80033d4 <DMA_SetConfig+0x1d0>
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a24      	ldr	r2, [pc, #144]	@ (8003458 <DMA_SetConfig+0x254>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d004      	beq.n	80033d4 <DMA_SetConfig+0x1d0>
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a23      	ldr	r2, [pc, #140]	@ (800345c <DMA_SetConfig+0x258>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d101      	bne.n	80033d8 <DMA_SetConfig+0x1d4>
 80033d4:	2301      	movs	r3, #1
 80033d6:	e000      	b.n	80033da <DMA_SetConfig+0x1d6>
 80033d8:	2300      	movs	r3, #0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d059      	beq.n	8003492 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033e2:	f003 031f 	and.w	r3, r3, #31
 80033e6:	223f      	movs	r2, #63	@ 0x3f
 80033e8:	409a      	lsls	r2, r3
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80033fc:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	683a      	ldr	r2, [r7, #0]
 8003404:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	2b40      	cmp	r3, #64	@ 0x40
 800340c:	d138      	bne.n	8003480 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	68ba      	ldr	r2, [r7, #8]
 800341c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800341e:	e086      	b.n	800352e <DMA_SetConfig+0x32a>
 8003420:	40020010 	.word	0x40020010
 8003424:	40020028 	.word	0x40020028
 8003428:	40020040 	.word	0x40020040
 800342c:	40020058 	.word	0x40020058
 8003430:	40020070 	.word	0x40020070
 8003434:	40020088 	.word	0x40020088
 8003438:	400200a0 	.word	0x400200a0
 800343c:	400200b8 	.word	0x400200b8
 8003440:	40020410 	.word	0x40020410
 8003444:	40020428 	.word	0x40020428
 8003448:	40020440 	.word	0x40020440
 800344c:	40020458 	.word	0x40020458
 8003450:	40020470 	.word	0x40020470
 8003454:	40020488 	.word	0x40020488
 8003458:	400204a0 	.word	0x400204a0
 800345c:	400204b8 	.word	0x400204b8
 8003460:	58025408 	.word	0x58025408
 8003464:	5802541c 	.word	0x5802541c
 8003468:	58025430 	.word	0x58025430
 800346c:	58025444 	.word	0x58025444
 8003470:	58025458 	.word	0x58025458
 8003474:	5802546c 	.word	0x5802546c
 8003478:	58025480 	.word	0x58025480
 800347c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	68ba      	ldr	r2, [r7, #8]
 8003486:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	687a      	ldr	r2, [r7, #4]
 800348e:	60da      	str	r2, [r3, #12]
}
 8003490:	e04d      	b.n	800352e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a29      	ldr	r2, [pc, #164]	@ (800353c <DMA_SetConfig+0x338>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d022      	beq.n	80034e2 <DMA_SetConfig+0x2de>
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a27      	ldr	r2, [pc, #156]	@ (8003540 <DMA_SetConfig+0x33c>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d01d      	beq.n	80034e2 <DMA_SetConfig+0x2de>
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a26      	ldr	r2, [pc, #152]	@ (8003544 <DMA_SetConfig+0x340>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d018      	beq.n	80034e2 <DMA_SetConfig+0x2de>
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a24      	ldr	r2, [pc, #144]	@ (8003548 <DMA_SetConfig+0x344>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d013      	beq.n	80034e2 <DMA_SetConfig+0x2de>
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a23      	ldr	r2, [pc, #140]	@ (800354c <DMA_SetConfig+0x348>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d00e      	beq.n	80034e2 <DMA_SetConfig+0x2de>
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a21      	ldr	r2, [pc, #132]	@ (8003550 <DMA_SetConfig+0x34c>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d009      	beq.n	80034e2 <DMA_SetConfig+0x2de>
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a20      	ldr	r2, [pc, #128]	@ (8003554 <DMA_SetConfig+0x350>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d004      	beq.n	80034e2 <DMA_SetConfig+0x2de>
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a1e      	ldr	r2, [pc, #120]	@ (8003558 <DMA_SetConfig+0x354>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d101      	bne.n	80034e6 <DMA_SetConfig+0x2e2>
 80034e2:	2301      	movs	r3, #1
 80034e4:	e000      	b.n	80034e8 <DMA_SetConfig+0x2e4>
 80034e6:	2300      	movs	r3, #0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d020      	beq.n	800352e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034f0:	f003 031f 	and.w	r3, r3, #31
 80034f4:	2201      	movs	r2, #1
 80034f6:	409a      	lsls	r2, r3
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	683a      	ldr	r2, [r7, #0]
 8003502:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	2b40      	cmp	r3, #64	@ 0x40
 800350a:	d108      	bne.n	800351e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	687a      	ldr	r2, [r7, #4]
 8003512:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	68ba      	ldr	r2, [r7, #8]
 800351a:	60da      	str	r2, [r3, #12]
}
 800351c:	e007      	b.n	800352e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	68ba      	ldr	r2, [r7, #8]
 8003524:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	687a      	ldr	r2, [r7, #4]
 800352c:	60da      	str	r2, [r3, #12]
}
 800352e:	bf00      	nop
 8003530:	371c      	adds	r7, #28
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr
 800353a:	bf00      	nop
 800353c:	58025408 	.word	0x58025408
 8003540:	5802541c 	.word	0x5802541c
 8003544:	58025430 	.word	0x58025430
 8003548:	58025444 	.word	0x58025444
 800354c:	58025458 	.word	0x58025458
 8003550:	5802546c 	.word	0x5802546c
 8003554:	58025480 	.word	0x58025480
 8003558:	58025494 	.word	0x58025494

0800355c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800355c:	b480      	push	{r7}
 800355e:	b085      	sub	sp, #20
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a42      	ldr	r2, [pc, #264]	@ (8003674 <DMA_CalcBaseAndBitshift+0x118>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d04a      	beq.n	8003604 <DMA_CalcBaseAndBitshift+0xa8>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a41      	ldr	r2, [pc, #260]	@ (8003678 <DMA_CalcBaseAndBitshift+0x11c>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d045      	beq.n	8003604 <DMA_CalcBaseAndBitshift+0xa8>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a3f      	ldr	r2, [pc, #252]	@ (800367c <DMA_CalcBaseAndBitshift+0x120>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d040      	beq.n	8003604 <DMA_CalcBaseAndBitshift+0xa8>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a3e      	ldr	r2, [pc, #248]	@ (8003680 <DMA_CalcBaseAndBitshift+0x124>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d03b      	beq.n	8003604 <DMA_CalcBaseAndBitshift+0xa8>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a3c      	ldr	r2, [pc, #240]	@ (8003684 <DMA_CalcBaseAndBitshift+0x128>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d036      	beq.n	8003604 <DMA_CalcBaseAndBitshift+0xa8>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a3b      	ldr	r2, [pc, #236]	@ (8003688 <DMA_CalcBaseAndBitshift+0x12c>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d031      	beq.n	8003604 <DMA_CalcBaseAndBitshift+0xa8>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a39      	ldr	r2, [pc, #228]	@ (800368c <DMA_CalcBaseAndBitshift+0x130>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d02c      	beq.n	8003604 <DMA_CalcBaseAndBitshift+0xa8>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a38      	ldr	r2, [pc, #224]	@ (8003690 <DMA_CalcBaseAndBitshift+0x134>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d027      	beq.n	8003604 <DMA_CalcBaseAndBitshift+0xa8>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a36      	ldr	r2, [pc, #216]	@ (8003694 <DMA_CalcBaseAndBitshift+0x138>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d022      	beq.n	8003604 <DMA_CalcBaseAndBitshift+0xa8>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a35      	ldr	r2, [pc, #212]	@ (8003698 <DMA_CalcBaseAndBitshift+0x13c>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d01d      	beq.n	8003604 <DMA_CalcBaseAndBitshift+0xa8>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a33      	ldr	r2, [pc, #204]	@ (800369c <DMA_CalcBaseAndBitshift+0x140>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d018      	beq.n	8003604 <DMA_CalcBaseAndBitshift+0xa8>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a32      	ldr	r2, [pc, #200]	@ (80036a0 <DMA_CalcBaseAndBitshift+0x144>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d013      	beq.n	8003604 <DMA_CalcBaseAndBitshift+0xa8>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a30      	ldr	r2, [pc, #192]	@ (80036a4 <DMA_CalcBaseAndBitshift+0x148>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d00e      	beq.n	8003604 <DMA_CalcBaseAndBitshift+0xa8>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a2f      	ldr	r2, [pc, #188]	@ (80036a8 <DMA_CalcBaseAndBitshift+0x14c>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d009      	beq.n	8003604 <DMA_CalcBaseAndBitshift+0xa8>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a2d      	ldr	r2, [pc, #180]	@ (80036ac <DMA_CalcBaseAndBitshift+0x150>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d004      	beq.n	8003604 <DMA_CalcBaseAndBitshift+0xa8>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a2c      	ldr	r2, [pc, #176]	@ (80036b0 <DMA_CalcBaseAndBitshift+0x154>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d101      	bne.n	8003608 <DMA_CalcBaseAndBitshift+0xac>
 8003604:	2301      	movs	r3, #1
 8003606:	e000      	b.n	800360a <DMA_CalcBaseAndBitshift+0xae>
 8003608:	2300      	movs	r3, #0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d024      	beq.n	8003658 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	b2db      	uxtb	r3, r3
 8003614:	3b10      	subs	r3, #16
 8003616:	4a27      	ldr	r2, [pc, #156]	@ (80036b4 <DMA_CalcBaseAndBitshift+0x158>)
 8003618:	fba2 2303 	umull	r2, r3, r2, r3
 800361c:	091b      	lsrs	r3, r3, #4
 800361e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	f003 0307 	and.w	r3, r3, #7
 8003626:	4a24      	ldr	r2, [pc, #144]	@ (80036b8 <DMA_CalcBaseAndBitshift+0x15c>)
 8003628:	5cd3      	ldrb	r3, [r2, r3]
 800362a:	461a      	mov	r2, r3
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2b03      	cmp	r3, #3
 8003634:	d908      	bls.n	8003648 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	461a      	mov	r2, r3
 800363c:	4b1f      	ldr	r3, [pc, #124]	@ (80036bc <DMA_CalcBaseAndBitshift+0x160>)
 800363e:	4013      	ands	r3, r2
 8003640:	1d1a      	adds	r2, r3, #4
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	659a      	str	r2, [r3, #88]	@ 0x58
 8003646:	e00d      	b.n	8003664 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	461a      	mov	r2, r3
 800364e:	4b1b      	ldr	r3, [pc, #108]	@ (80036bc <DMA_CalcBaseAndBitshift+0x160>)
 8003650:	4013      	ands	r3, r2
 8003652:	687a      	ldr	r2, [r7, #4]
 8003654:	6593      	str	r3, [r2, #88]	@ 0x58
 8003656:	e005      	b.n	8003664 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003668:	4618      	mov	r0, r3
 800366a:	3714      	adds	r7, #20
 800366c:	46bd      	mov	sp, r7
 800366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003672:	4770      	bx	lr
 8003674:	40020010 	.word	0x40020010
 8003678:	40020028 	.word	0x40020028
 800367c:	40020040 	.word	0x40020040
 8003680:	40020058 	.word	0x40020058
 8003684:	40020070 	.word	0x40020070
 8003688:	40020088 	.word	0x40020088
 800368c:	400200a0 	.word	0x400200a0
 8003690:	400200b8 	.word	0x400200b8
 8003694:	40020410 	.word	0x40020410
 8003698:	40020428 	.word	0x40020428
 800369c:	40020440 	.word	0x40020440
 80036a0:	40020458 	.word	0x40020458
 80036a4:	40020470 	.word	0x40020470
 80036a8:	40020488 	.word	0x40020488
 80036ac:	400204a0 	.word	0x400204a0
 80036b0:	400204b8 	.word	0x400204b8
 80036b4:	aaaaaaab 	.word	0xaaaaaaab
 80036b8:	0800da64 	.word	0x0800da64
 80036bc:	fffffc00 	.word	0xfffffc00

080036c0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b085      	sub	sp, #20
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036c8:	2300      	movs	r3, #0
 80036ca:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	699b      	ldr	r3, [r3, #24]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d120      	bne.n	8003716 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036d8:	2b03      	cmp	r3, #3
 80036da:	d858      	bhi.n	800378e <DMA_CheckFifoParam+0xce>
 80036dc:	a201      	add	r2, pc, #4	@ (adr r2, 80036e4 <DMA_CheckFifoParam+0x24>)
 80036de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036e2:	bf00      	nop
 80036e4:	080036f5 	.word	0x080036f5
 80036e8:	08003707 	.word	0x08003707
 80036ec:	080036f5 	.word	0x080036f5
 80036f0:	0800378f 	.word	0x0800378f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036f8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d048      	beq.n	8003792 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003704:	e045      	b.n	8003792 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800370a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800370e:	d142      	bne.n	8003796 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003714:	e03f      	b.n	8003796 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	699b      	ldr	r3, [r3, #24]
 800371a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800371e:	d123      	bne.n	8003768 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003724:	2b03      	cmp	r3, #3
 8003726:	d838      	bhi.n	800379a <DMA_CheckFifoParam+0xda>
 8003728:	a201      	add	r2, pc, #4	@ (adr r2, 8003730 <DMA_CheckFifoParam+0x70>)
 800372a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800372e:	bf00      	nop
 8003730:	08003741 	.word	0x08003741
 8003734:	08003747 	.word	0x08003747
 8003738:	08003741 	.word	0x08003741
 800373c:	08003759 	.word	0x08003759
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	73fb      	strb	r3, [r7, #15]
        break;
 8003744:	e030      	b.n	80037a8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800374a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800374e:	2b00      	cmp	r3, #0
 8003750:	d025      	beq.n	800379e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003756:	e022      	b.n	800379e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800375c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003760:	d11f      	bne.n	80037a2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003766:	e01c      	b.n	80037a2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800376c:	2b02      	cmp	r3, #2
 800376e:	d902      	bls.n	8003776 <DMA_CheckFifoParam+0xb6>
 8003770:	2b03      	cmp	r3, #3
 8003772:	d003      	beq.n	800377c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8003774:	e018      	b.n	80037a8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	73fb      	strb	r3, [r7, #15]
        break;
 800377a:	e015      	b.n	80037a8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003780:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003784:	2b00      	cmp	r3, #0
 8003786:	d00e      	beq.n	80037a6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	73fb      	strb	r3, [r7, #15]
    break;
 800378c:	e00b      	b.n	80037a6 <DMA_CheckFifoParam+0xe6>
        break;
 800378e:	bf00      	nop
 8003790:	e00a      	b.n	80037a8 <DMA_CheckFifoParam+0xe8>
        break;
 8003792:	bf00      	nop
 8003794:	e008      	b.n	80037a8 <DMA_CheckFifoParam+0xe8>
        break;
 8003796:	bf00      	nop
 8003798:	e006      	b.n	80037a8 <DMA_CheckFifoParam+0xe8>
        break;
 800379a:	bf00      	nop
 800379c:	e004      	b.n	80037a8 <DMA_CheckFifoParam+0xe8>
        break;
 800379e:	bf00      	nop
 80037a0:	e002      	b.n	80037a8 <DMA_CheckFifoParam+0xe8>
        break;
 80037a2:	bf00      	nop
 80037a4:	e000      	b.n	80037a8 <DMA_CheckFifoParam+0xe8>
    break;
 80037a6:	bf00      	nop
    }
  }

  return status;
 80037a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3714      	adds	r7, #20
 80037ae:	46bd      	mov	sp, r7
 80037b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b4:	4770      	bx	lr
 80037b6:	bf00      	nop

080037b8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b085      	sub	sp, #20
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a38      	ldr	r2, [pc, #224]	@ (80038ac <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d022      	beq.n	8003816 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a36      	ldr	r2, [pc, #216]	@ (80038b0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d01d      	beq.n	8003816 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a35      	ldr	r2, [pc, #212]	@ (80038b4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d018      	beq.n	8003816 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a33      	ldr	r2, [pc, #204]	@ (80038b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d013      	beq.n	8003816 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a32      	ldr	r2, [pc, #200]	@ (80038bc <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d00e      	beq.n	8003816 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a30      	ldr	r2, [pc, #192]	@ (80038c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d009      	beq.n	8003816 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a2f      	ldr	r2, [pc, #188]	@ (80038c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d004      	beq.n	8003816 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a2d      	ldr	r2, [pc, #180]	@ (80038c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d101      	bne.n	800381a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8003816:	2301      	movs	r3, #1
 8003818:	e000      	b.n	800381c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800381a:	2300      	movs	r3, #0
 800381c:	2b00      	cmp	r3, #0
 800381e:	d01a      	beq.n	8003856 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	b2db      	uxtb	r3, r3
 8003826:	3b08      	subs	r3, #8
 8003828:	4a28      	ldr	r2, [pc, #160]	@ (80038cc <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800382a:	fba2 2303 	umull	r2, r3, r2, r3
 800382e:	091b      	lsrs	r3, r3, #4
 8003830:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003832:	68fa      	ldr	r2, [r7, #12]
 8003834:	4b26      	ldr	r3, [pc, #152]	@ (80038d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8003836:	4413      	add	r3, r2
 8003838:	009b      	lsls	r3, r3, #2
 800383a:	461a      	mov	r2, r3
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	4a24      	ldr	r2, [pc, #144]	@ (80038d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8003844:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	f003 031f 	and.w	r3, r3, #31
 800384c:	2201      	movs	r2, #1
 800384e:	409a      	lsls	r2, r3
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8003854:	e024      	b.n	80038a0 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	b2db      	uxtb	r3, r3
 800385c:	3b10      	subs	r3, #16
 800385e:	4a1e      	ldr	r2, [pc, #120]	@ (80038d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8003860:	fba2 2303 	umull	r2, r3, r2, r3
 8003864:	091b      	lsrs	r3, r3, #4
 8003866:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	4a1c      	ldr	r2, [pc, #112]	@ (80038dc <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d806      	bhi.n	800387e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	4a1b      	ldr	r2, [pc, #108]	@ (80038e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d902      	bls.n	800387e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	3308      	adds	r3, #8
 800387c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800387e:	68fa      	ldr	r2, [r7, #12]
 8003880:	4b18      	ldr	r3, [pc, #96]	@ (80038e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8003882:	4413      	add	r3, r2
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	461a      	mov	r2, r3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	4a16      	ldr	r2, [pc, #88]	@ (80038e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8003890:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	f003 031f 	and.w	r3, r3, #31
 8003898:	2201      	movs	r2, #1
 800389a:	409a      	lsls	r2, r3
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80038a0:	bf00      	nop
 80038a2:	3714      	adds	r7, #20
 80038a4:	46bd      	mov	sp, r7
 80038a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038aa:	4770      	bx	lr
 80038ac:	58025408 	.word	0x58025408
 80038b0:	5802541c 	.word	0x5802541c
 80038b4:	58025430 	.word	0x58025430
 80038b8:	58025444 	.word	0x58025444
 80038bc:	58025458 	.word	0x58025458
 80038c0:	5802546c 	.word	0x5802546c
 80038c4:	58025480 	.word	0x58025480
 80038c8:	58025494 	.word	0x58025494
 80038cc:	cccccccd 	.word	0xcccccccd
 80038d0:	16009600 	.word	0x16009600
 80038d4:	58025880 	.word	0x58025880
 80038d8:	aaaaaaab 	.word	0xaaaaaaab
 80038dc:	400204b8 	.word	0x400204b8
 80038e0:	4002040f 	.word	0x4002040f
 80038e4:	10008200 	.word	0x10008200
 80038e8:	40020880 	.word	0x40020880

080038ec <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b085      	sub	sp, #20
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d04a      	beq.n	8003998 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2b08      	cmp	r3, #8
 8003906:	d847      	bhi.n	8003998 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a25      	ldr	r2, [pc, #148]	@ (80039a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d022      	beq.n	8003958 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a24      	ldr	r2, [pc, #144]	@ (80039a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d01d      	beq.n	8003958 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a22      	ldr	r2, [pc, #136]	@ (80039ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d018      	beq.n	8003958 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a21      	ldr	r2, [pc, #132]	@ (80039b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d013      	beq.n	8003958 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a1f      	ldr	r2, [pc, #124]	@ (80039b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d00e      	beq.n	8003958 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a1e      	ldr	r2, [pc, #120]	@ (80039b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d009      	beq.n	8003958 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a1c      	ldr	r2, [pc, #112]	@ (80039bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d004      	beq.n	8003958 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a1b      	ldr	r2, [pc, #108]	@ (80039c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d101      	bne.n	800395c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003958:	2301      	movs	r3, #1
 800395a:	e000      	b.n	800395e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800395c:	2300      	movs	r3, #0
 800395e:	2b00      	cmp	r3, #0
 8003960:	d00a      	beq.n	8003978 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003962:	68fa      	ldr	r2, [r7, #12]
 8003964:	4b17      	ldr	r3, [pc, #92]	@ (80039c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8003966:	4413      	add	r3, r2
 8003968:	009b      	lsls	r3, r3, #2
 800396a:	461a      	mov	r2, r3
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	4a15      	ldr	r2, [pc, #84]	@ (80039c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8003974:	671a      	str	r2, [r3, #112]	@ 0x70
 8003976:	e009      	b.n	800398c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003978:	68fa      	ldr	r2, [r7, #12]
 800397a:	4b14      	ldr	r3, [pc, #80]	@ (80039cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800397c:	4413      	add	r3, r2
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	461a      	mov	r2, r3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a11      	ldr	r2, [pc, #68]	@ (80039d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800398a:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	3b01      	subs	r3, #1
 8003990:	2201      	movs	r2, #1
 8003992:	409a      	lsls	r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8003998:	bf00      	nop
 800399a:	3714      	adds	r7, #20
 800399c:	46bd      	mov	sp, r7
 800399e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a2:	4770      	bx	lr
 80039a4:	58025408 	.word	0x58025408
 80039a8:	5802541c 	.word	0x5802541c
 80039ac:	58025430 	.word	0x58025430
 80039b0:	58025444 	.word	0x58025444
 80039b4:	58025458 	.word	0x58025458
 80039b8:	5802546c 	.word	0x5802546c
 80039bc:	58025480 	.word	0x58025480
 80039c0:	58025494 	.word	0x58025494
 80039c4:	1600963f 	.word	0x1600963f
 80039c8:	58025940 	.word	0x58025940
 80039cc:	1000823f 	.word	0x1000823f
 80039d0:	40020940 	.word	0x40020940

080039d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b089      	sub	sp, #36	@ 0x24
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
 80039dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80039de:	2300      	movs	r3, #0
 80039e0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80039e2:	4b89      	ldr	r3, [pc, #548]	@ (8003c08 <HAL_GPIO_Init+0x234>)
 80039e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80039e6:	e194      	b.n	8003d12 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	2101      	movs	r1, #1
 80039ee:	69fb      	ldr	r3, [r7, #28]
 80039f0:	fa01 f303 	lsl.w	r3, r1, r3
 80039f4:	4013      	ands	r3, r2
 80039f6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	f000 8186 	beq.w	8003d0c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	f003 0303 	and.w	r3, r3, #3
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d005      	beq.n	8003a18 <HAL_GPIO_Init+0x44>
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	f003 0303 	and.w	r3, r3, #3
 8003a14:	2b02      	cmp	r3, #2
 8003a16:	d130      	bne.n	8003a7a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	005b      	lsls	r3, r3, #1
 8003a22:	2203      	movs	r2, #3
 8003a24:	fa02 f303 	lsl.w	r3, r2, r3
 8003a28:	43db      	mvns	r3, r3
 8003a2a:	69ba      	ldr	r2, [r7, #24]
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	68da      	ldr	r2, [r3, #12]
 8003a34:	69fb      	ldr	r3, [r7, #28]
 8003a36:	005b      	lsls	r3, r3, #1
 8003a38:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3c:	69ba      	ldr	r2, [r7, #24]
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	69ba      	ldr	r2, [r7, #24]
 8003a46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003a4e:	2201      	movs	r2, #1
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	fa02 f303 	lsl.w	r3, r2, r3
 8003a56:	43db      	mvns	r3, r3
 8003a58:	69ba      	ldr	r2, [r7, #24]
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	091b      	lsrs	r3, r3, #4
 8003a64:	f003 0201 	and.w	r2, r3, #1
 8003a68:	69fb      	ldr	r3, [r7, #28]
 8003a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a6e:	69ba      	ldr	r2, [r7, #24]
 8003a70:	4313      	orrs	r3, r2
 8003a72:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	69ba      	ldr	r2, [r7, #24]
 8003a78:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	f003 0303 	and.w	r3, r3, #3
 8003a82:	2b03      	cmp	r3, #3
 8003a84:	d017      	beq.n	8003ab6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	68db      	ldr	r3, [r3, #12]
 8003a8a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	005b      	lsls	r3, r3, #1
 8003a90:	2203      	movs	r2, #3
 8003a92:	fa02 f303 	lsl.w	r3, r2, r3
 8003a96:	43db      	mvns	r3, r3
 8003a98:	69ba      	ldr	r2, [r7, #24]
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	689a      	ldr	r2, [r3, #8]
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	005b      	lsls	r3, r3, #1
 8003aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aaa:	69ba      	ldr	r2, [r7, #24]
 8003aac:	4313      	orrs	r3, r2
 8003aae:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	69ba      	ldr	r2, [r7, #24]
 8003ab4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	f003 0303 	and.w	r3, r3, #3
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d123      	bne.n	8003b0a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003ac2:	69fb      	ldr	r3, [r7, #28]
 8003ac4:	08da      	lsrs	r2, r3, #3
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	3208      	adds	r2, #8
 8003aca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ace:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	f003 0307 	and.w	r3, r3, #7
 8003ad6:	009b      	lsls	r3, r3, #2
 8003ad8:	220f      	movs	r2, #15
 8003ada:	fa02 f303 	lsl.w	r3, r2, r3
 8003ade:	43db      	mvns	r3, r3
 8003ae0:	69ba      	ldr	r2, [r7, #24]
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	691a      	ldr	r2, [r3, #16]
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	f003 0307 	and.w	r3, r3, #7
 8003af0:	009b      	lsls	r3, r3, #2
 8003af2:	fa02 f303 	lsl.w	r3, r2, r3
 8003af6:	69ba      	ldr	r2, [r7, #24]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003afc:	69fb      	ldr	r3, [r7, #28]
 8003afe:	08da      	lsrs	r2, r3, #3
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	3208      	adds	r2, #8
 8003b04:	69b9      	ldr	r1, [r7, #24]
 8003b06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003b10:	69fb      	ldr	r3, [r7, #28]
 8003b12:	005b      	lsls	r3, r3, #1
 8003b14:	2203      	movs	r2, #3
 8003b16:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1a:	43db      	mvns	r3, r3
 8003b1c:	69ba      	ldr	r2, [r7, #24]
 8003b1e:	4013      	ands	r3, r2
 8003b20:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	f003 0203 	and.w	r2, r3, #3
 8003b2a:	69fb      	ldr	r3, [r7, #28]
 8003b2c:	005b      	lsls	r3, r3, #1
 8003b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b32:	69ba      	ldr	r2, [r7, #24]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	69ba      	ldr	r2, [r7, #24]
 8003b3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	f000 80e0 	beq.w	8003d0c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b4c:	4b2f      	ldr	r3, [pc, #188]	@ (8003c0c <HAL_GPIO_Init+0x238>)
 8003b4e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003b52:	4a2e      	ldr	r2, [pc, #184]	@ (8003c0c <HAL_GPIO_Init+0x238>)
 8003b54:	f043 0302 	orr.w	r3, r3, #2
 8003b58:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003b5c:	4b2b      	ldr	r3, [pc, #172]	@ (8003c0c <HAL_GPIO_Init+0x238>)
 8003b5e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003b62:	f003 0302 	and.w	r3, r3, #2
 8003b66:	60fb      	str	r3, [r7, #12]
 8003b68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b6a:	4a29      	ldr	r2, [pc, #164]	@ (8003c10 <HAL_GPIO_Init+0x23c>)
 8003b6c:	69fb      	ldr	r3, [r7, #28]
 8003b6e:	089b      	lsrs	r3, r3, #2
 8003b70:	3302      	adds	r3, #2
 8003b72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003b78:	69fb      	ldr	r3, [r7, #28]
 8003b7a:	f003 0303 	and.w	r3, r3, #3
 8003b7e:	009b      	lsls	r3, r3, #2
 8003b80:	220f      	movs	r2, #15
 8003b82:	fa02 f303 	lsl.w	r3, r2, r3
 8003b86:	43db      	mvns	r3, r3
 8003b88:	69ba      	ldr	r2, [r7, #24]
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4a20      	ldr	r2, [pc, #128]	@ (8003c14 <HAL_GPIO_Init+0x240>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d052      	beq.n	8003c3c <HAL_GPIO_Init+0x268>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	4a1f      	ldr	r2, [pc, #124]	@ (8003c18 <HAL_GPIO_Init+0x244>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d031      	beq.n	8003c02 <HAL_GPIO_Init+0x22e>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	4a1e      	ldr	r2, [pc, #120]	@ (8003c1c <HAL_GPIO_Init+0x248>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d02b      	beq.n	8003bfe <HAL_GPIO_Init+0x22a>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	4a1d      	ldr	r2, [pc, #116]	@ (8003c20 <HAL_GPIO_Init+0x24c>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d025      	beq.n	8003bfa <HAL_GPIO_Init+0x226>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	4a1c      	ldr	r2, [pc, #112]	@ (8003c24 <HAL_GPIO_Init+0x250>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d01f      	beq.n	8003bf6 <HAL_GPIO_Init+0x222>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4a1b      	ldr	r2, [pc, #108]	@ (8003c28 <HAL_GPIO_Init+0x254>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d019      	beq.n	8003bf2 <HAL_GPIO_Init+0x21e>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	4a1a      	ldr	r2, [pc, #104]	@ (8003c2c <HAL_GPIO_Init+0x258>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d013      	beq.n	8003bee <HAL_GPIO_Init+0x21a>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	4a19      	ldr	r2, [pc, #100]	@ (8003c30 <HAL_GPIO_Init+0x25c>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d00d      	beq.n	8003bea <HAL_GPIO_Init+0x216>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4a18      	ldr	r2, [pc, #96]	@ (8003c34 <HAL_GPIO_Init+0x260>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d007      	beq.n	8003be6 <HAL_GPIO_Init+0x212>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	4a17      	ldr	r2, [pc, #92]	@ (8003c38 <HAL_GPIO_Init+0x264>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d101      	bne.n	8003be2 <HAL_GPIO_Init+0x20e>
 8003bde:	2309      	movs	r3, #9
 8003be0:	e02d      	b.n	8003c3e <HAL_GPIO_Init+0x26a>
 8003be2:	230a      	movs	r3, #10
 8003be4:	e02b      	b.n	8003c3e <HAL_GPIO_Init+0x26a>
 8003be6:	2308      	movs	r3, #8
 8003be8:	e029      	b.n	8003c3e <HAL_GPIO_Init+0x26a>
 8003bea:	2307      	movs	r3, #7
 8003bec:	e027      	b.n	8003c3e <HAL_GPIO_Init+0x26a>
 8003bee:	2306      	movs	r3, #6
 8003bf0:	e025      	b.n	8003c3e <HAL_GPIO_Init+0x26a>
 8003bf2:	2305      	movs	r3, #5
 8003bf4:	e023      	b.n	8003c3e <HAL_GPIO_Init+0x26a>
 8003bf6:	2304      	movs	r3, #4
 8003bf8:	e021      	b.n	8003c3e <HAL_GPIO_Init+0x26a>
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	e01f      	b.n	8003c3e <HAL_GPIO_Init+0x26a>
 8003bfe:	2302      	movs	r3, #2
 8003c00:	e01d      	b.n	8003c3e <HAL_GPIO_Init+0x26a>
 8003c02:	2301      	movs	r3, #1
 8003c04:	e01b      	b.n	8003c3e <HAL_GPIO_Init+0x26a>
 8003c06:	bf00      	nop
 8003c08:	58000080 	.word	0x58000080
 8003c0c:	58024400 	.word	0x58024400
 8003c10:	58000400 	.word	0x58000400
 8003c14:	58020000 	.word	0x58020000
 8003c18:	58020400 	.word	0x58020400
 8003c1c:	58020800 	.word	0x58020800
 8003c20:	58020c00 	.word	0x58020c00
 8003c24:	58021000 	.word	0x58021000
 8003c28:	58021400 	.word	0x58021400
 8003c2c:	58021800 	.word	0x58021800
 8003c30:	58021c00 	.word	0x58021c00
 8003c34:	58022000 	.word	0x58022000
 8003c38:	58022400 	.word	0x58022400
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	69fa      	ldr	r2, [r7, #28]
 8003c40:	f002 0203 	and.w	r2, r2, #3
 8003c44:	0092      	lsls	r2, r2, #2
 8003c46:	4093      	lsls	r3, r2
 8003c48:	69ba      	ldr	r2, [r7, #24]
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c4e:	4938      	ldr	r1, [pc, #224]	@ (8003d30 <HAL_GPIO_Init+0x35c>)
 8003c50:	69fb      	ldr	r3, [r7, #28]
 8003c52:	089b      	lsrs	r3, r3, #2
 8003c54:	3302      	adds	r3, #2
 8003c56:	69ba      	ldr	r2, [r7, #24]
 8003c58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003c5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	43db      	mvns	r3, r3
 8003c68:	69ba      	ldr	r2, [r7, #24]
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d003      	beq.n	8003c82 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003c7a:	69ba      	ldr	r2, [r7, #24]
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003c82:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003c86:	69bb      	ldr	r3, [r7, #24]
 8003c88:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003c8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	43db      	mvns	r3, r3
 8003c96:	69ba      	ldr	r2, [r7, #24]
 8003c98:	4013      	ands	r3, r2
 8003c9a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d003      	beq.n	8003cb0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003ca8:	69ba      	ldr	r2, [r7, #24]
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003cb0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003cb4:	69bb      	ldr	r3, [r7, #24]
 8003cb6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	43db      	mvns	r3, r3
 8003cc2:	69ba      	ldr	r2, [r7, #24]
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d003      	beq.n	8003cdc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003cd4:	69ba      	ldr	r2, [r7, #24]
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	69ba      	ldr	r2, [r7, #24]
 8003ce0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	43db      	mvns	r3, r3
 8003cec:	69ba      	ldr	r2, [r7, #24]
 8003cee:	4013      	ands	r3, r2
 8003cf0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d003      	beq.n	8003d06 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003cfe:	69ba      	ldr	r2, [r7, #24]
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	4313      	orrs	r3, r2
 8003d04:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	69ba      	ldr	r2, [r7, #24]
 8003d0a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	3301      	adds	r3, #1
 8003d10:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	fa22 f303 	lsr.w	r3, r2, r3
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	f47f ae63 	bne.w	80039e8 <HAL_GPIO_Init+0x14>
  }
}
 8003d22:	bf00      	nop
 8003d24:	bf00      	nop
 8003d26:	3724      	adds	r7, #36	@ 0x24
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr
 8003d30:	58000400 	.word	0x58000400

08003d34 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b085      	sub	sp, #20
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
 8003d3c:	460b      	mov	r3, r1
 8003d3e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	691a      	ldr	r2, [r3, #16]
 8003d44:	887b      	ldrh	r3, [r7, #2]
 8003d46:	4013      	ands	r3, r2
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d002      	beq.n	8003d52 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	73fb      	strb	r3, [r7, #15]
 8003d50:	e001      	b.n	8003d56 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003d52:	2300      	movs	r3, #0
 8003d54:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003d56:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3714      	adds	r7, #20
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d62:	4770      	bx	lr

08003d64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b083      	sub	sp, #12
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
 8003d6c:	460b      	mov	r3, r1
 8003d6e:	807b      	strh	r3, [r7, #2]
 8003d70:	4613      	mov	r3, r2
 8003d72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003d74:	787b      	ldrb	r3, [r7, #1]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d003      	beq.n	8003d82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d7a:	887a      	ldrh	r2, [r7, #2]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003d80:	e003      	b.n	8003d8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003d82:	887b      	ldrh	r3, [r7, #2]
 8003d84:	041a      	lsls	r2, r3, #16
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	619a      	str	r2, [r3, #24]
}
 8003d8a:	bf00      	nop
 8003d8c:	370c      	adds	r7, #12
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d94:	4770      	bx	lr
	...

08003d98 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b088      	sub	sp, #32
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t i2sclk;
  uint32_t ispcm;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d101      	bne.n	8003daa <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e10d      	b.n	8003fc6 <HAL_I2S_Init+0x22e>
  assert_param(IS_I2S_FIRST_BIT(hi2s->Init.FirstBit));
  assert_param(IS_I2S_WS_INVERSION(hi2s->Init.WSInversion));
  assert_param(IS_I2S_DATA_24BIT_ALIGNMENT(hi2s->Init.Data24BitAlignment));
  assert_param(IS_I2S_MASTER_KEEP_IO_STATE(hi2s->Init.MasterKeepIOState));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d106      	bne.n	8003dc4 <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f7fc fdcc 	bl	800095c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2202      	movs	r2, #2
 8003dc8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Disable the selected I2S peripheral */
  if ((hi2s->Instance->CR1 & SPI_CR1_SPE) == SPI_CR1_SPE)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 0301 	and.w	r3, r3, #1
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d107      	bne.n	8003dea <HAL_I2S_Init+0x52>
  {
    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f022 0201 	bic.w	r2, r2, #1
 8003de8:	601a      	str	r2, [r3, #0]
  }

  /* Clear I2S configuration register */
  CLEAR_REG(hi2s->Instance->I2SCFGR);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	2200      	movs	r2, #0
 8003df0:	651a      	str	r2, [r3, #80]	@ 0x50

  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	2b04      	cmp	r3, #4
 8003df8:	d008      	beq.n	8003e0c <HAL_I2S_Init+0x74>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	2b06      	cmp	r3, #6
 8003e00:	d004      	beq.n	8003e0c <HAL_I2S_Init+0x74>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	2b0a      	cmp	r3, #10
 8003e08:	f040 8087 	bne.w	8003f1a <HAL_I2S_Init+0x182>
  {
    /*------------------------- I2SDIV and ODD Calculation ---------------------*/
    /* If the requested audio frequency is not the default, compute the prescaler */
    if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	695b      	ldr	r3, [r3, #20]
 8003e10:	2b02      	cmp	r3, #2
 8003e12:	d05a      	beq.n	8003eca <HAL_I2S_Init+0x132>
    {
      /* Check the frame length (For the Prescaler computing) ********************/
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d002      	beq.n	8003e22 <HAL_I2S_Init+0x8a>
      {
        /* Channel length is 32 bits */
        packetlength = 2UL;
 8003e1c:	2302      	movs	r3, #2
 8003e1e:	617b      	str	r3, [r7, #20]
 8003e20:	e001      	b.n	8003e26 <HAL_I2S_Init+0x8e>
      }
      else
      {
        /* Channel length is 16 bits */
        packetlength = 1UL;
 8003e22:	2301      	movs	r3, #1
 8003e24:	617b      	str	r3, [r7, #20]
      }

      /* Check if PCM standard is used */
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	2b30      	cmp	r3, #48	@ 0x30
 8003e2c:	d003      	beq.n	8003e36 <HAL_I2S_Init+0x9e>
          (hi2s->Init.Standard == I2S_STANDARD_PCM_LONG))
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	689b      	ldr	r3, [r3, #8]
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8003e32:	2bb0      	cmp	r3, #176	@ 0xb0
 8003e34:	d102      	bne.n	8003e3c <HAL_I2S_Init+0xa4>
      {
        ispcm = 1UL;
 8003e36:	2301      	movs	r3, #1
 8003e38:	60fb      	str	r3, [r7, #12]
 8003e3a:	e001      	b.n	8003e40 <HAL_I2S_Init+0xa8>
      }
      else
      {
        ispcm = 0UL;
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	60fb      	str	r3, [r7, #12]
        /* SPI1,SPI2 and SPI3 share the same source clock */
        i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
      }
#else
      /* SPI1,SPI2 and SPI3 share the same source clock */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
 8003e40:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003e44:	f04f 0100 	mov.w	r1, #0
 8003e48:	f002 fbf2 	bl	8006630 <HAL_RCCEx_GetPeriphCLKFreq>
 8003e4c:	60b8      	str	r0, [r7, #8]
#endif  /* SPI_SPI6I2S_SUPPORT */

      /* Compute the Real divider depending on the MCLK output state, with a floating point */
      if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	691b      	ldr	r3, [r3, #16]
 8003e52:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e56:	d113      	bne.n	8003e80 <HAL_I2S_Init+0xe8>
      {
        /* MCLK output is enabled */
        tmp = (uint32_t)((((i2sclk / (256UL >> ispcm)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8003e58:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	fa22 f303 	lsr.w	r3, r2, r3
 8003e62:	68ba      	ldr	r2, [r7, #8]
 8003e64:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e68:	4613      	mov	r3, r2
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	4413      	add	r3, r2
 8003e6e:	005b      	lsls	r3, r3, #1
 8003e70:	461a      	mov	r2, r3
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	695b      	ldr	r3, [r3, #20]
 8003e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e7a:	3305      	adds	r3, #5
 8003e7c:	613b      	str	r3, [r7, #16]
 8003e7e:	e014      	b.n	8003eaa <HAL_I2S_Init+0x112>
      }
      else
      {
        /* MCLK output is disabled */
        tmp = (uint32_t)((((i2sclk / ((32UL >> ispcm) * packetlength)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8003e80:	2220      	movs	r2, #32
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	fa22 f303 	lsr.w	r3, r2, r3
 8003e88:	697a      	ldr	r2, [r7, #20]
 8003e8a:	fb02 f303 	mul.w	r3, r2, r3
 8003e8e:	68ba      	ldr	r2, [r7, #8]
 8003e90:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e94:	4613      	mov	r3, r2
 8003e96:	009b      	lsls	r3, r3, #2
 8003e98:	4413      	add	r3, r2
 8003e9a:	005b      	lsls	r3, r3, #1
 8003e9c:	461a      	mov	r2, r3
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	695b      	ldr	r3, [r3, #20]
 8003ea2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ea6:	3305      	adds	r3, #5
 8003ea8:	613b      	str	r3, [r7, #16]
      }

      /* Remove the flatting point */
      tmp = tmp / 10UL;
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	4a48      	ldr	r2, [pc, #288]	@ (8003fd0 <HAL_I2S_Init+0x238>)
 8003eae:	fba2 2303 	umull	r2, r3, r2, r3
 8003eb2:	08db      	lsrs	r3, r3, #3
 8003eb4:	613b      	str	r3, [r7, #16]

      /* Check the parity of the divider */
      i2sodd = (uint32_t)(tmp & (uint32_t)1UL);
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	f003 0301 	and.w	r3, r3, #1
 8003ebc:	61bb      	str	r3, [r7, #24]

      /* Compute the i2sdiv prescaler */
      i2sdiv = (uint32_t)((tmp - i2sodd) / 2UL);
 8003ebe:	693a      	ldr	r2, [r7, #16]
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	1ad3      	subs	r3, r2, r3
 8003ec4:	085b      	lsrs	r3, r3, #1
 8003ec6:	61fb      	str	r3, [r7, #28]
 8003ec8:	e003      	b.n	8003ed2 <HAL_I2S_Init+0x13a>
    }
    else
    {
      /* Set the default values */
      i2sdiv = 2UL;
 8003eca:	2302      	movs	r3, #2
 8003ecc:	61fb      	str	r3, [r7, #28]
      i2sodd = 0UL;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	61bb      	str	r3, [r7, #24]
    }

    /* Test if the obtain values are forbidden or out of range */
    if (((i2sodd == 1UL) && (i2sdiv == 1UL)) || (i2sdiv > 0xFFUL))
 8003ed2:	69bb      	ldr	r3, [r7, #24]
 8003ed4:	2b01      	cmp	r3, #1
 8003ed6:	d102      	bne.n	8003ede <HAL_I2S_Init+0x146>
 8003ed8:	69fb      	ldr	r3, [r7, #28]
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	d002      	beq.n	8003ee4 <HAL_I2S_Init+0x14c>
 8003ede:	69fb      	ldr	r3, [r7, #28]
 8003ee0:	2bff      	cmp	r3, #255	@ 0xff
 8003ee2:	d907      	bls.n	8003ef4 <HAL_I2S_Init+0x15c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ee8:	f043 0210 	orr.w	r2, r3, #16
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	651a      	str	r2, [r3, #80]	@ 0x50
      return  HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e068      	b.n	8003fc6 <HAL_I2S_Init+0x22e>
    }

    /* Force i2smod to 1 just to be sure that (2xi2sdiv + i2sodd) is always higher than 0 */
    if (i2sdiv == 0UL)
 8003ef4:	69fb      	ldr	r3, [r7, #28]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d101      	bne.n	8003efe <HAL_I2S_Init+0x166>
    {
      i2sodd = 1UL;
 8003efa:	2301      	movs	r3, #1
 8003efc:	61bb      	str	r3, [r7, #24]
    }

    MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SDIV                 | SPI_I2SCFGR_ODD),
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003f04:	4b33      	ldr	r3, [pc, #204]	@ (8003fd4 <HAL_I2S_Init+0x23c>)
 8003f06:	4013      	ands	r3, r2
 8003f08:	69fa      	ldr	r2, [r7, #28]
 8003f0a:	0411      	lsls	r1, r2, #16
 8003f0c:	69ba      	ldr	r2, [r7, #24]
 8003f0e:	0612      	lsls	r2, r2, #24
 8003f10:	4311      	orrs	r1, r2
 8003f12:	687a      	ldr	r2, [r7, #4]
 8003f14:	6812      	ldr	r2, [r2, #0]
 8003f16:	430b      	orrs	r3, r1
 8003f18:	6513      	str	r3, [r2, #80]	@ 0x50
  }

  /*-------------------------- I2Sx I2SCFGR Configuration --------------------*/
  /* Configure I2SMOD, I2SCFG, I2SSTD, PCMSYNC, DATLEN ,CHLEN ,CKPOL, WSINV, DATAFMT, I2SDIV, ODD and MCKOE bits bits */
  /* And configure the I2S with the I2S_InitStruct values */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SMOD   | SPI_I2SCFGR_I2SCFG     | \
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003f20:	4b2d      	ldr	r3, [pc, #180]	@ (8003fd8 <HAL_I2S_Init+0x240>)
 8003f22:	4013      	ands	r3, r2
 8003f24:	687a      	ldr	r2, [r7, #4]
 8003f26:	6851      	ldr	r1, [r2, #4]
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	6892      	ldr	r2, [r2, #8]
 8003f2c:	4311      	orrs	r1, r2
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	68d2      	ldr	r2, [r2, #12]
 8003f32:	4311      	orrs	r1, r2
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	6992      	ldr	r2, [r2, #24]
 8003f38:	4311      	orrs	r1, r2
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	6a12      	ldr	r2, [r2, #32]
 8003f3e:	4311      	orrs	r1, r2
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003f44:	4311      	orrs	r1, r2
 8003f46:	687a      	ldr	r2, [r7, #4]
 8003f48:	6912      	ldr	r2, [r2, #16]
 8003f4a:	430a      	orrs	r2, r1
 8003f4c:	431a      	orrs	r2, r3
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f042 0201 	orr.w	r2, r2, #1
 8003f56:	651a      	str	r2, [r3, #80]	@ 0x50
             (SPI_I2SCFGR_I2SMOD   | hi2s->Init.Mode        | \
              hi2s->Init.Standard  | hi2s->Init.DataFormat  | \
              hi2s->Init.CPOL      | hi2s->Init.WSInversion | \
              hi2s->Init.Data24BitAlignment | hi2s->Init.MCLKOutput));
  /*Clear status register*/
  WRITE_REG(hi2s->Instance->IFCR, 0x0FF8);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f640 72f8 	movw	r2, #4088	@ 0xff8
 8003f60:	619a      	str	r2, [r3, #24]

  /*---------------------------- I2Sx CFG2 Configuration ----------------------*/

  /* Unlock the AF configuration to configure CFG2 register*/
  CLEAR_BIT(hi2s->Instance->CR1, SPI_CR1_IOLOCK);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003f70:	601a      	str	r2, [r3, #0]

  MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_LSBFRST, hi2s->Init.FirstBit);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	68db      	ldr	r3, [r3, #12]
 8003f78:	f423 0100 	bic.w	r1, r3, #8388608	@ 0x800000
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	69da      	ldr	r2, [r3, #28]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	430a      	orrs	r2, r1
 8003f86:	60da      	str	r2, [r3, #12]

  /* Insure that AFCNTR is managed only by Master */
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	2b04      	cmp	r3, #4
 8003f8e:	d007      	beq.n	8003fa0 <HAL_I2S_Init+0x208>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	2b06      	cmp	r3, #6
 8003f96:	d003      	beq.n	8003fa0 <HAL_I2S_Init+0x208>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	2b0a      	cmp	r3, #10
 8003f9e:	d10a      	bne.n	8003fb6 <HAL_I2S_Init+0x21e>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_AFCNTR, (hi2s->Init.MasterKeepIOState));
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	68db      	ldr	r3, [r3, #12]
 8003fa6:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	430a      	orrs	r2, r1
 8003fb4:	60da      	str	r2, [r3, #12]
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	651a      	str	r2, [r3, #80]	@ 0x50
  hi2s->State     = HAL_I2S_STATE_READY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  return HAL_OK;
 8003fc4:	2300      	movs	r3, #0
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3720      	adds	r7, #32
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
 8003fce:	bf00      	nop
 8003fd0:	cccccccd 	.word	0xcccccccd
 8003fd4:	fe00ffff 	.word	0xfe00ffff
 8003fd8:	fdff9040 	.word	0xfdff9040

08003fdc <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b086      	sub	sp, #24
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	60f8      	str	r0, [r7, #12]
 8003fe4:	60b9      	str	r1, [r7, #8]
 8003fe6:	4613      	mov	r3, r2
 8003fe8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003fea:	2300      	movs	r3, #0
 8003fec:	75fb      	strb	r3, [r7, #23]

  if ((pData == NULL) || (Size == 0UL))
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d002      	beq.n	8003ffa <HAL_I2S_Receive_DMA+0x1e>
 8003ff4:	88fb      	ldrh	r3, [r7, #6]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d101      	bne.n	8003ffe <HAL_I2S_Receive_DMA+0x22>
  {
    return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e086      	b.n	800410c <HAL_I2S_Receive_DMA+0x130>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8004004:	b2db      	uxtb	r3, r3
 8004006:	2b01      	cmp	r3, #1
 8004008:	d001      	beq.n	800400e <HAL_I2S_Receive_DMA+0x32>
  {
    return HAL_BUSY;
 800400a:	2302      	movs	r3, #2
 800400c:	e07e      	b.n	800410c <HAL_I2S_Receive_DMA+0x130>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8004014:	b2db      	uxtb	r3, r3
 8004016:	2b01      	cmp	r3, #1
 8004018:	d101      	bne.n	800401e <HAL_I2S_Receive_DMA+0x42>
 800401a:	2302      	movs	r3, #2
 800401c:	e076      	b.n	800410c <HAL_I2S_Receive_DMA+0x130>
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2201      	movs	r2, #1
 8004022:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Set state and reset error code */
  hi2s->State       = HAL_I2S_STATE_BUSY_RX;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2204      	movs	r2, #4
 800402a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
  hi2s->ErrorCode   = HAL_I2S_ERROR_NONE;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2200      	movs	r2, #0
 8004032:	651a      	str	r2, [r3, #80]	@ 0x50
  hi2s->pRxBuffPtr  = pData;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	68ba      	ldr	r2, [r7, #8]
 8004038:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2s->RxXferSize  = Size;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	88fa      	ldrh	r2, [r7, #6]
 800403e:	871a      	strh	r2, [r3, #56]	@ 0x38
  hi2s->RxXferCount = Size;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	88fa      	ldrh	r2, [r7, #6]
 8004044:	875a      	strh	r2, [r3, #58]	@ 0x3a

  /* Init field not used in handle to zero */
  hi2s->pTxBuffPtr  = NULL;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2200      	movs	r2, #0
 800404a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->TxXferSize  = (uint16_t)0UL;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2200      	movs	r2, #0
 8004050:	861a      	strh	r2, [r3, #48]	@ 0x30
  hi2s->TxXferCount = (uint16_t)0UL;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2200      	movs	r2, #0
 8004056:	865a      	strh	r2, [r3, #50]	@ 0x32


  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800405c:	4a2d      	ldr	r2, [pc, #180]	@ (8004114 <HAL_I2S_Receive_DMA+0x138>)
 800405e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004064:	4a2c      	ldr	r2, [pc, #176]	@ (8004118 <HAL_I2S_Receive_DMA+0x13c>)
 8004066:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800406c:	4a2b      	ldr	r2, [pc, #172]	@ (800411c <HAL_I2S_Receive_DMA+0x140>)
 800406e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->RXDR, (uint32_t)hi2s->pRxBuffPtr,
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	3330      	adds	r3, #48	@ 0x30
 800407a:	4619      	mov	r1, r3
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004080:	461a      	mov	r2, r3
                                 hi2s->RxXferCount))
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8004086:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->RXDR, (uint32_t)hi2s->pRxBuffPtr,
 8004088:	f7fd ff28 	bl	8001edc <HAL_DMA_Start_IT>
 800408c:	4603      	mov	r3, r0
 800408e:	2b00      	cmp	r3, #0
 8004090:	d011      	beq.n	80040b6 <HAL_I2S_Receive_DMA+0xda>
  {
    /* Update I2S error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004096:	f043 0208 	orr.w	r2, r3, #8
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	651a      	str	r2, [r3, #80]	@ 0x50
    hi2s->State = HAL_I2S_STATE_READY;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2201      	movs	r2, #1
 80040a2:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    errorcode = HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hi2s);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2200      	movs	r2, #0
 80040ae:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return errorcode;
 80040b2:	7dfb      	ldrb	r3, [r7, #23]
 80040b4:	e02a      	b.n	800410c <HAL_I2S_Receive_DMA+0x130>
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN))
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d107      	bne.n	80040d4 <HAL_I2S_Receive_DMA+0xf8>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	689a      	ldr	r2, [r3, #8]
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80040d2:	609a      	str	r2, [r3, #8]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR1, SPI_CR1_SPE))
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 0301 	and.w	r3, r3, #1
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d107      	bne.n	80040f2 <HAL_I2S_Receive_DMA+0x116>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f042 0201 	orr.w	r2, r2, #1
 80040f0:	601a      	str	r2, [r3, #0]
  }

  /* Start the transfer */
  SET_BIT(hi2s->Instance->CR1, SPI_CR1_CSTART);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004100:	601a      	str	r2, [r3, #0]

  __HAL_UNLOCK(hi2s);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2200      	movs	r2, #0
 8004106:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  return errorcode;
 800410a:	7dfb      	ldrb	r3, [r7, #23]
}
 800410c:	4618      	mov	r0, r3
 800410e:	3718      	adds	r7, #24
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}
 8004114:	0800419f 	.word	0x0800419f
 8004118:	0800415d 	.word	0x0800415d
 800411c:	080041bb 	.word	0x080041bb

08004120 <HAL_I2S_RxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004128:	bf00      	nop
 800412a:	370c      	adds	r7, #12
 800412c:	46bd      	mov	sp, r7
 800412e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004132:	4770      	bx	lr

08004134 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004134:	b480      	push	{r7}
 8004136:	b083      	sub	sp, #12
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800413c:	bf00      	nop
 800413e:	370c      	adds	r7, #12
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr

08004148 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004150:	bf00      	nop
 8004152:	370c      	adds	r7, #12
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr

0800415c <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b084      	sub	sp, #16
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004168:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	69db      	ldr	r3, [r3, #28]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d10e      	bne.n	8004190 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	689a      	ldr	r2, [r3, #8]
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004180:	609a      	str	r2, [r3, #8]
    hi2s->RxXferCount = (uint16_t)0UL;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2200      	movs	r2, #0
 8004186:	875a      	strh	r2, [r3, #58]	@ 0x3a
    hi2s->State = HAL_I2S_STATE_READY;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8004190:	68f8      	ldr	r0, [r7, #12]
 8004192:	f7ff ffcf 	bl	8004134 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004196:	bf00      	nop
 8004198:	3710      	adds	r7, #16
 800419a:	46bd      	mov	sp, r7
 800419c:	bd80      	pop	{r7, pc}

0800419e <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800419e:	b580      	push	{r7, lr}
 80041a0:	b084      	sub	sp, #16
 80041a2:	af00      	add	r7, sp, #0
 80041a4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041aa:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 80041ac:	68f8      	ldr	r0, [r7, #12]
 80041ae:	f7ff ffb7 	bl	8004120 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80041b2:	bf00      	nop
 80041b4:	3710      	adds	r7, #16
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}

080041ba <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80041ba:	b580      	push	{r7, lr}
 80041bc:	b084      	sub	sp, #16
 80041be:	af00      	add	r7, sp, #0
 80041c0:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041c6:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CFG1, (SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN));
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	689a      	ldr	r2, [r3, #8]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80041d6:	609a      	str	r2, [r3, #8]
  hi2s->TxXferCount = (uint16_t) 0UL;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2200      	movs	r2, #0
 80041dc:	865a      	strh	r2, [r3, #50]	@ 0x32
  hi2s->RxXferCount = (uint16_t) 0UL;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2200      	movs	r2, #0
 80041e2:	875a      	strh	r2, [r3, #58]	@ 0x3a

  hi2s->State = HAL_I2S_STATE_READY;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041f0:	f043 0208 	orr.w	r2, r3, #8
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80041f8:	68f8      	ldr	r0, [r7, #12]
 80041fa:	f7ff ffa5 	bl	8004148 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80041fe:	bf00      	nop
 8004200:	3710      	adds	r7, #16
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}
	...

08004208 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b084      	sub	sp, #16
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004210:	4b19      	ldr	r3, [pc, #100]	@ (8004278 <HAL_PWREx_ConfigSupply+0x70>)
 8004212:	68db      	ldr	r3, [r3, #12]
 8004214:	f003 0304 	and.w	r3, r3, #4
 8004218:	2b04      	cmp	r3, #4
 800421a:	d00a      	beq.n	8004232 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800421c:	4b16      	ldr	r3, [pc, #88]	@ (8004278 <HAL_PWREx_ConfigSupply+0x70>)
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	f003 0307 	and.w	r3, r3, #7
 8004224:	687a      	ldr	r2, [r7, #4]
 8004226:	429a      	cmp	r2, r3
 8004228:	d001      	beq.n	800422e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	e01f      	b.n	800426e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800422e:	2300      	movs	r3, #0
 8004230:	e01d      	b.n	800426e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004232:	4b11      	ldr	r3, [pc, #68]	@ (8004278 <HAL_PWREx_ConfigSupply+0x70>)
 8004234:	68db      	ldr	r3, [r3, #12]
 8004236:	f023 0207 	bic.w	r2, r3, #7
 800423a:	490f      	ldr	r1, [pc, #60]	@ (8004278 <HAL_PWREx_ConfigSupply+0x70>)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	4313      	orrs	r3, r2
 8004240:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004242:	f7fd f92b 	bl	800149c <HAL_GetTick>
 8004246:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004248:	e009      	b.n	800425e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800424a:	f7fd f927 	bl	800149c <HAL_GetTick>
 800424e:	4602      	mov	r2, r0
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	1ad3      	subs	r3, r2, r3
 8004254:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004258:	d901      	bls.n	800425e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800425a:	2301      	movs	r3, #1
 800425c:	e007      	b.n	800426e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800425e:	4b06      	ldr	r3, [pc, #24]	@ (8004278 <HAL_PWREx_ConfigSupply+0x70>)
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004266:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800426a:	d1ee      	bne.n	800424a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800426c:	2300      	movs	r3, #0
}
 800426e:	4618      	mov	r0, r3
 8004270:	3710      	adds	r7, #16
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}
 8004276:	bf00      	nop
 8004278:	58024800 	.word	0x58024800

0800427c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b08c      	sub	sp, #48	@ 0x30
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d102      	bne.n	8004290 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	f000 bc48 	b.w	8004b20 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f003 0301 	and.w	r3, r3, #1
 8004298:	2b00      	cmp	r3, #0
 800429a:	f000 8088 	beq.w	80043ae <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800429e:	4b99      	ldr	r3, [pc, #612]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 80042a0:	691b      	ldr	r3, [r3, #16]
 80042a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80042a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80042a8:	4b96      	ldr	r3, [pc, #600]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 80042aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80042ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042b0:	2b10      	cmp	r3, #16
 80042b2:	d007      	beq.n	80042c4 <HAL_RCC_OscConfig+0x48>
 80042b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042b6:	2b18      	cmp	r3, #24
 80042b8:	d111      	bne.n	80042de <HAL_RCC_OscConfig+0x62>
 80042ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042bc:	f003 0303 	and.w	r3, r3, #3
 80042c0:	2b02      	cmp	r3, #2
 80042c2:	d10c      	bne.n	80042de <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042c4:	4b8f      	ldr	r3, [pc, #572]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d06d      	beq.n	80043ac <HAL_RCC_OscConfig+0x130>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d169      	bne.n	80043ac <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	f000 bc21 	b.w	8004b20 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042e6:	d106      	bne.n	80042f6 <HAL_RCC_OscConfig+0x7a>
 80042e8:	4b86      	ldr	r3, [pc, #536]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a85      	ldr	r2, [pc, #532]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 80042ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042f2:	6013      	str	r3, [r2, #0]
 80042f4:	e02e      	b.n	8004354 <HAL_RCC_OscConfig+0xd8>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d10c      	bne.n	8004318 <HAL_RCC_OscConfig+0x9c>
 80042fe:	4b81      	ldr	r3, [pc, #516]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a80      	ldr	r2, [pc, #512]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 8004304:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004308:	6013      	str	r3, [r2, #0]
 800430a:	4b7e      	ldr	r3, [pc, #504]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a7d      	ldr	r2, [pc, #500]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 8004310:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004314:	6013      	str	r3, [r2, #0]
 8004316:	e01d      	b.n	8004354 <HAL_RCC_OscConfig+0xd8>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004320:	d10c      	bne.n	800433c <HAL_RCC_OscConfig+0xc0>
 8004322:	4b78      	ldr	r3, [pc, #480]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a77      	ldr	r2, [pc, #476]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 8004328:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800432c:	6013      	str	r3, [r2, #0]
 800432e:	4b75      	ldr	r3, [pc, #468]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4a74      	ldr	r2, [pc, #464]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 8004334:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004338:	6013      	str	r3, [r2, #0]
 800433a:	e00b      	b.n	8004354 <HAL_RCC_OscConfig+0xd8>
 800433c:	4b71      	ldr	r3, [pc, #452]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a70      	ldr	r2, [pc, #448]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 8004342:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004346:	6013      	str	r3, [r2, #0]
 8004348:	4b6e      	ldr	r3, [pc, #440]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a6d      	ldr	r2, [pc, #436]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 800434e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004352:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d013      	beq.n	8004384 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800435c:	f7fd f89e 	bl	800149c <HAL_GetTick>
 8004360:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004362:	e008      	b.n	8004376 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004364:	f7fd f89a 	bl	800149c <HAL_GetTick>
 8004368:	4602      	mov	r2, r0
 800436a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	2b64      	cmp	r3, #100	@ 0x64
 8004370:	d901      	bls.n	8004376 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	e3d4      	b.n	8004b20 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004376:	4b63      	ldr	r3, [pc, #396]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d0f0      	beq.n	8004364 <HAL_RCC_OscConfig+0xe8>
 8004382:	e014      	b.n	80043ae <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004384:	f7fd f88a 	bl	800149c <HAL_GetTick>
 8004388:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800438a:	e008      	b.n	800439e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800438c:	f7fd f886 	bl	800149c <HAL_GetTick>
 8004390:	4602      	mov	r2, r0
 8004392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004394:	1ad3      	subs	r3, r2, r3
 8004396:	2b64      	cmp	r3, #100	@ 0x64
 8004398:	d901      	bls.n	800439e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800439a:	2303      	movs	r3, #3
 800439c:	e3c0      	b.n	8004b20 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800439e:	4b59      	ldr	r3, [pc, #356]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d1f0      	bne.n	800438c <HAL_RCC_OscConfig+0x110>
 80043aa:	e000      	b.n	80043ae <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 0302 	and.w	r3, r3, #2
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	f000 80ca 	beq.w	8004550 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043bc:	4b51      	ldr	r3, [pc, #324]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 80043be:	691b      	ldr	r3, [r3, #16]
 80043c0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80043c4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80043c6:	4b4f      	ldr	r3, [pc, #316]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 80043c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043ca:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80043cc:	6a3b      	ldr	r3, [r7, #32]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d007      	beq.n	80043e2 <HAL_RCC_OscConfig+0x166>
 80043d2:	6a3b      	ldr	r3, [r7, #32]
 80043d4:	2b18      	cmp	r3, #24
 80043d6:	d156      	bne.n	8004486 <HAL_RCC_OscConfig+0x20a>
 80043d8:	69fb      	ldr	r3, [r7, #28]
 80043da:	f003 0303 	and.w	r3, r3, #3
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d151      	bne.n	8004486 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043e2:	4b48      	ldr	r3, [pc, #288]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 0304 	and.w	r3, r3, #4
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d005      	beq.n	80043fa <HAL_RCC_OscConfig+0x17e>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	68db      	ldr	r3, [r3, #12]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d101      	bne.n	80043fa <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e392      	b.n	8004b20 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80043fa:	4b42      	ldr	r3, [pc, #264]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f023 0219 	bic.w	r2, r3, #25
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	68db      	ldr	r3, [r3, #12]
 8004406:	493f      	ldr	r1, [pc, #252]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 8004408:	4313      	orrs	r3, r2
 800440a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800440c:	f7fd f846 	bl	800149c <HAL_GetTick>
 8004410:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004412:	e008      	b.n	8004426 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004414:	f7fd f842 	bl	800149c <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	2b02      	cmp	r3, #2
 8004420:	d901      	bls.n	8004426 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004422:	2303      	movs	r3, #3
 8004424:	e37c      	b.n	8004b20 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004426:	4b37      	ldr	r3, [pc, #220]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 0304 	and.w	r3, r3, #4
 800442e:	2b00      	cmp	r3, #0
 8004430:	d0f0      	beq.n	8004414 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004432:	f7fd f863 	bl	80014fc <HAL_GetREVID>
 8004436:	4603      	mov	r3, r0
 8004438:	f241 0203 	movw	r2, #4099	@ 0x1003
 800443c:	4293      	cmp	r3, r2
 800443e:	d817      	bhi.n	8004470 <HAL_RCC_OscConfig+0x1f4>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	691b      	ldr	r3, [r3, #16]
 8004444:	2b40      	cmp	r3, #64	@ 0x40
 8004446:	d108      	bne.n	800445a <HAL_RCC_OscConfig+0x1de>
 8004448:	4b2e      	ldr	r3, [pc, #184]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004450:	4a2c      	ldr	r2, [pc, #176]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 8004452:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004456:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004458:	e07a      	b.n	8004550 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800445a:	4b2a      	ldr	r3, [pc, #168]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	691b      	ldr	r3, [r3, #16]
 8004466:	031b      	lsls	r3, r3, #12
 8004468:	4926      	ldr	r1, [pc, #152]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 800446a:	4313      	orrs	r3, r2
 800446c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800446e:	e06f      	b.n	8004550 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004470:	4b24      	ldr	r3, [pc, #144]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	691b      	ldr	r3, [r3, #16]
 800447c:	061b      	lsls	r3, r3, #24
 800447e:	4921      	ldr	r1, [pc, #132]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 8004480:	4313      	orrs	r3, r2
 8004482:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004484:	e064      	b.n	8004550 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	68db      	ldr	r3, [r3, #12]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d047      	beq.n	800451e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800448e:	4b1d      	ldr	r3, [pc, #116]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f023 0219 	bic.w	r2, r3, #25
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	68db      	ldr	r3, [r3, #12]
 800449a:	491a      	ldr	r1, [pc, #104]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 800449c:	4313      	orrs	r3, r2
 800449e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044a0:	f7fc fffc 	bl	800149c <HAL_GetTick>
 80044a4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80044a6:	e008      	b.n	80044ba <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044a8:	f7fc fff8 	bl	800149c <HAL_GetTick>
 80044ac:	4602      	mov	r2, r0
 80044ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b0:	1ad3      	subs	r3, r2, r3
 80044b2:	2b02      	cmp	r3, #2
 80044b4:	d901      	bls.n	80044ba <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80044b6:	2303      	movs	r3, #3
 80044b8:	e332      	b.n	8004b20 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80044ba:	4b12      	ldr	r3, [pc, #72]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 0304 	and.w	r3, r3, #4
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d0f0      	beq.n	80044a8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044c6:	f7fd f819 	bl	80014fc <HAL_GetREVID>
 80044ca:	4603      	mov	r3, r0
 80044cc:	f241 0203 	movw	r2, #4099	@ 0x1003
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d819      	bhi.n	8004508 <HAL_RCC_OscConfig+0x28c>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	691b      	ldr	r3, [r3, #16]
 80044d8:	2b40      	cmp	r3, #64	@ 0x40
 80044da:	d108      	bne.n	80044ee <HAL_RCC_OscConfig+0x272>
 80044dc:	4b09      	ldr	r3, [pc, #36]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80044e4:	4a07      	ldr	r2, [pc, #28]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 80044e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044ea:	6053      	str	r3, [r2, #4]
 80044ec:	e030      	b.n	8004550 <HAL_RCC_OscConfig+0x2d4>
 80044ee:	4b05      	ldr	r3, [pc, #20]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	691b      	ldr	r3, [r3, #16]
 80044fa:	031b      	lsls	r3, r3, #12
 80044fc:	4901      	ldr	r1, [pc, #4]	@ (8004504 <HAL_RCC_OscConfig+0x288>)
 80044fe:	4313      	orrs	r3, r2
 8004500:	604b      	str	r3, [r1, #4]
 8004502:	e025      	b.n	8004550 <HAL_RCC_OscConfig+0x2d4>
 8004504:	58024400 	.word	0x58024400
 8004508:	4b9a      	ldr	r3, [pc, #616]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	691b      	ldr	r3, [r3, #16]
 8004514:	061b      	lsls	r3, r3, #24
 8004516:	4997      	ldr	r1, [pc, #604]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 8004518:	4313      	orrs	r3, r2
 800451a:	604b      	str	r3, [r1, #4]
 800451c:	e018      	b.n	8004550 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800451e:	4b95      	ldr	r3, [pc, #596]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a94      	ldr	r2, [pc, #592]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 8004524:	f023 0301 	bic.w	r3, r3, #1
 8004528:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800452a:	f7fc ffb7 	bl	800149c <HAL_GetTick>
 800452e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004530:	e008      	b.n	8004544 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004532:	f7fc ffb3 	bl	800149c <HAL_GetTick>
 8004536:	4602      	mov	r2, r0
 8004538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	2b02      	cmp	r3, #2
 800453e:	d901      	bls.n	8004544 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8004540:	2303      	movs	r3, #3
 8004542:	e2ed      	b.n	8004b20 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004544:	4b8b      	ldr	r3, [pc, #556]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 0304 	and.w	r3, r3, #4
 800454c:	2b00      	cmp	r3, #0
 800454e:	d1f0      	bne.n	8004532 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 0310 	and.w	r3, r3, #16
 8004558:	2b00      	cmp	r3, #0
 800455a:	f000 80a9 	beq.w	80046b0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800455e:	4b85      	ldr	r3, [pc, #532]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 8004560:	691b      	ldr	r3, [r3, #16]
 8004562:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004566:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004568:	4b82      	ldr	r3, [pc, #520]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 800456a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800456c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800456e:	69bb      	ldr	r3, [r7, #24]
 8004570:	2b08      	cmp	r3, #8
 8004572:	d007      	beq.n	8004584 <HAL_RCC_OscConfig+0x308>
 8004574:	69bb      	ldr	r3, [r7, #24]
 8004576:	2b18      	cmp	r3, #24
 8004578:	d13a      	bne.n	80045f0 <HAL_RCC_OscConfig+0x374>
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	f003 0303 	and.w	r3, r3, #3
 8004580:	2b01      	cmp	r3, #1
 8004582:	d135      	bne.n	80045f0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004584:	4b7b      	ldr	r3, [pc, #492]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800458c:	2b00      	cmp	r3, #0
 800458e:	d005      	beq.n	800459c <HAL_RCC_OscConfig+0x320>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	69db      	ldr	r3, [r3, #28]
 8004594:	2b80      	cmp	r3, #128	@ 0x80
 8004596:	d001      	beq.n	800459c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8004598:	2301      	movs	r3, #1
 800459a:	e2c1      	b.n	8004b20 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800459c:	f7fc ffae 	bl	80014fc <HAL_GetREVID>
 80045a0:	4603      	mov	r3, r0
 80045a2:	f241 0203 	movw	r2, #4099	@ 0x1003
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d817      	bhi.n	80045da <HAL_RCC_OscConfig+0x35e>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6a1b      	ldr	r3, [r3, #32]
 80045ae:	2b20      	cmp	r3, #32
 80045b0:	d108      	bne.n	80045c4 <HAL_RCC_OscConfig+0x348>
 80045b2:	4b70      	ldr	r3, [pc, #448]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80045ba:	4a6e      	ldr	r2, [pc, #440]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 80045bc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80045c0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80045c2:	e075      	b.n	80046b0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80045c4:	4b6b      	ldr	r3, [pc, #428]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6a1b      	ldr	r3, [r3, #32]
 80045d0:	069b      	lsls	r3, r3, #26
 80045d2:	4968      	ldr	r1, [pc, #416]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 80045d4:	4313      	orrs	r3, r2
 80045d6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80045d8:	e06a      	b.n	80046b0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80045da:	4b66      	ldr	r3, [pc, #408]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 80045dc:	68db      	ldr	r3, [r3, #12]
 80045de:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6a1b      	ldr	r3, [r3, #32]
 80045e6:	061b      	lsls	r3, r3, #24
 80045e8:	4962      	ldr	r1, [pc, #392]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 80045ea:	4313      	orrs	r3, r2
 80045ec:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80045ee:	e05f      	b.n	80046b0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	69db      	ldr	r3, [r3, #28]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d042      	beq.n	800467e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80045f8:	4b5e      	ldr	r3, [pc, #376]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a5d      	ldr	r2, [pc, #372]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 80045fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004602:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004604:	f7fc ff4a 	bl	800149c <HAL_GetTick>
 8004608:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800460a:	e008      	b.n	800461e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800460c:	f7fc ff46 	bl	800149c <HAL_GetTick>
 8004610:	4602      	mov	r2, r0
 8004612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	2b02      	cmp	r3, #2
 8004618:	d901      	bls.n	800461e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800461a:	2303      	movs	r3, #3
 800461c:	e280      	b.n	8004b20 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800461e:	4b55      	ldr	r3, [pc, #340]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004626:	2b00      	cmp	r3, #0
 8004628:	d0f0      	beq.n	800460c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800462a:	f7fc ff67 	bl	80014fc <HAL_GetREVID>
 800462e:	4603      	mov	r3, r0
 8004630:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004634:	4293      	cmp	r3, r2
 8004636:	d817      	bhi.n	8004668 <HAL_RCC_OscConfig+0x3ec>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6a1b      	ldr	r3, [r3, #32]
 800463c:	2b20      	cmp	r3, #32
 800463e:	d108      	bne.n	8004652 <HAL_RCC_OscConfig+0x3d6>
 8004640:	4b4c      	ldr	r3, [pc, #304]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004648:	4a4a      	ldr	r2, [pc, #296]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 800464a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800464e:	6053      	str	r3, [r2, #4]
 8004650:	e02e      	b.n	80046b0 <HAL_RCC_OscConfig+0x434>
 8004652:	4b48      	ldr	r3, [pc, #288]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6a1b      	ldr	r3, [r3, #32]
 800465e:	069b      	lsls	r3, r3, #26
 8004660:	4944      	ldr	r1, [pc, #272]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 8004662:	4313      	orrs	r3, r2
 8004664:	604b      	str	r3, [r1, #4]
 8004666:	e023      	b.n	80046b0 <HAL_RCC_OscConfig+0x434>
 8004668:	4b42      	ldr	r3, [pc, #264]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 800466a:	68db      	ldr	r3, [r3, #12]
 800466c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a1b      	ldr	r3, [r3, #32]
 8004674:	061b      	lsls	r3, r3, #24
 8004676:	493f      	ldr	r1, [pc, #252]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 8004678:	4313      	orrs	r3, r2
 800467a:	60cb      	str	r3, [r1, #12]
 800467c:	e018      	b.n	80046b0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800467e:	4b3d      	ldr	r3, [pc, #244]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a3c      	ldr	r2, [pc, #240]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 8004684:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004688:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800468a:	f7fc ff07 	bl	800149c <HAL_GetTick>
 800468e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004690:	e008      	b.n	80046a4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004692:	f7fc ff03 	bl	800149c <HAL_GetTick>
 8004696:	4602      	mov	r2, r0
 8004698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800469a:	1ad3      	subs	r3, r2, r3
 800469c:	2b02      	cmp	r3, #2
 800469e:	d901      	bls.n	80046a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80046a0:	2303      	movs	r3, #3
 80046a2:	e23d      	b.n	8004b20 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80046a4:	4b33      	ldr	r3, [pc, #204]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d1f0      	bne.n	8004692 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f003 0308 	and.w	r3, r3, #8
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d036      	beq.n	800472a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	695b      	ldr	r3, [r3, #20]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d019      	beq.n	80046f8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046c4:	4b2b      	ldr	r3, [pc, #172]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 80046c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046c8:	4a2a      	ldr	r2, [pc, #168]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 80046ca:	f043 0301 	orr.w	r3, r3, #1
 80046ce:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046d0:	f7fc fee4 	bl	800149c <HAL_GetTick>
 80046d4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80046d6:	e008      	b.n	80046ea <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046d8:	f7fc fee0 	bl	800149c <HAL_GetTick>
 80046dc:	4602      	mov	r2, r0
 80046de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e0:	1ad3      	subs	r3, r2, r3
 80046e2:	2b02      	cmp	r3, #2
 80046e4:	d901      	bls.n	80046ea <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	e21a      	b.n	8004b20 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80046ea:	4b22      	ldr	r3, [pc, #136]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 80046ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046ee:	f003 0302 	and.w	r3, r3, #2
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d0f0      	beq.n	80046d8 <HAL_RCC_OscConfig+0x45c>
 80046f6:	e018      	b.n	800472a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046f8:	4b1e      	ldr	r3, [pc, #120]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 80046fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046fc:	4a1d      	ldr	r2, [pc, #116]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 80046fe:	f023 0301 	bic.w	r3, r3, #1
 8004702:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004704:	f7fc feca 	bl	800149c <HAL_GetTick>
 8004708:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800470a:	e008      	b.n	800471e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800470c:	f7fc fec6 	bl	800149c <HAL_GetTick>
 8004710:	4602      	mov	r2, r0
 8004712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004714:	1ad3      	subs	r3, r2, r3
 8004716:	2b02      	cmp	r3, #2
 8004718:	d901      	bls.n	800471e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800471a:	2303      	movs	r3, #3
 800471c:	e200      	b.n	8004b20 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800471e:	4b15      	ldr	r3, [pc, #84]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 8004720:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004722:	f003 0302 	and.w	r3, r3, #2
 8004726:	2b00      	cmp	r3, #0
 8004728:	d1f0      	bne.n	800470c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0320 	and.w	r3, r3, #32
 8004732:	2b00      	cmp	r3, #0
 8004734:	d039      	beq.n	80047aa <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	699b      	ldr	r3, [r3, #24]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d01c      	beq.n	8004778 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800473e:	4b0d      	ldr	r3, [pc, #52]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a0c      	ldr	r2, [pc, #48]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 8004744:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004748:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800474a:	f7fc fea7 	bl	800149c <HAL_GetTick>
 800474e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004750:	e008      	b.n	8004764 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004752:	f7fc fea3 	bl	800149c <HAL_GetTick>
 8004756:	4602      	mov	r2, r0
 8004758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800475a:	1ad3      	subs	r3, r2, r3
 800475c:	2b02      	cmp	r3, #2
 800475e:	d901      	bls.n	8004764 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004760:	2303      	movs	r3, #3
 8004762:	e1dd      	b.n	8004b20 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004764:	4b03      	ldr	r3, [pc, #12]	@ (8004774 <HAL_RCC_OscConfig+0x4f8>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800476c:	2b00      	cmp	r3, #0
 800476e:	d0f0      	beq.n	8004752 <HAL_RCC_OscConfig+0x4d6>
 8004770:	e01b      	b.n	80047aa <HAL_RCC_OscConfig+0x52e>
 8004772:	bf00      	nop
 8004774:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004778:	4b9b      	ldr	r3, [pc, #620]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a9a      	ldr	r2, [pc, #616]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 800477e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004782:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004784:	f7fc fe8a 	bl	800149c <HAL_GetTick>
 8004788:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800478a:	e008      	b.n	800479e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800478c:	f7fc fe86 	bl	800149c <HAL_GetTick>
 8004790:	4602      	mov	r2, r0
 8004792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004794:	1ad3      	subs	r3, r2, r3
 8004796:	2b02      	cmp	r3, #2
 8004798:	d901      	bls.n	800479e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800479a:	2303      	movs	r3, #3
 800479c:	e1c0      	b.n	8004b20 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800479e:	4b92      	ldr	r3, [pc, #584]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d1f0      	bne.n	800478c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 0304 	and.w	r3, r3, #4
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	f000 8081 	beq.w	80048ba <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80047b8:	4b8c      	ldr	r3, [pc, #560]	@ (80049ec <HAL_RCC_OscConfig+0x770>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a8b      	ldr	r2, [pc, #556]	@ (80049ec <HAL_RCC_OscConfig+0x770>)
 80047be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047c2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80047c4:	f7fc fe6a 	bl	800149c <HAL_GetTick>
 80047c8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80047ca:	e008      	b.n	80047de <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047cc:	f7fc fe66 	bl	800149c <HAL_GetTick>
 80047d0:	4602      	mov	r2, r0
 80047d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d4:	1ad3      	subs	r3, r2, r3
 80047d6:	2b64      	cmp	r3, #100	@ 0x64
 80047d8:	d901      	bls.n	80047de <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80047da:	2303      	movs	r3, #3
 80047dc:	e1a0      	b.n	8004b20 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80047de:	4b83      	ldr	r3, [pc, #524]	@ (80049ec <HAL_RCC_OscConfig+0x770>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d0f0      	beq.n	80047cc <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d106      	bne.n	8004800 <HAL_RCC_OscConfig+0x584>
 80047f2:	4b7d      	ldr	r3, [pc, #500]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 80047f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047f6:	4a7c      	ldr	r2, [pc, #496]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 80047f8:	f043 0301 	orr.w	r3, r3, #1
 80047fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80047fe:	e02d      	b.n	800485c <HAL_RCC_OscConfig+0x5e0>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d10c      	bne.n	8004822 <HAL_RCC_OscConfig+0x5a6>
 8004808:	4b77      	ldr	r3, [pc, #476]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 800480a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800480c:	4a76      	ldr	r2, [pc, #472]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 800480e:	f023 0301 	bic.w	r3, r3, #1
 8004812:	6713      	str	r3, [r2, #112]	@ 0x70
 8004814:	4b74      	ldr	r3, [pc, #464]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 8004816:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004818:	4a73      	ldr	r2, [pc, #460]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 800481a:	f023 0304 	bic.w	r3, r3, #4
 800481e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004820:	e01c      	b.n	800485c <HAL_RCC_OscConfig+0x5e0>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	2b05      	cmp	r3, #5
 8004828:	d10c      	bne.n	8004844 <HAL_RCC_OscConfig+0x5c8>
 800482a:	4b6f      	ldr	r3, [pc, #444]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 800482c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800482e:	4a6e      	ldr	r2, [pc, #440]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 8004830:	f043 0304 	orr.w	r3, r3, #4
 8004834:	6713      	str	r3, [r2, #112]	@ 0x70
 8004836:	4b6c      	ldr	r3, [pc, #432]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 8004838:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800483a:	4a6b      	ldr	r2, [pc, #428]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 800483c:	f043 0301 	orr.w	r3, r3, #1
 8004840:	6713      	str	r3, [r2, #112]	@ 0x70
 8004842:	e00b      	b.n	800485c <HAL_RCC_OscConfig+0x5e0>
 8004844:	4b68      	ldr	r3, [pc, #416]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 8004846:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004848:	4a67      	ldr	r2, [pc, #412]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 800484a:	f023 0301 	bic.w	r3, r3, #1
 800484e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004850:	4b65      	ldr	r3, [pc, #404]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 8004852:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004854:	4a64      	ldr	r2, [pc, #400]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 8004856:	f023 0304 	bic.w	r3, r3, #4
 800485a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d015      	beq.n	8004890 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004864:	f7fc fe1a 	bl	800149c <HAL_GetTick>
 8004868:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800486a:	e00a      	b.n	8004882 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800486c:	f7fc fe16 	bl	800149c <HAL_GetTick>
 8004870:	4602      	mov	r2, r0
 8004872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	f241 3288 	movw	r2, #5000	@ 0x1388
 800487a:	4293      	cmp	r3, r2
 800487c:	d901      	bls.n	8004882 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800487e:	2303      	movs	r3, #3
 8004880:	e14e      	b.n	8004b20 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004882:	4b59      	ldr	r3, [pc, #356]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 8004884:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004886:	f003 0302 	and.w	r3, r3, #2
 800488a:	2b00      	cmp	r3, #0
 800488c:	d0ee      	beq.n	800486c <HAL_RCC_OscConfig+0x5f0>
 800488e:	e014      	b.n	80048ba <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004890:	f7fc fe04 	bl	800149c <HAL_GetTick>
 8004894:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004896:	e00a      	b.n	80048ae <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004898:	f7fc fe00 	bl	800149c <HAL_GetTick>
 800489c:	4602      	mov	r2, r0
 800489e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048a0:	1ad3      	subs	r3, r2, r3
 80048a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d901      	bls.n	80048ae <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80048aa:	2303      	movs	r3, #3
 80048ac:	e138      	b.n	8004b20 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80048ae:	4b4e      	ldr	r3, [pc, #312]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 80048b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048b2:	f003 0302 	and.w	r3, r3, #2
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d1ee      	bne.n	8004898 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048be:	2b00      	cmp	r3, #0
 80048c0:	f000 812d 	beq.w	8004b1e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80048c4:	4b48      	ldr	r3, [pc, #288]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 80048c6:	691b      	ldr	r3, [r3, #16]
 80048c8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80048cc:	2b18      	cmp	r3, #24
 80048ce:	f000 80bd 	beq.w	8004a4c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048d6:	2b02      	cmp	r3, #2
 80048d8:	f040 809e 	bne.w	8004a18 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048dc:	4b42      	ldr	r3, [pc, #264]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a41      	ldr	r2, [pc, #260]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 80048e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048e8:	f7fc fdd8 	bl	800149c <HAL_GetTick>
 80048ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80048ee:	e008      	b.n	8004902 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048f0:	f7fc fdd4 	bl	800149c <HAL_GetTick>
 80048f4:	4602      	mov	r2, r0
 80048f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	2b02      	cmp	r3, #2
 80048fc:	d901      	bls.n	8004902 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80048fe:	2303      	movs	r3, #3
 8004900:	e10e      	b.n	8004b20 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004902:	4b39      	ldr	r3, [pc, #228]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800490a:	2b00      	cmp	r3, #0
 800490c:	d1f0      	bne.n	80048f0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800490e:	4b36      	ldr	r3, [pc, #216]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 8004910:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004912:	4b37      	ldr	r3, [pc, #220]	@ (80049f0 <HAL_RCC_OscConfig+0x774>)
 8004914:	4013      	ands	r3, r2
 8004916:	687a      	ldr	r2, [r7, #4]
 8004918:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800491a:	687a      	ldr	r2, [r7, #4]
 800491c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800491e:	0112      	lsls	r2, r2, #4
 8004920:	430a      	orrs	r2, r1
 8004922:	4931      	ldr	r1, [pc, #196]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 8004924:	4313      	orrs	r3, r2
 8004926:	628b      	str	r3, [r1, #40]	@ 0x28
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800492c:	3b01      	subs	r3, #1
 800492e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004936:	3b01      	subs	r3, #1
 8004938:	025b      	lsls	r3, r3, #9
 800493a:	b29b      	uxth	r3, r3
 800493c:	431a      	orrs	r2, r3
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004942:	3b01      	subs	r3, #1
 8004944:	041b      	lsls	r3, r3, #16
 8004946:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800494a:	431a      	orrs	r2, r3
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004950:	3b01      	subs	r3, #1
 8004952:	061b      	lsls	r3, r3, #24
 8004954:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004958:	4923      	ldr	r1, [pc, #140]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 800495a:	4313      	orrs	r3, r2
 800495c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800495e:	4b22      	ldr	r3, [pc, #136]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 8004960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004962:	4a21      	ldr	r2, [pc, #132]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 8004964:	f023 0301 	bic.w	r3, r3, #1
 8004968:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800496a:	4b1f      	ldr	r3, [pc, #124]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 800496c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800496e:	4b21      	ldr	r3, [pc, #132]	@ (80049f4 <HAL_RCC_OscConfig+0x778>)
 8004970:	4013      	ands	r3, r2
 8004972:	687a      	ldr	r2, [r7, #4]
 8004974:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004976:	00d2      	lsls	r2, r2, #3
 8004978:	491b      	ldr	r1, [pc, #108]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 800497a:	4313      	orrs	r3, r2
 800497c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800497e:	4b1a      	ldr	r3, [pc, #104]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 8004980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004982:	f023 020c 	bic.w	r2, r3, #12
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800498a:	4917      	ldr	r1, [pc, #92]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 800498c:	4313      	orrs	r3, r2
 800498e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004990:	4b15      	ldr	r3, [pc, #84]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 8004992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004994:	f023 0202 	bic.w	r2, r3, #2
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800499c:	4912      	ldr	r1, [pc, #72]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 800499e:	4313      	orrs	r3, r2
 80049a0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80049a2:	4b11      	ldr	r3, [pc, #68]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 80049a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049a6:	4a10      	ldr	r2, [pc, #64]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 80049a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80049ae:	4b0e      	ldr	r3, [pc, #56]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 80049b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049b2:	4a0d      	ldr	r2, [pc, #52]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 80049b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80049b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80049ba:	4b0b      	ldr	r3, [pc, #44]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 80049bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049be:	4a0a      	ldr	r2, [pc, #40]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 80049c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80049c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80049c6:	4b08      	ldr	r3, [pc, #32]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 80049c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ca:	4a07      	ldr	r2, [pc, #28]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 80049cc:	f043 0301 	orr.w	r3, r3, #1
 80049d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049d2:	4b05      	ldr	r3, [pc, #20]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a04      	ldr	r2, [pc, #16]	@ (80049e8 <HAL_RCC_OscConfig+0x76c>)
 80049d8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80049dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049de:	f7fc fd5d 	bl	800149c <HAL_GetTick>
 80049e2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80049e4:	e011      	b.n	8004a0a <HAL_RCC_OscConfig+0x78e>
 80049e6:	bf00      	nop
 80049e8:	58024400 	.word	0x58024400
 80049ec:	58024800 	.word	0x58024800
 80049f0:	fffffc0c 	.word	0xfffffc0c
 80049f4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049f8:	f7fc fd50 	bl	800149c <HAL_GetTick>
 80049fc:	4602      	mov	r2, r0
 80049fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d901      	bls.n	8004a0a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8004a06:	2303      	movs	r3, #3
 8004a08:	e08a      	b.n	8004b20 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004a0a:	4b47      	ldr	r3, [pc, #284]	@ (8004b28 <HAL_RCC_OscConfig+0x8ac>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d0f0      	beq.n	80049f8 <HAL_RCC_OscConfig+0x77c>
 8004a16:	e082      	b.n	8004b1e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a18:	4b43      	ldr	r3, [pc, #268]	@ (8004b28 <HAL_RCC_OscConfig+0x8ac>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a42      	ldr	r2, [pc, #264]	@ (8004b28 <HAL_RCC_OscConfig+0x8ac>)
 8004a1e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a24:	f7fc fd3a 	bl	800149c <HAL_GetTick>
 8004a28:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004a2a:	e008      	b.n	8004a3e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a2c:	f7fc fd36 	bl	800149c <HAL_GetTick>
 8004a30:	4602      	mov	r2, r0
 8004a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a34:	1ad3      	subs	r3, r2, r3
 8004a36:	2b02      	cmp	r3, #2
 8004a38:	d901      	bls.n	8004a3e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8004a3a:	2303      	movs	r3, #3
 8004a3c:	e070      	b.n	8004b20 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004a3e:	4b3a      	ldr	r3, [pc, #232]	@ (8004b28 <HAL_RCC_OscConfig+0x8ac>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d1f0      	bne.n	8004a2c <HAL_RCC_OscConfig+0x7b0>
 8004a4a:	e068      	b.n	8004b1e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004a4c:	4b36      	ldr	r3, [pc, #216]	@ (8004b28 <HAL_RCC_OscConfig+0x8ac>)
 8004a4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a50:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004a52:	4b35      	ldr	r3, [pc, #212]	@ (8004b28 <HAL_RCC_OscConfig+0x8ac>)
 8004a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a56:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d031      	beq.n	8004ac4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	f003 0203 	and.w	r2, r3, #3
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	d12a      	bne.n	8004ac4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	091b      	lsrs	r3, r3, #4
 8004a72:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a7a:	429a      	cmp	r2, r3
 8004a7c:	d122      	bne.n	8004ac4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a88:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d11a      	bne.n	8004ac4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	0a5b      	lsrs	r3, r3, #9
 8004a92:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a9a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	d111      	bne.n	8004ac4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	0c1b      	lsrs	r3, r3, #16
 8004aa4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aac:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d108      	bne.n	8004ac4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	0e1b      	lsrs	r3, r3, #24
 8004ab6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004abe:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004ac0:	429a      	cmp	r2, r3
 8004ac2:	d001      	beq.n	8004ac8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e02b      	b.n	8004b20 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004ac8:	4b17      	ldr	r3, [pc, #92]	@ (8004b28 <HAL_RCC_OscConfig+0x8ac>)
 8004aca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004acc:	08db      	lsrs	r3, r3, #3
 8004ace:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004ad2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ad8:	693a      	ldr	r2, [r7, #16]
 8004ada:	429a      	cmp	r2, r3
 8004adc:	d01f      	beq.n	8004b1e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004ade:	4b12      	ldr	r3, [pc, #72]	@ (8004b28 <HAL_RCC_OscConfig+0x8ac>)
 8004ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ae2:	4a11      	ldr	r2, [pc, #68]	@ (8004b28 <HAL_RCC_OscConfig+0x8ac>)
 8004ae4:	f023 0301 	bic.w	r3, r3, #1
 8004ae8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004aea:	f7fc fcd7 	bl	800149c <HAL_GetTick>
 8004aee:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004af0:	bf00      	nop
 8004af2:	f7fc fcd3 	bl	800149c <HAL_GetTick>
 8004af6:	4602      	mov	r2, r0
 8004af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d0f9      	beq.n	8004af2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004afe:	4b0a      	ldr	r3, [pc, #40]	@ (8004b28 <HAL_RCC_OscConfig+0x8ac>)
 8004b00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b02:	4b0a      	ldr	r3, [pc, #40]	@ (8004b2c <HAL_RCC_OscConfig+0x8b0>)
 8004b04:	4013      	ands	r3, r2
 8004b06:	687a      	ldr	r2, [r7, #4]
 8004b08:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004b0a:	00d2      	lsls	r2, r2, #3
 8004b0c:	4906      	ldr	r1, [pc, #24]	@ (8004b28 <HAL_RCC_OscConfig+0x8ac>)
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8004b12:	4b05      	ldr	r3, [pc, #20]	@ (8004b28 <HAL_RCC_OscConfig+0x8ac>)
 8004b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b16:	4a04      	ldr	r2, [pc, #16]	@ (8004b28 <HAL_RCC_OscConfig+0x8ac>)
 8004b18:	f043 0301 	orr.w	r3, r3, #1
 8004b1c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004b1e:	2300      	movs	r3, #0
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	3730      	adds	r7, #48	@ 0x30
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}
 8004b28:	58024400 	.word	0x58024400
 8004b2c:	ffff0007 	.word	0xffff0007

08004b30 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b086      	sub	sp, #24
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
 8004b38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d101      	bne.n	8004b44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	e19c      	b.n	8004e7e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004b44:	4b8a      	ldr	r3, [pc, #552]	@ (8004d70 <HAL_RCC_ClockConfig+0x240>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f003 030f 	and.w	r3, r3, #15
 8004b4c:	683a      	ldr	r2, [r7, #0]
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	d910      	bls.n	8004b74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b52:	4b87      	ldr	r3, [pc, #540]	@ (8004d70 <HAL_RCC_ClockConfig+0x240>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f023 020f 	bic.w	r2, r3, #15
 8004b5a:	4985      	ldr	r1, [pc, #532]	@ (8004d70 <HAL_RCC_ClockConfig+0x240>)
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b62:	4b83      	ldr	r3, [pc, #524]	@ (8004d70 <HAL_RCC_ClockConfig+0x240>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 030f 	and.w	r3, r3, #15
 8004b6a:	683a      	ldr	r2, [r7, #0]
 8004b6c:	429a      	cmp	r2, r3
 8004b6e:	d001      	beq.n	8004b74 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	e184      	b.n	8004e7e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 0304 	and.w	r3, r3, #4
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d010      	beq.n	8004ba2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	691a      	ldr	r2, [r3, #16]
 8004b84:	4b7b      	ldr	r3, [pc, #492]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004b86:	699b      	ldr	r3, [r3, #24]
 8004b88:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d908      	bls.n	8004ba2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004b90:	4b78      	ldr	r3, [pc, #480]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004b92:	699b      	ldr	r3, [r3, #24]
 8004b94:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	691b      	ldr	r3, [r3, #16]
 8004b9c:	4975      	ldr	r1, [pc, #468]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 0308 	and.w	r3, r3, #8
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d010      	beq.n	8004bd0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	695a      	ldr	r2, [r3, #20]
 8004bb2:	4b70      	ldr	r3, [pc, #448]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004bb4:	69db      	ldr	r3, [r3, #28]
 8004bb6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004bba:	429a      	cmp	r2, r3
 8004bbc:	d908      	bls.n	8004bd0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004bbe:	4b6d      	ldr	r3, [pc, #436]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004bc0:	69db      	ldr	r3, [r3, #28]
 8004bc2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	695b      	ldr	r3, [r3, #20]
 8004bca:	496a      	ldr	r1, [pc, #424]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f003 0310 	and.w	r3, r3, #16
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d010      	beq.n	8004bfe <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	699a      	ldr	r2, [r3, #24]
 8004be0:	4b64      	ldr	r3, [pc, #400]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004be2:	69db      	ldr	r3, [r3, #28]
 8004be4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004be8:	429a      	cmp	r2, r3
 8004bea:	d908      	bls.n	8004bfe <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004bec:	4b61      	ldr	r3, [pc, #388]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004bee:	69db      	ldr	r3, [r3, #28]
 8004bf0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	699b      	ldr	r3, [r3, #24]
 8004bf8:	495e      	ldr	r1, [pc, #376]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 0320 	and.w	r3, r3, #32
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d010      	beq.n	8004c2c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	69da      	ldr	r2, [r3, #28]
 8004c0e:	4b59      	ldr	r3, [pc, #356]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004c10:	6a1b      	ldr	r3, [r3, #32]
 8004c12:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004c16:	429a      	cmp	r2, r3
 8004c18:	d908      	bls.n	8004c2c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004c1a:	4b56      	ldr	r3, [pc, #344]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004c1c:	6a1b      	ldr	r3, [r3, #32]
 8004c1e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	69db      	ldr	r3, [r3, #28]
 8004c26:	4953      	ldr	r1, [pc, #332]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f003 0302 	and.w	r3, r3, #2
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d010      	beq.n	8004c5a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	68da      	ldr	r2, [r3, #12]
 8004c3c:	4b4d      	ldr	r3, [pc, #308]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004c3e:	699b      	ldr	r3, [r3, #24]
 8004c40:	f003 030f 	and.w	r3, r3, #15
 8004c44:	429a      	cmp	r2, r3
 8004c46:	d908      	bls.n	8004c5a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c48:	4b4a      	ldr	r3, [pc, #296]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004c4a:	699b      	ldr	r3, [r3, #24]
 8004c4c:	f023 020f 	bic.w	r2, r3, #15
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	68db      	ldr	r3, [r3, #12]
 8004c54:	4947      	ldr	r1, [pc, #284]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004c56:	4313      	orrs	r3, r2
 8004c58:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f003 0301 	and.w	r3, r3, #1
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d055      	beq.n	8004d12 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004c66:	4b43      	ldr	r3, [pc, #268]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004c68:	699b      	ldr	r3, [r3, #24]
 8004c6a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	4940      	ldr	r1, [pc, #256]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004c74:	4313      	orrs	r3, r2
 8004c76:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	2b02      	cmp	r3, #2
 8004c7e:	d107      	bne.n	8004c90 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004c80:	4b3c      	ldr	r3, [pc, #240]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d121      	bne.n	8004cd0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	e0f6      	b.n	8004e7e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	2b03      	cmp	r3, #3
 8004c96:	d107      	bne.n	8004ca8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004c98:	4b36      	ldr	r3, [pc, #216]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d115      	bne.n	8004cd0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	e0ea      	b.n	8004e7e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d107      	bne.n	8004cc0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004cb0:	4b30      	ldr	r3, [pc, #192]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d109      	bne.n	8004cd0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e0de      	b.n	8004e7e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004cc0:	4b2c      	ldr	r3, [pc, #176]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 0304 	and.w	r3, r3, #4
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d101      	bne.n	8004cd0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	e0d6      	b.n	8004e7e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004cd0:	4b28      	ldr	r3, [pc, #160]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004cd2:	691b      	ldr	r3, [r3, #16]
 8004cd4:	f023 0207 	bic.w	r2, r3, #7
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	4925      	ldr	r1, [pc, #148]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ce2:	f7fc fbdb 	bl	800149c <HAL_GetTick>
 8004ce6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ce8:	e00a      	b.n	8004d00 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cea:	f7fc fbd7 	bl	800149c <HAL_GetTick>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	1ad3      	subs	r3, r2, r3
 8004cf4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d901      	bls.n	8004d00 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004cfc:	2303      	movs	r3, #3
 8004cfe:	e0be      	b.n	8004e7e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d00:	4b1c      	ldr	r3, [pc, #112]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004d02:	691b      	ldr	r3, [r3, #16]
 8004d04:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	00db      	lsls	r3, r3, #3
 8004d0e:	429a      	cmp	r2, r3
 8004d10:	d1eb      	bne.n	8004cea <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f003 0302 	and.w	r3, r3, #2
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d010      	beq.n	8004d40 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	68da      	ldr	r2, [r3, #12]
 8004d22:	4b14      	ldr	r3, [pc, #80]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004d24:	699b      	ldr	r3, [r3, #24]
 8004d26:	f003 030f 	and.w	r3, r3, #15
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d208      	bcs.n	8004d40 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d2e:	4b11      	ldr	r3, [pc, #68]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004d30:	699b      	ldr	r3, [r3, #24]
 8004d32:	f023 020f 	bic.w	r2, r3, #15
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	490e      	ldr	r1, [pc, #56]	@ (8004d74 <HAL_RCC_ClockConfig+0x244>)
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004d40:	4b0b      	ldr	r3, [pc, #44]	@ (8004d70 <HAL_RCC_ClockConfig+0x240>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 030f 	and.w	r3, r3, #15
 8004d48:	683a      	ldr	r2, [r7, #0]
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d214      	bcs.n	8004d78 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d4e:	4b08      	ldr	r3, [pc, #32]	@ (8004d70 <HAL_RCC_ClockConfig+0x240>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f023 020f 	bic.w	r2, r3, #15
 8004d56:	4906      	ldr	r1, [pc, #24]	@ (8004d70 <HAL_RCC_ClockConfig+0x240>)
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d5e:	4b04      	ldr	r3, [pc, #16]	@ (8004d70 <HAL_RCC_ClockConfig+0x240>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f003 030f 	and.w	r3, r3, #15
 8004d66:	683a      	ldr	r2, [r7, #0]
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	d005      	beq.n	8004d78 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	e086      	b.n	8004e7e <HAL_RCC_ClockConfig+0x34e>
 8004d70:	52002000 	.word	0x52002000
 8004d74:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 0304 	and.w	r3, r3, #4
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d010      	beq.n	8004da6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	691a      	ldr	r2, [r3, #16]
 8004d88:	4b3f      	ldr	r3, [pc, #252]	@ (8004e88 <HAL_RCC_ClockConfig+0x358>)
 8004d8a:	699b      	ldr	r3, [r3, #24]
 8004d8c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004d90:	429a      	cmp	r2, r3
 8004d92:	d208      	bcs.n	8004da6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004d94:	4b3c      	ldr	r3, [pc, #240]	@ (8004e88 <HAL_RCC_ClockConfig+0x358>)
 8004d96:	699b      	ldr	r3, [r3, #24]
 8004d98:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	691b      	ldr	r3, [r3, #16]
 8004da0:	4939      	ldr	r1, [pc, #228]	@ (8004e88 <HAL_RCC_ClockConfig+0x358>)
 8004da2:	4313      	orrs	r3, r2
 8004da4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 0308 	and.w	r3, r3, #8
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d010      	beq.n	8004dd4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	695a      	ldr	r2, [r3, #20]
 8004db6:	4b34      	ldr	r3, [pc, #208]	@ (8004e88 <HAL_RCC_ClockConfig+0x358>)
 8004db8:	69db      	ldr	r3, [r3, #28]
 8004dba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004dbe:	429a      	cmp	r2, r3
 8004dc0:	d208      	bcs.n	8004dd4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004dc2:	4b31      	ldr	r3, [pc, #196]	@ (8004e88 <HAL_RCC_ClockConfig+0x358>)
 8004dc4:	69db      	ldr	r3, [r3, #28]
 8004dc6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	695b      	ldr	r3, [r3, #20]
 8004dce:	492e      	ldr	r1, [pc, #184]	@ (8004e88 <HAL_RCC_ClockConfig+0x358>)
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f003 0310 	and.w	r3, r3, #16
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d010      	beq.n	8004e02 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	699a      	ldr	r2, [r3, #24]
 8004de4:	4b28      	ldr	r3, [pc, #160]	@ (8004e88 <HAL_RCC_ClockConfig+0x358>)
 8004de6:	69db      	ldr	r3, [r3, #28]
 8004de8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d208      	bcs.n	8004e02 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004df0:	4b25      	ldr	r3, [pc, #148]	@ (8004e88 <HAL_RCC_ClockConfig+0x358>)
 8004df2:	69db      	ldr	r3, [r3, #28]
 8004df4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	699b      	ldr	r3, [r3, #24]
 8004dfc:	4922      	ldr	r1, [pc, #136]	@ (8004e88 <HAL_RCC_ClockConfig+0x358>)
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f003 0320 	and.w	r3, r3, #32
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d010      	beq.n	8004e30 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	69da      	ldr	r2, [r3, #28]
 8004e12:	4b1d      	ldr	r3, [pc, #116]	@ (8004e88 <HAL_RCC_ClockConfig+0x358>)
 8004e14:	6a1b      	ldr	r3, [r3, #32]
 8004e16:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004e1a:	429a      	cmp	r2, r3
 8004e1c:	d208      	bcs.n	8004e30 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004e1e:	4b1a      	ldr	r3, [pc, #104]	@ (8004e88 <HAL_RCC_ClockConfig+0x358>)
 8004e20:	6a1b      	ldr	r3, [r3, #32]
 8004e22:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	69db      	ldr	r3, [r3, #28]
 8004e2a:	4917      	ldr	r1, [pc, #92]	@ (8004e88 <HAL_RCC_ClockConfig+0x358>)
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004e30:	f000 f834 	bl	8004e9c <HAL_RCC_GetSysClockFreq>
 8004e34:	4602      	mov	r2, r0
 8004e36:	4b14      	ldr	r3, [pc, #80]	@ (8004e88 <HAL_RCC_ClockConfig+0x358>)
 8004e38:	699b      	ldr	r3, [r3, #24]
 8004e3a:	0a1b      	lsrs	r3, r3, #8
 8004e3c:	f003 030f 	and.w	r3, r3, #15
 8004e40:	4912      	ldr	r1, [pc, #72]	@ (8004e8c <HAL_RCC_ClockConfig+0x35c>)
 8004e42:	5ccb      	ldrb	r3, [r1, r3]
 8004e44:	f003 031f 	and.w	r3, r3, #31
 8004e48:	fa22 f303 	lsr.w	r3, r2, r3
 8004e4c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8004e88 <HAL_RCC_ClockConfig+0x358>)
 8004e50:	699b      	ldr	r3, [r3, #24]
 8004e52:	f003 030f 	and.w	r3, r3, #15
 8004e56:	4a0d      	ldr	r2, [pc, #52]	@ (8004e8c <HAL_RCC_ClockConfig+0x35c>)
 8004e58:	5cd3      	ldrb	r3, [r2, r3]
 8004e5a:	f003 031f 	and.w	r3, r3, #31
 8004e5e:	693a      	ldr	r2, [r7, #16]
 8004e60:	fa22 f303 	lsr.w	r3, r2, r3
 8004e64:	4a0a      	ldr	r2, [pc, #40]	@ (8004e90 <HAL_RCC_ClockConfig+0x360>)
 8004e66:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004e68:	4a0a      	ldr	r2, [pc, #40]	@ (8004e94 <HAL_RCC_ClockConfig+0x364>)
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004e6e:	4b0a      	ldr	r3, [pc, #40]	@ (8004e98 <HAL_RCC_ClockConfig+0x368>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4618      	mov	r0, r3
 8004e74:	f7fc fac8 	bl	8001408 <HAL_InitTick>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004e7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3718      	adds	r7, #24
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	bf00      	nop
 8004e88:	58024400 	.word	0x58024400
 8004e8c:	0800da54 	.word	0x0800da54
 8004e90:	24000020 	.word	0x24000020
 8004e94:	2400001c 	.word	0x2400001c
 8004e98:	24000024 	.word	0x24000024

08004e9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b089      	sub	sp, #36	@ 0x24
 8004ea0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ea2:	4bb3      	ldr	r3, [pc, #716]	@ (8005170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ea4:	691b      	ldr	r3, [r3, #16]
 8004ea6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004eaa:	2b18      	cmp	r3, #24
 8004eac:	f200 8155 	bhi.w	800515a <HAL_RCC_GetSysClockFreq+0x2be>
 8004eb0:	a201      	add	r2, pc, #4	@ (adr r2, 8004eb8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eb6:	bf00      	nop
 8004eb8:	08004f1d 	.word	0x08004f1d
 8004ebc:	0800515b 	.word	0x0800515b
 8004ec0:	0800515b 	.word	0x0800515b
 8004ec4:	0800515b 	.word	0x0800515b
 8004ec8:	0800515b 	.word	0x0800515b
 8004ecc:	0800515b 	.word	0x0800515b
 8004ed0:	0800515b 	.word	0x0800515b
 8004ed4:	0800515b 	.word	0x0800515b
 8004ed8:	08004f43 	.word	0x08004f43
 8004edc:	0800515b 	.word	0x0800515b
 8004ee0:	0800515b 	.word	0x0800515b
 8004ee4:	0800515b 	.word	0x0800515b
 8004ee8:	0800515b 	.word	0x0800515b
 8004eec:	0800515b 	.word	0x0800515b
 8004ef0:	0800515b 	.word	0x0800515b
 8004ef4:	0800515b 	.word	0x0800515b
 8004ef8:	08004f49 	.word	0x08004f49
 8004efc:	0800515b 	.word	0x0800515b
 8004f00:	0800515b 	.word	0x0800515b
 8004f04:	0800515b 	.word	0x0800515b
 8004f08:	0800515b 	.word	0x0800515b
 8004f0c:	0800515b 	.word	0x0800515b
 8004f10:	0800515b 	.word	0x0800515b
 8004f14:	0800515b 	.word	0x0800515b
 8004f18:	08004f4f 	.word	0x08004f4f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004f1c:	4b94      	ldr	r3, [pc, #592]	@ (8005170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 0320 	and.w	r3, r3, #32
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d009      	beq.n	8004f3c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004f28:	4b91      	ldr	r3, [pc, #580]	@ (8005170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	08db      	lsrs	r3, r3, #3
 8004f2e:	f003 0303 	and.w	r3, r3, #3
 8004f32:	4a90      	ldr	r2, [pc, #576]	@ (8005174 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004f34:	fa22 f303 	lsr.w	r3, r2, r3
 8004f38:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004f3a:	e111      	b.n	8005160 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004f3c:	4b8d      	ldr	r3, [pc, #564]	@ (8005174 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004f3e:	61bb      	str	r3, [r7, #24]
      break;
 8004f40:	e10e      	b.n	8005160 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004f42:	4b8d      	ldr	r3, [pc, #564]	@ (8005178 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004f44:	61bb      	str	r3, [r7, #24]
      break;
 8004f46:	e10b      	b.n	8005160 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004f48:	4b8c      	ldr	r3, [pc, #560]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004f4a:	61bb      	str	r3, [r7, #24]
      break;
 8004f4c:	e108      	b.n	8005160 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004f4e:	4b88      	ldr	r3, [pc, #544]	@ (8005170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f52:	f003 0303 	and.w	r3, r3, #3
 8004f56:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004f58:	4b85      	ldr	r3, [pc, #532]	@ (8005170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f5c:	091b      	lsrs	r3, r3, #4
 8004f5e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f62:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004f64:	4b82      	ldr	r3, [pc, #520]	@ (8005170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f68:	f003 0301 	and.w	r3, r3, #1
 8004f6c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004f6e:	4b80      	ldr	r3, [pc, #512]	@ (8005170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f72:	08db      	lsrs	r3, r3, #3
 8004f74:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004f78:	68fa      	ldr	r2, [r7, #12]
 8004f7a:	fb02 f303 	mul.w	r3, r2, r3
 8004f7e:	ee07 3a90 	vmov	s15, r3
 8004f82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f86:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	f000 80e1 	beq.w	8005154 <HAL_RCC_GetSysClockFreq+0x2b8>
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	2b02      	cmp	r3, #2
 8004f96:	f000 8083 	beq.w	80050a0 <HAL_RCC_GetSysClockFreq+0x204>
 8004f9a:	697b      	ldr	r3, [r7, #20]
 8004f9c:	2b02      	cmp	r3, #2
 8004f9e:	f200 80a1 	bhi.w	80050e4 <HAL_RCC_GetSysClockFreq+0x248>
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d003      	beq.n	8004fb0 <HAL_RCC_GetSysClockFreq+0x114>
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	2b01      	cmp	r3, #1
 8004fac:	d056      	beq.n	800505c <HAL_RCC_GetSysClockFreq+0x1c0>
 8004fae:	e099      	b.n	80050e4 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004fb0:	4b6f      	ldr	r3, [pc, #444]	@ (8005170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f003 0320 	and.w	r3, r3, #32
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d02d      	beq.n	8005018 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004fbc:	4b6c      	ldr	r3, [pc, #432]	@ (8005170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	08db      	lsrs	r3, r3, #3
 8004fc2:	f003 0303 	and.w	r3, r3, #3
 8004fc6:	4a6b      	ldr	r2, [pc, #428]	@ (8005174 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004fc8:	fa22 f303 	lsr.w	r3, r2, r3
 8004fcc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	ee07 3a90 	vmov	s15, r3
 8004fd4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	ee07 3a90 	vmov	s15, r3
 8004fde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fe2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004fe6:	4b62      	ldr	r3, [pc, #392]	@ (8005170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fee:	ee07 3a90 	vmov	s15, r3
 8004ff2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ff6:	ed97 6a02 	vldr	s12, [r7, #8]
 8004ffa:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8005180 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004ffe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005002:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005006:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800500a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800500e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005012:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8005016:	e087      	b.n	8005128 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	ee07 3a90 	vmov	s15, r3
 800501e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005022:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8005184 <HAL_RCC_GetSysClockFreq+0x2e8>
 8005026:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800502a:	4b51      	ldr	r3, [pc, #324]	@ (8005170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800502c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800502e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005032:	ee07 3a90 	vmov	s15, r3
 8005036:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800503a:	ed97 6a02 	vldr	s12, [r7, #8]
 800503e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8005180 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005042:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005046:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800504a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800504e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005052:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005056:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800505a:	e065      	b.n	8005128 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	ee07 3a90 	vmov	s15, r3
 8005062:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005066:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8005188 <HAL_RCC_GetSysClockFreq+0x2ec>
 800506a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800506e:	4b40      	ldr	r3, [pc, #256]	@ (8005170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005072:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005076:	ee07 3a90 	vmov	s15, r3
 800507a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800507e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005082:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005180 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005086:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800508a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800508e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005092:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005096:	ee67 7a27 	vmul.f32	s15, s14, s15
 800509a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800509e:	e043      	b.n	8005128 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	ee07 3a90 	vmov	s15, r3
 80050a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050aa:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800518c <HAL_RCC_GetSysClockFreq+0x2f0>
 80050ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050b2:	4b2f      	ldr	r3, [pc, #188]	@ (8005170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80050b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050ba:	ee07 3a90 	vmov	s15, r3
 80050be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80050c6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8005180 <HAL_RCC_GetSysClockFreq+0x2e4>
 80050ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80050d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050de:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80050e2:	e021      	b.n	8005128 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	ee07 3a90 	vmov	s15, r3
 80050ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050ee:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005188 <HAL_RCC_GetSysClockFreq+0x2ec>
 80050f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050f6:	4b1e      	ldr	r3, [pc, #120]	@ (8005170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80050f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050fe:	ee07 3a90 	vmov	s15, r3
 8005102:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005106:	ed97 6a02 	vldr	s12, [r7, #8]
 800510a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8005180 <HAL_RCC_GetSysClockFreq+0x2e4>
 800510e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005112:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005116:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800511a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800511e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005122:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005126:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005128:	4b11      	ldr	r3, [pc, #68]	@ (8005170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800512a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800512c:	0a5b      	lsrs	r3, r3, #9
 800512e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005132:	3301      	adds	r3, #1
 8005134:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	ee07 3a90 	vmov	s15, r3
 800513c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005140:	edd7 6a07 	vldr	s13, [r7, #28]
 8005144:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005148:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800514c:	ee17 3a90 	vmov	r3, s15
 8005150:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8005152:	e005      	b.n	8005160 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005154:	2300      	movs	r3, #0
 8005156:	61bb      	str	r3, [r7, #24]
      break;
 8005158:	e002      	b.n	8005160 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800515a:	4b07      	ldr	r3, [pc, #28]	@ (8005178 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800515c:	61bb      	str	r3, [r7, #24]
      break;
 800515e:	bf00      	nop
  }

  return sysclockfreq;
 8005160:	69bb      	ldr	r3, [r7, #24]
}
 8005162:	4618      	mov	r0, r3
 8005164:	3724      	adds	r7, #36	@ 0x24
 8005166:	46bd      	mov	sp, r7
 8005168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516c:	4770      	bx	lr
 800516e:	bf00      	nop
 8005170:	58024400 	.word	0x58024400
 8005174:	03d09000 	.word	0x03d09000
 8005178:	003d0900 	.word	0x003d0900
 800517c:	018cba80 	.word	0x018cba80
 8005180:	46000000 	.word	0x46000000
 8005184:	4c742400 	.word	0x4c742400
 8005188:	4a742400 	.word	0x4a742400
 800518c:	4bc65d40 	.word	0x4bc65d40

08005190 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b082      	sub	sp, #8
 8005194:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005196:	f7ff fe81 	bl	8004e9c <HAL_RCC_GetSysClockFreq>
 800519a:	4602      	mov	r2, r0
 800519c:	4b10      	ldr	r3, [pc, #64]	@ (80051e0 <HAL_RCC_GetHCLKFreq+0x50>)
 800519e:	699b      	ldr	r3, [r3, #24]
 80051a0:	0a1b      	lsrs	r3, r3, #8
 80051a2:	f003 030f 	and.w	r3, r3, #15
 80051a6:	490f      	ldr	r1, [pc, #60]	@ (80051e4 <HAL_RCC_GetHCLKFreq+0x54>)
 80051a8:	5ccb      	ldrb	r3, [r1, r3]
 80051aa:	f003 031f 	and.w	r3, r3, #31
 80051ae:	fa22 f303 	lsr.w	r3, r2, r3
 80051b2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80051b4:	4b0a      	ldr	r3, [pc, #40]	@ (80051e0 <HAL_RCC_GetHCLKFreq+0x50>)
 80051b6:	699b      	ldr	r3, [r3, #24]
 80051b8:	f003 030f 	and.w	r3, r3, #15
 80051bc:	4a09      	ldr	r2, [pc, #36]	@ (80051e4 <HAL_RCC_GetHCLKFreq+0x54>)
 80051be:	5cd3      	ldrb	r3, [r2, r3]
 80051c0:	f003 031f 	and.w	r3, r3, #31
 80051c4:	687a      	ldr	r2, [r7, #4]
 80051c6:	fa22 f303 	lsr.w	r3, r2, r3
 80051ca:	4a07      	ldr	r2, [pc, #28]	@ (80051e8 <HAL_RCC_GetHCLKFreq+0x58>)
 80051cc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80051ce:	4a07      	ldr	r2, [pc, #28]	@ (80051ec <HAL_RCC_GetHCLKFreq+0x5c>)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80051d4:	4b04      	ldr	r3, [pc, #16]	@ (80051e8 <HAL_RCC_GetHCLKFreq+0x58>)
 80051d6:	681b      	ldr	r3, [r3, #0]
}
 80051d8:	4618      	mov	r0, r3
 80051da:	3708      	adds	r7, #8
 80051dc:	46bd      	mov	sp, r7
 80051de:	bd80      	pop	{r7, pc}
 80051e0:	58024400 	.word	0x58024400
 80051e4:	0800da54 	.word	0x0800da54
 80051e8:	24000020 	.word	0x24000020
 80051ec:	2400001c 	.word	0x2400001c

080051f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80051f4:	f7ff ffcc 	bl	8005190 <HAL_RCC_GetHCLKFreq>
 80051f8:	4602      	mov	r2, r0
 80051fa:	4b06      	ldr	r3, [pc, #24]	@ (8005214 <HAL_RCC_GetPCLK1Freq+0x24>)
 80051fc:	69db      	ldr	r3, [r3, #28]
 80051fe:	091b      	lsrs	r3, r3, #4
 8005200:	f003 0307 	and.w	r3, r3, #7
 8005204:	4904      	ldr	r1, [pc, #16]	@ (8005218 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005206:	5ccb      	ldrb	r3, [r1, r3]
 8005208:	f003 031f 	and.w	r3, r3, #31
 800520c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005210:	4618      	mov	r0, r3
 8005212:	bd80      	pop	{r7, pc}
 8005214:	58024400 	.word	0x58024400
 8005218:	0800da54 	.word	0x0800da54

0800521c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800521c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005220:	b0ca      	sub	sp, #296	@ 0x128
 8005222:	af00      	add	r7, sp, #0
 8005224:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005228:	2300      	movs	r3, #0
 800522a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800522e:	2300      	movs	r3, #0
 8005230:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005234:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800523c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005240:	2500      	movs	r5, #0
 8005242:	ea54 0305 	orrs.w	r3, r4, r5
 8005246:	d049      	beq.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8005248:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800524c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800524e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005252:	d02f      	beq.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8005254:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005258:	d828      	bhi.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0x90>
 800525a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800525e:	d01a      	beq.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005260:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005264:	d822      	bhi.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005266:	2b00      	cmp	r3, #0
 8005268:	d003      	beq.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800526a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800526e:	d007      	beq.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005270:	e01c      	b.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005272:	4bb8      	ldr	r3, [pc, #736]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005276:	4ab7      	ldr	r2, [pc, #732]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005278:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800527c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800527e:	e01a      	b.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005280:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005284:	3308      	adds	r3, #8
 8005286:	2102      	movs	r1, #2
 8005288:	4618      	mov	r0, r3
 800528a:	f002 fb61 	bl	8007950 <RCCEx_PLL2_Config>
 800528e:	4603      	mov	r3, r0
 8005290:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005294:	e00f      	b.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005296:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800529a:	3328      	adds	r3, #40	@ 0x28
 800529c:	2102      	movs	r1, #2
 800529e:	4618      	mov	r0, r3
 80052a0:	f002 fc08 	bl	8007ab4 <RCCEx_PLL3_Config>
 80052a4:	4603      	mov	r3, r0
 80052a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80052aa:	e004      	b.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80052b2:	e000      	b.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80052b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d10a      	bne.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80052be:	4ba5      	ldr	r3, [pc, #660]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052c2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80052c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80052cc:	4aa1      	ldr	r2, [pc, #644]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052ce:	430b      	orrs	r3, r1
 80052d0:	6513      	str	r3, [r2, #80]	@ 0x50
 80052d2:	e003      	b.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80052dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052e4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80052e8:	f04f 0900 	mov.w	r9, #0
 80052ec:	ea58 0309 	orrs.w	r3, r8, r9
 80052f0:	d047      	beq.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80052f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052f8:	2b04      	cmp	r3, #4
 80052fa:	d82a      	bhi.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80052fc:	a201      	add	r2, pc, #4	@ (adr r2, 8005304 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80052fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005302:	bf00      	nop
 8005304:	08005319 	.word	0x08005319
 8005308:	08005327 	.word	0x08005327
 800530c:	0800533d 	.word	0x0800533d
 8005310:	0800535b 	.word	0x0800535b
 8005314:	0800535b 	.word	0x0800535b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005318:	4b8e      	ldr	r3, [pc, #568]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800531a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800531c:	4a8d      	ldr	r2, [pc, #564]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800531e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005322:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005324:	e01a      	b.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005326:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800532a:	3308      	adds	r3, #8
 800532c:	2100      	movs	r1, #0
 800532e:	4618      	mov	r0, r3
 8005330:	f002 fb0e 	bl	8007950 <RCCEx_PLL2_Config>
 8005334:	4603      	mov	r3, r0
 8005336:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800533a:	e00f      	b.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800533c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005340:	3328      	adds	r3, #40	@ 0x28
 8005342:	2100      	movs	r1, #0
 8005344:	4618      	mov	r0, r3
 8005346:	f002 fbb5 	bl	8007ab4 <RCCEx_PLL3_Config>
 800534a:	4603      	mov	r3, r0
 800534c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005350:	e004      	b.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005358:	e000      	b.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800535a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800535c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005360:	2b00      	cmp	r3, #0
 8005362:	d10a      	bne.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005364:	4b7b      	ldr	r3, [pc, #492]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005366:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005368:	f023 0107 	bic.w	r1, r3, #7
 800536c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005370:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005372:	4a78      	ldr	r2, [pc, #480]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005374:	430b      	orrs	r3, r1
 8005376:	6513      	str	r3, [r2, #80]	@ 0x50
 8005378:	e003      	b.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800537a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800537e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800538a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800538e:	f04f 0b00 	mov.w	fp, #0
 8005392:	ea5a 030b 	orrs.w	r3, sl, fp
 8005396:	d04c      	beq.n	8005432 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8005398:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800539c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800539e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053a2:	d030      	beq.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80053a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053a8:	d829      	bhi.n	80053fe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80053aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80053ac:	d02d      	beq.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80053ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80053b0:	d825      	bhi.n	80053fe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80053b2:	2b80      	cmp	r3, #128	@ 0x80
 80053b4:	d018      	beq.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80053b6:	2b80      	cmp	r3, #128	@ 0x80
 80053b8:	d821      	bhi.n	80053fe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d002      	beq.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80053be:	2b40      	cmp	r3, #64	@ 0x40
 80053c0:	d007      	beq.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80053c2:	e01c      	b.n	80053fe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80053c4:	4b63      	ldr	r3, [pc, #396]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80053c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053c8:	4a62      	ldr	r2, [pc, #392]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80053ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80053ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80053d0:	e01c      	b.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80053d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053d6:	3308      	adds	r3, #8
 80053d8:	2100      	movs	r1, #0
 80053da:	4618      	mov	r0, r3
 80053dc:	f002 fab8 	bl	8007950 <RCCEx_PLL2_Config>
 80053e0:	4603      	mov	r3, r0
 80053e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80053e6:	e011      	b.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80053e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053ec:	3328      	adds	r3, #40	@ 0x28
 80053ee:	2100      	movs	r1, #0
 80053f0:	4618      	mov	r0, r3
 80053f2:	f002 fb5f 	bl	8007ab4 <RCCEx_PLL3_Config>
 80053f6:	4603      	mov	r3, r0
 80053f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80053fc:	e006      	b.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005404:	e002      	b.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005406:	bf00      	nop
 8005408:	e000      	b.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800540a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800540c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005410:	2b00      	cmp	r3, #0
 8005412:	d10a      	bne.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005414:	4b4f      	ldr	r3, [pc, #316]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005416:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005418:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800541c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005420:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005422:	4a4c      	ldr	r2, [pc, #304]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005424:	430b      	orrs	r3, r1
 8005426:	6513      	str	r3, [r2, #80]	@ 0x50
 8005428:	e003      	b.n	8005432 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800542a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800542e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005432:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800543a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800543e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005442:	2300      	movs	r3, #0
 8005444:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005448:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800544c:	460b      	mov	r3, r1
 800544e:	4313      	orrs	r3, r2
 8005450:	d053      	beq.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8005452:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005456:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800545a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800545e:	d035      	beq.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8005460:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005464:	d82e      	bhi.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005466:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800546a:	d031      	beq.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800546c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005470:	d828      	bhi.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005472:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005476:	d01a      	beq.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x292>
 8005478:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800547c:	d822      	bhi.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800547e:	2b00      	cmp	r3, #0
 8005480:	d003      	beq.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8005482:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005486:	d007      	beq.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8005488:	e01c      	b.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800548a:	4b32      	ldr	r3, [pc, #200]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800548c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800548e:	4a31      	ldr	r2, [pc, #196]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005490:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005494:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005496:	e01c      	b.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005498:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800549c:	3308      	adds	r3, #8
 800549e:	2100      	movs	r1, #0
 80054a0:	4618      	mov	r0, r3
 80054a2:	f002 fa55 	bl	8007950 <RCCEx_PLL2_Config>
 80054a6:	4603      	mov	r3, r0
 80054a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80054ac:	e011      	b.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80054ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054b2:	3328      	adds	r3, #40	@ 0x28
 80054b4:	2100      	movs	r1, #0
 80054b6:	4618      	mov	r0, r3
 80054b8:	f002 fafc 	bl	8007ab4 <RCCEx_PLL3_Config>
 80054bc:	4603      	mov	r3, r0
 80054be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80054c2:	e006      	b.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80054ca:	e002      	b.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80054cc:	bf00      	nop
 80054ce:	e000      	b.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80054d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d10b      	bne.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80054da:	4b1e      	ldr	r3, [pc, #120]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80054dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054de:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80054e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054e6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80054ea:	4a1a      	ldr	r2, [pc, #104]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80054ec:	430b      	orrs	r3, r1
 80054ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80054f0:	e003      	b.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80054fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005502:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005506:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800550a:	2300      	movs	r3, #0
 800550c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005510:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005514:	460b      	mov	r3, r1
 8005516:	4313      	orrs	r3, r2
 8005518:	d056      	beq.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800551a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800551e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005522:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005526:	d038      	beq.n	800559a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005528:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800552c:	d831      	bhi.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800552e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005532:	d034      	beq.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8005534:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005538:	d82b      	bhi.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800553a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800553e:	d01d      	beq.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005540:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005544:	d825      	bhi.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005546:	2b00      	cmp	r3, #0
 8005548:	d006      	beq.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800554a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800554e:	d00a      	beq.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005550:	e01f      	b.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005552:	bf00      	nop
 8005554:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005558:	4ba2      	ldr	r3, [pc, #648]	@ (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800555a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800555c:	4aa1      	ldr	r2, [pc, #644]	@ (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800555e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005562:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005564:	e01c      	b.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005566:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800556a:	3308      	adds	r3, #8
 800556c:	2100      	movs	r1, #0
 800556e:	4618      	mov	r0, r3
 8005570:	f002 f9ee 	bl	8007950 <RCCEx_PLL2_Config>
 8005574:	4603      	mov	r3, r0
 8005576:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800557a:	e011      	b.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800557c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005580:	3328      	adds	r3, #40	@ 0x28
 8005582:	2100      	movs	r1, #0
 8005584:	4618      	mov	r0, r3
 8005586:	f002 fa95 	bl	8007ab4 <RCCEx_PLL3_Config>
 800558a:	4603      	mov	r3, r0
 800558c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005590:	e006      	b.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005598:	e002      	b.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800559a:	bf00      	nop
 800559c:	e000      	b.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800559e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d10b      	bne.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80055a8:	4b8e      	ldr	r3, [pc, #568]	@ (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80055aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055ac:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80055b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055b4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80055b8:	4a8a      	ldr	r2, [pc, #552]	@ (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80055ba:	430b      	orrs	r3, r1
 80055bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80055be:	e003      	b.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80055c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055d0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80055d4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80055d8:	2300      	movs	r3, #0
 80055da:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80055de:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80055e2:	460b      	mov	r3, r1
 80055e4:	4313      	orrs	r3, r2
 80055e6:	d03a      	beq.n	800565e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80055e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055ee:	2b30      	cmp	r3, #48	@ 0x30
 80055f0:	d01f      	beq.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80055f2:	2b30      	cmp	r3, #48	@ 0x30
 80055f4:	d819      	bhi.n	800562a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80055f6:	2b20      	cmp	r3, #32
 80055f8:	d00c      	beq.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80055fa:	2b20      	cmp	r3, #32
 80055fc:	d815      	bhi.n	800562a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d019      	beq.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005602:	2b10      	cmp	r3, #16
 8005604:	d111      	bne.n	800562a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005606:	4b77      	ldr	r3, [pc, #476]	@ (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800560a:	4a76      	ldr	r2, [pc, #472]	@ (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800560c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005610:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005612:	e011      	b.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005614:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005618:	3308      	adds	r3, #8
 800561a:	2102      	movs	r1, #2
 800561c:	4618      	mov	r0, r3
 800561e:	f002 f997 	bl	8007950 <RCCEx_PLL2_Config>
 8005622:	4603      	mov	r3, r0
 8005624:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005628:	e006      	b.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005630:	e002      	b.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005632:	bf00      	nop
 8005634:	e000      	b.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005636:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005638:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800563c:	2b00      	cmp	r3, #0
 800563e:	d10a      	bne.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005640:	4b68      	ldr	r3, [pc, #416]	@ (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005642:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005644:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005648:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800564c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800564e:	4a65      	ldr	r2, [pc, #404]	@ (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005650:	430b      	orrs	r3, r1
 8005652:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005654:	e003      	b.n	800565e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005656:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800565a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800565e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005666:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800566a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800566e:	2300      	movs	r3, #0
 8005670:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005674:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005678:	460b      	mov	r3, r1
 800567a:	4313      	orrs	r3, r2
 800567c:	d051      	beq.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800567e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005682:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005684:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005688:	d035      	beq.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800568a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800568e:	d82e      	bhi.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005690:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005694:	d031      	beq.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8005696:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800569a:	d828      	bhi.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800569c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056a0:	d01a      	beq.n	80056d8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80056a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056a6:	d822      	bhi.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d003      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80056ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056b0:	d007      	beq.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80056b2:	e01c      	b.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056b4:	4b4b      	ldr	r3, [pc, #300]	@ (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80056b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056b8:	4a4a      	ldr	r2, [pc, #296]	@ (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80056ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80056c0:	e01c      	b.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80056c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056c6:	3308      	adds	r3, #8
 80056c8:	2100      	movs	r1, #0
 80056ca:	4618      	mov	r0, r3
 80056cc:	f002 f940 	bl	8007950 <RCCEx_PLL2_Config>
 80056d0:	4603      	mov	r3, r0
 80056d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80056d6:	e011      	b.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80056d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056dc:	3328      	adds	r3, #40	@ 0x28
 80056de:	2100      	movs	r1, #0
 80056e0:	4618      	mov	r0, r3
 80056e2:	f002 f9e7 	bl	8007ab4 <RCCEx_PLL3_Config>
 80056e6:	4603      	mov	r3, r0
 80056e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80056ec:	e006      	b.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056ee:	2301      	movs	r3, #1
 80056f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80056f4:	e002      	b.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80056f6:	bf00      	nop
 80056f8:	e000      	b.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80056fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005700:	2b00      	cmp	r3, #0
 8005702:	d10a      	bne.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005704:	4b37      	ldr	r3, [pc, #220]	@ (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005706:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005708:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800570c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005710:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005712:	4a34      	ldr	r2, [pc, #208]	@ (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005714:	430b      	orrs	r3, r1
 8005716:	6513      	str	r3, [r2, #80]	@ 0x50
 8005718:	e003      	b.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800571a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800571e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005722:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800572a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800572e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005732:	2300      	movs	r3, #0
 8005734:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005738:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800573c:	460b      	mov	r3, r1
 800573e:	4313      	orrs	r3, r2
 8005740:	d056      	beq.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005742:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005746:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005748:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800574c:	d033      	beq.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800574e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005752:	d82c      	bhi.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005754:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005758:	d02f      	beq.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800575a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800575e:	d826      	bhi.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005760:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005764:	d02b      	beq.n	80057be <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8005766:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800576a:	d820      	bhi.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x592>
 800576c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005770:	d012      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8005772:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005776:	d81a      	bhi.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005778:	2b00      	cmp	r3, #0
 800577a:	d022      	beq.n	80057c2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800577c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005780:	d115      	bne.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005782:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005786:	3308      	adds	r3, #8
 8005788:	2101      	movs	r1, #1
 800578a:	4618      	mov	r0, r3
 800578c:	f002 f8e0 	bl	8007950 <RCCEx_PLL2_Config>
 8005790:	4603      	mov	r3, r0
 8005792:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005796:	e015      	b.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005798:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800579c:	3328      	adds	r3, #40	@ 0x28
 800579e:	2101      	movs	r1, #1
 80057a0:	4618      	mov	r0, r3
 80057a2:	f002 f987 	bl	8007ab4 <RCCEx_PLL3_Config>
 80057a6:	4603      	mov	r3, r0
 80057a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80057ac:	e00a      	b.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057ae:	2301      	movs	r3, #1
 80057b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80057b4:	e006      	b.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80057b6:	bf00      	nop
 80057b8:	e004      	b.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80057ba:	bf00      	nop
 80057bc:	e002      	b.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80057be:	bf00      	nop
 80057c0:	e000      	b.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80057c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d10d      	bne.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80057cc:	4b05      	ldr	r3, [pc, #20]	@ (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80057ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057d0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80057d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80057da:	4a02      	ldr	r2, [pc, #8]	@ (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80057dc:	430b      	orrs	r3, r1
 80057de:	6513      	str	r3, [r2, #80]	@ 0x50
 80057e0:	e006      	b.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80057e2:	bf00      	nop
 80057e4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80057f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80057fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005800:	2300      	movs	r3, #0
 8005802:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005806:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800580a:	460b      	mov	r3, r1
 800580c:	4313      	orrs	r3, r2
 800580e:	d055      	beq.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005810:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005814:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005818:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800581c:	d033      	beq.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800581e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005822:	d82c      	bhi.n	800587e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005824:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005828:	d02f      	beq.n	800588a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800582a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800582e:	d826      	bhi.n	800587e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005830:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005834:	d02b      	beq.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8005836:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800583a:	d820      	bhi.n	800587e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800583c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005840:	d012      	beq.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8005842:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005846:	d81a      	bhi.n	800587e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005848:	2b00      	cmp	r3, #0
 800584a:	d022      	beq.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800584c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005850:	d115      	bne.n	800587e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005856:	3308      	adds	r3, #8
 8005858:	2101      	movs	r1, #1
 800585a:	4618      	mov	r0, r3
 800585c:	f002 f878 	bl	8007950 <RCCEx_PLL2_Config>
 8005860:	4603      	mov	r3, r0
 8005862:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005866:	e015      	b.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005868:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800586c:	3328      	adds	r3, #40	@ 0x28
 800586e:	2101      	movs	r1, #1
 8005870:	4618      	mov	r0, r3
 8005872:	f002 f91f 	bl	8007ab4 <RCCEx_PLL3_Config>
 8005876:	4603      	mov	r3, r0
 8005878:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800587c:	e00a      	b.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005884:	e006      	b.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005886:	bf00      	nop
 8005888:	e004      	b.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800588a:	bf00      	nop
 800588c:	e002      	b.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800588e:	bf00      	nop
 8005890:	e000      	b.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005892:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005894:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005898:	2b00      	cmp	r3, #0
 800589a:	d10b      	bne.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800589c:	4ba3      	ldr	r3, [pc, #652]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800589e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058a0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80058a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058a8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80058ac:	4a9f      	ldr	r2, [pc, #636]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058ae:	430b      	orrs	r3, r1
 80058b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80058b2:	e003      	b.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80058bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058c4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80058c8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80058cc:	2300      	movs	r3, #0
 80058ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80058d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80058d6:	460b      	mov	r3, r1
 80058d8:	4313      	orrs	r3, r2
 80058da:	d037      	beq.n	800594c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80058dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80058e6:	d00e      	beq.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80058e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80058ec:	d816      	bhi.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x700>
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d018      	beq.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80058f2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80058f6:	d111      	bne.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058f8:	4b8c      	ldr	r3, [pc, #560]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058fc:	4a8b      	ldr	r2, [pc, #556]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005902:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005904:	e00f      	b.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005906:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800590a:	3308      	adds	r3, #8
 800590c:	2101      	movs	r1, #1
 800590e:	4618      	mov	r0, r3
 8005910:	f002 f81e 	bl	8007950 <RCCEx_PLL2_Config>
 8005914:	4603      	mov	r3, r0
 8005916:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800591a:	e004      	b.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005922:	e000      	b.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005924:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005926:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800592a:	2b00      	cmp	r3, #0
 800592c:	d10a      	bne.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800592e:	4b7f      	ldr	r3, [pc, #508]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005930:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005932:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005936:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800593a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800593c:	4a7b      	ldr	r2, [pc, #492]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800593e:	430b      	orrs	r3, r1
 8005940:	6513      	str	r3, [r2, #80]	@ 0x50
 8005942:	e003      	b.n	800594c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005944:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005948:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800594c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005954:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005958:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800595c:	2300      	movs	r3, #0
 800595e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005962:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005966:	460b      	mov	r3, r1
 8005968:	4313      	orrs	r3, r2
 800596a:	d039      	beq.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800596c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005970:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005972:	2b03      	cmp	r3, #3
 8005974:	d81c      	bhi.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8005976:	a201      	add	r2, pc, #4	@ (adr r2, 800597c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8005978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800597c:	080059b9 	.word	0x080059b9
 8005980:	0800598d 	.word	0x0800598d
 8005984:	0800599b 	.word	0x0800599b
 8005988:	080059b9 	.word	0x080059b9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800598c:	4b67      	ldr	r3, [pc, #412]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800598e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005990:	4a66      	ldr	r2, [pc, #408]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005992:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005996:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005998:	e00f      	b.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800599a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800599e:	3308      	adds	r3, #8
 80059a0:	2102      	movs	r1, #2
 80059a2:	4618      	mov	r0, r3
 80059a4:	f001 ffd4 	bl	8007950 <RCCEx_PLL2_Config>
 80059a8:	4603      	mov	r3, r0
 80059aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80059ae:	e004      	b.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80059b6:	e000      	b.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80059b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d10a      	bne.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80059c2:	4b5a      	ldr	r3, [pc, #360]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059c6:	f023 0103 	bic.w	r1, r3, #3
 80059ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059d0:	4a56      	ldr	r2, [pc, #344]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059d2:	430b      	orrs	r3, r1
 80059d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80059d6:	e003      	b.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80059e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059e8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80059ec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80059f0:	2300      	movs	r3, #0
 80059f2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80059f6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80059fa:	460b      	mov	r3, r1
 80059fc:	4313      	orrs	r3, r2
 80059fe:	f000 809f 	beq.w	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a02:	4b4b      	ldr	r3, [pc, #300]	@ (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4a4a      	ldr	r2, [pc, #296]	@ (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005a08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a0c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005a0e:	f7fb fd45 	bl	800149c <HAL_GetTick>
 8005a12:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a16:	e00b      	b.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a18:	f7fb fd40 	bl	800149c <HAL_GetTick>
 8005a1c:	4602      	mov	r2, r0
 8005a1e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005a22:	1ad3      	subs	r3, r2, r3
 8005a24:	2b64      	cmp	r3, #100	@ 0x64
 8005a26:	d903      	bls.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005a28:	2303      	movs	r3, #3
 8005a2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a2e:	e005      	b.n	8005a3c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a30:	4b3f      	ldr	r3, [pc, #252]	@ (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d0ed      	beq.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8005a3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d179      	bne.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005a44:	4b39      	ldr	r3, [pc, #228]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a46:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005a48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a4c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005a50:	4053      	eors	r3, r2
 8005a52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d015      	beq.n	8005a86 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a5a:	4b34      	ldr	r3, [pc, #208]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a62:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005a66:	4b31      	ldr	r3, [pc, #196]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a6a:	4a30      	ldr	r2, [pc, #192]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a70:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005a72:	4b2e      	ldr	r3, [pc, #184]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a76:	4a2d      	ldr	r2, [pc, #180]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a7c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005a7e:	4a2b      	ldr	r2, [pc, #172]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a80:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005a84:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005a86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a8a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005a8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a92:	d118      	bne.n	8005ac6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a94:	f7fb fd02 	bl	800149c <HAL_GetTick>
 8005a98:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005a9c:	e00d      	b.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a9e:	f7fb fcfd 	bl	800149c <HAL_GetTick>
 8005aa2:	4602      	mov	r2, r0
 8005aa4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005aa8:	1ad2      	subs	r2, r2, r3
 8005aaa:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005aae:	429a      	cmp	r2, r3
 8005ab0:	d903      	bls.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8005ab2:	2303      	movs	r3, #3
 8005ab4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8005ab8:	e005      	b.n	8005ac6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005aba:	4b1c      	ldr	r3, [pc, #112]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005abc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005abe:	f003 0302 	and.w	r3, r3, #2
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d0eb      	beq.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8005ac6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d129      	bne.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ace:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ad2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005ad6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ada:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ade:	d10e      	bne.n	8005afe <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8005ae0:	4b12      	ldr	r3, [pc, #72]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005ae2:	691b      	ldr	r3, [r3, #16]
 8005ae4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005ae8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aec:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005af0:	091a      	lsrs	r2, r3, #4
 8005af2:	4b10      	ldr	r3, [pc, #64]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8005af4:	4013      	ands	r3, r2
 8005af6:	4a0d      	ldr	r2, [pc, #52]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005af8:	430b      	orrs	r3, r1
 8005afa:	6113      	str	r3, [r2, #16]
 8005afc:	e005      	b.n	8005b0a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8005afe:	4b0b      	ldr	r3, [pc, #44]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005b00:	691b      	ldr	r3, [r3, #16]
 8005b02:	4a0a      	ldr	r2, [pc, #40]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005b04:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005b08:	6113      	str	r3, [r2, #16]
 8005b0a:	4b08      	ldr	r3, [pc, #32]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005b0c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005b0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b12:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005b16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b1a:	4a04      	ldr	r2, [pc, #16]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005b1c:	430b      	orrs	r3, r1
 8005b1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b20:	e00e      	b.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005b22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8005b2a:	e009      	b.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005b2c:	58024400 	.word	0x58024400
 8005b30:	58024800 	.word	0x58024800
 8005b34:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005b40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b48:	f002 0301 	and.w	r3, r2, #1
 8005b4c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005b50:	2300      	movs	r3, #0
 8005b52:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005b56:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005b5a:	460b      	mov	r3, r1
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	f000 8089 	beq.w	8005c74 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005b62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b66:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005b68:	2b28      	cmp	r3, #40	@ 0x28
 8005b6a:	d86b      	bhi.n	8005c44 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8005b6c:	a201      	add	r2, pc, #4	@ (adr r2, 8005b74 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005b6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b72:	bf00      	nop
 8005b74:	08005c4d 	.word	0x08005c4d
 8005b78:	08005c45 	.word	0x08005c45
 8005b7c:	08005c45 	.word	0x08005c45
 8005b80:	08005c45 	.word	0x08005c45
 8005b84:	08005c45 	.word	0x08005c45
 8005b88:	08005c45 	.word	0x08005c45
 8005b8c:	08005c45 	.word	0x08005c45
 8005b90:	08005c45 	.word	0x08005c45
 8005b94:	08005c19 	.word	0x08005c19
 8005b98:	08005c45 	.word	0x08005c45
 8005b9c:	08005c45 	.word	0x08005c45
 8005ba0:	08005c45 	.word	0x08005c45
 8005ba4:	08005c45 	.word	0x08005c45
 8005ba8:	08005c45 	.word	0x08005c45
 8005bac:	08005c45 	.word	0x08005c45
 8005bb0:	08005c45 	.word	0x08005c45
 8005bb4:	08005c2f 	.word	0x08005c2f
 8005bb8:	08005c45 	.word	0x08005c45
 8005bbc:	08005c45 	.word	0x08005c45
 8005bc0:	08005c45 	.word	0x08005c45
 8005bc4:	08005c45 	.word	0x08005c45
 8005bc8:	08005c45 	.word	0x08005c45
 8005bcc:	08005c45 	.word	0x08005c45
 8005bd0:	08005c45 	.word	0x08005c45
 8005bd4:	08005c4d 	.word	0x08005c4d
 8005bd8:	08005c45 	.word	0x08005c45
 8005bdc:	08005c45 	.word	0x08005c45
 8005be0:	08005c45 	.word	0x08005c45
 8005be4:	08005c45 	.word	0x08005c45
 8005be8:	08005c45 	.word	0x08005c45
 8005bec:	08005c45 	.word	0x08005c45
 8005bf0:	08005c45 	.word	0x08005c45
 8005bf4:	08005c4d 	.word	0x08005c4d
 8005bf8:	08005c45 	.word	0x08005c45
 8005bfc:	08005c45 	.word	0x08005c45
 8005c00:	08005c45 	.word	0x08005c45
 8005c04:	08005c45 	.word	0x08005c45
 8005c08:	08005c45 	.word	0x08005c45
 8005c0c:	08005c45 	.word	0x08005c45
 8005c10:	08005c45 	.word	0x08005c45
 8005c14:	08005c4d 	.word	0x08005c4d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005c18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c1c:	3308      	adds	r3, #8
 8005c1e:	2101      	movs	r1, #1
 8005c20:	4618      	mov	r0, r3
 8005c22:	f001 fe95 	bl	8007950 <RCCEx_PLL2_Config>
 8005c26:	4603      	mov	r3, r0
 8005c28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005c2c:	e00f      	b.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005c2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c32:	3328      	adds	r3, #40	@ 0x28
 8005c34:	2101      	movs	r1, #1
 8005c36:	4618      	mov	r0, r3
 8005c38:	f001 ff3c 	bl	8007ab4 <RCCEx_PLL3_Config>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005c42:	e004      	b.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c44:	2301      	movs	r3, #1
 8005c46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c4a:	e000      	b.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8005c4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d10a      	bne.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005c56:	4bbf      	ldr	r3, [pc, #764]	@ (8005f54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c5a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005c5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c62:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005c64:	4abb      	ldr	r2, [pc, #748]	@ (8005f54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c66:	430b      	orrs	r3, r1
 8005c68:	6553      	str	r3, [r2, #84]	@ 0x54
 8005c6a:	e003      	b.n	8005c74 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005c74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c7c:	f002 0302 	and.w	r3, r2, #2
 8005c80:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c84:	2300      	movs	r3, #0
 8005c86:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005c8a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005c8e:	460b      	mov	r3, r1
 8005c90:	4313      	orrs	r3, r2
 8005c92:	d041      	beq.n	8005d18 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005c94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005c9a:	2b05      	cmp	r3, #5
 8005c9c:	d824      	bhi.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8005c9e:	a201      	add	r2, pc, #4	@ (adr r2, 8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ca4:	08005cf1 	.word	0x08005cf1
 8005ca8:	08005cbd 	.word	0x08005cbd
 8005cac:	08005cd3 	.word	0x08005cd3
 8005cb0:	08005cf1 	.word	0x08005cf1
 8005cb4:	08005cf1 	.word	0x08005cf1
 8005cb8:	08005cf1 	.word	0x08005cf1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005cbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cc0:	3308      	adds	r3, #8
 8005cc2:	2101      	movs	r1, #1
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f001 fe43 	bl	8007950 <RCCEx_PLL2_Config>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005cd0:	e00f      	b.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005cd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cd6:	3328      	adds	r3, #40	@ 0x28
 8005cd8:	2101      	movs	r1, #1
 8005cda:	4618      	mov	r0, r3
 8005cdc:	f001 feea 	bl	8007ab4 <RCCEx_PLL3_Config>
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005ce6:	e004      	b.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005cee:	e000      	b.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005cf0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cf2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d10a      	bne.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005cfa:	4b96      	ldr	r3, [pc, #600]	@ (8005f54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005cfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cfe:	f023 0107 	bic.w	r1, r3, #7
 8005d02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d06:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005d08:	4a92      	ldr	r2, [pc, #584]	@ (8005f54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005d0a:	430b      	orrs	r3, r1
 8005d0c:	6553      	str	r3, [r2, #84]	@ 0x54
 8005d0e:	e003      	b.n	8005d18 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005d18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d20:	f002 0304 	and.w	r3, r2, #4
 8005d24:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005d28:	2300      	movs	r3, #0
 8005d2a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005d2e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005d32:	460b      	mov	r3, r1
 8005d34:	4313      	orrs	r3, r2
 8005d36:	d044      	beq.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005d38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d40:	2b05      	cmp	r3, #5
 8005d42:	d825      	bhi.n	8005d90 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8005d44:	a201      	add	r2, pc, #4	@ (adr r2, 8005d4c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8005d46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d4a:	bf00      	nop
 8005d4c:	08005d99 	.word	0x08005d99
 8005d50:	08005d65 	.word	0x08005d65
 8005d54:	08005d7b 	.word	0x08005d7b
 8005d58:	08005d99 	.word	0x08005d99
 8005d5c:	08005d99 	.word	0x08005d99
 8005d60:	08005d99 	.word	0x08005d99
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005d64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d68:	3308      	adds	r3, #8
 8005d6a:	2101      	movs	r1, #1
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	f001 fdef 	bl	8007950 <RCCEx_PLL2_Config>
 8005d72:	4603      	mov	r3, r0
 8005d74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005d78:	e00f      	b.n	8005d9a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005d7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d7e:	3328      	adds	r3, #40	@ 0x28
 8005d80:	2101      	movs	r1, #1
 8005d82:	4618      	mov	r0, r3
 8005d84:	f001 fe96 	bl	8007ab4 <RCCEx_PLL3_Config>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005d8e:	e004      	b.n	8005d9a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d90:	2301      	movs	r3, #1
 8005d92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005d96:	e000      	b.n	8005d9a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005d98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d10b      	bne.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005da2:	4b6c      	ldr	r3, [pc, #432]	@ (8005f54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005da4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005da6:	f023 0107 	bic.w	r1, r3, #7
 8005daa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005db2:	4a68      	ldr	r2, [pc, #416]	@ (8005f54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005db4:	430b      	orrs	r3, r1
 8005db6:	6593      	str	r3, [r2, #88]	@ 0x58
 8005db8:	e003      	b.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dbe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dca:	f002 0320 	and.w	r3, r2, #32
 8005dce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005dd8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005ddc:	460b      	mov	r3, r1
 8005dde:	4313      	orrs	r3, r2
 8005de0:	d055      	beq.n	8005e8e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005de2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005dee:	d033      	beq.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005df0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005df4:	d82c      	bhi.n	8005e50 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005df6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dfa:	d02f      	beq.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e00:	d826      	bhi.n	8005e50 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005e02:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005e06:	d02b      	beq.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005e08:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005e0c:	d820      	bhi.n	8005e50 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005e0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e12:	d012      	beq.n	8005e3a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005e14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e18:	d81a      	bhi.n	8005e50 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d022      	beq.n	8005e64 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8005e1e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005e22:	d115      	bne.n	8005e50 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005e24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e28:	3308      	adds	r3, #8
 8005e2a:	2100      	movs	r1, #0
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	f001 fd8f 	bl	8007950 <RCCEx_PLL2_Config>
 8005e32:	4603      	mov	r3, r0
 8005e34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005e38:	e015      	b.n	8005e66 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005e3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e3e:	3328      	adds	r3, #40	@ 0x28
 8005e40:	2102      	movs	r1, #2
 8005e42:	4618      	mov	r0, r3
 8005e44:	f001 fe36 	bl	8007ab4 <RCCEx_PLL3_Config>
 8005e48:	4603      	mov	r3, r0
 8005e4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005e4e:	e00a      	b.n	8005e66 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e50:	2301      	movs	r3, #1
 8005e52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e56:	e006      	b.n	8005e66 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005e58:	bf00      	nop
 8005e5a:	e004      	b.n	8005e66 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005e5c:	bf00      	nop
 8005e5e:	e002      	b.n	8005e66 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005e60:	bf00      	nop
 8005e62:	e000      	b.n	8005e66 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005e64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d10b      	bne.n	8005e86 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005e6e:	4b39      	ldr	r3, [pc, #228]	@ (8005f54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005e70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e72:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005e76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e7e:	4a35      	ldr	r2, [pc, #212]	@ (8005f54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005e80:	430b      	orrs	r3, r1
 8005e82:	6553      	str	r3, [r2, #84]	@ 0x54
 8005e84:	e003      	b.n	8005e8e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005e8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e96:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005e9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005ea4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005ea8:	460b      	mov	r3, r1
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	d058      	beq.n	8005f60 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005eae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005eb6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005eba:	d033      	beq.n	8005f24 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005ebc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005ec0:	d82c      	bhi.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005ec2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ec6:	d02f      	beq.n	8005f28 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005ec8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ecc:	d826      	bhi.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005ece:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005ed2:	d02b      	beq.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005ed4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005ed8:	d820      	bhi.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005eda:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ede:	d012      	beq.n	8005f06 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005ee0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ee4:	d81a      	bhi.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d022      	beq.n	8005f30 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005eea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005eee:	d115      	bne.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005ef0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ef4:	3308      	adds	r3, #8
 8005ef6:	2100      	movs	r1, #0
 8005ef8:	4618      	mov	r0, r3
 8005efa:	f001 fd29 	bl	8007950 <RCCEx_PLL2_Config>
 8005efe:	4603      	mov	r3, r0
 8005f00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005f04:	e015      	b.n	8005f32 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005f06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f0a:	3328      	adds	r3, #40	@ 0x28
 8005f0c:	2102      	movs	r1, #2
 8005f0e:	4618      	mov	r0, r3
 8005f10:	f001 fdd0 	bl	8007ab4 <RCCEx_PLL3_Config>
 8005f14:	4603      	mov	r3, r0
 8005f16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005f1a:	e00a      	b.n	8005f32 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f1c:	2301      	movs	r3, #1
 8005f1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f22:	e006      	b.n	8005f32 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005f24:	bf00      	nop
 8005f26:	e004      	b.n	8005f32 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005f28:	bf00      	nop
 8005f2a:	e002      	b.n	8005f32 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005f2c:	bf00      	nop
 8005f2e:	e000      	b.n	8005f32 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005f30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d10e      	bne.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005f3a:	4b06      	ldr	r3, [pc, #24]	@ (8005f54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f3e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005f42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f46:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005f4a:	4a02      	ldr	r2, [pc, #8]	@ (8005f54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005f4c:	430b      	orrs	r3, r1
 8005f4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f50:	e006      	b.n	8005f60 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005f52:	bf00      	nop
 8005f54:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005f60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f68:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005f6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005f70:	2300      	movs	r3, #0
 8005f72:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005f76:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005f7a:	460b      	mov	r3, r1
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	d055      	beq.n	800602c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005f80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f84:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005f88:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005f8c:	d033      	beq.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005f8e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005f92:	d82c      	bhi.n	8005fee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005f94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f98:	d02f      	beq.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005f9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f9e:	d826      	bhi.n	8005fee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005fa0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005fa4:	d02b      	beq.n	8005ffe <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005fa6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005faa:	d820      	bhi.n	8005fee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005fac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005fb0:	d012      	beq.n	8005fd8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005fb2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005fb6:	d81a      	bhi.n	8005fee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d022      	beq.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005fbc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005fc0:	d115      	bne.n	8005fee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fc6:	3308      	adds	r3, #8
 8005fc8:	2100      	movs	r1, #0
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f001 fcc0 	bl	8007950 <RCCEx_PLL2_Config>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005fd6:	e015      	b.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005fd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fdc:	3328      	adds	r3, #40	@ 0x28
 8005fde:	2102      	movs	r1, #2
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	f001 fd67 	bl	8007ab4 <RCCEx_PLL3_Config>
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005fec:	e00a      	b.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005ff4:	e006      	b.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005ff6:	bf00      	nop
 8005ff8:	e004      	b.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005ffa:	bf00      	nop
 8005ffc:	e002      	b.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005ffe:	bf00      	nop
 8006000:	e000      	b.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006002:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006004:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006008:	2b00      	cmp	r3, #0
 800600a:	d10b      	bne.n	8006024 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800600c:	4ba1      	ldr	r3, [pc, #644]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800600e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006010:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8006014:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006018:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800601c:	4a9d      	ldr	r2, [pc, #628]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800601e:	430b      	orrs	r3, r1
 8006020:	6593      	str	r3, [r2, #88]	@ 0x58
 8006022:	e003      	b.n	800602c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006024:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006028:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800602c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006034:	f002 0308 	and.w	r3, r2, #8
 8006038:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800603c:	2300      	movs	r3, #0
 800603e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006042:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006046:	460b      	mov	r3, r1
 8006048:	4313      	orrs	r3, r2
 800604a:	d01e      	beq.n	800608a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800604c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006050:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006054:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006058:	d10c      	bne.n	8006074 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800605a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800605e:	3328      	adds	r3, #40	@ 0x28
 8006060:	2102      	movs	r1, #2
 8006062:	4618      	mov	r0, r3
 8006064:	f001 fd26 	bl	8007ab4 <RCCEx_PLL3_Config>
 8006068:	4603      	mov	r3, r0
 800606a:	2b00      	cmp	r3, #0
 800606c:	d002      	beq.n	8006074 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800606e:	2301      	movs	r3, #1
 8006070:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006074:	4b87      	ldr	r3, [pc, #540]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006076:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006078:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800607c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006080:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006084:	4a83      	ldr	r2, [pc, #524]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006086:	430b      	orrs	r3, r1
 8006088:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800608a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800608e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006092:	f002 0310 	and.w	r3, r2, #16
 8006096:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800609a:	2300      	movs	r3, #0
 800609c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80060a0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80060a4:	460b      	mov	r3, r1
 80060a6:	4313      	orrs	r3, r2
 80060a8:	d01e      	beq.n	80060e8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80060aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80060b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80060b6:	d10c      	bne.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80060b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060bc:	3328      	adds	r3, #40	@ 0x28
 80060be:	2102      	movs	r1, #2
 80060c0:	4618      	mov	r0, r3
 80060c2:	f001 fcf7 	bl	8007ab4 <RCCEx_PLL3_Config>
 80060c6:	4603      	mov	r3, r0
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d002      	beq.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80060d2:	4b70      	ldr	r3, [pc, #448]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80060d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060d6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80060da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80060e2:	4a6c      	ldr	r2, [pc, #432]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80060e4:	430b      	orrs	r3, r1
 80060e6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80060e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060f0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80060f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80060f8:	2300      	movs	r3, #0
 80060fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80060fe:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006102:	460b      	mov	r3, r1
 8006104:	4313      	orrs	r3, r2
 8006106:	d03e      	beq.n	8006186 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006108:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800610c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006110:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006114:	d022      	beq.n	800615c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8006116:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800611a:	d81b      	bhi.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800611c:	2b00      	cmp	r3, #0
 800611e:	d003      	beq.n	8006128 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8006120:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006124:	d00b      	beq.n	800613e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8006126:	e015      	b.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006128:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800612c:	3308      	adds	r3, #8
 800612e:	2100      	movs	r1, #0
 8006130:	4618      	mov	r0, r3
 8006132:	f001 fc0d 	bl	8007950 <RCCEx_PLL2_Config>
 8006136:	4603      	mov	r3, r0
 8006138:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800613c:	e00f      	b.n	800615e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800613e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006142:	3328      	adds	r3, #40	@ 0x28
 8006144:	2102      	movs	r1, #2
 8006146:	4618      	mov	r0, r3
 8006148:	f001 fcb4 	bl	8007ab4 <RCCEx_PLL3_Config>
 800614c:	4603      	mov	r3, r0
 800614e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006152:	e004      	b.n	800615e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006154:	2301      	movs	r3, #1
 8006156:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800615a:	e000      	b.n	800615e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800615c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800615e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006162:	2b00      	cmp	r3, #0
 8006164:	d10b      	bne.n	800617e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006166:	4b4b      	ldr	r3, [pc, #300]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006168:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800616a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800616e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006172:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006176:	4a47      	ldr	r2, [pc, #284]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006178:	430b      	orrs	r3, r1
 800617a:	6593      	str	r3, [r2, #88]	@ 0x58
 800617c:	e003      	b.n	8006186 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800617e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006182:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006186:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800618a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800618e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006192:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006194:	2300      	movs	r3, #0
 8006196:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006198:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800619c:	460b      	mov	r3, r1
 800619e:	4313      	orrs	r3, r2
 80061a0:	d03b      	beq.n	800621a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80061a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061aa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80061ae:	d01f      	beq.n	80061f0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80061b0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80061b4:	d818      	bhi.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80061b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80061ba:	d003      	beq.n	80061c4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80061bc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80061c0:	d007      	beq.n	80061d2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80061c2:	e011      	b.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061c4:	4b33      	ldr	r3, [pc, #204]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80061c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061c8:	4a32      	ldr	r2, [pc, #200]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80061ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80061d0:	e00f      	b.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80061d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061d6:	3328      	adds	r3, #40	@ 0x28
 80061d8:	2101      	movs	r1, #1
 80061da:	4618      	mov	r0, r3
 80061dc:	f001 fc6a 	bl	8007ab4 <RCCEx_PLL3_Config>
 80061e0:	4603      	mov	r3, r0
 80061e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80061e6:	e004      	b.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80061e8:	2301      	movs	r3, #1
 80061ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80061ee:	e000      	b.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80061f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d10b      	bne.n	8006212 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80061fa:	4b26      	ldr	r3, [pc, #152]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80061fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061fe:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006202:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006206:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800620a:	4a22      	ldr	r2, [pc, #136]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800620c:	430b      	orrs	r3, r1
 800620e:	6553      	str	r3, [r2, #84]	@ 0x54
 8006210:	e003      	b.n	800621a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006212:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006216:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800621a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800621e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006222:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006226:	673b      	str	r3, [r7, #112]	@ 0x70
 8006228:	2300      	movs	r3, #0
 800622a:	677b      	str	r3, [r7, #116]	@ 0x74
 800622c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006230:	460b      	mov	r3, r1
 8006232:	4313      	orrs	r3, r2
 8006234:	d034      	beq.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8006236:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800623a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800623c:	2b00      	cmp	r3, #0
 800623e:	d003      	beq.n	8006248 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8006240:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006244:	d007      	beq.n	8006256 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8006246:	e011      	b.n	800626c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006248:	4b12      	ldr	r3, [pc, #72]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800624a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800624c:	4a11      	ldr	r2, [pc, #68]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800624e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006252:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006254:	e00e      	b.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800625a:	3308      	adds	r3, #8
 800625c:	2102      	movs	r1, #2
 800625e:	4618      	mov	r0, r3
 8006260:	f001 fb76 	bl	8007950 <RCCEx_PLL2_Config>
 8006264:	4603      	mov	r3, r0
 8006266:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800626a:	e003      	b.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800626c:	2301      	movs	r3, #1
 800626e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006272:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006274:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006278:	2b00      	cmp	r3, #0
 800627a:	d10d      	bne.n	8006298 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800627c:	4b05      	ldr	r3, [pc, #20]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800627e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006280:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006284:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006288:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800628a:	4a02      	ldr	r2, [pc, #8]	@ (8006294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800628c:	430b      	orrs	r3, r1
 800628e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006290:	e006      	b.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8006292:	bf00      	nop
 8006294:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006298:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800629c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80062a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062a8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80062ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80062ae:	2300      	movs	r3, #0
 80062b0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80062b2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80062b6:	460b      	mov	r3, r1
 80062b8:	4313      	orrs	r3, r2
 80062ba:	d00c      	beq.n	80062d6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80062bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062c0:	3328      	adds	r3, #40	@ 0x28
 80062c2:	2102      	movs	r1, #2
 80062c4:	4618      	mov	r0, r3
 80062c6:	f001 fbf5 	bl	8007ab4 <RCCEx_PLL3_Config>
 80062ca:	4603      	mov	r3, r0
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d002      	beq.n	80062d6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80062d0:	2301      	movs	r3, #1
 80062d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80062d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062de:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80062e2:	663b      	str	r3, [r7, #96]	@ 0x60
 80062e4:	2300      	movs	r3, #0
 80062e6:	667b      	str	r3, [r7, #100]	@ 0x64
 80062e8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80062ec:	460b      	mov	r3, r1
 80062ee:	4313      	orrs	r3, r2
 80062f0:	d038      	beq.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80062f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80062fe:	d018      	beq.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8006300:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006304:	d811      	bhi.n	800632a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006306:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800630a:	d014      	beq.n	8006336 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800630c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006310:	d80b      	bhi.n	800632a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006312:	2b00      	cmp	r3, #0
 8006314:	d011      	beq.n	800633a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8006316:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800631a:	d106      	bne.n	800632a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800631c:	4bc3      	ldr	r3, [pc, #780]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800631e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006320:	4ac2      	ldr	r2, [pc, #776]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006322:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006326:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006328:	e008      	b.n	800633c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006330:	e004      	b.n	800633c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006332:	bf00      	nop
 8006334:	e002      	b.n	800633c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006336:	bf00      	nop
 8006338:	e000      	b.n	800633c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800633a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800633c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006340:	2b00      	cmp	r3, #0
 8006342:	d10b      	bne.n	800635c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006344:	4bb9      	ldr	r3, [pc, #740]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006346:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006348:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800634c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006350:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006354:	4ab5      	ldr	r2, [pc, #724]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006356:	430b      	orrs	r3, r1
 8006358:	6553      	str	r3, [r2, #84]	@ 0x54
 800635a:	e003      	b.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800635c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006360:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006364:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800636c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006370:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006372:	2300      	movs	r3, #0
 8006374:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006376:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800637a:	460b      	mov	r3, r1
 800637c:	4313      	orrs	r3, r2
 800637e:	d009      	beq.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006380:	4baa      	ldr	r3, [pc, #680]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006382:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006384:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006388:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800638c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800638e:	4aa7      	ldr	r2, [pc, #668]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006390:	430b      	orrs	r3, r1
 8006392:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006394:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800639c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80063a0:	653b      	str	r3, [r7, #80]	@ 0x50
 80063a2:	2300      	movs	r3, #0
 80063a4:	657b      	str	r3, [r7, #84]	@ 0x54
 80063a6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80063aa:	460b      	mov	r3, r1
 80063ac:	4313      	orrs	r3, r2
 80063ae:	d00a      	beq.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80063b0:	4b9e      	ldr	r3, [pc, #632]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063b2:	691b      	ldr	r3, [r3, #16]
 80063b4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80063b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063bc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80063c0:	4a9a      	ldr	r2, [pc, #616]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063c2:	430b      	orrs	r3, r1
 80063c4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80063c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ce:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80063d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063d4:	2300      	movs	r3, #0
 80063d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063d8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80063dc:	460b      	mov	r3, r1
 80063de:	4313      	orrs	r3, r2
 80063e0:	d009      	beq.n	80063f6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80063e2:	4b92      	ldr	r3, [pc, #584]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063e6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80063ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80063f0:	4a8e      	ldr	r2, [pc, #568]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063f2:	430b      	orrs	r3, r1
 80063f4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80063f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063fe:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8006402:	643b      	str	r3, [r7, #64]	@ 0x40
 8006404:	2300      	movs	r3, #0
 8006406:	647b      	str	r3, [r7, #68]	@ 0x44
 8006408:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800640c:	460b      	mov	r3, r1
 800640e:	4313      	orrs	r3, r2
 8006410:	d00e      	beq.n	8006430 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006412:	4b86      	ldr	r3, [pc, #536]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006414:	691b      	ldr	r3, [r3, #16]
 8006416:	4a85      	ldr	r2, [pc, #532]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006418:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800641c:	6113      	str	r3, [r2, #16]
 800641e:	4b83      	ldr	r3, [pc, #524]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006420:	6919      	ldr	r1, [r3, #16]
 8006422:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006426:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800642a:	4a80      	ldr	r2, [pc, #512]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800642c:	430b      	orrs	r3, r1
 800642e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006430:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006438:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800643c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800643e:	2300      	movs	r3, #0
 8006440:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006442:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006446:	460b      	mov	r3, r1
 8006448:	4313      	orrs	r3, r2
 800644a:	d009      	beq.n	8006460 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800644c:	4b77      	ldr	r3, [pc, #476]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800644e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006450:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006454:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006458:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800645a:	4a74      	ldr	r2, [pc, #464]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800645c:	430b      	orrs	r3, r1
 800645e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006460:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006468:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800646c:	633b      	str	r3, [r7, #48]	@ 0x30
 800646e:	2300      	movs	r3, #0
 8006470:	637b      	str	r3, [r7, #52]	@ 0x34
 8006472:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006476:	460b      	mov	r3, r1
 8006478:	4313      	orrs	r3, r2
 800647a:	d00a      	beq.n	8006492 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800647c:	4b6b      	ldr	r3, [pc, #428]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800647e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006480:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8006484:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006488:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800648c:	4a67      	ldr	r2, [pc, #412]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800648e:	430b      	orrs	r3, r1
 8006490:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8006492:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800649a:	2100      	movs	r1, #0
 800649c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800649e:	f003 0301 	and.w	r3, r3, #1
 80064a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064a4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80064a8:	460b      	mov	r3, r1
 80064aa:	4313      	orrs	r3, r2
 80064ac:	d011      	beq.n	80064d2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80064ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064b2:	3308      	adds	r3, #8
 80064b4:	2100      	movs	r1, #0
 80064b6:	4618      	mov	r0, r3
 80064b8:	f001 fa4a 	bl	8007950 <RCCEx_PLL2_Config>
 80064bc:	4603      	mov	r3, r0
 80064be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80064c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d003      	beq.n	80064d2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80064d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064da:	2100      	movs	r1, #0
 80064dc:	6239      	str	r1, [r7, #32]
 80064de:	f003 0302 	and.w	r3, r3, #2
 80064e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80064e4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80064e8:	460b      	mov	r3, r1
 80064ea:	4313      	orrs	r3, r2
 80064ec:	d011      	beq.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80064ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064f2:	3308      	adds	r3, #8
 80064f4:	2101      	movs	r1, #1
 80064f6:	4618      	mov	r0, r3
 80064f8:	f001 fa2a 	bl	8007950 <RCCEx_PLL2_Config>
 80064fc:	4603      	mov	r3, r0
 80064fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006502:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006506:	2b00      	cmp	r3, #0
 8006508:	d003      	beq.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800650a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800650e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006512:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800651a:	2100      	movs	r1, #0
 800651c:	61b9      	str	r1, [r7, #24]
 800651e:	f003 0304 	and.w	r3, r3, #4
 8006522:	61fb      	str	r3, [r7, #28]
 8006524:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006528:	460b      	mov	r3, r1
 800652a:	4313      	orrs	r3, r2
 800652c:	d011      	beq.n	8006552 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800652e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006532:	3308      	adds	r3, #8
 8006534:	2102      	movs	r1, #2
 8006536:	4618      	mov	r0, r3
 8006538:	f001 fa0a 	bl	8007950 <RCCEx_PLL2_Config>
 800653c:	4603      	mov	r3, r0
 800653e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006542:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006546:	2b00      	cmp	r3, #0
 8006548:	d003      	beq.n	8006552 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800654a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800654e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8006552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800655a:	2100      	movs	r1, #0
 800655c:	6139      	str	r1, [r7, #16]
 800655e:	f003 0308 	and.w	r3, r3, #8
 8006562:	617b      	str	r3, [r7, #20]
 8006564:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006568:	460b      	mov	r3, r1
 800656a:	4313      	orrs	r3, r2
 800656c:	d011      	beq.n	8006592 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800656e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006572:	3328      	adds	r3, #40	@ 0x28
 8006574:	2100      	movs	r1, #0
 8006576:	4618      	mov	r0, r3
 8006578:	f001 fa9c 	bl	8007ab4 <RCCEx_PLL3_Config>
 800657c:	4603      	mov	r3, r0
 800657e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8006582:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006586:	2b00      	cmp	r3, #0
 8006588:	d003      	beq.n	8006592 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800658a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800658e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006592:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800659a:	2100      	movs	r1, #0
 800659c:	60b9      	str	r1, [r7, #8]
 800659e:	f003 0310 	and.w	r3, r3, #16
 80065a2:	60fb      	str	r3, [r7, #12]
 80065a4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80065a8:	460b      	mov	r3, r1
 80065aa:	4313      	orrs	r3, r2
 80065ac:	d011      	beq.n	80065d2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80065ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065b2:	3328      	adds	r3, #40	@ 0x28
 80065b4:	2101      	movs	r1, #1
 80065b6:	4618      	mov	r0, r3
 80065b8:	f001 fa7c 	bl	8007ab4 <RCCEx_PLL3_Config>
 80065bc:	4603      	mov	r3, r0
 80065be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80065c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d003      	beq.n	80065d2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80065d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065da:	2100      	movs	r1, #0
 80065dc:	6039      	str	r1, [r7, #0]
 80065de:	f003 0320 	and.w	r3, r3, #32
 80065e2:	607b      	str	r3, [r7, #4]
 80065e4:	e9d7 1200 	ldrd	r1, r2, [r7]
 80065e8:	460b      	mov	r3, r1
 80065ea:	4313      	orrs	r3, r2
 80065ec:	d011      	beq.n	8006612 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80065ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065f2:	3328      	adds	r3, #40	@ 0x28
 80065f4:	2102      	movs	r1, #2
 80065f6:	4618      	mov	r0, r3
 80065f8:	f001 fa5c 	bl	8007ab4 <RCCEx_PLL3_Config>
 80065fc:	4603      	mov	r3, r0
 80065fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006602:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006606:	2b00      	cmp	r3, #0
 8006608:	d003      	beq.n	8006612 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800660a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800660e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8006612:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8006616:	2b00      	cmp	r3, #0
 8006618:	d101      	bne.n	800661e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800661a:	2300      	movs	r3, #0
 800661c:	e000      	b.n	8006620 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800661e:	2301      	movs	r3, #1
}
 8006620:	4618      	mov	r0, r3
 8006622:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8006626:	46bd      	mov	sp, r7
 8006628:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800662c:	58024400 	.word	0x58024400

08006630 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b090      	sub	sp, #64	@ 0x40
 8006634:	af00      	add	r7, sp, #0
 8006636:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800663a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800663e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8006642:	430b      	orrs	r3, r1
 8006644:	f040 8094 	bne.w	8006770 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8006648:	4b9e      	ldr	r3, [pc, #632]	@ (80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800664a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800664c:	f003 0307 	and.w	r3, r3, #7
 8006650:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006654:	2b04      	cmp	r3, #4
 8006656:	f200 8087 	bhi.w	8006768 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800665a:	a201      	add	r2, pc, #4	@ (adr r2, 8006660 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800665c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006660:	08006675 	.word	0x08006675
 8006664:	0800669d 	.word	0x0800669d
 8006668:	080066c5 	.word	0x080066c5
 800666c:	08006761 	.word	0x08006761
 8006670:	080066ed 	.word	0x080066ed
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006674:	4b93      	ldr	r3, [pc, #588]	@ (80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800667c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006680:	d108      	bne.n	8006694 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006682:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006686:	4618      	mov	r0, r3
 8006688:	f001 f810 	bl	80076ac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800668c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800668e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006690:	f000 bd45 	b.w	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006694:	2300      	movs	r3, #0
 8006696:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006698:	f000 bd41 	b.w	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800669c:	4b89      	ldr	r3, [pc, #548]	@ (80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80066a8:	d108      	bne.n	80066bc <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80066aa:	f107 0318 	add.w	r3, r7, #24
 80066ae:	4618      	mov	r0, r3
 80066b0:	f000 fd54 	bl	800715c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80066b4:	69bb      	ldr	r3, [r7, #24]
 80066b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80066b8:	f000 bd31 	b.w	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80066bc:	2300      	movs	r3, #0
 80066be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066c0:	f000 bd2d 	b.w	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80066c4:	4b7f      	ldr	r3, [pc, #508]	@ (80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80066cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80066d0:	d108      	bne.n	80066e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80066d2:	f107 030c 	add.w	r3, r7, #12
 80066d6:	4618      	mov	r0, r3
 80066d8:	f000 fe94 	bl	8007404 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80066e0:	f000 bd1d 	b.w	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80066e4:	2300      	movs	r3, #0
 80066e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066e8:	f000 bd19 	b.w	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80066ec:	4b75      	ldr	r3, [pc, #468]	@ (80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80066ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066f0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80066f4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80066f6:	4b73      	ldr	r3, [pc, #460]	@ (80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f003 0304 	and.w	r3, r3, #4
 80066fe:	2b04      	cmp	r3, #4
 8006700:	d10c      	bne.n	800671c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8006702:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006704:	2b00      	cmp	r3, #0
 8006706:	d109      	bne.n	800671c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006708:	4b6e      	ldr	r3, [pc, #440]	@ (80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	08db      	lsrs	r3, r3, #3
 800670e:	f003 0303 	and.w	r3, r3, #3
 8006712:	4a6d      	ldr	r2, [pc, #436]	@ (80068c8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006714:	fa22 f303 	lsr.w	r3, r2, r3
 8006718:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800671a:	e01f      	b.n	800675c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800671c:	4b69      	ldr	r3, [pc, #420]	@ (80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006724:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006728:	d106      	bne.n	8006738 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800672a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800672c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006730:	d102      	bne.n	8006738 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006732:	4b66      	ldr	r3, [pc, #408]	@ (80068cc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006734:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006736:	e011      	b.n	800675c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006738:	4b62      	ldr	r3, [pc, #392]	@ (80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006740:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006744:	d106      	bne.n	8006754 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8006746:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006748:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800674c:	d102      	bne.n	8006754 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800674e:	4b60      	ldr	r3, [pc, #384]	@ (80068d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006750:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006752:	e003      	b.n	800675c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006754:	2300      	movs	r3, #0
 8006756:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006758:	f000 bce1 	b.w	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800675c:	f000 bcdf 	b.w	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006760:	4b5c      	ldr	r3, [pc, #368]	@ (80068d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006762:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006764:	f000 bcdb 	b.w	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006768:	2300      	movs	r3, #0
 800676a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800676c:	f000 bcd7 	b.w	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8006770:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006774:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8006778:	430b      	orrs	r3, r1
 800677a:	f040 80ad 	bne.w	80068d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800677e:	4b51      	ldr	r3, [pc, #324]	@ (80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006780:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006782:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8006786:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800678a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800678e:	d056      	beq.n	800683e <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8006790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006792:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006796:	f200 8090 	bhi.w	80068ba <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800679a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800679c:	2bc0      	cmp	r3, #192	@ 0xc0
 800679e:	f000 8088 	beq.w	80068b2 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 80067a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067a4:	2bc0      	cmp	r3, #192	@ 0xc0
 80067a6:	f200 8088 	bhi.w	80068ba <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80067aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ac:	2b80      	cmp	r3, #128	@ 0x80
 80067ae:	d032      	beq.n	8006816 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80067b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067b2:	2b80      	cmp	r3, #128	@ 0x80
 80067b4:	f200 8081 	bhi.w	80068ba <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80067b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d003      	beq.n	80067c6 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 80067be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067c0:	2b40      	cmp	r3, #64	@ 0x40
 80067c2:	d014      	beq.n	80067ee <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 80067c4:	e079      	b.n	80068ba <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80067c6:	4b3f      	ldr	r3, [pc, #252]	@ (80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80067d2:	d108      	bne.n	80067e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80067d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80067d8:	4618      	mov	r0, r3
 80067da:	f000 ff67 	bl	80076ac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80067de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80067e2:	f000 bc9c 	b.w	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80067e6:	2300      	movs	r3, #0
 80067e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067ea:	f000 bc98 	b.w	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80067ee:	4b35      	ldr	r3, [pc, #212]	@ (80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80067f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80067fa:	d108      	bne.n	800680e <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80067fc:	f107 0318 	add.w	r3, r7, #24
 8006800:	4618      	mov	r0, r3
 8006802:	f000 fcab 	bl	800715c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006806:	69bb      	ldr	r3, [r7, #24]
 8006808:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800680a:	f000 bc88 	b.w	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800680e:	2300      	movs	r3, #0
 8006810:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006812:	f000 bc84 	b.w	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006816:	4b2b      	ldr	r3, [pc, #172]	@ (80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800681e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006822:	d108      	bne.n	8006836 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006824:	f107 030c 	add.w	r3, r7, #12
 8006828:	4618      	mov	r0, r3
 800682a:	f000 fdeb 	bl	8007404 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006832:	f000 bc74 	b.w	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006836:	2300      	movs	r3, #0
 8006838:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800683a:	f000 bc70 	b.w	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800683e:	4b21      	ldr	r3, [pc, #132]	@ (80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006840:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006842:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006846:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006848:	4b1e      	ldr	r3, [pc, #120]	@ (80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f003 0304 	and.w	r3, r3, #4
 8006850:	2b04      	cmp	r3, #4
 8006852:	d10c      	bne.n	800686e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8006854:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006856:	2b00      	cmp	r3, #0
 8006858:	d109      	bne.n	800686e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800685a:	4b1a      	ldr	r3, [pc, #104]	@ (80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	08db      	lsrs	r3, r3, #3
 8006860:	f003 0303 	and.w	r3, r3, #3
 8006864:	4a18      	ldr	r2, [pc, #96]	@ (80068c8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006866:	fa22 f303 	lsr.w	r3, r2, r3
 800686a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800686c:	e01f      	b.n	80068ae <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800686e:	4b15      	ldr	r3, [pc, #84]	@ (80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006876:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800687a:	d106      	bne.n	800688a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800687c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800687e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006882:	d102      	bne.n	800688a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006884:	4b11      	ldr	r3, [pc, #68]	@ (80068cc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006886:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006888:	e011      	b.n	80068ae <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800688a:	4b0e      	ldr	r3, [pc, #56]	@ (80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006892:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006896:	d106      	bne.n	80068a6 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8006898:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800689a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800689e:	d102      	bne.n	80068a6 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80068a0:	4b0b      	ldr	r3, [pc, #44]	@ (80068d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80068a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068a4:	e003      	b.n	80068ae <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80068a6:	2300      	movs	r3, #0
 80068a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80068aa:	f000 bc38 	b.w	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80068ae:	f000 bc36 	b.w	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80068b2:	4b08      	ldr	r3, [pc, #32]	@ (80068d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80068b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068b6:	f000 bc32 	b.w	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80068ba:	2300      	movs	r3, #0
 80068bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068be:	f000 bc2e 	b.w	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80068c2:	bf00      	nop
 80068c4:	58024400 	.word	0x58024400
 80068c8:	03d09000 	.word	0x03d09000
 80068cc:	003d0900 	.word	0x003d0900
 80068d0:	018cba80 	.word	0x018cba80
 80068d4:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80068d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068dc:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80068e0:	430b      	orrs	r3, r1
 80068e2:	f040 809c 	bne.w	8006a1e <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80068e6:	4b9e      	ldr	r3, [pc, #632]	@ (8006b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80068e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068ea:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80068ee:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80068f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068f2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80068f6:	d054      	beq.n	80069a2 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 80068f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068fa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80068fe:	f200 808b 	bhi.w	8006a18 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006904:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006908:	f000 8083 	beq.w	8006a12 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800690c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800690e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006912:	f200 8081 	bhi.w	8006a18 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006918:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800691c:	d02f      	beq.n	800697e <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800691e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006920:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006924:	d878      	bhi.n	8006a18 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006928:	2b00      	cmp	r3, #0
 800692a:	d004      	beq.n	8006936 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800692c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800692e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006932:	d012      	beq.n	800695a <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8006934:	e070      	b.n	8006a18 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006936:	4b8a      	ldr	r3, [pc, #552]	@ (8006b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800693e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006942:	d107      	bne.n	8006954 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006944:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006948:	4618      	mov	r0, r3
 800694a:	f000 feaf 	bl	80076ac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800694e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006950:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006952:	e3e4      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006954:	2300      	movs	r3, #0
 8006956:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006958:	e3e1      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800695a:	4b81      	ldr	r3, [pc, #516]	@ (8006b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006962:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006966:	d107      	bne.n	8006978 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006968:	f107 0318 	add.w	r3, r7, #24
 800696c:	4618      	mov	r0, r3
 800696e:	f000 fbf5 	bl	800715c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006972:	69bb      	ldr	r3, [r7, #24]
 8006974:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006976:	e3d2      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006978:	2300      	movs	r3, #0
 800697a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800697c:	e3cf      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800697e:	4b78      	ldr	r3, [pc, #480]	@ (8006b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006986:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800698a:	d107      	bne.n	800699c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800698c:	f107 030c 	add.w	r3, r7, #12
 8006990:	4618      	mov	r0, r3
 8006992:	f000 fd37 	bl	8007404 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800699a:	e3c0      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800699c:	2300      	movs	r3, #0
 800699e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80069a0:	e3bd      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80069a2:	4b6f      	ldr	r3, [pc, #444]	@ (8006b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80069a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069a6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80069aa:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80069ac:	4b6c      	ldr	r3, [pc, #432]	@ (8006b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f003 0304 	and.w	r3, r3, #4
 80069b4:	2b04      	cmp	r3, #4
 80069b6:	d10c      	bne.n	80069d2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 80069b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d109      	bne.n	80069d2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80069be:	4b68      	ldr	r3, [pc, #416]	@ (8006b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	08db      	lsrs	r3, r3, #3
 80069c4:	f003 0303 	and.w	r3, r3, #3
 80069c8:	4a66      	ldr	r2, [pc, #408]	@ (8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80069ca:	fa22 f303 	lsr.w	r3, r2, r3
 80069ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80069d0:	e01e      	b.n	8006a10 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80069d2:	4b63      	ldr	r3, [pc, #396]	@ (8006b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069de:	d106      	bne.n	80069ee <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 80069e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80069e6:	d102      	bne.n	80069ee <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80069e8:	4b5f      	ldr	r3, [pc, #380]	@ (8006b68 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80069ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80069ec:	e010      	b.n	8006a10 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80069ee:	4b5c      	ldr	r3, [pc, #368]	@ (8006b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80069fa:	d106      	bne.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 80069fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a02:	d102      	bne.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006a04:	4b59      	ldr	r3, [pc, #356]	@ (8006b6c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8006a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006a08:	e002      	b.n	8006a10 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006a0e:	e386      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006a10:	e385      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006a12:	4b57      	ldr	r3, [pc, #348]	@ (8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8006a14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a16:	e382      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8006a18:	2300      	movs	r3, #0
 8006a1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a1c:	e37f      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8006a1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a22:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8006a26:	430b      	orrs	r3, r1
 8006a28:	f040 80a7 	bne.w	8006b7a <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8006a2c:	4b4c      	ldr	r3, [pc, #304]	@ (8006b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006a2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a30:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8006a34:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a38:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006a3c:	d055      	beq.n	8006aea <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8006a3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a40:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006a44:	f200 8096 	bhi.w	8006b74 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a4a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006a4e:	f000 8084 	beq.w	8006b5a <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8006a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a54:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006a58:	f200 808c 	bhi.w	8006b74 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a5e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a62:	d030      	beq.n	8006ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8006a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a66:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a6a:	f200 8083 	bhi.w	8006b74 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d004      	beq.n	8006a7e <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8006a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006a7a:	d012      	beq.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8006a7c:	e07a      	b.n	8006b74 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006a7e:	4b38      	ldr	r3, [pc, #224]	@ (8006b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a86:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a8a:	d107      	bne.n	8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006a8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006a90:	4618      	mov	r0, r3
 8006a92:	f000 fe0b 	bl	80076ac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006a9a:	e340      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006aa0:	e33d      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006aa2:	4b2f      	ldr	r3, [pc, #188]	@ (8006b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006aaa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006aae:	d107      	bne.n	8006ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006ab0:	f107 0318 	add.w	r3, r7, #24
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	f000 fb51 	bl	800715c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006aba:	69bb      	ldr	r3, [r7, #24]
 8006abc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006abe:	e32e      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ac4:	e32b      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006ac6:	4b26      	ldr	r3, [pc, #152]	@ (8006b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006ace:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ad2:	d107      	bne.n	8006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006ad4:	f107 030c 	add.w	r3, r7, #12
 8006ad8:	4618      	mov	r0, r3
 8006ada:	f000 fc93 	bl	8007404 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006ae2:	e31c      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ae8:	e319      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006aea:	4b1d      	ldr	r3, [pc, #116]	@ (8006b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006aec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006aee:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006af2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006af4:	4b1a      	ldr	r3, [pc, #104]	@ (8006b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f003 0304 	and.w	r3, r3, #4
 8006afc:	2b04      	cmp	r3, #4
 8006afe:	d10c      	bne.n	8006b1a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8006b00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d109      	bne.n	8006b1a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006b06:	4b16      	ldr	r3, [pc, #88]	@ (8006b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	08db      	lsrs	r3, r3, #3
 8006b0c:	f003 0303 	and.w	r3, r3, #3
 8006b10:	4a14      	ldr	r2, [pc, #80]	@ (8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8006b12:	fa22 f303 	lsr.w	r3, r2, r3
 8006b16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b18:	e01e      	b.n	8006b58 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006b1a:	4b11      	ldr	r3, [pc, #68]	@ (8006b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b26:	d106      	bne.n	8006b36 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8006b28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006b2e:	d102      	bne.n	8006b36 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006b30:	4b0d      	ldr	r3, [pc, #52]	@ (8006b68 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8006b32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b34:	e010      	b.n	8006b58 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006b36:	4b0a      	ldr	r3, [pc, #40]	@ (8006b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b3e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006b42:	d106      	bne.n	8006b52 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8006b44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b4a:	d102      	bne.n	8006b52 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006b4c:	4b07      	ldr	r3, [pc, #28]	@ (8006b6c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8006b4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b50:	e002      	b.n	8006b58 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006b52:	2300      	movs	r3, #0
 8006b54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006b56:	e2e2      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006b58:	e2e1      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006b5a:	4b05      	ldr	r3, [pc, #20]	@ (8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8006b5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b5e:	e2de      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006b60:	58024400 	.word	0x58024400
 8006b64:	03d09000 	.word	0x03d09000
 8006b68:	003d0900 	.word	0x003d0900
 8006b6c:	018cba80 	.word	0x018cba80
 8006b70:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8006b74:	2300      	movs	r3, #0
 8006b76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b78:	e2d1      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8006b7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b7e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8006b82:	430b      	orrs	r3, r1
 8006b84:	f040 809c 	bne.w	8006cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8006b88:	4b93      	ldr	r3, [pc, #588]	@ (8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006b8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b8c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006b90:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006b92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b94:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006b98:	d054      	beq.n	8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8006b9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006ba0:	f200 808b 	bhi.w	8006cba <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8006ba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ba6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006baa:	f000 8083 	beq.w	8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8006bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bb0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006bb4:	f200 8081 	bhi.w	8006cba <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8006bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006bbe:	d02f      	beq.n	8006c20 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8006bc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bc2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006bc6:	d878      	bhi.n	8006cba <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8006bc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d004      	beq.n	8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8006bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bd4:	d012      	beq.n	8006bfc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8006bd6:	e070      	b.n	8006cba <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006bd8:	4b7f      	ldr	r3, [pc, #508]	@ (8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006be0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006be4:	d107      	bne.n	8006bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006be6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006bea:	4618      	mov	r0, r3
 8006bec:	f000 fd5e 	bl	80076ac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006bf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006bf4:	e293      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006bfa:	e290      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006bfc:	4b76      	ldr	r3, [pc, #472]	@ (8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c04:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c08:	d107      	bne.n	8006c1a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006c0a:	f107 0318 	add.w	r3, r7, #24
 8006c0e:	4618      	mov	r0, r3
 8006c10:	f000 faa4 	bl	800715c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006c14:	69bb      	ldr	r3, [r7, #24]
 8006c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006c18:	e281      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c1e:	e27e      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006c20:	4b6d      	ldr	r3, [pc, #436]	@ (8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c2c:	d107      	bne.n	8006c3e <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006c2e:	f107 030c 	add.w	r3, r7, #12
 8006c32:	4618      	mov	r0, r3
 8006c34:	f000 fbe6 	bl	8007404 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006c3c:	e26f      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c42:	e26c      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006c44:	4b64      	ldr	r3, [pc, #400]	@ (8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006c46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c48:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006c4c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006c4e:	4b62      	ldr	r3, [pc, #392]	@ (8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f003 0304 	and.w	r3, r3, #4
 8006c56:	2b04      	cmp	r3, #4
 8006c58:	d10c      	bne.n	8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8006c5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d109      	bne.n	8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006c60:	4b5d      	ldr	r3, [pc, #372]	@ (8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	08db      	lsrs	r3, r3, #3
 8006c66:	f003 0303 	and.w	r3, r3, #3
 8006c6a:	4a5c      	ldr	r2, [pc, #368]	@ (8006ddc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8006c6c:	fa22 f303 	lsr.w	r3, r2, r3
 8006c70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006c72:	e01e      	b.n	8006cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006c74:	4b58      	ldr	r3, [pc, #352]	@ (8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c80:	d106      	bne.n	8006c90 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8006c82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006c88:	d102      	bne.n	8006c90 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006c8a:	4b55      	ldr	r3, [pc, #340]	@ (8006de0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8006c8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006c8e:	e010      	b.n	8006cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006c90:	4b51      	ldr	r3, [pc, #324]	@ (8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c9c:	d106      	bne.n	8006cac <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8006c9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ca0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ca4:	d102      	bne.n	8006cac <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006ca6:	4b4f      	ldr	r3, [pc, #316]	@ (8006de4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8006ca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006caa:	e002      	b.n	8006cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006cac:	2300      	movs	r3, #0
 8006cae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006cb0:	e235      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006cb2:	e234      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006cb4:	4b4c      	ldr	r3, [pc, #304]	@ (8006de8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8006cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006cb8:	e231      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006cbe:	e22e      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8006cc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006cc4:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8006cc8:	430b      	orrs	r3, r1
 8006cca:	f040 808f 	bne.w	8006dec <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8006cce:	4b42      	ldr	r3, [pc, #264]	@ (8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006cd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006cd2:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8006cd6:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8006cd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cda:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006cde:	d06b      	beq.n	8006db8 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8006ce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ce2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006ce6:	d874      	bhi.n	8006dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006ce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cea:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006cee:	d056      	beq.n	8006d9e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8006cf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cf2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006cf6:	d86c      	bhi.n	8006dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006cf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cfa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006cfe:	d03b      	beq.n	8006d78 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8006d00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d02:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006d06:	d864      	bhi.n	8006dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006d08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d0a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d0e:	d021      	beq.n	8006d54 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8006d10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d12:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d16:	d85c      	bhi.n	8006dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006d18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d004      	beq.n	8006d28 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8006d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d24:	d004      	beq.n	8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8006d26:	e054      	b.n	8006dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8006d28:	f7fe fa62 	bl	80051f0 <HAL_RCC_GetPCLK1Freq>
 8006d2c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006d2e:	e1f6      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006d30:	4b29      	ldr	r3, [pc, #164]	@ (8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d38:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d3c:	d107      	bne.n	8006d4e <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006d3e:	f107 0318 	add.w	r3, r7, #24
 8006d42:	4618      	mov	r0, r3
 8006d44:	f000 fa0a 	bl	800715c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006d48:	69fb      	ldr	r3, [r7, #28]
 8006d4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006d4c:	e1e7      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006d4e:	2300      	movs	r3, #0
 8006d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d52:	e1e4      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006d54:	4b20      	ldr	r3, [pc, #128]	@ (8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006d5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d60:	d107      	bne.n	8006d72 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006d62:	f107 030c 	add.w	r3, r7, #12
 8006d66:	4618      	mov	r0, r3
 8006d68:	f000 fb4c 	bl	8007404 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006d6c:	693b      	ldr	r3, [r7, #16]
 8006d6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006d70:	e1d5      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006d72:	2300      	movs	r3, #0
 8006d74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d76:	e1d2      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006d78:	4b17      	ldr	r3, [pc, #92]	@ (8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f003 0304 	and.w	r3, r3, #4
 8006d80:	2b04      	cmp	r3, #4
 8006d82:	d109      	bne.n	8006d98 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006d84:	4b14      	ldr	r3, [pc, #80]	@ (8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	08db      	lsrs	r3, r3, #3
 8006d8a:	f003 0303 	and.w	r3, r3, #3
 8006d8e:	4a13      	ldr	r2, [pc, #76]	@ (8006ddc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8006d90:	fa22 f303 	lsr.w	r3, r2, r3
 8006d94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006d96:	e1c2      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006d98:	2300      	movs	r3, #0
 8006d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d9c:	e1bf      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8006d9e:	4b0e      	ldr	r3, [pc, #56]	@ (8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006da6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006daa:	d102      	bne.n	8006db2 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8006dac:	4b0c      	ldr	r3, [pc, #48]	@ (8006de0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8006dae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006db0:	e1b5      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006db2:	2300      	movs	r3, #0
 8006db4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006db6:	e1b2      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006db8:	4b07      	ldr	r3, [pc, #28]	@ (8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006dc0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006dc4:	d102      	bne.n	8006dcc <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8006dc6:	4b07      	ldr	r3, [pc, #28]	@ (8006de4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8006dc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006dca:	e1a8      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006dcc:	2300      	movs	r3, #0
 8006dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006dd0:	e1a5      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006dd6:	e1a2      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006dd8:	58024400 	.word	0x58024400
 8006ddc:	03d09000 	.word	0x03d09000
 8006de0:	003d0900 	.word	0x003d0900
 8006de4:	018cba80 	.word	0x018cba80
 8006de8:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8006dec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006df0:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8006df4:	430b      	orrs	r3, r1
 8006df6:	d173      	bne.n	8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8006df8:	4b9c      	ldr	r3, [pc, #624]	@ (800706c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006dfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dfc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006e00:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006e02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e04:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e08:	d02f      	beq.n	8006e6a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8006e0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e10:	d863      	bhi.n	8006eda <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8006e12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d004      	beq.n	8006e22 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8006e18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e1e:	d012      	beq.n	8006e46 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8006e20:	e05b      	b.n	8006eda <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006e22:	4b92      	ldr	r3, [pc, #584]	@ (800706c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e2a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e2e:	d107      	bne.n	8006e40 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e30:	f107 0318 	add.w	r3, r7, #24
 8006e34:	4618      	mov	r0, r3
 8006e36:	f000 f991 	bl	800715c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006e3a:	69bb      	ldr	r3, [r7, #24]
 8006e3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006e3e:	e16e      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006e40:	2300      	movs	r3, #0
 8006e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e44:	e16b      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006e46:	4b89      	ldr	r3, [pc, #548]	@ (800706c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006e4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e52:	d107      	bne.n	8006e64 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006e54:	f107 030c 	add.w	r3, r7, #12
 8006e58:	4618      	mov	r0, r3
 8006e5a:	f000 fad3 	bl	8007404 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006e62:	e15c      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006e64:	2300      	movs	r3, #0
 8006e66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e68:	e159      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006e6a:	4b80      	ldr	r3, [pc, #512]	@ (800706c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006e6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e6e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006e72:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006e74:	4b7d      	ldr	r3, [pc, #500]	@ (800706c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f003 0304 	and.w	r3, r3, #4
 8006e7c:	2b04      	cmp	r3, #4
 8006e7e:	d10c      	bne.n	8006e9a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8006e80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d109      	bne.n	8006e9a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006e86:	4b79      	ldr	r3, [pc, #484]	@ (800706c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	08db      	lsrs	r3, r3, #3
 8006e8c:	f003 0303 	and.w	r3, r3, #3
 8006e90:	4a77      	ldr	r2, [pc, #476]	@ (8007070 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8006e92:	fa22 f303 	lsr.w	r3, r2, r3
 8006e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e98:	e01e      	b.n	8006ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006e9a:	4b74      	ldr	r3, [pc, #464]	@ (800706c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ea2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ea6:	d106      	bne.n	8006eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8006ea8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006eaa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006eae:	d102      	bne.n	8006eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006eb0:	4b70      	ldr	r3, [pc, #448]	@ (8007074 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8006eb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006eb4:	e010      	b.n	8006ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006eb6:	4b6d      	ldr	r3, [pc, #436]	@ (800706c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ebe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ec2:	d106      	bne.n	8006ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8006ec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ec6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006eca:	d102      	bne.n	8006ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006ecc:	4b6a      	ldr	r3, [pc, #424]	@ (8007078 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8006ece:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ed0:	e002      	b.n	8006ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006ed6:	e122      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006ed8:	e121      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8006eda:	2300      	movs	r3, #0
 8006edc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ede:	e11e      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8006ee0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ee4:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8006ee8:	430b      	orrs	r3, r1
 8006eea:	d133      	bne.n	8006f54 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8006eec:	4b5f      	ldr	r3, [pc, #380]	@ (800706c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006eee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ef0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006ef4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006ef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d004      	beq.n	8006f06 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8006efc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006efe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f02:	d012      	beq.n	8006f2a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8006f04:	e023      	b.n	8006f4e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006f06:	4b59      	ldr	r3, [pc, #356]	@ (800706c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f0e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006f12:	d107      	bne.n	8006f24 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006f14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f000 fbc7 	bl	80076ac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006f22:	e0fc      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006f24:	2300      	movs	r3, #0
 8006f26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f28:	e0f9      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006f2a:	4b50      	ldr	r3, [pc, #320]	@ (800706c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006f36:	d107      	bne.n	8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f38:	f107 0318 	add.w	r3, r7, #24
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	f000 f90d 	bl	800715c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006f42:	6a3b      	ldr	r3, [r7, #32]
 8006f44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006f46:	e0ea      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006f48:	2300      	movs	r3, #0
 8006f4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f4c:	e0e7      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8006f4e:	2300      	movs	r3, #0
 8006f50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f52:	e0e4      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8006f54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f58:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8006f5c:	430b      	orrs	r3, r1
 8006f5e:	f040 808d 	bne.w	800707c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8006f62:	4b42      	ldr	r3, [pc, #264]	@ (800706c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006f64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f66:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8006f6a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006f6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006f72:	d06b      	beq.n	800704c <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8006f74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f76:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006f7a:	d874      	bhi.n	8007066 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006f7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f82:	d056      	beq.n	8007032 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8006f84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f8a:	d86c      	bhi.n	8007066 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006f8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f8e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006f92:	d03b      	beq.n	800700c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8006f94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f96:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006f9a:	d864      	bhi.n	8007066 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006f9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006fa2:	d021      	beq.n	8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8006fa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fa6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006faa:	d85c      	bhi.n	8007066 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006fac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d004      	beq.n	8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8006fb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fb4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006fb8:	d004      	beq.n	8006fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8006fba:	e054      	b.n	8007066 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8006fbc:	f000 f8b8 	bl	8007130 <HAL_RCCEx_GetD3PCLK1Freq>
 8006fc0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006fc2:	e0ac      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006fc4:	4b29      	ldr	r3, [pc, #164]	@ (800706c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006fcc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006fd0:	d107      	bne.n	8006fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006fd2:	f107 0318 	add.w	r3, r7, #24
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	f000 f8c0 	bl	800715c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006fdc:	69fb      	ldr	r3, [r7, #28]
 8006fde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006fe0:	e09d      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006fe6:	e09a      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006fe8:	4b20      	ldr	r3, [pc, #128]	@ (800706c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006ff0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ff4:	d107      	bne.n	8007006 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006ff6:	f107 030c 	add.w	r3, r7, #12
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	f000 fa02 	bl	8007404 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007004:	e08b      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007006:	2300      	movs	r3, #0
 8007008:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800700a:	e088      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800700c:	4b17      	ldr	r3, [pc, #92]	@ (800706c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f003 0304 	and.w	r3, r3, #4
 8007014:	2b04      	cmp	r3, #4
 8007016:	d109      	bne.n	800702c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007018:	4b14      	ldr	r3, [pc, #80]	@ (800706c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	08db      	lsrs	r3, r3, #3
 800701e:	f003 0303 	and.w	r3, r3, #3
 8007022:	4a13      	ldr	r2, [pc, #76]	@ (8007070 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8007024:	fa22 f303 	lsr.w	r3, r2, r3
 8007028:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800702a:	e078      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800702c:	2300      	movs	r3, #0
 800702e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007030:	e075      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8007032:	4b0e      	ldr	r3, [pc, #56]	@ (800706c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800703a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800703e:	d102      	bne.n	8007046 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8007040:	4b0c      	ldr	r3, [pc, #48]	@ (8007074 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8007042:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007044:	e06b      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007046:	2300      	movs	r3, #0
 8007048:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800704a:	e068      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800704c:	4b07      	ldr	r3, [pc, #28]	@ (800706c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007054:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007058:	d102      	bne.n	8007060 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800705a:	4b07      	ldr	r3, [pc, #28]	@ (8007078 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800705c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800705e:	e05e      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007060:	2300      	movs	r3, #0
 8007062:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007064:	e05b      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8007066:	2300      	movs	r3, #0
 8007068:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800706a:	e058      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800706c:	58024400 	.word	0x58024400
 8007070:	03d09000 	.word	0x03d09000
 8007074:	003d0900 	.word	0x003d0900
 8007078:	018cba80 	.word	0x018cba80
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800707c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007080:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8007084:	430b      	orrs	r3, r1
 8007086:	d148      	bne.n	800711a <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8007088:	4b27      	ldr	r3, [pc, #156]	@ (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800708a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800708c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007090:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007094:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007098:	d02a      	beq.n	80070f0 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800709a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800709c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80070a0:	d838      	bhi.n	8007114 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 80070a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d004      	beq.n	80070b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 80070a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80070ae:	d00d      	beq.n	80070cc <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 80070b0:	e030      	b.n	8007114 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80070b2:	4b1d      	ldr	r3, [pc, #116]	@ (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80070be:	d102      	bne.n	80070c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 80070c0:	4b1a      	ldr	r3, [pc, #104]	@ (800712c <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 80070c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80070c4:	e02b      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80070c6:	2300      	movs	r3, #0
 80070c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80070ca:	e028      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80070cc:	4b16      	ldr	r3, [pc, #88]	@ (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070d4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80070d8:	d107      	bne.n	80070ea <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80070da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80070de:	4618      	mov	r0, r3
 80070e0:	f000 fae4 	bl	80076ac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80070e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80070e8:	e019      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80070ea:	2300      	movs	r3, #0
 80070ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80070ee:	e016      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80070f0:	4b0d      	ldr	r3, [pc, #52]	@ (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80070f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80070fc:	d107      	bne.n	800710e <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80070fe:	f107 0318 	add.w	r3, r7, #24
 8007102:	4618      	mov	r0, r3
 8007104:	f000 f82a 	bl	800715c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007108:	69fb      	ldr	r3, [r7, #28]
 800710a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800710c:	e007      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800710e:	2300      	movs	r3, #0
 8007110:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007112:	e004      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007114:	2300      	movs	r3, #0
 8007116:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007118:	e001      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800711a:	2300      	movs	r3, #0
 800711c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800711e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007120:	4618      	mov	r0, r3
 8007122:	3740      	adds	r7, #64	@ 0x40
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}
 8007128:	58024400 	.word	0x58024400
 800712c:	018cba80 	.word	0x018cba80

08007130 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007134:	f7fe f82c 	bl	8005190 <HAL_RCC_GetHCLKFreq>
 8007138:	4602      	mov	r2, r0
 800713a:	4b06      	ldr	r3, [pc, #24]	@ (8007154 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800713c:	6a1b      	ldr	r3, [r3, #32]
 800713e:	091b      	lsrs	r3, r3, #4
 8007140:	f003 0307 	and.w	r3, r3, #7
 8007144:	4904      	ldr	r1, [pc, #16]	@ (8007158 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007146:	5ccb      	ldrb	r3, [r1, r3]
 8007148:	f003 031f 	and.w	r3, r3, #31
 800714c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007150:	4618      	mov	r0, r3
 8007152:	bd80      	pop	{r7, pc}
 8007154:	58024400 	.word	0x58024400
 8007158:	0800da54 	.word	0x0800da54

0800715c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800715c:	b480      	push	{r7}
 800715e:	b089      	sub	sp, #36	@ 0x24
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007164:	4ba1      	ldr	r3, [pc, #644]	@ (80073ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007168:	f003 0303 	and.w	r3, r3, #3
 800716c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800716e:	4b9f      	ldr	r3, [pc, #636]	@ (80073ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007170:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007172:	0b1b      	lsrs	r3, r3, #12
 8007174:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007178:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800717a:	4b9c      	ldr	r3, [pc, #624]	@ (80073ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800717c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800717e:	091b      	lsrs	r3, r3, #4
 8007180:	f003 0301 	and.w	r3, r3, #1
 8007184:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8007186:	4b99      	ldr	r3, [pc, #612]	@ (80073ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007188:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800718a:	08db      	lsrs	r3, r3, #3
 800718c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007190:	693a      	ldr	r2, [r7, #16]
 8007192:	fb02 f303 	mul.w	r3, r2, r3
 8007196:	ee07 3a90 	vmov	s15, r3
 800719a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800719e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80071a2:	697b      	ldr	r3, [r7, #20]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	f000 8111 	beq.w	80073cc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80071aa:	69bb      	ldr	r3, [r7, #24]
 80071ac:	2b02      	cmp	r3, #2
 80071ae:	f000 8083 	beq.w	80072b8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80071b2:	69bb      	ldr	r3, [r7, #24]
 80071b4:	2b02      	cmp	r3, #2
 80071b6:	f200 80a1 	bhi.w	80072fc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80071ba:	69bb      	ldr	r3, [r7, #24]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d003      	beq.n	80071c8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80071c0:	69bb      	ldr	r3, [r7, #24]
 80071c2:	2b01      	cmp	r3, #1
 80071c4:	d056      	beq.n	8007274 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80071c6:	e099      	b.n	80072fc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80071c8:	4b88      	ldr	r3, [pc, #544]	@ (80073ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f003 0320 	and.w	r3, r3, #32
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d02d      	beq.n	8007230 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80071d4:	4b85      	ldr	r3, [pc, #532]	@ (80073ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	08db      	lsrs	r3, r3, #3
 80071da:	f003 0303 	and.w	r3, r3, #3
 80071de:	4a84      	ldr	r2, [pc, #528]	@ (80073f0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80071e0:	fa22 f303 	lsr.w	r3, r2, r3
 80071e4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	ee07 3a90 	vmov	s15, r3
 80071ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071f0:	697b      	ldr	r3, [r7, #20]
 80071f2:	ee07 3a90 	vmov	s15, r3
 80071f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80071fe:	4b7b      	ldr	r3, [pc, #492]	@ (80073ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007200:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007202:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007206:	ee07 3a90 	vmov	s15, r3
 800720a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800720e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007212:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80073f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007216:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800721a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800721e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007222:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007226:	ee67 7a27 	vmul.f32	s15, s14, s15
 800722a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800722e:	e087      	b.n	8007340 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	ee07 3a90 	vmov	s15, r3
 8007236:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800723a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80073f8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800723e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007242:	4b6a      	ldr	r3, [pc, #424]	@ (80073ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007244:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007246:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800724a:	ee07 3a90 	vmov	s15, r3
 800724e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007252:	ed97 6a03 	vldr	s12, [r7, #12]
 8007256:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80073f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800725a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800725e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007262:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007266:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800726a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800726e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007272:	e065      	b.n	8007340 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007274:	697b      	ldr	r3, [r7, #20]
 8007276:	ee07 3a90 	vmov	s15, r3
 800727a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800727e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80073fc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007282:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007286:	4b59      	ldr	r3, [pc, #356]	@ (80073ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800728a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800728e:	ee07 3a90 	vmov	s15, r3
 8007292:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007296:	ed97 6a03 	vldr	s12, [r7, #12]
 800729a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80073f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800729e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80072a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80072a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80072aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80072ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80072b6:	e043      	b.n	8007340 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80072b8:	697b      	ldr	r3, [r7, #20]
 80072ba:	ee07 3a90 	vmov	s15, r3
 80072be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072c2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007400 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80072c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072ca:	4b48      	ldr	r3, [pc, #288]	@ (80073ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80072cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072d2:	ee07 3a90 	vmov	s15, r3
 80072d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072da:	ed97 6a03 	vldr	s12, [r7, #12]
 80072de:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80073f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80072e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80072e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80072ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80072ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80072f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80072fa:	e021      	b.n	8007340 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	ee07 3a90 	vmov	s15, r3
 8007302:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007306:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80073fc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800730a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800730e:	4b37      	ldr	r3, [pc, #220]	@ (80073ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007310:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007312:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007316:	ee07 3a90 	vmov	s15, r3
 800731a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800731e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007322:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80073f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007326:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800732a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800732e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007332:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007336:	ee67 7a27 	vmul.f32	s15, s14, s15
 800733a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800733e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007340:	4b2a      	ldr	r3, [pc, #168]	@ (80073ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007342:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007344:	0a5b      	lsrs	r3, r3, #9
 8007346:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800734a:	ee07 3a90 	vmov	s15, r3
 800734e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007352:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007356:	ee37 7a87 	vadd.f32	s14, s15, s14
 800735a:	edd7 6a07 	vldr	s13, [r7, #28]
 800735e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007362:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007366:	ee17 2a90 	vmov	r2, s15
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800736e:	4b1f      	ldr	r3, [pc, #124]	@ (80073ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007370:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007372:	0c1b      	lsrs	r3, r3, #16
 8007374:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007378:	ee07 3a90 	vmov	s15, r3
 800737c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007380:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007384:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007388:	edd7 6a07 	vldr	s13, [r7, #28]
 800738c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007390:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007394:	ee17 2a90 	vmov	r2, s15
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800739c:	4b13      	ldr	r3, [pc, #76]	@ (80073ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800739e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073a0:	0e1b      	lsrs	r3, r3, #24
 80073a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80073a6:	ee07 3a90 	vmov	s15, r3
 80073aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80073b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80073b6:	edd7 6a07 	vldr	s13, [r7, #28]
 80073ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80073be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80073c2:	ee17 2a90 	vmov	r2, s15
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80073ca:	e008      	b.n	80073de <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2200      	movs	r2, #0
 80073d0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2200      	movs	r2, #0
 80073d6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2200      	movs	r2, #0
 80073dc:	609a      	str	r2, [r3, #8]
}
 80073de:	bf00      	nop
 80073e0:	3724      	adds	r7, #36	@ 0x24
 80073e2:	46bd      	mov	sp, r7
 80073e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e8:	4770      	bx	lr
 80073ea:	bf00      	nop
 80073ec:	58024400 	.word	0x58024400
 80073f0:	03d09000 	.word	0x03d09000
 80073f4:	46000000 	.word	0x46000000
 80073f8:	4c742400 	.word	0x4c742400
 80073fc:	4a742400 	.word	0x4a742400
 8007400:	4bc65d40 	.word	0x4bc65d40

08007404 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007404:	b480      	push	{r7}
 8007406:	b089      	sub	sp, #36	@ 0x24
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800740c:	4ba1      	ldr	r3, [pc, #644]	@ (8007694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800740e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007410:	f003 0303 	and.w	r3, r3, #3
 8007414:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007416:	4b9f      	ldr	r3, [pc, #636]	@ (8007694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800741a:	0d1b      	lsrs	r3, r3, #20
 800741c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007420:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007422:	4b9c      	ldr	r3, [pc, #624]	@ (8007694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007426:	0a1b      	lsrs	r3, r3, #8
 8007428:	f003 0301 	and.w	r3, r3, #1
 800742c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800742e:	4b99      	ldr	r3, [pc, #612]	@ (8007694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007432:	08db      	lsrs	r3, r3, #3
 8007434:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007438:	693a      	ldr	r2, [r7, #16]
 800743a:	fb02 f303 	mul.w	r3, r2, r3
 800743e:	ee07 3a90 	vmov	s15, r3
 8007442:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007446:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800744a:	697b      	ldr	r3, [r7, #20]
 800744c:	2b00      	cmp	r3, #0
 800744e:	f000 8111 	beq.w	8007674 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007452:	69bb      	ldr	r3, [r7, #24]
 8007454:	2b02      	cmp	r3, #2
 8007456:	f000 8083 	beq.w	8007560 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800745a:	69bb      	ldr	r3, [r7, #24]
 800745c:	2b02      	cmp	r3, #2
 800745e:	f200 80a1 	bhi.w	80075a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007462:	69bb      	ldr	r3, [r7, #24]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d003      	beq.n	8007470 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007468:	69bb      	ldr	r3, [r7, #24]
 800746a:	2b01      	cmp	r3, #1
 800746c:	d056      	beq.n	800751c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800746e:	e099      	b.n	80075a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007470:	4b88      	ldr	r3, [pc, #544]	@ (8007694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f003 0320 	and.w	r3, r3, #32
 8007478:	2b00      	cmp	r3, #0
 800747a:	d02d      	beq.n	80074d8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800747c:	4b85      	ldr	r3, [pc, #532]	@ (8007694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	08db      	lsrs	r3, r3, #3
 8007482:	f003 0303 	and.w	r3, r3, #3
 8007486:	4a84      	ldr	r2, [pc, #528]	@ (8007698 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007488:	fa22 f303 	lsr.w	r3, r2, r3
 800748c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	ee07 3a90 	vmov	s15, r3
 8007494:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007498:	697b      	ldr	r3, [r7, #20]
 800749a:	ee07 3a90 	vmov	s15, r3
 800749e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80074a6:	4b7b      	ldr	r3, [pc, #492]	@ (8007694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80074a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074ae:	ee07 3a90 	vmov	s15, r3
 80074b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80074ba:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800769c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80074be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80074c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80074c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80074ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80074ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074d2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80074d6:	e087      	b.n	80075e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80074d8:	697b      	ldr	r3, [r7, #20]
 80074da:	ee07 3a90 	vmov	s15, r3
 80074de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074e2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80076a0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80074e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80074ea:	4b6a      	ldr	r3, [pc, #424]	@ (8007694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80074ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074f2:	ee07 3a90 	vmov	s15, r3
 80074f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80074fe:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800769c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007502:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007506:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800750a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800750e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007512:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007516:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800751a:	e065      	b.n	80075e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	ee07 3a90 	vmov	s15, r3
 8007522:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007526:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80076a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800752a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800752e:	4b59      	ldr	r3, [pc, #356]	@ (8007694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007532:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007536:	ee07 3a90 	vmov	s15, r3
 800753a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800753e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007542:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800769c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007546:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800754a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800754e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007552:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007556:	ee67 7a27 	vmul.f32	s15, s14, s15
 800755a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800755e:	e043      	b.n	80075e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007560:	697b      	ldr	r3, [r7, #20]
 8007562:	ee07 3a90 	vmov	s15, r3
 8007566:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800756a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80076a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800756e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007572:	4b48      	ldr	r3, [pc, #288]	@ (8007694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007576:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800757a:	ee07 3a90 	vmov	s15, r3
 800757e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007582:	ed97 6a03 	vldr	s12, [r7, #12]
 8007586:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800769c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800758a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800758e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007592:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007596:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800759a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800759e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80075a2:	e021      	b.n	80075e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80075a4:	697b      	ldr	r3, [r7, #20]
 80075a6:	ee07 3a90 	vmov	s15, r3
 80075aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075ae:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80076a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80075b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80075b6:	4b37      	ldr	r3, [pc, #220]	@ (8007694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80075b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075be:	ee07 3a90 	vmov	s15, r3
 80075c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80075ca:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800769c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80075ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80075d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80075da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80075de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80075e6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80075e8:	4b2a      	ldr	r3, [pc, #168]	@ (8007694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80075ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075ec:	0a5b      	lsrs	r3, r3, #9
 80075ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80075f2:	ee07 3a90 	vmov	s15, r3
 80075f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80075fe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007602:	edd7 6a07 	vldr	s13, [r7, #28]
 8007606:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800760a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800760e:	ee17 2a90 	vmov	r2, s15
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007616:	4b1f      	ldr	r3, [pc, #124]	@ (8007694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800761a:	0c1b      	lsrs	r3, r3, #16
 800761c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007620:	ee07 3a90 	vmov	s15, r3
 8007624:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007628:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800762c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007630:	edd7 6a07 	vldr	s13, [r7, #28]
 8007634:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007638:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800763c:	ee17 2a90 	vmov	r2, s15
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007644:	4b13      	ldr	r3, [pc, #76]	@ (8007694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007648:	0e1b      	lsrs	r3, r3, #24
 800764a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800764e:	ee07 3a90 	vmov	s15, r3
 8007652:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007656:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800765a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800765e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007662:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007666:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800766a:	ee17 2a90 	vmov	r2, s15
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007672:	e008      	b.n	8007686 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2200      	movs	r2, #0
 8007678:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2200      	movs	r2, #0
 800767e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2200      	movs	r2, #0
 8007684:	609a      	str	r2, [r3, #8]
}
 8007686:	bf00      	nop
 8007688:	3724      	adds	r7, #36	@ 0x24
 800768a:	46bd      	mov	sp, r7
 800768c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007690:	4770      	bx	lr
 8007692:	bf00      	nop
 8007694:	58024400 	.word	0x58024400
 8007698:	03d09000 	.word	0x03d09000
 800769c:	46000000 	.word	0x46000000
 80076a0:	4c742400 	.word	0x4c742400
 80076a4:	4a742400 	.word	0x4a742400
 80076a8:	4bc65d40 	.word	0x4bc65d40

080076ac <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80076ac:	b480      	push	{r7}
 80076ae:	b089      	sub	sp, #36	@ 0x24
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80076b4:	4ba0      	ldr	r3, [pc, #640]	@ (8007938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80076b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076b8:	f003 0303 	and.w	r3, r3, #3
 80076bc:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80076be:	4b9e      	ldr	r3, [pc, #632]	@ (8007938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80076c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076c2:	091b      	lsrs	r3, r3, #4
 80076c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80076c8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80076ca:	4b9b      	ldr	r3, [pc, #620]	@ (8007938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80076cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076ce:	f003 0301 	and.w	r3, r3, #1
 80076d2:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80076d4:	4b98      	ldr	r3, [pc, #608]	@ (8007938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80076d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076d8:	08db      	lsrs	r3, r3, #3
 80076da:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80076de:	693a      	ldr	r2, [r7, #16]
 80076e0:	fb02 f303 	mul.w	r3, r2, r3
 80076e4:	ee07 3a90 	vmov	s15, r3
 80076e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076ec:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	f000 8111 	beq.w	800791a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80076f8:	69bb      	ldr	r3, [r7, #24]
 80076fa:	2b02      	cmp	r3, #2
 80076fc:	f000 8083 	beq.w	8007806 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8007700:	69bb      	ldr	r3, [r7, #24]
 8007702:	2b02      	cmp	r3, #2
 8007704:	f200 80a1 	bhi.w	800784a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8007708:	69bb      	ldr	r3, [r7, #24]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d003      	beq.n	8007716 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800770e:	69bb      	ldr	r3, [r7, #24]
 8007710:	2b01      	cmp	r3, #1
 8007712:	d056      	beq.n	80077c2 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8007714:	e099      	b.n	800784a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007716:	4b88      	ldr	r3, [pc, #544]	@ (8007938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f003 0320 	and.w	r3, r3, #32
 800771e:	2b00      	cmp	r3, #0
 8007720:	d02d      	beq.n	800777e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007722:	4b85      	ldr	r3, [pc, #532]	@ (8007938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	08db      	lsrs	r3, r3, #3
 8007728:	f003 0303 	and.w	r3, r3, #3
 800772c:	4a83      	ldr	r2, [pc, #524]	@ (800793c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800772e:	fa22 f303 	lsr.w	r3, r2, r3
 8007732:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007734:	68bb      	ldr	r3, [r7, #8]
 8007736:	ee07 3a90 	vmov	s15, r3
 800773a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	ee07 3a90 	vmov	s15, r3
 8007744:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007748:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800774c:	4b7a      	ldr	r3, [pc, #488]	@ (8007938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800774e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007750:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007754:	ee07 3a90 	vmov	s15, r3
 8007758:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800775c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007760:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8007940 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007764:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007768:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800776c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007770:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007774:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007778:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800777c:	e087      	b.n	800788e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800777e:	697b      	ldr	r3, [r7, #20]
 8007780:	ee07 3a90 	vmov	s15, r3
 8007784:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007788:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8007944 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800778c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007790:	4b69      	ldr	r3, [pc, #420]	@ (8007938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007794:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007798:	ee07 3a90 	vmov	s15, r3
 800779c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80077a0:	ed97 6a03 	vldr	s12, [r7, #12]
 80077a4:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8007940 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80077a8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80077ac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80077b0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80077b4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80077b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077bc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80077c0:	e065      	b.n	800788e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80077c2:	697b      	ldr	r3, [r7, #20]
 80077c4:	ee07 3a90 	vmov	s15, r3
 80077c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077cc:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8007948 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80077d0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80077d4:	4b58      	ldr	r3, [pc, #352]	@ (8007938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80077d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077dc:	ee07 3a90 	vmov	s15, r3
 80077e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80077e4:	ed97 6a03 	vldr	s12, [r7, #12]
 80077e8:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8007940 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80077ec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80077f0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80077f4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80077f8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80077fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007800:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007804:	e043      	b.n	800788e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007806:	697b      	ldr	r3, [r7, #20]
 8007808:	ee07 3a90 	vmov	s15, r3
 800780c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007810:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800794c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8007814:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007818:	4b47      	ldr	r3, [pc, #284]	@ (8007938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800781a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800781c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007820:	ee07 3a90 	vmov	s15, r3
 8007824:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007828:	ed97 6a03 	vldr	s12, [r7, #12]
 800782c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8007940 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007830:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007834:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007838:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800783c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007840:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007844:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007848:	e021      	b.n	800788e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800784a:	697b      	ldr	r3, [r7, #20]
 800784c:	ee07 3a90 	vmov	s15, r3
 8007850:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007854:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8007944 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007858:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800785c:	4b36      	ldr	r3, [pc, #216]	@ (8007938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800785e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007860:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007864:	ee07 3a90 	vmov	s15, r3
 8007868:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800786c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007870:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8007940 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007874:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007878:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800787c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007880:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007884:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007888:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800788c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800788e:	4b2a      	ldr	r3, [pc, #168]	@ (8007938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007892:	0a5b      	lsrs	r3, r3, #9
 8007894:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007898:	ee07 3a90 	vmov	s15, r3
 800789c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078a0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80078a4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80078a8:	edd7 6a07 	vldr	s13, [r7, #28]
 80078ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80078b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80078b4:	ee17 2a90 	vmov	r2, s15
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80078bc:	4b1e      	ldr	r3, [pc, #120]	@ (8007938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80078be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078c0:	0c1b      	lsrs	r3, r3, #16
 80078c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80078c6:	ee07 3a90 	vmov	s15, r3
 80078ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80078d2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80078d6:	edd7 6a07 	vldr	s13, [r7, #28]
 80078da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80078de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80078e2:	ee17 2a90 	vmov	r2, s15
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80078ea:	4b13      	ldr	r3, [pc, #76]	@ (8007938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80078ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078ee:	0e1b      	lsrs	r3, r3, #24
 80078f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80078f4:	ee07 3a90 	vmov	s15, r3
 80078f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007900:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007904:	edd7 6a07 	vldr	s13, [r7, #28]
 8007908:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800790c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007910:	ee17 2a90 	vmov	r2, s15
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007918:	e008      	b.n	800792c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2200      	movs	r2, #0
 800791e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2200      	movs	r2, #0
 8007924:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2200      	movs	r2, #0
 800792a:	609a      	str	r2, [r3, #8]
}
 800792c:	bf00      	nop
 800792e:	3724      	adds	r7, #36	@ 0x24
 8007930:	46bd      	mov	sp, r7
 8007932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007936:	4770      	bx	lr
 8007938:	58024400 	.word	0x58024400
 800793c:	03d09000 	.word	0x03d09000
 8007940:	46000000 	.word	0x46000000
 8007944:	4c742400 	.word	0x4c742400
 8007948:	4a742400 	.word	0x4a742400
 800794c:	4bc65d40 	.word	0x4bc65d40

08007950 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b084      	sub	sp, #16
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
 8007958:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800795a:	2300      	movs	r3, #0
 800795c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800795e:	4b53      	ldr	r3, [pc, #332]	@ (8007aac <RCCEx_PLL2_Config+0x15c>)
 8007960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007962:	f003 0303 	and.w	r3, r3, #3
 8007966:	2b03      	cmp	r3, #3
 8007968:	d101      	bne.n	800796e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800796a:	2301      	movs	r3, #1
 800796c:	e099      	b.n	8007aa2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800796e:	4b4f      	ldr	r3, [pc, #316]	@ (8007aac <RCCEx_PLL2_Config+0x15c>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	4a4e      	ldr	r2, [pc, #312]	@ (8007aac <RCCEx_PLL2_Config+0x15c>)
 8007974:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007978:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800797a:	f7f9 fd8f 	bl	800149c <HAL_GetTick>
 800797e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007980:	e008      	b.n	8007994 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007982:	f7f9 fd8b 	bl	800149c <HAL_GetTick>
 8007986:	4602      	mov	r2, r0
 8007988:	68bb      	ldr	r3, [r7, #8]
 800798a:	1ad3      	subs	r3, r2, r3
 800798c:	2b02      	cmp	r3, #2
 800798e:	d901      	bls.n	8007994 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007990:	2303      	movs	r3, #3
 8007992:	e086      	b.n	8007aa2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007994:	4b45      	ldr	r3, [pc, #276]	@ (8007aac <RCCEx_PLL2_Config+0x15c>)
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800799c:	2b00      	cmp	r3, #0
 800799e:	d1f0      	bne.n	8007982 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80079a0:	4b42      	ldr	r3, [pc, #264]	@ (8007aac <RCCEx_PLL2_Config+0x15c>)
 80079a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079a4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	031b      	lsls	r3, r3, #12
 80079ae:	493f      	ldr	r1, [pc, #252]	@ (8007aac <RCCEx_PLL2_Config+0x15c>)
 80079b0:	4313      	orrs	r3, r2
 80079b2:	628b      	str	r3, [r1, #40]	@ 0x28
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	685b      	ldr	r3, [r3, #4]
 80079b8:	3b01      	subs	r3, #1
 80079ba:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	689b      	ldr	r3, [r3, #8]
 80079c2:	3b01      	subs	r3, #1
 80079c4:	025b      	lsls	r3, r3, #9
 80079c6:	b29b      	uxth	r3, r3
 80079c8:	431a      	orrs	r2, r3
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	68db      	ldr	r3, [r3, #12]
 80079ce:	3b01      	subs	r3, #1
 80079d0:	041b      	lsls	r3, r3, #16
 80079d2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80079d6:	431a      	orrs	r2, r3
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	691b      	ldr	r3, [r3, #16]
 80079dc:	3b01      	subs	r3, #1
 80079de:	061b      	lsls	r3, r3, #24
 80079e0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80079e4:	4931      	ldr	r1, [pc, #196]	@ (8007aac <RCCEx_PLL2_Config+0x15c>)
 80079e6:	4313      	orrs	r3, r2
 80079e8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80079ea:	4b30      	ldr	r3, [pc, #192]	@ (8007aac <RCCEx_PLL2_Config+0x15c>)
 80079ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079ee:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	695b      	ldr	r3, [r3, #20]
 80079f6:	492d      	ldr	r1, [pc, #180]	@ (8007aac <RCCEx_PLL2_Config+0x15c>)
 80079f8:	4313      	orrs	r3, r2
 80079fa:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80079fc:	4b2b      	ldr	r3, [pc, #172]	@ (8007aac <RCCEx_PLL2_Config+0x15c>)
 80079fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a00:	f023 0220 	bic.w	r2, r3, #32
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	699b      	ldr	r3, [r3, #24]
 8007a08:	4928      	ldr	r1, [pc, #160]	@ (8007aac <RCCEx_PLL2_Config+0x15c>)
 8007a0a:	4313      	orrs	r3, r2
 8007a0c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007a0e:	4b27      	ldr	r3, [pc, #156]	@ (8007aac <RCCEx_PLL2_Config+0x15c>)
 8007a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a12:	4a26      	ldr	r2, [pc, #152]	@ (8007aac <RCCEx_PLL2_Config+0x15c>)
 8007a14:	f023 0310 	bic.w	r3, r3, #16
 8007a18:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007a1a:	4b24      	ldr	r3, [pc, #144]	@ (8007aac <RCCEx_PLL2_Config+0x15c>)
 8007a1c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007a1e:	4b24      	ldr	r3, [pc, #144]	@ (8007ab0 <RCCEx_PLL2_Config+0x160>)
 8007a20:	4013      	ands	r3, r2
 8007a22:	687a      	ldr	r2, [r7, #4]
 8007a24:	69d2      	ldr	r2, [r2, #28]
 8007a26:	00d2      	lsls	r2, r2, #3
 8007a28:	4920      	ldr	r1, [pc, #128]	@ (8007aac <RCCEx_PLL2_Config+0x15c>)
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007a2e:	4b1f      	ldr	r3, [pc, #124]	@ (8007aac <RCCEx_PLL2_Config+0x15c>)
 8007a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a32:	4a1e      	ldr	r2, [pc, #120]	@ (8007aac <RCCEx_PLL2_Config+0x15c>)
 8007a34:	f043 0310 	orr.w	r3, r3, #16
 8007a38:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d106      	bne.n	8007a4e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007a40:	4b1a      	ldr	r3, [pc, #104]	@ (8007aac <RCCEx_PLL2_Config+0x15c>)
 8007a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a44:	4a19      	ldr	r2, [pc, #100]	@ (8007aac <RCCEx_PLL2_Config+0x15c>)
 8007a46:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007a4a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007a4c:	e00f      	b.n	8007a6e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	2b01      	cmp	r3, #1
 8007a52:	d106      	bne.n	8007a62 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007a54:	4b15      	ldr	r3, [pc, #84]	@ (8007aac <RCCEx_PLL2_Config+0x15c>)
 8007a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a58:	4a14      	ldr	r2, [pc, #80]	@ (8007aac <RCCEx_PLL2_Config+0x15c>)
 8007a5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007a5e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007a60:	e005      	b.n	8007a6e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007a62:	4b12      	ldr	r3, [pc, #72]	@ (8007aac <RCCEx_PLL2_Config+0x15c>)
 8007a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a66:	4a11      	ldr	r2, [pc, #68]	@ (8007aac <RCCEx_PLL2_Config+0x15c>)
 8007a68:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007a6c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8007aac <RCCEx_PLL2_Config+0x15c>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	4a0e      	ldr	r2, [pc, #56]	@ (8007aac <RCCEx_PLL2_Config+0x15c>)
 8007a74:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007a78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007a7a:	f7f9 fd0f 	bl	800149c <HAL_GetTick>
 8007a7e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007a80:	e008      	b.n	8007a94 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007a82:	f7f9 fd0b 	bl	800149c <HAL_GetTick>
 8007a86:	4602      	mov	r2, r0
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	1ad3      	subs	r3, r2, r3
 8007a8c:	2b02      	cmp	r3, #2
 8007a8e:	d901      	bls.n	8007a94 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007a90:	2303      	movs	r3, #3
 8007a92:	e006      	b.n	8007aa2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007a94:	4b05      	ldr	r3, [pc, #20]	@ (8007aac <RCCEx_PLL2_Config+0x15c>)
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d0f0      	beq.n	8007a82 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	3710      	adds	r7, #16
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bd80      	pop	{r7, pc}
 8007aaa:	bf00      	nop
 8007aac:	58024400 	.word	0x58024400
 8007ab0:	ffff0007 	.word	0xffff0007

08007ab4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b084      	sub	sp, #16
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
 8007abc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007abe:	2300      	movs	r3, #0
 8007ac0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007ac2:	4b53      	ldr	r3, [pc, #332]	@ (8007c10 <RCCEx_PLL3_Config+0x15c>)
 8007ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ac6:	f003 0303 	and.w	r3, r3, #3
 8007aca:	2b03      	cmp	r3, #3
 8007acc:	d101      	bne.n	8007ad2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007ace:	2301      	movs	r3, #1
 8007ad0:	e099      	b.n	8007c06 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007ad2:	4b4f      	ldr	r3, [pc, #316]	@ (8007c10 <RCCEx_PLL3_Config+0x15c>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4a4e      	ldr	r2, [pc, #312]	@ (8007c10 <RCCEx_PLL3_Config+0x15c>)
 8007ad8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007adc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ade:	f7f9 fcdd 	bl	800149c <HAL_GetTick>
 8007ae2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007ae4:	e008      	b.n	8007af8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007ae6:	f7f9 fcd9 	bl	800149c <HAL_GetTick>
 8007aea:	4602      	mov	r2, r0
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	1ad3      	subs	r3, r2, r3
 8007af0:	2b02      	cmp	r3, #2
 8007af2:	d901      	bls.n	8007af8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007af4:	2303      	movs	r3, #3
 8007af6:	e086      	b.n	8007c06 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007af8:	4b45      	ldr	r3, [pc, #276]	@ (8007c10 <RCCEx_PLL3_Config+0x15c>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d1f0      	bne.n	8007ae6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007b04:	4b42      	ldr	r3, [pc, #264]	@ (8007c10 <RCCEx_PLL3_Config+0x15c>)
 8007b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b08:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	051b      	lsls	r3, r3, #20
 8007b12:	493f      	ldr	r1, [pc, #252]	@ (8007c10 <RCCEx_PLL3_Config+0x15c>)
 8007b14:	4313      	orrs	r3, r2
 8007b16:	628b      	str	r3, [r1, #40]	@ 0x28
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	685b      	ldr	r3, [r3, #4]
 8007b1c:	3b01      	subs	r3, #1
 8007b1e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	689b      	ldr	r3, [r3, #8]
 8007b26:	3b01      	subs	r3, #1
 8007b28:	025b      	lsls	r3, r3, #9
 8007b2a:	b29b      	uxth	r3, r3
 8007b2c:	431a      	orrs	r2, r3
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	68db      	ldr	r3, [r3, #12]
 8007b32:	3b01      	subs	r3, #1
 8007b34:	041b      	lsls	r3, r3, #16
 8007b36:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007b3a:	431a      	orrs	r2, r3
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	691b      	ldr	r3, [r3, #16]
 8007b40:	3b01      	subs	r3, #1
 8007b42:	061b      	lsls	r3, r3, #24
 8007b44:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007b48:	4931      	ldr	r1, [pc, #196]	@ (8007c10 <RCCEx_PLL3_Config+0x15c>)
 8007b4a:	4313      	orrs	r3, r2
 8007b4c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007b4e:	4b30      	ldr	r3, [pc, #192]	@ (8007c10 <RCCEx_PLL3_Config+0x15c>)
 8007b50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b52:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	695b      	ldr	r3, [r3, #20]
 8007b5a:	492d      	ldr	r1, [pc, #180]	@ (8007c10 <RCCEx_PLL3_Config+0x15c>)
 8007b5c:	4313      	orrs	r3, r2
 8007b5e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007b60:	4b2b      	ldr	r3, [pc, #172]	@ (8007c10 <RCCEx_PLL3_Config+0x15c>)
 8007b62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b64:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	699b      	ldr	r3, [r3, #24]
 8007b6c:	4928      	ldr	r1, [pc, #160]	@ (8007c10 <RCCEx_PLL3_Config+0x15c>)
 8007b6e:	4313      	orrs	r3, r2
 8007b70:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007b72:	4b27      	ldr	r3, [pc, #156]	@ (8007c10 <RCCEx_PLL3_Config+0x15c>)
 8007b74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b76:	4a26      	ldr	r2, [pc, #152]	@ (8007c10 <RCCEx_PLL3_Config+0x15c>)
 8007b78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007b7c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007b7e:	4b24      	ldr	r3, [pc, #144]	@ (8007c10 <RCCEx_PLL3_Config+0x15c>)
 8007b80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b82:	4b24      	ldr	r3, [pc, #144]	@ (8007c14 <RCCEx_PLL3_Config+0x160>)
 8007b84:	4013      	ands	r3, r2
 8007b86:	687a      	ldr	r2, [r7, #4]
 8007b88:	69d2      	ldr	r2, [r2, #28]
 8007b8a:	00d2      	lsls	r2, r2, #3
 8007b8c:	4920      	ldr	r1, [pc, #128]	@ (8007c10 <RCCEx_PLL3_Config+0x15c>)
 8007b8e:	4313      	orrs	r3, r2
 8007b90:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007b92:	4b1f      	ldr	r3, [pc, #124]	@ (8007c10 <RCCEx_PLL3_Config+0x15c>)
 8007b94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b96:	4a1e      	ldr	r2, [pc, #120]	@ (8007c10 <RCCEx_PLL3_Config+0x15c>)
 8007b98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d106      	bne.n	8007bb2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007ba4:	4b1a      	ldr	r3, [pc, #104]	@ (8007c10 <RCCEx_PLL3_Config+0x15c>)
 8007ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ba8:	4a19      	ldr	r2, [pc, #100]	@ (8007c10 <RCCEx_PLL3_Config+0x15c>)
 8007baa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007bae:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007bb0:	e00f      	b.n	8007bd2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007bb2:	683b      	ldr	r3, [r7, #0]
 8007bb4:	2b01      	cmp	r3, #1
 8007bb6:	d106      	bne.n	8007bc6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007bb8:	4b15      	ldr	r3, [pc, #84]	@ (8007c10 <RCCEx_PLL3_Config+0x15c>)
 8007bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bbc:	4a14      	ldr	r2, [pc, #80]	@ (8007c10 <RCCEx_PLL3_Config+0x15c>)
 8007bbe:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007bc2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007bc4:	e005      	b.n	8007bd2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007bc6:	4b12      	ldr	r3, [pc, #72]	@ (8007c10 <RCCEx_PLL3_Config+0x15c>)
 8007bc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bca:	4a11      	ldr	r2, [pc, #68]	@ (8007c10 <RCCEx_PLL3_Config+0x15c>)
 8007bcc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007bd0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007bd2:	4b0f      	ldr	r3, [pc, #60]	@ (8007c10 <RCCEx_PLL3_Config+0x15c>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	4a0e      	ldr	r2, [pc, #56]	@ (8007c10 <RCCEx_PLL3_Config+0x15c>)
 8007bd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007bdc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007bde:	f7f9 fc5d 	bl	800149c <HAL_GetTick>
 8007be2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007be4:	e008      	b.n	8007bf8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007be6:	f7f9 fc59 	bl	800149c <HAL_GetTick>
 8007bea:	4602      	mov	r2, r0
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	1ad3      	subs	r3, r2, r3
 8007bf0:	2b02      	cmp	r3, #2
 8007bf2:	d901      	bls.n	8007bf8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007bf4:	2303      	movs	r3, #3
 8007bf6:	e006      	b.n	8007c06 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007bf8:	4b05      	ldr	r3, [pc, #20]	@ (8007c10 <RCCEx_PLL3_Config+0x15c>)
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d0f0      	beq.n	8007be6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c06:	4618      	mov	r0, r3
 8007c08:	3710      	adds	r7, #16
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bd80      	pop	{r7, pc}
 8007c0e:	bf00      	nop
 8007c10:	58024400 	.word	0x58024400
 8007c14:	ffff0007 	.word	0xffff0007

08007c18 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b08a      	sub	sp, #40	@ 0x28
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d101      	bne.n	8007c2a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8007c26:	2301      	movs	r3, #1
 8007c28:	e075      	b.n	8007d16 <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007c30:	b2db      	uxtb	r3, r3
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d105      	bne.n	8007c42 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2200      	movs	r2, #0
 8007c3a:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8007c3c:	6878      	ldr	r0, [r7, #4]
 8007c3e:	f7f8 ff29 	bl	8000a94 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2204      	movs	r2, #4
 8007c46:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	f000 f868 	bl	8007d20 <HAL_SD_InitCard>
 8007c50:	4603      	mov	r3, r0
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d001      	beq.n	8007c5a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8007c56:	2301      	movs	r3, #1
 8007c58:	e05d      	b.n	8007d16 <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 8007c5a:	f107 0308 	add.w	r3, r7, #8
 8007c5e:	4619      	mov	r1, r3
 8007c60:	6878      	ldr	r0, [r7, #4]
 8007c62:	f000 fdaf 	bl	80087c4 <HAL_SD_GetCardStatus>
 8007c66:	4603      	mov	r3, r0
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d001      	beq.n	8007c70 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	e052      	b.n	8007d16 <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 8007c70:	7e3b      	ldrb	r3, [r7, #24]
 8007c72:	b2db      	uxtb	r3, r3
 8007c74:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 8007c76:	7e7b      	ldrb	r3, [r7, #25]
 8007c78:	b2db      	uxtb	r3, r3
 8007c7a:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c80:	2b01      	cmp	r3, #1
 8007c82:	d10a      	bne.n	8007c9a <HAL_SD_Init+0x82>
 8007c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d102      	bne.n	8007c90 <HAL_SD_Init+0x78>
 8007c8a:	6a3b      	ldr	r3, [r7, #32]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d004      	beq.n	8007c9a <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007c96:	659a      	str	r2, [r3, #88]	@ 0x58
 8007c98:	e00b      	b.n	8007cb2 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c9e:	2b01      	cmp	r3, #1
 8007ca0:	d104      	bne.n	8007cac <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007ca8:	659a      	str	r2, [r3, #88]	@ 0x58
 8007caa:	e002      	b.n	8007cb2 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2200      	movs	r2, #0
 8007cb0:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	68db      	ldr	r3, [r3, #12]
 8007cb6:	4619      	mov	r1, r3
 8007cb8:	6878      	ldr	r0, [r7, #4]
 8007cba:	f000 fe6d 	bl	8008998 <HAL_SD_ConfigWideBusOperation>
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d001      	beq.n	8007cc8 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	e026      	b.n	8007d16 <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 8007cc8:	f7f9 fbe8 	bl	800149c <HAL_GetTick>
 8007ccc:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8007cce:	e011      	b.n	8007cf4 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8007cd0:	f7f9 fbe4 	bl	800149c <HAL_GetTick>
 8007cd4:	4602      	mov	r2, r0
 8007cd6:	69fb      	ldr	r3, [r7, #28]
 8007cd8:	1ad3      	subs	r3, r2, r3
 8007cda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cde:	d109      	bne.n	8007cf4 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007ce6:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2201      	movs	r2, #1
 8007cec:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 8007cf0:	2303      	movs	r3, #3
 8007cf2:	e010      	b.n	8007d16 <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f000 ff61 	bl	8008bbc <HAL_SD_GetCardState>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	2b04      	cmp	r3, #4
 8007cfe:	d1e7      	bne.n	8007cd0 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2200      	movs	r2, #0
 8007d04:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2201      	movs	r2, #1
 8007d10:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8007d14:	2300      	movs	r3, #0
}
 8007d16:	4618      	mov	r0, r3
 8007d18:	3728      	adds	r7, #40	@ 0x28
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	bd80      	pop	{r7, pc}
	...

08007d20 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007d20:	b590      	push	{r4, r7, lr}
 8007d22:	b08d      	sub	sp, #52	@ 0x34
 8007d24:	af02      	add	r7, sp, #8
 8007d26:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8007d30:	2300      	movs	r3, #0
 8007d32:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8007d34:	2300      	movs	r3, #0
 8007d36:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8007d38:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8007d3c:	f04f 0100 	mov.w	r1, #0
 8007d40:	f7fe fc76 	bl	8006630 <HAL_RCCEx_GetPeriphCLKFreq>
 8007d44:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 8007d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d109      	bne.n	8007d60 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2201      	movs	r2, #1
 8007d50:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8007d5a:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007d5c:	2301      	movs	r3, #1
 8007d5e:	e070      	b.n	8007e42 <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 8007d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d62:	0a1b      	lsrs	r3, r3, #8
 8007d64:	4a39      	ldr	r2, [pc, #228]	@ (8007e4c <HAL_SD_InitCard+0x12c>)
 8007d66:	fba2 2303 	umull	r2, r3, r2, r3
 8007d6a:	091b      	lsrs	r3, r3, #4
 8007d6c:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681c      	ldr	r4, [r3, #0]
 8007d72:	466a      	mov	r2, sp
 8007d74:	f107 0318 	add.w	r3, r7, #24
 8007d78:	e893 0003 	ldmia.w	r3, {r0, r1}
 8007d7c:	e882 0003 	stmia.w	r2, {r0, r1}
 8007d80:	f107 030c 	add.w	r3, r7, #12
 8007d84:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007d86:	4620      	mov	r0, r4
 8007d88:	f002 fa4e 	bl	800a228 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	4618      	mov	r0, r3
 8007d92:	f002 fa91 	bl	800a2b8 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 8007d96:	69fb      	ldr	r3, [r7, #28]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d005      	beq.n	8007da8 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 8007d9c:	69fb      	ldr	r3, [r7, #28]
 8007d9e:	005b      	lsls	r3, r3, #1
 8007da0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007da6:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 8007da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d007      	beq.n	8007dbe <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 8007dae:	4a28      	ldr	r2, [pc, #160]	@ (8007e50 <HAL_SD_InitCard+0x130>)
 8007db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007db2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007db6:	3301      	adds	r3, #1
 8007db8:	4618      	mov	r0, r3
 8007dba:	f7f9 fb7b 	bl	80014b4 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8007dbe:	6878      	ldr	r0, [r7, #4]
 8007dc0:	f000 ffea 	bl	8008d98 <SD_PowerON>
 8007dc4:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8007dc6:	6a3b      	ldr	r3, [r7, #32]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d00b      	beq.n	8007de4 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2201      	movs	r2, #1
 8007dd0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007dd8:	6a3b      	ldr	r3, [r7, #32]
 8007dda:	431a      	orrs	r2, r3
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007de0:	2301      	movs	r3, #1
 8007de2:	e02e      	b.n	8007e42 <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8007de4:	6878      	ldr	r0, [r7, #4]
 8007de6:	f000 ff09 	bl	8008bfc <SD_InitCard>
 8007dea:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8007dec:	6a3b      	ldr	r3, [r7, #32]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d00b      	beq.n	8007e0a <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2201      	movs	r2, #1
 8007df6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007dfe:	6a3b      	ldr	r3, [r7, #32]
 8007e00:	431a      	orrs	r2, r3
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007e06:	2301      	movs	r3, #1
 8007e08:	e01b      	b.n	8007e42 <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007e12:	4618      	mov	r0, r3
 8007e14:	f002 fae6 	bl	800a3e4 <SDMMC_CmdBlockLength>
 8007e18:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8007e1a:	6a3b      	ldr	r3, [r7, #32]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d00f      	beq.n	8007e40 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	4a0b      	ldr	r2, [pc, #44]	@ (8007e54 <HAL_SD_InitCard+0x134>)
 8007e26:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007e2c:	6a3b      	ldr	r3, [r7, #32]
 8007e2e:	431a      	orrs	r2, r3
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2201      	movs	r2, #1
 8007e38:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8007e3c:	2301      	movs	r3, #1
 8007e3e:	e000      	b.n	8007e42 <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 8007e40:	2300      	movs	r3, #0
}
 8007e42:	4618      	mov	r0, r3
 8007e44:	372c      	adds	r7, #44	@ 0x2c
 8007e46:	46bd      	mov	sp, r7
 8007e48:	bd90      	pop	{r4, r7, pc}
 8007e4a:	bf00      	nop
 8007e4c:	014f8b59 	.word	0x014f8b59
 8007e50:	00012110 	.word	0x00012110
 8007e54:	1fe00fff 	.word	0x1fe00fff

08007e58 <HAL_SD_ReadBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                        uint32_t NumberOfBlocks)
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b08c      	sub	sp, #48	@ 0x30
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	60f8      	str	r0, [r7, #12]
 8007e60:	60b9      	str	r1, [r7, #8]
 8007e62:	607a      	str	r2, [r7, #4]
 8007e64:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (NULL == pData)
 8007e6a:	68bb      	ldr	r3, [r7, #8]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d107      	bne.n	8007e80 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e74:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007e7c:	2301      	movs	r3, #1
 8007e7e:	e08d      	b.n	8007f9c <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007e86:	b2db      	uxtb	r3, r3
 8007e88:	2b01      	cmp	r3, #1
 8007e8a:	f040 8086 	bne.w	8007f9a <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	2200      	movs	r2, #0
 8007e92:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007e94:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	441a      	add	r2, r3
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e9e:	429a      	cmp	r2, r3
 8007ea0:	d907      	bls.n	8007eb2 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ea6:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8007eae:	2301      	movs	r3, #1
 8007eb0:	e074      	b.n	8007f9c <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	2203      	movs	r2, #3
 8007eb6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->pRxBuffPtr = pData;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	68ba      	ldr	r2, [r7, #8]
 8007ec6:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	025a      	lsls	r2, r3, #9
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	629a      	str	r2, [r3, #40]	@ 0x28

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ed4:	2b01      	cmp	r3, #1
 8007ed6:	d002      	beq.n	8007ede <HAL_SD_ReadBlocks_DMA+0x86>
    {
      add *= BLOCKSIZE;
 8007ed8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eda:	025b      	lsls	r3, r3, #9
 8007edc:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007ede:	f04f 33ff 	mov.w	r3, #4294967295
 8007ee2:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	025b      	lsls	r3, r3, #9
 8007ee8:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8007eea:	2390      	movs	r3, #144	@ 0x90
 8007eec:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8007eee:	2302      	movs	r3, #2
 8007ef0:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f107 0210 	add.w	r2, r7, #16
 8007f02:	4611      	mov	r1, r2
 8007f04:	4618      	mov	r0, r3
 8007f06:	f002 fa41 	bl	800a38c <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	68da      	ldr	r2, [r3, #12]
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007f18:	60da      	str	r2, [r3, #12]
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	68ba      	ldr	r2, [r7, #8]
 8007f20:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	2201      	movs	r2, #1
 8007f28:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Read Blocks in DMA mode */
    if (NumberOfBlocks > 1U)
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	2b01      	cmp	r3, #1
 8007f2e:	d90a      	bls.n	8007f46 <HAL_SD_ReadBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2282      	movs	r2, #130	@ 0x82
 8007f34:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	f002 fa97 	bl	800a470 <SDMMC_CmdReadMultiBlock>
 8007f42:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8007f44:	e009      	b.n	8007f5a <HAL_SD_ReadBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	2281      	movs	r2, #129	@ 0x81
 8007f4a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f52:	4618      	mov	r0, r3
 8007f54:	f002 fa69 	bl	800a42a <SDMMC_CmdReadSingleBlock>
 8007f58:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 8007f5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d012      	beq.n	8007f86 <HAL_SD_ReadBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	4a0f      	ldr	r2, [pc, #60]	@ (8007fa4 <HAL_SD_ReadBlocks_DMA+0x14c>)
 8007f66:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007f6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f6e:	431a      	orrs	r2, r3
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	2201      	movs	r2, #1
 8007f78:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	2200      	movs	r2, #0
 8007f80:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8007f82:	2301      	movs	r3, #1
 8007f84:	e00a      	b.n	8007f9c <HAL_SD_ReadBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 8007f94:	63da      	str	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007f96:	2300      	movs	r3, #0
 8007f98:	e000      	b.n	8007f9c <HAL_SD_ReadBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 8007f9a:	2302      	movs	r3, #2
  }
}
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	3730      	adds	r7, #48	@ 0x30
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	bd80      	pop	{r7, pc}
 8007fa4:	1fe00fff 	.word	0x1fe00fff

08007fa8 <HAL_SD_WriteBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                         uint32_t NumberOfBlocks)
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b08c      	sub	sp, #48	@ 0x30
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	60f8      	str	r0, [r7, #12]
 8007fb0:	60b9      	str	r1, [r7, #8]
 8007fb2:	607a      	str	r2, [r7, #4]
 8007fb4:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (NULL == pData)
 8007fba:	68bb      	ldr	r3, [r7, #8]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d107      	bne.n	8007fd0 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007fc4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007fcc:	2301      	movs	r3, #1
 8007fce:	e08d      	b.n	80080ec <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007fd6:	b2db      	uxtb	r3, r3
 8007fd8:	2b01      	cmp	r3, #1
 8007fda:	f040 8086 	bne.w	80080ea <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007fe4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	441a      	add	r2, r3
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fee:	429a      	cmp	r2, r3
 8007ff0:	d907      	bls.n	8008002 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ff6:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8007ffe:	2301      	movs	r3, #1
 8008000:	e074      	b.n	80080ec <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	2203      	movs	r2, #3
 8008006:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	2200      	movs	r2, #0
 8008010:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->pTxBuffPtr = pData;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	68ba      	ldr	r2, [r7, #8]
 8008016:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	025a      	lsls	r2, r3, #9
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	621a      	str	r2, [r3, #32]

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008024:	2b01      	cmp	r3, #1
 8008026:	d002      	beq.n	800802e <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= BLOCKSIZE;
 8008028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800802a:	025b      	lsls	r3, r3, #9
 800802c:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800802e:	f04f 33ff 	mov.w	r3, #4294967295
 8008032:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	025b      	lsls	r3, r3, #9
 8008038:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800803a:	2390      	movs	r3, #144	@ 0x90
 800803c:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800803e:	2300      	movs	r3, #0
 8008040:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8008042:	2300      	movs	r3, #0
 8008044:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8008046:	2300      	movs	r3, #0
 8008048:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f107 0210 	add.w	r2, r7, #16
 8008052:	4611      	mov	r1, r2
 8008054:	4618      	mov	r0, r3
 8008056:	f002 f999 	bl	800a38c <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	68da      	ldr	r2, [r3, #12]
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008068:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	68ba      	ldr	r2, [r7, #8]
 8008070:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	2201      	movs	r2, #1
 8008078:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	2b01      	cmp	r3, #1
 800807e:	d90a      	bls.n	8008096 <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	22a0      	movs	r2, #160	@ 0xa0
 8008084:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800808c:	4618      	mov	r0, r3
 800808e:	f002 fa35 	bl	800a4fc <SDMMC_CmdWriteMultiBlock>
 8008092:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8008094:	e009      	b.n	80080aa <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	2290      	movs	r2, #144	@ 0x90
 800809a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80080a2:	4618      	mov	r0, r3
 80080a4:	f002 fa07 	bl	800a4b6 <SDMMC_CmdWriteSingleBlock>
 80080a8:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 80080aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d012      	beq.n	80080d6 <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	4a0f      	ldr	r2, [pc, #60]	@ (80080f4 <HAL_SD_WriteBlocks_DMA+0x14c>)
 80080b6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80080bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080be:	431a      	orrs	r2, r3
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	2201      	movs	r2, #1
 80080c8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	2200      	movs	r2, #0
 80080d0:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 80080d2:	2301      	movs	r3, #1
 80080d4:	e00a      	b.n	80080ec <HAL_SD_WriteBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f442 728d 	orr.w	r2, r2, #282	@ 0x11a
 80080e4:	63da      	str	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80080e6:	2300      	movs	r3, #0
 80080e8:	e000      	b.n	80080ec <HAL_SD_WriteBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 80080ea:	2302      	movs	r3, #2
  }
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	3730      	adds	r7, #48	@ 0x30
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd80      	pop	{r7, pc}
 80080f4:	1fe00fff 	.word	0x1fe00fff

080080f8 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b084      	sub	sp, #16
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008104:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800810c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008110:	2b00      	cmp	r3, #0
 8008112:	d008      	beq.n	8008126 <HAL_SD_IRQHandler+0x2e>
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	f003 0308 	and.w	r3, r3, #8
 800811a:	2b00      	cmp	r3, #0
 800811c:	d003      	beq.n	8008126 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f001 f926 	bl	8009370 <SD_Read_IT>
 8008124:	e19a      	b.n	800845c <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800812c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008130:	2b00      	cmp	r3, #0
 8008132:	f000 80ac 	beq.w	800828e <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800813e:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681a      	ldr	r2, [r3, #0]
 800814a:	4b59      	ldr	r3, [pc, #356]	@ (80082b0 <HAL_SD_IRQHandler+0x1b8>)
 800814c:	400b      	ands	r3, r1
 800814e:	63d3      	str	r3, [r2, #60]	@ 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800815e:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	68da      	ldr	r2, [r3, #12]
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800816e:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	f003 0308 	and.w	r3, r3, #8
 8008176:	2b00      	cmp	r3, #0
 8008178:	d038      	beq.n	80081ec <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	f003 0302 	and.w	r3, r3, #2
 8008180:	2b00      	cmp	r3, #0
 8008182:	d104      	bne.n	800818e <HAL_SD_IRQHandler+0x96>
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	f003 0320 	and.w	r3, r3, #32
 800818a:	2b00      	cmp	r3, #0
 800818c:	d011      	beq.n	80081b2 <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	4618      	mov	r0, r3
 8008194:	f002 f9d6 	bl	800a544 <SDMMC_CmdStopTransfer>
 8008198:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800819a:	68bb      	ldr	r3, [r7, #8]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d008      	beq.n	80081b2 <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	431a      	orrs	r2, r3
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	635a      	str	r2, [r3, #52]	@ 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	f000 f95b 	bl	8008468 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	4a3f      	ldr	r2, [pc, #252]	@ (80082b4 <HAL_SD_IRQHandler+0x1bc>)
 80081b8:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2201      	movs	r2, #1
 80081be:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2200      	movs	r2, #0
 80081c6:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	f003 0301 	and.w	r3, r3, #1
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d104      	bne.n	80081dc <HAL_SD_IRQHandler+0xe4>
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	f003 0302 	and.w	r3, r3, #2
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d003      	beq.n	80081e4 <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 80081dc:	6878      	ldr	r0, [r7, #4]
 80081de:	f7f8 fe3f 	bl	8000e60 <HAL_SD_RxCpltCallback>
 80081e2:	e13b      	b.n	800845c <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	f7f8 fe31 	bl	8000e4c <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80081ea:	e137      	b.n	800845c <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	f000 8132 	beq.w	800845c <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	2200      	movs	r2, #0
 80081fe:	629a      	str	r2, [r3, #40]	@ 0x28
      hsd->Instance->DCTRL = 0;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	2200      	movs	r2, #0
 8008206:	62da      	str	r2, [r3, #44]	@ 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	2200      	movs	r2, #0
 800820e:	651a      	str	r2, [r3, #80]	@ 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	f003 0302 	and.w	r3, r3, #2
 8008216:	2b00      	cmp	r3, #0
 8008218:	d104      	bne.n	8008224 <HAL_SD_IRQHandler+0x12c>
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	f003 0320 	and.w	r3, r3, #32
 8008220:	2b00      	cmp	r3, #0
 8008222:	d011      	beq.n	8008248 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	4618      	mov	r0, r3
 800822a:	f002 f98b 	bl	800a544 <SDMMC_CmdStopTransfer>
 800822e:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 8008230:	68bb      	ldr	r3, [r7, #8]
 8008232:	2b00      	cmp	r3, #0
 8008234:	d008      	beq.n	8008248 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	431a      	orrs	r2, r3
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	635a      	str	r2, [r3, #52]	@ 0x34
          HAL_SD_ErrorCallback(hsd);
 8008242:	6878      	ldr	r0, [r7, #4]
 8008244:	f000 f910 	bl	8008468 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2201      	movs	r2, #1
 800824c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2200      	movs	r2, #0
 8008254:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	f003 0310 	and.w	r3, r3, #16
 800825c:	2b00      	cmp	r3, #0
 800825e:	d104      	bne.n	800826a <HAL_SD_IRQHandler+0x172>
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	f003 0320 	and.w	r3, r3, #32
 8008266:	2b00      	cmp	r3, #0
 8008268:	d002      	beq.n	8008270 <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 800826a:	6878      	ldr	r0, [r7, #4]
 800826c:	f7f8 fdee 	bl	8000e4c <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	f003 0301 	and.w	r3, r3, #1
 8008276:	2b00      	cmp	r3, #0
 8008278:	d105      	bne.n	8008286 <HAL_SD_IRQHandler+0x18e>
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	f003 0302 	and.w	r3, r3, #2
 8008280:	2b00      	cmp	r3, #0
 8008282:	f000 80eb 	beq.w	800845c <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f7f8 fdea 	bl	8000e60 <HAL_SD_RxCpltCallback>
}
 800828c:	e0e6      	b.n	800845c <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008294:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008298:	2b00      	cmp	r3, #0
 800829a:	d00d      	beq.n	80082b8 <HAL_SD_IRQHandler+0x1c0>
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	f003 0308 	and.w	r3, r3, #8
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d008      	beq.n	80082b8 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 80082a6:	6878      	ldr	r0, [r7, #4]
 80082a8:	f001 f8a8 	bl	80093fc <SD_Write_IT>
 80082ac:	e0d6      	b.n	800845c <HAL_SD_IRQHandler+0x364>
 80082ae:	bf00      	nop
 80082b0:	ffff3ec5 	.word	0xffff3ec5
 80082b4:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082be:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	f000 809d 	beq.w	8008402 <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082ce:	f003 0302 	and.w	r3, r3, #2
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d005      	beq.n	80082e2 <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082da:	f043 0202 	orr.w	r2, r3, #2
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082e8:	f003 0308 	and.w	r3, r3, #8
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d005      	beq.n	80082fc <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082f4:	f043 0208 	orr.w	r2, r3, #8
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008302:	f003 0320 	and.w	r3, r3, #32
 8008306:	2b00      	cmp	r3, #0
 8008308:	d005      	beq.n	8008316 <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800830e:	f043 0220 	orr.w	r2, r3, #32
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800831c:	f003 0310 	and.w	r3, r3, #16
 8008320:	2b00      	cmp	r3, #0
 8008322:	d005      	beq.n	8008330 <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008328:	f043 0210 	orr.w	r2, r3, #16
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	4a4b      	ldr	r2, [pc, #300]	@ (8008464 <HAL_SD_IRQHandler+0x36c>)
 8008336:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8008346:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	68da      	ldr	r2, [r3, #12]
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008356:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008366:	62da      	str	r2, [r3, #44]	@ 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	68da      	ldr	r2, [r3, #12]
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008376:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	4618      	mov	r0, r3
 800837e:	f002 f8e1 	bl	800a544 <SDMMC_CmdStopTransfer>
 8008382:	4602      	mov	r2, r0
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008388:	431a      	orrs	r2, r3
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	68da      	ldr	r2, [r3, #12]
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800839c:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80083a6:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	f003 0308 	and.w	r3, r3, #8
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d00a      	beq.n	80083c8 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	2201      	movs	r2, #1
 80083b6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	2200      	movs	r2, #0
 80083be:	62da      	str	r2, [r3, #44]	@ 0x2c
      HAL_SD_ErrorCallback(hsd);
 80083c0:	6878      	ldr	r0, [r7, #4]
 80083c2:	f000 f851 	bl	8008468 <HAL_SD_ErrorCallback>
}
 80083c6:	e049      	b.n	800845c <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d044      	beq.n	800845c <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d040      	beq.n	800845c <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80083e8:	63da      	str	r2, [r3, #60]	@ 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	2200      	movs	r2, #0
 80083f0:	651a      	str	r2, [r3, #80]	@ 0x50
        hsd->State = HAL_SD_STATE_READY;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2201      	movs	r2, #1
 80083f6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        HAL_SD_ErrorCallback(hsd);
 80083fa:	6878      	ldr	r0, [r7, #4]
 80083fc:	f000 f834 	bl	8008468 <HAL_SD_ErrorCallback>
}
 8008400:	e02c      	b.n	800845c <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008408:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800840c:	2b00      	cmp	r3, #0
 800840e:	d025      	beq.n	800845c <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008418:	639a      	str	r2, [r3, #56]	@ 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008420:	f003 0304 	and.w	r3, r3, #4
 8008424:	2b00      	cmp	r3, #0
 8008426:	d10c      	bne.n	8008442 <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	f003 0320 	and.w	r3, r3, #32
 800842e:	2b00      	cmp	r3, #0
 8008430:	d003      	beq.n	800843a <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 8008432:	6878      	ldr	r0, [r7, #4]
 8008434:	f001 f84a 	bl	80094cc <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 8008438:	e010      	b.n	800845c <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 800843a:	6878      	ldr	r0, [r7, #4]
 800843c:	f001 f832 	bl	80094a4 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 8008440:	e00c      	b.n	800845c <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	f003 0320 	and.w	r3, r3, #32
 8008448:	2b00      	cmp	r3, #0
 800844a:	d003      	beq.n	8008454 <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 800844c:	6878      	ldr	r0, [r7, #4]
 800844e:	f001 f833 	bl	80094b8 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 8008452:	e003      	b.n	800845c <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 8008454:	6878      	ldr	r0, [r7, #4]
 8008456:	f001 f81b 	bl	8009490 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 800845a:	e7ff      	b.n	800845c <HAL_SD_IRQHandler+0x364>
 800845c:	bf00      	nop
 800845e:	3710      	adds	r7, #16
 8008460:	46bd      	mov	sp, r7
 8008462:	bd80      	pop	{r7, pc}
 8008464:	18000f3a 	.word	0x18000f3a

08008468 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8008468:	b480      	push	{r7}
 800846a:	b083      	sub	sp, #12
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8008470:	bf00      	nop
 8008472:	370c      	adds	r7, #12
 8008474:	46bd      	mov	sp, r7
 8008476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847a:	4770      	bx	lr

0800847c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800847c:	b480      	push	{r7}
 800847e:	b083      	sub	sp, #12
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
 8008484:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800848a:	0f9b      	lsrs	r3, r3, #30
 800848c:	b2da      	uxtb	r2, r3
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008496:	0e9b      	lsrs	r3, r3, #26
 8008498:	b2db      	uxtb	r3, r3
 800849a:	f003 030f 	and.w	r3, r3, #15
 800849e:	b2da      	uxtb	r2, r3
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084a8:	0e1b      	lsrs	r3, r3, #24
 80084aa:	b2db      	uxtb	r3, r3
 80084ac:	f003 0303 	and.w	r3, r3, #3
 80084b0:	b2da      	uxtb	r2, r3
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084ba:	0c1b      	lsrs	r3, r3, #16
 80084bc:	b2da      	uxtb	r2, r3
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084c6:	0a1b      	lsrs	r3, r3, #8
 80084c8:	b2da      	uxtb	r2, r3
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084d2:	b2da      	uxtb	r2, r3
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80084dc:	0d1b      	lsrs	r3, r3, #20
 80084de:	b29a      	uxth	r2, r3
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80084e8:	0c1b      	lsrs	r3, r3, #16
 80084ea:	b2db      	uxtb	r3, r3
 80084ec:	f003 030f 	and.w	r3, r3, #15
 80084f0:	b2da      	uxtb	r2, r3
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80084fa:	0bdb      	lsrs	r3, r3, #15
 80084fc:	b2db      	uxtb	r3, r3
 80084fe:	f003 0301 	and.w	r3, r3, #1
 8008502:	b2da      	uxtb	r2, r3
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800850c:	0b9b      	lsrs	r3, r3, #14
 800850e:	b2db      	uxtb	r3, r3
 8008510:	f003 0301 	and.w	r3, r3, #1
 8008514:	b2da      	uxtb	r2, r3
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800851e:	0b5b      	lsrs	r3, r3, #13
 8008520:	b2db      	uxtb	r3, r3
 8008522:	f003 0301 	and.w	r3, r3, #1
 8008526:	b2da      	uxtb	r2, r3
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008530:	0b1b      	lsrs	r3, r3, #12
 8008532:	b2db      	uxtb	r3, r3
 8008534:	f003 0301 	and.w	r3, r3, #1
 8008538:	b2da      	uxtb	r2, r3
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800853e:	683b      	ldr	r3, [r7, #0]
 8008540:	2200      	movs	r2, #0
 8008542:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008548:	2b00      	cmp	r3, #0
 800854a:	d163      	bne.n	8008614 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008550:	009a      	lsls	r2, r3, #2
 8008552:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8008556:	4013      	ands	r3, r2
 8008558:	687a      	ldr	r2, [r7, #4]
 800855a:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 800855c:	0f92      	lsrs	r2, r2, #30
 800855e:	431a      	orrs	r2, r3
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008568:	0edb      	lsrs	r3, r3, #27
 800856a:	b2db      	uxtb	r3, r3
 800856c:	f003 0307 	and.w	r3, r3, #7
 8008570:	b2da      	uxtb	r2, r3
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800857a:	0e1b      	lsrs	r3, r3, #24
 800857c:	b2db      	uxtb	r3, r3
 800857e:	f003 0307 	and.w	r3, r3, #7
 8008582:	b2da      	uxtb	r2, r3
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800858c:	0d5b      	lsrs	r3, r3, #21
 800858e:	b2db      	uxtb	r3, r3
 8008590:	f003 0307 	and.w	r3, r3, #7
 8008594:	b2da      	uxtb	r2, r3
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800859e:	0c9b      	lsrs	r3, r3, #18
 80085a0:	b2db      	uxtb	r3, r3
 80085a2:	f003 0307 	and.w	r3, r3, #7
 80085a6:	b2da      	uxtb	r2, r3
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80085b0:	0bdb      	lsrs	r3, r3, #15
 80085b2:	b2db      	uxtb	r3, r3
 80085b4:	f003 0307 	and.w	r3, r3, #7
 80085b8:	b2da      	uxtb	r2, r3
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	691b      	ldr	r3, [r3, #16]
 80085c2:	1c5a      	adds	r2, r3, #1
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	7e1b      	ldrb	r3, [r3, #24]
 80085cc:	b2db      	uxtb	r3, r3
 80085ce:	f003 0307 	and.w	r3, r3, #7
 80085d2:	3302      	adds	r3, #2
 80085d4:	2201      	movs	r2, #1
 80085d6:	fa02 f303 	lsl.w	r3, r2, r3
 80085da:	687a      	ldr	r2, [r7, #4]
 80085dc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80085de:	fb03 f202 	mul.w	r2, r3, r2
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80085e6:	683b      	ldr	r3, [r7, #0]
 80085e8:	7a1b      	ldrb	r3, [r3, #8]
 80085ea:	b2db      	uxtb	r3, r3
 80085ec:	f003 030f 	and.w	r3, r3, #15
 80085f0:	2201      	movs	r2, #1
 80085f2:	409a      	lsls	r2, r3
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80085fc:	687a      	ldr	r2, [r7, #4]
 80085fe:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8008600:	0a52      	lsrs	r2, r2, #9
 8008602:	fb03 f202 	mul.w	r2, r3, r2
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008610:	655a      	str	r2, [r3, #84]	@ 0x54
 8008612:	e031      	b.n	8008678 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008618:	2b01      	cmp	r3, #1
 800861a:	d11d      	bne.n	8008658 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008620:	041b      	lsls	r3, r3, #16
 8008622:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800862a:	0c1b      	lsrs	r3, r3, #16
 800862c:	431a      	orrs	r2, r3
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	691b      	ldr	r3, [r3, #16]
 8008636:	3301      	adds	r3, #1
 8008638:	029a      	lsls	r2, r3, #10
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800864c:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	655a      	str	r2, [r3, #84]	@ 0x54
 8008656:	e00f      	b.n	8008678 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	4a58      	ldr	r2, [pc, #352]	@ (80087c0 <HAL_SD_GetCardCSD+0x344>)
 800865e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008664:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2201      	movs	r2, #1
 8008670:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8008674:	2301      	movs	r3, #1
 8008676:	e09d      	b.n	80087b4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800867c:	0b9b      	lsrs	r3, r3, #14
 800867e:	b2db      	uxtb	r3, r3
 8008680:	f003 0301 	and.w	r3, r3, #1
 8008684:	b2da      	uxtb	r2, r3
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800868e:	09db      	lsrs	r3, r3, #7
 8008690:	b2db      	uxtb	r3, r3
 8008692:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008696:	b2da      	uxtb	r2, r3
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80086a0:	b2db      	uxtb	r3, r3
 80086a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80086a6:	b2da      	uxtb	r2, r3
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80086b0:	0fdb      	lsrs	r3, r3, #31
 80086b2:	b2da      	uxtb	r2, r3
 80086b4:	683b      	ldr	r3, [r7, #0]
 80086b6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80086bc:	0f5b      	lsrs	r3, r3, #29
 80086be:	b2db      	uxtb	r3, r3
 80086c0:	f003 0303 	and.w	r3, r3, #3
 80086c4:	b2da      	uxtb	r2, r3
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80086ce:	0e9b      	lsrs	r3, r3, #26
 80086d0:	b2db      	uxtb	r3, r3
 80086d2:	f003 0307 	and.w	r3, r3, #7
 80086d6:	b2da      	uxtb	r2, r3
 80086d8:	683b      	ldr	r3, [r7, #0]
 80086da:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80086e0:	0d9b      	lsrs	r3, r3, #22
 80086e2:	b2db      	uxtb	r3, r3
 80086e4:	f003 030f 	and.w	r3, r3, #15
 80086e8:	b2da      	uxtb	r2, r3
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80086f2:	0d5b      	lsrs	r3, r3, #21
 80086f4:	b2db      	uxtb	r3, r3
 80086f6:	f003 0301 	and.w	r3, r3, #1
 80086fa:	b2da      	uxtb	r2, r3
 80086fc:	683b      	ldr	r3, [r7, #0]
 80086fe:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	2200      	movs	r2, #0
 8008706:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800870e:	0c1b      	lsrs	r3, r3, #16
 8008710:	b2db      	uxtb	r3, r3
 8008712:	f003 0301 	and.w	r3, r3, #1
 8008716:	b2da      	uxtb	r2, r3
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008722:	0bdb      	lsrs	r3, r3, #15
 8008724:	b2db      	uxtb	r3, r3
 8008726:	f003 0301 	and.w	r3, r3, #1
 800872a:	b2da      	uxtb	r2, r3
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008736:	0b9b      	lsrs	r3, r3, #14
 8008738:	b2db      	uxtb	r3, r3
 800873a:	f003 0301 	and.w	r3, r3, #1
 800873e:	b2da      	uxtb	r2, r3
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800874a:	0b5b      	lsrs	r3, r3, #13
 800874c:	b2db      	uxtb	r3, r3
 800874e:	f003 0301 	and.w	r3, r3, #1
 8008752:	b2da      	uxtb	r2, r3
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800875e:	0b1b      	lsrs	r3, r3, #12
 8008760:	b2db      	uxtb	r3, r3
 8008762:	f003 0301 	and.w	r3, r3, #1
 8008766:	b2da      	uxtb	r2, r3
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008772:	0a9b      	lsrs	r3, r3, #10
 8008774:	b2db      	uxtb	r3, r3
 8008776:	f003 0303 	and.w	r3, r3, #3
 800877a:	b2da      	uxtb	r2, r3
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008786:	0a1b      	lsrs	r3, r3, #8
 8008788:	b2db      	uxtb	r3, r3
 800878a:	f003 0303 	and.w	r3, r3, #3
 800878e:	b2da      	uxtb	r2, r3
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800879a:	085b      	lsrs	r3, r3, #1
 800879c:	b2db      	uxtb	r3, r3
 800879e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80087a2:	b2da      	uxtb	r2, r3
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	2201      	movs	r2, #1
 80087ae:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 80087b2:	2300      	movs	r3, #0
}
 80087b4:	4618      	mov	r0, r3
 80087b6:	370c      	adds	r7, #12
 80087b8:	46bd      	mov	sp, r7
 80087ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087be:	4770      	bx	lr
 80087c0:	1fe00fff 	.word	0x1fe00fff

080087c4 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b094      	sub	sp, #80	@ 0x50
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
 80087cc:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80087ce:	2300      	movs	r3, #0
 80087d0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80087da:	b2db      	uxtb	r3, r3
 80087dc:	2b03      	cmp	r3, #3
 80087de:	d101      	bne.n	80087e4 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 80087e0:	2301      	movs	r3, #1
 80087e2:	e0a7      	b.n	8008934 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 80087e4:	f107 0308 	add.w	r3, r7, #8
 80087e8:	4619      	mov	r1, r3
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f000 fb62 	bl	8008eb4 <SD_SendSDStatus>
 80087f0:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 80087f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d011      	beq.n	800881c <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4a4f      	ldr	r2, [pc, #316]	@ (800893c <HAL_SD_GetCardStatus+0x178>)
 80087fe:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008804:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008806:	431a      	orrs	r2, r3
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2201      	movs	r2, #1
 8008810:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 8008814:	2301      	movs	r3, #1
 8008816:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800881a:	e070      	b.n	80088fe <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800881c:	68bb      	ldr	r3, [r7, #8]
 800881e:	099b      	lsrs	r3, r3, #6
 8008820:	b2db      	uxtb	r3, r3
 8008822:	f003 0303 	and.w	r3, r3, #3
 8008826:	b2da      	uxtb	r2, r3
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	095b      	lsrs	r3, r3, #5
 8008830:	b2db      	uxtb	r3, r3
 8008832:	f003 0301 	and.w	r3, r3, #1
 8008836:	b2da      	uxtb	r2, r3
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800883c:	68bb      	ldr	r3, [r7, #8]
 800883e:	0a1b      	lsrs	r3, r3, #8
 8008840:	b29b      	uxth	r3, r3
 8008842:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8008846:	b29a      	uxth	r2, r3
 8008848:	68bb      	ldr	r3, [r7, #8]
 800884a:	0e1b      	lsrs	r3, r3, #24
 800884c:	b29b      	uxth	r3, r3
 800884e:	4313      	orrs	r3, r2
 8008850:	b29a      	uxth	r2, r3
 8008852:	683b      	ldr	r3, [r7, #0]
 8008854:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	061a      	lsls	r2, r3, #24
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	021b      	lsls	r3, r3, #8
 800885e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008862:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	0a1b      	lsrs	r3, r3, #8
 8008868:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800886c:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	0e1b      	lsrs	r3, r3, #24
 8008872:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8008878:	693b      	ldr	r3, [r7, #16]
 800887a:	b2da      	uxtb	r2, r3
 800887c:	683b      	ldr	r3, [r7, #0]
 800887e:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8008880:	693b      	ldr	r3, [r7, #16]
 8008882:	0a1b      	lsrs	r3, r3, #8
 8008884:	b2da      	uxtb	r2, r3
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800888a:	693b      	ldr	r3, [r7, #16]
 800888c:	0d1b      	lsrs	r3, r3, #20
 800888e:	b2db      	uxtb	r3, r3
 8008890:	f003 030f 	and.w	r3, r3, #15
 8008894:	b2da      	uxtb	r2, r3
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800889a:	693b      	ldr	r3, [r7, #16]
 800889c:	0c1b      	lsrs	r3, r3, #16
 800889e:	b29b      	uxth	r3, r3
 80088a0:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80088a4:	b29a      	uxth	r2, r3
 80088a6:	697b      	ldr	r3, [r7, #20]
 80088a8:	b29b      	uxth	r3, r3
 80088aa:	b2db      	uxtb	r3, r3
 80088ac:	b29b      	uxth	r3, r3
 80088ae:	4313      	orrs	r3, r2
 80088b0:	b29a      	uxth	r2, r3
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 80088b6:	697b      	ldr	r3, [r7, #20]
 80088b8:	0a9b      	lsrs	r3, r3, #10
 80088ba:	b2db      	uxtb	r3, r3
 80088bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80088c0:	b2da      	uxtb	r2, r3
 80088c2:	683b      	ldr	r3, [r7, #0]
 80088c4:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 80088c6:	697b      	ldr	r3, [r7, #20]
 80088c8:	0a1b      	lsrs	r3, r3, #8
 80088ca:	b2db      	uxtb	r3, r3
 80088cc:	f003 0303 	and.w	r3, r3, #3
 80088d0:	b2da      	uxtb	r2, r3
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 80088d6:	697b      	ldr	r3, [r7, #20]
 80088d8:	091b      	lsrs	r3, r3, #4
 80088da:	b2db      	uxtb	r3, r3
 80088dc:	f003 030f 	and.w	r3, r3, #15
 80088e0:	b2da      	uxtb	r2, r3
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 80088e6:	697b      	ldr	r3, [r7, #20]
 80088e8:	b2db      	uxtb	r3, r3
 80088ea:	f003 030f 	and.w	r3, r3, #15
 80088ee:	b2da      	uxtb	r2, r3
 80088f0:	683b      	ldr	r3, [r7, #0]
 80088f2:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 80088f4:	69bb      	ldr	r3, [r7, #24]
 80088f6:	0e1b      	lsrs	r3, r3, #24
 80088f8:	b2da      	uxtb	r2, r3
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008906:	4618      	mov	r0, r3
 8008908:	f001 fd6c 	bl	800a3e4 <SDMMC_CmdBlockLength>
 800890c:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800890e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008910:	2b00      	cmp	r3, #0
 8008912:	d00d      	beq.n	8008930 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	4a08      	ldr	r2, [pc, #32]	@ (800893c <HAL_SD_GetCardStatus+0x178>)
 800891a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008920:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	2201      	movs	r2, #1
 8008926:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800892a:	2301      	movs	r3, #1
 800892c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }

  return status;
 8008930:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8008934:	4618      	mov	r0, r3
 8008936:	3750      	adds	r7, #80	@ 0x50
 8008938:	46bd      	mov	sp, r7
 800893a:	bd80      	pop	{r7, pc}
 800893c:	1fe00fff 	.word	0x1fe00fff

08008940 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(const SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8008940:	b480      	push	{r7}
 8008942:	b083      	sub	sp, #12
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
 8008948:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800898a:	2300      	movs	r3, #0
}
 800898c:	4618      	mov	r0, r3
 800898e:	370c      	adds	r7, #12
 8008990:	46bd      	mov	sp, r7
 8008992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008996:	4770      	bx	lr

08008998 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8008998:	b590      	push	{r4, r7, lr}
 800899a:	b08d      	sub	sp, #52	@ 0x34
 800899c:	af02      	add	r7, sp, #8
 800899e:	6078      	str	r0, [r7, #4]
 80089a0:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;

  HAL_StatusTypeDef status = HAL_OK;
 80089a2:	2300      	movs	r3, #0
 80089a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2203      	movs	r2, #3
 80089ac:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089b4:	2b03      	cmp	r3, #3
 80089b6:	d02e      	beq.n	8008a16 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80089be:	d106      	bne.n	80089ce <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089c4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	635a      	str	r2, [r3, #52]	@ 0x34
 80089cc:	e029      	b.n	8008a22 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80089d4:	d10a      	bne.n	80089ec <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f000 fb64 	bl	80090a4 <SD_WideBus_Enable>
 80089dc:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80089e2:	6a3b      	ldr	r3, [r7, #32]
 80089e4:	431a      	orrs	r2, r3
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80089ea:	e01a      	b.n	8008a22 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d10a      	bne.n	8008a08 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f000 fba1 	bl	800913a <SD_WideBus_Disable>
 80089f8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80089fe:	6a3b      	ldr	r3, [r7, #32]
 8008a00:	431a      	orrs	r2, r3
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	635a      	str	r2, [r3, #52]	@ 0x34
 8008a06:	e00c      	b.n	8008a22 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a0c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	635a      	str	r2, [r3, #52]	@ 0x34
 8008a14:	e005      	b.n	8008a22 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a1a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d007      	beq.n	8008a3a <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	4a5f      	ldr	r2, [pc, #380]	@ (8008bac <HAL_SD_ConfigWideBusOperation+0x214>)
 8008a30:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8008a32:	2301      	movs	r3, #1
 8008a34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008a38:	e096      	b.n	8008b68 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8008a3a:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8008a3e:	f04f 0100 	mov.w	r1, #0
 8008a42:	f7fd fdf5 	bl	8006630 <HAL_RCCEx_GetPeriphCLKFreq>
 8008a46:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 8008a48:	69fb      	ldr	r3, [r7, #28]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	f000 8083 	beq.w	8008b56 <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	685b      	ldr	r3, [r3, #4]
 8008a54:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	689b      	ldr	r3, [r3, #8]
 8008a5a:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	691b      	ldr	r3, [r3, #16]
 8008a64:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	695a      	ldr	r2, [r3, #20]
 8008a6a:	69fb      	ldr	r3, [r7, #28]
 8008a6c:	4950      	ldr	r1, [pc, #320]	@ (8008bb0 <HAL_SD_ConfigWideBusOperation+0x218>)
 8008a6e:	fba1 1303 	umull	r1, r3, r1, r3
 8008a72:	0e1b      	lsrs	r3, r3, #24
 8008a74:	429a      	cmp	r2, r3
 8008a76:	d303      	bcc.n	8008a80 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	695b      	ldr	r3, [r3, #20]
 8008a7c:	61bb      	str	r3, [r7, #24]
 8008a7e:	e05a      	b.n	8008b36 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a88:	d103      	bne.n	8008a92 <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	695b      	ldr	r3, [r3, #20]
 8008a8e:	61bb      	str	r3, [r7, #24]
 8008a90:	e051      	b.n	8008b36 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a9a:	d126      	bne.n	8008aea <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	695b      	ldr	r3, [r3, #20]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d10e      	bne.n	8008ac2 <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 8008aa4:	69fb      	ldr	r3, [r7, #28]
 8008aa6:	4a43      	ldr	r2, [pc, #268]	@ (8008bb4 <HAL_SD_ConfigWideBusOperation+0x21c>)
 8008aa8:	4293      	cmp	r3, r2
 8008aaa:	d906      	bls.n	8008aba <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8008aac:	69fb      	ldr	r3, [r7, #28]
 8008aae:	4a40      	ldr	r2, [pc, #256]	@ (8008bb0 <HAL_SD_ConfigWideBusOperation+0x218>)
 8008ab0:	fba2 2303 	umull	r2, r3, r2, r3
 8008ab4:	0e5b      	lsrs	r3, r3, #25
 8008ab6:	61bb      	str	r3, [r7, #24]
 8008ab8:	e03d      	b.n	8008b36 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	695b      	ldr	r3, [r3, #20]
 8008abe:	61bb      	str	r3, [r7, #24]
 8008ac0:	e039      	b.n	8008b36 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	695b      	ldr	r3, [r3, #20]
 8008ac6:	005b      	lsls	r3, r3, #1
 8008ac8:	69fa      	ldr	r2, [r7, #28]
 8008aca:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ace:	4a39      	ldr	r2, [pc, #228]	@ (8008bb4 <HAL_SD_ConfigWideBusOperation+0x21c>)
 8008ad0:	4293      	cmp	r3, r2
 8008ad2:	d906      	bls.n	8008ae2 <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8008ad4:	69fb      	ldr	r3, [r7, #28]
 8008ad6:	4a36      	ldr	r2, [pc, #216]	@ (8008bb0 <HAL_SD_ConfigWideBusOperation+0x218>)
 8008ad8:	fba2 2303 	umull	r2, r3, r2, r3
 8008adc:	0e5b      	lsrs	r3, r3, #25
 8008ade:	61bb      	str	r3, [r7, #24]
 8008ae0:	e029      	b.n	8008b36 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	695b      	ldr	r3, [r3, #20]
 8008ae6:	61bb      	str	r3, [r7, #24]
 8008ae8:	e025      	b.n	8008b36 <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	695b      	ldr	r3, [r3, #20]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d10e      	bne.n	8008b10 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 8008af2:	69fb      	ldr	r3, [r7, #28]
 8008af4:	4a30      	ldr	r2, [pc, #192]	@ (8008bb8 <HAL_SD_ConfigWideBusOperation+0x220>)
 8008af6:	4293      	cmp	r3, r2
 8008af8:	d906      	bls.n	8008b08 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8008afa:	69fb      	ldr	r3, [r7, #28]
 8008afc:	4a2c      	ldr	r2, [pc, #176]	@ (8008bb0 <HAL_SD_ConfigWideBusOperation+0x218>)
 8008afe:	fba2 2303 	umull	r2, r3, r2, r3
 8008b02:	0e1b      	lsrs	r3, r3, #24
 8008b04:	61bb      	str	r3, [r7, #24]
 8008b06:	e016      	b.n	8008b36 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	695b      	ldr	r3, [r3, #20]
 8008b0c:	61bb      	str	r3, [r7, #24]
 8008b0e:	e012      	b.n	8008b36 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	695b      	ldr	r3, [r3, #20]
 8008b14:	005b      	lsls	r3, r3, #1
 8008b16:	69fa      	ldr	r2, [r7, #28]
 8008b18:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b1c:	4a26      	ldr	r2, [pc, #152]	@ (8008bb8 <HAL_SD_ConfigWideBusOperation+0x220>)
 8008b1e:	4293      	cmp	r3, r2
 8008b20:	d906      	bls.n	8008b30 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8008b22:	69fb      	ldr	r3, [r7, #28]
 8008b24:	4a22      	ldr	r2, [pc, #136]	@ (8008bb0 <HAL_SD_ConfigWideBusOperation+0x218>)
 8008b26:	fba2 2303 	umull	r2, r3, r2, r3
 8008b2a:	0e1b      	lsrs	r3, r3, #24
 8008b2c:	61bb      	str	r3, [r7, #24]
 8008b2e:	e002      	b.n	8008b36 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	695b      	ldr	r3, [r3, #20]
 8008b34:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681c      	ldr	r4, [r3, #0]
 8008b3a:	466a      	mov	r2, sp
 8008b3c:	f107 0314 	add.w	r3, r7, #20
 8008b40:	e893 0003 	ldmia.w	r3, {r0, r1}
 8008b44:	e882 0003 	stmia.w	r2, {r0, r1}
 8008b48:	f107 0308 	add.w	r3, r7, #8
 8008b4c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008b4e:	4620      	mov	r0, r4
 8008b50:	f001 fb6a 	bl	800a228 <SDMMC_Init>
 8008b54:	e008      	b.n	8008b68 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b5a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 8008b62:	2301      	movs	r3, #1
 8008b64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008b70:	4618      	mov	r0, r3
 8008b72:	f001 fc37 	bl	800a3e4 <SDMMC_CmdBlockLength>
 8008b76:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008b78:	6a3b      	ldr	r3, [r7, #32]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d00c      	beq.n	8008b98 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	4a0a      	ldr	r2, [pc, #40]	@ (8008bac <HAL_SD_ConfigWideBusOperation+0x214>)
 8008b84:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008b8a:	6a3b      	ldr	r3, [r7, #32]
 8008b8c:	431a      	orrs	r2, r3
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8008b92:	2301      	movs	r3, #1
 8008b94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2201      	movs	r2, #1
 8008b9c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 8008ba0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	372c      	adds	r7, #44	@ 0x2c
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	bd90      	pop	{r4, r7, pc}
 8008bac:	1fe00fff 	.word	0x1fe00fff
 8008bb0:	55e63b89 	.word	0x55e63b89
 8008bb4:	02faf080 	.word	0x02faf080
 8008bb8:	017d7840 	.word	0x017d7840

08008bbc <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b086      	sub	sp, #24
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8008bc8:	f107 030c 	add.w	r3, r7, #12
 8008bcc:	4619      	mov	r1, r3
 8008bce:	6878      	ldr	r0, [r7, #4]
 8008bd0:	f000 fa40 	bl	8009054 <SD_SendStatus>
 8008bd4:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008bd6:	697b      	ldr	r3, [r7, #20]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d005      	beq.n	8008be8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008be0:	697b      	ldr	r3, [r7, #20]
 8008be2:	431a      	orrs	r2, r3
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	0a5b      	lsrs	r3, r3, #9
 8008bec:	f003 030f 	and.w	r3, r3, #15
 8008bf0:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8008bf2:	693b      	ldr	r3, [r7, #16]
}
 8008bf4:	4618      	mov	r0, r3
 8008bf6:	3718      	adds	r7, #24
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	bd80      	pop	{r7, pc}

08008bfc <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b090      	sub	sp, #64	@ 0x40
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 8008c04:	2300      	movs	r3, #0
 8008c06:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 8008c08:	f7f8 fc48 	bl	800149c <HAL_GetTick>
 8008c0c:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	4618      	mov	r0, r3
 8008c14:	f001 fb61 	bl	800a2da <SDMMC_GetPowerState>
 8008c18:	4603      	mov	r3, r0
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d102      	bne.n	8008c24 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008c1e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8008c22:	e0b5      	b.n	8008d90 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c28:	2b03      	cmp	r3, #3
 8008c2a:	d02e      	beq.n	8008c8a <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	4618      	mov	r0, r3
 8008c32:	f001 fdac 	bl	800a78e <SDMMC_CmdSendCID>
 8008c36:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8008c38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d001      	beq.n	8008c42 <SD_InitCard+0x46>
    {
      return errorstate;
 8008c3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c40:	e0a6      	b.n	8008d90 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	2100      	movs	r1, #0
 8008c48:	4618      	mov	r0, r3
 8008c4a:	f001 fb8c 	bl	800a366 <SDMMC_GetResponse>
 8008c4e:	4602      	mov	r2, r0
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	2104      	movs	r1, #4
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	f001 fb83 	bl	800a366 <SDMMC_GetResponse>
 8008c60:	4602      	mov	r2, r0
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	2108      	movs	r1, #8
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	f001 fb7a 	bl	800a366 <SDMMC_GetResponse>
 8008c72:	4602      	mov	r2, r0
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	210c      	movs	r1, #12
 8008c7e:	4618      	mov	r0, r3
 8008c80:	f001 fb71 	bl	800a366 <SDMMC_GetResponse>
 8008c84:	4602      	mov	r2, r0
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c8e:	2b03      	cmp	r3, #3
 8008c90:	d01d      	beq.n	8008cce <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 8008c92:	e019      	b.n	8008cc8 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	f107 020a 	add.w	r2, r7, #10
 8008c9c:	4611      	mov	r1, r2
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	f001 fdb4 	bl	800a80c <SDMMC_CmdSetRelAdd>
 8008ca4:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 8008ca6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d001      	beq.n	8008cb0 <SD_InitCard+0xb4>
      {
        return errorstate;
 8008cac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cae:	e06f      	b.n	8008d90 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 8008cb0:	f7f8 fbf4 	bl	800149c <HAL_GetTick>
 8008cb4:	4602      	mov	r2, r0
 8008cb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008cb8:	1ad3      	subs	r3, r2, r3
 8008cba:	f241 3287 	movw	r2, #4999	@ 0x1387
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d902      	bls.n	8008cc8 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 8008cc2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008cc6:	e063      	b.n	8008d90 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 8008cc8:	897b      	ldrh	r3, [r7, #10]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d0e2      	beq.n	8008c94 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cd2:	2b03      	cmp	r3, #3
 8008cd4:	d036      	beq.n	8008d44 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8008cd6:	897b      	ldrh	r3, [r7, #10]
 8008cd8:	461a      	mov	r2, r3
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681a      	ldr	r2, [r3, #0]
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ce6:	041b      	lsls	r3, r3, #16
 8008ce8:	4619      	mov	r1, r3
 8008cea:	4610      	mov	r0, r2
 8008cec:	f001 fd6e 	bl	800a7cc <SDMMC_CmdSendCSD>
 8008cf0:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8008cf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d001      	beq.n	8008cfc <SD_InitCard+0x100>
    {
      return errorstate;
 8008cf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cfa:	e049      	b.n	8008d90 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	2100      	movs	r1, #0
 8008d02:	4618      	mov	r0, r3
 8008d04:	f001 fb2f 	bl	800a366 <SDMMC_GetResponse>
 8008d08:	4602      	mov	r2, r0
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	2104      	movs	r1, #4
 8008d14:	4618      	mov	r0, r3
 8008d16:	f001 fb26 	bl	800a366 <SDMMC_GetResponse>
 8008d1a:	4602      	mov	r2, r0
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	2108      	movs	r1, #8
 8008d26:	4618      	mov	r0, r3
 8008d28:	f001 fb1d 	bl	800a366 <SDMMC_GetResponse>
 8008d2c:	4602      	mov	r2, r0
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	210c      	movs	r1, #12
 8008d38:	4618      	mov	r0, r3
 8008d3a:	f001 fb14 	bl	800a366 <SDMMC_GetResponse>
 8008d3e:	4602      	mov	r2, r0
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	2104      	movs	r1, #4
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	f001 fb0b 	bl	800a366 <SDMMC_GetResponse>
 8008d50:	4603      	mov	r3, r0
 8008d52:	0d1a      	lsrs	r2, r3, #20
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8008d58:	f107 030c 	add.w	r3, r7, #12
 8008d5c:	4619      	mov	r1, r3
 8008d5e:	6878      	ldr	r0, [r7, #4]
 8008d60:	f7ff fb8c 	bl	800847c <HAL_SD_GetCardCSD>
 8008d64:	4603      	mov	r3, r0
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d002      	beq.n	8008d70 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008d6a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008d6e:	e00f      	b.n	8008d90 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681a      	ldr	r2, [r3, #0]
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d78:	041b      	lsls	r3, r3, #16
 8008d7a:	4619      	mov	r1, r3
 8008d7c:	4610      	mov	r0, r2
 8008d7e:	f001 fc1d 	bl	800a5bc <SDMMC_CmdSelDesel>
 8008d82:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 8008d84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d001      	beq.n	8008d8e <SD_InitCard+0x192>
  {
    return errorstate;
 8008d8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d8c:	e000      	b.n	8008d90 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8008d8e:	2300      	movs	r3, #0
}
 8008d90:	4618      	mov	r0, r3
 8008d92:	3740      	adds	r7, #64	@ 0x40
 8008d94:	46bd      	mov	sp, r7
 8008d96:	bd80      	pop	{r7, pc}

08008d98 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b086      	sub	sp, #24
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008da0:	2300      	movs	r3, #0
 8008da2:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 8008da4:	2300      	movs	r3, #0
 8008da6:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 8008da8:	2300      	movs	r3, #0
 8008daa:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	4618      	mov	r0, r3
 8008db2:	f001 fc26 	bl	800a602 <SDMMC_CmdGoIdleState>
 8008db6:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d001      	beq.n	8008dc2 <SD_PowerON+0x2a>
  {
    return errorstate;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	e072      	b.n	8008ea8 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	f001 fc39 	bl	800a63e <SDMMC_CmdOperCond>
 8008dcc:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008dd4:	d10d      	bne.n	8008df2 <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2200      	movs	r2, #0
 8008dda:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	4618      	mov	r0, r3
 8008de2:	f001 fc0e 	bl	800a602 <SDMMC_CmdGoIdleState>
 8008de6:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d004      	beq.n	8008df8 <SD_PowerON+0x60>
    {
      return errorstate;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	e05a      	b.n	8008ea8 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2201      	movs	r2, #1
 8008df6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008dfc:	2b01      	cmp	r3, #1
 8008dfe:	d137      	bne.n	8008e70 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	2100      	movs	r1, #0
 8008e06:	4618      	mov	r0, r3
 8008e08:	f001 fc39 	bl	800a67e <SDMMC_CmdAppCommand>
 8008e0c:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d02d      	beq.n	8008e70 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008e14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008e18:	e046      	b.n	8008ea8 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	2100      	movs	r1, #0
 8008e20:	4618      	mov	r0, r3
 8008e22:	f001 fc2c 	bl	800a67e <SDMMC_CmdAppCommand>
 8008e26:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d001      	beq.n	8008e32 <SD_PowerON+0x9a>
    {
      return errorstate;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	e03a      	b.n	8008ea8 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	491e      	ldr	r1, [pc, #120]	@ (8008eb0 <SD_PowerON+0x118>)
 8008e38:	4618      	mov	r0, r3
 8008e3a:	f001 fc43 	bl	800a6c4 <SDMMC_CmdAppOperCommand>
 8008e3e:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d002      	beq.n	8008e4c <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008e46:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008e4a:	e02d      	b.n	8008ea8 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	2100      	movs	r1, #0
 8008e52:	4618      	mov	r0, r3
 8008e54:	f001 fa87 	bl	800a366 <SDMMC_GetResponse>
 8008e58:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8008e5a:	697b      	ldr	r3, [r7, #20]
 8008e5c:	0fdb      	lsrs	r3, r3, #31
 8008e5e:	2b01      	cmp	r3, #1
 8008e60:	d101      	bne.n	8008e66 <SD_PowerON+0xce>
 8008e62:	2301      	movs	r3, #1
 8008e64:	e000      	b.n	8008e68 <SD_PowerON+0xd0>
 8008e66:	2300      	movs	r3, #0
 8008e68:	613b      	str	r3, [r7, #16]

    count++;
 8008e6a:	68bb      	ldr	r3, [r7, #8]
 8008e6c:	3301      	adds	r3, #1
 8008e6e:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8008e70:	68bb      	ldr	r3, [r7, #8]
 8008e72:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d802      	bhi.n	8008e80 <SD_PowerON+0xe8>
 8008e7a:	693b      	ldr	r3, [r7, #16]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d0cc      	beq.n	8008e1a <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8008e86:	4293      	cmp	r3, r2
 8008e88:	d902      	bls.n	8008e90 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008e8a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008e8e:	e00b      	b.n	8008ea8 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2200      	movs	r2, #0
 8008e94:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 8008e96:	697b      	ldr	r3, [r7, #20]
 8008e98:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d002      	beq.n	8008ea6 <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	2201      	movs	r2, #1
 8008ea4:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 8008ea6:	2300      	movs	r3, #0
}
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	3718      	adds	r7, #24
 8008eac:	46bd      	mov	sp, r7
 8008eae:	bd80      	pop	{r7, pc}
 8008eb0:	c1100000 	.word	0xc1100000

08008eb4 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	b08c      	sub	sp, #48	@ 0x30
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
 8008ebc:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008ebe:	f7f8 faed 	bl	800149c <HAL_GetTick>
 8008ec2:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	2100      	movs	r1, #0
 8008ece:	4618      	mov	r0, r3
 8008ed0:	f001 fa49 	bl	800a366 <SDMMC_GetResponse>
 8008ed4:	4603      	mov	r3, r0
 8008ed6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008eda:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008ede:	d102      	bne.n	8008ee6 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008ee0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008ee4:	e0b0      	b.n	8009048 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	2140      	movs	r1, #64	@ 0x40
 8008eec:	4618      	mov	r0, r3
 8008eee:	f001 fa79 	bl	800a3e4 <SDMMC_CmdBlockLength>
 8008ef2:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008ef4:	6a3b      	ldr	r3, [r7, #32]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d005      	beq.n	8008f06 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8008f02:	6a3b      	ldr	r3, [r7, #32]
 8008f04:	e0a0      	b.n	8009048 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681a      	ldr	r2, [r3, #0]
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f0e:	041b      	lsls	r3, r3, #16
 8008f10:	4619      	mov	r1, r3
 8008f12:	4610      	mov	r0, r2
 8008f14:	f001 fbb3 	bl	800a67e <SDMMC_CmdAppCommand>
 8008f18:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008f1a:	6a3b      	ldr	r3, [r7, #32]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d005      	beq.n	8008f2c <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8008f28:	6a3b      	ldr	r3, [r7, #32]
 8008f2a:	e08d      	b.n	8009048 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008f2c:	f04f 33ff 	mov.w	r3, #4294967295
 8008f30:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 8008f32:	2340      	movs	r3, #64	@ 0x40
 8008f34:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 8008f36:	2360      	movs	r3, #96	@ 0x60
 8008f38:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8008f3a:	2302      	movs	r3, #2
 8008f3c:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8008f3e:	2300      	movs	r3, #0
 8008f40:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8008f42:	2301      	movs	r3, #1
 8008f44:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f107 0208 	add.w	r2, r7, #8
 8008f4e:	4611      	mov	r1, r2
 8008f50:	4618      	mov	r0, r3
 8008f52:	f001 fa1b 	bl	800a38c <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	f001 fc9b 	bl	800a896 <SDMMC_CmdStatusRegister>
 8008f60:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008f62:	6a3b      	ldr	r3, [r7, #32]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d02b      	beq.n	8008fc0 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8008f70:	6a3b      	ldr	r3, [r7, #32]
 8008f72:	e069      	b.n	8009048 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f7a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d013      	beq.n	8008faa <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 8008f82:	2300      	movs	r3, #0
 8008f84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008f86:	e00d      	b.n	8008fa4 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	f001 f975 	bl	800a27c <SDMMC_ReadFIFO>
 8008f92:	4602      	mov	r2, r0
 8008f94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f96:	601a      	str	r2, [r3, #0]
        pData++;
 8008f98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f9a:	3304      	adds	r3, #4
 8008f9c:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 8008f9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fa0:	3301      	adds	r3, #1
 8008fa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008fa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fa6:	2b07      	cmp	r3, #7
 8008fa8:	d9ee      	bls.n	8008f88 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8008faa:	f7f8 fa77 	bl	800149c <HAL_GetTick>
 8008fae:	4602      	mov	r2, r0
 8008fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fb2:	1ad3      	subs	r3, r2, r3
 8008fb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fb8:	d102      	bne.n	8008fc0 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8008fba:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008fbe:	e043      	b.n	8009048 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008fc6:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d0d2      	beq.n	8008f74 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008fd4:	f003 0308 	and.w	r3, r3, #8
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d001      	beq.n	8008fe0 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8008fdc:	2308      	movs	r3, #8
 8008fde:	e033      	b.n	8009048 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008fe6:	f003 0302 	and.w	r3, r3, #2
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d001      	beq.n	8008ff2 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8008fee:	2302      	movs	r3, #2
 8008ff0:	e02a      	b.n	8009048 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ff8:	f003 0320 	and.w	r3, r3, #32
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d017      	beq.n	8009030 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 8009000:	2320      	movs	r3, #32
 8009002:	e021      	b.n	8009048 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	4618      	mov	r0, r3
 800900a:	f001 f937 	bl	800a27c <SDMMC_ReadFIFO>
 800900e:	4602      	mov	r2, r0
 8009010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009012:	601a      	str	r2, [r3, #0]
    pData++;
 8009014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009016:	3304      	adds	r3, #4
 8009018:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800901a:	f7f8 fa3f 	bl	800149c <HAL_GetTick>
 800901e:	4602      	mov	r2, r0
 8009020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009022:	1ad3      	subs	r3, r2, r3
 8009024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009028:	d102      	bne.n	8009030 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800902a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800902e:	e00b      	b.n	8009048 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009036:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800903a:	2b00      	cmp	r3, #0
 800903c:	d1e2      	bne.n	8009004 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	4a03      	ldr	r2, [pc, #12]	@ (8009050 <SD_SendSDStatus+0x19c>)
 8009044:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 8009046:	2300      	movs	r3, #0
}
 8009048:	4618      	mov	r0, r3
 800904a:	3730      	adds	r7, #48	@ 0x30
 800904c:	46bd      	mov	sp, r7
 800904e:	bd80      	pop	{r7, pc}
 8009050:	18000f3a 	.word	0x18000f3a

08009054 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8009054:	b580      	push	{r7, lr}
 8009056:	b084      	sub	sp, #16
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
 800905c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d102      	bne.n	800906a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8009064:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009068:	e018      	b.n	800909c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681a      	ldr	r2, [r3, #0]
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009072:	041b      	lsls	r3, r3, #16
 8009074:	4619      	mov	r1, r3
 8009076:	4610      	mov	r0, r2
 8009078:	f001 fbea 	bl	800a850 <SDMMC_CmdSendStatus>
 800907c:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d001      	beq.n	8009088 <SD_SendStatus+0x34>
  {
    return errorstate;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	e009      	b.n	800909c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	2100      	movs	r1, #0
 800908e:	4618      	mov	r0, r3
 8009090:	f001 f969 	bl	800a366 <SDMMC_GetResponse>
 8009094:	4602      	mov	r2, r0
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800909a:	2300      	movs	r3, #0
}
 800909c:	4618      	mov	r0, r3
 800909e:	3710      	adds	r7, #16
 80090a0:	46bd      	mov	sp, r7
 80090a2:	bd80      	pop	{r7, pc}

080090a4 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b086      	sub	sp, #24
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 80090ac:	2300      	movs	r3, #0
 80090ae:	60fb      	str	r3, [r7, #12]
 80090b0:	2300      	movs	r3, #0
 80090b2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	2100      	movs	r1, #0
 80090ba:	4618      	mov	r0, r3
 80090bc:	f001 f953 	bl	800a366 <SDMMC_GetResponse>
 80090c0:	4603      	mov	r3, r0
 80090c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80090c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80090ca:	d102      	bne.n	80090d2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80090cc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80090d0:	e02f      	b.n	8009132 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80090d2:	f107 030c 	add.w	r3, r7, #12
 80090d6:	4619      	mov	r1, r3
 80090d8:	6878      	ldr	r0, [r7, #4]
 80090da:	f000 f879 	bl	80091d0 <SD_FindSCR>
 80090de:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 80090e0:	697b      	ldr	r3, [r7, #20]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d001      	beq.n	80090ea <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80090e6:	697b      	ldr	r3, [r7, #20]
 80090e8:	e023      	b.n	8009132 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80090ea:	693b      	ldr	r3, [r7, #16]
 80090ec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d01c      	beq.n	800912e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681a      	ldr	r2, [r3, #0]
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090fc:	041b      	lsls	r3, r3, #16
 80090fe:	4619      	mov	r1, r3
 8009100:	4610      	mov	r0, r2
 8009102:	f001 fabc 	bl	800a67e <SDMMC_CmdAppCommand>
 8009106:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8009108:	697b      	ldr	r3, [r7, #20]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d001      	beq.n	8009112 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800910e:	697b      	ldr	r3, [r7, #20]
 8009110:	e00f      	b.n	8009132 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	2102      	movs	r1, #2
 8009118:	4618      	mov	r0, r3
 800911a:	f001 faf3 	bl	800a704 <SDMMC_CmdBusWidth>
 800911e:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8009120:	697b      	ldr	r3, [r7, #20]
 8009122:	2b00      	cmp	r3, #0
 8009124:	d001      	beq.n	800912a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8009126:	697b      	ldr	r3, [r7, #20]
 8009128:	e003      	b.n	8009132 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800912a:	2300      	movs	r3, #0
 800912c:	e001      	b.n	8009132 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800912e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8009132:	4618      	mov	r0, r3
 8009134:	3718      	adds	r7, #24
 8009136:	46bd      	mov	sp, r7
 8009138:	bd80      	pop	{r7, pc}

0800913a <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800913a:	b580      	push	{r7, lr}
 800913c:	b086      	sub	sp, #24
 800913e:	af00      	add	r7, sp, #0
 8009140:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8009142:	2300      	movs	r3, #0
 8009144:	60fb      	str	r3, [r7, #12]
 8009146:	2300      	movs	r3, #0
 8009148:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	2100      	movs	r1, #0
 8009150:	4618      	mov	r0, r3
 8009152:	f001 f908 	bl	800a366 <SDMMC_GetResponse>
 8009156:	4603      	mov	r3, r0
 8009158:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800915c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009160:	d102      	bne.n	8009168 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009162:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009166:	e02f      	b.n	80091c8 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8009168:	f107 030c 	add.w	r3, r7, #12
 800916c:	4619      	mov	r1, r3
 800916e:	6878      	ldr	r0, [r7, #4]
 8009170:	f000 f82e 	bl	80091d0 <SD_FindSCR>
 8009174:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009176:	697b      	ldr	r3, [r7, #20]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d001      	beq.n	8009180 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800917c:	697b      	ldr	r3, [r7, #20]
 800917e:	e023      	b.n	80091c8 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8009180:	693b      	ldr	r3, [r7, #16]
 8009182:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009186:	2b00      	cmp	r3, #0
 8009188:	d01c      	beq.n	80091c4 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681a      	ldr	r2, [r3, #0]
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009192:	041b      	lsls	r3, r3, #16
 8009194:	4619      	mov	r1, r3
 8009196:	4610      	mov	r0, r2
 8009198:	f001 fa71 	bl	800a67e <SDMMC_CmdAppCommand>
 800919c:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800919e:	697b      	ldr	r3, [r7, #20]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d001      	beq.n	80091a8 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80091a4:	697b      	ldr	r3, [r7, #20]
 80091a6:	e00f      	b.n	80091c8 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	2100      	movs	r1, #0
 80091ae:	4618      	mov	r0, r3
 80091b0:	f001 faa8 	bl	800a704 <SDMMC_CmdBusWidth>
 80091b4:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 80091b6:	697b      	ldr	r3, [r7, #20]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d001      	beq.n	80091c0 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80091bc:	697b      	ldr	r3, [r7, #20]
 80091be:	e003      	b.n	80091c8 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80091c0:	2300      	movs	r3, #0
 80091c2:	e001      	b.n	80091c8 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80091c4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 80091c8:	4618      	mov	r0, r3
 80091ca:	3718      	adds	r7, #24
 80091cc:	46bd      	mov	sp, r7
 80091ce:	bd80      	pop	{r7, pc}

080091d0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b08e      	sub	sp, #56	@ 0x38
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
 80091d8:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80091da:	f7f8 f95f 	bl	800149c <HAL_GetTick>
 80091de:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 80091e0:	2300      	movs	r3, #0
 80091e2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 80091e4:	2300      	movs	r3, #0
 80091e6:	60bb      	str	r3, [r7, #8]
 80091e8:	2300      	movs	r3, #0
 80091ea:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	2108      	movs	r1, #8
 80091f6:	4618      	mov	r0, r3
 80091f8:	f001 f8f4 	bl	800a3e4 <SDMMC_CmdBlockLength>
 80091fc:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 80091fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009200:	2b00      	cmp	r3, #0
 8009202:	d001      	beq.n	8009208 <SD_FindSCR+0x38>
  {
    return errorstate;
 8009204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009206:	e0ad      	b.n	8009364 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681a      	ldr	r2, [r3, #0]
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009210:	041b      	lsls	r3, r3, #16
 8009212:	4619      	mov	r1, r3
 8009214:	4610      	mov	r0, r2
 8009216:	f001 fa32 	bl	800a67e <SDMMC_CmdAppCommand>
 800921a:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800921c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800921e:	2b00      	cmp	r3, #0
 8009220:	d001      	beq.n	8009226 <SD_FindSCR+0x56>
  {
    return errorstate;
 8009222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009224:	e09e      	b.n	8009364 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009226:	f04f 33ff 	mov.w	r3, #4294967295
 800922a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800922c:	2308      	movs	r3, #8
 800922e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8009230:	2330      	movs	r3, #48	@ 0x30
 8009232:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8009234:	2302      	movs	r3, #2
 8009236:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009238:	2300      	movs	r3, #0
 800923a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800923c:	2301      	movs	r3, #1
 800923e:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	f107 0210 	add.w	r2, r7, #16
 8009248:	4611      	mov	r1, r2
 800924a:	4618      	mov	r0, r3
 800924c:	f001 f89e 	bl	800a38c <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	4618      	mov	r0, r3
 8009256:	f001 fa78 	bl	800a74a <SDMMC_CmdSendSCR>
 800925a:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800925c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800925e:	2b00      	cmp	r3, #0
 8009260:	d027      	beq.n	80092b2 <SD_FindSCR+0xe2>
  {
    return errorstate;
 8009262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009264:	e07e      	b.n	8009364 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800926c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009270:	2b00      	cmp	r3, #0
 8009272:	d113      	bne.n	800929c <SD_FindSCR+0xcc>
 8009274:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009276:	2b00      	cmp	r3, #0
 8009278:	d110      	bne.n	800929c <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	4618      	mov	r0, r3
 8009280:	f000 fffc 	bl	800a27c <SDMMC_ReadFIFO>
 8009284:	4603      	mov	r3, r0
 8009286:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	4618      	mov	r0, r3
 800928e:	f000 fff5 	bl	800a27c <SDMMC_ReadFIFO>
 8009292:	4603      	mov	r3, r0
 8009294:	60fb      	str	r3, [r7, #12]
      index++;
 8009296:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009298:	3301      	adds	r3, #1
 800929a:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800929c:	f7f8 f8fe 	bl	800149c <HAL_GetTick>
 80092a0:	4602      	mov	r2, r0
 80092a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092a4:	1ad3      	subs	r3, r2, r3
 80092a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092aa:	d102      	bne.n	80092b2 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80092ac:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80092b0:	e058      	b.n	8009364 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80092b8:	f240 532a 	movw	r3, #1322	@ 0x52a
 80092bc:	4013      	ands	r3, r2
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d0d1      	beq.n	8009266 <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092c8:	f003 0308 	and.w	r3, r3, #8
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d005      	beq.n	80092dc <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	2208      	movs	r2, #8
 80092d6:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80092d8:	2308      	movs	r3, #8
 80092da:	e043      	b.n	8009364 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092e2:	f003 0302 	and.w	r3, r3, #2
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d005      	beq.n	80092f6 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	2202      	movs	r2, #2
 80092f0:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80092f2:	2302      	movs	r3, #2
 80092f4:	e036      	b.n	8009364 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092fc:	f003 0320 	and.w	r3, r3, #32
 8009300:	2b00      	cmp	r3, #0
 8009302:	d005      	beq.n	8009310 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	2220      	movs	r2, #32
 800930a:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800930c:	2320      	movs	r3, #32
 800930e:	e029      	b.n	8009364 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	4a15      	ldr	r2, [pc, #84]	@ (800936c <SD_FindSCR+0x19c>)
 8009316:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	061a      	lsls	r2, r3, #24
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	021b      	lsls	r3, r3, #8
 8009320:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009324:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	0a1b      	lsrs	r3, r3, #8
 800932a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800932e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	0e1b      	lsrs	r3, r3, #24
 8009334:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8009336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009338:	601a      	str	r2, [r3, #0]
    scr++;
 800933a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800933c:	3304      	adds	r3, #4
 800933e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8009340:	68bb      	ldr	r3, [r7, #8]
 8009342:	061a      	lsls	r2, r3, #24
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	021b      	lsls	r3, r3, #8
 8009348:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800934c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 800934e:	68bb      	ldr	r3, [r7, #8]
 8009350:	0a1b      	lsrs	r3, r3, #8
 8009352:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8009356:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 8009358:	68bb      	ldr	r3, [r7, #8]
 800935a:	0e1b      	lsrs	r3, r3, #24
 800935c:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800935e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009360:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8009362:	2300      	movs	r3, #0
}
 8009364:	4618      	mov	r0, r3
 8009366:	3738      	adds	r7, #56	@ 0x38
 8009368:	46bd      	mov	sp, r7
 800936a:	bd80      	pop	{r7, pc}
 800936c:	18000f3a 	.word	0x18000f3a

08009370 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8009370:	b580      	push	{r7, lr}
 8009372:	b086      	sub	sp, #24
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800937c:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= SDMMC_FIFO_SIZE)
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009382:	2b1f      	cmp	r3, #31
 8009384:	d936      	bls.n	80093f4 <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8009386:	2300      	movs	r3, #0
 8009388:	617b      	str	r3, [r7, #20]
 800938a:	e027      	b.n	80093dc <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	4618      	mov	r0, r3
 8009392:	f000 ff73 	bl	800a27c <SDMMC_ReadFIFO>
 8009396:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	b2da      	uxtb	r2, r3
 800939c:	693b      	ldr	r3, [r7, #16]
 800939e:	701a      	strb	r2, [r3, #0]
      tmp++;
 80093a0:	693b      	ldr	r3, [r7, #16]
 80093a2:	3301      	adds	r3, #1
 80093a4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	0a1b      	lsrs	r3, r3, #8
 80093aa:	b2da      	uxtb	r2, r3
 80093ac:	693b      	ldr	r3, [r7, #16]
 80093ae:	701a      	strb	r2, [r3, #0]
      tmp++;
 80093b0:	693b      	ldr	r3, [r7, #16]
 80093b2:	3301      	adds	r3, #1
 80093b4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	0c1b      	lsrs	r3, r3, #16
 80093ba:	b2da      	uxtb	r2, r3
 80093bc:	693b      	ldr	r3, [r7, #16]
 80093be:	701a      	strb	r2, [r3, #0]
      tmp++;
 80093c0:	693b      	ldr	r3, [r7, #16]
 80093c2:	3301      	adds	r3, #1
 80093c4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	0e1b      	lsrs	r3, r3, #24
 80093ca:	b2da      	uxtb	r2, r3
 80093cc:	693b      	ldr	r3, [r7, #16]
 80093ce:	701a      	strb	r2, [r3, #0]
      tmp++;
 80093d0:	693b      	ldr	r3, [r7, #16]
 80093d2:	3301      	adds	r3, #1
 80093d4:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 80093d6:	697b      	ldr	r3, [r7, #20]
 80093d8:	3301      	adds	r3, #1
 80093da:	617b      	str	r3, [r7, #20]
 80093dc:	697b      	ldr	r3, [r7, #20]
 80093de:	2b07      	cmp	r3, #7
 80093e0:	d9d4      	bls.n	800938c <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	693a      	ldr	r2, [r7, #16]
 80093e6:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize -= SDMMC_FIFO_SIZE;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093ec:	f1a3 0220 	sub.w	r2, r3, #32
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	629a      	str	r2, [r3, #40]	@ 0x28
  }
}
 80093f4:	bf00      	nop
 80093f6:	3718      	adds	r7, #24
 80093f8:	46bd      	mov	sp, r7
 80093fa:	bd80      	pop	{r7, pc}

080093fc <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b086      	sub	sp, #24
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	69db      	ldr	r3, [r3, #28]
 8009408:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= SDMMC_FIFO_SIZE)
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	6a1b      	ldr	r3, [r3, #32]
 800940e:	2b1f      	cmp	r3, #31
 8009410:	d93a      	bls.n	8009488 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8009412:	2300      	movs	r3, #0
 8009414:	617b      	str	r3, [r7, #20]
 8009416:	e02b      	b.n	8009470 <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 8009418:	693b      	ldr	r3, [r7, #16]
 800941a:	781b      	ldrb	r3, [r3, #0]
 800941c:	60fb      	str	r3, [r7, #12]
      tmp++;
 800941e:	693b      	ldr	r3, [r7, #16]
 8009420:	3301      	adds	r3, #1
 8009422:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8009424:	693b      	ldr	r3, [r7, #16]
 8009426:	781b      	ldrb	r3, [r3, #0]
 8009428:	021a      	lsls	r2, r3, #8
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	4313      	orrs	r3, r2
 800942e:	60fb      	str	r3, [r7, #12]
      tmp++;
 8009430:	693b      	ldr	r3, [r7, #16]
 8009432:	3301      	adds	r3, #1
 8009434:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8009436:	693b      	ldr	r3, [r7, #16]
 8009438:	781b      	ldrb	r3, [r3, #0]
 800943a:	041a      	lsls	r2, r3, #16
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	4313      	orrs	r3, r2
 8009440:	60fb      	str	r3, [r7, #12]
      tmp++;
 8009442:	693b      	ldr	r3, [r7, #16]
 8009444:	3301      	adds	r3, #1
 8009446:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8009448:	693b      	ldr	r3, [r7, #16]
 800944a:	781b      	ldrb	r3, [r3, #0]
 800944c:	061a      	lsls	r2, r3, #24
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	4313      	orrs	r3, r2
 8009452:	60fb      	str	r3, [r7, #12]
      tmp++;
 8009454:	693b      	ldr	r3, [r7, #16]
 8009456:	3301      	adds	r3, #1
 8009458:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	f107 020c 	add.w	r2, r7, #12
 8009462:	4611      	mov	r1, r2
 8009464:	4618      	mov	r0, r3
 8009466:	f000 ff16 	bl	800a296 <SDMMC_WriteFIFO>
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800946a:	697b      	ldr	r3, [r7, #20]
 800946c:	3301      	adds	r3, #1
 800946e:	617b      	str	r3, [r7, #20]
 8009470:	697b      	ldr	r3, [r7, #20]
 8009472:	2b07      	cmp	r3, #7
 8009474:	d9d0      	bls.n	8009418 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	693a      	ldr	r2, [r7, #16]
 800947a:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= SDMMC_FIFO_SIZE;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6a1b      	ldr	r3, [r3, #32]
 8009480:	f1a3 0220 	sub.w	r2, r3, #32
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	621a      	str	r2, [r3, #32]
  }
}
 8009488:	bf00      	nop
 800948a:	3718      	adds	r7, #24
 800948c:	46bd      	mov	sp, r7
 800948e:	bd80      	pop	{r7, pc}

08009490 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 8009490:	b480      	push	{r7}
 8009492:	b083      	sub	sp, #12
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 8009498:	bf00      	nop
 800949a:	370c      	adds	r7, #12
 800949c:	46bd      	mov	sp, r7
 800949e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a2:	4770      	bx	lr

080094a4 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 80094a4:	b480      	push	{r7}
 80094a6:	b083      	sub	sp, #12
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 80094ac:	bf00      	nop
 80094ae:	370c      	adds	r7, #12
 80094b0:	46bd      	mov	sp, r7
 80094b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b6:	4770      	bx	lr

080094b8 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 80094b8:	b480      	push	{r7}
 80094ba:	b083      	sub	sp, #12
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 80094c0:	bf00      	nop
 80094c2:	370c      	adds	r7, #12
 80094c4:	46bd      	mov	sp, r7
 80094c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ca:	4770      	bx	lr

080094cc <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 80094cc:	b480      	push	{r7}
 80094ce:	b083      	sub	sp, #12
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 80094d4:	bf00      	nop
 80094d6:	370c      	adds	r7, #12
 80094d8:	46bd      	mov	sp, r7
 80094da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094de:	4770      	bx	lr

080094e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b082      	sub	sp, #8
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d101      	bne.n	80094f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80094ee:	2301      	movs	r3, #1
 80094f0:	e049      	b.n	8009586 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80094f8:	b2db      	uxtb	r3, r3
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d106      	bne.n	800950c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	2200      	movs	r2, #0
 8009502:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009506:	6878      	ldr	r0, [r7, #4]
 8009508:	f7f7 fb72 	bl	8000bf0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	2202      	movs	r2, #2
 8009510:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681a      	ldr	r2, [r3, #0]
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	3304      	adds	r3, #4
 800951c:	4619      	mov	r1, r3
 800951e:	4610      	mov	r0, r2
 8009520:	f000 fa58 	bl	80099d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	2201      	movs	r2, #1
 8009528:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2201      	movs	r2, #1
 8009530:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	2201      	movs	r2, #1
 8009538:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2201      	movs	r2, #1
 8009540:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2201      	movs	r2, #1
 8009548:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2201      	movs	r2, #1
 8009550:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	2201      	movs	r2, #1
 8009558:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	2201      	movs	r2, #1
 8009560:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2201      	movs	r2, #1
 8009568:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2201      	movs	r2, #1
 8009570:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	2201      	movs	r2, #1
 8009578:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2201      	movs	r2, #1
 8009580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009584:	2300      	movs	r3, #0
}
 8009586:	4618      	mov	r0, r3
 8009588:	3708      	adds	r7, #8
 800958a:	46bd      	mov	sp, r7
 800958c:	bd80      	pop	{r7, pc}
	...

08009590 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009590:	b580      	push	{r7, lr}
 8009592:	b084      	sub	sp, #16
 8009594:	af00      	add	r7, sp, #0
 8009596:	6078      	str	r0, [r7, #4]
 8009598:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800959a:	683b      	ldr	r3, [r7, #0]
 800959c:	2b00      	cmp	r3, #0
 800959e:	d109      	bne.n	80095b4 <HAL_TIM_PWM_Start+0x24>
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80095a6:	b2db      	uxtb	r3, r3
 80095a8:	2b01      	cmp	r3, #1
 80095aa:	bf14      	ite	ne
 80095ac:	2301      	movne	r3, #1
 80095ae:	2300      	moveq	r3, #0
 80095b0:	b2db      	uxtb	r3, r3
 80095b2:	e03c      	b.n	800962e <HAL_TIM_PWM_Start+0x9e>
 80095b4:	683b      	ldr	r3, [r7, #0]
 80095b6:	2b04      	cmp	r3, #4
 80095b8:	d109      	bne.n	80095ce <HAL_TIM_PWM_Start+0x3e>
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80095c0:	b2db      	uxtb	r3, r3
 80095c2:	2b01      	cmp	r3, #1
 80095c4:	bf14      	ite	ne
 80095c6:	2301      	movne	r3, #1
 80095c8:	2300      	moveq	r3, #0
 80095ca:	b2db      	uxtb	r3, r3
 80095cc:	e02f      	b.n	800962e <HAL_TIM_PWM_Start+0x9e>
 80095ce:	683b      	ldr	r3, [r7, #0]
 80095d0:	2b08      	cmp	r3, #8
 80095d2:	d109      	bne.n	80095e8 <HAL_TIM_PWM_Start+0x58>
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80095da:	b2db      	uxtb	r3, r3
 80095dc:	2b01      	cmp	r3, #1
 80095de:	bf14      	ite	ne
 80095e0:	2301      	movne	r3, #1
 80095e2:	2300      	moveq	r3, #0
 80095e4:	b2db      	uxtb	r3, r3
 80095e6:	e022      	b.n	800962e <HAL_TIM_PWM_Start+0x9e>
 80095e8:	683b      	ldr	r3, [r7, #0]
 80095ea:	2b0c      	cmp	r3, #12
 80095ec:	d109      	bne.n	8009602 <HAL_TIM_PWM_Start+0x72>
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80095f4:	b2db      	uxtb	r3, r3
 80095f6:	2b01      	cmp	r3, #1
 80095f8:	bf14      	ite	ne
 80095fa:	2301      	movne	r3, #1
 80095fc:	2300      	moveq	r3, #0
 80095fe:	b2db      	uxtb	r3, r3
 8009600:	e015      	b.n	800962e <HAL_TIM_PWM_Start+0x9e>
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	2b10      	cmp	r3, #16
 8009606:	d109      	bne.n	800961c <HAL_TIM_PWM_Start+0x8c>
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800960e:	b2db      	uxtb	r3, r3
 8009610:	2b01      	cmp	r3, #1
 8009612:	bf14      	ite	ne
 8009614:	2301      	movne	r3, #1
 8009616:	2300      	moveq	r3, #0
 8009618:	b2db      	uxtb	r3, r3
 800961a:	e008      	b.n	800962e <HAL_TIM_PWM_Start+0x9e>
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009622:	b2db      	uxtb	r3, r3
 8009624:	2b01      	cmp	r3, #1
 8009626:	bf14      	ite	ne
 8009628:	2301      	movne	r3, #1
 800962a:	2300      	moveq	r3, #0
 800962c:	b2db      	uxtb	r3, r3
 800962e:	2b00      	cmp	r3, #0
 8009630:	d001      	beq.n	8009636 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009632:	2301      	movs	r3, #1
 8009634:	e0a1      	b.n	800977a <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d104      	bne.n	8009646 <HAL_TIM_PWM_Start+0xb6>
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2202      	movs	r2, #2
 8009640:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009644:	e023      	b.n	800968e <HAL_TIM_PWM_Start+0xfe>
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	2b04      	cmp	r3, #4
 800964a:	d104      	bne.n	8009656 <HAL_TIM_PWM_Start+0xc6>
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2202      	movs	r2, #2
 8009650:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009654:	e01b      	b.n	800968e <HAL_TIM_PWM_Start+0xfe>
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	2b08      	cmp	r3, #8
 800965a:	d104      	bne.n	8009666 <HAL_TIM_PWM_Start+0xd6>
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	2202      	movs	r2, #2
 8009660:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009664:	e013      	b.n	800968e <HAL_TIM_PWM_Start+0xfe>
 8009666:	683b      	ldr	r3, [r7, #0]
 8009668:	2b0c      	cmp	r3, #12
 800966a:	d104      	bne.n	8009676 <HAL_TIM_PWM_Start+0xe6>
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	2202      	movs	r2, #2
 8009670:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009674:	e00b      	b.n	800968e <HAL_TIM_PWM_Start+0xfe>
 8009676:	683b      	ldr	r3, [r7, #0]
 8009678:	2b10      	cmp	r3, #16
 800967a:	d104      	bne.n	8009686 <HAL_TIM_PWM_Start+0xf6>
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	2202      	movs	r2, #2
 8009680:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009684:	e003      	b.n	800968e <HAL_TIM_PWM_Start+0xfe>
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2202      	movs	r2, #2
 800968a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	2201      	movs	r2, #1
 8009694:	6839      	ldr	r1, [r7, #0]
 8009696:	4618      	mov	r0, r3
 8009698:	f000 fd12 	bl	800a0c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	4a38      	ldr	r2, [pc, #224]	@ (8009784 <HAL_TIM_PWM_Start+0x1f4>)
 80096a2:	4293      	cmp	r3, r2
 80096a4:	d013      	beq.n	80096ce <HAL_TIM_PWM_Start+0x13e>
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	4a37      	ldr	r2, [pc, #220]	@ (8009788 <HAL_TIM_PWM_Start+0x1f8>)
 80096ac:	4293      	cmp	r3, r2
 80096ae:	d00e      	beq.n	80096ce <HAL_TIM_PWM_Start+0x13e>
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	4a35      	ldr	r2, [pc, #212]	@ (800978c <HAL_TIM_PWM_Start+0x1fc>)
 80096b6:	4293      	cmp	r3, r2
 80096b8:	d009      	beq.n	80096ce <HAL_TIM_PWM_Start+0x13e>
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	4a34      	ldr	r2, [pc, #208]	@ (8009790 <HAL_TIM_PWM_Start+0x200>)
 80096c0:	4293      	cmp	r3, r2
 80096c2:	d004      	beq.n	80096ce <HAL_TIM_PWM_Start+0x13e>
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	4a32      	ldr	r2, [pc, #200]	@ (8009794 <HAL_TIM_PWM_Start+0x204>)
 80096ca:	4293      	cmp	r3, r2
 80096cc:	d101      	bne.n	80096d2 <HAL_TIM_PWM_Start+0x142>
 80096ce:	2301      	movs	r3, #1
 80096d0:	e000      	b.n	80096d4 <HAL_TIM_PWM_Start+0x144>
 80096d2:	2300      	movs	r3, #0
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d007      	beq.n	80096e8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80096e6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	4a25      	ldr	r2, [pc, #148]	@ (8009784 <HAL_TIM_PWM_Start+0x1f4>)
 80096ee:	4293      	cmp	r3, r2
 80096f0:	d022      	beq.n	8009738 <HAL_TIM_PWM_Start+0x1a8>
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80096fa:	d01d      	beq.n	8009738 <HAL_TIM_PWM_Start+0x1a8>
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	4a25      	ldr	r2, [pc, #148]	@ (8009798 <HAL_TIM_PWM_Start+0x208>)
 8009702:	4293      	cmp	r3, r2
 8009704:	d018      	beq.n	8009738 <HAL_TIM_PWM_Start+0x1a8>
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	4a24      	ldr	r2, [pc, #144]	@ (800979c <HAL_TIM_PWM_Start+0x20c>)
 800970c:	4293      	cmp	r3, r2
 800970e:	d013      	beq.n	8009738 <HAL_TIM_PWM_Start+0x1a8>
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	4a22      	ldr	r2, [pc, #136]	@ (80097a0 <HAL_TIM_PWM_Start+0x210>)
 8009716:	4293      	cmp	r3, r2
 8009718:	d00e      	beq.n	8009738 <HAL_TIM_PWM_Start+0x1a8>
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	4a1a      	ldr	r2, [pc, #104]	@ (8009788 <HAL_TIM_PWM_Start+0x1f8>)
 8009720:	4293      	cmp	r3, r2
 8009722:	d009      	beq.n	8009738 <HAL_TIM_PWM_Start+0x1a8>
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	4a1e      	ldr	r2, [pc, #120]	@ (80097a4 <HAL_TIM_PWM_Start+0x214>)
 800972a:	4293      	cmp	r3, r2
 800972c:	d004      	beq.n	8009738 <HAL_TIM_PWM_Start+0x1a8>
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	4a16      	ldr	r2, [pc, #88]	@ (800978c <HAL_TIM_PWM_Start+0x1fc>)
 8009734:	4293      	cmp	r3, r2
 8009736:	d115      	bne.n	8009764 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	689a      	ldr	r2, [r3, #8]
 800973e:	4b1a      	ldr	r3, [pc, #104]	@ (80097a8 <HAL_TIM_PWM_Start+0x218>)
 8009740:	4013      	ands	r3, r2
 8009742:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	2b06      	cmp	r3, #6
 8009748:	d015      	beq.n	8009776 <HAL_TIM_PWM_Start+0x1e6>
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009750:	d011      	beq.n	8009776 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	681a      	ldr	r2, [r3, #0]
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	f042 0201 	orr.w	r2, r2, #1
 8009760:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009762:	e008      	b.n	8009776 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	681a      	ldr	r2, [r3, #0]
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	f042 0201 	orr.w	r2, r2, #1
 8009772:	601a      	str	r2, [r3, #0]
 8009774:	e000      	b.n	8009778 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009776:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009778:	2300      	movs	r3, #0
}
 800977a:	4618      	mov	r0, r3
 800977c:	3710      	adds	r7, #16
 800977e:	46bd      	mov	sp, r7
 8009780:	bd80      	pop	{r7, pc}
 8009782:	bf00      	nop
 8009784:	40010000 	.word	0x40010000
 8009788:	40010400 	.word	0x40010400
 800978c:	40014000 	.word	0x40014000
 8009790:	40014400 	.word	0x40014400
 8009794:	40014800 	.word	0x40014800
 8009798:	40000400 	.word	0x40000400
 800979c:	40000800 	.word	0x40000800
 80097a0:	40000c00 	.word	0x40000c00
 80097a4:	40001800 	.word	0x40001800
 80097a8:	00010007 	.word	0x00010007

080097ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80097ac:	b580      	push	{r7, lr}
 80097ae:	b086      	sub	sp, #24
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	60f8      	str	r0, [r7, #12]
 80097b4:	60b9      	str	r1, [r7, #8]
 80097b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80097b8:	2300      	movs	r3, #0
 80097ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80097c2:	2b01      	cmp	r3, #1
 80097c4:	d101      	bne.n	80097ca <HAL_TIM_PWM_ConfigChannel+0x1e>
 80097c6:	2302      	movs	r3, #2
 80097c8:	e0ff      	b.n	80099ca <HAL_TIM_PWM_ConfigChannel+0x21e>
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	2201      	movs	r2, #1
 80097ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	2b14      	cmp	r3, #20
 80097d6:	f200 80f0 	bhi.w	80099ba <HAL_TIM_PWM_ConfigChannel+0x20e>
 80097da:	a201      	add	r2, pc, #4	@ (adr r2, 80097e0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80097dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097e0:	08009835 	.word	0x08009835
 80097e4:	080099bb 	.word	0x080099bb
 80097e8:	080099bb 	.word	0x080099bb
 80097ec:	080099bb 	.word	0x080099bb
 80097f0:	08009875 	.word	0x08009875
 80097f4:	080099bb 	.word	0x080099bb
 80097f8:	080099bb 	.word	0x080099bb
 80097fc:	080099bb 	.word	0x080099bb
 8009800:	080098b7 	.word	0x080098b7
 8009804:	080099bb 	.word	0x080099bb
 8009808:	080099bb 	.word	0x080099bb
 800980c:	080099bb 	.word	0x080099bb
 8009810:	080098f7 	.word	0x080098f7
 8009814:	080099bb 	.word	0x080099bb
 8009818:	080099bb 	.word	0x080099bb
 800981c:	080099bb 	.word	0x080099bb
 8009820:	08009939 	.word	0x08009939
 8009824:	080099bb 	.word	0x080099bb
 8009828:	080099bb 	.word	0x080099bb
 800982c:	080099bb 	.word	0x080099bb
 8009830:	08009979 	.word	0x08009979
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	68b9      	ldr	r1, [r7, #8]
 800983a:	4618      	mov	r0, r3
 800983c:	f000 f96a 	bl	8009b14 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	699a      	ldr	r2, [r3, #24]
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	f042 0208 	orr.w	r2, r2, #8
 800984e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	699a      	ldr	r2, [r3, #24]
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	f022 0204 	bic.w	r2, r2, #4
 800985e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	6999      	ldr	r1, [r3, #24]
 8009866:	68bb      	ldr	r3, [r7, #8]
 8009868:	691a      	ldr	r2, [r3, #16]
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	430a      	orrs	r2, r1
 8009870:	619a      	str	r2, [r3, #24]
      break;
 8009872:	e0a5      	b.n	80099c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	68b9      	ldr	r1, [r7, #8]
 800987a:	4618      	mov	r0, r3
 800987c:	f000 f9da 	bl	8009c34 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	699a      	ldr	r2, [r3, #24]
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800988e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	699a      	ldr	r2, [r3, #24]
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800989e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	6999      	ldr	r1, [r3, #24]
 80098a6:	68bb      	ldr	r3, [r7, #8]
 80098a8:	691b      	ldr	r3, [r3, #16]
 80098aa:	021a      	lsls	r2, r3, #8
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	430a      	orrs	r2, r1
 80098b2:	619a      	str	r2, [r3, #24]
      break;
 80098b4:	e084      	b.n	80099c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	68b9      	ldr	r1, [r7, #8]
 80098bc:	4618      	mov	r0, r3
 80098be:	f000 fa43 	bl	8009d48 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	69da      	ldr	r2, [r3, #28]
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	f042 0208 	orr.w	r2, r2, #8
 80098d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	69da      	ldr	r2, [r3, #28]
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f022 0204 	bic.w	r2, r2, #4
 80098e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	69d9      	ldr	r1, [r3, #28]
 80098e8:	68bb      	ldr	r3, [r7, #8]
 80098ea:	691a      	ldr	r2, [r3, #16]
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	430a      	orrs	r2, r1
 80098f2:	61da      	str	r2, [r3, #28]
      break;
 80098f4:	e064      	b.n	80099c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	68b9      	ldr	r1, [r7, #8]
 80098fc:	4618      	mov	r0, r3
 80098fe:	f000 faab 	bl	8009e58 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	69da      	ldr	r2, [r3, #28]
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009910:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	69da      	ldr	r2, [r3, #28]
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009920:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	69d9      	ldr	r1, [r3, #28]
 8009928:	68bb      	ldr	r3, [r7, #8]
 800992a:	691b      	ldr	r3, [r3, #16]
 800992c:	021a      	lsls	r2, r3, #8
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	430a      	orrs	r2, r1
 8009934:	61da      	str	r2, [r3, #28]
      break;
 8009936:	e043      	b.n	80099c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	68b9      	ldr	r1, [r7, #8]
 800993e:	4618      	mov	r0, r3
 8009940:	f000 faf4 	bl	8009f2c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	f042 0208 	orr.w	r2, r2, #8
 8009952:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	f022 0204 	bic.w	r2, r2, #4
 8009962:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800996a:	68bb      	ldr	r3, [r7, #8]
 800996c:	691a      	ldr	r2, [r3, #16]
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	430a      	orrs	r2, r1
 8009974:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009976:	e023      	b.n	80099c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	68b9      	ldr	r1, [r7, #8]
 800997e:	4618      	mov	r0, r3
 8009980:	f000 fb38 	bl	8009ff4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009992:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80099a2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80099aa:	68bb      	ldr	r3, [r7, #8]
 80099ac:	691b      	ldr	r3, [r3, #16]
 80099ae:	021a      	lsls	r2, r3, #8
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	430a      	orrs	r2, r1
 80099b6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80099b8:	e002      	b.n	80099c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80099ba:	2301      	movs	r3, #1
 80099bc:	75fb      	strb	r3, [r7, #23]
      break;
 80099be:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	2200      	movs	r2, #0
 80099c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80099c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80099ca:	4618      	mov	r0, r3
 80099cc:	3718      	adds	r7, #24
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}
 80099d2:	bf00      	nop

080099d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80099d4:	b480      	push	{r7}
 80099d6:	b085      	sub	sp, #20
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
 80099dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	4a43      	ldr	r2, [pc, #268]	@ (8009af4 <TIM_Base_SetConfig+0x120>)
 80099e8:	4293      	cmp	r3, r2
 80099ea:	d013      	beq.n	8009a14 <TIM_Base_SetConfig+0x40>
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80099f2:	d00f      	beq.n	8009a14 <TIM_Base_SetConfig+0x40>
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	4a40      	ldr	r2, [pc, #256]	@ (8009af8 <TIM_Base_SetConfig+0x124>)
 80099f8:	4293      	cmp	r3, r2
 80099fa:	d00b      	beq.n	8009a14 <TIM_Base_SetConfig+0x40>
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	4a3f      	ldr	r2, [pc, #252]	@ (8009afc <TIM_Base_SetConfig+0x128>)
 8009a00:	4293      	cmp	r3, r2
 8009a02:	d007      	beq.n	8009a14 <TIM_Base_SetConfig+0x40>
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	4a3e      	ldr	r2, [pc, #248]	@ (8009b00 <TIM_Base_SetConfig+0x12c>)
 8009a08:	4293      	cmp	r3, r2
 8009a0a:	d003      	beq.n	8009a14 <TIM_Base_SetConfig+0x40>
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	4a3d      	ldr	r2, [pc, #244]	@ (8009b04 <TIM_Base_SetConfig+0x130>)
 8009a10:	4293      	cmp	r3, r2
 8009a12:	d108      	bne.n	8009a26 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009a1c:	683b      	ldr	r3, [r7, #0]
 8009a1e:	685b      	ldr	r3, [r3, #4]
 8009a20:	68fa      	ldr	r2, [r7, #12]
 8009a22:	4313      	orrs	r3, r2
 8009a24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	4a32      	ldr	r2, [pc, #200]	@ (8009af4 <TIM_Base_SetConfig+0x120>)
 8009a2a:	4293      	cmp	r3, r2
 8009a2c:	d01f      	beq.n	8009a6e <TIM_Base_SetConfig+0x9a>
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a34:	d01b      	beq.n	8009a6e <TIM_Base_SetConfig+0x9a>
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	4a2f      	ldr	r2, [pc, #188]	@ (8009af8 <TIM_Base_SetConfig+0x124>)
 8009a3a:	4293      	cmp	r3, r2
 8009a3c:	d017      	beq.n	8009a6e <TIM_Base_SetConfig+0x9a>
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	4a2e      	ldr	r2, [pc, #184]	@ (8009afc <TIM_Base_SetConfig+0x128>)
 8009a42:	4293      	cmp	r3, r2
 8009a44:	d013      	beq.n	8009a6e <TIM_Base_SetConfig+0x9a>
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	4a2d      	ldr	r2, [pc, #180]	@ (8009b00 <TIM_Base_SetConfig+0x12c>)
 8009a4a:	4293      	cmp	r3, r2
 8009a4c:	d00f      	beq.n	8009a6e <TIM_Base_SetConfig+0x9a>
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	4a2c      	ldr	r2, [pc, #176]	@ (8009b04 <TIM_Base_SetConfig+0x130>)
 8009a52:	4293      	cmp	r3, r2
 8009a54:	d00b      	beq.n	8009a6e <TIM_Base_SetConfig+0x9a>
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	4a2b      	ldr	r2, [pc, #172]	@ (8009b08 <TIM_Base_SetConfig+0x134>)
 8009a5a:	4293      	cmp	r3, r2
 8009a5c:	d007      	beq.n	8009a6e <TIM_Base_SetConfig+0x9a>
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	4a2a      	ldr	r2, [pc, #168]	@ (8009b0c <TIM_Base_SetConfig+0x138>)
 8009a62:	4293      	cmp	r3, r2
 8009a64:	d003      	beq.n	8009a6e <TIM_Base_SetConfig+0x9a>
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	4a29      	ldr	r2, [pc, #164]	@ (8009b10 <TIM_Base_SetConfig+0x13c>)
 8009a6a:	4293      	cmp	r3, r2
 8009a6c:	d108      	bne.n	8009a80 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009a74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009a76:	683b      	ldr	r3, [r7, #0]
 8009a78:	68db      	ldr	r3, [r3, #12]
 8009a7a:	68fa      	ldr	r2, [r7, #12]
 8009a7c:	4313      	orrs	r3, r2
 8009a7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	695b      	ldr	r3, [r3, #20]
 8009a8a:	4313      	orrs	r3, r2
 8009a8c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	689a      	ldr	r2, [r3, #8]
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009a96:	683b      	ldr	r3, [r7, #0]
 8009a98:	681a      	ldr	r2, [r3, #0]
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	4a14      	ldr	r2, [pc, #80]	@ (8009af4 <TIM_Base_SetConfig+0x120>)
 8009aa2:	4293      	cmp	r3, r2
 8009aa4:	d00f      	beq.n	8009ac6 <TIM_Base_SetConfig+0xf2>
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	4a16      	ldr	r2, [pc, #88]	@ (8009b04 <TIM_Base_SetConfig+0x130>)
 8009aaa:	4293      	cmp	r3, r2
 8009aac:	d00b      	beq.n	8009ac6 <TIM_Base_SetConfig+0xf2>
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	4a15      	ldr	r2, [pc, #84]	@ (8009b08 <TIM_Base_SetConfig+0x134>)
 8009ab2:	4293      	cmp	r3, r2
 8009ab4:	d007      	beq.n	8009ac6 <TIM_Base_SetConfig+0xf2>
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	4a14      	ldr	r2, [pc, #80]	@ (8009b0c <TIM_Base_SetConfig+0x138>)
 8009aba:	4293      	cmp	r3, r2
 8009abc:	d003      	beq.n	8009ac6 <TIM_Base_SetConfig+0xf2>
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	4a13      	ldr	r2, [pc, #76]	@ (8009b10 <TIM_Base_SetConfig+0x13c>)
 8009ac2:	4293      	cmp	r3, r2
 8009ac4:	d103      	bne.n	8009ace <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	691a      	ldr	r2, [r3, #16]
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	f043 0204 	orr.w	r2, r3, #4
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	2201      	movs	r2, #1
 8009ade:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	68fa      	ldr	r2, [r7, #12]
 8009ae4:	601a      	str	r2, [r3, #0]
}
 8009ae6:	bf00      	nop
 8009ae8:	3714      	adds	r7, #20
 8009aea:	46bd      	mov	sp, r7
 8009aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af0:	4770      	bx	lr
 8009af2:	bf00      	nop
 8009af4:	40010000 	.word	0x40010000
 8009af8:	40000400 	.word	0x40000400
 8009afc:	40000800 	.word	0x40000800
 8009b00:	40000c00 	.word	0x40000c00
 8009b04:	40010400 	.word	0x40010400
 8009b08:	40014000 	.word	0x40014000
 8009b0c:	40014400 	.word	0x40014400
 8009b10:	40014800 	.word	0x40014800

08009b14 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009b14:	b480      	push	{r7}
 8009b16:	b087      	sub	sp, #28
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	6078      	str	r0, [r7, #4]
 8009b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	6a1b      	ldr	r3, [r3, #32]
 8009b22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	6a1b      	ldr	r3, [r3, #32]
 8009b28:	f023 0201 	bic.w	r2, r3, #1
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	685b      	ldr	r3, [r3, #4]
 8009b34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	699b      	ldr	r3, [r3, #24]
 8009b3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009b3c:	68fa      	ldr	r2, [r7, #12]
 8009b3e:	4b37      	ldr	r3, [pc, #220]	@ (8009c1c <TIM_OC1_SetConfig+0x108>)
 8009b40:	4013      	ands	r3, r2
 8009b42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	f023 0303 	bic.w	r3, r3, #3
 8009b4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009b4c:	683b      	ldr	r3, [r7, #0]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	68fa      	ldr	r2, [r7, #12]
 8009b52:	4313      	orrs	r3, r2
 8009b54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009b56:	697b      	ldr	r3, [r7, #20]
 8009b58:	f023 0302 	bic.w	r3, r3, #2
 8009b5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009b5e:	683b      	ldr	r3, [r7, #0]
 8009b60:	689b      	ldr	r3, [r3, #8]
 8009b62:	697a      	ldr	r2, [r7, #20]
 8009b64:	4313      	orrs	r3, r2
 8009b66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	4a2d      	ldr	r2, [pc, #180]	@ (8009c20 <TIM_OC1_SetConfig+0x10c>)
 8009b6c:	4293      	cmp	r3, r2
 8009b6e:	d00f      	beq.n	8009b90 <TIM_OC1_SetConfig+0x7c>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	4a2c      	ldr	r2, [pc, #176]	@ (8009c24 <TIM_OC1_SetConfig+0x110>)
 8009b74:	4293      	cmp	r3, r2
 8009b76:	d00b      	beq.n	8009b90 <TIM_OC1_SetConfig+0x7c>
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	4a2b      	ldr	r2, [pc, #172]	@ (8009c28 <TIM_OC1_SetConfig+0x114>)
 8009b7c:	4293      	cmp	r3, r2
 8009b7e:	d007      	beq.n	8009b90 <TIM_OC1_SetConfig+0x7c>
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	4a2a      	ldr	r2, [pc, #168]	@ (8009c2c <TIM_OC1_SetConfig+0x118>)
 8009b84:	4293      	cmp	r3, r2
 8009b86:	d003      	beq.n	8009b90 <TIM_OC1_SetConfig+0x7c>
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	4a29      	ldr	r2, [pc, #164]	@ (8009c30 <TIM_OC1_SetConfig+0x11c>)
 8009b8c:	4293      	cmp	r3, r2
 8009b8e:	d10c      	bne.n	8009baa <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009b90:	697b      	ldr	r3, [r7, #20]
 8009b92:	f023 0308 	bic.w	r3, r3, #8
 8009b96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	68db      	ldr	r3, [r3, #12]
 8009b9c:	697a      	ldr	r2, [r7, #20]
 8009b9e:	4313      	orrs	r3, r2
 8009ba0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009ba2:	697b      	ldr	r3, [r7, #20]
 8009ba4:	f023 0304 	bic.w	r3, r3, #4
 8009ba8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	4a1c      	ldr	r2, [pc, #112]	@ (8009c20 <TIM_OC1_SetConfig+0x10c>)
 8009bae:	4293      	cmp	r3, r2
 8009bb0:	d00f      	beq.n	8009bd2 <TIM_OC1_SetConfig+0xbe>
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	4a1b      	ldr	r2, [pc, #108]	@ (8009c24 <TIM_OC1_SetConfig+0x110>)
 8009bb6:	4293      	cmp	r3, r2
 8009bb8:	d00b      	beq.n	8009bd2 <TIM_OC1_SetConfig+0xbe>
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	4a1a      	ldr	r2, [pc, #104]	@ (8009c28 <TIM_OC1_SetConfig+0x114>)
 8009bbe:	4293      	cmp	r3, r2
 8009bc0:	d007      	beq.n	8009bd2 <TIM_OC1_SetConfig+0xbe>
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	4a19      	ldr	r2, [pc, #100]	@ (8009c2c <TIM_OC1_SetConfig+0x118>)
 8009bc6:	4293      	cmp	r3, r2
 8009bc8:	d003      	beq.n	8009bd2 <TIM_OC1_SetConfig+0xbe>
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	4a18      	ldr	r2, [pc, #96]	@ (8009c30 <TIM_OC1_SetConfig+0x11c>)
 8009bce:	4293      	cmp	r3, r2
 8009bd0:	d111      	bne.n	8009bf6 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009bd2:	693b      	ldr	r3, [r7, #16]
 8009bd4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009bd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009bda:	693b      	ldr	r3, [r7, #16]
 8009bdc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009be0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	695b      	ldr	r3, [r3, #20]
 8009be6:	693a      	ldr	r2, [r7, #16]
 8009be8:	4313      	orrs	r3, r2
 8009bea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009bec:	683b      	ldr	r3, [r7, #0]
 8009bee:	699b      	ldr	r3, [r3, #24]
 8009bf0:	693a      	ldr	r2, [r7, #16]
 8009bf2:	4313      	orrs	r3, r2
 8009bf4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	693a      	ldr	r2, [r7, #16]
 8009bfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	68fa      	ldr	r2, [r7, #12]
 8009c00:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	685a      	ldr	r2, [r3, #4]
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	697a      	ldr	r2, [r7, #20]
 8009c0e:	621a      	str	r2, [r3, #32]
}
 8009c10:	bf00      	nop
 8009c12:	371c      	adds	r7, #28
 8009c14:	46bd      	mov	sp, r7
 8009c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1a:	4770      	bx	lr
 8009c1c:	fffeff8f 	.word	0xfffeff8f
 8009c20:	40010000 	.word	0x40010000
 8009c24:	40010400 	.word	0x40010400
 8009c28:	40014000 	.word	0x40014000
 8009c2c:	40014400 	.word	0x40014400
 8009c30:	40014800 	.word	0x40014800

08009c34 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009c34:	b480      	push	{r7}
 8009c36:	b087      	sub	sp, #28
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
 8009c3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	6a1b      	ldr	r3, [r3, #32]
 8009c42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	6a1b      	ldr	r3, [r3, #32]
 8009c48:	f023 0210 	bic.w	r2, r3, #16
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	685b      	ldr	r3, [r3, #4]
 8009c54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	699b      	ldr	r3, [r3, #24]
 8009c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009c5c:	68fa      	ldr	r2, [r7, #12]
 8009c5e:	4b34      	ldr	r3, [pc, #208]	@ (8009d30 <TIM_OC2_SetConfig+0xfc>)
 8009c60:	4013      	ands	r3, r2
 8009c62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009c6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009c6c:	683b      	ldr	r3, [r7, #0]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	021b      	lsls	r3, r3, #8
 8009c72:	68fa      	ldr	r2, [r7, #12]
 8009c74:	4313      	orrs	r3, r2
 8009c76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009c78:	697b      	ldr	r3, [r7, #20]
 8009c7a:	f023 0320 	bic.w	r3, r3, #32
 8009c7e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009c80:	683b      	ldr	r3, [r7, #0]
 8009c82:	689b      	ldr	r3, [r3, #8]
 8009c84:	011b      	lsls	r3, r3, #4
 8009c86:	697a      	ldr	r2, [r7, #20]
 8009c88:	4313      	orrs	r3, r2
 8009c8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	4a29      	ldr	r2, [pc, #164]	@ (8009d34 <TIM_OC2_SetConfig+0x100>)
 8009c90:	4293      	cmp	r3, r2
 8009c92:	d003      	beq.n	8009c9c <TIM_OC2_SetConfig+0x68>
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	4a28      	ldr	r2, [pc, #160]	@ (8009d38 <TIM_OC2_SetConfig+0x104>)
 8009c98:	4293      	cmp	r3, r2
 8009c9a:	d10d      	bne.n	8009cb8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009c9c:	697b      	ldr	r3, [r7, #20]
 8009c9e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009ca2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009ca4:	683b      	ldr	r3, [r7, #0]
 8009ca6:	68db      	ldr	r3, [r3, #12]
 8009ca8:	011b      	lsls	r3, r3, #4
 8009caa:	697a      	ldr	r2, [r7, #20]
 8009cac:	4313      	orrs	r3, r2
 8009cae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009cb0:	697b      	ldr	r3, [r7, #20]
 8009cb2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009cb6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	4a1e      	ldr	r2, [pc, #120]	@ (8009d34 <TIM_OC2_SetConfig+0x100>)
 8009cbc:	4293      	cmp	r3, r2
 8009cbe:	d00f      	beq.n	8009ce0 <TIM_OC2_SetConfig+0xac>
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	4a1d      	ldr	r2, [pc, #116]	@ (8009d38 <TIM_OC2_SetConfig+0x104>)
 8009cc4:	4293      	cmp	r3, r2
 8009cc6:	d00b      	beq.n	8009ce0 <TIM_OC2_SetConfig+0xac>
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	4a1c      	ldr	r2, [pc, #112]	@ (8009d3c <TIM_OC2_SetConfig+0x108>)
 8009ccc:	4293      	cmp	r3, r2
 8009cce:	d007      	beq.n	8009ce0 <TIM_OC2_SetConfig+0xac>
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	4a1b      	ldr	r2, [pc, #108]	@ (8009d40 <TIM_OC2_SetConfig+0x10c>)
 8009cd4:	4293      	cmp	r3, r2
 8009cd6:	d003      	beq.n	8009ce0 <TIM_OC2_SetConfig+0xac>
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	4a1a      	ldr	r2, [pc, #104]	@ (8009d44 <TIM_OC2_SetConfig+0x110>)
 8009cdc:	4293      	cmp	r3, r2
 8009cde:	d113      	bne.n	8009d08 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009ce0:	693b      	ldr	r3, [r7, #16]
 8009ce2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009ce6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009ce8:	693b      	ldr	r3, [r7, #16]
 8009cea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009cee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009cf0:	683b      	ldr	r3, [r7, #0]
 8009cf2:	695b      	ldr	r3, [r3, #20]
 8009cf4:	009b      	lsls	r3, r3, #2
 8009cf6:	693a      	ldr	r2, [r7, #16]
 8009cf8:	4313      	orrs	r3, r2
 8009cfa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009cfc:	683b      	ldr	r3, [r7, #0]
 8009cfe:	699b      	ldr	r3, [r3, #24]
 8009d00:	009b      	lsls	r3, r3, #2
 8009d02:	693a      	ldr	r2, [r7, #16]
 8009d04:	4313      	orrs	r3, r2
 8009d06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	693a      	ldr	r2, [r7, #16]
 8009d0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	68fa      	ldr	r2, [r7, #12]
 8009d12:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009d14:	683b      	ldr	r3, [r7, #0]
 8009d16:	685a      	ldr	r2, [r3, #4]
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	697a      	ldr	r2, [r7, #20]
 8009d20:	621a      	str	r2, [r3, #32]
}
 8009d22:	bf00      	nop
 8009d24:	371c      	adds	r7, #28
 8009d26:	46bd      	mov	sp, r7
 8009d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2c:	4770      	bx	lr
 8009d2e:	bf00      	nop
 8009d30:	feff8fff 	.word	0xfeff8fff
 8009d34:	40010000 	.word	0x40010000
 8009d38:	40010400 	.word	0x40010400
 8009d3c:	40014000 	.word	0x40014000
 8009d40:	40014400 	.word	0x40014400
 8009d44:	40014800 	.word	0x40014800

08009d48 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009d48:	b480      	push	{r7}
 8009d4a:	b087      	sub	sp, #28
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
 8009d50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	6a1b      	ldr	r3, [r3, #32]
 8009d56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	6a1b      	ldr	r3, [r3, #32]
 8009d5c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	685b      	ldr	r3, [r3, #4]
 8009d68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	69db      	ldr	r3, [r3, #28]
 8009d6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009d70:	68fa      	ldr	r2, [r7, #12]
 8009d72:	4b33      	ldr	r3, [pc, #204]	@ (8009e40 <TIM_OC3_SetConfig+0xf8>)
 8009d74:	4013      	ands	r3, r2
 8009d76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	f023 0303 	bic.w	r3, r3, #3
 8009d7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009d80:	683b      	ldr	r3, [r7, #0]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	68fa      	ldr	r2, [r7, #12]
 8009d86:	4313      	orrs	r3, r2
 8009d88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009d8a:	697b      	ldr	r3, [r7, #20]
 8009d8c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009d90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009d92:	683b      	ldr	r3, [r7, #0]
 8009d94:	689b      	ldr	r3, [r3, #8]
 8009d96:	021b      	lsls	r3, r3, #8
 8009d98:	697a      	ldr	r2, [r7, #20]
 8009d9a:	4313      	orrs	r3, r2
 8009d9c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	4a28      	ldr	r2, [pc, #160]	@ (8009e44 <TIM_OC3_SetConfig+0xfc>)
 8009da2:	4293      	cmp	r3, r2
 8009da4:	d003      	beq.n	8009dae <TIM_OC3_SetConfig+0x66>
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	4a27      	ldr	r2, [pc, #156]	@ (8009e48 <TIM_OC3_SetConfig+0x100>)
 8009daa:	4293      	cmp	r3, r2
 8009dac:	d10d      	bne.n	8009dca <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009dae:	697b      	ldr	r3, [r7, #20]
 8009db0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009db4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009db6:	683b      	ldr	r3, [r7, #0]
 8009db8:	68db      	ldr	r3, [r3, #12]
 8009dba:	021b      	lsls	r3, r3, #8
 8009dbc:	697a      	ldr	r2, [r7, #20]
 8009dbe:	4313      	orrs	r3, r2
 8009dc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009dc2:	697b      	ldr	r3, [r7, #20]
 8009dc4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009dc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	4a1d      	ldr	r2, [pc, #116]	@ (8009e44 <TIM_OC3_SetConfig+0xfc>)
 8009dce:	4293      	cmp	r3, r2
 8009dd0:	d00f      	beq.n	8009df2 <TIM_OC3_SetConfig+0xaa>
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	4a1c      	ldr	r2, [pc, #112]	@ (8009e48 <TIM_OC3_SetConfig+0x100>)
 8009dd6:	4293      	cmp	r3, r2
 8009dd8:	d00b      	beq.n	8009df2 <TIM_OC3_SetConfig+0xaa>
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	4a1b      	ldr	r2, [pc, #108]	@ (8009e4c <TIM_OC3_SetConfig+0x104>)
 8009dde:	4293      	cmp	r3, r2
 8009de0:	d007      	beq.n	8009df2 <TIM_OC3_SetConfig+0xaa>
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	4a1a      	ldr	r2, [pc, #104]	@ (8009e50 <TIM_OC3_SetConfig+0x108>)
 8009de6:	4293      	cmp	r3, r2
 8009de8:	d003      	beq.n	8009df2 <TIM_OC3_SetConfig+0xaa>
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	4a19      	ldr	r2, [pc, #100]	@ (8009e54 <TIM_OC3_SetConfig+0x10c>)
 8009dee:	4293      	cmp	r3, r2
 8009df0:	d113      	bne.n	8009e1a <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009df2:	693b      	ldr	r3, [r7, #16]
 8009df4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009df8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009dfa:	693b      	ldr	r3, [r7, #16]
 8009dfc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009e00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009e02:	683b      	ldr	r3, [r7, #0]
 8009e04:	695b      	ldr	r3, [r3, #20]
 8009e06:	011b      	lsls	r3, r3, #4
 8009e08:	693a      	ldr	r2, [r7, #16]
 8009e0a:	4313      	orrs	r3, r2
 8009e0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009e0e:	683b      	ldr	r3, [r7, #0]
 8009e10:	699b      	ldr	r3, [r3, #24]
 8009e12:	011b      	lsls	r3, r3, #4
 8009e14:	693a      	ldr	r2, [r7, #16]
 8009e16:	4313      	orrs	r3, r2
 8009e18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	693a      	ldr	r2, [r7, #16]
 8009e1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	68fa      	ldr	r2, [r7, #12]
 8009e24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009e26:	683b      	ldr	r3, [r7, #0]
 8009e28:	685a      	ldr	r2, [r3, #4]
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	697a      	ldr	r2, [r7, #20]
 8009e32:	621a      	str	r2, [r3, #32]
}
 8009e34:	bf00      	nop
 8009e36:	371c      	adds	r7, #28
 8009e38:	46bd      	mov	sp, r7
 8009e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e3e:	4770      	bx	lr
 8009e40:	fffeff8f 	.word	0xfffeff8f
 8009e44:	40010000 	.word	0x40010000
 8009e48:	40010400 	.word	0x40010400
 8009e4c:	40014000 	.word	0x40014000
 8009e50:	40014400 	.word	0x40014400
 8009e54:	40014800 	.word	0x40014800

08009e58 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009e58:	b480      	push	{r7}
 8009e5a:	b087      	sub	sp, #28
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
 8009e60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	6a1b      	ldr	r3, [r3, #32]
 8009e66:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	6a1b      	ldr	r3, [r3, #32]
 8009e6c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	685b      	ldr	r3, [r3, #4]
 8009e78:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	69db      	ldr	r3, [r3, #28]
 8009e7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009e80:	68fa      	ldr	r2, [r7, #12]
 8009e82:	4b24      	ldr	r3, [pc, #144]	@ (8009f14 <TIM_OC4_SetConfig+0xbc>)
 8009e84:	4013      	ands	r3, r2
 8009e86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009e8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009e90:	683b      	ldr	r3, [r7, #0]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	021b      	lsls	r3, r3, #8
 8009e96:	68fa      	ldr	r2, [r7, #12]
 8009e98:	4313      	orrs	r3, r2
 8009e9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009e9c:	693b      	ldr	r3, [r7, #16]
 8009e9e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009ea2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009ea4:	683b      	ldr	r3, [r7, #0]
 8009ea6:	689b      	ldr	r3, [r3, #8]
 8009ea8:	031b      	lsls	r3, r3, #12
 8009eaa:	693a      	ldr	r2, [r7, #16]
 8009eac:	4313      	orrs	r3, r2
 8009eae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	4a19      	ldr	r2, [pc, #100]	@ (8009f18 <TIM_OC4_SetConfig+0xc0>)
 8009eb4:	4293      	cmp	r3, r2
 8009eb6:	d00f      	beq.n	8009ed8 <TIM_OC4_SetConfig+0x80>
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	4a18      	ldr	r2, [pc, #96]	@ (8009f1c <TIM_OC4_SetConfig+0xc4>)
 8009ebc:	4293      	cmp	r3, r2
 8009ebe:	d00b      	beq.n	8009ed8 <TIM_OC4_SetConfig+0x80>
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	4a17      	ldr	r2, [pc, #92]	@ (8009f20 <TIM_OC4_SetConfig+0xc8>)
 8009ec4:	4293      	cmp	r3, r2
 8009ec6:	d007      	beq.n	8009ed8 <TIM_OC4_SetConfig+0x80>
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	4a16      	ldr	r2, [pc, #88]	@ (8009f24 <TIM_OC4_SetConfig+0xcc>)
 8009ecc:	4293      	cmp	r3, r2
 8009ece:	d003      	beq.n	8009ed8 <TIM_OC4_SetConfig+0x80>
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	4a15      	ldr	r2, [pc, #84]	@ (8009f28 <TIM_OC4_SetConfig+0xd0>)
 8009ed4:	4293      	cmp	r3, r2
 8009ed6:	d109      	bne.n	8009eec <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009ed8:	697b      	ldr	r3, [r7, #20]
 8009eda:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009ede:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009ee0:	683b      	ldr	r3, [r7, #0]
 8009ee2:	695b      	ldr	r3, [r3, #20]
 8009ee4:	019b      	lsls	r3, r3, #6
 8009ee6:	697a      	ldr	r2, [r7, #20]
 8009ee8:	4313      	orrs	r3, r2
 8009eea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	697a      	ldr	r2, [r7, #20]
 8009ef0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	68fa      	ldr	r2, [r7, #12]
 8009ef6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009ef8:	683b      	ldr	r3, [r7, #0]
 8009efa:	685a      	ldr	r2, [r3, #4]
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	693a      	ldr	r2, [r7, #16]
 8009f04:	621a      	str	r2, [r3, #32]
}
 8009f06:	bf00      	nop
 8009f08:	371c      	adds	r7, #28
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f10:	4770      	bx	lr
 8009f12:	bf00      	nop
 8009f14:	feff8fff 	.word	0xfeff8fff
 8009f18:	40010000 	.word	0x40010000
 8009f1c:	40010400 	.word	0x40010400
 8009f20:	40014000 	.word	0x40014000
 8009f24:	40014400 	.word	0x40014400
 8009f28:	40014800 	.word	0x40014800

08009f2c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009f2c:	b480      	push	{r7}
 8009f2e:	b087      	sub	sp, #28
 8009f30:	af00      	add	r7, sp, #0
 8009f32:	6078      	str	r0, [r7, #4]
 8009f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	6a1b      	ldr	r3, [r3, #32]
 8009f3a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	6a1b      	ldr	r3, [r3, #32]
 8009f40:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	685b      	ldr	r3, [r3, #4]
 8009f4c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009f54:	68fa      	ldr	r2, [r7, #12]
 8009f56:	4b21      	ldr	r3, [pc, #132]	@ (8009fdc <TIM_OC5_SetConfig+0xb0>)
 8009f58:	4013      	ands	r3, r2
 8009f5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009f5c:	683b      	ldr	r3, [r7, #0]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	68fa      	ldr	r2, [r7, #12]
 8009f62:	4313      	orrs	r3, r2
 8009f64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009f66:	693b      	ldr	r3, [r7, #16]
 8009f68:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009f6c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	689b      	ldr	r3, [r3, #8]
 8009f72:	041b      	lsls	r3, r3, #16
 8009f74:	693a      	ldr	r2, [r7, #16]
 8009f76:	4313      	orrs	r3, r2
 8009f78:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	4a18      	ldr	r2, [pc, #96]	@ (8009fe0 <TIM_OC5_SetConfig+0xb4>)
 8009f7e:	4293      	cmp	r3, r2
 8009f80:	d00f      	beq.n	8009fa2 <TIM_OC5_SetConfig+0x76>
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	4a17      	ldr	r2, [pc, #92]	@ (8009fe4 <TIM_OC5_SetConfig+0xb8>)
 8009f86:	4293      	cmp	r3, r2
 8009f88:	d00b      	beq.n	8009fa2 <TIM_OC5_SetConfig+0x76>
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	4a16      	ldr	r2, [pc, #88]	@ (8009fe8 <TIM_OC5_SetConfig+0xbc>)
 8009f8e:	4293      	cmp	r3, r2
 8009f90:	d007      	beq.n	8009fa2 <TIM_OC5_SetConfig+0x76>
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	4a15      	ldr	r2, [pc, #84]	@ (8009fec <TIM_OC5_SetConfig+0xc0>)
 8009f96:	4293      	cmp	r3, r2
 8009f98:	d003      	beq.n	8009fa2 <TIM_OC5_SetConfig+0x76>
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	4a14      	ldr	r2, [pc, #80]	@ (8009ff0 <TIM_OC5_SetConfig+0xc4>)
 8009f9e:	4293      	cmp	r3, r2
 8009fa0:	d109      	bne.n	8009fb6 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009fa2:	697b      	ldr	r3, [r7, #20]
 8009fa4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009fa8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009faa:	683b      	ldr	r3, [r7, #0]
 8009fac:	695b      	ldr	r3, [r3, #20]
 8009fae:	021b      	lsls	r3, r3, #8
 8009fb0:	697a      	ldr	r2, [r7, #20]
 8009fb2:	4313      	orrs	r3, r2
 8009fb4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	697a      	ldr	r2, [r7, #20]
 8009fba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	68fa      	ldr	r2, [r7, #12]
 8009fc0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009fc2:	683b      	ldr	r3, [r7, #0]
 8009fc4:	685a      	ldr	r2, [r3, #4]
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	693a      	ldr	r2, [r7, #16]
 8009fce:	621a      	str	r2, [r3, #32]
}
 8009fd0:	bf00      	nop
 8009fd2:	371c      	adds	r7, #28
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fda:	4770      	bx	lr
 8009fdc:	fffeff8f 	.word	0xfffeff8f
 8009fe0:	40010000 	.word	0x40010000
 8009fe4:	40010400 	.word	0x40010400
 8009fe8:	40014000 	.word	0x40014000
 8009fec:	40014400 	.word	0x40014400
 8009ff0:	40014800 	.word	0x40014800

08009ff4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009ff4:	b480      	push	{r7}
 8009ff6:	b087      	sub	sp, #28
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	6078      	str	r0, [r7, #4]
 8009ffc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	6a1b      	ldr	r3, [r3, #32]
 800a002:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	6a1b      	ldr	r3, [r3, #32]
 800a008:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	685b      	ldr	r3, [r3, #4]
 800a014:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a01a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a01c:	68fa      	ldr	r2, [r7, #12]
 800a01e:	4b22      	ldr	r3, [pc, #136]	@ (800a0a8 <TIM_OC6_SetConfig+0xb4>)
 800a020:	4013      	ands	r3, r2
 800a022:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a024:	683b      	ldr	r3, [r7, #0]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	021b      	lsls	r3, r3, #8
 800a02a:	68fa      	ldr	r2, [r7, #12]
 800a02c:	4313      	orrs	r3, r2
 800a02e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a030:	693b      	ldr	r3, [r7, #16]
 800a032:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a036:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a038:	683b      	ldr	r3, [r7, #0]
 800a03a:	689b      	ldr	r3, [r3, #8]
 800a03c:	051b      	lsls	r3, r3, #20
 800a03e:	693a      	ldr	r2, [r7, #16]
 800a040:	4313      	orrs	r3, r2
 800a042:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	4a19      	ldr	r2, [pc, #100]	@ (800a0ac <TIM_OC6_SetConfig+0xb8>)
 800a048:	4293      	cmp	r3, r2
 800a04a:	d00f      	beq.n	800a06c <TIM_OC6_SetConfig+0x78>
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	4a18      	ldr	r2, [pc, #96]	@ (800a0b0 <TIM_OC6_SetConfig+0xbc>)
 800a050:	4293      	cmp	r3, r2
 800a052:	d00b      	beq.n	800a06c <TIM_OC6_SetConfig+0x78>
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	4a17      	ldr	r2, [pc, #92]	@ (800a0b4 <TIM_OC6_SetConfig+0xc0>)
 800a058:	4293      	cmp	r3, r2
 800a05a:	d007      	beq.n	800a06c <TIM_OC6_SetConfig+0x78>
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	4a16      	ldr	r2, [pc, #88]	@ (800a0b8 <TIM_OC6_SetConfig+0xc4>)
 800a060:	4293      	cmp	r3, r2
 800a062:	d003      	beq.n	800a06c <TIM_OC6_SetConfig+0x78>
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	4a15      	ldr	r2, [pc, #84]	@ (800a0bc <TIM_OC6_SetConfig+0xc8>)
 800a068:	4293      	cmp	r3, r2
 800a06a:	d109      	bne.n	800a080 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a06c:	697b      	ldr	r3, [r7, #20]
 800a06e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a072:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a074:	683b      	ldr	r3, [r7, #0]
 800a076:	695b      	ldr	r3, [r3, #20]
 800a078:	029b      	lsls	r3, r3, #10
 800a07a:	697a      	ldr	r2, [r7, #20]
 800a07c:	4313      	orrs	r3, r2
 800a07e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	697a      	ldr	r2, [r7, #20]
 800a084:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	68fa      	ldr	r2, [r7, #12]
 800a08a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	685a      	ldr	r2, [r3, #4]
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	693a      	ldr	r2, [r7, #16]
 800a098:	621a      	str	r2, [r3, #32]
}
 800a09a:	bf00      	nop
 800a09c:	371c      	adds	r7, #28
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a4:	4770      	bx	lr
 800a0a6:	bf00      	nop
 800a0a8:	feff8fff 	.word	0xfeff8fff
 800a0ac:	40010000 	.word	0x40010000
 800a0b0:	40010400 	.word	0x40010400
 800a0b4:	40014000 	.word	0x40014000
 800a0b8:	40014400 	.word	0x40014400
 800a0bc:	40014800 	.word	0x40014800

0800a0c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a0c0:	b480      	push	{r7}
 800a0c2:	b087      	sub	sp, #28
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	60f8      	str	r0, [r7, #12]
 800a0c8:	60b9      	str	r1, [r7, #8]
 800a0ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a0cc:	68bb      	ldr	r3, [r7, #8]
 800a0ce:	f003 031f 	and.w	r3, r3, #31
 800a0d2:	2201      	movs	r2, #1
 800a0d4:	fa02 f303 	lsl.w	r3, r2, r3
 800a0d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	6a1a      	ldr	r2, [r3, #32]
 800a0de:	697b      	ldr	r3, [r7, #20]
 800a0e0:	43db      	mvns	r3, r3
 800a0e2:	401a      	ands	r2, r3
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	6a1a      	ldr	r2, [r3, #32]
 800a0ec:	68bb      	ldr	r3, [r7, #8]
 800a0ee:	f003 031f 	and.w	r3, r3, #31
 800a0f2:	6879      	ldr	r1, [r7, #4]
 800a0f4:	fa01 f303 	lsl.w	r3, r1, r3
 800a0f8:	431a      	orrs	r2, r3
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	621a      	str	r2, [r3, #32]
}
 800a0fe:	bf00      	nop
 800a100:	371c      	adds	r7, #28
 800a102:	46bd      	mov	sp, r7
 800a104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a108:	4770      	bx	lr
	...

0800a10c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a10c:	b480      	push	{r7}
 800a10e:	b085      	sub	sp, #20
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
 800a114:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a11c:	2b01      	cmp	r3, #1
 800a11e:	d101      	bne.n	800a124 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a120:	2302      	movs	r3, #2
 800a122:	e06d      	b.n	800a200 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	2201      	movs	r2, #1
 800a128:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	2202      	movs	r2, #2
 800a130:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	685b      	ldr	r3, [r3, #4]
 800a13a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	689b      	ldr	r3, [r3, #8]
 800a142:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	4a30      	ldr	r2, [pc, #192]	@ (800a20c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a14a:	4293      	cmp	r3, r2
 800a14c:	d004      	beq.n	800a158 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	4a2f      	ldr	r2, [pc, #188]	@ (800a210 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a154:	4293      	cmp	r3, r2
 800a156:	d108      	bne.n	800a16a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a15e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a160:	683b      	ldr	r3, [r7, #0]
 800a162:	685b      	ldr	r3, [r3, #4]
 800a164:	68fa      	ldr	r2, [r7, #12]
 800a166:	4313      	orrs	r3, r2
 800a168:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a170:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a172:	683b      	ldr	r3, [r7, #0]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	68fa      	ldr	r2, [r7, #12]
 800a178:	4313      	orrs	r3, r2
 800a17a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	68fa      	ldr	r2, [r7, #12]
 800a182:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	4a20      	ldr	r2, [pc, #128]	@ (800a20c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a18a:	4293      	cmp	r3, r2
 800a18c:	d022      	beq.n	800a1d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a196:	d01d      	beq.n	800a1d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	4a1d      	ldr	r2, [pc, #116]	@ (800a214 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a19e:	4293      	cmp	r3, r2
 800a1a0:	d018      	beq.n	800a1d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	4a1c      	ldr	r2, [pc, #112]	@ (800a218 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a1a8:	4293      	cmp	r3, r2
 800a1aa:	d013      	beq.n	800a1d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	4a1a      	ldr	r2, [pc, #104]	@ (800a21c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a1b2:	4293      	cmp	r3, r2
 800a1b4:	d00e      	beq.n	800a1d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	4a15      	ldr	r2, [pc, #84]	@ (800a210 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a1bc:	4293      	cmp	r3, r2
 800a1be:	d009      	beq.n	800a1d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	4a16      	ldr	r2, [pc, #88]	@ (800a220 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a1c6:	4293      	cmp	r3, r2
 800a1c8:	d004      	beq.n	800a1d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	4a15      	ldr	r2, [pc, #84]	@ (800a224 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a1d0:	4293      	cmp	r3, r2
 800a1d2:	d10c      	bne.n	800a1ee <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a1d4:	68bb      	ldr	r3, [r7, #8]
 800a1d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a1da:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a1dc:	683b      	ldr	r3, [r7, #0]
 800a1de:	689b      	ldr	r3, [r3, #8]
 800a1e0:	68ba      	ldr	r2, [r7, #8]
 800a1e2:	4313      	orrs	r3, r2
 800a1e4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	68ba      	ldr	r2, [r7, #8]
 800a1ec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	2201      	movs	r2, #1
 800a1f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	2200      	movs	r2, #0
 800a1fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a1fe:	2300      	movs	r3, #0
}
 800a200:	4618      	mov	r0, r3
 800a202:	3714      	adds	r7, #20
 800a204:	46bd      	mov	sp, r7
 800a206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20a:	4770      	bx	lr
 800a20c:	40010000 	.word	0x40010000
 800a210:	40010400 	.word	0x40010400
 800a214:	40000400 	.word	0x40000400
 800a218:	40000800 	.word	0x40000800
 800a21c:	40000c00 	.word	0x40000c00
 800a220:	40001800 	.word	0x40001800
 800a224:	40014000 	.word	0x40014000

0800a228 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800a228:	b084      	sub	sp, #16
 800a22a:	b480      	push	{r7}
 800a22c:	b085      	sub	sp, #20
 800a22e:	af00      	add	r7, sp, #0
 800a230:	6078      	str	r0, [r7, #4]
 800a232:	f107 001c 	add.w	r0, r7, #28
 800a236:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800a23a:	2300      	movs	r3, #0
 800a23c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 800a23e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 800a240:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 800a242:	431a      	orrs	r2, r3
             Init.BusWide             | \
 800a244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 800a246:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 800a248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 800a24a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800a24c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 800a24e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 800a250:	68fa      	ldr	r2, [r7, #12]
 800a252:	4313      	orrs	r3, r2
 800a254:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	685a      	ldr	r2, [r3, #4]
 800a25a:	4b07      	ldr	r3, [pc, #28]	@ (800a278 <SDMMC_Init+0x50>)
 800a25c:	4013      	ands	r3, r2
 800a25e:	68fa      	ldr	r2, [r7, #12]
 800a260:	431a      	orrs	r2, r3
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800a266:	2300      	movs	r3, #0
}
 800a268:	4618      	mov	r0, r3
 800a26a:	3714      	adds	r7, #20
 800a26c:	46bd      	mov	sp, r7
 800a26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a272:	b004      	add	sp, #16
 800a274:	4770      	bx	lr
 800a276:	bf00      	nop
 800a278:	ffc02c00 	.word	0xffc02c00

0800a27c <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 800a27c:	b480      	push	{r7}
 800a27e:	b083      	sub	sp, #12
 800a280:	af00      	add	r7, sp, #0
 800a282:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800a28a:	4618      	mov	r0, r3
 800a28c:	370c      	adds	r7, #12
 800a28e:	46bd      	mov	sp, r7
 800a290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a294:	4770      	bx	lr

0800a296 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 800a296:	b480      	push	{r7}
 800a298:	b083      	sub	sp, #12
 800a29a:	af00      	add	r7, sp, #0
 800a29c:	6078      	str	r0, [r7, #4]
 800a29e:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	681a      	ldr	r2, [r3, #0]
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800a2aa:	2300      	movs	r3, #0
}
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	370c      	adds	r7, #12
 800a2b0:	46bd      	mov	sp, r7
 800a2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b6:	4770      	bx	lr

0800a2b8 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800a2b8:	b480      	push	{r7}
 800a2ba:	b083      	sub	sp, #12
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	f043 0203 	orr.w	r2, r3, #3
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800a2cc:	2300      	movs	r3, #0
}
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	370c      	adds	r7, #12
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d8:	4770      	bx	lr

0800a2da <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 800a2da:	b480      	push	{r7}
 800a2dc:	b083      	sub	sp, #12
 800a2de:	af00      	add	r7, sp, #0
 800a2e0:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	f003 0303 	and.w	r3, r3, #3
}
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	370c      	adds	r7, #12
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f4:	4770      	bx	lr
	...

0800a2f8 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 800a2f8:	b480      	push	{r7}
 800a2fa:	b085      	sub	sp, #20
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	6078      	str	r0, [r7, #4]
 800a300:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a302:	2300      	movs	r3, #0
 800a304:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	681a      	ldr	r2, [r3, #0]
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800a30e:	683b      	ldr	r3, [r7, #0]
 800a310:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 800a312:	683b      	ldr	r3, [r7, #0]
 800a314:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800a316:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 800a318:	683b      	ldr	r3, [r7, #0]
 800a31a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 800a31c:	431a      	orrs	r2, r3
                       Command->CPSM);
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 800a322:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800a324:	68fa      	ldr	r2, [r7, #12]
 800a326:	4313      	orrs	r3, r2
 800a328:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	68da      	ldr	r2, [r3, #12]
 800a32e:	4b06      	ldr	r3, [pc, #24]	@ (800a348 <SDMMC_SendCommand+0x50>)
 800a330:	4013      	ands	r3, r2
 800a332:	68fa      	ldr	r2, [r7, #12]
 800a334:	431a      	orrs	r2, r3
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a33a:	2300      	movs	r3, #0
}
 800a33c:	4618      	mov	r0, r3
 800a33e:	3714      	adds	r7, #20
 800a340:	46bd      	mov	sp, r7
 800a342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a346:	4770      	bx	lr
 800a348:	fffee0c0 	.word	0xfffee0c0

0800a34c <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 800a34c:	b480      	push	{r7}
 800a34e:	b083      	sub	sp, #12
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	691b      	ldr	r3, [r3, #16]
 800a358:	b2db      	uxtb	r3, r3
}
 800a35a:	4618      	mov	r0, r3
 800a35c:	370c      	adds	r7, #12
 800a35e:	46bd      	mov	sp, r7
 800a360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a364:	4770      	bx	lr

0800a366 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800a366:	b480      	push	{r7}
 800a368:	b085      	sub	sp, #20
 800a36a:	af00      	add	r7, sp, #0
 800a36c:	6078      	str	r0, [r7, #4]
 800a36e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	3314      	adds	r3, #20
 800a374:	461a      	mov	r2, r3
 800a376:	683b      	ldr	r3, [r7, #0]
 800a378:	4413      	add	r3, r2
 800a37a:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	681b      	ldr	r3, [r3, #0]
}
 800a380:	4618      	mov	r0, r3
 800a382:	3714      	adds	r7, #20
 800a384:	46bd      	mov	sp, r7
 800a386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38a:	4770      	bx	lr

0800a38c <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 800a38c:	b480      	push	{r7}
 800a38e:	b085      	sub	sp, #20
 800a390:	af00      	add	r7, sp, #0
 800a392:	6078      	str	r0, [r7, #4]
 800a394:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a396:	2300      	movs	r3, #0
 800a398:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800a39a:	683b      	ldr	r3, [r7, #0]
 800a39c:	681a      	ldr	r2, [r3, #0]
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	685a      	ldr	r2, [r3, #4]
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 800a3ae:	683b      	ldr	r3, [r7, #0]
 800a3b0:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800a3b2:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 800a3b4:	683b      	ldr	r3, [r7, #0]
 800a3b6:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 800a3b8:	431a      	orrs	r2, r3
                       Data->DPSM);
 800a3ba:	683b      	ldr	r3, [r7, #0]
 800a3bc:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 800a3be:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800a3c0:	68fa      	ldr	r2, [r7, #12]
 800a3c2:	4313      	orrs	r3, r2
 800a3c4:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3ca:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	431a      	orrs	r2, r3
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800a3d6:	2300      	movs	r3, #0

}
 800a3d8:	4618      	mov	r0, r3
 800a3da:	3714      	adds	r7, #20
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e2:	4770      	bx	lr

0800a3e4 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800a3e4:	b580      	push	{r7, lr}
 800a3e6:	b088      	sub	sp, #32
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	6078      	str	r0, [r7, #4]
 800a3ec:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800a3ee:	683b      	ldr	r3, [r7, #0]
 800a3f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800a3f2:	2310      	movs	r3, #16
 800a3f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a3f6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a3fa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a3fc:	2300      	movs	r3, #0
 800a3fe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a400:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a404:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a406:	f107 0308 	add.w	r3, r7, #8
 800a40a:	4619      	mov	r1, r3
 800a40c:	6878      	ldr	r0, [r7, #4]
 800a40e:	f7ff ff73 	bl	800a2f8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800a412:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a416:	2110      	movs	r1, #16
 800a418:	6878      	ldr	r0, [r7, #4]
 800a41a:	f000 fa5f 	bl	800a8dc <SDMMC_GetCmdResp1>
 800a41e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a420:	69fb      	ldr	r3, [r7, #28]
}
 800a422:	4618      	mov	r0, r3
 800a424:	3720      	adds	r7, #32
 800a426:	46bd      	mov	sp, r7
 800a428:	bd80      	pop	{r7, pc}

0800a42a <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800a42a:	b580      	push	{r7, lr}
 800a42c:	b088      	sub	sp, #32
 800a42e:	af00      	add	r7, sp, #0
 800a430:	6078      	str	r0, [r7, #4]
 800a432:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a434:	683b      	ldr	r3, [r7, #0]
 800a436:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800a438:	2311      	movs	r3, #17
 800a43a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a43c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a440:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a442:	2300      	movs	r3, #0
 800a444:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a446:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a44a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a44c:	f107 0308 	add.w	r3, r7, #8
 800a450:	4619      	mov	r1, r3
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f7ff ff50 	bl	800a2f8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800a458:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a45c:	2111      	movs	r1, #17
 800a45e:	6878      	ldr	r0, [r7, #4]
 800a460:	f000 fa3c 	bl	800a8dc <SDMMC_GetCmdResp1>
 800a464:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a466:	69fb      	ldr	r3, [r7, #28]
}
 800a468:	4618      	mov	r0, r3
 800a46a:	3720      	adds	r7, #32
 800a46c:	46bd      	mov	sp, r7
 800a46e:	bd80      	pop	{r7, pc}

0800a470 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800a470:	b580      	push	{r7, lr}
 800a472:	b088      	sub	sp, #32
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
 800a478:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a47a:	683b      	ldr	r3, [r7, #0]
 800a47c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800a47e:	2312      	movs	r3, #18
 800a480:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a482:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a486:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a488:	2300      	movs	r3, #0
 800a48a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a48c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a490:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a492:	f107 0308 	add.w	r3, r7, #8
 800a496:	4619      	mov	r1, r3
 800a498:	6878      	ldr	r0, [r7, #4]
 800a49a:	f7ff ff2d 	bl	800a2f8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800a49e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a4a2:	2112      	movs	r1, #18
 800a4a4:	6878      	ldr	r0, [r7, #4]
 800a4a6:	f000 fa19 	bl	800a8dc <SDMMC_GetCmdResp1>
 800a4aa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a4ac:	69fb      	ldr	r3, [r7, #28]
}
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	3720      	adds	r7, #32
 800a4b2:	46bd      	mov	sp, r7
 800a4b4:	bd80      	pop	{r7, pc}

0800a4b6 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800a4b6:	b580      	push	{r7, lr}
 800a4b8:	b088      	sub	sp, #32
 800a4ba:	af00      	add	r7, sp, #0
 800a4bc:	6078      	str	r0, [r7, #4]
 800a4be:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a4c0:	683b      	ldr	r3, [r7, #0]
 800a4c2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800a4c4:	2318      	movs	r3, #24
 800a4c6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a4c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a4cc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a4d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a4d6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a4d8:	f107 0308 	add.w	r3, r7, #8
 800a4dc:	4619      	mov	r1, r3
 800a4de:	6878      	ldr	r0, [r7, #4]
 800a4e0:	f7ff ff0a 	bl	800a2f8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800a4e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a4e8:	2118      	movs	r1, #24
 800a4ea:	6878      	ldr	r0, [r7, #4]
 800a4ec:	f000 f9f6 	bl	800a8dc <SDMMC_GetCmdResp1>
 800a4f0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a4f2:	69fb      	ldr	r3, [r7, #28]
}
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	3720      	adds	r7, #32
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	bd80      	pop	{r7, pc}

0800a4fc <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800a4fc:	b580      	push	{r7, lr}
 800a4fe:	b088      	sub	sp, #32
 800a500:	af00      	add	r7, sp, #0
 800a502:	6078      	str	r0, [r7, #4]
 800a504:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a506:	683b      	ldr	r3, [r7, #0]
 800a508:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800a50a:	2319      	movs	r3, #25
 800a50c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a50e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a512:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a514:	2300      	movs	r3, #0
 800a516:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a518:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a51c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a51e:	f107 0308 	add.w	r3, r7, #8
 800a522:	4619      	mov	r1, r3
 800a524:	6878      	ldr	r0, [r7, #4]
 800a526:	f7ff fee7 	bl	800a2f8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800a52a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a52e:	2119      	movs	r1, #25
 800a530:	6878      	ldr	r0, [r7, #4]
 800a532:	f000 f9d3 	bl	800a8dc <SDMMC_GetCmdResp1>
 800a536:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a538:	69fb      	ldr	r3, [r7, #28]
}
 800a53a:	4618      	mov	r0, r3
 800a53c:	3720      	adds	r7, #32
 800a53e:	46bd      	mov	sp, r7
 800a540:	bd80      	pop	{r7, pc}
	...

0800a544 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800a544:	b580      	push	{r7, lr}
 800a546:	b088      	sub	sp, #32
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800a54c:	2300      	movs	r3, #0
 800a54e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800a550:	230c      	movs	r3, #12
 800a552:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a554:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a558:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a55a:	2300      	movs	r3, #0
 800a55c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a55e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a562:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	68db      	ldr	r3, [r3, #12]
 800a568:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	68db      	ldr	r3, [r3, #12]
 800a574:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a57c:	f107 0308 	add.w	r3, r7, #8
 800a580:	4619      	mov	r1, r3
 800a582:	6878      	ldr	r0, [r7, #4]
 800a584:	f7ff feb8 	bl	800a2f8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800a588:	4a0b      	ldr	r2, [pc, #44]	@ (800a5b8 <SDMMC_CmdStopTransfer+0x74>)
 800a58a:	210c      	movs	r1, #12
 800a58c:	6878      	ldr	r0, [r7, #4]
 800a58e:	f000 f9a5 	bl	800a8dc <SDMMC_GetCmdResp1>
 800a592:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	68db      	ldr	r3, [r3, #12]
 800a598:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800a5a0:	69fb      	ldr	r3, [r7, #28]
 800a5a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a5a6:	d101      	bne.n	800a5ac <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 800a5ac:	69fb      	ldr	r3, [r7, #28]
}
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	3720      	adds	r7, #32
 800a5b2:	46bd      	mov	sp, r7
 800a5b4:	bd80      	pop	{r7, pc}
 800a5b6:	bf00      	nop
 800a5b8:	05f5e100 	.word	0x05f5e100

0800a5bc <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 800a5bc:	b580      	push	{r7, lr}
 800a5be:	b088      	sub	sp, #32
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	6078      	str	r0, [r7, #4]
 800a5c4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800a5c6:	683b      	ldr	r3, [r7, #0]
 800a5c8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800a5ca:	2307      	movs	r3, #7
 800a5cc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a5ce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a5d2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a5d4:	2300      	movs	r3, #0
 800a5d6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a5d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a5dc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a5de:	f107 0308 	add.w	r3, r7, #8
 800a5e2:	4619      	mov	r1, r3
 800a5e4:	6878      	ldr	r0, [r7, #4]
 800a5e6:	f7ff fe87 	bl	800a2f8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800a5ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a5ee:	2107      	movs	r1, #7
 800a5f0:	6878      	ldr	r0, [r7, #4]
 800a5f2:	f000 f973 	bl	800a8dc <SDMMC_GetCmdResp1>
 800a5f6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a5f8:	69fb      	ldr	r3, [r7, #28]
}
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	3720      	adds	r7, #32
 800a5fe:	46bd      	mov	sp, r7
 800a600:	bd80      	pop	{r7, pc}

0800a602 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800a602:	b580      	push	{r7, lr}
 800a604:	b088      	sub	sp, #32
 800a606:	af00      	add	r7, sp, #0
 800a608:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800a60a:	2300      	movs	r3, #0
 800a60c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800a60e:	2300      	movs	r3, #0
 800a610:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800a612:	2300      	movs	r3, #0
 800a614:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a616:	2300      	movs	r3, #0
 800a618:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a61a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a61e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a620:	f107 0308 	add.w	r3, r7, #8
 800a624:	4619      	mov	r1, r3
 800a626:	6878      	ldr	r0, [r7, #4]
 800a628:	f7ff fe66 	bl	800a2f8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800a62c:	6878      	ldr	r0, [r7, #4]
 800a62e:	f000 fb97 	bl	800ad60 <SDMMC_GetCmdError>
 800a632:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a634:	69fb      	ldr	r3, [r7, #28]
}
 800a636:	4618      	mov	r0, r3
 800a638:	3720      	adds	r7, #32
 800a63a:	46bd      	mov	sp, r7
 800a63c:	bd80      	pop	{r7, pc}

0800a63e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800a63e:	b580      	push	{r7, lr}
 800a640:	b088      	sub	sp, #32
 800a642:	af00      	add	r7, sp, #0
 800a644:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800a646:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800a64a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800a64c:	2308      	movs	r3, #8
 800a64e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a650:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a654:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a656:	2300      	movs	r3, #0
 800a658:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a65a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a65e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a660:	f107 0308 	add.w	r3, r7, #8
 800a664:	4619      	mov	r1, r3
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f7ff fe46 	bl	800a2f8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800a66c:	6878      	ldr	r0, [r7, #4]
 800a66e:	f000 fb29 	bl	800acc4 <SDMMC_GetCmdResp7>
 800a672:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a674:	69fb      	ldr	r3, [r7, #28]
}
 800a676:	4618      	mov	r0, r3
 800a678:	3720      	adds	r7, #32
 800a67a:	46bd      	mov	sp, r7
 800a67c:	bd80      	pop	{r7, pc}

0800a67e <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800a67e:	b580      	push	{r7, lr}
 800a680:	b088      	sub	sp, #32
 800a682:	af00      	add	r7, sp, #0
 800a684:	6078      	str	r0, [r7, #4]
 800a686:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800a688:	683b      	ldr	r3, [r7, #0]
 800a68a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800a68c:	2337      	movs	r3, #55	@ 0x37
 800a68e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a690:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a694:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a696:	2300      	movs	r3, #0
 800a698:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a69a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a69e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a6a0:	f107 0308 	add.w	r3, r7, #8
 800a6a4:	4619      	mov	r1, r3
 800a6a6:	6878      	ldr	r0, [r7, #4]
 800a6a8:	f7ff fe26 	bl	800a2f8 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800a6ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a6b0:	2137      	movs	r1, #55	@ 0x37
 800a6b2:	6878      	ldr	r0, [r7, #4]
 800a6b4:	f000 f912 	bl	800a8dc <SDMMC_GetCmdResp1>
 800a6b8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a6ba:	69fb      	ldr	r3, [r7, #28]
}
 800a6bc:	4618      	mov	r0, r3
 800a6be:	3720      	adds	r7, #32
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	bd80      	pop	{r7, pc}

0800a6c4 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b088      	sub	sp, #32
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
 800a6cc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800a6ce:	683b      	ldr	r3, [r7, #0]
 800a6d0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800a6d2:	2329      	movs	r3, #41	@ 0x29
 800a6d4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a6d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a6da:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a6dc:	2300      	movs	r3, #0
 800a6de:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a6e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a6e4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a6e6:	f107 0308 	add.w	r3, r7, #8
 800a6ea:	4619      	mov	r1, r3
 800a6ec:	6878      	ldr	r0, [r7, #4]
 800a6ee:	f7ff fe03 	bl	800a2f8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800a6f2:	6878      	ldr	r0, [r7, #4]
 800a6f4:	f000 fa2e 	bl	800ab54 <SDMMC_GetCmdResp3>
 800a6f8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a6fa:	69fb      	ldr	r3, [r7, #28]
}
 800a6fc:	4618      	mov	r0, r3
 800a6fe:	3720      	adds	r7, #32
 800a700:	46bd      	mov	sp, r7
 800a702:	bd80      	pop	{r7, pc}

0800a704 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b088      	sub	sp, #32
 800a708:	af00      	add	r7, sp, #0
 800a70a:	6078      	str	r0, [r7, #4]
 800a70c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800a70e:	683b      	ldr	r3, [r7, #0]
 800a710:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800a712:	2306      	movs	r3, #6
 800a714:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a716:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a71a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a71c:	2300      	movs	r3, #0
 800a71e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a720:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a724:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a726:	f107 0308 	add.w	r3, r7, #8
 800a72a:	4619      	mov	r1, r3
 800a72c:	6878      	ldr	r0, [r7, #4]
 800a72e:	f7ff fde3 	bl	800a2f8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800a732:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a736:	2106      	movs	r1, #6
 800a738:	6878      	ldr	r0, [r7, #4]
 800a73a:	f000 f8cf 	bl	800a8dc <SDMMC_GetCmdResp1>
 800a73e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a740:	69fb      	ldr	r3, [r7, #28]
}
 800a742:	4618      	mov	r0, r3
 800a744:	3720      	adds	r7, #32
 800a746:	46bd      	mov	sp, r7
 800a748:	bd80      	pop	{r7, pc}

0800a74a <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800a74a:	b580      	push	{r7, lr}
 800a74c:	b088      	sub	sp, #32
 800a74e:	af00      	add	r7, sp, #0
 800a750:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800a752:	2300      	movs	r3, #0
 800a754:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800a756:	2333      	movs	r3, #51	@ 0x33
 800a758:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a75a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a75e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a760:	2300      	movs	r3, #0
 800a762:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a764:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a768:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a76a:	f107 0308 	add.w	r3, r7, #8
 800a76e:	4619      	mov	r1, r3
 800a770:	6878      	ldr	r0, [r7, #4]
 800a772:	f7ff fdc1 	bl	800a2f8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800a776:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a77a:	2133      	movs	r1, #51	@ 0x33
 800a77c:	6878      	ldr	r0, [r7, #4]
 800a77e:	f000 f8ad 	bl	800a8dc <SDMMC_GetCmdResp1>
 800a782:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a784:	69fb      	ldr	r3, [r7, #28]
}
 800a786:	4618      	mov	r0, r3
 800a788:	3720      	adds	r7, #32
 800a78a:	46bd      	mov	sp, r7
 800a78c:	bd80      	pop	{r7, pc}

0800a78e <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800a78e:	b580      	push	{r7, lr}
 800a790:	b088      	sub	sp, #32
 800a792:	af00      	add	r7, sp, #0
 800a794:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800a796:	2300      	movs	r3, #0
 800a798:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800a79a:	2302      	movs	r3, #2
 800a79c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800a79e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800a7a2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a7a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a7ac:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a7ae:	f107 0308 	add.w	r3, r7, #8
 800a7b2:	4619      	mov	r1, r3
 800a7b4:	6878      	ldr	r0, [r7, #4]
 800a7b6:	f7ff fd9f 	bl	800a2f8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800a7ba:	6878      	ldr	r0, [r7, #4]
 800a7bc:	f000 f980 	bl	800aac0 <SDMMC_GetCmdResp2>
 800a7c0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a7c2:	69fb      	ldr	r3, [r7, #28]
}
 800a7c4:	4618      	mov	r0, r3
 800a7c6:	3720      	adds	r7, #32
 800a7c8:	46bd      	mov	sp, r7
 800a7ca:	bd80      	pop	{r7, pc}

0800a7cc <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b088      	sub	sp, #32
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
 800a7d4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800a7da:	2309      	movs	r3, #9
 800a7dc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800a7de:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800a7e2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a7e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a7ec:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a7ee:	f107 0308 	add.w	r3, r7, #8
 800a7f2:	4619      	mov	r1, r3
 800a7f4:	6878      	ldr	r0, [r7, #4]
 800a7f6:	f7ff fd7f 	bl	800a2f8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800a7fa:	6878      	ldr	r0, [r7, #4]
 800a7fc:	f000 f960 	bl	800aac0 <SDMMC_GetCmdResp2>
 800a800:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a802:	69fb      	ldr	r3, [r7, #28]
}
 800a804:	4618      	mov	r0, r3
 800a806:	3720      	adds	r7, #32
 800a808:	46bd      	mov	sp, r7
 800a80a:	bd80      	pop	{r7, pc}

0800a80c <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800a80c:	b580      	push	{r7, lr}
 800a80e:	b088      	sub	sp, #32
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
 800a814:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800a816:	2300      	movs	r3, #0
 800a818:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800a81a:	2303      	movs	r3, #3
 800a81c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a81e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a822:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a824:	2300      	movs	r3, #0
 800a826:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a828:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a82c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a82e:	f107 0308 	add.w	r3, r7, #8
 800a832:	4619      	mov	r1, r3
 800a834:	6878      	ldr	r0, [r7, #4]
 800a836:	f7ff fd5f 	bl	800a2f8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800a83a:	683a      	ldr	r2, [r7, #0]
 800a83c:	2103      	movs	r1, #3
 800a83e:	6878      	ldr	r0, [r7, #4]
 800a840:	f000 f9c8 	bl	800abd4 <SDMMC_GetCmdResp6>
 800a844:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a846:	69fb      	ldr	r3, [r7, #28]
}
 800a848:	4618      	mov	r0, r3
 800a84a:	3720      	adds	r7, #32
 800a84c:	46bd      	mov	sp, r7
 800a84e:	bd80      	pop	{r7, pc}

0800a850 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800a850:	b580      	push	{r7, lr}
 800a852:	b088      	sub	sp, #32
 800a854:	af00      	add	r7, sp, #0
 800a856:	6078      	str	r0, [r7, #4]
 800a858:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800a85a:	683b      	ldr	r3, [r7, #0]
 800a85c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800a85e:	230d      	movs	r3, #13
 800a860:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a862:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a866:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a868:	2300      	movs	r3, #0
 800a86a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a86c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a870:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a872:	f107 0308 	add.w	r3, r7, #8
 800a876:	4619      	mov	r1, r3
 800a878:	6878      	ldr	r0, [r7, #4]
 800a87a:	f7ff fd3d 	bl	800a2f8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800a87e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a882:	210d      	movs	r1, #13
 800a884:	6878      	ldr	r0, [r7, #4]
 800a886:	f000 f829 	bl	800a8dc <SDMMC_GetCmdResp1>
 800a88a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a88c:	69fb      	ldr	r3, [r7, #28]
}
 800a88e:	4618      	mov	r0, r3
 800a890:	3720      	adds	r7, #32
 800a892:	46bd      	mov	sp, r7
 800a894:	bd80      	pop	{r7, pc}

0800a896 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 800a896:	b580      	push	{r7, lr}
 800a898:	b088      	sub	sp, #32
 800a89a:	af00      	add	r7, sp, #0
 800a89c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800a89e:	2300      	movs	r3, #0
 800a8a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800a8a2:	230d      	movs	r3, #13
 800a8a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a8a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a8aa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a8b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a8b4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a8b6:	f107 0308 	add.w	r3, r7, #8
 800a8ba:	4619      	mov	r1, r3
 800a8bc:	6878      	ldr	r0, [r7, #4]
 800a8be:	f7ff fd1b 	bl	800a2f8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 800a8c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a8c6:	210d      	movs	r1, #13
 800a8c8:	6878      	ldr	r0, [r7, #4]
 800a8ca:	f000 f807 	bl	800a8dc <SDMMC_GetCmdResp1>
 800a8ce:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a8d0:	69fb      	ldr	r3, [r7, #28]
}
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	3720      	adds	r7, #32
 800a8d6:	46bd      	mov	sp, r7
 800a8d8:	bd80      	pop	{r7, pc}
	...

0800a8dc <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800a8dc:	b580      	push	{r7, lr}
 800a8de:	b088      	sub	sp, #32
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	60f8      	str	r0, [r7, #12]
 800a8e4:	460b      	mov	r3, r1
 800a8e6:	607a      	str	r2, [r7, #4]
 800a8e8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800a8ea:	4b70      	ldr	r3, [pc, #448]	@ (800aaac <SDMMC_GetCmdResp1+0x1d0>)
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	4a70      	ldr	r2, [pc, #448]	@ (800aab0 <SDMMC_GetCmdResp1+0x1d4>)
 800a8f0:	fba2 2303 	umull	r2, r3, r2, r3
 800a8f4:	0a5a      	lsrs	r2, r3, #9
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	fb02 f303 	mul.w	r3, r2, r3
 800a8fc:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800a8fe:	69fb      	ldr	r3, [r7, #28]
 800a900:	1e5a      	subs	r2, r3, #1
 800a902:	61fa      	str	r2, [r7, #28]
 800a904:	2b00      	cmp	r3, #0
 800a906:	d102      	bne.n	800a90e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a908:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a90c:	e0c9      	b.n	800aaa2 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a912:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800a914:	69ba      	ldr	r2, [r7, #24]
 800a916:	4b67      	ldr	r3, [pc, #412]	@ (800aab4 <SDMMC_GetCmdResp1+0x1d8>)
 800a918:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d0ef      	beq.n	800a8fe <SDMMC_GetCmdResp1+0x22>
 800a91e:	69bb      	ldr	r3, [r7, #24]
 800a920:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a924:	2b00      	cmp	r3, #0
 800a926:	d1ea      	bne.n	800a8fe <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a92c:	f003 0304 	and.w	r3, r3, #4
 800a930:	2b00      	cmp	r3, #0
 800a932:	d004      	beq.n	800a93e <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	2204      	movs	r2, #4
 800a938:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a93a:	2304      	movs	r3, #4
 800a93c:	e0b1      	b.n	800aaa2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a942:	f003 0301 	and.w	r3, r3, #1
 800a946:	2b00      	cmp	r3, #0
 800a948:	d004      	beq.n	800a954 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	2201      	movs	r2, #1
 800a94e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a950:	2301      	movs	r3, #1
 800a952:	e0a6      	b.n	800aaa2 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	4a58      	ldr	r2, [pc, #352]	@ (800aab8 <SDMMC_GetCmdResp1+0x1dc>)
 800a958:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800a95a:	68f8      	ldr	r0, [r7, #12]
 800a95c:	f7ff fcf6 	bl	800a34c <SDMMC_GetCommandResponse>
 800a960:	4603      	mov	r3, r0
 800a962:	461a      	mov	r2, r3
 800a964:	7afb      	ldrb	r3, [r7, #11]
 800a966:	4293      	cmp	r3, r2
 800a968:	d001      	beq.n	800a96e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a96a:	2301      	movs	r3, #1
 800a96c:	e099      	b.n	800aaa2 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800a96e:	2100      	movs	r1, #0
 800a970:	68f8      	ldr	r0, [r7, #12]
 800a972:	f7ff fcf8 	bl	800a366 <SDMMC_GetResponse>
 800a976:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800a978:	697a      	ldr	r2, [r7, #20]
 800a97a:	4b50      	ldr	r3, [pc, #320]	@ (800aabc <SDMMC_GetCmdResp1+0x1e0>)
 800a97c:	4013      	ands	r3, r2
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d101      	bne.n	800a986 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800a982:	2300      	movs	r3, #0
 800a984:	e08d      	b.n	800aaa2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800a986:	697b      	ldr	r3, [r7, #20]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	da02      	bge.n	800a992 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800a98c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a990:	e087      	b.n	800aaa2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800a992:	697b      	ldr	r3, [r7, #20]
 800a994:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d001      	beq.n	800a9a0 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800a99c:	2340      	movs	r3, #64	@ 0x40
 800a99e:	e080      	b.n	800aaa2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800a9a0:	697b      	ldr	r3, [r7, #20]
 800a9a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d001      	beq.n	800a9ae <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800a9aa:	2380      	movs	r3, #128	@ 0x80
 800a9ac:	e079      	b.n	800aaa2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800a9ae:	697b      	ldr	r3, [r7, #20]
 800a9b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d002      	beq.n	800a9be <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800a9b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a9bc:	e071      	b.n	800aaa2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800a9be:	697b      	ldr	r3, [r7, #20]
 800a9c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d002      	beq.n	800a9ce <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800a9c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a9cc:	e069      	b.n	800aaa2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800a9ce:	697b      	ldr	r3, [r7, #20]
 800a9d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d002      	beq.n	800a9de <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800a9d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a9dc:	e061      	b.n	800aaa2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800a9de:	697b      	ldr	r3, [r7, #20]
 800a9e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d002      	beq.n	800a9ee <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800a9e8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a9ec:	e059      	b.n	800aaa2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800a9ee:	697b      	ldr	r3, [r7, #20]
 800a9f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d002      	beq.n	800a9fe <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a9f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a9fc:	e051      	b.n	800aaa2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800a9fe:	697b      	ldr	r3, [r7, #20]
 800aa00:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d002      	beq.n	800aa0e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800aa08:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800aa0c:	e049      	b.n	800aaa2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800aa0e:	697b      	ldr	r3, [r7, #20]
 800aa10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d002      	beq.n	800aa1e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800aa18:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800aa1c:	e041      	b.n	800aaa2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800aa1e:	697b      	ldr	r3, [r7, #20]
 800aa20:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d002      	beq.n	800aa2e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800aa28:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aa2c:	e039      	b.n	800aaa2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800aa2e:	697b      	ldr	r3, [r7, #20]
 800aa30:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d002      	beq.n	800aa3e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800aa38:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800aa3c:	e031      	b.n	800aaa2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800aa3e:	697b      	ldr	r3, [r7, #20]
 800aa40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d002      	beq.n	800aa4e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800aa48:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800aa4c:	e029      	b.n	800aaa2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800aa4e:	697b      	ldr	r3, [r7, #20]
 800aa50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d002      	beq.n	800aa5e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800aa58:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800aa5c:	e021      	b.n	800aaa2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800aa5e:	697b      	ldr	r3, [r7, #20]
 800aa60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d002      	beq.n	800aa6e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800aa68:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800aa6c:	e019      	b.n	800aaa2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800aa6e:	697b      	ldr	r3, [r7, #20]
 800aa70:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d002      	beq.n	800aa7e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800aa78:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800aa7c:	e011      	b.n	800aaa2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800aa7e:	697b      	ldr	r3, [r7, #20]
 800aa80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d002      	beq.n	800aa8e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800aa88:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800aa8c:	e009      	b.n	800aaa2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800aa8e:	697b      	ldr	r3, [r7, #20]
 800aa90:	f003 0308 	and.w	r3, r3, #8
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d002      	beq.n	800aa9e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800aa98:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800aa9c:	e001      	b.n	800aaa2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800aa9e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	3720      	adds	r7, #32
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	bd80      	pop	{r7, pc}
 800aaaa:	bf00      	nop
 800aaac:	2400001c 	.word	0x2400001c
 800aab0:	10624dd3 	.word	0x10624dd3
 800aab4:	00200045 	.word	0x00200045
 800aab8:	002000c5 	.word	0x002000c5
 800aabc:	fdffe008 	.word	0xfdffe008

0800aac0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800aac0:	b480      	push	{r7}
 800aac2:	b085      	sub	sp, #20
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800aac8:	4b1f      	ldr	r3, [pc, #124]	@ (800ab48 <SDMMC_GetCmdResp2+0x88>)
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	4a1f      	ldr	r2, [pc, #124]	@ (800ab4c <SDMMC_GetCmdResp2+0x8c>)
 800aace:	fba2 2303 	umull	r2, r3, r2, r3
 800aad2:	0a5b      	lsrs	r3, r3, #9
 800aad4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aad8:	fb02 f303 	mul.w	r3, r2, r3
 800aadc:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	1e5a      	subs	r2, r3, #1
 800aae2:	60fa      	str	r2, [r7, #12]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d102      	bne.n	800aaee <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800aae8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800aaec:	e026      	b.n	800ab3c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aaf2:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800aaf4:	68bb      	ldr	r3, [r7, #8]
 800aaf6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d0ef      	beq.n	800aade <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800aafe:	68bb      	ldr	r3, [r7, #8]
 800ab00:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d1ea      	bne.n	800aade <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab0c:	f003 0304 	and.w	r3, r3, #4
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d004      	beq.n	800ab1e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	2204      	movs	r2, #4
 800ab18:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ab1a:	2304      	movs	r3, #4
 800ab1c:	e00e      	b.n	800ab3c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab22:	f003 0301 	and.w	r3, r3, #1
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d004      	beq.n	800ab34 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	2201      	movs	r2, #1
 800ab2e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ab30:	2301      	movs	r3, #1
 800ab32:	e003      	b.n	800ab3c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	4a06      	ldr	r2, [pc, #24]	@ (800ab50 <SDMMC_GetCmdResp2+0x90>)
 800ab38:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800ab3a:	2300      	movs	r3, #0
}
 800ab3c:	4618      	mov	r0, r3
 800ab3e:	3714      	adds	r7, #20
 800ab40:	46bd      	mov	sp, r7
 800ab42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab46:	4770      	bx	lr
 800ab48:	2400001c 	.word	0x2400001c
 800ab4c:	10624dd3 	.word	0x10624dd3
 800ab50:	002000c5 	.word	0x002000c5

0800ab54 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800ab54:	b480      	push	{r7}
 800ab56:	b085      	sub	sp, #20
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800ab5c:	4b1a      	ldr	r3, [pc, #104]	@ (800abc8 <SDMMC_GetCmdResp3+0x74>)
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	4a1a      	ldr	r2, [pc, #104]	@ (800abcc <SDMMC_GetCmdResp3+0x78>)
 800ab62:	fba2 2303 	umull	r2, r3, r2, r3
 800ab66:	0a5b      	lsrs	r3, r3, #9
 800ab68:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ab6c:	fb02 f303 	mul.w	r3, r2, r3
 800ab70:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	1e5a      	subs	r2, r3, #1
 800ab76:	60fa      	str	r2, [r7, #12]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d102      	bne.n	800ab82 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ab7c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ab80:	e01b      	b.n	800abba <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab86:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ab88:	68bb      	ldr	r3, [r7, #8]
 800ab8a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d0ef      	beq.n	800ab72 <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800ab92:	68bb      	ldr	r3, [r7, #8]
 800ab94:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d1ea      	bne.n	800ab72 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aba0:	f003 0304 	and.w	r3, r3, #4
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d004      	beq.n	800abb2 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	2204      	movs	r2, #4
 800abac:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800abae:	2304      	movs	r3, #4
 800abb0:	e003      	b.n	800abba <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	4a06      	ldr	r2, [pc, #24]	@ (800abd0 <SDMMC_GetCmdResp3+0x7c>)
 800abb6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800abb8:	2300      	movs	r3, #0
}
 800abba:	4618      	mov	r0, r3
 800abbc:	3714      	adds	r7, #20
 800abbe:	46bd      	mov	sp, r7
 800abc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc4:	4770      	bx	lr
 800abc6:	bf00      	nop
 800abc8:	2400001c 	.word	0x2400001c
 800abcc:	10624dd3 	.word	0x10624dd3
 800abd0:	002000c5 	.word	0x002000c5

0800abd4 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800abd4:	b580      	push	{r7, lr}
 800abd6:	b088      	sub	sp, #32
 800abd8:	af00      	add	r7, sp, #0
 800abda:	60f8      	str	r0, [r7, #12]
 800abdc:	460b      	mov	r3, r1
 800abde:	607a      	str	r2, [r7, #4]
 800abe0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800abe2:	4b35      	ldr	r3, [pc, #212]	@ (800acb8 <SDMMC_GetCmdResp6+0xe4>)
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	4a35      	ldr	r2, [pc, #212]	@ (800acbc <SDMMC_GetCmdResp6+0xe8>)
 800abe8:	fba2 2303 	umull	r2, r3, r2, r3
 800abec:	0a5b      	lsrs	r3, r3, #9
 800abee:	f241 3288 	movw	r2, #5000	@ 0x1388
 800abf2:	fb02 f303 	mul.w	r3, r2, r3
 800abf6:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800abf8:	69fb      	ldr	r3, [r7, #28]
 800abfa:	1e5a      	subs	r2, r3, #1
 800abfc:	61fa      	str	r2, [r7, #28]
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d102      	bne.n	800ac08 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ac02:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ac06:	e052      	b.n	800acae <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac0c:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ac0e:	69bb      	ldr	r3, [r7, #24]
 800ac10:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d0ef      	beq.n	800abf8 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800ac18:	69bb      	ldr	r3, [r7, #24]
 800ac1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d1ea      	bne.n	800abf8 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac26:	f003 0304 	and.w	r3, r3, #4
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d004      	beq.n	800ac38 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	2204      	movs	r2, #4
 800ac32:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ac34:	2304      	movs	r3, #4
 800ac36:	e03a      	b.n	800acae <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac3c:	f003 0301 	and.w	r3, r3, #1
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d004      	beq.n	800ac4e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	2201      	movs	r2, #1
 800ac48:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ac4a:	2301      	movs	r3, #1
 800ac4c:	e02f      	b.n	800acae <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800ac4e:	68f8      	ldr	r0, [r7, #12]
 800ac50:	f7ff fb7c 	bl	800a34c <SDMMC_GetCommandResponse>
 800ac54:	4603      	mov	r3, r0
 800ac56:	461a      	mov	r2, r3
 800ac58:	7afb      	ldrb	r3, [r7, #11]
 800ac5a:	4293      	cmp	r3, r2
 800ac5c:	d001      	beq.n	800ac62 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ac5e:	2301      	movs	r3, #1
 800ac60:	e025      	b.n	800acae <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	4a16      	ldr	r2, [pc, #88]	@ (800acc0 <SDMMC_GetCmdResp6+0xec>)
 800ac66:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800ac68:	2100      	movs	r1, #0
 800ac6a:	68f8      	ldr	r0, [r7, #12]
 800ac6c:	f7ff fb7b 	bl	800a366 <SDMMC_GetResponse>
 800ac70:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 800ac72:	697b      	ldr	r3, [r7, #20]
 800ac74:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d106      	bne.n	800ac8a <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 800ac7c:	697b      	ldr	r3, [r7, #20]
 800ac7e:	0c1b      	lsrs	r3, r3, #16
 800ac80:	b29a      	uxth	r2, r3
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 800ac86:	2300      	movs	r3, #0
 800ac88:	e011      	b.n	800acae <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800ac8a:	697b      	ldr	r3, [r7, #20]
 800ac8c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d002      	beq.n	800ac9a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800ac94:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800ac98:	e009      	b.n	800acae <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800ac9a:	697b      	ldr	r3, [r7, #20]
 800ac9c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d002      	beq.n	800acaa <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800aca4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800aca8:	e001      	b.n	800acae <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800acaa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800acae:	4618      	mov	r0, r3
 800acb0:	3720      	adds	r7, #32
 800acb2:	46bd      	mov	sp, r7
 800acb4:	bd80      	pop	{r7, pc}
 800acb6:	bf00      	nop
 800acb8:	2400001c 	.word	0x2400001c
 800acbc:	10624dd3 	.word	0x10624dd3
 800acc0:	002000c5 	.word	0x002000c5

0800acc4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800acc4:	b480      	push	{r7}
 800acc6:	b085      	sub	sp, #20
 800acc8:	af00      	add	r7, sp, #0
 800acca:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800accc:	4b22      	ldr	r3, [pc, #136]	@ (800ad58 <SDMMC_GetCmdResp7+0x94>)
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	4a22      	ldr	r2, [pc, #136]	@ (800ad5c <SDMMC_GetCmdResp7+0x98>)
 800acd2:	fba2 2303 	umull	r2, r3, r2, r3
 800acd6:	0a5b      	lsrs	r3, r3, #9
 800acd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800acdc:	fb02 f303 	mul.w	r3, r2, r3
 800ace0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	1e5a      	subs	r2, r3, #1
 800ace6:	60fa      	str	r2, [r7, #12]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d102      	bne.n	800acf2 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800acec:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800acf0:	e02c      	b.n	800ad4c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800acf6:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800acf8:	68bb      	ldr	r3, [r7, #8]
 800acfa:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d0ef      	beq.n	800ace2 <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800ad02:	68bb      	ldr	r3, [r7, #8]
 800ad04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d1ea      	bne.n	800ace2 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad10:	f003 0304 	and.w	r3, r3, #4
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d004      	beq.n	800ad22 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	2204      	movs	r2, #4
 800ad1c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ad1e:	2304      	movs	r3, #4
 800ad20:	e014      	b.n	800ad4c <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad26:	f003 0301 	and.w	r3, r3, #1
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d004      	beq.n	800ad38 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	2201      	movs	r2, #1
 800ad32:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ad34:	2301      	movs	r3, #1
 800ad36:	e009      	b.n	800ad4c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d002      	beq.n	800ad4a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	2240      	movs	r2, #64	@ 0x40
 800ad48:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800ad4a:	2300      	movs	r3, #0

}
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	3714      	adds	r7, #20
 800ad50:	46bd      	mov	sp, r7
 800ad52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad56:	4770      	bx	lr
 800ad58:	2400001c 	.word	0x2400001c
 800ad5c:	10624dd3 	.word	0x10624dd3

0800ad60 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800ad60:	b480      	push	{r7}
 800ad62:	b085      	sub	sp, #20
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800ad68:	4b11      	ldr	r3, [pc, #68]	@ (800adb0 <SDMMC_GetCmdError+0x50>)
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	4a11      	ldr	r2, [pc, #68]	@ (800adb4 <SDMMC_GetCmdError+0x54>)
 800ad6e:	fba2 2303 	umull	r2, r3, r2, r3
 800ad72:	0a5b      	lsrs	r3, r3, #9
 800ad74:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ad78:	fb02 f303 	mul.w	r3, r2, r3
 800ad7c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	1e5a      	subs	r2, r3, #1
 800ad82:	60fa      	str	r2, [r7, #12]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d102      	bne.n	800ad8e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ad88:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ad8c:	e009      	b.n	800ada2 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d0f1      	beq.n	800ad7e <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	4a06      	ldr	r2, [pc, #24]	@ (800adb8 <SDMMC_GetCmdError+0x58>)
 800ad9e:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 800ada0:	2300      	movs	r3, #0
}
 800ada2:	4618      	mov	r0, r3
 800ada4:	3714      	adds	r7, #20
 800ada6:	46bd      	mov	sp, r7
 800ada8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adac:	4770      	bx	lr
 800adae:	bf00      	nop
 800adb0:	2400001c 	.word	0x2400001c
 800adb4:	10624dd3 	.word	0x10624dd3
 800adb8:	002000c5 	.word	0x002000c5

0800adbc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800adbc:	b580      	push	{r7, lr}
 800adbe:	b084      	sub	sp, #16
 800adc0:	af00      	add	r7, sp, #0
 800adc2:	4603      	mov	r3, r0
 800adc4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800adc6:	79fb      	ldrb	r3, [r7, #7]
 800adc8:	4a08      	ldr	r2, [pc, #32]	@ (800adec <disk_status+0x30>)
 800adca:	009b      	lsls	r3, r3, #2
 800adcc:	4413      	add	r3, r2
 800adce:	685b      	ldr	r3, [r3, #4]
 800add0:	685b      	ldr	r3, [r3, #4]
 800add2:	79fa      	ldrb	r2, [r7, #7]
 800add4:	4905      	ldr	r1, [pc, #20]	@ (800adec <disk_status+0x30>)
 800add6:	440a      	add	r2, r1
 800add8:	7a12      	ldrb	r2, [r2, #8]
 800adda:	4610      	mov	r0, r2
 800addc:	4798      	blx	r3
 800adde:	4603      	mov	r3, r0
 800ade0:	73fb      	strb	r3, [r7, #15]
  return stat;
 800ade2:	7bfb      	ldrb	r3, [r7, #15]
}
 800ade4:	4618      	mov	r0, r3
 800ade6:	3710      	adds	r7, #16
 800ade8:	46bd      	mov	sp, r7
 800adea:	bd80      	pop	{r7, pc}
 800adec:	24000c88 	.word	0x24000c88

0800adf0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800adf0:	b580      	push	{r7, lr}
 800adf2:	b084      	sub	sp, #16
 800adf4:	af00      	add	r7, sp, #0
 800adf6:	4603      	mov	r3, r0
 800adf8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800adfa:	2300      	movs	r3, #0
 800adfc:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800adfe:	79fb      	ldrb	r3, [r7, #7]
 800ae00:	4a0e      	ldr	r2, [pc, #56]	@ (800ae3c <disk_initialize+0x4c>)
 800ae02:	5cd3      	ldrb	r3, [r2, r3]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d114      	bne.n	800ae32 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800ae08:	79fb      	ldrb	r3, [r7, #7]
 800ae0a:	4a0c      	ldr	r2, [pc, #48]	@ (800ae3c <disk_initialize+0x4c>)
 800ae0c:	009b      	lsls	r3, r3, #2
 800ae0e:	4413      	add	r3, r2
 800ae10:	685b      	ldr	r3, [r3, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	79fa      	ldrb	r2, [r7, #7]
 800ae16:	4909      	ldr	r1, [pc, #36]	@ (800ae3c <disk_initialize+0x4c>)
 800ae18:	440a      	add	r2, r1
 800ae1a:	7a12      	ldrb	r2, [r2, #8]
 800ae1c:	4610      	mov	r0, r2
 800ae1e:	4798      	blx	r3
 800ae20:	4603      	mov	r3, r0
 800ae22:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800ae24:	7bfb      	ldrb	r3, [r7, #15]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d103      	bne.n	800ae32 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800ae2a:	79fb      	ldrb	r3, [r7, #7]
 800ae2c:	4a03      	ldr	r2, [pc, #12]	@ (800ae3c <disk_initialize+0x4c>)
 800ae2e:	2101      	movs	r1, #1
 800ae30:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800ae32:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae34:	4618      	mov	r0, r3
 800ae36:	3710      	adds	r7, #16
 800ae38:	46bd      	mov	sp, r7
 800ae3a:	bd80      	pop	{r7, pc}
 800ae3c:	24000c88 	.word	0x24000c88

0800ae40 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800ae40:	b590      	push	{r4, r7, lr}
 800ae42:	b087      	sub	sp, #28
 800ae44:	af00      	add	r7, sp, #0
 800ae46:	60b9      	str	r1, [r7, #8]
 800ae48:	607a      	str	r2, [r7, #4]
 800ae4a:	603b      	str	r3, [r7, #0]
 800ae4c:	4603      	mov	r3, r0
 800ae4e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800ae50:	7bfb      	ldrb	r3, [r7, #15]
 800ae52:	4a0a      	ldr	r2, [pc, #40]	@ (800ae7c <disk_read+0x3c>)
 800ae54:	009b      	lsls	r3, r3, #2
 800ae56:	4413      	add	r3, r2
 800ae58:	685b      	ldr	r3, [r3, #4]
 800ae5a:	689c      	ldr	r4, [r3, #8]
 800ae5c:	7bfb      	ldrb	r3, [r7, #15]
 800ae5e:	4a07      	ldr	r2, [pc, #28]	@ (800ae7c <disk_read+0x3c>)
 800ae60:	4413      	add	r3, r2
 800ae62:	7a18      	ldrb	r0, [r3, #8]
 800ae64:	683b      	ldr	r3, [r7, #0]
 800ae66:	687a      	ldr	r2, [r7, #4]
 800ae68:	68b9      	ldr	r1, [r7, #8]
 800ae6a:	47a0      	blx	r4
 800ae6c:	4603      	mov	r3, r0
 800ae6e:	75fb      	strb	r3, [r7, #23]
  return res;
 800ae70:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae72:	4618      	mov	r0, r3
 800ae74:	371c      	adds	r7, #28
 800ae76:	46bd      	mov	sp, r7
 800ae78:	bd90      	pop	{r4, r7, pc}
 800ae7a:	bf00      	nop
 800ae7c:	24000c88 	.word	0x24000c88

0800ae80 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800ae80:	b590      	push	{r4, r7, lr}
 800ae82:	b087      	sub	sp, #28
 800ae84:	af00      	add	r7, sp, #0
 800ae86:	60b9      	str	r1, [r7, #8]
 800ae88:	607a      	str	r2, [r7, #4]
 800ae8a:	603b      	str	r3, [r7, #0]
 800ae8c:	4603      	mov	r3, r0
 800ae8e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800ae90:	7bfb      	ldrb	r3, [r7, #15]
 800ae92:	4a0a      	ldr	r2, [pc, #40]	@ (800aebc <disk_write+0x3c>)
 800ae94:	009b      	lsls	r3, r3, #2
 800ae96:	4413      	add	r3, r2
 800ae98:	685b      	ldr	r3, [r3, #4]
 800ae9a:	68dc      	ldr	r4, [r3, #12]
 800ae9c:	7bfb      	ldrb	r3, [r7, #15]
 800ae9e:	4a07      	ldr	r2, [pc, #28]	@ (800aebc <disk_write+0x3c>)
 800aea0:	4413      	add	r3, r2
 800aea2:	7a18      	ldrb	r0, [r3, #8]
 800aea4:	683b      	ldr	r3, [r7, #0]
 800aea6:	687a      	ldr	r2, [r7, #4]
 800aea8:	68b9      	ldr	r1, [r7, #8]
 800aeaa:	47a0      	blx	r4
 800aeac:	4603      	mov	r3, r0
 800aeae:	75fb      	strb	r3, [r7, #23]
  return res;
 800aeb0:	7dfb      	ldrb	r3, [r7, #23]
}
 800aeb2:	4618      	mov	r0, r3
 800aeb4:	371c      	adds	r7, #28
 800aeb6:	46bd      	mov	sp, r7
 800aeb8:	bd90      	pop	{r4, r7, pc}
 800aeba:	bf00      	nop
 800aebc:	24000c88 	.word	0x24000c88

0800aec0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800aec0:	b580      	push	{r7, lr}
 800aec2:	b084      	sub	sp, #16
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	4603      	mov	r3, r0
 800aec8:	603a      	str	r2, [r7, #0]
 800aeca:	71fb      	strb	r3, [r7, #7]
 800aecc:	460b      	mov	r3, r1
 800aece:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800aed0:	79fb      	ldrb	r3, [r7, #7]
 800aed2:	4a09      	ldr	r2, [pc, #36]	@ (800aef8 <disk_ioctl+0x38>)
 800aed4:	009b      	lsls	r3, r3, #2
 800aed6:	4413      	add	r3, r2
 800aed8:	685b      	ldr	r3, [r3, #4]
 800aeda:	691b      	ldr	r3, [r3, #16]
 800aedc:	79fa      	ldrb	r2, [r7, #7]
 800aede:	4906      	ldr	r1, [pc, #24]	@ (800aef8 <disk_ioctl+0x38>)
 800aee0:	440a      	add	r2, r1
 800aee2:	7a10      	ldrb	r0, [r2, #8]
 800aee4:	79b9      	ldrb	r1, [r7, #6]
 800aee6:	683a      	ldr	r2, [r7, #0]
 800aee8:	4798      	blx	r3
 800aeea:	4603      	mov	r3, r0
 800aeec:	73fb      	strb	r3, [r7, #15]
  return res;
 800aeee:	7bfb      	ldrb	r3, [r7, #15]
}
 800aef0:	4618      	mov	r0, r3
 800aef2:	3710      	adds	r7, #16
 800aef4:	46bd      	mov	sp, r7
 800aef6:	bd80      	pop	{r7, pc}
 800aef8:	24000c88 	.word	0x24000c88

0800aefc <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800aefc:	b480      	push	{r7}
 800aefe:	b085      	sub	sp, #20
 800af00:	af00      	add	r7, sp, #0
 800af02:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	3301      	adds	r3, #1
 800af08:	781b      	ldrb	r3, [r3, #0]
 800af0a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800af0c:	89fb      	ldrh	r3, [r7, #14]
 800af0e:	021b      	lsls	r3, r3, #8
 800af10:	b21a      	sxth	r2, r3
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	781b      	ldrb	r3, [r3, #0]
 800af16:	b21b      	sxth	r3, r3
 800af18:	4313      	orrs	r3, r2
 800af1a:	b21b      	sxth	r3, r3
 800af1c:	81fb      	strh	r3, [r7, #14]
	return rv;
 800af1e:	89fb      	ldrh	r3, [r7, #14]
}
 800af20:	4618      	mov	r0, r3
 800af22:	3714      	adds	r7, #20
 800af24:	46bd      	mov	sp, r7
 800af26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af2a:	4770      	bx	lr

0800af2c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800af2c:	b480      	push	{r7}
 800af2e:	b085      	sub	sp, #20
 800af30:	af00      	add	r7, sp, #0
 800af32:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	3303      	adds	r3, #3
 800af38:	781b      	ldrb	r3, [r3, #0]
 800af3a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	021b      	lsls	r3, r3, #8
 800af40:	687a      	ldr	r2, [r7, #4]
 800af42:	3202      	adds	r2, #2
 800af44:	7812      	ldrb	r2, [r2, #0]
 800af46:	4313      	orrs	r3, r2
 800af48:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	021b      	lsls	r3, r3, #8
 800af4e:	687a      	ldr	r2, [r7, #4]
 800af50:	3201      	adds	r2, #1
 800af52:	7812      	ldrb	r2, [r2, #0]
 800af54:	4313      	orrs	r3, r2
 800af56:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	021b      	lsls	r3, r3, #8
 800af5c:	687a      	ldr	r2, [r7, #4]
 800af5e:	7812      	ldrb	r2, [r2, #0]
 800af60:	4313      	orrs	r3, r2
 800af62:	60fb      	str	r3, [r7, #12]
	return rv;
 800af64:	68fb      	ldr	r3, [r7, #12]
}
 800af66:	4618      	mov	r0, r3
 800af68:	3714      	adds	r7, #20
 800af6a:	46bd      	mov	sp, r7
 800af6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af70:	4770      	bx	lr

0800af72 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800af72:	b480      	push	{r7}
 800af74:	b083      	sub	sp, #12
 800af76:	af00      	add	r7, sp, #0
 800af78:	6078      	str	r0, [r7, #4]
 800af7a:	460b      	mov	r3, r1
 800af7c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	1c5a      	adds	r2, r3, #1
 800af82:	607a      	str	r2, [r7, #4]
 800af84:	887a      	ldrh	r2, [r7, #2]
 800af86:	b2d2      	uxtb	r2, r2
 800af88:	701a      	strb	r2, [r3, #0]
 800af8a:	887b      	ldrh	r3, [r7, #2]
 800af8c:	0a1b      	lsrs	r3, r3, #8
 800af8e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	1c5a      	adds	r2, r3, #1
 800af94:	607a      	str	r2, [r7, #4]
 800af96:	887a      	ldrh	r2, [r7, #2]
 800af98:	b2d2      	uxtb	r2, r2
 800af9a:	701a      	strb	r2, [r3, #0]
}
 800af9c:	bf00      	nop
 800af9e:	370c      	adds	r7, #12
 800afa0:	46bd      	mov	sp, r7
 800afa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa6:	4770      	bx	lr

0800afa8 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800afa8:	b480      	push	{r7}
 800afaa:	b083      	sub	sp, #12
 800afac:	af00      	add	r7, sp, #0
 800afae:	6078      	str	r0, [r7, #4]
 800afb0:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	1c5a      	adds	r2, r3, #1
 800afb6:	607a      	str	r2, [r7, #4]
 800afb8:	683a      	ldr	r2, [r7, #0]
 800afba:	b2d2      	uxtb	r2, r2
 800afbc:	701a      	strb	r2, [r3, #0]
 800afbe:	683b      	ldr	r3, [r7, #0]
 800afc0:	0a1b      	lsrs	r3, r3, #8
 800afc2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	1c5a      	adds	r2, r3, #1
 800afc8:	607a      	str	r2, [r7, #4]
 800afca:	683a      	ldr	r2, [r7, #0]
 800afcc:	b2d2      	uxtb	r2, r2
 800afce:	701a      	strb	r2, [r3, #0]
 800afd0:	683b      	ldr	r3, [r7, #0]
 800afd2:	0a1b      	lsrs	r3, r3, #8
 800afd4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	1c5a      	adds	r2, r3, #1
 800afda:	607a      	str	r2, [r7, #4]
 800afdc:	683a      	ldr	r2, [r7, #0]
 800afde:	b2d2      	uxtb	r2, r2
 800afe0:	701a      	strb	r2, [r3, #0]
 800afe2:	683b      	ldr	r3, [r7, #0]
 800afe4:	0a1b      	lsrs	r3, r3, #8
 800afe6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	1c5a      	adds	r2, r3, #1
 800afec:	607a      	str	r2, [r7, #4]
 800afee:	683a      	ldr	r2, [r7, #0]
 800aff0:	b2d2      	uxtb	r2, r2
 800aff2:	701a      	strb	r2, [r3, #0]
}
 800aff4:	bf00      	nop
 800aff6:	370c      	adds	r7, #12
 800aff8:	46bd      	mov	sp, r7
 800affa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affe:	4770      	bx	lr

0800b000 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800b000:	b480      	push	{r7}
 800b002:	b087      	sub	sp, #28
 800b004:	af00      	add	r7, sp, #0
 800b006:	60f8      	str	r0, [r7, #12]
 800b008:	60b9      	str	r1, [r7, #8]
 800b00a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800b010:	68bb      	ldr	r3, [r7, #8]
 800b012:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	2b00      	cmp	r3, #0
 800b018:	d00d      	beq.n	800b036 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800b01a:	693a      	ldr	r2, [r7, #16]
 800b01c:	1c53      	adds	r3, r2, #1
 800b01e:	613b      	str	r3, [r7, #16]
 800b020:	697b      	ldr	r3, [r7, #20]
 800b022:	1c59      	adds	r1, r3, #1
 800b024:	6179      	str	r1, [r7, #20]
 800b026:	7812      	ldrb	r2, [r2, #0]
 800b028:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	3b01      	subs	r3, #1
 800b02e:	607b      	str	r3, [r7, #4]
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	2b00      	cmp	r3, #0
 800b034:	d1f1      	bne.n	800b01a <mem_cpy+0x1a>
	}
}
 800b036:	bf00      	nop
 800b038:	371c      	adds	r7, #28
 800b03a:	46bd      	mov	sp, r7
 800b03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b040:	4770      	bx	lr

0800b042 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800b042:	b480      	push	{r7}
 800b044:	b087      	sub	sp, #28
 800b046:	af00      	add	r7, sp, #0
 800b048:	60f8      	str	r0, [r7, #12]
 800b04a:	60b9      	str	r1, [r7, #8]
 800b04c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800b052:	697b      	ldr	r3, [r7, #20]
 800b054:	1c5a      	adds	r2, r3, #1
 800b056:	617a      	str	r2, [r7, #20]
 800b058:	68ba      	ldr	r2, [r7, #8]
 800b05a:	b2d2      	uxtb	r2, r2
 800b05c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	3b01      	subs	r3, #1
 800b062:	607b      	str	r3, [r7, #4]
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	2b00      	cmp	r3, #0
 800b068:	d1f3      	bne.n	800b052 <mem_set+0x10>
}
 800b06a:	bf00      	nop
 800b06c:	bf00      	nop
 800b06e:	371c      	adds	r7, #28
 800b070:	46bd      	mov	sp, r7
 800b072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b076:	4770      	bx	lr

0800b078 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800b078:	b480      	push	{r7}
 800b07a:	b089      	sub	sp, #36	@ 0x24
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	60f8      	str	r0, [r7, #12]
 800b080:	60b9      	str	r1, [r7, #8]
 800b082:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	61fb      	str	r3, [r7, #28]
 800b088:	68bb      	ldr	r3, [r7, #8]
 800b08a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800b08c:	2300      	movs	r3, #0
 800b08e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800b090:	69fb      	ldr	r3, [r7, #28]
 800b092:	1c5a      	adds	r2, r3, #1
 800b094:	61fa      	str	r2, [r7, #28]
 800b096:	781b      	ldrb	r3, [r3, #0]
 800b098:	4619      	mov	r1, r3
 800b09a:	69bb      	ldr	r3, [r7, #24]
 800b09c:	1c5a      	adds	r2, r3, #1
 800b09e:	61ba      	str	r2, [r7, #24]
 800b0a0:	781b      	ldrb	r3, [r3, #0]
 800b0a2:	1acb      	subs	r3, r1, r3
 800b0a4:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	3b01      	subs	r3, #1
 800b0aa:	607b      	str	r3, [r7, #4]
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d002      	beq.n	800b0b8 <mem_cmp+0x40>
 800b0b2:	697b      	ldr	r3, [r7, #20]
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d0eb      	beq.n	800b090 <mem_cmp+0x18>

	return r;
 800b0b8:	697b      	ldr	r3, [r7, #20]
}
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	3724      	adds	r7, #36	@ 0x24
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c4:	4770      	bx	lr

0800b0c6 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800b0c6:	b480      	push	{r7}
 800b0c8:	b083      	sub	sp, #12
 800b0ca:	af00      	add	r7, sp, #0
 800b0cc:	6078      	str	r0, [r7, #4]
 800b0ce:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800b0d0:	e002      	b.n	800b0d8 <chk_chr+0x12>
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	3301      	adds	r3, #1
 800b0d6:	607b      	str	r3, [r7, #4]
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	781b      	ldrb	r3, [r3, #0]
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d005      	beq.n	800b0ec <chk_chr+0x26>
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	781b      	ldrb	r3, [r3, #0]
 800b0e4:	461a      	mov	r2, r3
 800b0e6:	683b      	ldr	r3, [r7, #0]
 800b0e8:	4293      	cmp	r3, r2
 800b0ea:	d1f2      	bne.n	800b0d2 <chk_chr+0xc>
	return *str;
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	781b      	ldrb	r3, [r3, #0]
}
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	370c      	adds	r7, #12
 800b0f4:	46bd      	mov	sp, r7
 800b0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fa:	4770      	bx	lr

0800b0fc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b0fc:	b480      	push	{r7}
 800b0fe:	b085      	sub	sp, #20
 800b100:	af00      	add	r7, sp, #0
 800b102:	6078      	str	r0, [r7, #4]
 800b104:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b106:	2300      	movs	r3, #0
 800b108:	60bb      	str	r3, [r7, #8]
 800b10a:	68bb      	ldr	r3, [r7, #8]
 800b10c:	60fb      	str	r3, [r7, #12]
 800b10e:	e029      	b.n	800b164 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800b110:	4a27      	ldr	r2, [pc, #156]	@ (800b1b0 <chk_lock+0xb4>)
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	011b      	lsls	r3, r3, #4
 800b116:	4413      	add	r3, r2
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d01d      	beq.n	800b15a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b11e:	4a24      	ldr	r2, [pc, #144]	@ (800b1b0 <chk_lock+0xb4>)
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	011b      	lsls	r3, r3, #4
 800b124:	4413      	add	r3, r2
 800b126:	681a      	ldr	r2, [r3, #0]
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	429a      	cmp	r2, r3
 800b12e:	d116      	bne.n	800b15e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800b130:	4a1f      	ldr	r2, [pc, #124]	@ (800b1b0 <chk_lock+0xb4>)
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	011b      	lsls	r3, r3, #4
 800b136:	4413      	add	r3, r2
 800b138:	3304      	adds	r3, #4
 800b13a:	681a      	ldr	r2, [r3, #0]
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b140:	429a      	cmp	r2, r3
 800b142:	d10c      	bne.n	800b15e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b144:	4a1a      	ldr	r2, [pc, #104]	@ (800b1b0 <chk_lock+0xb4>)
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	011b      	lsls	r3, r3, #4
 800b14a:	4413      	add	r3, r2
 800b14c:	3308      	adds	r3, #8
 800b14e:	681a      	ldr	r2, [r3, #0]
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800b154:	429a      	cmp	r2, r3
 800b156:	d102      	bne.n	800b15e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b158:	e007      	b.n	800b16a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800b15a:	2301      	movs	r3, #1
 800b15c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	3301      	adds	r3, #1
 800b162:	60fb      	str	r3, [r7, #12]
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	2b01      	cmp	r3, #1
 800b168:	d9d2      	bls.n	800b110 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	2b02      	cmp	r3, #2
 800b16e:	d109      	bne.n	800b184 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800b170:	68bb      	ldr	r3, [r7, #8]
 800b172:	2b00      	cmp	r3, #0
 800b174:	d102      	bne.n	800b17c <chk_lock+0x80>
 800b176:	683b      	ldr	r3, [r7, #0]
 800b178:	2b02      	cmp	r3, #2
 800b17a:	d101      	bne.n	800b180 <chk_lock+0x84>
 800b17c:	2300      	movs	r3, #0
 800b17e:	e010      	b.n	800b1a2 <chk_lock+0xa6>
 800b180:	2312      	movs	r3, #18
 800b182:	e00e      	b.n	800b1a2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800b184:	683b      	ldr	r3, [r7, #0]
 800b186:	2b00      	cmp	r3, #0
 800b188:	d108      	bne.n	800b19c <chk_lock+0xa0>
 800b18a:	4a09      	ldr	r2, [pc, #36]	@ (800b1b0 <chk_lock+0xb4>)
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	011b      	lsls	r3, r3, #4
 800b190:	4413      	add	r3, r2
 800b192:	330c      	adds	r3, #12
 800b194:	881b      	ldrh	r3, [r3, #0]
 800b196:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b19a:	d101      	bne.n	800b1a0 <chk_lock+0xa4>
 800b19c:	2310      	movs	r3, #16
 800b19e:	e000      	b.n	800b1a2 <chk_lock+0xa6>
 800b1a0:	2300      	movs	r3, #0
}
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	3714      	adds	r7, #20
 800b1a6:	46bd      	mov	sp, r7
 800b1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ac:	4770      	bx	lr
 800b1ae:	bf00      	nop
 800b1b0:	24000c68 	.word	0x24000c68

0800b1b4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800b1b4:	b480      	push	{r7}
 800b1b6:	b083      	sub	sp, #12
 800b1b8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b1ba:	2300      	movs	r3, #0
 800b1bc:	607b      	str	r3, [r7, #4]
 800b1be:	e002      	b.n	800b1c6 <enq_lock+0x12>
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	3301      	adds	r3, #1
 800b1c4:	607b      	str	r3, [r7, #4]
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	2b01      	cmp	r3, #1
 800b1ca:	d806      	bhi.n	800b1da <enq_lock+0x26>
 800b1cc:	4a09      	ldr	r2, [pc, #36]	@ (800b1f4 <enq_lock+0x40>)
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	011b      	lsls	r3, r3, #4
 800b1d2:	4413      	add	r3, r2
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d1f2      	bne.n	800b1c0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	2b02      	cmp	r3, #2
 800b1de:	bf14      	ite	ne
 800b1e0:	2301      	movne	r3, #1
 800b1e2:	2300      	moveq	r3, #0
 800b1e4:	b2db      	uxtb	r3, r3
}
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	370c      	adds	r7, #12
 800b1ea:	46bd      	mov	sp, r7
 800b1ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f0:	4770      	bx	lr
 800b1f2:	bf00      	nop
 800b1f4:	24000c68 	.word	0x24000c68

0800b1f8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b1f8:	b480      	push	{r7}
 800b1fa:	b085      	sub	sp, #20
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	6078      	str	r0, [r7, #4]
 800b200:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b202:	2300      	movs	r3, #0
 800b204:	60fb      	str	r3, [r7, #12]
 800b206:	e01f      	b.n	800b248 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800b208:	4a41      	ldr	r2, [pc, #260]	@ (800b310 <inc_lock+0x118>)
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	011b      	lsls	r3, r3, #4
 800b20e:	4413      	add	r3, r2
 800b210:	681a      	ldr	r2, [r3, #0]
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	429a      	cmp	r2, r3
 800b218:	d113      	bne.n	800b242 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800b21a:	4a3d      	ldr	r2, [pc, #244]	@ (800b310 <inc_lock+0x118>)
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	011b      	lsls	r3, r3, #4
 800b220:	4413      	add	r3, r2
 800b222:	3304      	adds	r3, #4
 800b224:	681a      	ldr	r2, [r3, #0]
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800b22a:	429a      	cmp	r2, r3
 800b22c:	d109      	bne.n	800b242 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800b22e:	4a38      	ldr	r2, [pc, #224]	@ (800b310 <inc_lock+0x118>)
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	011b      	lsls	r3, r3, #4
 800b234:	4413      	add	r3, r2
 800b236:	3308      	adds	r3, #8
 800b238:	681a      	ldr	r2, [r3, #0]
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800b23e:	429a      	cmp	r2, r3
 800b240:	d006      	beq.n	800b250 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	3301      	adds	r3, #1
 800b246:	60fb      	str	r3, [r7, #12]
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	2b01      	cmp	r3, #1
 800b24c:	d9dc      	bls.n	800b208 <inc_lock+0x10>
 800b24e:	e000      	b.n	800b252 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800b250:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	2b02      	cmp	r3, #2
 800b256:	d132      	bne.n	800b2be <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b258:	2300      	movs	r3, #0
 800b25a:	60fb      	str	r3, [r7, #12]
 800b25c:	e002      	b.n	800b264 <inc_lock+0x6c>
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	3301      	adds	r3, #1
 800b262:	60fb      	str	r3, [r7, #12]
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	2b01      	cmp	r3, #1
 800b268:	d806      	bhi.n	800b278 <inc_lock+0x80>
 800b26a:	4a29      	ldr	r2, [pc, #164]	@ (800b310 <inc_lock+0x118>)
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	011b      	lsls	r3, r3, #4
 800b270:	4413      	add	r3, r2
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d1f2      	bne.n	800b25e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	2b02      	cmp	r3, #2
 800b27c:	d101      	bne.n	800b282 <inc_lock+0x8a>
 800b27e:	2300      	movs	r3, #0
 800b280:	e040      	b.n	800b304 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	681a      	ldr	r2, [r3, #0]
 800b286:	4922      	ldr	r1, [pc, #136]	@ (800b310 <inc_lock+0x118>)
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	011b      	lsls	r3, r3, #4
 800b28c:	440b      	add	r3, r1
 800b28e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	689a      	ldr	r2, [r3, #8]
 800b294:	491e      	ldr	r1, [pc, #120]	@ (800b310 <inc_lock+0x118>)
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	011b      	lsls	r3, r3, #4
 800b29a:	440b      	add	r3, r1
 800b29c:	3304      	adds	r3, #4
 800b29e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	695a      	ldr	r2, [r3, #20]
 800b2a4:	491a      	ldr	r1, [pc, #104]	@ (800b310 <inc_lock+0x118>)
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	011b      	lsls	r3, r3, #4
 800b2aa:	440b      	add	r3, r1
 800b2ac:	3308      	adds	r3, #8
 800b2ae:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800b2b0:	4a17      	ldr	r2, [pc, #92]	@ (800b310 <inc_lock+0x118>)
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	011b      	lsls	r3, r3, #4
 800b2b6:	4413      	add	r3, r2
 800b2b8:	330c      	adds	r3, #12
 800b2ba:	2200      	movs	r2, #0
 800b2bc:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800b2be:	683b      	ldr	r3, [r7, #0]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d009      	beq.n	800b2d8 <inc_lock+0xe0>
 800b2c4:	4a12      	ldr	r2, [pc, #72]	@ (800b310 <inc_lock+0x118>)
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	011b      	lsls	r3, r3, #4
 800b2ca:	4413      	add	r3, r2
 800b2cc:	330c      	adds	r3, #12
 800b2ce:	881b      	ldrh	r3, [r3, #0]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d001      	beq.n	800b2d8 <inc_lock+0xe0>
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	e015      	b.n	800b304 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800b2d8:	683b      	ldr	r3, [r7, #0]
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d108      	bne.n	800b2f0 <inc_lock+0xf8>
 800b2de:	4a0c      	ldr	r2, [pc, #48]	@ (800b310 <inc_lock+0x118>)
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	011b      	lsls	r3, r3, #4
 800b2e4:	4413      	add	r3, r2
 800b2e6:	330c      	adds	r3, #12
 800b2e8:	881b      	ldrh	r3, [r3, #0]
 800b2ea:	3301      	adds	r3, #1
 800b2ec:	b29a      	uxth	r2, r3
 800b2ee:	e001      	b.n	800b2f4 <inc_lock+0xfc>
 800b2f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b2f4:	4906      	ldr	r1, [pc, #24]	@ (800b310 <inc_lock+0x118>)
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	011b      	lsls	r3, r3, #4
 800b2fa:	440b      	add	r3, r1
 800b2fc:	330c      	adds	r3, #12
 800b2fe:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	3301      	adds	r3, #1
}
 800b304:	4618      	mov	r0, r3
 800b306:	3714      	adds	r7, #20
 800b308:	46bd      	mov	sp, r7
 800b30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b30e:	4770      	bx	lr
 800b310:	24000c68 	.word	0x24000c68

0800b314 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800b314:	b480      	push	{r7}
 800b316:	b085      	sub	sp, #20
 800b318:	af00      	add	r7, sp, #0
 800b31a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	3b01      	subs	r3, #1
 800b320:	607b      	str	r3, [r7, #4]
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	2b01      	cmp	r3, #1
 800b326:	d825      	bhi.n	800b374 <dec_lock+0x60>
		n = Files[i].ctr;
 800b328:	4a17      	ldr	r2, [pc, #92]	@ (800b388 <dec_lock+0x74>)
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	011b      	lsls	r3, r3, #4
 800b32e:	4413      	add	r3, r2
 800b330:	330c      	adds	r3, #12
 800b332:	881b      	ldrh	r3, [r3, #0]
 800b334:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800b336:	89fb      	ldrh	r3, [r7, #14]
 800b338:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b33c:	d101      	bne.n	800b342 <dec_lock+0x2e>
 800b33e:	2300      	movs	r3, #0
 800b340:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800b342:	89fb      	ldrh	r3, [r7, #14]
 800b344:	2b00      	cmp	r3, #0
 800b346:	d002      	beq.n	800b34e <dec_lock+0x3a>
 800b348:	89fb      	ldrh	r3, [r7, #14]
 800b34a:	3b01      	subs	r3, #1
 800b34c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800b34e:	4a0e      	ldr	r2, [pc, #56]	@ (800b388 <dec_lock+0x74>)
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	011b      	lsls	r3, r3, #4
 800b354:	4413      	add	r3, r2
 800b356:	330c      	adds	r3, #12
 800b358:	89fa      	ldrh	r2, [r7, #14]
 800b35a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800b35c:	89fb      	ldrh	r3, [r7, #14]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d105      	bne.n	800b36e <dec_lock+0x5a>
 800b362:	4a09      	ldr	r2, [pc, #36]	@ (800b388 <dec_lock+0x74>)
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	011b      	lsls	r3, r3, #4
 800b368:	4413      	add	r3, r2
 800b36a:	2200      	movs	r2, #0
 800b36c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800b36e:	2300      	movs	r3, #0
 800b370:	737b      	strb	r3, [r7, #13]
 800b372:	e001      	b.n	800b378 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800b374:	2302      	movs	r3, #2
 800b376:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800b378:	7b7b      	ldrb	r3, [r7, #13]
}
 800b37a:	4618      	mov	r0, r3
 800b37c:	3714      	adds	r7, #20
 800b37e:	46bd      	mov	sp, r7
 800b380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b384:	4770      	bx	lr
 800b386:	bf00      	nop
 800b388:	24000c68 	.word	0x24000c68

0800b38c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800b38c:	b480      	push	{r7}
 800b38e:	b085      	sub	sp, #20
 800b390:	af00      	add	r7, sp, #0
 800b392:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800b394:	2300      	movs	r3, #0
 800b396:	60fb      	str	r3, [r7, #12]
 800b398:	e010      	b.n	800b3bc <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800b39a:	4a0d      	ldr	r2, [pc, #52]	@ (800b3d0 <clear_lock+0x44>)
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	011b      	lsls	r3, r3, #4
 800b3a0:	4413      	add	r3, r2
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	687a      	ldr	r2, [r7, #4]
 800b3a6:	429a      	cmp	r2, r3
 800b3a8:	d105      	bne.n	800b3b6 <clear_lock+0x2a>
 800b3aa:	4a09      	ldr	r2, [pc, #36]	@ (800b3d0 <clear_lock+0x44>)
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	011b      	lsls	r3, r3, #4
 800b3b0:	4413      	add	r3, r2
 800b3b2:	2200      	movs	r2, #0
 800b3b4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	3301      	adds	r3, #1
 800b3ba:	60fb      	str	r3, [r7, #12]
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	2b01      	cmp	r3, #1
 800b3c0:	d9eb      	bls.n	800b39a <clear_lock+0xe>
	}
}
 800b3c2:	bf00      	nop
 800b3c4:	bf00      	nop
 800b3c6:	3714      	adds	r7, #20
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ce:	4770      	bx	lr
 800b3d0:	24000c68 	.word	0x24000c68

0800b3d4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800b3d4:	b580      	push	{r7, lr}
 800b3d6:	b086      	sub	sp, #24
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800b3dc:	2300      	movs	r3, #0
 800b3de:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	78db      	ldrb	r3, [r3, #3]
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d034      	beq.n	800b452 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3ec:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	7858      	ldrb	r0, [r3, #1]
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b3f8:	2301      	movs	r3, #1
 800b3fa:	697a      	ldr	r2, [r7, #20]
 800b3fc:	f7ff fd40 	bl	800ae80 <disk_write>
 800b400:	4603      	mov	r3, r0
 800b402:	2b00      	cmp	r3, #0
 800b404:	d002      	beq.n	800b40c <sync_window+0x38>
			res = FR_DISK_ERR;
 800b406:	2301      	movs	r3, #1
 800b408:	73fb      	strb	r3, [r7, #15]
 800b40a:	e022      	b.n	800b452 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	2200      	movs	r2, #0
 800b410:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	6a1b      	ldr	r3, [r3, #32]
 800b416:	697a      	ldr	r2, [r7, #20]
 800b418:	1ad2      	subs	r2, r2, r3
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	699b      	ldr	r3, [r3, #24]
 800b41e:	429a      	cmp	r2, r3
 800b420:	d217      	bcs.n	800b452 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	789b      	ldrb	r3, [r3, #2]
 800b426:	613b      	str	r3, [r7, #16]
 800b428:	e010      	b.n	800b44c <sync_window+0x78>
					wsect += fs->fsize;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	699b      	ldr	r3, [r3, #24]
 800b42e:	697a      	ldr	r2, [r7, #20]
 800b430:	4413      	add	r3, r2
 800b432:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	7858      	ldrb	r0, [r3, #1]
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b43e:	2301      	movs	r3, #1
 800b440:	697a      	ldr	r2, [r7, #20]
 800b442:	f7ff fd1d 	bl	800ae80 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b446:	693b      	ldr	r3, [r7, #16]
 800b448:	3b01      	subs	r3, #1
 800b44a:	613b      	str	r3, [r7, #16]
 800b44c:	693b      	ldr	r3, [r7, #16]
 800b44e:	2b01      	cmp	r3, #1
 800b450:	d8eb      	bhi.n	800b42a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800b452:	7bfb      	ldrb	r3, [r7, #15]
}
 800b454:	4618      	mov	r0, r3
 800b456:	3718      	adds	r7, #24
 800b458:	46bd      	mov	sp, r7
 800b45a:	bd80      	pop	{r7, pc}

0800b45c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800b45c:	b580      	push	{r7, lr}
 800b45e:	b084      	sub	sp, #16
 800b460:	af00      	add	r7, sp, #0
 800b462:	6078      	str	r0, [r7, #4]
 800b464:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800b466:	2300      	movs	r3, #0
 800b468:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b46e:	683a      	ldr	r2, [r7, #0]
 800b470:	429a      	cmp	r2, r3
 800b472:	d01b      	beq.n	800b4ac <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800b474:	6878      	ldr	r0, [r7, #4]
 800b476:	f7ff ffad 	bl	800b3d4 <sync_window>
 800b47a:	4603      	mov	r3, r0
 800b47c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800b47e:	7bfb      	ldrb	r3, [r7, #15]
 800b480:	2b00      	cmp	r3, #0
 800b482:	d113      	bne.n	800b4ac <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	7858      	ldrb	r0, [r3, #1]
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b48e:	2301      	movs	r3, #1
 800b490:	683a      	ldr	r2, [r7, #0]
 800b492:	f7ff fcd5 	bl	800ae40 <disk_read>
 800b496:	4603      	mov	r3, r0
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d004      	beq.n	800b4a6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800b49c:	f04f 33ff 	mov.w	r3, #4294967295
 800b4a0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800b4a2:	2301      	movs	r3, #1
 800b4a4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	683a      	ldr	r2, [r7, #0]
 800b4aa:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 800b4ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	3710      	adds	r7, #16
 800b4b2:	46bd      	mov	sp, r7
 800b4b4:	bd80      	pop	{r7, pc}
	...

0800b4b8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	b084      	sub	sp, #16
 800b4bc:	af00      	add	r7, sp, #0
 800b4be:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800b4c0:	6878      	ldr	r0, [r7, #4]
 800b4c2:	f7ff ff87 	bl	800b3d4 <sync_window>
 800b4c6:	4603      	mov	r3, r0
 800b4c8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800b4ca:	7bfb      	ldrb	r3, [r7, #15]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d158      	bne.n	800b582 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	781b      	ldrb	r3, [r3, #0]
 800b4d4:	2b03      	cmp	r3, #3
 800b4d6:	d148      	bne.n	800b56a <sync_fs+0xb2>
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	791b      	ldrb	r3, [r3, #4]
 800b4dc:	2b01      	cmp	r3, #1
 800b4de:	d144      	bne.n	800b56a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	3330      	adds	r3, #48	@ 0x30
 800b4e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b4e8:	2100      	movs	r1, #0
 800b4ea:	4618      	mov	r0, r3
 800b4ec:	f7ff fda9 	bl	800b042 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	3330      	adds	r3, #48	@ 0x30
 800b4f4:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800b4f8:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	f7ff fd38 	bl	800af72 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	3330      	adds	r3, #48	@ 0x30
 800b506:	4921      	ldr	r1, [pc, #132]	@ (800b58c <sync_fs+0xd4>)
 800b508:	4618      	mov	r0, r3
 800b50a:	f7ff fd4d 	bl	800afa8 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	3330      	adds	r3, #48	@ 0x30
 800b512:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800b516:	491e      	ldr	r1, [pc, #120]	@ (800b590 <sync_fs+0xd8>)
 800b518:	4618      	mov	r0, r3
 800b51a:	f7ff fd45 	bl	800afa8 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	3330      	adds	r3, #48	@ 0x30
 800b522:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	691b      	ldr	r3, [r3, #16]
 800b52a:	4619      	mov	r1, r3
 800b52c:	4610      	mov	r0, r2
 800b52e:	f7ff fd3b 	bl	800afa8 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	3330      	adds	r3, #48	@ 0x30
 800b536:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	68db      	ldr	r3, [r3, #12]
 800b53e:	4619      	mov	r1, r3
 800b540:	4610      	mov	r0, r2
 800b542:	f7ff fd31 	bl	800afa8 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	69db      	ldr	r3, [r3, #28]
 800b54a:	1c5a      	adds	r2, r3, #1
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	7858      	ldrb	r0, [r3, #1]
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b55e:	2301      	movs	r3, #1
 800b560:	f7ff fc8e 	bl	800ae80 <disk_write>
			fs->fsi_flag = 0;
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	2200      	movs	r2, #0
 800b568:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	785b      	ldrb	r3, [r3, #1]
 800b56e:	2200      	movs	r2, #0
 800b570:	2100      	movs	r1, #0
 800b572:	4618      	mov	r0, r3
 800b574:	f7ff fca4 	bl	800aec0 <disk_ioctl>
 800b578:	4603      	mov	r3, r0
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d001      	beq.n	800b582 <sync_fs+0xca>
 800b57e:	2301      	movs	r3, #1
 800b580:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800b582:	7bfb      	ldrb	r3, [r7, #15]
}
 800b584:	4618      	mov	r0, r3
 800b586:	3710      	adds	r7, #16
 800b588:	46bd      	mov	sp, r7
 800b58a:	bd80      	pop	{r7, pc}
 800b58c:	41615252 	.word	0x41615252
 800b590:	61417272 	.word	0x61417272

0800b594 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800b594:	b480      	push	{r7}
 800b596:	b083      	sub	sp, #12
 800b598:	af00      	add	r7, sp, #0
 800b59a:	6078      	str	r0, [r7, #4]
 800b59c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800b59e:	683b      	ldr	r3, [r7, #0]
 800b5a0:	3b02      	subs	r3, #2
 800b5a2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	695b      	ldr	r3, [r3, #20]
 800b5a8:	3b02      	subs	r3, #2
 800b5aa:	683a      	ldr	r2, [r7, #0]
 800b5ac:	429a      	cmp	r2, r3
 800b5ae:	d301      	bcc.n	800b5b4 <clust2sect+0x20>
 800b5b0:	2300      	movs	r3, #0
 800b5b2:	e008      	b.n	800b5c6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	895b      	ldrh	r3, [r3, #10]
 800b5b8:	461a      	mov	r2, r3
 800b5ba:	683b      	ldr	r3, [r7, #0]
 800b5bc:	fb03 f202 	mul.w	r2, r3, r2
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5c4:	4413      	add	r3, r2
}
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	370c      	adds	r7, #12
 800b5ca:	46bd      	mov	sp, r7
 800b5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d0:	4770      	bx	lr

0800b5d2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800b5d2:	b580      	push	{r7, lr}
 800b5d4:	b086      	sub	sp, #24
 800b5d6:	af00      	add	r7, sp, #0
 800b5d8:	6078      	str	r0, [r7, #4]
 800b5da:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800b5e2:	683b      	ldr	r3, [r7, #0]
 800b5e4:	2b01      	cmp	r3, #1
 800b5e6:	d904      	bls.n	800b5f2 <get_fat+0x20>
 800b5e8:	693b      	ldr	r3, [r7, #16]
 800b5ea:	695b      	ldr	r3, [r3, #20]
 800b5ec:	683a      	ldr	r2, [r7, #0]
 800b5ee:	429a      	cmp	r2, r3
 800b5f0:	d302      	bcc.n	800b5f8 <get_fat+0x26>
		val = 1;	/* Internal error */
 800b5f2:	2301      	movs	r3, #1
 800b5f4:	617b      	str	r3, [r7, #20]
 800b5f6:	e08e      	b.n	800b716 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800b5f8:	f04f 33ff 	mov.w	r3, #4294967295
 800b5fc:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800b5fe:	693b      	ldr	r3, [r7, #16]
 800b600:	781b      	ldrb	r3, [r3, #0]
 800b602:	2b03      	cmp	r3, #3
 800b604:	d061      	beq.n	800b6ca <get_fat+0xf8>
 800b606:	2b03      	cmp	r3, #3
 800b608:	dc7b      	bgt.n	800b702 <get_fat+0x130>
 800b60a:	2b01      	cmp	r3, #1
 800b60c:	d002      	beq.n	800b614 <get_fat+0x42>
 800b60e:	2b02      	cmp	r3, #2
 800b610:	d041      	beq.n	800b696 <get_fat+0xc4>
 800b612:	e076      	b.n	800b702 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800b614:	683b      	ldr	r3, [r7, #0]
 800b616:	60fb      	str	r3, [r7, #12]
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	085b      	lsrs	r3, r3, #1
 800b61c:	68fa      	ldr	r2, [r7, #12]
 800b61e:	4413      	add	r3, r2
 800b620:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b622:	693b      	ldr	r3, [r7, #16]
 800b624:	6a1a      	ldr	r2, [r3, #32]
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	0a5b      	lsrs	r3, r3, #9
 800b62a:	4413      	add	r3, r2
 800b62c:	4619      	mov	r1, r3
 800b62e:	6938      	ldr	r0, [r7, #16]
 800b630:	f7ff ff14 	bl	800b45c <move_window>
 800b634:	4603      	mov	r3, r0
 800b636:	2b00      	cmp	r3, #0
 800b638:	d166      	bne.n	800b708 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	1c5a      	adds	r2, r3, #1
 800b63e:	60fa      	str	r2, [r7, #12]
 800b640:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b644:	693a      	ldr	r2, [r7, #16]
 800b646:	4413      	add	r3, r2
 800b648:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b64c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b64e:	693b      	ldr	r3, [r7, #16]
 800b650:	6a1a      	ldr	r2, [r3, #32]
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	0a5b      	lsrs	r3, r3, #9
 800b656:	4413      	add	r3, r2
 800b658:	4619      	mov	r1, r3
 800b65a:	6938      	ldr	r0, [r7, #16]
 800b65c:	f7ff fefe 	bl	800b45c <move_window>
 800b660:	4603      	mov	r3, r0
 800b662:	2b00      	cmp	r3, #0
 800b664:	d152      	bne.n	800b70c <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b66c:	693a      	ldr	r2, [r7, #16]
 800b66e:	4413      	add	r3, r2
 800b670:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b674:	021b      	lsls	r3, r3, #8
 800b676:	68ba      	ldr	r2, [r7, #8]
 800b678:	4313      	orrs	r3, r2
 800b67a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800b67c:	683b      	ldr	r3, [r7, #0]
 800b67e:	f003 0301 	and.w	r3, r3, #1
 800b682:	2b00      	cmp	r3, #0
 800b684:	d002      	beq.n	800b68c <get_fat+0xba>
 800b686:	68bb      	ldr	r3, [r7, #8]
 800b688:	091b      	lsrs	r3, r3, #4
 800b68a:	e002      	b.n	800b692 <get_fat+0xc0>
 800b68c:	68bb      	ldr	r3, [r7, #8]
 800b68e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b692:	617b      	str	r3, [r7, #20]
			break;
 800b694:	e03f      	b.n	800b716 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b696:	693b      	ldr	r3, [r7, #16]
 800b698:	6a1a      	ldr	r2, [r3, #32]
 800b69a:	683b      	ldr	r3, [r7, #0]
 800b69c:	0a1b      	lsrs	r3, r3, #8
 800b69e:	4413      	add	r3, r2
 800b6a0:	4619      	mov	r1, r3
 800b6a2:	6938      	ldr	r0, [r7, #16]
 800b6a4:	f7ff feda 	bl	800b45c <move_window>
 800b6a8:	4603      	mov	r3, r0
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d130      	bne.n	800b710 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800b6ae:	693b      	ldr	r3, [r7, #16]
 800b6b0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b6b4:	683b      	ldr	r3, [r7, #0]
 800b6b6:	005b      	lsls	r3, r3, #1
 800b6b8:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800b6bc:	4413      	add	r3, r2
 800b6be:	4618      	mov	r0, r3
 800b6c0:	f7ff fc1c 	bl	800aefc <ld_word>
 800b6c4:	4603      	mov	r3, r0
 800b6c6:	617b      	str	r3, [r7, #20]
			break;
 800b6c8:	e025      	b.n	800b716 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b6ca:	693b      	ldr	r3, [r7, #16]
 800b6cc:	6a1a      	ldr	r2, [r3, #32]
 800b6ce:	683b      	ldr	r3, [r7, #0]
 800b6d0:	09db      	lsrs	r3, r3, #7
 800b6d2:	4413      	add	r3, r2
 800b6d4:	4619      	mov	r1, r3
 800b6d6:	6938      	ldr	r0, [r7, #16]
 800b6d8:	f7ff fec0 	bl	800b45c <move_window>
 800b6dc:	4603      	mov	r3, r0
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d118      	bne.n	800b714 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800b6e2:	693b      	ldr	r3, [r7, #16]
 800b6e4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b6e8:	683b      	ldr	r3, [r7, #0]
 800b6ea:	009b      	lsls	r3, r3, #2
 800b6ec:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800b6f0:	4413      	add	r3, r2
 800b6f2:	4618      	mov	r0, r3
 800b6f4:	f7ff fc1a 	bl	800af2c <ld_dword>
 800b6f8:	4603      	mov	r3, r0
 800b6fa:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800b6fe:	617b      	str	r3, [r7, #20]
			break;
 800b700:	e009      	b.n	800b716 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800b702:	2301      	movs	r3, #1
 800b704:	617b      	str	r3, [r7, #20]
 800b706:	e006      	b.n	800b716 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b708:	bf00      	nop
 800b70a:	e004      	b.n	800b716 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b70c:	bf00      	nop
 800b70e:	e002      	b.n	800b716 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b710:	bf00      	nop
 800b712:	e000      	b.n	800b716 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b714:	bf00      	nop
		}
	}

	return val;
 800b716:	697b      	ldr	r3, [r7, #20]
}
 800b718:	4618      	mov	r0, r3
 800b71a:	3718      	adds	r7, #24
 800b71c:	46bd      	mov	sp, r7
 800b71e:	bd80      	pop	{r7, pc}

0800b720 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800b720:	b590      	push	{r4, r7, lr}
 800b722:	b089      	sub	sp, #36	@ 0x24
 800b724:	af00      	add	r7, sp, #0
 800b726:	60f8      	str	r0, [r7, #12]
 800b728:	60b9      	str	r1, [r7, #8]
 800b72a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800b72c:	2302      	movs	r3, #2
 800b72e:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800b730:	68bb      	ldr	r3, [r7, #8]
 800b732:	2b01      	cmp	r3, #1
 800b734:	f240 80d9 	bls.w	800b8ea <put_fat+0x1ca>
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	695b      	ldr	r3, [r3, #20]
 800b73c:	68ba      	ldr	r2, [r7, #8]
 800b73e:	429a      	cmp	r2, r3
 800b740:	f080 80d3 	bcs.w	800b8ea <put_fat+0x1ca>
		switch (fs->fs_type) {
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	781b      	ldrb	r3, [r3, #0]
 800b748:	2b03      	cmp	r3, #3
 800b74a:	f000 8096 	beq.w	800b87a <put_fat+0x15a>
 800b74e:	2b03      	cmp	r3, #3
 800b750:	f300 80cb 	bgt.w	800b8ea <put_fat+0x1ca>
 800b754:	2b01      	cmp	r3, #1
 800b756:	d002      	beq.n	800b75e <put_fat+0x3e>
 800b758:	2b02      	cmp	r3, #2
 800b75a:	d06e      	beq.n	800b83a <put_fat+0x11a>
 800b75c:	e0c5      	b.n	800b8ea <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800b75e:	68bb      	ldr	r3, [r7, #8]
 800b760:	61bb      	str	r3, [r7, #24]
 800b762:	69bb      	ldr	r3, [r7, #24]
 800b764:	085b      	lsrs	r3, r3, #1
 800b766:	69ba      	ldr	r2, [r7, #24]
 800b768:	4413      	add	r3, r2
 800b76a:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	6a1a      	ldr	r2, [r3, #32]
 800b770:	69bb      	ldr	r3, [r7, #24]
 800b772:	0a5b      	lsrs	r3, r3, #9
 800b774:	4413      	add	r3, r2
 800b776:	4619      	mov	r1, r3
 800b778:	68f8      	ldr	r0, [r7, #12]
 800b77a:	f7ff fe6f 	bl	800b45c <move_window>
 800b77e:	4603      	mov	r3, r0
 800b780:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b782:	7ffb      	ldrb	r3, [r7, #31]
 800b784:	2b00      	cmp	r3, #0
 800b786:	f040 80a9 	bne.w	800b8dc <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b790:	69bb      	ldr	r3, [r7, #24]
 800b792:	1c59      	adds	r1, r3, #1
 800b794:	61b9      	str	r1, [r7, #24]
 800b796:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b79a:	4413      	add	r3, r2
 800b79c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800b79e:	68bb      	ldr	r3, [r7, #8]
 800b7a0:	f003 0301 	and.w	r3, r3, #1
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d00d      	beq.n	800b7c4 <put_fat+0xa4>
 800b7a8:	697b      	ldr	r3, [r7, #20]
 800b7aa:	781b      	ldrb	r3, [r3, #0]
 800b7ac:	b25b      	sxtb	r3, r3
 800b7ae:	f003 030f 	and.w	r3, r3, #15
 800b7b2:	b25a      	sxtb	r2, r3
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	b2db      	uxtb	r3, r3
 800b7b8:	011b      	lsls	r3, r3, #4
 800b7ba:	b25b      	sxtb	r3, r3
 800b7bc:	4313      	orrs	r3, r2
 800b7be:	b25b      	sxtb	r3, r3
 800b7c0:	b2db      	uxtb	r3, r3
 800b7c2:	e001      	b.n	800b7c8 <put_fat+0xa8>
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	b2db      	uxtb	r3, r3
 800b7c8:	697a      	ldr	r2, [r7, #20]
 800b7ca:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	2201      	movs	r2, #1
 800b7d0:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	6a1a      	ldr	r2, [r3, #32]
 800b7d6:	69bb      	ldr	r3, [r7, #24]
 800b7d8:	0a5b      	lsrs	r3, r3, #9
 800b7da:	4413      	add	r3, r2
 800b7dc:	4619      	mov	r1, r3
 800b7de:	68f8      	ldr	r0, [r7, #12]
 800b7e0:	f7ff fe3c 	bl	800b45c <move_window>
 800b7e4:	4603      	mov	r3, r0
 800b7e6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b7e8:	7ffb      	ldrb	r3, [r7, #31]
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d178      	bne.n	800b8e0 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b7f4:	69bb      	ldr	r3, [r7, #24]
 800b7f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b7fa:	4413      	add	r3, r2
 800b7fc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800b7fe:	68bb      	ldr	r3, [r7, #8]
 800b800:	f003 0301 	and.w	r3, r3, #1
 800b804:	2b00      	cmp	r3, #0
 800b806:	d003      	beq.n	800b810 <put_fat+0xf0>
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	091b      	lsrs	r3, r3, #4
 800b80c:	b2db      	uxtb	r3, r3
 800b80e:	e00e      	b.n	800b82e <put_fat+0x10e>
 800b810:	697b      	ldr	r3, [r7, #20]
 800b812:	781b      	ldrb	r3, [r3, #0]
 800b814:	b25b      	sxtb	r3, r3
 800b816:	f023 030f 	bic.w	r3, r3, #15
 800b81a:	b25a      	sxtb	r2, r3
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	0a1b      	lsrs	r3, r3, #8
 800b820:	b25b      	sxtb	r3, r3
 800b822:	f003 030f 	and.w	r3, r3, #15
 800b826:	b25b      	sxtb	r3, r3
 800b828:	4313      	orrs	r3, r2
 800b82a:	b25b      	sxtb	r3, r3
 800b82c:	b2db      	uxtb	r3, r3
 800b82e:	697a      	ldr	r2, [r7, #20]
 800b830:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	2201      	movs	r2, #1
 800b836:	70da      	strb	r2, [r3, #3]
			break;
 800b838:	e057      	b.n	800b8ea <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	6a1a      	ldr	r2, [r3, #32]
 800b83e:	68bb      	ldr	r3, [r7, #8]
 800b840:	0a1b      	lsrs	r3, r3, #8
 800b842:	4413      	add	r3, r2
 800b844:	4619      	mov	r1, r3
 800b846:	68f8      	ldr	r0, [r7, #12]
 800b848:	f7ff fe08 	bl	800b45c <move_window>
 800b84c:	4603      	mov	r3, r0
 800b84e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b850:	7ffb      	ldrb	r3, [r7, #31]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d146      	bne.n	800b8e4 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b85c:	68bb      	ldr	r3, [r7, #8]
 800b85e:	005b      	lsls	r3, r3, #1
 800b860:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800b864:	4413      	add	r3, r2
 800b866:	687a      	ldr	r2, [r7, #4]
 800b868:	b292      	uxth	r2, r2
 800b86a:	4611      	mov	r1, r2
 800b86c:	4618      	mov	r0, r3
 800b86e:	f7ff fb80 	bl	800af72 <st_word>
			fs->wflag = 1;
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	2201      	movs	r2, #1
 800b876:	70da      	strb	r2, [r3, #3]
			break;
 800b878:	e037      	b.n	800b8ea <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	6a1a      	ldr	r2, [r3, #32]
 800b87e:	68bb      	ldr	r3, [r7, #8]
 800b880:	09db      	lsrs	r3, r3, #7
 800b882:	4413      	add	r3, r2
 800b884:	4619      	mov	r1, r3
 800b886:	68f8      	ldr	r0, [r7, #12]
 800b888:	f7ff fde8 	bl	800b45c <move_window>
 800b88c:	4603      	mov	r3, r0
 800b88e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b890:	7ffb      	ldrb	r3, [r7, #31]
 800b892:	2b00      	cmp	r3, #0
 800b894:	d128      	bne.n	800b8e8 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b8a2:	68bb      	ldr	r3, [r7, #8]
 800b8a4:	009b      	lsls	r3, r3, #2
 800b8a6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800b8aa:	4413      	add	r3, r2
 800b8ac:	4618      	mov	r0, r3
 800b8ae:	f7ff fb3d 	bl	800af2c <ld_dword>
 800b8b2:	4603      	mov	r3, r0
 800b8b4:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800b8b8:	4323      	orrs	r3, r4
 800b8ba:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b8c2:	68bb      	ldr	r3, [r7, #8]
 800b8c4:	009b      	lsls	r3, r3, #2
 800b8c6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800b8ca:	4413      	add	r3, r2
 800b8cc:	6879      	ldr	r1, [r7, #4]
 800b8ce:	4618      	mov	r0, r3
 800b8d0:	f7ff fb6a 	bl	800afa8 <st_dword>
			fs->wflag = 1;
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	2201      	movs	r2, #1
 800b8d8:	70da      	strb	r2, [r3, #3]
			break;
 800b8da:	e006      	b.n	800b8ea <put_fat+0x1ca>
			if (res != FR_OK) break;
 800b8dc:	bf00      	nop
 800b8de:	e004      	b.n	800b8ea <put_fat+0x1ca>
			if (res != FR_OK) break;
 800b8e0:	bf00      	nop
 800b8e2:	e002      	b.n	800b8ea <put_fat+0x1ca>
			if (res != FR_OK) break;
 800b8e4:	bf00      	nop
 800b8e6:	e000      	b.n	800b8ea <put_fat+0x1ca>
			if (res != FR_OK) break;
 800b8e8:	bf00      	nop
		}
	}
	return res;
 800b8ea:	7ffb      	ldrb	r3, [r7, #31]
}
 800b8ec:	4618      	mov	r0, r3
 800b8ee:	3724      	adds	r7, #36	@ 0x24
 800b8f0:	46bd      	mov	sp, r7
 800b8f2:	bd90      	pop	{r4, r7, pc}

0800b8f4 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800b8f4:	b580      	push	{r7, lr}
 800b8f6:	b088      	sub	sp, #32
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	60f8      	str	r0, [r7, #12]
 800b8fc:	60b9      	str	r1, [r7, #8]
 800b8fe:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800b900:	2300      	movs	r3, #0
 800b902:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800b90a:	68bb      	ldr	r3, [r7, #8]
 800b90c:	2b01      	cmp	r3, #1
 800b90e:	d904      	bls.n	800b91a <remove_chain+0x26>
 800b910:	69bb      	ldr	r3, [r7, #24]
 800b912:	695b      	ldr	r3, [r3, #20]
 800b914:	68ba      	ldr	r2, [r7, #8]
 800b916:	429a      	cmp	r2, r3
 800b918:	d301      	bcc.n	800b91e <remove_chain+0x2a>
 800b91a:	2302      	movs	r3, #2
 800b91c:	e04b      	b.n	800b9b6 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	2b00      	cmp	r3, #0
 800b922:	d00c      	beq.n	800b93e <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800b924:	f04f 32ff 	mov.w	r2, #4294967295
 800b928:	6879      	ldr	r1, [r7, #4]
 800b92a:	69b8      	ldr	r0, [r7, #24]
 800b92c:	f7ff fef8 	bl	800b720 <put_fat>
 800b930:	4603      	mov	r3, r0
 800b932:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800b934:	7ffb      	ldrb	r3, [r7, #31]
 800b936:	2b00      	cmp	r3, #0
 800b938:	d001      	beq.n	800b93e <remove_chain+0x4a>
 800b93a:	7ffb      	ldrb	r3, [r7, #31]
 800b93c:	e03b      	b.n	800b9b6 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800b93e:	68b9      	ldr	r1, [r7, #8]
 800b940:	68f8      	ldr	r0, [r7, #12]
 800b942:	f7ff fe46 	bl	800b5d2 <get_fat>
 800b946:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800b948:	697b      	ldr	r3, [r7, #20]
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d031      	beq.n	800b9b2 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800b94e:	697b      	ldr	r3, [r7, #20]
 800b950:	2b01      	cmp	r3, #1
 800b952:	d101      	bne.n	800b958 <remove_chain+0x64>
 800b954:	2302      	movs	r3, #2
 800b956:	e02e      	b.n	800b9b6 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800b958:	697b      	ldr	r3, [r7, #20]
 800b95a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b95e:	d101      	bne.n	800b964 <remove_chain+0x70>
 800b960:	2301      	movs	r3, #1
 800b962:	e028      	b.n	800b9b6 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800b964:	2200      	movs	r2, #0
 800b966:	68b9      	ldr	r1, [r7, #8]
 800b968:	69b8      	ldr	r0, [r7, #24]
 800b96a:	f7ff fed9 	bl	800b720 <put_fat>
 800b96e:	4603      	mov	r3, r0
 800b970:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800b972:	7ffb      	ldrb	r3, [r7, #31]
 800b974:	2b00      	cmp	r3, #0
 800b976:	d001      	beq.n	800b97c <remove_chain+0x88>
 800b978:	7ffb      	ldrb	r3, [r7, #31]
 800b97a:	e01c      	b.n	800b9b6 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800b97c:	69bb      	ldr	r3, [r7, #24]
 800b97e:	691a      	ldr	r2, [r3, #16]
 800b980:	69bb      	ldr	r3, [r7, #24]
 800b982:	695b      	ldr	r3, [r3, #20]
 800b984:	3b02      	subs	r3, #2
 800b986:	429a      	cmp	r2, r3
 800b988:	d20b      	bcs.n	800b9a2 <remove_chain+0xae>
			fs->free_clst++;
 800b98a:	69bb      	ldr	r3, [r7, #24]
 800b98c:	691b      	ldr	r3, [r3, #16]
 800b98e:	1c5a      	adds	r2, r3, #1
 800b990:	69bb      	ldr	r3, [r7, #24]
 800b992:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800b994:	69bb      	ldr	r3, [r7, #24]
 800b996:	791b      	ldrb	r3, [r3, #4]
 800b998:	f043 0301 	orr.w	r3, r3, #1
 800b99c:	b2da      	uxtb	r2, r3
 800b99e:	69bb      	ldr	r3, [r7, #24]
 800b9a0:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800b9a2:	697b      	ldr	r3, [r7, #20]
 800b9a4:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800b9a6:	69bb      	ldr	r3, [r7, #24]
 800b9a8:	695b      	ldr	r3, [r3, #20]
 800b9aa:	68ba      	ldr	r2, [r7, #8]
 800b9ac:	429a      	cmp	r2, r3
 800b9ae:	d3c6      	bcc.n	800b93e <remove_chain+0x4a>
 800b9b0:	e000      	b.n	800b9b4 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800b9b2:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800b9b4:	2300      	movs	r3, #0
}
 800b9b6:	4618      	mov	r0, r3
 800b9b8:	3720      	adds	r7, #32
 800b9ba:	46bd      	mov	sp, r7
 800b9bc:	bd80      	pop	{r7, pc}

0800b9be <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800b9be:	b580      	push	{r7, lr}
 800b9c0:	b088      	sub	sp, #32
 800b9c2:	af00      	add	r7, sp, #0
 800b9c4:	6078      	str	r0, [r7, #4]
 800b9c6:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800b9ce:	683b      	ldr	r3, [r7, #0]
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d10d      	bne.n	800b9f0 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800b9d4:	693b      	ldr	r3, [r7, #16]
 800b9d6:	68db      	ldr	r3, [r3, #12]
 800b9d8:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800b9da:	69bb      	ldr	r3, [r7, #24]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d004      	beq.n	800b9ea <create_chain+0x2c>
 800b9e0:	693b      	ldr	r3, [r7, #16]
 800b9e2:	695b      	ldr	r3, [r3, #20]
 800b9e4:	69ba      	ldr	r2, [r7, #24]
 800b9e6:	429a      	cmp	r2, r3
 800b9e8:	d31b      	bcc.n	800ba22 <create_chain+0x64>
 800b9ea:	2301      	movs	r3, #1
 800b9ec:	61bb      	str	r3, [r7, #24]
 800b9ee:	e018      	b.n	800ba22 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800b9f0:	6839      	ldr	r1, [r7, #0]
 800b9f2:	6878      	ldr	r0, [r7, #4]
 800b9f4:	f7ff fded 	bl	800b5d2 <get_fat>
 800b9f8:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	2b01      	cmp	r3, #1
 800b9fe:	d801      	bhi.n	800ba04 <create_chain+0x46>
 800ba00:	2301      	movs	r3, #1
 800ba02:	e070      	b.n	800bae6 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba0a:	d101      	bne.n	800ba10 <create_chain+0x52>
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	e06a      	b.n	800bae6 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800ba10:	693b      	ldr	r3, [r7, #16]
 800ba12:	695b      	ldr	r3, [r3, #20]
 800ba14:	68fa      	ldr	r2, [r7, #12]
 800ba16:	429a      	cmp	r2, r3
 800ba18:	d201      	bcs.n	800ba1e <create_chain+0x60>
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	e063      	b.n	800bae6 <create_chain+0x128>
		scl = clst;
 800ba1e:	683b      	ldr	r3, [r7, #0]
 800ba20:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800ba22:	69bb      	ldr	r3, [r7, #24]
 800ba24:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800ba26:	69fb      	ldr	r3, [r7, #28]
 800ba28:	3301      	adds	r3, #1
 800ba2a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800ba2c:	693b      	ldr	r3, [r7, #16]
 800ba2e:	695b      	ldr	r3, [r3, #20]
 800ba30:	69fa      	ldr	r2, [r7, #28]
 800ba32:	429a      	cmp	r2, r3
 800ba34:	d307      	bcc.n	800ba46 <create_chain+0x88>
				ncl = 2;
 800ba36:	2302      	movs	r3, #2
 800ba38:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800ba3a:	69fa      	ldr	r2, [r7, #28]
 800ba3c:	69bb      	ldr	r3, [r7, #24]
 800ba3e:	429a      	cmp	r2, r3
 800ba40:	d901      	bls.n	800ba46 <create_chain+0x88>
 800ba42:	2300      	movs	r3, #0
 800ba44:	e04f      	b.n	800bae6 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800ba46:	69f9      	ldr	r1, [r7, #28]
 800ba48:	6878      	ldr	r0, [r7, #4]
 800ba4a:	f7ff fdc2 	bl	800b5d2 <get_fat>
 800ba4e:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d00e      	beq.n	800ba74 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	2b01      	cmp	r3, #1
 800ba5a:	d003      	beq.n	800ba64 <create_chain+0xa6>
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba62:	d101      	bne.n	800ba68 <create_chain+0xaa>
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	e03e      	b.n	800bae6 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800ba68:	69fa      	ldr	r2, [r7, #28]
 800ba6a:	69bb      	ldr	r3, [r7, #24]
 800ba6c:	429a      	cmp	r2, r3
 800ba6e:	d1da      	bne.n	800ba26 <create_chain+0x68>
 800ba70:	2300      	movs	r3, #0
 800ba72:	e038      	b.n	800bae6 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800ba74:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800ba76:	f04f 32ff 	mov.w	r2, #4294967295
 800ba7a:	69f9      	ldr	r1, [r7, #28]
 800ba7c:	6938      	ldr	r0, [r7, #16]
 800ba7e:	f7ff fe4f 	bl	800b720 <put_fat>
 800ba82:	4603      	mov	r3, r0
 800ba84:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800ba86:	7dfb      	ldrb	r3, [r7, #23]
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d109      	bne.n	800baa0 <create_chain+0xe2>
 800ba8c:	683b      	ldr	r3, [r7, #0]
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d006      	beq.n	800baa0 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800ba92:	69fa      	ldr	r2, [r7, #28]
 800ba94:	6839      	ldr	r1, [r7, #0]
 800ba96:	6938      	ldr	r0, [r7, #16]
 800ba98:	f7ff fe42 	bl	800b720 <put_fat>
 800ba9c:	4603      	mov	r3, r0
 800ba9e:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800baa0:	7dfb      	ldrb	r3, [r7, #23]
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d116      	bne.n	800bad4 <create_chain+0x116>
		fs->last_clst = ncl;
 800baa6:	693b      	ldr	r3, [r7, #16]
 800baa8:	69fa      	ldr	r2, [r7, #28]
 800baaa:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800baac:	693b      	ldr	r3, [r7, #16]
 800baae:	691a      	ldr	r2, [r3, #16]
 800bab0:	693b      	ldr	r3, [r7, #16]
 800bab2:	695b      	ldr	r3, [r3, #20]
 800bab4:	3b02      	subs	r3, #2
 800bab6:	429a      	cmp	r2, r3
 800bab8:	d804      	bhi.n	800bac4 <create_chain+0x106>
 800baba:	693b      	ldr	r3, [r7, #16]
 800babc:	691b      	ldr	r3, [r3, #16]
 800babe:	1e5a      	subs	r2, r3, #1
 800bac0:	693b      	ldr	r3, [r7, #16]
 800bac2:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800bac4:	693b      	ldr	r3, [r7, #16]
 800bac6:	791b      	ldrb	r3, [r3, #4]
 800bac8:	f043 0301 	orr.w	r3, r3, #1
 800bacc:	b2da      	uxtb	r2, r3
 800bace:	693b      	ldr	r3, [r7, #16]
 800bad0:	711a      	strb	r2, [r3, #4]
 800bad2:	e007      	b.n	800bae4 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800bad4:	7dfb      	ldrb	r3, [r7, #23]
 800bad6:	2b01      	cmp	r3, #1
 800bad8:	d102      	bne.n	800bae0 <create_chain+0x122>
 800bada:	f04f 33ff 	mov.w	r3, #4294967295
 800bade:	e000      	b.n	800bae2 <create_chain+0x124>
 800bae0:	2301      	movs	r3, #1
 800bae2:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800bae4:	69fb      	ldr	r3, [r7, #28]
}
 800bae6:	4618      	mov	r0, r3
 800bae8:	3720      	adds	r7, #32
 800baea:	46bd      	mov	sp, r7
 800baec:	bd80      	pop	{r7, pc}

0800baee <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800baee:	b480      	push	{r7}
 800baf0:	b087      	sub	sp, #28
 800baf2:	af00      	add	r7, sp, #0
 800baf4:	6078      	str	r0, [r7, #4]
 800baf6:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb02:	3304      	adds	r3, #4
 800bb04:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800bb06:	683b      	ldr	r3, [r7, #0]
 800bb08:	0a5b      	lsrs	r3, r3, #9
 800bb0a:	68fa      	ldr	r2, [r7, #12]
 800bb0c:	8952      	ldrh	r2, [r2, #10]
 800bb0e:	fbb3 f3f2 	udiv	r3, r3, r2
 800bb12:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800bb14:	693b      	ldr	r3, [r7, #16]
 800bb16:	1d1a      	adds	r2, r3, #4
 800bb18:	613a      	str	r2, [r7, #16]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800bb1e:	68bb      	ldr	r3, [r7, #8]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d101      	bne.n	800bb28 <clmt_clust+0x3a>
 800bb24:	2300      	movs	r3, #0
 800bb26:	e010      	b.n	800bb4a <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800bb28:	697a      	ldr	r2, [r7, #20]
 800bb2a:	68bb      	ldr	r3, [r7, #8]
 800bb2c:	429a      	cmp	r2, r3
 800bb2e:	d307      	bcc.n	800bb40 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800bb30:	697a      	ldr	r2, [r7, #20]
 800bb32:	68bb      	ldr	r3, [r7, #8]
 800bb34:	1ad3      	subs	r3, r2, r3
 800bb36:	617b      	str	r3, [r7, #20]
 800bb38:	693b      	ldr	r3, [r7, #16]
 800bb3a:	3304      	adds	r3, #4
 800bb3c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800bb3e:	e7e9      	b.n	800bb14 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800bb40:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800bb42:	693b      	ldr	r3, [r7, #16]
 800bb44:	681a      	ldr	r2, [r3, #0]
 800bb46:	697b      	ldr	r3, [r7, #20]
 800bb48:	4413      	add	r3, r2
}
 800bb4a:	4618      	mov	r0, r3
 800bb4c:	371c      	adds	r7, #28
 800bb4e:	46bd      	mov	sp, r7
 800bb50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb54:	4770      	bx	lr

0800bb56 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800bb56:	b580      	push	{r7, lr}
 800bb58:	b086      	sub	sp, #24
 800bb5a:	af00      	add	r7, sp, #0
 800bb5c:	6078      	str	r0, [r7, #4]
 800bb5e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800bb66:	683b      	ldr	r3, [r7, #0]
 800bb68:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bb6c:	d204      	bcs.n	800bb78 <dir_sdi+0x22>
 800bb6e:	683b      	ldr	r3, [r7, #0]
 800bb70:	f003 031f 	and.w	r3, r3, #31
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d001      	beq.n	800bb7c <dir_sdi+0x26>
		return FR_INT_ERR;
 800bb78:	2302      	movs	r3, #2
 800bb7a:	e063      	b.n	800bc44 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	683a      	ldr	r2, [r7, #0]
 800bb80:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	689b      	ldr	r3, [r3, #8]
 800bb86:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800bb88:	697b      	ldr	r3, [r7, #20]
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d106      	bne.n	800bb9c <dir_sdi+0x46>
 800bb8e:	693b      	ldr	r3, [r7, #16]
 800bb90:	781b      	ldrb	r3, [r3, #0]
 800bb92:	2b02      	cmp	r3, #2
 800bb94:	d902      	bls.n	800bb9c <dir_sdi+0x46>
		clst = fs->dirbase;
 800bb96:	693b      	ldr	r3, [r7, #16]
 800bb98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb9a:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800bb9c:	697b      	ldr	r3, [r7, #20]
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d10c      	bne.n	800bbbc <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800bba2:	683b      	ldr	r3, [r7, #0]
 800bba4:	095b      	lsrs	r3, r3, #5
 800bba6:	693a      	ldr	r2, [r7, #16]
 800bba8:	8912      	ldrh	r2, [r2, #8]
 800bbaa:	4293      	cmp	r3, r2
 800bbac:	d301      	bcc.n	800bbb2 <dir_sdi+0x5c>
 800bbae:	2302      	movs	r3, #2
 800bbb0:	e048      	b.n	800bc44 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800bbb2:	693b      	ldr	r3, [r7, #16]
 800bbb4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	61da      	str	r2, [r3, #28]
 800bbba:	e029      	b.n	800bc10 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800bbbc:	693b      	ldr	r3, [r7, #16]
 800bbbe:	895b      	ldrh	r3, [r3, #10]
 800bbc0:	025b      	lsls	r3, r3, #9
 800bbc2:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800bbc4:	e019      	b.n	800bbfa <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	6979      	ldr	r1, [r7, #20]
 800bbca:	4618      	mov	r0, r3
 800bbcc:	f7ff fd01 	bl	800b5d2 <get_fat>
 800bbd0:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800bbd2:	697b      	ldr	r3, [r7, #20]
 800bbd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbd8:	d101      	bne.n	800bbde <dir_sdi+0x88>
 800bbda:	2301      	movs	r3, #1
 800bbdc:	e032      	b.n	800bc44 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800bbde:	697b      	ldr	r3, [r7, #20]
 800bbe0:	2b01      	cmp	r3, #1
 800bbe2:	d904      	bls.n	800bbee <dir_sdi+0x98>
 800bbe4:	693b      	ldr	r3, [r7, #16]
 800bbe6:	695b      	ldr	r3, [r3, #20]
 800bbe8:	697a      	ldr	r2, [r7, #20]
 800bbea:	429a      	cmp	r2, r3
 800bbec:	d301      	bcc.n	800bbf2 <dir_sdi+0x9c>
 800bbee:	2302      	movs	r3, #2
 800bbf0:	e028      	b.n	800bc44 <dir_sdi+0xee>
			ofs -= csz;
 800bbf2:	683a      	ldr	r2, [r7, #0]
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	1ad3      	subs	r3, r2, r3
 800bbf8:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800bbfa:	683a      	ldr	r2, [r7, #0]
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	429a      	cmp	r2, r3
 800bc00:	d2e1      	bcs.n	800bbc6 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800bc02:	6979      	ldr	r1, [r7, #20]
 800bc04:	6938      	ldr	r0, [r7, #16]
 800bc06:	f7ff fcc5 	bl	800b594 <clust2sect>
 800bc0a:	4602      	mov	r2, r0
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	697a      	ldr	r2, [r7, #20]
 800bc14:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	69db      	ldr	r3, [r3, #28]
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d101      	bne.n	800bc22 <dir_sdi+0xcc>
 800bc1e:	2302      	movs	r3, #2
 800bc20:	e010      	b.n	800bc44 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	69da      	ldr	r2, [r3, #28]
 800bc26:	683b      	ldr	r3, [r7, #0]
 800bc28:	0a5b      	lsrs	r3, r3, #9
 800bc2a:	441a      	add	r2, r3
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800bc30:	693b      	ldr	r3, [r7, #16]
 800bc32:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bc36:	683b      	ldr	r3, [r7, #0]
 800bc38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bc3c:	441a      	add	r2, r3
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800bc42:	2300      	movs	r3, #0
}
 800bc44:	4618      	mov	r0, r3
 800bc46:	3718      	adds	r7, #24
 800bc48:	46bd      	mov	sp, r7
 800bc4a:	bd80      	pop	{r7, pc}

0800bc4c <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800bc4c:	b580      	push	{r7, lr}
 800bc4e:	b086      	sub	sp, #24
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	6078      	str	r0, [r7, #4]
 800bc54:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	695b      	ldr	r3, [r3, #20]
 800bc60:	3320      	adds	r3, #32
 800bc62:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	69db      	ldr	r3, [r3, #28]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d003      	beq.n	800bc74 <dir_next+0x28>
 800bc6c:	68bb      	ldr	r3, [r7, #8]
 800bc6e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bc72:	d301      	bcc.n	800bc78 <dir_next+0x2c>
 800bc74:	2304      	movs	r3, #4
 800bc76:	e0aa      	b.n	800bdce <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800bc78:	68bb      	ldr	r3, [r7, #8]
 800bc7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	f040 8098 	bne.w	800bdb4 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	69db      	ldr	r3, [r3, #28]
 800bc88:	1c5a      	adds	r2, r3, #1
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	699b      	ldr	r3, [r3, #24]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d10b      	bne.n	800bcae <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800bc96:	68bb      	ldr	r3, [r7, #8]
 800bc98:	095b      	lsrs	r3, r3, #5
 800bc9a:	68fa      	ldr	r2, [r7, #12]
 800bc9c:	8912      	ldrh	r2, [r2, #8]
 800bc9e:	4293      	cmp	r3, r2
 800bca0:	f0c0 8088 	bcc.w	800bdb4 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	2200      	movs	r2, #0
 800bca8:	61da      	str	r2, [r3, #28]
 800bcaa:	2304      	movs	r3, #4
 800bcac:	e08f      	b.n	800bdce <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800bcae:	68bb      	ldr	r3, [r7, #8]
 800bcb0:	0a5b      	lsrs	r3, r3, #9
 800bcb2:	68fa      	ldr	r2, [r7, #12]
 800bcb4:	8952      	ldrh	r2, [r2, #10]
 800bcb6:	3a01      	subs	r2, #1
 800bcb8:	4013      	ands	r3, r2
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d17a      	bne.n	800bdb4 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800bcbe:	687a      	ldr	r2, [r7, #4]
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	699b      	ldr	r3, [r3, #24]
 800bcc4:	4619      	mov	r1, r3
 800bcc6:	4610      	mov	r0, r2
 800bcc8:	f7ff fc83 	bl	800b5d2 <get_fat>
 800bccc:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800bcce:	697b      	ldr	r3, [r7, #20]
 800bcd0:	2b01      	cmp	r3, #1
 800bcd2:	d801      	bhi.n	800bcd8 <dir_next+0x8c>
 800bcd4:	2302      	movs	r3, #2
 800bcd6:	e07a      	b.n	800bdce <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800bcd8:	697b      	ldr	r3, [r7, #20]
 800bcda:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcde:	d101      	bne.n	800bce4 <dir_next+0x98>
 800bce0:	2301      	movs	r3, #1
 800bce2:	e074      	b.n	800bdce <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	695b      	ldr	r3, [r3, #20]
 800bce8:	697a      	ldr	r2, [r7, #20]
 800bcea:	429a      	cmp	r2, r3
 800bcec:	d358      	bcc.n	800bda0 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800bcee:	683b      	ldr	r3, [r7, #0]
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d104      	bne.n	800bcfe <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	2200      	movs	r2, #0
 800bcf8:	61da      	str	r2, [r3, #28]
 800bcfa:	2304      	movs	r3, #4
 800bcfc:	e067      	b.n	800bdce <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800bcfe:	687a      	ldr	r2, [r7, #4]
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	699b      	ldr	r3, [r3, #24]
 800bd04:	4619      	mov	r1, r3
 800bd06:	4610      	mov	r0, r2
 800bd08:	f7ff fe59 	bl	800b9be <create_chain>
 800bd0c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800bd0e:	697b      	ldr	r3, [r7, #20]
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d101      	bne.n	800bd18 <dir_next+0xcc>
 800bd14:	2307      	movs	r3, #7
 800bd16:	e05a      	b.n	800bdce <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800bd18:	697b      	ldr	r3, [r7, #20]
 800bd1a:	2b01      	cmp	r3, #1
 800bd1c:	d101      	bne.n	800bd22 <dir_next+0xd6>
 800bd1e:	2302      	movs	r3, #2
 800bd20:	e055      	b.n	800bdce <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800bd22:	697b      	ldr	r3, [r7, #20]
 800bd24:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd28:	d101      	bne.n	800bd2e <dir_next+0xe2>
 800bd2a:	2301      	movs	r3, #1
 800bd2c:	e04f      	b.n	800bdce <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800bd2e:	68f8      	ldr	r0, [r7, #12]
 800bd30:	f7ff fb50 	bl	800b3d4 <sync_window>
 800bd34:	4603      	mov	r3, r0
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d001      	beq.n	800bd3e <dir_next+0xf2>
 800bd3a:	2301      	movs	r3, #1
 800bd3c:	e047      	b.n	800bdce <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	3330      	adds	r3, #48	@ 0x30
 800bd42:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bd46:	2100      	movs	r1, #0
 800bd48:	4618      	mov	r0, r3
 800bd4a:	f7ff f97a 	bl	800b042 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800bd4e:	2300      	movs	r3, #0
 800bd50:	613b      	str	r3, [r7, #16]
 800bd52:	6979      	ldr	r1, [r7, #20]
 800bd54:	68f8      	ldr	r0, [r7, #12]
 800bd56:	f7ff fc1d 	bl	800b594 <clust2sect>
 800bd5a:	4602      	mov	r2, r0
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	62da      	str	r2, [r3, #44]	@ 0x2c
 800bd60:	e012      	b.n	800bd88 <dir_next+0x13c>
						fs->wflag = 1;
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	2201      	movs	r2, #1
 800bd66:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800bd68:	68f8      	ldr	r0, [r7, #12]
 800bd6a:	f7ff fb33 	bl	800b3d4 <sync_window>
 800bd6e:	4603      	mov	r3, r0
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d001      	beq.n	800bd78 <dir_next+0x12c>
 800bd74:	2301      	movs	r3, #1
 800bd76:	e02a      	b.n	800bdce <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800bd78:	693b      	ldr	r3, [r7, #16]
 800bd7a:	3301      	adds	r3, #1
 800bd7c:	613b      	str	r3, [r7, #16]
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd82:	1c5a      	adds	r2, r3, #1
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	62da      	str	r2, [r3, #44]	@ 0x2c
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	895b      	ldrh	r3, [r3, #10]
 800bd8c:	461a      	mov	r2, r3
 800bd8e:	693b      	ldr	r3, [r7, #16]
 800bd90:	4293      	cmp	r3, r2
 800bd92:	d3e6      	bcc.n	800bd62 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd98:	693b      	ldr	r3, [r7, #16]
 800bd9a:	1ad2      	subs	r2, r2, r3
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	697a      	ldr	r2, [r7, #20]
 800bda4:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800bda6:	6979      	ldr	r1, [r7, #20]
 800bda8:	68f8      	ldr	r0, [r7, #12]
 800bdaa:	f7ff fbf3 	bl	800b594 <clust2sect>
 800bdae:	4602      	mov	r2, r0
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	68ba      	ldr	r2, [r7, #8]
 800bdb8:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bdc0:	68bb      	ldr	r3, [r7, #8]
 800bdc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bdc6:	441a      	add	r2, r3
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800bdcc:	2300      	movs	r3, #0
}
 800bdce:	4618      	mov	r0, r3
 800bdd0:	3718      	adds	r7, #24
 800bdd2:	46bd      	mov	sp, r7
 800bdd4:	bd80      	pop	{r7, pc}

0800bdd6 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800bdd6:	b580      	push	{r7, lr}
 800bdd8:	b086      	sub	sp, #24
 800bdda:	af00      	add	r7, sp, #0
 800bddc:	6078      	str	r0, [r7, #4]
 800bdde:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800bde6:	2100      	movs	r1, #0
 800bde8:	6878      	ldr	r0, [r7, #4]
 800bdea:	f7ff feb4 	bl	800bb56 <dir_sdi>
 800bdee:	4603      	mov	r3, r0
 800bdf0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800bdf2:	7dfb      	ldrb	r3, [r7, #23]
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d12b      	bne.n	800be50 <dir_alloc+0x7a>
		n = 0;
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	69db      	ldr	r3, [r3, #28]
 800be00:	4619      	mov	r1, r3
 800be02:	68f8      	ldr	r0, [r7, #12]
 800be04:	f7ff fb2a 	bl	800b45c <move_window>
 800be08:	4603      	mov	r3, r0
 800be0a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800be0c:	7dfb      	ldrb	r3, [r7, #23]
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d11d      	bne.n	800be4e <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	6a1b      	ldr	r3, [r3, #32]
 800be16:	781b      	ldrb	r3, [r3, #0]
 800be18:	2be5      	cmp	r3, #229	@ 0xe5
 800be1a:	d004      	beq.n	800be26 <dir_alloc+0x50>
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	6a1b      	ldr	r3, [r3, #32]
 800be20:	781b      	ldrb	r3, [r3, #0]
 800be22:	2b00      	cmp	r3, #0
 800be24:	d107      	bne.n	800be36 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800be26:	693b      	ldr	r3, [r7, #16]
 800be28:	3301      	adds	r3, #1
 800be2a:	613b      	str	r3, [r7, #16]
 800be2c:	693a      	ldr	r2, [r7, #16]
 800be2e:	683b      	ldr	r3, [r7, #0]
 800be30:	429a      	cmp	r2, r3
 800be32:	d102      	bne.n	800be3a <dir_alloc+0x64>
 800be34:	e00c      	b.n	800be50 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800be36:	2300      	movs	r3, #0
 800be38:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800be3a:	2101      	movs	r1, #1
 800be3c:	6878      	ldr	r0, [r7, #4]
 800be3e:	f7ff ff05 	bl	800bc4c <dir_next>
 800be42:	4603      	mov	r3, r0
 800be44:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800be46:	7dfb      	ldrb	r3, [r7, #23]
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d0d7      	beq.n	800bdfc <dir_alloc+0x26>
 800be4c:	e000      	b.n	800be50 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800be4e:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800be50:	7dfb      	ldrb	r3, [r7, #23]
 800be52:	2b04      	cmp	r3, #4
 800be54:	d101      	bne.n	800be5a <dir_alloc+0x84>
 800be56:	2307      	movs	r3, #7
 800be58:	75fb      	strb	r3, [r7, #23]
	return res;
 800be5a:	7dfb      	ldrb	r3, [r7, #23]
}
 800be5c:	4618      	mov	r0, r3
 800be5e:	3718      	adds	r7, #24
 800be60:	46bd      	mov	sp, r7
 800be62:	bd80      	pop	{r7, pc}

0800be64 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800be64:	b580      	push	{r7, lr}
 800be66:	b084      	sub	sp, #16
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
 800be6c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800be6e:	683b      	ldr	r3, [r7, #0]
 800be70:	331a      	adds	r3, #26
 800be72:	4618      	mov	r0, r3
 800be74:	f7ff f842 	bl	800aefc <ld_word>
 800be78:	4603      	mov	r3, r0
 800be7a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	781b      	ldrb	r3, [r3, #0]
 800be80:	2b03      	cmp	r3, #3
 800be82:	d109      	bne.n	800be98 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800be84:	683b      	ldr	r3, [r7, #0]
 800be86:	3314      	adds	r3, #20
 800be88:	4618      	mov	r0, r3
 800be8a:	f7ff f837 	bl	800aefc <ld_word>
 800be8e:	4603      	mov	r3, r0
 800be90:	041b      	lsls	r3, r3, #16
 800be92:	68fa      	ldr	r2, [r7, #12]
 800be94:	4313      	orrs	r3, r2
 800be96:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800be98:	68fb      	ldr	r3, [r7, #12]
}
 800be9a:	4618      	mov	r0, r3
 800be9c:	3710      	adds	r7, #16
 800be9e:	46bd      	mov	sp, r7
 800bea0:	bd80      	pop	{r7, pc}

0800bea2 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800bea2:	b580      	push	{r7, lr}
 800bea4:	b084      	sub	sp, #16
 800bea6:	af00      	add	r7, sp, #0
 800bea8:	60f8      	str	r0, [r7, #12]
 800beaa:	60b9      	str	r1, [r7, #8]
 800beac:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800beae:	68bb      	ldr	r3, [r7, #8]
 800beb0:	331a      	adds	r3, #26
 800beb2:	687a      	ldr	r2, [r7, #4]
 800beb4:	b292      	uxth	r2, r2
 800beb6:	4611      	mov	r1, r2
 800beb8:	4618      	mov	r0, r3
 800beba:	f7ff f85a 	bl	800af72 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	781b      	ldrb	r3, [r3, #0]
 800bec2:	2b03      	cmp	r3, #3
 800bec4:	d109      	bne.n	800beda <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800bec6:	68bb      	ldr	r3, [r7, #8]
 800bec8:	f103 0214 	add.w	r2, r3, #20
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	0c1b      	lsrs	r3, r3, #16
 800bed0:	b29b      	uxth	r3, r3
 800bed2:	4619      	mov	r1, r3
 800bed4:	4610      	mov	r0, r2
 800bed6:	f7ff f84c 	bl	800af72 <st_word>
	}
}
 800beda:	bf00      	nop
 800bedc:	3710      	adds	r7, #16
 800bede:	46bd      	mov	sp, r7
 800bee0:	bd80      	pop	{r7, pc}

0800bee2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800bee2:	b580      	push	{r7, lr}
 800bee4:	b086      	sub	sp, #24
 800bee6:	af00      	add	r7, sp, #0
 800bee8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800bef0:	2100      	movs	r1, #0
 800bef2:	6878      	ldr	r0, [r7, #4]
 800bef4:	f7ff fe2f 	bl	800bb56 <dir_sdi>
 800bef8:	4603      	mov	r3, r0
 800befa:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800befc:	7dfb      	ldrb	r3, [r7, #23]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d001      	beq.n	800bf06 <dir_find+0x24>
 800bf02:	7dfb      	ldrb	r3, [r7, #23]
 800bf04:	e03e      	b.n	800bf84 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	69db      	ldr	r3, [r3, #28]
 800bf0a:	4619      	mov	r1, r3
 800bf0c:	6938      	ldr	r0, [r7, #16]
 800bf0e:	f7ff faa5 	bl	800b45c <move_window>
 800bf12:	4603      	mov	r3, r0
 800bf14:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800bf16:	7dfb      	ldrb	r3, [r7, #23]
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d12f      	bne.n	800bf7c <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	6a1b      	ldr	r3, [r3, #32]
 800bf20:	781b      	ldrb	r3, [r3, #0]
 800bf22:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800bf24:	7bfb      	ldrb	r3, [r7, #15]
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d102      	bne.n	800bf30 <dir_find+0x4e>
 800bf2a:	2304      	movs	r3, #4
 800bf2c:	75fb      	strb	r3, [r7, #23]
 800bf2e:	e028      	b.n	800bf82 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	6a1b      	ldr	r3, [r3, #32]
 800bf34:	330b      	adds	r3, #11
 800bf36:	781b      	ldrb	r3, [r3, #0]
 800bf38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bf3c:	b2da      	uxtb	r2, r3
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	6a1b      	ldr	r3, [r3, #32]
 800bf46:	330b      	adds	r3, #11
 800bf48:	781b      	ldrb	r3, [r3, #0]
 800bf4a:	f003 0308 	and.w	r3, r3, #8
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d10a      	bne.n	800bf68 <dir_find+0x86>
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	6a18      	ldr	r0, [r3, #32]
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	3324      	adds	r3, #36	@ 0x24
 800bf5a:	220b      	movs	r2, #11
 800bf5c:	4619      	mov	r1, r3
 800bf5e:	f7ff f88b 	bl	800b078 <mem_cmp>
 800bf62:	4603      	mov	r3, r0
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d00b      	beq.n	800bf80 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800bf68:	2100      	movs	r1, #0
 800bf6a:	6878      	ldr	r0, [r7, #4]
 800bf6c:	f7ff fe6e 	bl	800bc4c <dir_next>
 800bf70:	4603      	mov	r3, r0
 800bf72:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800bf74:	7dfb      	ldrb	r3, [r7, #23]
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d0c5      	beq.n	800bf06 <dir_find+0x24>
 800bf7a:	e002      	b.n	800bf82 <dir_find+0xa0>
		if (res != FR_OK) break;
 800bf7c:	bf00      	nop
 800bf7e:	e000      	b.n	800bf82 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800bf80:	bf00      	nop

	return res;
 800bf82:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf84:	4618      	mov	r0, r3
 800bf86:	3718      	adds	r7, #24
 800bf88:	46bd      	mov	sp, r7
 800bf8a:	bd80      	pop	{r7, pc}

0800bf8c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800bf8c:	b580      	push	{r7, lr}
 800bf8e:	b084      	sub	sp, #16
 800bf90:	af00      	add	r7, sp, #0
 800bf92:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800bf9a:	2101      	movs	r1, #1
 800bf9c:	6878      	ldr	r0, [r7, #4]
 800bf9e:	f7ff ff1a 	bl	800bdd6 <dir_alloc>
 800bfa2:	4603      	mov	r3, r0
 800bfa4:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800bfa6:	7bfb      	ldrb	r3, [r7, #15]
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d11c      	bne.n	800bfe6 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	69db      	ldr	r3, [r3, #28]
 800bfb0:	4619      	mov	r1, r3
 800bfb2:	68b8      	ldr	r0, [r7, #8]
 800bfb4:	f7ff fa52 	bl	800b45c <move_window>
 800bfb8:	4603      	mov	r3, r0
 800bfba:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800bfbc:	7bfb      	ldrb	r3, [r7, #15]
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d111      	bne.n	800bfe6 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	6a1b      	ldr	r3, [r3, #32]
 800bfc6:	2220      	movs	r2, #32
 800bfc8:	2100      	movs	r1, #0
 800bfca:	4618      	mov	r0, r3
 800bfcc:	f7ff f839 	bl	800b042 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	6a18      	ldr	r0, [r3, #32]
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	3324      	adds	r3, #36	@ 0x24
 800bfd8:	220b      	movs	r2, #11
 800bfda:	4619      	mov	r1, r3
 800bfdc:	f7ff f810 	bl	800b000 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800bfe0:	68bb      	ldr	r3, [r7, #8]
 800bfe2:	2201      	movs	r2, #1
 800bfe4:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800bfe6:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfe8:	4618      	mov	r0, r3
 800bfea:	3710      	adds	r7, #16
 800bfec:	46bd      	mov	sp, r7
 800bfee:	bd80      	pop	{r7, pc}

0800bff0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800bff0:	b580      	push	{r7, lr}
 800bff2:	b088      	sub	sp, #32
 800bff4:	af00      	add	r7, sp, #0
 800bff6:	6078      	str	r0, [r7, #4]
 800bff8:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800bffa:	683b      	ldr	r3, [r7, #0]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	60fb      	str	r3, [r7, #12]
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	3324      	adds	r3, #36	@ 0x24
 800c004:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800c006:	220b      	movs	r2, #11
 800c008:	2120      	movs	r1, #32
 800c00a:	68b8      	ldr	r0, [r7, #8]
 800c00c:	f7ff f819 	bl	800b042 <mem_set>
	si = i = 0; ni = 8;
 800c010:	2300      	movs	r3, #0
 800c012:	613b      	str	r3, [r7, #16]
 800c014:	693b      	ldr	r3, [r7, #16]
 800c016:	61fb      	str	r3, [r7, #28]
 800c018:	2308      	movs	r3, #8
 800c01a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800c01c:	69fb      	ldr	r3, [r7, #28]
 800c01e:	1c5a      	adds	r2, r3, #1
 800c020:	61fa      	str	r2, [r7, #28]
 800c022:	68fa      	ldr	r2, [r7, #12]
 800c024:	4413      	add	r3, r2
 800c026:	781b      	ldrb	r3, [r3, #0]
 800c028:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800c02a:	7efb      	ldrb	r3, [r7, #27]
 800c02c:	2b20      	cmp	r3, #32
 800c02e:	d94e      	bls.n	800c0ce <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800c030:	7efb      	ldrb	r3, [r7, #27]
 800c032:	2b2f      	cmp	r3, #47	@ 0x2f
 800c034:	d006      	beq.n	800c044 <create_name+0x54>
 800c036:	7efb      	ldrb	r3, [r7, #27]
 800c038:	2b5c      	cmp	r3, #92	@ 0x5c
 800c03a:	d110      	bne.n	800c05e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800c03c:	e002      	b.n	800c044 <create_name+0x54>
 800c03e:	69fb      	ldr	r3, [r7, #28]
 800c040:	3301      	adds	r3, #1
 800c042:	61fb      	str	r3, [r7, #28]
 800c044:	68fa      	ldr	r2, [r7, #12]
 800c046:	69fb      	ldr	r3, [r7, #28]
 800c048:	4413      	add	r3, r2
 800c04a:	781b      	ldrb	r3, [r3, #0]
 800c04c:	2b2f      	cmp	r3, #47	@ 0x2f
 800c04e:	d0f6      	beq.n	800c03e <create_name+0x4e>
 800c050:	68fa      	ldr	r2, [r7, #12]
 800c052:	69fb      	ldr	r3, [r7, #28]
 800c054:	4413      	add	r3, r2
 800c056:	781b      	ldrb	r3, [r3, #0]
 800c058:	2b5c      	cmp	r3, #92	@ 0x5c
 800c05a:	d0f0      	beq.n	800c03e <create_name+0x4e>
			break;
 800c05c:	e038      	b.n	800c0d0 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800c05e:	7efb      	ldrb	r3, [r7, #27]
 800c060:	2b2e      	cmp	r3, #46	@ 0x2e
 800c062:	d003      	beq.n	800c06c <create_name+0x7c>
 800c064:	693a      	ldr	r2, [r7, #16]
 800c066:	697b      	ldr	r3, [r7, #20]
 800c068:	429a      	cmp	r2, r3
 800c06a:	d30c      	bcc.n	800c086 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800c06c:	697b      	ldr	r3, [r7, #20]
 800c06e:	2b0b      	cmp	r3, #11
 800c070:	d002      	beq.n	800c078 <create_name+0x88>
 800c072:	7efb      	ldrb	r3, [r7, #27]
 800c074:	2b2e      	cmp	r3, #46	@ 0x2e
 800c076:	d001      	beq.n	800c07c <create_name+0x8c>
 800c078:	2306      	movs	r3, #6
 800c07a:	e044      	b.n	800c106 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800c07c:	2308      	movs	r3, #8
 800c07e:	613b      	str	r3, [r7, #16]
 800c080:	230b      	movs	r3, #11
 800c082:	617b      	str	r3, [r7, #20]
			continue;
 800c084:	e022      	b.n	800c0cc <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800c086:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	da04      	bge.n	800c098 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800c08e:	7efb      	ldrb	r3, [r7, #27]
 800c090:	3b80      	subs	r3, #128	@ 0x80
 800c092:	4a1f      	ldr	r2, [pc, #124]	@ (800c110 <create_name+0x120>)
 800c094:	5cd3      	ldrb	r3, [r2, r3]
 800c096:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800c098:	7efb      	ldrb	r3, [r7, #27]
 800c09a:	4619      	mov	r1, r3
 800c09c:	481d      	ldr	r0, [pc, #116]	@ (800c114 <create_name+0x124>)
 800c09e:	f7ff f812 	bl	800b0c6 <chk_chr>
 800c0a2:	4603      	mov	r3, r0
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d001      	beq.n	800c0ac <create_name+0xbc>
 800c0a8:	2306      	movs	r3, #6
 800c0aa:	e02c      	b.n	800c106 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800c0ac:	7efb      	ldrb	r3, [r7, #27]
 800c0ae:	2b60      	cmp	r3, #96	@ 0x60
 800c0b0:	d905      	bls.n	800c0be <create_name+0xce>
 800c0b2:	7efb      	ldrb	r3, [r7, #27]
 800c0b4:	2b7a      	cmp	r3, #122	@ 0x7a
 800c0b6:	d802      	bhi.n	800c0be <create_name+0xce>
 800c0b8:	7efb      	ldrb	r3, [r7, #27]
 800c0ba:	3b20      	subs	r3, #32
 800c0bc:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800c0be:	693b      	ldr	r3, [r7, #16]
 800c0c0:	1c5a      	adds	r2, r3, #1
 800c0c2:	613a      	str	r2, [r7, #16]
 800c0c4:	68ba      	ldr	r2, [r7, #8]
 800c0c6:	4413      	add	r3, r2
 800c0c8:	7efa      	ldrb	r2, [r7, #27]
 800c0ca:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800c0cc:	e7a6      	b.n	800c01c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800c0ce:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800c0d0:	68fa      	ldr	r2, [r7, #12]
 800c0d2:	69fb      	ldr	r3, [r7, #28]
 800c0d4:	441a      	add	r2, r3
 800c0d6:	683b      	ldr	r3, [r7, #0]
 800c0d8:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800c0da:	693b      	ldr	r3, [r7, #16]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d101      	bne.n	800c0e4 <create_name+0xf4>
 800c0e0:	2306      	movs	r3, #6
 800c0e2:	e010      	b.n	800c106 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800c0e4:	68bb      	ldr	r3, [r7, #8]
 800c0e6:	781b      	ldrb	r3, [r3, #0]
 800c0e8:	2be5      	cmp	r3, #229	@ 0xe5
 800c0ea:	d102      	bne.n	800c0f2 <create_name+0x102>
 800c0ec:	68bb      	ldr	r3, [r7, #8]
 800c0ee:	2205      	movs	r2, #5
 800c0f0:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800c0f2:	7efb      	ldrb	r3, [r7, #27]
 800c0f4:	2b20      	cmp	r3, #32
 800c0f6:	d801      	bhi.n	800c0fc <create_name+0x10c>
 800c0f8:	2204      	movs	r2, #4
 800c0fa:	e000      	b.n	800c0fe <create_name+0x10e>
 800c0fc:	2200      	movs	r2, #0
 800c0fe:	68bb      	ldr	r3, [r7, #8]
 800c100:	330b      	adds	r3, #11
 800c102:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800c104:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800c106:	4618      	mov	r0, r3
 800c108:	3720      	adds	r7, #32
 800c10a:	46bd      	mov	sp, r7
 800c10c:	bd80      	pop	{r7, pc}
 800c10e:	bf00      	nop
 800c110:	0800da6c 	.word	0x0800da6c
 800c114:	0800d9fc 	.word	0x0800d9fc

0800c118 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800c118:	b580      	push	{r7, lr}
 800c11a:	b086      	sub	sp, #24
 800c11c:	af00      	add	r7, sp, #0
 800c11e:	6078      	str	r0, [r7, #4]
 800c120:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800c126:	693b      	ldr	r3, [r7, #16]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800c12c:	e002      	b.n	800c134 <follow_path+0x1c>
 800c12e:	683b      	ldr	r3, [r7, #0]
 800c130:	3301      	adds	r3, #1
 800c132:	603b      	str	r3, [r7, #0]
 800c134:	683b      	ldr	r3, [r7, #0]
 800c136:	781b      	ldrb	r3, [r3, #0]
 800c138:	2b2f      	cmp	r3, #47	@ 0x2f
 800c13a:	d0f8      	beq.n	800c12e <follow_path+0x16>
 800c13c:	683b      	ldr	r3, [r7, #0]
 800c13e:	781b      	ldrb	r3, [r3, #0]
 800c140:	2b5c      	cmp	r3, #92	@ 0x5c
 800c142:	d0f4      	beq.n	800c12e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800c144:	693b      	ldr	r3, [r7, #16]
 800c146:	2200      	movs	r2, #0
 800c148:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800c14a:	683b      	ldr	r3, [r7, #0]
 800c14c:	781b      	ldrb	r3, [r3, #0]
 800c14e:	2b1f      	cmp	r3, #31
 800c150:	d80a      	bhi.n	800c168 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	2280      	movs	r2, #128	@ 0x80
 800c156:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800c15a:	2100      	movs	r1, #0
 800c15c:	6878      	ldr	r0, [r7, #4]
 800c15e:	f7ff fcfa 	bl	800bb56 <dir_sdi>
 800c162:	4603      	mov	r3, r0
 800c164:	75fb      	strb	r3, [r7, #23]
 800c166:	e043      	b.n	800c1f0 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c168:	463b      	mov	r3, r7
 800c16a:	4619      	mov	r1, r3
 800c16c:	6878      	ldr	r0, [r7, #4]
 800c16e:	f7ff ff3f 	bl	800bff0 <create_name>
 800c172:	4603      	mov	r3, r0
 800c174:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c176:	7dfb      	ldrb	r3, [r7, #23]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d134      	bne.n	800c1e6 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800c17c:	6878      	ldr	r0, [r7, #4]
 800c17e:	f7ff feb0 	bl	800bee2 <dir_find>
 800c182:	4603      	mov	r3, r0
 800c184:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800c18c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800c18e:	7dfb      	ldrb	r3, [r7, #23]
 800c190:	2b00      	cmp	r3, #0
 800c192:	d00a      	beq.n	800c1aa <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800c194:	7dfb      	ldrb	r3, [r7, #23]
 800c196:	2b04      	cmp	r3, #4
 800c198:	d127      	bne.n	800c1ea <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800c19a:	7afb      	ldrb	r3, [r7, #11]
 800c19c:	f003 0304 	and.w	r3, r3, #4
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d122      	bne.n	800c1ea <follow_path+0xd2>
 800c1a4:	2305      	movs	r3, #5
 800c1a6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800c1a8:	e01f      	b.n	800c1ea <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c1aa:	7afb      	ldrb	r3, [r7, #11]
 800c1ac:	f003 0304 	and.w	r3, r3, #4
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d11c      	bne.n	800c1ee <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800c1b4:	693b      	ldr	r3, [r7, #16]
 800c1b6:	799b      	ldrb	r3, [r3, #6]
 800c1b8:	f003 0310 	and.w	r3, r3, #16
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d102      	bne.n	800c1c6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800c1c0:	2305      	movs	r3, #5
 800c1c2:	75fb      	strb	r3, [r7, #23]
 800c1c4:	e014      	b.n	800c1f0 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	695b      	ldr	r3, [r3, #20]
 800c1d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c1d4:	4413      	add	r3, r2
 800c1d6:	4619      	mov	r1, r3
 800c1d8:	68f8      	ldr	r0, [r7, #12]
 800c1da:	f7ff fe43 	bl	800be64 <ld_clust>
 800c1de:	4602      	mov	r2, r0
 800c1e0:	693b      	ldr	r3, [r7, #16]
 800c1e2:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c1e4:	e7c0      	b.n	800c168 <follow_path+0x50>
			if (res != FR_OK) break;
 800c1e6:	bf00      	nop
 800c1e8:	e002      	b.n	800c1f0 <follow_path+0xd8>
				break;
 800c1ea:	bf00      	nop
 800c1ec:	e000      	b.n	800c1f0 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c1ee:	bf00      	nop
			}
		}
	}

	return res;
 800c1f0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c1f2:	4618      	mov	r0, r3
 800c1f4:	3718      	adds	r7, #24
 800c1f6:	46bd      	mov	sp, r7
 800c1f8:	bd80      	pop	{r7, pc}

0800c1fa <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800c1fa:	b480      	push	{r7}
 800c1fc:	b087      	sub	sp, #28
 800c1fe:	af00      	add	r7, sp, #0
 800c200:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800c202:	f04f 33ff 	mov.w	r3, #4294967295
 800c206:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d031      	beq.n	800c274 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	617b      	str	r3, [r7, #20]
 800c216:	e002      	b.n	800c21e <get_ldnumber+0x24>
 800c218:	697b      	ldr	r3, [r7, #20]
 800c21a:	3301      	adds	r3, #1
 800c21c:	617b      	str	r3, [r7, #20]
 800c21e:	697b      	ldr	r3, [r7, #20]
 800c220:	781b      	ldrb	r3, [r3, #0]
 800c222:	2b20      	cmp	r3, #32
 800c224:	d903      	bls.n	800c22e <get_ldnumber+0x34>
 800c226:	697b      	ldr	r3, [r7, #20]
 800c228:	781b      	ldrb	r3, [r3, #0]
 800c22a:	2b3a      	cmp	r3, #58	@ 0x3a
 800c22c:	d1f4      	bne.n	800c218 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800c22e:	697b      	ldr	r3, [r7, #20]
 800c230:	781b      	ldrb	r3, [r3, #0]
 800c232:	2b3a      	cmp	r3, #58	@ 0x3a
 800c234:	d11c      	bne.n	800c270 <get_ldnumber+0x76>
			tp = *path;
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	1c5a      	adds	r2, r3, #1
 800c240:	60fa      	str	r2, [r7, #12]
 800c242:	781b      	ldrb	r3, [r3, #0]
 800c244:	3b30      	subs	r3, #48	@ 0x30
 800c246:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800c248:	68bb      	ldr	r3, [r7, #8]
 800c24a:	2b09      	cmp	r3, #9
 800c24c:	d80e      	bhi.n	800c26c <get_ldnumber+0x72>
 800c24e:	68fa      	ldr	r2, [r7, #12]
 800c250:	697b      	ldr	r3, [r7, #20]
 800c252:	429a      	cmp	r2, r3
 800c254:	d10a      	bne.n	800c26c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800c256:	68bb      	ldr	r3, [r7, #8]
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d107      	bne.n	800c26c <get_ldnumber+0x72>
					vol = (int)i;
 800c25c:	68bb      	ldr	r3, [r7, #8]
 800c25e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800c260:	697b      	ldr	r3, [r7, #20]
 800c262:	3301      	adds	r3, #1
 800c264:	617b      	str	r3, [r7, #20]
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	697a      	ldr	r2, [r7, #20]
 800c26a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800c26c:	693b      	ldr	r3, [r7, #16]
 800c26e:	e002      	b.n	800c276 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800c270:	2300      	movs	r3, #0
 800c272:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800c274:	693b      	ldr	r3, [r7, #16]
}
 800c276:	4618      	mov	r0, r3
 800c278:	371c      	adds	r7, #28
 800c27a:	46bd      	mov	sp, r7
 800c27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c280:	4770      	bx	lr
	...

0800c284 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800c284:	b580      	push	{r7, lr}
 800c286:	b082      	sub	sp, #8
 800c288:	af00      	add	r7, sp, #0
 800c28a:	6078      	str	r0, [r7, #4]
 800c28c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	2200      	movs	r2, #0
 800c292:	70da      	strb	r2, [r3, #3]
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	f04f 32ff 	mov.w	r2, #4294967295
 800c29a:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800c29c:	6839      	ldr	r1, [r7, #0]
 800c29e:	6878      	ldr	r0, [r7, #4]
 800c2a0:	f7ff f8dc 	bl	800b45c <move_window>
 800c2a4:	4603      	mov	r3, r0
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d001      	beq.n	800c2ae <check_fs+0x2a>
 800c2aa:	2304      	movs	r3, #4
 800c2ac:	e038      	b.n	800c320 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	3330      	adds	r3, #48	@ 0x30
 800c2b2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c2b6:	4618      	mov	r0, r3
 800c2b8:	f7fe fe20 	bl	800aefc <ld_word>
 800c2bc:	4603      	mov	r3, r0
 800c2be:	461a      	mov	r2, r3
 800c2c0:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800c2c4:	429a      	cmp	r2, r3
 800c2c6:	d001      	beq.n	800c2cc <check_fs+0x48>
 800c2c8:	2303      	movs	r3, #3
 800c2ca:	e029      	b.n	800c320 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c2d2:	2be9      	cmp	r3, #233	@ 0xe9
 800c2d4:	d009      	beq.n	800c2ea <check_fs+0x66>
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c2dc:	2beb      	cmp	r3, #235	@ 0xeb
 800c2de:	d11e      	bne.n	800c31e <check_fs+0x9a>
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800c2e6:	2b90      	cmp	r3, #144	@ 0x90
 800c2e8:	d119      	bne.n	800c31e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	3330      	adds	r3, #48	@ 0x30
 800c2ee:	3336      	adds	r3, #54	@ 0x36
 800c2f0:	4618      	mov	r0, r3
 800c2f2:	f7fe fe1b 	bl	800af2c <ld_dword>
 800c2f6:	4603      	mov	r3, r0
 800c2f8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800c2fc:	4a0a      	ldr	r2, [pc, #40]	@ (800c328 <check_fs+0xa4>)
 800c2fe:	4293      	cmp	r3, r2
 800c300:	d101      	bne.n	800c306 <check_fs+0x82>
 800c302:	2300      	movs	r3, #0
 800c304:	e00c      	b.n	800c320 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	3330      	adds	r3, #48	@ 0x30
 800c30a:	3352      	adds	r3, #82	@ 0x52
 800c30c:	4618      	mov	r0, r3
 800c30e:	f7fe fe0d 	bl	800af2c <ld_dword>
 800c312:	4603      	mov	r3, r0
 800c314:	4a05      	ldr	r2, [pc, #20]	@ (800c32c <check_fs+0xa8>)
 800c316:	4293      	cmp	r3, r2
 800c318:	d101      	bne.n	800c31e <check_fs+0x9a>
 800c31a:	2300      	movs	r3, #0
 800c31c:	e000      	b.n	800c320 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800c31e:	2302      	movs	r3, #2
}
 800c320:	4618      	mov	r0, r3
 800c322:	3708      	adds	r7, #8
 800c324:	46bd      	mov	sp, r7
 800c326:	bd80      	pop	{r7, pc}
 800c328:	00544146 	.word	0x00544146
 800c32c:	33544146 	.word	0x33544146

0800c330 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800c330:	b580      	push	{r7, lr}
 800c332:	b096      	sub	sp, #88	@ 0x58
 800c334:	af00      	add	r7, sp, #0
 800c336:	60f8      	str	r0, [r7, #12]
 800c338:	60b9      	str	r1, [r7, #8]
 800c33a:	4613      	mov	r3, r2
 800c33c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800c33e:	68bb      	ldr	r3, [r7, #8]
 800c340:	2200      	movs	r2, #0
 800c342:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800c344:	68f8      	ldr	r0, [r7, #12]
 800c346:	f7ff ff58 	bl	800c1fa <get_ldnumber>
 800c34a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800c34c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c34e:	2b00      	cmp	r3, #0
 800c350:	da01      	bge.n	800c356 <find_volume+0x26>
 800c352:	230b      	movs	r3, #11
 800c354:	e22d      	b.n	800c7b2 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800c356:	4aa1      	ldr	r2, [pc, #644]	@ (800c5dc <find_volume+0x2ac>)
 800c358:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c35a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c35e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800c360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c362:	2b00      	cmp	r3, #0
 800c364:	d101      	bne.n	800c36a <find_volume+0x3a>
 800c366:	230c      	movs	r3, #12
 800c368:	e223      	b.n	800c7b2 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800c36a:	68bb      	ldr	r3, [r7, #8]
 800c36c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c36e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800c370:	79fb      	ldrb	r3, [r7, #7]
 800c372:	f023 0301 	bic.w	r3, r3, #1
 800c376:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800c378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c37a:	781b      	ldrb	r3, [r3, #0]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d01a      	beq.n	800c3b6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800c380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c382:	785b      	ldrb	r3, [r3, #1]
 800c384:	4618      	mov	r0, r3
 800c386:	f7fe fd19 	bl	800adbc <disk_status>
 800c38a:	4603      	mov	r3, r0
 800c38c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800c390:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c394:	f003 0301 	and.w	r3, r3, #1
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d10c      	bne.n	800c3b6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800c39c:	79fb      	ldrb	r3, [r7, #7]
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d007      	beq.n	800c3b2 <find_volume+0x82>
 800c3a2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c3a6:	f003 0304 	and.w	r3, r3, #4
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d001      	beq.n	800c3b2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800c3ae:	230a      	movs	r3, #10
 800c3b0:	e1ff      	b.n	800c7b2 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	e1fd      	b.n	800c7b2 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800c3b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3b8:	2200      	movs	r2, #0
 800c3ba:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800c3bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3be:	b2da      	uxtb	r2, r3
 800c3c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3c2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800c3c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3c6:	785b      	ldrb	r3, [r3, #1]
 800c3c8:	4618      	mov	r0, r3
 800c3ca:	f7fe fd11 	bl	800adf0 <disk_initialize>
 800c3ce:	4603      	mov	r3, r0
 800c3d0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800c3d4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c3d8:	f003 0301 	and.w	r3, r3, #1
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d001      	beq.n	800c3e4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800c3e0:	2303      	movs	r3, #3
 800c3e2:	e1e6      	b.n	800c7b2 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800c3e4:	79fb      	ldrb	r3, [r7, #7]
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d007      	beq.n	800c3fa <find_volume+0xca>
 800c3ea:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c3ee:	f003 0304 	and.w	r3, r3, #4
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d001      	beq.n	800c3fa <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800c3f6:	230a      	movs	r3, #10
 800c3f8:	e1db      	b.n	800c7b2 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800c3fa:	2300      	movs	r3, #0
 800c3fc:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800c3fe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c400:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c402:	f7ff ff3f 	bl	800c284 <check_fs>
 800c406:	4603      	mov	r3, r0
 800c408:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800c40c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c410:	2b02      	cmp	r3, #2
 800c412:	d149      	bne.n	800c4a8 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c414:	2300      	movs	r3, #0
 800c416:	643b      	str	r3, [r7, #64]	@ 0x40
 800c418:	e01e      	b.n	800c458 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800c41a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c41c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c420:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c422:	011b      	lsls	r3, r3, #4
 800c424:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800c428:	4413      	add	r3, r2
 800c42a:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800c42c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c42e:	3304      	adds	r3, #4
 800c430:	781b      	ldrb	r3, [r3, #0]
 800c432:	2b00      	cmp	r3, #0
 800c434:	d006      	beq.n	800c444 <find_volume+0x114>
 800c436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c438:	3308      	adds	r3, #8
 800c43a:	4618      	mov	r0, r3
 800c43c:	f7fe fd76 	bl	800af2c <ld_dword>
 800c440:	4602      	mov	r2, r0
 800c442:	e000      	b.n	800c446 <find_volume+0x116>
 800c444:	2200      	movs	r2, #0
 800c446:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c448:	009b      	lsls	r3, r3, #2
 800c44a:	3358      	adds	r3, #88	@ 0x58
 800c44c:	443b      	add	r3, r7
 800c44e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c452:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c454:	3301      	adds	r3, #1
 800c456:	643b      	str	r3, [r7, #64]	@ 0x40
 800c458:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c45a:	2b03      	cmp	r3, #3
 800c45c:	d9dd      	bls.n	800c41a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800c45e:	2300      	movs	r3, #0
 800c460:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800c462:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c464:	2b00      	cmp	r3, #0
 800c466:	d002      	beq.n	800c46e <find_volume+0x13e>
 800c468:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c46a:	3b01      	subs	r3, #1
 800c46c:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800c46e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c470:	009b      	lsls	r3, r3, #2
 800c472:	3358      	adds	r3, #88	@ 0x58
 800c474:	443b      	add	r3, r7
 800c476:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800c47a:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800c47c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d005      	beq.n	800c48e <find_volume+0x15e>
 800c482:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c484:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c486:	f7ff fefd 	bl	800c284 <check_fs>
 800c48a:	4603      	mov	r3, r0
 800c48c:	e000      	b.n	800c490 <find_volume+0x160>
 800c48e:	2303      	movs	r3, #3
 800c490:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800c494:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c498:	2b01      	cmp	r3, #1
 800c49a:	d905      	bls.n	800c4a8 <find_volume+0x178>
 800c49c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c49e:	3301      	adds	r3, #1
 800c4a0:	643b      	str	r3, [r7, #64]	@ 0x40
 800c4a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c4a4:	2b03      	cmp	r3, #3
 800c4a6:	d9e2      	bls.n	800c46e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800c4a8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c4ac:	2b04      	cmp	r3, #4
 800c4ae:	d101      	bne.n	800c4b4 <find_volume+0x184>
 800c4b0:	2301      	movs	r3, #1
 800c4b2:	e17e      	b.n	800c7b2 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800c4b4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c4b8:	2b01      	cmp	r3, #1
 800c4ba:	d901      	bls.n	800c4c0 <find_volume+0x190>
 800c4bc:	230d      	movs	r3, #13
 800c4be:	e178      	b.n	800c7b2 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800c4c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4c2:	3330      	adds	r3, #48	@ 0x30
 800c4c4:	330b      	adds	r3, #11
 800c4c6:	4618      	mov	r0, r3
 800c4c8:	f7fe fd18 	bl	800aefc <ld_word>
 800c4cc:	4603      	mov	r3, r0
 800c4ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c4d2:	d001      	beq.n	800c4d8 <find_volume+0x1a8>
 800c4d4:	230d      	movs	r3, #13
 800c4d6:	e16c      	b.n	800c7b2 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800c4d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4da:	3330      	adds	r3, #48	@ 0x30
 800c4dc:	3316      	adds	r3, #22
 800c4de:	4618      	mov	r0, r3
 800c4e0:	f7fe fd0c 	bl	800aefc <ld_word>
 800c4e4:	4603      	mov	r3, r0
 800c4e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800c4e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d106      	bne.n	800c4fc <find_volume+0x1cc>
 800c4ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4f0:	3330      	adds	r3, #48	@ 0x30
 800c4f2:	3324      	adds	r3, #36	@ 0x24
 800c4f4:	4618      	mov	r0, r3
 800c4f6:	f7fe fd19 	bl	800af2c <ld_dword>
 800c4fa:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800c4fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4fe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c500:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800c502:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c504:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800c508:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c50a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800c50c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c50e:	789b      	ldrb	r3, [r3, #2]
 800c510:	2b01      	cmp	r3, #1
 800c512:	d005      	beq.n	800c520 <find_volume+0x1f0>
 800c514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c516:	789b      	ldrb	r3, [r3, #2]
 800c518:	2b02      	cmp	r3, #2
 800c51a:	d001      	beq.n	800c520 <find_volume+0x1f0>
 800c51c:	230d      	movs	r3, #13
 800c51e:	e148      	b.n	800c7b2 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800c520:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c522:	789b      	ldrb	r3, [r3, #2]
 800c524:	461a      	mov	r2, r3
 800c526:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c528:	fb02 f303 	mul.w	r3, r2, r3
 800c52c:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800c52e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c530:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c534:	461a      	mov	r2, r3
 800c536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c538:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800c53a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c53c:	895b      	ldrh	r3, [r3, #10]
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d008      	beq.n	800c554 <find_volume+0x224>
 800c542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c544:	895b      	ldrh	r3, [r3, #10]
 800c546:	461a      	mov	r2, r3
 800c548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c54a:	895b      	ldrh	r3, [r3, #10]
 800c54c:	3b01      	subs	r3, #1
 800c54e:	4013      	ands	r3, r2
 800c550:	2b00      	cmp	r3, #0
 800c552:	d001      	beq.n	800c558 <find_volume+0x228>
 800c554:	230d      	movs	r3, #13
 800c556:	e12c      	b.n	800c7b2 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800c558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c55a:	3330      	adds	r3, #48	@ 0x30
 800c55c:	3311      	adds	r3, #17
 800c55e:	4618      	mov	r0, r3
 800c560:	f7fe fccc 	bl	800aefc <ld_word>
 800c564:	4603      	mov	r3, r0
 800c566:	461a      	mov	r2, r3
 800c568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c56a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800c56c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c56e:	891b      	ldrh	r3, [r3, #8]
 800c570:	f003 030f 	and.w	r3, r3, #15
 800c574:	b29b      	uxth	r3, r3
 800c576:	2b00      	cmp	r3, #0
 800c578:	d001      	beq.n	800c57e <find_volume+0x24e>
 800c57a:	230d      	movs	r3, #13
 800c57c:	e119      	b.n	800c7b2 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800c57e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c580:	3330      	adds	r3, #48	@ 0x30
 800c582:	3313      	adds	r3, #19
 800c584:	4618      	mov	r0, r3
 800c586:	f7fe fcb9 	bl	800aefc <ld_word>
 800c58a:	4603      	mov	r3, r0
 800c58c:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800c58e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c590:	2b00      	cmp	r3, #0
 800c592:	d106      	bne.n	800c5a2 <find_volume+0x272>
 800c594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c596:	3330      	adds	r3, #48	@ 0x30
 800c598:	3320      	adds	r3, #32
 800c59a:	4618      	mov	r0, r3
 800c59c:	f7fe fcc6 	bl	800af2c <ld_dword>
 800c5a0:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800c5a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5a4:	3330      	adds	r3, #48	@ 0x30
 800c5a6:	330e      	adds	r3, #14
 800c5a8:	4618      	mov	r0, r3
 800c5aa:	f7fe fca7 	bl	800aefc <ld_word>
 800c5ae:	4603      	mov	r3, r0
 800c5b0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800c5b2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d101      	bne.n	800c5bc <find_volume+0x28c>
 800c5b8:	230d      	movs	r3, #13
 800c5ba:	e0fa      	b.n	800c7b2 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800c5bc:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c5be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c5c0:	4413      	add	r3, r2
 800c5c2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c5c4:	8912      	ldrh	r2, [r2, #8]
 800c5c6:	0912      	lsrs	r2, r2, #4
 800c5c8:	b292      	uxth	r2, r2
 800c5ca:	4413      	add	r3, r2
 800c5cc:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800c5ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c5d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5d2:	429a      	cmp	r2, r3
 800c5d4:	d204      	bcs.n	800c5e0 <find_volume+0x2b0>
 800c5d6:	230d      	movs	r3, #13
 800c5d8:	e0eb      	b.n	800c7b2 <find_volume+0x482>
 800c5da:	bf00      	nop
 800c5dc:	24000c60 	.word	0x24000c60
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800c5e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c5e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5e4:	1ad3      	subs	r3, r2, r3
 800c5e6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c5e8:	8952      	ldrh	r2, [r2, #10]
 800c5ea:	fbb3 f3f2 	udiv	r3, r3, r2
 800c5ee:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800c5f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d101      	bne.n	800c5fa <find_volume+0x2ca>
 800c5f6:	230d      	movs	r3, #13
 800c5f8:	e0db      	b.n	800c7b2 <find_volume+0x482>
		fmt = FS_FAT32;
 800c5fa:	2303      	movs	r3, #3
 800c5fc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800c600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c602:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800c606:	4293      	cmp	r3, r2
 800c608:	d802      	bhi.n	800c610 <find_volume+0x2e0>
 800c60a:	2302      	movs	r3, #2
 800c60c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800c610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c612:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800c616:	4293      	cmp	r3, r2
 800c618:	d802      	bhi.n	800c620 <find_volume+0x2f0>
 800c61a:	2301      	movs	r3, #1
 800c61c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800c620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c622:	1c9a      	adds	r2, r3, #2
 800c624:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c626:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800c628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c62a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c62c:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800c62e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c630:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c632:	441a      	add	r2, r3
 800c634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c636:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800c638:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c63a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c63c:	441a      	add	r2, r3
 800c63e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c640:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800c642:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c646:	2b03      	cmp	r3, #3
 800c648:	d11e      	bne.n	800c688 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800c64a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c64c:	3330      	adds	r3, #48	@ 0x30
 800c64e:	332a      	adds	r3, #42	@ 0x2a
 800c650:	4618      	mov	r0, r3
 800c652:	f7fe fc53 	bl	800aefc <ld_word>
 800c656:	4603      	mov	r3, r0
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d001      	beq.n	800c660 <find_volume+0x330>
 800c65c:	230d      	movs	r3, #13
 800c65e:	e0a8      	b.n	800c7b2 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800c660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c662:	891b      	ldrh	r3, [r3, #8]
 800c664:	2b00      	cmp	r3, #0
 800c666:	d001      	beq.n	800c66c <find_volume+0x33c>
 800c668:	230d      	movs	r3, #13
 800c66a:	e0a2      	b.n	800c7b2 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800c66c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c66e:	3330      	adds	r3, #48	@ 0x30
 800c670:	332c      	adds	r3, #44	@ 0x2c
 800c672:	4618      	mov	r0, r3
 800c674:	f7fe fc5a 	bl	800af2c <ld_dword>
 800c678:	4602      	mov	r2, r0
 800c67a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c67c:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800c67e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c680:	695b      	ldr	r3, [r3, #20]
 800c682:	009b      	lsls	r3, r3, #2
 800c684:	647b      	str	r3, [r7, #68]	@ 0x44
 800c686:	e01f      	b.n	800c6c8 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800c688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c68a:	891b      	ldrh	r3, [r3, #8]
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d101      	bne.n	800c694 <find_volume+0x364>
 800c690:	230d      	movs	r3, #13
 800c692:	e08e      	b.n	800c7b2 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800c694:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c696:	6a1a      	ldr	r2, [r3, #32]
 800c698:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c69a:	441a      	add	r2, r3
 800c69c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c69e:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800c6a0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c6a4:	2b02      	cmp	r3, #2
 800c6a6:	d103      	bne.n	800c6b0 <find_volume+0x380>
 800c6a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6aa:	695b      	ldr	r3, [r3, #20]
 800c6ac:	005b      	lsls	r3, r3, #1
 800c6ae:	e00a      	b.n	800c6c6 <find_volume+0x396>
 800c6b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6b2:	695a      	ldr	r2, [r3, #20]
 800c6b4:	4613      	mov	r3, r2
 800c6b6:	005b      	lsls	r3, r3, #1
 800c6b8:	4413      	add	r3, r2
 800c6ba:	085a      	lsrs	r2, r3, #1
 800c6bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6be:	695b      	ldr	r3, [r3, #20]
 800c6c0:	f003 0301 	and.w	r3, r3, #1
 800c6c4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800c6c6:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800c6c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6ca:	699a      	ldr	r2, [r3, #24]
 800c6cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c6ce:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800c6d2:	0a5b      	lsrs	r3, r3, #9
 800c6d4:	429a      	cmp	r2, r3
 800c6d6:	d201      	bcs.n	800c6dc <find_volume+0x3ac>
 800c6d8:	230d      	movs	r3, #13
 800c6da:	e06a      	b.n	800c7b2 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800c6dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6de:	f04f 32ff 	mov.w	r2, #4294967295
 800c6e2:	611a      	str	r2, [r3, #16]
 800c6e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6e6:	691a      	ldr	r2, [r3, #16]
 800c6e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6ea:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800c6ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6ee:	2280      	movs	r2, #128	@ 0x80
 800c6f0:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800c6f2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c6f6:	2b03      	cmp	r3, #3
 800c6f8:	d149      	bne.n	800c78e <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800c6fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6fc:	3330      	adds	r3, #48	@ 0x30
 800c6fe:	3330      	adds	r3, #48	@ 0x30
 800c700:	4618      	mov	r0, r3
 800c702:	f7fe fbfb 	bl	800aefc <ld_word>
 800c706:	4603      	mov	r3, r0
 800c708:	2b01      	cmp	r3, #1
 800c70a:	d140      	bne.n	800c78e <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800c70c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c70e:	3301      	adds	r3, #1
 800c710:	4619      	mov	r1, r3
 800c712:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c714:	f7fe fea2 	bl	800b45c <move_window>
 800c718:	4603      	mov	r3, r0
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d137      	bne.n	800c78e <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800c71e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c720:	2200      	movs	r2, #0
 800c722:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800c724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c726:	3330      	adds	r3, #48	@ 0x30
 800c728:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c72c:	4618      	mov	r0, r3
 800c72e:	f7fe fbe5 	bl	800aefc <ld_word>
 800c732:	4603      	mov	r3, r0
 800c734:	461a      	mov	r2, r3
 800c736:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800c73a:	429a      	cmp	r2, r3
 800c73c:	d127      	bne.n	800c78e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800c73e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c740:	3330      	adds	r3, #48	@ 0x30
 800c742:	4618      	mov	r0, r3
 800c744:	f7fe fbf2 	bl	800af2c <ld_dword>
 800c748:	4603      	mov	r3, r0
 800c74a:	4a1c      	ldr	r2, [pc, #112]	@ (800c7bc <find_volume+0x48c>)
 800c74c:	4293      	cmp	r3, r2
 800c74e:	d11e      	bne.n	800c78e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800c750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c752:	3330      	adds	r3, #48	@ 0x30
 800c754:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800c758:	4618      	mov	r0, r3
 800c75a:	f7fe fbe7 	bl	800af2c <ld_dword>
 800c75e:	4603      	mov	r3, r0
 800c760:	4a17      	ldr	r2, [pc, #92]	@ (800c7c0 <find_volume+0x490>)
 800c762:	4293      	cmp	r3, r2
 800c764:	d113      	bne.n	800c78e <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800c766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c768:	3330      	adds	r3, #48	@ 0x30
 800c76a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800c76e:	4618      	mov	r0, r3
 800c770:	f7fe fbdc 	bl	800af2c <ld_dword>
 800c774:	4602      	mov	r2, r0
 800c776:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c778:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800c77a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c77c:	3330      	adds	r3, #48	@ 0x30
 800c77e:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800c782:	4618      	mov	r0, r3
 800c784:	f7fe fbd2 	bl	800af2c <ld_dword>
 800c788:	4602      	mov	r2, r0
 800c78a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c78c:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800c78e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c790:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800c794:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800c796:	4b0b      	ldr	r3, [pc, #44]	@ (800c7c4 <find_volume+0x494>)
 800c798:	881b      	ldrh	r3, [r3, #0]
 800c79a:	3301      	adds	r3, #1
 800c79c:	b29a      	uxth	r2, r3
 800c79e:	4b09      	ldr	r3, [pc, #36]	@ (800c7c4 <find_volume+0x494>)
 800c7a0:	801a      	strh	r2, [r3, #0]
 800c7a2:	4b08      	ldr	r3, [pc, #32]	@ (800c7c4 <find_volume+0x494>)
 800c7a4:	881a      	ldrh	r2, [r3, #0]
 800c7a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7a8:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800c7aa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c7ac:	f7fe fdee 	bl	800b38c <clear_lock>
#endif
	return FR_OK;
 800c7b0:	2300      	movs	r3, #0
}
 800c7b2:	4618      	mov	r0, r3
 800c7b4:	3758      	adds	r7, #88	@ 0x58
 800c7b6:	46bd      	mov	sp, r7
 800c7b8:	bd80      	pop	{r7, pc}
 800c7ba:	bf00      	nop
 800c7bc:	41615252 	.word	0x41615252
 800c7c0:	61417272 	.word	0x61417272
 800c7c4:	24000c64 	.word	0x24000c64

0800c7c8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800c7c8:	b580      	push	{r7, lr}
 800c7ca:	b084      	sub	sp, #16
 800c7cc:	af00      	add	r7, sp, #0
 800c7ce:	6078      	str	r0, [r7, #4]
 800c7d0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800c7d2:	2309      	movs	r3, #9
 800c7d4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d01c      	beq.n	800c816 <validate+0x4e>
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d018      	beq.n	800c816 <validate+0x4e>
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	781b      	ldrb	r3, [r3, #0]
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d013      	beq.n	800c816 <validate+0x4e>
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	889a      	ldrh	r2, [r3, #4]
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	88db      	ldrh	r3, [r3, #6]
 800c7f8:	429a      	cmp	r2, r3
 800c7fa:	d10c      	bne.n	800c816 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	785b      	ldrb	r3, [r3, #1]
 800c802:	4618      	mov	r0, r3
 800c804:	f7fe fada 	bl	800adbc <disk_status>
 800c808:	4603      	mov	r3, r0
 800c80a:	f003 0301 	and.w	r3, r3, #1
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d101      	bne.n	800c816 <validate+0x4e>
			res = FR_OK;
 800c812:	2300      	movs	r3, #0
 800c814:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800c816:	7bfb      	ldrb	r3, [r7, #15]
 800c818:	2b00      	cmp	r3, #0
 800c81a:	d102      	bne.n	800c822 <validate+0x5a>
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	e000      	b.n	800c824 <validate+0x5c>
 800c822:	2300      	movs	r3, #0
 800c824:	683a      	ldr	r2, [r7, #0]
 800c826:	6013      	str	r3, [r2, #0]
	return res;
 800c828:	7bfb      	ldrb	r3, [r7, #15]
}
 800c82a:	4618      	mov	r0, r3
 800c82c:	3710      	adds	r7, #16
 800c82e:	46bd      	mov	sp, r7
 800c830:	bd80      	pop	{r7, pc}
	...

0800c834 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800c834:	b580      	push	{r7, lr}
 800c836:	b088      	sub	sp, #32
 800c838:	af00      	add	r7, sp, #0
 800c83a:	60f8      	str	r0, [r7, #12]
 800c83c:	60b9      	str	r1, [r7, #8]
 800c83e:	4613      	mov	r3, r2
 800c840:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800c842:	68bb      	ldr	r3, [r7, #8]
 800c844:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800c846:	f107 0310 	add.w	r3, r7, #16
 800c84a:	4618      	mov	r0, r3
 800c84c:	f7ff fcd5 	bl	800c1fa <get_ldnumber>
 800c850:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800c852:	69fb      	ldr	r3, [r7, #28]
 800c854:	2b00      	cmp	r3, #0
 800c856:	da01      	bge.n	800c85c <f_mount+0x28>
 800c858:	230b      	movs	r3, #11
 800c85a:	e02b      	b.n	800c8b4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800c85c:	4a17      	ldr	r2, [pc, #92]	@ (800c8bc <f_mount+0x88>)
 800c85e:	69fb      	ldr	r3, [r7, #28]
 800c860:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c864:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800c866:	69bb      	ldr	r3, [r7, #24]
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d005      	beq.n	800c878 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800c86c:	69b8      	ldr	r0, [r7, #24]
 800c86e:	f7fe fd8d 	bl	800b38c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800c872:	69bb      	ldr	r3, [r7, #24]
 800c874:	2200      	movs	r2, #0
 800c876:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d002      	beq.n	800c884 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	2200      	movs	r2, #0
 800c882:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800c884:	68fa      	ldr	r2, [r7, #12]
 800c886:	490d      	ldr	r1, [pc, #52]	@ (800c8bc <f_mount+0x88>)
 800c888:	69fb      	ldr	r3, [r7, #28]
 800c88a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	2b00      	cmp	r3, #0
 800c892:	d002      	beq.n	800c89a <f_mount+0x66>
 800c894:	79fb      	ldrb	r3, [r7, #7]
 800c896:	2b01      	cmp	r3, #1
 800c898:	d001      	beq.n	800c89e <f_mount+0x6a>
 800c89a:	2300      	movs	r3, #0
 800c89c:	e00a      	b.n	800c8b4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800c89e:	f107 010c 	add.w	r1, r7, #12
 800c8a2:	f107 0308 	add.w	r3, r7, #8
 800c8a6:	2200      	movs	r2, #0
 800c8a8:	4618      	mov	r0, r3
 800c8aa:	f7ff fd41 	bl	800c330 <find_volume>
 800c8ae:	4603      	mov	r3, r0
 800c8b0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800c8b2:	7dfb      	ldrb	r3, [r7, #23]
}
 800c8b4:	4618      	mov	r0, r3
 800c8b6:	3720      	adds	r7, #32
 800c8b8:	46bd      	mov	sp, r7
 800c8ba:	bd80      	pop	{r7, pc}
 800c8bc:	24000c60 	.word	0x24000c60

0800c8c0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800c8c0:	b580      	push	{r7, lr}
 800c8c2:	b098      	sub	sp, #96	@ 0x60
 800c8c4:	af00      	add	r7, sp, #0
 800c8c6:	60f8      	str	r0, [r7, #12]
 800c8c8:	60b9      	str	r1, [r7, #8]
 800c8ca:	4613      	mov	r3, r2
 800c8cc:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d101      	bne.n	800c8d8 <f_open+0x18>
 800c8d4:	2309      	movs	r3, #9
 800c8d6:	e1a9      	b.n	800cc2c <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800c8d8:	79fb      	ldrb	r3, [r7, #7]
 800c8da:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c8de:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800c8e0:	79fa      	ldrb	r2, [r7, #7]
 800c8e2:	f107 0110 	add.w	r1, r7, #16
 800c8e6:	f107 0308 	add.w	r3, r7, #8
 800c8ea:	4618      	mov	r0, r3
 800c8ec:	f7ff fd20 	bl	800c330 <find_volume>
 800c8f0:	4603      	mov	r3, r0
 800c8f2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800c8f6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	f040 818d 	bne.w	800cc1a <f_open+0x35a>
		dj.obj.fs = fs;
 800c900:	693b      	ldr	r3, [r7, #16]
 800c902:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800c904:	68ba      	ldr	r2, [r7, #8]
 800c906:	f107 0314 	add.w	r3, r7, #20
 800c90a:	4611      	mov	r1, r2
 800c90c:	4618      	mov	r0, r3
 800c90e:	f7ff fc03 	bl	800c118 <follow_path>
 800c912:	4603      	mov	r3, r0
 800c914:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800c918:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d118      	bne.n	800c952 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800c920:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c924:	b25b      	sxtb	r3, r3
 800c926:	2b00      	cmp	r3, #0
 800c928:	da03      	bge.n	800c932 <f_open+0x72>
				res = FR_INVALID_NAME;
 800c92a:	2306      	movs	r3, #6
 800c92c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c930:	e00f      	b.n	800c952 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c932:	79fb      	ldrb	r3, [r7, #7]
 800c934:	2b01      	cmp	r3, #1
 800c936:	bf8c      	ite	hi
 800c938:	2301      	movhi	r3, #1
 800c93a:	2300      	movls	r3, #0
 800c93c:	b2db      	uxtb	r3, r3
 800c93e:	461a      	mov	r2, r3
 800c940:	f107 0314 	add.w	r3, r7, #20
 800c944:	4611      	mov	r1, r2
 800c946:	4618      	mov	r0, r3
 800c948:	f7fe fbd8 	bl	800b0fc <chk_lock>
 800c94c:	4603      	mov	r3, r0
 800c94e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800c952:	79fb      	ldrb	r3, [r7, #7]
 800c954:	f003 031c 	and.w	r3, r3, #28
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d07f      	beq.n	800ca5c <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800c95c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c960:	2b00      	cmp	r3, #0
 800c962:	d017      	beq.n	800c994 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800c964:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c968:	2b04      	cmp	r3, #4
 800c96a:	d10e      	bne.n	800c98a <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800c96c:	f7fe fc22 	bl	800b1b4 <enq_lock>
 800c970:	4603      	mov	r3, r0
 800c972:	2b00      	cmp	r3, #0
 800c974:	d006      	beq.n	800c984 <f_open+0xc4>
 800c976:	f107 0314 	add.w	r3, r7, #20
 800c97a:	4618      	mov	r0, r3
 800c97c:	f7ff fb06 	bl	800bf8c <dir_register>
 800c980:	4603      	mov	r3, r0
 800c982:	e000      	b.n	800c986 <f_open+0xc6>
 800c984:	2312      	movs	r3, #18
 800c986:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800c98a:	79fb      	ldrb	r3, [r7, #7]
 800c98c:	f043 0308 	orr.w	r3, r3, #8
 800c990:	71fb      	strb	r3, [r7, #7]
 800c992:	e010      	b.n	800c9b6 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800c994:	7ebb      	ldrb	r3, [r7, #26]
 800c996:	f003 0311 	and.w	r3, r3, #17
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d003      	beq.n	800c9a6 <f_open+0xe6>
					res = FR_DENIED;
 800c99e:	2307      	movs	r3, #7
 800c9a0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c9a4:	e007      	b.n	800c9b6 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800c9a6:	79fb      	ldrb	r3, [r7, #7]
 800c9a8:	f003 0304 	and.w	r3, r3, #4
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d002      	beq.n	800c9b6 <f_open+0xf6>
 800c9b0:	2308      	movs	r3, #8
 800c9b2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800c9b6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d168      	bne.n	800ca90 <f_open+0x1d0>
 800c9be:	79fb      	ldrb	r3, [r7, #7]
 800c9c0:	f003 0308 	and.w	r3, r3, #8
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d063      	beq.n	800ca90 <f_open+0x1d0>
				dw = GET_FATTIME();
 800c9c8:	f7f4 f9c0 	bl	8000d4c <get_fattime>
 800c9cc:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800c9ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9d0:	330e      	adds	r3, #14
 800c9d2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c9d4:	4618      	mov	r0, r3
 800c9d6:	f7fe fae7 	bl	800afa8 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800c9da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9dc:	3316      	adds	r3, #22
 800c9de:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c9e0:	4618      	mov	r0, r3
 800c9e2:	f7fe fae1 	bl	800afa8 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800c9e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9e8:	330b      	adds	r3, #11
 800c9ea:	2220      	movs	r2, #32
 800c9ec:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800c9ee:	693b      	ldr	r3, [r7, #16]
 800c9f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c9f2:	4611      	mov	r1, r2
 800c9f4:	4618      	mov	r0, r3
 800c9f6:	f7ff fa35 	bl	800be64 <ld_clust>
 800c9fa:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800c9fc:	693b      	ldr	r3, [r7, #16]
 800c9fe:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800ca00:	2200      	movs	r2, #0
 800ca02:	4618      	mov	r0, r3
 800ca04:	f7ff fa4d 	bl	800bea2 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800ca08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca0a:	331c      	adds	r3, #28
 800ca0c:	2100      	movs	r1, #0
 800ca0e:	4618      	mov	r0, r3
 800ca10:	f7fe faca 	bl	800afa8 <st_dword>
					fs->wflag = 1;
 800ca14:	693b      	ldr	r3, [r7, #16]
 800ca16:	2201      	movs	r2, #1
 800ca18:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800ca1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d037      	beq.n	800ca90 <f_open+0x1d0>
						dw = fs->winsect;
 800ca20:	693b      	ldr	r3, [r7, #16]
 800ca22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca24:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800ca26:	f107 0314 	add.w	r3, r7, #20
 800ca2a:	2200      	movs	r2, #0
 800ca2c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800ca2e:	4618      	mov	r0, r3
 800ca30:	f7fe ff60 	bl	800b8f4 <remove_chain>
 800ca34:	4603      	mov	r3, r0
 800ca36:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800ca3a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d126      	bne.n	800ca90 <f_open+0x1d0>
							res = move_window(fs, dw);
 800ca42:	693b      	ldr	r3, [r7, #16]
 800ca44:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ca46:	4618      	mov	r0, r3
 800ca48:	f7fe fd08 	bl	800b45c <move_window>
 800ca4c:	4603      	mov	r3, r0
 800ca4e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800ca52:	693b      	ldr	r3, [r7, #16]
 800ca54:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ca56:	3a01      	subs	r2, #1
 800ca58:	60da      	str	r2, [r3, #12]
 800ca5a:	e019      	b.n	800ca90 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800ca5c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d115      	bne.n	800ca90 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800ca64:	7ebb      	ldrb	r3, [r7, #26]
 800ca66:	f003 0310 	and.w	r3, r3, #16
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d003      	beq.n	800ca76 <f_open+0x1b6>
					res = FR_NO_FILE;
 800ca6e:	2304      	movs	r3, #4
 800ca70:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800ca74:	e00c      	b.n	800ca90 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800ca76:	79fb      	ldrb	r3, [r7, #7]
 800ca78:	f003 0302 	and.w	r3, r3, #2
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d007      	beq.n	800ca90 <f_open+0x1d0>
 800ca80:	7ebb      	ldrb	r3, [r7, #26]
 800ca82:	f003 0301 	and.w	r3, r3, #1
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d002      	beq.n	800ca90 <f_open+0x1d0>
						res = FR_DENIED;
 800ca8a:	2307      	movs	r3, #7
 800ca8c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800ca90:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d126      	bne.n	800cae6 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800ca98:	79fb      	ldrb	r3, [r7, #7]
 800ca9a:	f003 0308 	and.w	r3, r3, #8
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d003      	beq.n	800caaa <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800caa2:	79fb      	ldrb	r3, [r7, #7]
 800caa4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800caa8:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800caaa:	693b      	ldr	r3, [r7, #16]
 800caac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800cab2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800cab8:	79fb      	ldrb	r3, [r7, #7]
 800caba:	2b01      	cmp	r3, #1
 800cabc:	bf8c      	ite	hi
 800cabe:	2301      	movhi	r3, #1
 800cac0:	2300      	movls	r3, #0
 800cac2:	b2db      	uxtb	r3, r3
 800cac4:	461a      	mov	r2, r3
 800cac6:	f107 0314 	add.w	r3, r7, #20
 800caca:	4611      	mov	r1, r2
 800cacc:	4618      	mov	r0, r3
 800cace:	f7fe fb93 	bl	800b1f8 <inc_lock>
 800cad2:	4602      	mov	r2, r0
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	691b      	ldr	r3, [r3, #16]
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d102      	bne.n	800cae6 <f_open+0x226>
 800cae0:	2302      	movs	r3, #2
 800cae2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800cae6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800caea:	2b00      	cmp	r3, #0
 800caec:	f040 8095 	bne.w	800cc1a <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800caf0:	693b      	ldr	r3, [r7, #16]
 800caf2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800caf4:	4611      	mov	r1, r2
 800caf6:	4618      	mov	r0, r3
 800caf8:	f7ff f9b4 	bl	800be64 <ld_clust>
 800cafc:	4602      	mov	r2, r0
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800cb02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb04:	331c      	adds	r3, #28
 800cb06:	4618      	mov	r0, r3
 800cb08:	f7fe fa10 	bl	800af2c <ld_dword>
 800cb0c:	4602      	mov	r2, r0
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	2200      	movs	r2, #0
 800cb16:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800cb18:	693a      	ldr	r2, [r7, #16]
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800cb1e:	693b      	ldr	r3, [r7, #16]
 800cb20:	88da      	ldrh	r2, [r3, #6]
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	79fa      	ldrb	r2, [r7, #7]
 800cb2a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	2200      	movs	r2, #0
 800cb30:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	2200      	movs	r2, #0
 800cb36:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	2200      	movs	r2, #0
 800cb3c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	3330      	adds	r3, #48	@ 0x30
 800cb42:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cb46:	2100      	movs	r1, #0
 800cb48:	4618      	mov	r0, r3
 800cb4a:	f7fe fa7a 	bl	800b042 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800cb4e:	79fb      	ldrb	r3, [r7, #7]
 800cb50:	f003 0320 	and.w	r3, r3, #32
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d060      	beq.n	800cc1a <f_open+0x35a>
 800cb58:	68fb      	ldr	r3, [r7, #12]
 800cb5a:	68db      	ldr	r3, [r3, #12]
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d05c      	beq.n	800cc1a <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	68da      	ldr	r2, [r3, #12]
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800cb68:	693b      	ldr	r3, [r7, #16]
 800cb6a:	895b      	ldrh	r3, [r3, #10]
 800cb6c:	025b      	lsls	r3, r3, #9
 800cb6e:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	689b      	ldr	r3, [r3, #8]
 800cb74:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	68db      	ldr	r3, [r3, #12]
 800cb7a:	657b      	str	r3, [r7, #84]	@ 0x54
 800cb7c:	e016      	b.n	800cbac <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800cb82:	4618      	mov	r0, r3
 800cb84:	f7fe fd25 	bl	800b5d2 <get_fat>
 800cb88:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800cb8a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cb8c:	2b01      	cmp	r3, #1
 800cb8e:	d802      	bhi.n	800cb96 <f_open+0x2d6>
 800cb90:	2302      	movs	r3, #2
 800cb92:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800cb96:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cb98:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb9c:	d102      	bne.n	800cba4 <f_open+0x2e4>
 800cb9e:	2301      	movs	r3, #1
 800cba0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800cba4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cba6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cba8:	1ad3      	subs	r3, r2, r3
 800cbaa:	657b      	str	r3, [r7, #84]	@ 0x54
 800cbac:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d103      	bne.n	800cbbc <f_open+0x2fc>
 800cbb4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cbb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cbb8:	429a      	cmp	r2, r3
 800cbba:	d8e0      	bhi.n	800cb7e <f_open+0x2be>
				}
				fp->clust = clst;
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cbc0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800cbc2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d127      	bne.n	800cc1a <f_open+0x35a>
 800cbca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cbcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d022      	beq.n	800cc1a <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800cbd4:	693b      	ldr	r3, [r7, #16]
 800cbd6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800cbd8:	4618      	mov	r0, r3
 800cbda:	f7fe fcdb 	bl	800b594 <clust2sect>
 800cbde:	6478      	str	r0, [r7, #68]	@ 0x44
 800cbe0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d103      	bne.n	800cbee <f_open+0x32e>
						res = FR_INT_ERR;
 800cbe6:	2302      	movs	r3, #2
 800cbe8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800cbec:	e015      	b.n	800cc1a <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800cbee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cbf0:	0a5a      	lsrs	r2, r3, #9
 800cbf2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cbf4:	441a      	add	r2, r3
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800cbfa:	693b      	ldr	r3, [r7, #16]
 800cbfc:	7858      	ldrb	r0, [r3, #1]
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	6a1a      	ldr	r2, [r3, #32]
 800cc08:	2301      	movs	r3, #1
 800cc0a:	f7fe f919 	bl	800ae40 <disk_read>
 800cc0e:	4603      	mov	r3, r0
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d002      	beq.n	800cc1a <f_open+0x35a>
 800cc14:	2301      	movs	r3, #1
 800cc16:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800cc1a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d002      	beq.n	800cc28 <f_open+0x368>
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	2200      	movs	r2, #0
 800cc26:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800cc28:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800cc2c:	4618      	mov	r0, r3
 800cc2e:	3760      	adds	r7, #96	@ 0x60
 800cc30:	46bd      	mov	sp, r7
 800cc32:	bd80      	pop	{r7, pc}

0800cc34 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800cc34:	b580      	push	{r7, lr}
 800cc36:	b08c      	sub	sp, #48	@ 0x30
 800cc38:	af00      	add	r7, sp, #0
 800cc3a:	60f8      	str	r0, [r7, #12]
 800cc3c:	60b9      	str	r1, [r7, #8]
 800cc3e:	607a      	str	r2, [r7, #4]
 800cc40:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800cc42:	68bb      	ldr	r3, [r7, #8]
 800cc44:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800cc46:	683b      	ldr	r3, [r7, #0]
 800cc48:	2200      	movs	r2, #0
 800cc4a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	f107 0210 	add.w	r2, r7, #16
 800cc52:	4611      	mov	r1, r2
 800cc54:	4618      	mov	r0, r3
 800cc56:	f7ff fdb7 	bl	800c7c8 <validate>
 800cc5a:	4603      	mov	r3, r0
 800cc5c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800cc60:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d107      	bne.n	800cc78 <f_write+0x44>
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	7d5b      	ldrb	r3, [r3, #21]
 800cc6c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800cc70:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d002      	beq.n	800cc7e <f_write+0x4a>
 800cc78:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cc7c:	e14b      	b.n	800cf16 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	7d1b      	ldrb	r3, [r3, #20]
 800cc82:	f003 0302 	and.w	r3, r3, #2
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d101      	bne.n	800cc8e <f_write+0x5a>
 800cc8a:	2307      	movs	r3, #7
 800cc8c:	e143      	b.n	800cf16 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	699a      	ldr	r2, [r3, #24]
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	441a      	add	r2, r3
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	699b      	ldr	r3, [r3, #24]
 800cc9a:	429a      	cmp	r2, r3
 800cc9c:	f080 812d 	bcs.w	800cefa <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	699b      	ldr	r3, [r3, #24]
 800cca4:	43db      	mvns	r3, r3
 800cca6:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800cca8:	e127      	b.n	800cefa <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	699b      	ldr	r3, [r3, #24]
 800ccae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	f040 80e3 	bne.w	800ce7e <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	699b      	ldr	r3, [r3, #24]
 800ccbc:	0a5b      	lsrs	r3, r3, #9
 800ccbe:	693a      	ldr	r2, [r7, #16]
 800ccc0:	8952      	ldrh	r2, [r2, #10]
 800ccc2:	3a01      	subs	r2, #1
 800ccc4:	4013      	ands	r3, r2
 800ccc6:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800ccc8:	69bb      	ldr	r3, [r7, #24]
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d143      	bne.n	800cd56 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	699b      	ldr	r3, [r3, #24]
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d10c      	bne.n	800ccf0 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	689b      	ldr	r3, [r3, #8]
 800ccda:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800ccdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d11a      	bne.n	800cd18 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	2100      	movs	r1, #0
 800cce6:	4618      	mov	r0, r3
 800cce8:	f7fe fe69 	bl	800b9be <create_chain>
 800ccec:	62b8      	str	r0, [r7, #40]	@ 0x28
 800ccee:	e013      	b.n	800cd18 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d007      	beq.n	800cd08 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	699b      	ldr	r3, [r3, #24]
 800ccfc:	4619      	mov	r1, r3
 800ccfe:	68f8      	ldr	r0, [r7, #12]
 800cd00:	f7fe fef5 	bl	800baee <clmt_clust>
 800cd04:	62b8      	str	r0, [r7, #40]	@ 0x28
 800cd06:	e007      	b.n	800cd18 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800cd08:	68fa      	ldr	r2, [r7, #12]
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	69db      	ldr	r3, [r3, #28]
 800cd0e:	4619      	mov	r1, r3
 800cd10:	4610      	mov	r0, r2
 800cd12:	f7fe fe54 	bl	800b9be <create_chain>
 800cd16:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800cd18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	f000 80f2 	beq.w	800cf04 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800cd20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd22:	2b01      	cmp	r3, #1
 800cd24:	d104      	bne.n	800cd30 <f_write+0xfc>
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	2202      	movs	r2, #2
 800cd2a:	755a      	strb	r2, [r3, #21]
 800cd2c:	2302      	movs	r3, #2
 800cd2e:	e0f2      	b.n	800cf16 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800cd30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd32:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd36:	d104      	bne.n	800cd42 <f_write+0x10e>
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	2201      	movs	r2, #1
 800cd3c:	755a      	strb	r2, [r3, #21]
 800cd3e:	2301      	movs	r3, #1
 800cd40:	e0e9      	b.n	800cf16 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cd46:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	689b      	ldr	r3, [r3, #8]
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d102      	bne.n	800cd56 <f_write+0x122>
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cd54:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	7d1b      	ldrb	r3, [r3, #20]
 800cd5a:	b25b      	sxtb	r3, r3
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	da18      	bge.n	800cd92 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800cd60:	693b      	ldr	r3, [r7, #16]
 800cd62:	7858      	ldrb	r0, [r3, #1]
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	6a1a      	ldr	r2, [r3, #32]
 800cd6e:	2301      	movs	r3, #1
 800cd70:	f7fe f886 	bl	800ae80 <disk_write>
 800cd74:	4603      	mov	r3, r0
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	d004      	beq.n	800cd84 <f_write+0x150>
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	2201      	movs	r2, #1
 800cd7e:	755a      	strb	r2, [r3, #21]
 800cd80:	2301      	movs	r3, #1
 800cd82:	e0c8      	b.n	800cf16 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	7d1b      	ldrb	r3, [r3, #20]
 800cd88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cd8c:	b2da      	uxtb	r2, r3
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800cd92:	693a      	ldr	r2, [r7, #16]
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	69db      	ldr	r3, [r3, #28]
 800cd98:	4619      	mov	r1, r3
 800cd9a:	4610      	mov	r0, r2
 800cd9c:	f7fe fbfa 	bl	800b594 <clust2sect>
 800cda0:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800cda2:	697b      	ldr	r3, [r7, #20]
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d104      	bne.n	800cdb2 <f_write+0x17e>
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	2202      	movs	r2, #2
 800cdac:	755a      	strb	r2, [r3, #21]
 800cdae:	2302      	movs	r3, #2
 800cdb0:	e0b1      	b.n	800cf16 <f_write+0x2e2>
			sect += csect;
 800cdb2:	697a      	ldr	r2, [r7, #20]
 800cdb4:	69bb      	ldr	r3, [r7, #24]
 800cdb6:	4413      	add	r3, r2
 800cdb8:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	0a5b      	lsrs	r3, r3, #9
 800cdbe:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800cdc0:	6a3b      	ldr	r3, [r7, #32]
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d03c      	beq.n	800ce40 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800cdc6:	69ba      	ldr	r2, [r7, #24]
 800cdc8:	6a3b      	ldr	r3, [r7, #32]
 800cdca:	4413      	add	r3, r2
 800cdcc:	693a      	ldr	r2, [r7, #16]
 800cdce:	8952      	ldrh	r2, [r2, #10]
 800cdd0:	4293      	cmp	r3, r2
 800cdd2:	d905      	bls.n	800cde0 <f_write+0x1ac>
					cc = fs->csize - csect;
 800cdd4:	693b      	ldr	r3, [r7, #16]
 800cdd6:	895b      	ldrh	r3, [r3, #10]
 800cdd8:	461a      	mov	r2, r3
 800cdda:	69bb      	ldr	r3, [r7, #24]
 800cddc:	1ad3      	subs	r3, r2, r3
 800cdde:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800cde0:	693b      	ldr	r3, [r7, #16]
 800cde2:	7858      	ldrb	r0, [r3, #1]
 800cde4:	6a3b      	ldr	r3, [r7, #32]
 800cde6:	697a      	ldr	r2, [r7, #20]
 800cde8:	69f9      	ldr	r1, [r7, #28]
 800cdea:	f7fe f849 	bl	800ae80 <disk_write>
 800cdee:	4603      	mov	r3, r0
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d004      	beq.n	800cdfe <f_write+0x1ca>
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	2201      	movs	r2, #1
 800cdf8:	755a      	strb	r2, [r3, #21]
 800cdfa:	2301      	movs	r3, #1
 800cdfc:	e08b      	b.n	800cf16 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	6a1a      	ldr	r2, [r3, #32]
 800ce02:	697b      	ldr	r3, [r7, #20]
 800ce04:	1ad3      	subs	r3, r2, r3
 800ce06:	6a3a      	ldr	r2, [r7, #32]
 800ce08:	429a      	cmp	r2, r3
 800ce0a:	d915      	bls.n	800ce38 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	6a1a      	ldr	r2, [r3, #32]
 800ce16:	697b      	ldr	r3, [r7, #20]
 800ce18:	1ad3      	subs	r3, r2, r3
 800ce1a:	025b      	lsls	r3, r3, #9
 800ce1c:	69fa      	ldr	r2, [r7, #28]
 800ce1e:	4413      	add	r3, r2
 800ce20:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ce24:	4619      	mov	r1, r3
 800ce26:	f7fe f8eb 	bl	800b000 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ce2a:	68fb      	ldr	r3, [r7, #12]
 800ce2c:	7d1b      	ldrb	r3, [r3, #20]
 800ce2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ce32:	b2da      	uxtb	r2, r3
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800ce38:	6a3b      	ldr	r3, [r7, #32]
 800ce3a:	025b      	lsls	r3, r3, #9
 800ce3c:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800ce3e:	e03f      	b.n	800cec0 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	6a1b      	ldr	r3, [r3, #32]
 800ce44:	697a      	ldr	r2, [r7, #20]
 800ce46:	429a      	cmp	r2, r3
 800ce48:	d016      	beq.n	800ce78 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800ce4a:	68fb      	ldr	r3, [r7, #12]
 800ce4c:	699a      	ldr	r2, [r3, #24]
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ce52:	429a      	cmp	r2, r3
 800ce54:	d210      	bcs.n	800ce78 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800ce56:	693b      	ldr	r3, [r7, #16]
 800ce58:	7858      	ldrb	r0, [r3, #1]
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ce60:	2301      	movs	r3, #1
 800ce62:	697a      	ldr	r2, [r7, #20]
 800ce64:	f7fd ffec 	bl	800ae40 <disk_read>
 800ce68:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d004      	beq.n	800ce78 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	2201      	movs	r2, #1
 800ce72:	755a      	strb	r2, [r3, #21]
 800ce74:	2301      	movs	r3, #1
 800ce76:	e04e      	b.n	800cf16 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	697a      	ldr	r2, [r7, #20]
 800ce7c:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	699b      	ldr	r3, [r3, #24]
 800ce82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce86:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800ce8a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800ce8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	429a      	cmp	r2, r3
 800ce92:	d901      	bls.n	800ce98 <f_write+0x264>
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ce9e:	68fb      	ldr	r3, [r7, #12]
 800cea0:	699b      	ldr	r3, [r3, #24]
 800cea2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cea6:	4413      	add	r3, r2
 800cea8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ceaa:	69f9      	ldr	r1, [r7, #28]
 800ceac:	4618      	mov	r0, r3
 800ceae:	f7fe f8a7 	bl	800b000 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800ceb2:	68fb      	ldr	r3, [r7, #12]
 800ceb4:	7d1b      	ldrb	r3, [r3, #20]
 800ceb6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ceba:	b2da      	uxtb	r2, r3
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800cec0:	69fa      	ldr	r2, [r7, #28]
 800cec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cec4:	4413      	add	r3, r2
 800cec6:	61fb      	str	r3, [r7, #28]
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	699a      	ldr	r2, [r3, #24]
 800cecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cece:	441a      	add	r2, r3
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	619a      	str	r2, [r3, #24]
 800ced4:	68fb      	ldr	r3, [r7, #12]
 800ced6:	68da      	ldr	r2, [r3, #12]
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	699b      	ldr	r3, [r3, #24]
 800cedc:	429a      	cmp	r2, r3
 800cede:	bf38      	it	cc
 800cee0:	461a      	movcc	r2, r3
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	60da      	str	r2, [r3, #12]
 800cee6:	683b      	ldr	r3, [r7, #0]
 800cee8:	681a      	ldr	r2, [r3, #0]
 800ceea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ceec:	441a      	add	r2, r3
 800ceee:	683b      	ldr	r3, [r7, #0]
 800cef0:	601a      	str	r2, [r3, #0]
 800cef2:	687a      	ldr	r2, [r7, #4]
 800cef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cef6:	1ad3      	subs	r3, r2, r3
 800cef8:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	f47f aed4 	bne.w	800ccaa <f_write+0x76>
 800cf02:	e000      	b.n	800cf06 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800cf04:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	7d1b      	ldrb	r3, [r3, #20]
 800cf0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf0e:	b2da      	uxtb	r2, r3
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800cf14:	2300      	movs	r3, #0
}
 800cf16:	4618      	mov	r0, r3
 800cf18:	3730      	adds	r7, #48	@ 0x30
 800cf1a:	46bd      	mov	sp, r7
 800cf1c:	bd80      	pop	{r7, pc}

0800cf1e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800cf1e:	b580      	push	{r7, lr}
 800cf20:	b086      	sub	sp, #24
 800cf22:	af00      	add	r7, sp, #0
 800cf24:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	f107 0208 	add.w	r2, r7, #8
 800cf2c:	4611      	mov	r1, r2
 800cf2e:	4618      	mov	r0, r3
 800cf30:	f7ff fc4a 	bl	800c7c8 <validate>
 800cf34:	4603      	mov	r3, r0
 800cf36:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800cf38:	7dfb      	ldrb	r3, [r7, #23]
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d168      	bne.n	800d010 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	7d1b      	ldrb	r3, [r3, #20]
 800cf42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d062      	beq.n	800d010 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	7d1b      	ldrb	r3, [r3, #20]
 800cf4e:	b25b      	sxtb	r3, r3
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	da15      	bge.n	800cf80 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800cf54:	68bb      	ldr	r3, [r7, #8]
 800cf56:	7858      	ldrb	r0, [r3, #1]
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	6a1a      	ldr	r2, [r3, #32]
 800cf62:	2301      	movs	r3, #1
 800cf64:	f7fd ff8c 	bl	800ae80 <disk_write>
 800cf68:	4603      	mov	r3, r0
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d001      	beq.n	800cf72 <f_sync+0x54>
 800cf6e:	2301      	movs	r3, #1
 800cf70:	e04f      	b.n	800d012 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	7d1b      	ldrb	r3, [r3, #20]
 800cf76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cf7a:	b2da      	uxtb	r2, r3
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800cf80:	f7f3 fee4 	bl	8000d4c <get_fattime>
 800cf84:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800cf86:	68ba      	ldr	r2, [r7, #8]
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf8c:	4619      	mov	r1, r3
 800cf8e:	4610      	mov	r0, r2
 800cf90:	f7fe fa64 	bl	800b45c <move_window>
 800cf94:	4603      	mov	r3, r0
 800cf96:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800cf98:	7dfb      	ldrb	r3, [r7, #23]
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d138      	bne.n	800d010 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cfa2:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	330b      	adds	r3, #11
 800cfa8:	781a      	ldrb	r2, [r3, #0]
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	330b      	adds	r3, #11
 800cfae:	f042 0220 	orr.w	r2, r2, #32
 800cfb2:	b2d2      	uxtb	r2, r2
 800cfb4:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	6818      	ldr	r0, [r3, #0]
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	689b      	ldr	r3, [r3, #8]
 800cfbe:	461a      	mov	r2, r3
 800cfc0:	68f9      	ldr	r1, [r7, #12]
 800cfc2:	f7fe ff6e 	bl	800bea2 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	f103 021c 	add.w	r2, r3, #28
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	68db      	ldr	r3, [r3, #12]
 800cfd0:	4619      	mov	r1, r3
 800cfd2:	4610      	mov	r0, r2
 800cfd4:	f7fd ffe8 	bl	800afa8 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800cfd8:	68fb      	ldr	r3, [r7, #12]
 800cfda:	3316      	adds	r3, #22
 800cfdc:	6939      	ldr	r1, [r7, #16]
 800cfde:	4618      	mov	r0, r3
 800cfe0:	f7fd ffe2 	bl	800afa8 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	3312      	adds	r3, #18
 800cfe8:	2100      	movs	r1, #0
 800cfea:	4618      	mov	r0, r3
 800cfec:	f7fd ffc1 	bl	800af72 <st_word>
					fs->wflag = 1;
 800cff0:	68bb      	ldr	r3, [r7, #8]
 800cff2:	2201      	movs	r2, #1
 800cff4:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800cff6:	68bb      	ldr	r3, [r7, #8]
 800cff8:	4618      	mov	r0, r3
 800cffa:	f7fe fa5d 	bl	800b4b8 <sync_fs>
 800cffe:	4603      	mov	r3, r0
 800d000:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	7d1b      	ldrb	r3, [r3, #20]
 800d006:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d00a:	b2da      	uxtb	r2, r3
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800d010:	7dfb      	ldrb	r3, [r7, #23]
}
 800d012:	4618      	mov	r0, r3
 800d014:	3718      	adds	r7, #24
 800d016:	46bd      	mov	sp, r7
 800d018:	bd80      	pop	{r7, pc}

0800d01a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800d01a:	b580      	push	{r7, lr}
 800d01c:	b084      	sub	sp, #16
 800d01e:	af00      	add	r7, sp, #0
 800d020:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800d022:	6878      	ldr	r0, [r7, #4]
 800d024:	f7ff ff7b 	bl	800cf1e <f_sync>
 800d028:	4603      	mov	r3, r0
 800d02a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800d02c:	7bfb      	ldrb	r3, [r7, #15]
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d118      	bne.n	800d064 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	f107 0208 	add.w	r2, r7, #8
 800d038:	4611      	mov	r1, r2
 800d03a:	4618      	mov	r0, r3
 800d03c:	f7ff fbc4 	bl	800c7c8 <validate>
 800d040:	4603      	mov	r3, r0
 800d042:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d044:	7bfb      	ldrb	r3, [r7, #15]
 800d046:	2b00      	cmp	r3, #0
 800d048:	d10c      	bne.n	800d064 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	691b      	ldr	r3, [r3, #16]
 800d04e:	4618      	mov	r0, r3
 800d050:	f7fe f960 	bl	800b314 <dec_lock>
 800d054:	4603      	mov	r3, r0
 800d056:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800d058:	7bfb      	ldrb	r3, [r7, #15]
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d102      	bne.n	800d064 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	2200      	movs	r2, #0
 800d062:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800d064:	7bfb      	ldrb	r3, [r7, #15]
}
 800d066:	4618      	mov	r0, r3
 800d068:	3710      	adds	r7, #16
 800d06a:	46bd      	mov	sp, r7
 800d06c:	bd80      	pop	{r7, pc}
	...

0800d070 <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 800d070:	b590      	push	{r4, r7, lr}
 800d072:	b09d      	sub	sp, #116	@ 0x74
 800d074:	af00      	add	r7, sp, #0
 800d076:	60f8      	str	r0, [r7, #12]
 800d078:	607a      	str	r2, [r7, #4]
 800d07a:	603b      	str	r3, [r7, #0]
 800d07c:	460b      	mov	r3, r1
 800d07e:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 800d080:	2301      	movs	r3, #1
 800d082:	647b      	str	r3, [r7, #68]	@ 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 800d084:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d088:	643b      	str	r3, [r7, #64]	@ 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 800d08a:	f107 030c 	add.w	r3, r7, #12
 800d08e:	4618      	mov	r0, r3
 800d090:	f7ff f8b3 	bl	800c1fa <get_ldnumber>
 800d094:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800d096:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d098:	2b00      	cmp	r3, #0
 800d09a:	da02      	bge.n	800d0a2 <f_mkfs+0x32>
 800d09c:	230b      	movs	r3, #11
 800d09e:	f000 bc0d 	b.w	800d8bc <f_mkfs+0x84c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 800d0a2:	4a94      	ldr	r2, [pc, #592]	@ (800d2f4 <f_mkfs+0x284>)
 800d0a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d005      	beq.n	800d0ba <f_mkfs+0x4a>
 800d0ae:	4a91      	ldr	r2, [pc, #580]	@ (800d2f4 <f_mkfs+0x284>)
 800d0b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d0b6:	2200      	movs	r2, #0
 800d0b8:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 800d0ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0bc:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 800d0c0:	2300      	movs	r3, #0
 800d0c2:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 800d0c6:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800d0ca:	4618      	mov	r0, r3
 800d0cc:	f7fd fe90 	bl	800adf0 <disk_initialize>
 800d0d0:	4603      	mov	r3, r0
 800d0d2:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 800d0d6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800d0da:	f003 0301 	and.w	r3, r3, #1
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d001      	beq.n	800d0e6 <f_mkfs+0x76>
 800d0e2:	2303      	movs	r3, #3
 800d0e4:	e3ea      	b.n	800d8bc <f_mkfs+0x84c>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 800d0e6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800d0ea:	f003 0304 	and.w	r3, r3, #4
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d001      	beq.n	800d0f6 <f_mkfs+0x86>
 800d0f2:	230a      	movs	r3, #10
 800d0f4:	e3e2      	b.n	800d8bc <f_mkfs+0x84c>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 800d0f6:	f107 0214 	add.w	r2, r7, #20
 800d0fa:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800d0fe:	2103      	movs	r1, #3
 800d100:	4618      	mov	r0, r3
 800d102:	f7fd fedd 	bl	800aec0 <disk_ioctl>
 800d106:	4603      	mov	r3, r0
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d10c      	bne.n	800d126 <f_mkfs+0xb6>
 800d10c:	697b      	ldr	r3, [r7, #20]
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d009      	beq.n	800d126 <f_mkfs+0xb6>
 800d112:	697b      	ldr	r3, [r7, #20]
 800d114:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d118:	d805      	bhi.n	800d126 <f_mkfs+0xb6>
 800d11a:	697b      	ldr	r3, [r7, #20]
 800d11c:	1e5a      	subs	r2, r3, #1
 800d11e:	697b      	ldr	r3, [r7, #20]
 800d120:	4013      	ands	r3, r2
 800d122:	2b00      	cmp	r3, #0
 800d124:	d001      	beq.n	800d12a <f_mkfs+0xba>
 800d126:	2301      	movs	r3, #1
 800d128:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = _MAX_SS;
 800d12a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d12e:	86fb      	strh	r3, [r7, #54]	@ 0x36
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	2b00      	cmp	r3, #0
 800d134:	d003      	beq.n	800d13e <f_mkfs+0xce>
 800d136:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d138:	687a      	ldr	r2, [r7, #4]
 800d13a:	429a      	cmp	r2, r3
 800d13c:	d309      	bcc.n	800d152 <f_mkfs+0xe2>
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d144:	d805      	bhi.n	800d152 <f_mkfs+0xe2>
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	1e5a      	subs	r2, r3, #1
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	4013      	ands	r3, r2
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d001      	beq.n	800d156 <f_mkfs+0xe6>
 800d152:	2313      	movs	r3, #19
 800d154:	e3b2      	b.n	800d8bc <f_mkfs+0x84c>
	au /= ss;	/* Cluster size in unit of sector */
 800d156:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d158:	687a      	ldr	r2, [r7, #4]
 800d15a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d15e:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 800d160:	683b      	ldr	r3, [r7, #0]
 800d162:	633b      	str	r3, [r7, #48]	@ 0x30
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 800d164:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d166:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d16a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d16e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 800d170:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800d172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d174:	fb02 f303 	mul.w	r3, r2, r3
 800d178:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (!szb_buf) return FR_MKFS_ABORTED;
 800d17a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d101      	bne.n	800d184 <f_mkfs+0x114>
 800d180:	230e      	movs	r3, #14
 800d182:	e39b      	b.n	800d8bc <f_mkfs+0x84c>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 800d184:	f107 0210 	add.w	r2, r7, #16
 800d188:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800d18c:	2101      	movs	r1, #1
 800d18e:	4618      	mov	r0, r3
 800d190:	f7fd fe96 	bl	800aec0 <disk_ioctl>
 800d194:	4603      	mov	r3, r0
 800d196:	2b00      	cmp	r3, #0
 800d198:	d001      	beq.n	800d19e <f_mkfs+0x12e>
 800d19a:	2301      	movs	r3, #1
 800d19c:	e38e      	b.n	800d8bc <f_mkfs+0x84c>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 800d19e:	7afb      	ldrb	r3, [r7, #11]
 800d1a0:	f003 0308 	and.w	r3, r3, #8
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d001      	beq.n	800d1ac <f_mkfs+0x13c>
 800d1a8:	2300      	movs	r3, #0
 800d1aa:	e000      	b.n	800d1ae <f_mkfs+0x13e>
 800d1ac:	233f      	movs	r3, #63	@ 0x3f
 800d1ae:	627b      	str	r3, [r7, #36]	@ 0x24
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 800d1b0:	693b      	ldr	r3, [r7, #16]
 800d1b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d1b4:	429a      	cmp	r2, r3
 800d1b6:	d901      	bls.n	800d1bc <f_mkfs+0x14c>
 800d1b8:	230e      	movs	r3, #14
 800d1ba:	e37f      	b.n	800d8bc <f_mkfs+0x84c>
		sz_vol -= b_vol;						/* Volume size */
 800d1bc:	693a      	ldr	r2, [r7, #16]
 800d1be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1c0:	1ad3      	subs	r3, r2, r3
 800d1c2:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 800d1c4:	693b      	ldr	r3, [r7, #16]
 800d1c6:	2b7f      	cmp	r3, #127	@ 0x7f
 800d1c8:	d801      	bhi.n	800d1ce <f_mkfs+0x15e>
 800d1ca:	230e      	movs	r3, #14
 800d1cc:	e376      	b.n	800d8bc <f_mkfs+0x84c>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	2b80      	cmp	r3, #128	@ 0x80
 800d1d2:	d901      	bls.n	800d1d8 <f_mkfs+0x168>
 800d1d4:	2313      	movs	r3, #19
 800d1d6:	e371      	b.n	800d8bc <f_mkfs+0x84c>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 800d1d8:	7afb      	ldrb	r3, [r7, #11]
 800d1da:	f003 0302 	and.w	r3, r3, #2
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d00d      	beq.n	800d1fe <f_mkfs+0x18e>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 800d1e2:	7afb      	ldrb	r3, [r7, #11]
 800d1e4:	f003 0307 	and.w	r3, r3, #7
 800d1e8:	2b02      	cmp	r3, #2
 800d1ea:	d004      	beq.n	800d1f6 <f_mkfs+0x186>
 800d1ec:	7afb      	ldrb	r3, [r7, #11]
 800d1ee:	f003 0301 	and.w	r3, r3, #1
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d103      	bne.n	800d1fe <f_mkfs+0x18e>
				fmt = FS_FAT32; break;
 800d1f6:	2303      	movs	r3, #3
 800d1f8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800d1fc:	e009      	b.n	800d212 <f_mkfs+0x1a2>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 800d1fe:	7afb      	ldrb	r3, [r7, #11]
 800d200:	f003 0301 	and.w	r3, r3, #1
 800d204:	2b00      	cmp	r3, #0
 800d206:	d101      	bne.n	800d20c <f_mkfs+0x19c>
 800d208:	2313      	movs	r3, #19
 800d20a:	e357      	b.n	800d8bc <f_mkfs+0x84c>
		fmt = FS_FAT16;
 800d20c:	2302      	movs	r3, #2
 800d20e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	653b      	str	r3, [r7, #80]	@ 0x50
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 800d216:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d21a:	2b03      	cmp	r3, #3
 800d21c:	d13c      	bne.n	800d298 <f_mkfs+0x228>
				if (!pau) {	/* au auto-selection */
 800d21e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d220:	2b00      	cmp	r3, #0
 800d222:	d11b      	bne.n	800d25c <f_mkfs+0x1ec>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 800d224:	693b      	ldr	r3, [r7, #16]
 800d226:	0c5b      	lsrs	r3, r3, #17
 800d228:	65fb      	str	r3, [r7, #92]	@ 0x5c
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800d22a:	2300      	movs	r3, #0
 800d22c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d22e:	2301      	movs	r3, #1
 800d230:	653b      	str	r3, [r7, #80]	@ 0x50
 800d232:	e005      	b.n	800d240 <f_mkfs+0x1d0>
 800d234:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d236:	3301      	adds	r3, #1
 800d238:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d23a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d23c:	005b      	lsls	r3, r3, #1
 800d23e:	653b      	str	r3, [r7, #80]	@ 0x50
 800d240:	4a2d      	ldr	r2, [pc, #180]	@ (800d2f8 <f_mkfs+0x288>)
 800d242:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d244:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d007      	beq.n	800d25c <f_mkfs+0x1ec>
 800d24c:	4a2a      	ldr	r2, [pc, #168]	@ (800d2f8 <f_mkfs+0x288>)
 800d24e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d250:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d254:	461a      	mov	r2, r3
 800d256:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d258:	4293      	cmp	r3, r2
 800d25a:	d2eb      	bcs.n	800d234 <f_mkfs+0x1c4>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 800d25c:	693a      	ldr	r2, [r7, #16]
 800d25e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d260:	fbb2 f3f3 	udiv	r3, r2, r3
 800d264:	623b      	str	r3, [r7, #32]
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 800d266:	6a3b      	ldr	r3, [r7, #32]
 800d268:	3302      	adds	r3, #2
 800d26a:	009a      	lsls	r2, r3, #2
 800d26c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d26e:	4413      	add	r3, r2
 800d270:	1e5a      	subs	r2, r3, #1
 800d272:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d274:	fbb2 f3f3 	udiv	r3, r2, r3
 800d278:	66bb      	str	r3, [r7, #104]	@ 0x68
				sz_rsv = 32;	/* Number of reserved sectors */
 800d27a:	2320      	movs	r3, #32
 800d27c:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_dir = 0;		/* No static directory */
 800d27e:	2300      	movs	r3, #0
 800d280:	66fb      	str	r3, [r7, #108]	@ 0x6c
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 800d282:	6a3b      	ldr	r3, [r7, #32]
 800d284:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800d288:	4293      	cmp	r3, r2
 800d28a:	d903      	bls.n	800d294 <f_mkfs+0x224>
 800d28c:	6a3b      	ldr	r3, [r7, #32]
 800d28e:	4a1b      	ldr	r2, [pc, #108]	@ (800d2fc <f_mkfs+0x28c>)
 800d290:	4293      	cmp	r3, r2
 800d292:	d952      	bls.n	800d33a <f_mkfs+0x2ca>
 800d294:	230e      	movs	r3, #14
 800d296:	e311      	b.n	800d8bc <f_mkfs+0x84c>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 800d298:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d11b      	bne.n	800d2d6 <f_mkfs+0x266>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 800d29e:	693b      	ldr	r3, [r7, #16]
 800d2a0:	0b1b      	lsrs	r3, r3, #12
 800d2a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d2a8:	2301      	movs	r3, #1
 800d2aa:	653b      	str	r3, [r7, #80]	@ 0x50
 800d2ac:	e005      	b.n	800d2ba <f_mkfs+0x24a>
 800d2ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d2b0:	3301      	adds	r3, #1
 800d2b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d2b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d2b6:	005b      	lsls	r3, r3, #1
 800d2b8:	653b      	str	r3, [r7, #80]	@ 0x50
 800d2ba:	4a11      	ldr	r2, [pc, #68]	@ (800d300 <f_mkfs+0x290>)
 800d2bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d2be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d007      	beq.n	800d2d6 <f_mkfs+0x266>
 800d2c6:	4a0e      	ldr	r2, [pc, #56]	@ (800d300 <f_mkfs+0x290>)
 800d2c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d2ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d2ce:	461a      	mov	r2, r3
 800d2d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d2d2:	4293      	cmp	r3, r2
 800d2d4:	d2eb      	bcs.n	800d2ae <f_mkfs+0x23e>
				}
				n_clst = sz_vol / pau;
 800d2d6:	693a      	ldr	r2, [r7, #16]
 800d2d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d2da:	fbb2 f3f3 	udiv	r3, r2, r3
 800d2de:	623b      	str	r3, [r7, #32]
				if (n_clst > MAX_FAT12) {
 800d2e0:	6a3b      	ldr	r3, [r7, #32]
 800d2e2:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800d2e6:	4293      	cmp	r3, r2
 800d2e8:	d90c      	bls.n	800d304 <f_mkfs+0x294>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 800d2ea:	6a3b      	ldr	r3, [r7, #32]
 800d2ec:	3302      	adds	r3, #2
 800d2ee:	005b      	lsls	r3, r3, #1
 800d2f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d2f2:	e012      	b.n	800d31a <f_mkfs+0x2aa>
 800d2f4:	24000c60 	.word	0x24000c60
 800d2f8:	0800daec 	.word	0x0800daec
 800d2fc:	0ffffff5 	.word	0x0ffffff5
 800d300:	0800dafc 	.word	0x0800dafc
				} else {
					fmt = FS_FAT12;
 800d304:	2301      	movs	r3, #1
 800d306:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 800d30a:	6a3a      	ldr	r2, [r7, #32]
 800d30c:	4613      	mov	r3, r2
 800d30e:	005b      	lsls	r3, r3, #1
 800d310:	4413      	add	r3, r2
 800d312:	3301      	adds	r3, #1
 800d314:	085b      	lsrs	r3, r3, #1
 800d316:	3303      	adds	r3, #3
 800d318:	65fb      	str	r3, [r7, #92]	@ 0x5c
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 800d31a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800d31c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d31e:	4413      	add	r3, r2
 800d320:	1e5a      	subs	r2, r3, #1
 800d322:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d324:	fbb2 f3f3 	udiv	r3, r2, r3
 800d328:	66bb      	str	r3, [r7, #104]	@ 0x68
				sz_rsv = 1;						/* Number of reserved sectors */
 800d32a:	2301      	movs	r3, #1
 800d32c:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 800d32e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d330:	015a      	lsls	r2, r3, #5
 800d332:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d334:	fbb2 f3f3 	udiv	r3, r2, r3
 800d338:	66fb      	str	r3, [r7, #108]	@ 0x6c
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 800d33a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d33c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d33e:	4413      	add	r3, r2
 800d340:	65bb      	str	r3, [r7, #88]	@ 0x58
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 800d342:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d344:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d346:	fb03 f202 	mul.w	r2, r3, r2
 800d34a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d34c:	4413      	add	r3, r2
 800d34e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d350:	4413      	add	r3, r2
 800d352:	61fb      	str	r3, [r7, #28]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 800d354:	697a      	ldr	r2, [r7, #20]
 800d356:	69fb      	ldr	r3, [r7, #28]
 800d358:	4413      	add	r3, r2
 800d35a:	1e5a      	subs	r2, r3, #1
 800d35c:	697b      	ldr	r3, [r7, #20]
 800d35e:	425b      	negs	r3, r3
 800d360:	401a      	ands	r2, r3
 800d362:	69fb      	ldr	r3, [r7, #28]
 800d364:	1ad3      	subs	r3, r2, r3
 800d366:	65fb      	str	r3, [r7, #92]	@ 0x5c
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 800d368:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d36c:	2b03      	cmp	r3, #3
 800d36e:	d108      	bne.n	800d382 <f_mkfs+0x312>
				sz_rsv += n; b_fat += n;
 800d370:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d372:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d374:	4413      	add	r3, r2
 800d376:	657b      	str	r3, [r7, #84]	@ 0x54
 800d378:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d37a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d37c:	4413      	add	r3, r2
 800d37e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d380:	e006      	b.n	800d390 <f_mkfs+0x320>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 800d382:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d384:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d386:	fbb2 f3f3 	udiv	r3, r2, r3
 800d38a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800d38c:	4413      	add	r3, r2
 800d38e:	66bb      	str	r3, [r7, #104]	@ 0x68
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 800d390:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d392:	011a      	lsls	r2, r3, #4
 800d394:	69fb      	ldr	r3, [r7, #28]
 800d396:	441a      	add	r2, r3
 800d398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d39a:	1ad2      	subs	r2, r2, r3
 800d39c:	693b      	ldr	r3, [r7, #16]
 800d39e:	429a      	cmp	r2, r3
 800d3a0:	d901      	bls.n	800d3a6 <f_mkfs+0x336>
 800d3a2:	230e      	movs	r3, #14
 800d3a4:	e28a      	b.n	800d8bc <f_mkfs+0x84c>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 800d3a6:	693a      	ldr	r2, [r7, #16]
 800d3a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d3aa:	1ad2      	subs	r2, r2, r3
 800d3ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d3ae:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d3b0:	fb01 f303 	mul.w	r3, r1, r3
 800d3b4:	1ad2      	subs	r2, r2, r3
 800d3b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d3b8:	1ad2      	subs	r2, r2, r3
 800d3ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d3bc:	fbb2 f3f3 	udiv	r3, r2, r3
 800d3c0:	623b      	str	r3, [r7, #32]
			if (fmt == FS_FAT32) {
 800d3c2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d3c6:	2b03      	cmp	r3, #3
 800d3c8:	d10f      	bne.n	800d3ea <f_mkfs+0x37a>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 800d3ca:	6a3b      	ldr	r3, [r7, #32]
 800d3cc:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800d3d0:	4293      	cmp	r3, r2
 800d3d2:	d80a      	bhi.n	800d3ea <f_mkfs+0x37a>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d105      	bne.n	800d3e6 <f_mkfs+0x376>
 800d3da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d3dc:	085b      	lsrs	r3, r3, #1
 800d3de:	607b      	str	r3, [r7, #4]
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d144      	bne.n	800d470 <f_mkfs+0x400>
					return FR_MKFS_ABORTED;
 800d3e6:	230e      	movs	r3, #14
 800d3e8:	e268      	b.n	800d8bc <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT16) {
 800d3ea:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d3ee:	2b02      	cmp	r3, #2
 800d3f0:	d133      	bne.n	800d45a <f_mkfs+0x3ea>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 800d3f2:	6a3b      	ldr	r3, [r7, #32]
 800d3f4:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800d3f8:	4293      	cmp	r3, r2
 800d3fa:	d91e      	bls.n	800d43a <f_mkfs+0x3ca>
					if (!au && (pau * 2) <= 64) {
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d107      	bne.n	800d412 <f_mkfs+0x3a2>
 800d402:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d404:	005b      	lsls	r3, r3, #1
 800d406:	2b40      	cmp	r3, #64	@ 0x40
 800d408:	d803      	bhi.n	800d412 <f_mkfs+0x3a2>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 800d40a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d40c:	005b      	lsls	r3, r3, #1
 800d40e:	607b      	str	r3, [r7, #4]
 800d410:	e033      	b.n	800d47a <f_mkfs+0x40a>
					}
					if ((opt & FM_FAT32)) {
 800d412:	7afb      	ldrb	r3, [r7, #11]
 800d414:	f003 0302 	and.w	r3, r3, #2
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d003      	beq.n	800d424 <f_mkfs+0x3b4>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 800d41c:	2303      	movs	r3, #3
 800d41e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800d422:	e02a      	b.n	800d47a <f_mkfs+0x40a>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	2b00      	cmp	r3, #0
 800d428:	d105      	bne.n	800d436 <f_mkfs+0x3c6>
 800d42a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d42c:	005b      	lsls	r3, r3, #1
 800d42e:	607b      	str	r3, [r7, #4]
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	2b80      	cmp	r3, #128	@ 0x80
 800d434:	d91e      	bls.n	800d474 <f_mkfs+0x404>
					return FR_MKFS_ABORTED;
 800d436:	230e      	movs	r3, #14
 800d438:	e240      	b.n	800d8bc <f_mkfs+0x84c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 800d43a:	6a3b      	ldr	r3, [r7, #32]
 800d43c:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800d440:	4293      	cmp	r3, r2
 800d442:	d80a      	bhi.n	800d45a <f_mkfs+0x3ea>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	2b00      	cmp	r3, #0
 800d448:	d105      	bne.n	800d456 <f_mkfs+0x3e6>
 800d44a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d44c:	005b      	lsls	r3, r3, #1
 800d44e:	607b      	str	r3, [r7, #4]
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	2b80      	cmp	r3, #128	@ 0x80
 800d454:	d910      	bls.n	800d478 <f_mkfs+0x408>
					return FR_MKFS_ABORTED;
 800d456:	230e      	movs	r3, #14
 800d458:	e230      	b.n	800d8bc <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 800d45a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d45e:	2b01      	cmp	r3, #1
 800d460:	d10c      	bne.n	800d47c <f_mkfs+0x40c>
 800d462:	6a3b      	ldr	r3, [r7, #32]
 800d464:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800d468:	4293      	cmp	r3, r2
 800d46a:	d907      	bls.n	800d47c <f_mkfs+0x40c>
 800d46c:	230e      	movs	r3, #14
 800d46e:	e225      	b.n	800d8bc <f_mkfs+0x84c>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800d470:	bf00      	nop
 800d472:	e6ce      	b.n	800d212 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800d474:	bf00      	nop
 800d476:	e6cc      	b.n	800d212 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800d478:	bf00      	nop
			pau = au;
 800d47a:	e6ca      	b.n	800d212 <f_mkfs+0x1a2>

			/* Ok, it is the valid cluster configuration */
			break;
 800d47c:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 800d47e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d480:	461a      	mov	r2, r3
 800d482:	2100      	movs	r1, #0
 800d484:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d486:	f7fd fddc 	bl	800b042 <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 800d48a:	220b      	movs	r2, #11
 800d48c:	49b2      	ldr	r1, [pc, #712]	@ (800d758 <f_mkfs+0x6e8>)
 800d48e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d490:	f7fd fdb6 	bl	800b000 <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 800d494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d496:	330b      	adds	r3, #11
 800d498:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800d49a:	4611      	mov	r1, r2
 800d49c:	4618      	mov	r0, r3
 800d49e:	f7fd fd68 	bl	800af72 <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 800d4a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4a4:	330d      	adds	r3, #13
 800d4a6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d4a8:	b2d2      	uxtb	r2, r2
 800d4aa:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 800d4ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4ae:	330e      	adds	r3, #14
 800d4b0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d4b2:	b292      	uxth	r2, r2
 800d4b4:	4611      	mov	r1, r2
 800d4b6:	4618      	mov	r0, r3
 800d4b8:	f7fd fd5b 	bl	800af72 <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 800d4bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4be:	3310      	adds	r3, #16
 800d4c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d4c2:	b2d2      	uxtb	r2, r2
 800d4c4:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 800d4c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4c8:	f103 0211 	add.w	r2, r3, #17
 800d4cc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d4d0:	2b03      	cmp	r3, #3
 800d4d2:	d002      	beq.n	800d4da <f_mkfs+0x46a>
 800d4d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d4d6:	b29b      	uxth	r3, r3
 800d4d8:	e000      	b.n	800d4dc <f_mkfs+0x46c>
 800d4da:	2300      	movs	r3, #0
 800d4dc:	4619      	mov	r1, r3
 800d4de:	4610      	mov	r0, r2
 800d4e0:	f7fd fd47 	bl	800af72 <st_word>
		if (sz_vol < 0x10000) {
 800d4e4:	693b      	ldr	r3, [r7, #16]
 800d4e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d4ea:	d208      	bcs.n	800d4fe <f_mkfs+0x48e>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 800d4ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4ee:	3313      	adds	r3, #19
 800d4f0:	693a      	ldr	r2, [r7, #16]
 800d4f2:	b292      	uxth	r2, r2
 800d4f4:	4611      	mov	r1, r2
 800d4f6:	4618      	mov	r0, r3
 800d4f8:	f7fd fd3b 	bl	800af72 <st_word>
 800d4fc:	e006      	b.n	800d50c <f_mkfs+0x49c>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 800d4fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d500:	3320      	adds	r3, #32
 800d502:	693a      	ldr	r2, [r7, #16]
 800d504:	4611      	mov	r1, r2
 800d506:	4618      	mov	r0, r3
 800d508:	f7fd fd4e 	bl	800afa8 <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 800d50c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d50e:	3315      	adds	r3, #21
 800d510:	22f8      	movs	r2, #248	@ 0xf8
 800d512:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 800d514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d516:	3318      	adds	r3, #24
 800d518:	213f      	movs	r1, #63	@ 0x3f
 800d51a:	4618      	mov	r0, r3
 800d51c:	f7fd fd29 	bl	800af72 <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 800d520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d522:	331a      	adds	r3, #26
 800d524:	21ff      	movs	r1, #255	@ 0xff
 800d526:	4618      	mov	r0, r3
 800d528:	f7fd fd23 	bl	800af72 <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 800d52c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d52e:	331c      	adds	r3, #28
 800d530:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d532:	4618      	mov	r0, r3
 800d534:	f7fd fd38 	bl	800afa8 <st_dword>
		if (fmt == FS_FAT32) {
 800d538:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d53c:	2b03      	cmp	r3, #3
 800d53e:	d131      	bne.n	800d5a4 <f_mkfs+0x534>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 800d540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d542:	f103 0443 	add.w	r4, r3, #67	@ 0x43
 800d546:	f7f3 fc01 	bl	8000d4c <get_fattime>
 800d54a:	4603      	mov	r3, r0
 800d54c:	4619      	mov	r1, r3
 800d54e:	4620      	mov	r0, r4
 800d550:	f7fd fd2a 	bl	800afa8 <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 800d554:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d556:	3324      	adds	r3, #36	@ 0x24
 800d558:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d55a:	4618      	mov	r0, r3
 800d55c:	f7fd fd24 	bl	800afa8 <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 800d560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d562:	332c      	adds	r3, #44	@ 0x2c
 800d564:	2102      	movs	r1, #2
 800d566:	4618      	mov	r0, r3
 800d568:	f7fd fd1e 	bl	800afa8 <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 800d56c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d56e:	3330      	adds	r3, #48	@ 0x30
 800d570:	2101      	movs	r1, #1
 800d572:	4618      	mov	r0, r3
 800d574:	f7fd fcfd 	bl	800af72 <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 800d578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d57a:	3332      	adds	r3, #50	@ 0x32
 800d57c:	2106      	movs	r1, #6
 800d57e:	4618      	mov	r0, r3
 800d580:	f7fd fcf7 	bl	800af72 <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 800d584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d586:	3340      	adds	r3, #64	@ 0x40
 800d588:	2280      	movs	r2, #128	@ 0x80
 800d58a:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 800d58c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d58e:	3342      	adds	r3, #66	@ 0x42
 800d590:	2229      	movs	r2, #41	@ 0x29
 800d592:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 800d594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d596:	3347      	adds	r3, #71	@ 0x47
 800d598:	2213      	movs	r2, #19
 800d59a:	4970      	ldr	r1, [pc, #448]	@ (800d75c <f_mkfs+0x6ec>)
 800d59c:	4618      	mov	r0, r3
 800d59e:	f7fd fd2f 	bl	800b000 <mem_cpy>
 800d5a2:	e020      	b.n	800d5e6 <f_mkfs+0x576>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 800d5a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5a6:	f103 0427 	add.w	r4, r3, #39	@ 0x27
 800d5aa:	f7f3 fbcf 	bl	8000d4c <get_fattime>
 800d5ae:	4603      	mov	r3, r0
 800d5b0:	4619      	mov	r1, r3
 800d5b2:	4620      	mov	r0, r4
 800d5b4:	f7fd fcf8 	bl	800afa8 <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 800d5b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5ba:	3316      	adds	r3, #22
 800d5bc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800d5be:	b292      	uxth	r2, r2
 800d5c0:	4611      	mov	r1, r2
 800d5c2:	4618      	mov	r0, r3
 800d5c4:	f7fd fcd5 	bl	800af72 <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 800d5c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5ca:	3324      	adds	r3, #36	@ 0x24
 800d5cc:	2280      	movs	r2, #128	@ 0x80
 800d5ce:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 800d5d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5d2:	3326      	adds	r3, #38	@ 0x26
 800d5d4:	2229      	movs	r2, #41	@ 0x29
 800d5d6:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 800d5d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5da:	332b      	adds	r3, #43	@ 0x2b
 800d5dc:	2213      	movs	r2, #19
 800d5de:	4960      	ldr	r1, [pc, #384]	@ (800d760 <f_mkfs+0x6f0>)
 800d5e0:	4618      	mov	r0, r3
 800d5e2:	f7fd fd0d 	bl	800b000 <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 800d5e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5e8:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d5ec:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800d5f0:	4618      	mov	r0, r3
 800d5f2:	f7fd fcbe 	bl	800af72 <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 800d5f6:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800d5fa:	2301      	movs	r3, #1
 800d5fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d5fe:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d600:	f7fd fc3e 	bl	800ae80 <disk_write>
 800d604:	4603      	mov	r3, r0
 800d606:	2b00      	cmp	r3, #0
 800d608:	d001      	beq.n	800d60e <f_mkfs+0x59e>
 800d60a:	2301      	movs	r3, #1
 800d60c:	e156      	b.n	800d8bc <f_mkfs+0x84c>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 800d60e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d612:	2b03      	cmp	r3, #3
 800d614:	d140      	bne.n	800d698 <f_mkfs+0x628>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 800d616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d618:	1d9a      	adds	r2, r3, #6
 800d61a:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800d61e:	2301      	movs	r3, #1
 800d620:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d622:	f7fd fc2d 	bl	800ae80 <disk_write>
			mem_set(buf, 0, ss);
 800d626:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d628:	461a      	mov	r2, r3
 800d62a:	2100      	movs	r1, #0
 800d62c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d62e:	f7fd fd08 	bl	800b042 <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 800d632:	494c      	ldr	r1, [pc, #304]	@ (800d764 <f_mkfs+0x6f4>)
 800d634:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d636:	f7fd fcb7 	bl	800afa8 <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 800d63a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d63c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800d640:	4949      	ldr	r1, [pc, #292]	@ (800d768 <f_mkfs+0x6f8>)
 800d642:	4618      	mov	r0, r3
 800d644:	f7fd fcb0 	bl	800afa8 <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 800d648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d64a:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800d64e:	6a3b      	ldr	r3, [r7, #32]
 800d650:	3b01      	subs	r3, #1
 800d652:	4619      	mov	r1, r3
 800d654:	4610      	mov	r0, r2
 800d656:	f7fd fca7 	bl	800afa8 <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 800d65a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d65c:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800d660:	2102      	movs	r1, #2
 800d662:	4618      	mov	r0, r3
 800d664:	f7fd fca0 	bl	800afa8 <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 800d668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d66a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d66e:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800d672:	4618      	mov	r0, r3
 800d674:	f7fd fc7d 	bl	800af72 <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 800d678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d67a:	1dda      	adds	r2, r3, #7
 800d67c:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800d680:	2301      	movs	r3, #1
 800d682:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d684:	f7fd fbfc 	bl	800ae80 <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 800d688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d68a:	1c5a      	adds	r2, r3, #1
 800d68c:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800d690:	2301      	movs	r3, #1
 800d692:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d694:	f7fd fbf4 	bl	800ae80 <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 800d698:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d69a:	2100      	movs	r1, #0
 800d69c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d69e:	f7fd fcd0 	bl	800b042 <mem_set>
		sect = b_fat;		/* FAT start sector */
 800d6a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d6a4:	667b      	str	r3, [r7, #100]	@ 0x64
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 800d6a6:	2300      	movs	r3, #0
 800d6a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d6aa:	e04b      	b.n	800d744 <f_mkfs+0x6d4>
			if (fmt == FS_FAT32) {
 800d6ac:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d6b0:	2b03      	cmp	r3, #3
 800d6b2:	d113      	bne.n	800d6dc <f_mkfs+0x66c>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 800d6b4:	f06f 0107 	mvn.w	r1, #7
 800d6b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d6ba:	f7fd fc75 	bl	800afa8 <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 800d6be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6c0:	3304      	adds	r3, #4
 800d6c2:	f04f 31ff 	mov.w	r1, #4294967295
 800d6c6:	4618      	mov	r0, r3
 800d6c8:	f7fd fc6e 	bl	800afa8 <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 800d6cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6ce:	3308      	adds	r3, #8
 800d6d0:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 800d6d4:	4618      	mov	r0, r3
 800d6d6:	f7fd fc67 	bl	800afa8 <st_dword>
 800d6da:	e00b      	b.n	800d6f4 <f_mkfs+0x684>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 800d6dc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d6e0:	2b01      	cmp	r3, #1
 800d6e2:	d101      	bne.n	800d6e8 <f_mkfs+0x678>
 800d6e4:	4b21      	ldr	r3, [pc, #132]	@ (800d76c <f_mkfs+0x6fc>)
 800d6e6:	e001      	b.n	800d6ec <f_mkfs+0x67c>
 800d6e8:	f06f 0307 	mvn.w	r3, #7
 800d6ec:	4619      	mov	r1, r3
 800d6ee:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d6f0:	f7fd fc5a 	bl	800afa8 <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 800d6f4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d6f6:	663b      	str	r3, [r7, #96]	@ 0x60
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 800d6f8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d6fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6fc:	4293      	cmp	r3, r2
 800d6fe:	bf28      	it	cs
 800d700:	4613      	movcs	r3, r2
 800d702:	65fb      	str	r3, [r7, #92]	@ 0x5c
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 800d704:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800d708:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d70a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d70c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d70e:	f7fd fbb7 	bl	800ae80 <disk_write>
 800d712:	4603      	mov	r3, r0
 800d714:	2b00      	cmp	r3, #0
 800d716:	d001      	beq.n	800d71c <f_mkfs+0x6ac>
 800d718:	2301      	movs	r3, #1
 800d71a:	e0cf      	b.n	800d8bc <f_mkfs+0x84c>
				mem_set(buf, 0, ss);
 800d71c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d71e:	461a      	mov	r2, r3
 800d720:	2100      	movs	r1, #0
 800d722:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d724:	f7fd fc8d 	bl	800b042 <mem_set>
				sect += n; nsect -= n;
 800d728:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d72a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d72c:	4413      	add	r3, r2
 800d72e:	667b      	str	r3, [r7, #100]	@ 0x64
 800d730:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d732:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d734:	1ad3      	subs	r3, r2, r3
 800d736:	663b      	str	r3, [r7, #96]	@ 0x60
			} while (nsect);
 800d738:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	d1dc      	bne.n	800d6f8 <f_mkfs+0x688>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 800d73e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d740:	3301      	adds	r3, #1
 800d742:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d744:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d746:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d748:	429a      	cmp	r2, r3
 800d74a:	d3af      	bcc.n	800d6ac <f_mkfs+0x63c>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 800d74c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d750:	2b03      	cmp	r3, #3
 800d752:	d10d      	bne.n	800d770 <f_mkfs+0x700>
 800d754:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d756:	e00c      	b.n	800d772 <f_mkfs+0x702>
 800d758:	0800da0c 	.word	0x0800da0c
 800d75c:	0800da18 	.word	0x0800da18
 800d760:	0800da2c 	.word	0x0800da2c
 800d764:	41615252 	.word	0x41615252
 800d768:	61417272 	.word	0x61417272
 800d76c:	00fffff8 	.word	0x00fffff8
 800d770:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d772:	663b      	str	r3, [r7, #96]	@ 0x60
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 800d774:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d776:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d778:	4293      	cmp	r3, r2
 800d77a:	bf28      	it	cs
 800d77c:	4613      	movcs	r3, r2
 800d77e:	65fb      	str	r3, [r7, #92]	@ 0x5c
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 800d780:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800d784:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d786:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d788:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d78a:	f7fd fb79 	bl	800ae80 <disk_write>
 800d78e:	4603      	mov	r3, r0
 800d790:	2b00      	cmp	r3, #0
 800d792:	d001      	beq.n	800d798 <f_mkfs+0x728>
 800d794:	2301      	movs	r3, #1
 800d796:	e091      	b.n	800d8bc <f_mkfs+0x84c>
			sect += n; nsect -= n;
 800d798:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d79a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d79c:	4413      	add	r3, r2
 800d79e:	667b      	str	r3, [r7, #100]	@ 0x64
 800d7a0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d7a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d7a4:	1ad3      	subs	r3, r2, r3
 800d7a6:	663b      	str	r3, [r7, #96]	@ 0x60
		} while (nsect);
 800d7a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d1e2      	bne.n	800d774 <f_mkfs+0x704>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 800d7ae:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d7b2:	2b03      	cmp	r3, #3
 800d7b4:	d103      	bne.n	800d7be <f_mkfs+0x74e>
			sys = 0x0C;		/* FAT32X */
 800d7b6:	230c      	movs	r3, #12
 800d7b8:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 800d7bc:	e010      	b.n	800d7e0 <f_mkfs+0x770>
		} else {
			if (sz_vol >= 0x10000) {
 800d7be:	693b      	ldr	r3, [r7, #16]
 800d7c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d7c4:	d303      	bcc.n	800d7ce <f_mkfs+0x75e>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 800d7c6:	2306      	movs	r3, #6
 800d7c8:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 800d7cc:	e008      	b.n	800d7e0 <f_mkfs+0x770>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 800d7ce:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d7d2:	2b02      	cmp	r3, #2
 800d7d4:	d101      	bne.n	800d7da <f_mkfs+0x76a>
 800d7d6:	2304      	movs	r3, #4
 800d7d8:	e000      	b.n	800d7dc <f_mkfs+0x76c>
 800d7da:	2301      	movs	r3, #1
 800d7dc:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 800d7e0:	7afb      	ldrb	r3, [r7, #11]
 800d7e2:	f003 0308 	and.w	r3, r3, #8
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d15b      	bne.n	800d8a2 <f_mkfs+0x832>
			mem_set(buf, 0, ss);
 800d7ea:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d7ec:	461a      	mov	r2, r3
 800d7ee:	2100      	movs	r1, #0
 800d7f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d7f2:	f7fd fc26 	bl	800b042 <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 800d7f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7f8:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d7fc:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800d800:	4618      	mov	r0, r3
 800d802:	f7fd fbb6 	bl	800af72 <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 800d806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d808:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800d80c:	61bb      	str	r3, [r7, #24]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 800d80e:	69bb      	ldr	r3, [r7, #24]
 800d810:	2200      	movs	r2, #0
 800d812:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 800d814:	69bb      	ldr	r3, [r7, #24]
 800d816:	3301      	adds	r3, #1
 800d818:	2201      	movs	r2, #1
 800d81a:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 800d81c:	69bb      	ldr	r3, [r7, #24]
 800d81e:	3302      	adds	r3, #2
 800d820:	2201      	movs	r2, #1
 800d822:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 800d824:	69bb      	ldr	r3, [r7, #24]
 800d826:	3303      	adds	r3, #3
 800d828:	2200      	movs	r2, #0
 800d82a:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 800d82c:	69bb      	ldr	r3, [r7, #24]
 800d82e:	3304      	adds	r3, #4
 800d830:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 800d834:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 800d836:	693a      	ldr	r2, [r7, #16]
 800d838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d83a:	441a      	add	r2, r3
 800d83c:	4b21      	ldr	r3, [pc, #132]	@ (800d8c4 <f_mkfs+0x854>)
 800d83e:	fba3 1302 	umull	r1, r3, r3, r2
 800d842:	1ad2      	subs	r2, r2, r3
 800d844:	0852      	lsrs	r2, r2, #1
 800d846:	4413      	add	r3, r2
 800d848:	0b5b      	lsrs	r3, r3, #13
 800d84a:	65fb      	str	r3, [r7, #92]	@ 0x5c
			pte[PTE_EdHead] = 254;				/* End head */
 800d84c:	69bb      	ldr	r3, [r7, #24]
 800d84e:	3305      	adds	r3, #5
 800d850:	22fe      	movs	r2, #254	@ 0xfe
 800d852:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 800d854:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d856:	089b      	lsrs	r3, r3, #2
 800d858:	b2da      	uxtb	r2, r3
 800d85a:	69bb      	ldr	r3, [r7, #24]
 800d85c:	3306      	adds	r3, #6
 800d85e:	f042 023f 	orr.w	r2, r2, #63	@ 0x3f
 800d862:	b2d2      	uxtb	r2, r2
 800d864:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 800d866:	69bb      	ldr	r3, [r7, #24]
 800d868:	3307      	adds	r3, #7
 800d86a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d86c:	b2d2      	uxtb	r2, r2
 800d86e:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 800d870:	69bb      	ldr	r3, [r7, #24]
 800d872:	3308      	adds	r3, #8
 800d874:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d876:	4618      	mov	r0, r3
 800d878:	f7fd fb96 	bl	800afa8 <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 800d87c:	69bb      	ldr	r3, [r7, #24]
 800d87e:	330c      	adds	r3, #12
 800d880:	693a      	ldr	r2, [r7, #16]
 800d882:	4611      	mov	r1, r2
 800d884:	4618      	mov	r0, r3
 800d886:	f7fd fb8f 	bl	800afa8 <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 800d88a:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800d88e:	2301      	movs	r3, #1
 800d890:	2200      	movs	r2, #0
 800d892:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d894:	f7fd faf4 	bl	800ae80 <disk_write>
 800d898:	4603      	mov	r3, r0
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d001      	beq.n	800d8a2 <f_mkfs+0x832>
 800d89e:	2301      	movs	r3, #1
 800d8a0:	e00c      	b.n	800d8bc <f_mkfs+0x84c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 800d8a2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800d8a6:	2200      	movs	r2, #0
 800d8a8:	2100      	movs	r1, #0
 800d8aa:	4618      	mov	r0, r3
 800d8ac:	f7fd fb08 	bl	800aec0 <disk_ioctl>
 800d8b0:	4603      	mov	r3, r0
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d001      	beq.n	800d8ba <f_mkfs+0x84a>
 800d8b6:	2301      	movs	r3, #1
 800d8b8:	e000      	b.n	800d8bc <f_mkfs+0x84c>

	return FR_OK;
 800d8ba:	2300      	movs	r3, #0
}
 800d8bc:	4618      	mov	r0, r3
 800d8be:	3774      	adds	r7, #116	@ 0x74
 800d8c0:	46bd      	mov	sp, r7
 800d8c2:	bd90      	pop	{r4, r7, pc}
 800d8c4:	0515565b 	.word	0x0515565b

0800d8c8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d8c8:	b480      	push	{r7}
 800d8ca:	b087      	sub	sp, #28
 800d8cc:	af00      	add	r7, sp, #0
 800d8ce:	60f8      	str	r0, [r7, #12]
 800d8d0:	60b9      	str	r1, [r7, #8]
 800d8d2:	4613      	mov	r3, r2
 800d8d4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d8d6:	2301      	movs	r3, #1
 800d8d8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d8da:	2300      	movs	r3, #0
 800d8dc:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d8de:	4b1f      	ldr	r3, [pc, #124]	@ (800d95c <FATFS_LinkDriverEx+0x94>)
 800d8e0:	7a5b      	ldrb	r3, [r3, #9]
 800d8e2:	b2db      	uxtb	r3, r3
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d131      	bne.n	800d94c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d8e8:	4b1c      	ldr	r3, [pc, #112]	@ (800d95c <FATFS_LinkDriverEx+0x94>)
 800d8ea:	7a5b      	ldrb	r3, [r3, #9]
 800d8ec:	b2db      	uxtb	r3, r3
 800d8ee:	461a      	mov	r2, r3
 800d8f0:	4b1a      	ldr	r3, [pc, #104]	@ (800d95c <FATFS_LinkDriverEx+0x94>)
 800d8f2:	2100      	movs	r1, #0
 800d8f4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d8f6:	4b19      	ldr	r3, [pc, #100]	@ (800d95c <FATFS_LinkDriverEx+0x94>)
 800d8f8:	7a5b      	ldrb	r3, [r3, #9]
 800d8fa:	b2db      	uxtb	r3, r3
 800d8fc:	4a17      	ldr	r2, [pc, #92]	@ (800d95c <FATFS_LinkDriverEx+0x94>)
 800d8fe:	009b      	lsls	r3, r3, #2
 800d900:	4413      	add	r3, r2
 800d902:	68fa      	ldr	r2, [r7, #12]
 800d904:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d906:	4b15      	ldr	r3, [pc, #84]	@ (800d95c <FATFS_LinkDriverEx+0x94>)
 800d908:	7a5b      	ldrb	r3, [r3, #9]
 800d90a:	b2db      	uxtb	r3, r3
 800d90c:	461a      	mov	r2, r3
 800d90e:	4b13      	ldr	r3, [pc, #76]	@ (800d95c <FATFS_LinkDriverEx+0x94>)
 800d910:	4413      	add	r3, r2
 800d912:	79fa      	ldrb	r2, [r7, #7]
 800d914:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d916:	4b11      	ldr	r3, [pc, #68]	@ (800d95c <FATFS_LinkDriverEx+0x94>)
 800d918:	7a5b      	ldrb	r3, [r3, #9]
 800d91a:	b2db      	uxtb	r3, r3
 800d91c:	1c5a      	adds	r2, r3, #1
 800d91e:	b2d1      	uxtb	r1, r2
 800d920:	4a0e      	ldr	r2, [pc, #56]	@ (800d95c <FATFS_LinkDriverEx+0x94>)
 800d922:	7251      	strb	r1, [r2, #9]
 800d924:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d926:	7dbb      	ldrb	r3, [r7, #22]
 800d928:	3330      	adds	r3, #48	@ 0x30
 800d92a:	b2da      	uxtb	r2, r3
 800d92c:	68bb      	ldr	r3, [r7, #8]
 800d92e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d930:	68bb      	ldr	r3, [r7, #8]
 800d932:	3301      	adds	r3, #1
 800d934:	223a      	movs	r2, #58	@ 0x3a
 800d936:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d938:	68bb      	ldr	r3, [r7, #8]
 800d93a:	3302      	adds	r3, #2
 800d93c:	222f      	movs	r2, #47	@ 0x2f
 800d93e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d940:	68bb      	ldr	r3, [r7, #8]
 800d942:	3303      	adds	r3, #3
 800d944:	2200      	movs	r2, #0
 800d946:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d948:	2300      	movs	r3, #0
 800d94a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d94c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d94e:	4618      	mov	r0, r3
 800d950:	371c      	adds	r7, #28
 800d952:	46bd      	mov	sp, r7
 800d954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d958:	4770      	bx	lr
 800d95a:	bf00      	nop
 800d95c:	24000c88 	.word	0x24000c88

0800d960 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d960:	b580      	push	{r7, lr}
 800d962:	b082      	sub	sp, #8
 800d964:	af00      	add	r7, sp, #0
 800d966:	6078      	str	r0, [r7, #4]
 800d968:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d96a:	2200      	movs	r2, #0
 800d96c:	6839      	ldr	r1, [r7, #0]
 800d96e:	6878      	ldr	r0, [r7, #4]
 800d970:	f7ff ffaa 	bl	800d8c8 <FATFS_LinkDriverEx>
 800d974:	4603      	mov	r3, r0
}
 800d976:	4618      	mov	r0, r3
 800d978:	3708      	adds	r7, #8
 800d97a:	46bd      	mov	sp, r7
 800d97c:	bd80      	pop	{r7, pc}

0800d97e <memset>:
 800d97e:	4402      	add	r2, r0
 800d980:	4603      	mov	r3, r0
 800d982:	4293      	cmp	r3, r2
 800d984:	d100      	bne.n	800d988 <memset+0xa>
 800d986:	4770      	bx	lr
 800d988:	f803 1b01 	strb.w	r1, [r3], #1
 800d98c:	e7f9      	b.n	800d982 <memset+0x4>
	...

0800d990 <__libc_init_array>:
 800d990:	b570      	push	{r4, r5, r6, lr}
 800d992:	4d0d      	ldr	r5, [pc, #52]	@ (800d9c8 <__libc_init_array+0x38>)
 800d994:	4c0d      	ldr	r4, [pc, #52]	@ (800d9cc <__libc_init_array+0x3c>)
 800d996:	1b64      	subs	r4, r4, r5
 800d998:	10a4      	asrs	r4, r4, #2
 800d99a:	2600      	movs	r6, #0
 800d99c:	42a6      	cmp	r6, r4
 800d99e:	d109      	bne.n	800d9b4 <__libc_init_array+0x24>
 800d9a0:	4d0b      	ldr	r5, [pc, #44]	@ (800d9d0 <__libc_init_array+0x40>)
 800d9a2:	4c0c      	ldr	r4, [pc, #48]	@ (800d9d4 <__libc_init_array+0x44>)
 800d9a4:	f000 f818 	bl	800d9d8 <_init>
 800d9a8:	1b64      	subs	r4, r4, r5
 800d9aa:	10a4      	asrs	r4, r4, #2
 800d9ac:	2600      	movs	r6, #0
 800d9ae:	42a6      	cmp	r6, r4
 800d9b0:	d105      	bne.n	800d9be <__libc_init_array+0x2e>
 800d9b2:	bd70      	pop	{r4, r5, r6, pc}
 800d9b4:	f855 3b04 	ldr.w	r3, [r5], #4
 800d9b8:	4798      	blx	r3
 800d9ba:	3601      	adds	r6, #1
 800d9bc:	e7ee      	b.n	800d99c <__libc_init_array+0xc>
 800d9be:	f855 3b04 	ldr.w	r3, [r5], #4
 800d9c2:	4798      	blx	r3
 800d9c4:	3601      	adds	r6, #1
 800d9c6:	e7f2      	b.n	800d9ae <__libc_init_array+0x1e>
 800d9c8:	0800db14 	.word	0x0800db14
 800d9cc:	0800db14 	.word	0x0800db14
 800d9d0:	0800db14 	.word	0x0800db14
 800d9d4:	0800db18 	.word	0x0800db18

0800d9d8 <_init>:
 800d9d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9da:	bf00      	nop
 800d9dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d9de:	bc08      	pop	{r3}
 800d9e0:	469e      	mov	lr, r3
 800d9e2:	4770      	bx	lr

0800d9e4 <_fini>:
 800d9e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9e6:	bf00      	nop
 800d9e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d9ea:	bc08      	pop	{r3}
 800d9ec:	469e      	mov	lr, r3
 800d9ee:	4770      	bx	lr
