{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 22:23:10 2023 " "Info: Processing started: Thu Dec 21 22:23:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PIC16F648A -c PIC16F648A " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PIC16F648A -c PIC16F648A" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1265042/desktop/trabalho 4/control/control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1265042/desktop/trabalho 4/control/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-arch " "Info: Found design unit 1: Control-arch" {  } { { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Info: Found entity 1: Control" {  } { { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1265042/desktop/trabalho 4/w_reg/w_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1265042/desktop/trabalho 4/w_reg/w_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 W_reg-arch " "Info: Found design unit 1: W_reg-arch" {  } { { "../W_reg/W_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/W_reg/W_reg.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 W_reg " "Info: Found entity 1: W_reg" {  } { { "../W_reg/W_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/W_reg/W_reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1265042/desktop/trabalho 4/status_reg/status_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1265042/desktop/trabalho 4/status_reg/status_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Status_reg-arch " "Info: Found design unit 1: Status_reg-arch" {  } { { "../Status_reg/Status_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Status_reg/Status_reg.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Status_reg " "Info: Found entity 1: Status_reg" {  } { { "../Status_reg/Status_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Status_reg/Status_reg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1265042/desktop/trabalho 4/stack/stack.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1265042/desktop/trabalho 4/stack/stack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stack-arch " "Info: Found design unit 1: Stack-arch" {  } { { "../Stack/Stack.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Stack/Stack.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Info: Found entity 1: Stack" {  } { { "../Stack/Stack.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Stack/Stack.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1265042/desktop/trabalho 4/ram_mem/ram_mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1265042/desktop/trabalho 4/ram_mem/ram_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_mem-arch " "Info: Found design unit 1: RAM_mem-arch" {  } { { "../RAM_mem/RAM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/RAM_mem/RAM_mem.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM_mem " "Info: Found entity 1: RAM_mem" {  } { { "../RAM_mem/RAM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/RAM_mem/RAM_mem.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1265042/desktop/trabalho 4/port_io/port_io.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1265042/desktop/trabalho 4/port_io/port_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Port_io-arch " "Info: Found design unit 1: Port_io-arch" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Port_io " "Info: Found entity 1: Port_io" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1265042/desktop/trabalho 4/pc_reg/pc_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1265042/desktop/trabalho 4/pc_reg/pc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_reg-arch " "Info: Found design unit 1: PC_reg-arch" {  } { { "../PC_reg/PC_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PC_reg/PC_reg.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC_reg " "Info: Found entity 1: PC_reg" {  } { { "../PC_reg/PC_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PC_reg/PC_reg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1265042/desktop/trabalho 4/fsr_reg/fsr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1265042/desktop/trabalho 4/fsr_reg/fsr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSR_reg-arch " "Info: Found design unit 1: FSR_reg-arch" {  } { { "../FSR_reg/FSR_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/FSR_reg/FSR_reg.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSR_reg " "Info: Found entity 1: FSR_reg" {  } { { "../FSR_reg/FSR_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/FSR_reg/FSR_reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1265042/desktop/trabalho 4/alu/alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1265042/desktop/trabalho 4/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arch " "Info: Found design unit 1: ALU-arch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1265042/desktop/trabalho 4/addr_mux/addr_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1265042/desktop/trabalho 4/addr_mux/addr_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_mux-addr_mux " "Info: Found design unit 1: addr_mux-addr_mux" {  } { { "../Addr_mux/addr_mux.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Addr_mux/addr_mux.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addr_mux " "Info: Found entity 1: addr_mux" {  } { { "../Addr_mux/addr_mux.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Addr_mux/addr_mux.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pic16f648a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pic16f648a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIC16F648A " "Info: Found entity 1: PIC16F648A" {  } { { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rom_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_mem-SYN " "Info: Found design unit 1: rom_mem-SYN" {  } { { "ROM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/ROM_mem.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ROM_mem " "Info: Found entity 1: ROM_mem" {  } { { "ROM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/ROM_mem.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "PIC16F648A " "Info: Elaborating entity \"PIC16F648A\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:inst10 " "Info: Elaborating entity \"Control\" for hierarchy \"Control:inst10\"" {  } { { "PIC16F648A.bdf" "inst10" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { -32 1576 1744 224 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst1 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst1\"" {  } { { "PIC16F648A.bdf" "inst1" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 88 352 512 216 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Status_reg Status_reg:inst3 " "Info: Elaborating entity \"Status_reg\" for hierarchy \"Status_reg:inst3\"" {  } { { "PIC16F648A.bdf" "inst3" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 224 712 896 480 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_mux addr_mux:inst9 " "Info: Elaborating entity \"addr_mux\" for hierarchy \"addr_mux:inst9\"" {  } { { "PIC16F648A.bdf" "inst9" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 208 1168 1376 336 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_mem ROM_mem:inst13 " "Info: Elaborating entity \"ROM_mem\" for hierarchy \"ROM_mem:inst13\"" {  } { { "PIC16F648A.bdf" "inst13" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 16 1224 1440 152 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_mem:inst13\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ROM_mem:inst13\|altsyncram:altsyncram_component\"" {  } { { "ROM_mem.vhd" "altsyncram_component" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/ROM_mem.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_mem:inst13\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ROM_mem:inst13\|altsyncram:altsyncram_component\"" {  } { { "ROM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/ROM_mem.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_mem:inst13\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ROM_mem:inst13\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file teste1.mif " "Info: Parameter \"init_file\" = \"teste1.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Info: Parameter \"width_a\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ROM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/ROM_mem.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q671.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q671.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q671 " "Info: Found entity 1: altsyncram_q671" {  } { { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q671 ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated " "Info: Elaborating entity \"altsyncram_q671\" for hierarchy \"ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_reg PC_reg:inst8 " "Info: Elaborating entity \"PC_reg\" for hierarchy \"PC_reg:inst8\"" {  } { { "PIC16F648A.bdf" "inst8" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 1096 248 456 1320 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack PC_reg:inst8\|Stack:stack_PC " "Info: Elaborating entity \"Stack\" for hierarchy \"PC_reg:inst8\|Stack:stack_PC\"" {  } { { "../PC_reg/PC_reg.vhd" "stack_PC" { Text "C:/Users/1265042/Desktop/Trabalho 4/PC_reg/PC_reg.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSR_reg FSR_reg:inst4 " "Info: Elaborating entity \"FSR_reg\" for hierarchy \"FSR_reg:inst4\"" {  } { { "PIC16F648A.bdf" "inst4" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 520 712 896 680 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst\"" {  } { { "PIC16F648A.bdf" "inst" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 72 88 200 160 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst " "Info: Elaborated megafunction instantiation \"BUSMUX:inst\"" {  } { { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 72 88 200 160 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst " "Info: Instantiated megafunction \"BUSMUX:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Info: Parameter \"WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 72 88 200 160 "inst" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst\|lpm_mux:\$00000 BUSMUX:inst " "Info: Elaborated megafunction instantiation \"BUSMUX:inst\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst\"" {  } { { "busmux.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 72 88 200 160 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Info: Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/mux_smc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc BUSMUX:inst\|lpm_mux:\$00000\|mux_smc:auto_generated " "Info: Elaborating entity \"mux_smc\" for hierarchy \"BUSMUX:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Port_io Port_io:inst7 " "Info: Elaborating entity \"Port_io\" for hierarchy \"Port_io:inst7\"" {  } { { "PIC16F648A.bdf" "inst7" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 1184 712 896 1344 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "latch Port_io.vhd(82) " "Warning (10631): VHDL Process Statement warning at Port_io.vhd(82): inferring latch(es) for signal or variable \"latch\", which holds its previous value in one or more paths through the process" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[0\] Port_io.vhd(82) " "Info (10041): Inferred latch for \"latch\[0\]\" at Port_io.vhd(82)" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[1\] Port_io.vhd(82) " "Info (10041): Inferred latch for \"latch\[1\]\" at Port_io.vhd(82)" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[2\] Port_io.vhd(82) " "Info (10041): Inferred latch for \"latch\[2\]\" at Port_io.vhd(82)" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[3\] Port_io.vhd(82) " "Info (10041): Inferred latch for \"latch\[3\]\" at Port_io.vhd(82)" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[4\] Port_io.vhd(82) " "Info (10041): Inferred latch for \"latch\[4\]\" at Port_io.vhd(82)" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[5\] Port_io.vhd(82) " "Info (10041): Inferred latch for \"latch\[5\]\" at Port_io.vhd(82)" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[6\] Port_io.vhd(82) " "Info (10041): Inferred latch for \"latch\[6\]\" at Port_io.vhd(82)" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[7\] Port_io.vhd(82) " "Info (10041): Inferred latch for \"latch\[7\]\" at Port_io.vhd(82)" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Port_io Port_io:inst6 " "Info: Elaborating entity \"Port_io\" for hierarchy \"Port_io:inst6\"" {  } { { "PIC16F648A.bdf" "inst6" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 952 712 896 1112 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "latch Port_io.vhd(82) " "Warning (10631): VHDL Process Statement warning at Port_io.vhd(82): inferring latch(es) for signal or variable \"latch\", which holds its previous value in one or more paths through the process" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[0\] Port_io.vhd(82) " "Info (10041): Inferred latch for \"latch\[0\]\" at Port_io.vhd(82)" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[1\] Port_io.vhd(82) " "Info (10041): Inferred latch for \"latch\[1\]\" at Port_io.vhd(82)" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[2\] Port_io.vhd(82) " "Info (10041): Inferred latch for \"latch\[2\]\" at Port_io.vhd(82)" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[3\] Port_io.vhd(82) " "Info (10041): Inferred latch for \"latch\[3\]\" at Port_io.vhd(82)" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[4\] Port_io.vhd(82) " "Info (10041): Inferred latch for \"latch\[4\]\" at Port_io.vhd(82)" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[5\] Port_io.vhd(82) " "Info (10041): Inferred latch for \"latch\[5\]\" at Port_io.vhd(82)" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[6\] Port_io.vhd(82) " "Info (10041): Inferred latch for \"latch\[6\]\" at Port_io.vhd(82)" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[7\] Port_io.vhd(82) " "Info (10041): Inferred latch for \"latch\[7\]\" at Port_io.vhd(82)" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_mem RAM_mem:inst5 " "Info: Elaborating entity \"RAM_mem\" for hierarchy \"RAM_mem:inst5\"" {  } { { "PIC16F648A.bdf" "inst5" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 720 712 896 880 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "W_reg W_reg:inst2 " "Info: Elaborating entity \"W_reg\" for hierarchy \"W_reg:inst2\"" {  } { { "PIC16F648A.bdf" "inst2" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 56 712 864 184 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Warning: Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Status_reg:inst3\|dbus_out\[3\] d_to_alu\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"Status_reg:inst3\|dbus_out\[3\]\" to the node \"d_to_alu\[3\]\"" {  } { { "../Status_reg/Status_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Status_reg/Status_reg.vhd" 36 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Status_reg:inst3\|dbus_out\[7\] d_to_alu\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"Status_reg:inst3\|dbus_out\[7\]\" to the node \"d_to_alu\[7\]\"" {  } { { "../Status_reg/Status_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Status_reg/Status_reg.vhd" 36 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Status_reg:inst3\|dbus_out\[2\] d_to_alu\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"Status_reg:inst3\|dbus_out\[2\]\" to the node \"d_to_alu\[2\]\"" {  } { { "../Status_reg/Status_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Status_reg/Status_reg.vhd" 36 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Status_reg:inst3\|dbus_out\[4\] d_to_alu\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"Status_reg:inst3\|dbus_out\[4\]\" to the node \"d_to_alu\[4\]\"" {  } { { "../Status_reg/Status_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Status_reg/Status_reg.vhd" 36 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Status_reg:inst3\|dbus_out\[1\] d_to_alu\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"Status_reg:inst3\|dbus_out\[1\]\" to the node \"d_to_alu\[1\]\"" {  } { { "../Status_reg/Status_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Status_reg/Status_reg.vhd" 36 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Status_reg:inst3\|dbus_out\[0\] d_to_alu\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"Status_reg:inst3\|dbus_out\[0\]\" to the node \"d_to_alu\[0\]\"" {  } { { "../Status_reg/Status_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Status_reg/Status_reg.vhd" 36 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Status_reg:inst3\|dbus_out\[6\] d_to_alu\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"Status_reg:inst3\|dbus_out\[6\]\" to the node \"d_to_alu\[6\]\"" {  } { { "../Status_reg/Status_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Status_reg/Status_reg.vhd" 36 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Status_reg:inst3\|dbus_out\[5\] d_to_alu\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"Status_reg:inst3\|dbus_out\[5\]\" to the node \"d_to_alu\[5\]\"" {  } { { "../Status_reg/Status_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Status_reg/Status_reg.vhd" 36 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Port_io:inst7\|dbus_out\[3\] busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"Port_io:inst7\|dbus_out\[3\]\" to the node \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]\" into an OR gate" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Port_io:inst7\|dbus_out\[7\] busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"Port_io:inst7\|dbus_out\[7\]\" to the node \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]\" into an OR gate" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Port_io:inst7\|dbus_out\[2\] busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"Port_io:inst7\|dbus_out\[2\]\" to the node \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]\" into an OR gate" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Port_io:inst7\|dbus_out\[4\] busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"Port_io:inst7\|dbus_out\[4\]\" to the node \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]\" into an OR gate" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Port_io:inst7\|dbus_out\[1\] busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"Port_io:inst7\|dbus_out\[1\]\" to the node \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]\" into an OR gate" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Port_io:inst7\|dbus_out\[0\] busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"Port_io:inst7\|dbus_out\[0\]\" to the node \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]\" into an OR gate" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Port_io:inst7\|dbus_out\[6\] busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"Port_io:inst7\|dbus_out\[6\]\" to the node \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]\" into an OR gate" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Port_io:inst7\|dbus_out\[5\] busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"Port_io:inst7\|dbus_out\[5\]\" to the node \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]\" into an OR gate" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 38 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 10 " "Info: 10 registers lost all their fanouts during netlist optimizations. The first 10 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst8\|PC\[12\] " "Info: Register \"PC_reg:inst8\|PC\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst8\|Stack:stack_PC\|mem_reg\[0\]\[12\] " "Info: Register \"PC_reg:inst8\|Stack:stack_PC\|mem_reg\[0\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst8\|Stack:stack_PC\|mem_reg\[1\]\[12\] " "Info: Register \"PC_reg:inst8\|Stack:stack_PC\|mem_reg\[1\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst8\|stack_input\[12\] " "Info: Register \"PC_reg:inst8\|stack_input\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst8\|Stack:stack_PC\|mem_reg\[2\]\[12\] " "Info: Register \"PC_reg:inst8\|Stack:stack_PC\|mem_reg\[2\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst8\|Stack:stack_PC\|mem_reg\[3\]\[12\] " "Info: Register \"PC_reg:inst8\|Stack:stack_PC\|mem_reg\[3\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst8\|Stack:stack_PC\|mem_reg\[4\]\[12\] " "Info: Register \"PC_reg:inst8\|Stack:stack_PC\|mem_reg\[4\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst8\|Stack:stack_PC\|mem_reg\[5\]\[12\] " "Info: Register \"PC_reg:inst8\|Stack:stack_PC\|mem_reg\[5\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst8\|Stack:stack_PC\|mem_reg\[6\]\[12\] " "Info: Register \"PC_reg:inst8\|Stack:stack_PC\|mem_reg\[6\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC_reg:inst8\|Stack:stack_PC\|mem_reg\[7\]\[12\] " "Info: Register \"PC_reg:inst8\|Stack:stack_PC\|mem_reg\[7\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4348 " "Info: Implemented 4348 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Info: Implemented 47 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4269 " "Info: Implemented 4269 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "14 " "Info: Implemented 14 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "280 " "Info: Peak virtual memory: 280 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 22:23:22 2023 " "Info: Processing ended: Thu Dec 21 22:23:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
