#-------------------------------------------------------------------------
# XEM3005 - Xilinx constraints file
#
# Pin mappings for the XEM3005.  Use this as a template and comment out 
# the pins that are not used in your design.  (By default, map will fail
# if this file contains constraints for signals not in your design).
#
# Copyright (c) 2004-2006 Opal Kelly Incorporated
# $Rev: 907 $ $Date: 2011-04-28 14:47:52 -0700 (Thu, 28 Apr 2011) $
#-------------------------------------------------------------------------

#-------------------------------
# FrontPanel Host Interface pins
#-------------------------------
NET "hi_in<0>"     LOC = "F9"  | IOSTANDARD="LVTTL";
NET "hi_in<1>"     LOC = "N5"  | IOSTANDARD="LVTTL";
NET "hi_in<2>"     LOC = "T9"  | IOSTANDARD="LVTTL";
NET "hi_in<3>"     LOC = "M7"  | IOSTANDARD="LVTTL";
NET "hi_in<4>"     LOC = "P12" | IOSTANDARD="LVTTL";
NET "hi_in<5>"     LOC = "P11" | IOSTANDARD="LVTTL";
NET "hi_in<6>"     LOC = "P13" | IOSTANDARD="LVTTL";
NET "hi_in<7>"     LOC = "N12" | IOSTANDARD="LVTTL";
NET "hi_out<0>"    LOC = "P5"  | IOSTANDARD="LVTTL";
NET "hi_out<1>"    LOC = "N10" | IOSTANDARD="LVTTL";
NET "hi_inout<0>"  LOC = "M8"  | IOSTANDARD="LVTTL";
NET "hi_inout<1>"  LOC = "L8"  | IOSTANDARD="LVTTL";
NET "hi_inout<2>"  LOC = "T8"  | IOSTANDARD="LVTTL";
NET "hi_inout<3>"  LOC = "N8"  | IOSTANDARD="LVTTL";
NET "hi_inout<4>"  LOC = "P8"  | IOSTANDARD="LVTTL";
NET "hi_inout<5>"  LOC = "P9"  | IOSTANDARD="LVTTL";
NET "hi_inout<6>"  LOC = "N9"  | IOSTANDARD="LVTTL";
NET "hi_inout<7>"  LOC = "M9"  | IOSTANDARD="LVTTL";
NET "hi_inout<8>"  LOC = "R11" | IOSTANDARD="LVTTL";
NET "hi_inout<9>"  LOC = "R6"  | IOSTANDARD="LVTTL";
NET "hi_inout<10>" LOC = "T5"  | IOSTANDARD="LVTTL";
NET "hi_inout<11>" LOC = "T4"  | IOSTANDARD="LVTTL";
NET "hi_inout<12>" LOC = "R4"  | IOSTANDARD="LVTTL";
NET "hi_inout<13>" LOC = "M6"  | IOSTANDARD="LVTTL";
NET "hi_inout<14>" LOC = "N6"  | IOSTANDARD="LVTTL";
NET "hi_inout<15>" LOC = "P6"  | IOSTANDARD="LVTTL";
NET "hi_muxsel"    LOC = "L9"  | IOSTANDARD="LVTTL";
NET "i2c_sda"      LOC = "G15" | IOSTANDARD="LVTTL" | PULLUP;
NET "i2c_scl"      LOC = "G16" | IOSTANDARD="LVTTL" | PULLUP;

NET "hi_in<0>" TNM_NET = "okHostClk";
TIMESPEC "TS_okHostClk" = PERIOD "okHostClk" 20.83 ns HIGH 50%;  # 48 MHz
NET "hi_inout[*]" TNM = "okHostINOUT_grp";
TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE "hi_in<0>" RISING;
TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER "hi_in<0>" RISING;
NET "hi_out<0>" OFFSET = OUT 11.93 ns AFTER "hi_in<0>" RISING;
#NET "hi_out<1>" OFFSET = OUT 11.93 ns AFTER "hi_in<0>" RISING; #Placeholder
NET "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE "hi_in<0>" RISING;
NET "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE "hi_in<0>" RISING;
NET "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE "hi_in<0>" RISING;
NET "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE "hi_in<0>" RISING;
NET "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE "hi_in<0>" RISING;
NET "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE "hi_in<0>" RISING;
NET "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE "hi_in<0>" RISING;

#-------------------------------
# PLL Clock pins
#-------------------------------
NET "LOCAL_CLOCK"         LOC = "A8" | IOSTANDARD="LVTTL";
#NET "clk2"         LOC = "E9" | IOSTANDARD="LVTTL";
#NET "clk3"         LOC = "B8" | IOSTANDARD="LVTTL";
#NET "gclk10"       LOC = "C8" | IOSTANDARD="LVTTL";
#NET "gclk11"       LOC = "D8" | IOSTANDARD="LVTTL";

#-------------------------------
# Peripherals
#-------------------------------

# --- SPI FLASH
#NET "SPI_CS"       LOC = "P3"  | IOSTANDARD="LVTTL";
#NET "SPI_CLK"      LOC = "R16" | IOSTANDARD="LVTTL";
#NET "SPI_DIN"      LOC = "N16" | IOSTANDARD="LVTTL";
#NET "SPI_DOUT"     LOC = "R15" | IOSTANDARD="LVTTL";
#NET "SPI_HOLD"     LOC = "R10" | IOSTANDARD="LVTTL";
#NET "SPI_WP"       LOC = "P10" | IOSTANDARD="LVTTL";

# --- SDRAM
#NET "sdram_g_clk"  LOC = "A9"  | IOSTANDARD="LVTTL";
#NET "sdram_cke"    LOC = "C16" | IOSTANDARD="LVTTL";
#NET "sdram_cas_n"  LOC = "D11" | IOSTANDARD="LVTTL";
#NET "sdram_ras_n"  LOC = "E11" | IOSTANDARD="LVTTL";
#NET "sdram_we_n"   LOC = "F8"  | IOSTANDARD="LVTTL";
#NET "sdram_cs_n"   LOC = "F13" | IOSTANDARD="LVTTL";
#NET "sdram_lqdm"   LOC = "B7"  | IOSTANDARD="LVTTL";
#NET "sdram_uqdm"   LOC = "C7"  | IOSTANDARD="LVTTL";
#NET "sdram_a<0>"   LOC = "D14" | IOSTANDARD="LVTTL";
#NET "sdram_a<1>"   LOC = "F14" | IOSTANDARD="LVTTL";
#NET "sdram_a<2>"   LOC = "D15" | IOSTANDARD="LVTTL";
#NET "sdram_a<3>"   LOC = "G13" | IOSTANDARD="LVTTL";
#NET "sdram_a<4>"   LOC = "F12" | IOSTANDARD="LVTTL";
#NET "sdram_a<5>"   LOC = "F15" | IOSTANDARD="LVTTL";
#NET "sdram_a<6>"   LOC = "G14" | IOSTANDARD="LVTTL";
#NET "sdram_a<7>"   LOC = "A14" | IOSTANDARD="LVTTL";
#NET "sdram_a<8>"   LOC = "B14" | IOSTANDARD="LVTTL";
#NET "sdram_a<9>"   LOC = "C11" | IOSTANDARD="LVTTL";
#NET "sdram_a<10>"  LOC = "C15" | IOSTANDARD="LVTTL";
#NET "sdram_a<11>"  LOC = "A13" | IOSTANDARD="LVTTL";
#NET "sdram_a<12>"  LOC = "B13" | IOSTANDARD="LVTTL";
#NET "sdram_ba<0>"  LOC = "D9"  | IOSTANDARD="LVTTL";
#NET "sdram_ba<1>"  LOC = "D10" | IOSTANDARD="LVTTL";
#NET "sdram_d<0>"   LOC = "A4"  | IOSTANDARD="LVTTL";
#NET "sdram_d<1>"   LOC = "B4"  | IOSTANDARD="LVTTL";
#NET "sdram_d<2>"   LOC = "A5"  | IOSTANDARD="LVTTL";
#NET "sdram_d<3>"   LOC = "C3"  | IOSTANDARD="LVTTL";
#NET "sdram_d<4>"   LOC = "C4"  | IOSTANDARD="LVTTL";
#NET "sdram_d<5>"   LOC = "C5"  | IOSTANDARD="LVTTL";
#NET "sdram_d<6>"   LOC = "D7"  | IOSTANDARD="LVTTL";
#NET "sdram_d<7>"   LOC = "E8"  | IOSTANDARD="LVTTL";
#NET "sdram_d<8>"   LOC = "E10" | IOSTANDARD="LVTTL";
#NET "sdram_d<9>"   LOC = "B10" | IOSTANDARD="LVTTL";
#NET "sdram_d<10>"  LOC = "A12" | IOSTANDARD="LVTTL";
#NET "sdram_d<11>"  LOC = "E7"  | IOSTANDARD="LVTTL";
#NET "sdram_d<12>"  LOC = "A10" | IOSTANDARD="LVTTL";
#NET "sdram_d<13>"  LOC = "C6"  | IOSTANDARD="LVTTL";
#NET "sdram_d<14>"  LOC = "A7"  | IOSTANDARD="LVTTL";
#NET "sdram_d<15>"  LOC = "D6"  | IOSTANDARD="LVTTL";

# --- LEDs
NET "led<0>"       LOC = "P14" | IOSTANDARD="LVTTL";
NET "led<1>"       LOC = "R13" | IOSTANDARD="LVTTL";
NET "led<2>"       LOC = "T13" | IOSTANDARD="LVTTL";
NET "led<3>"       LOC = "P15" | IOSTANDARD="LVTTL";

#-------------------------------
# Bank 0 GP Connections
#-------------------------------
#NET "bank0<0>"     LOC = "D12" | IOSTANDARD="LVTTL"; # JP3_62
#NET "bank0<1>"     LOC = "B11" | IOSTANDARD="LVTTL"; # JP3_64
#NET "bank0<2>"     LOC = "C13" | IOSTANDARD="LVTTL"; # JP3_66
#NET "bank0<3>"     LOC = "C12" | IOSTANDARD="LVTTL"; # JP3_68
#NET "bank0<4>"     LOC = "C10" | IOSTANDARD="LVTTL"; # JP3_70
#NET "bank0<5>"     LOC = "C9"  | IOSTANDARD="LVTTL"; # JP3_72
#NET "bank0<6>"     LOC = "A3"  | IOSTANDARD="LVTTL"; # JP4_67
#NET "bank0<7>"     LOC = "D5"  | IOSTANDARD="LVTTL"; # JP4_69
#NET "bank0<8>"     LOC = "E6"  | IOSTANDARD="LVTTL"; # JP4_71
#NET "bank0<9>"     LOC = "B6"  | IOSTANDARD="LVTTL"; # JP4_73

#-------------------------------
# Bank 1 GP Connections
#-------------------------------
#NET "bank1<0>"     LOC = "N14" | IOSTANDARD="LVTTL"; # JP3_25
#NET "bank1<1>"     LOC = "P16" | IOSTANDARD="LVTTL"; # JP3_26
#NET "bank1<2>"     LOC = "M14" | IOSTANDARD="LVTTL"; # JP3_27
#NET "bank1<3>"     LOC = "N15" | IOSTANDARD="LVTTL"; # JP3_28
#NET "bank1<4>"     LOC = "L14" | IOSTANDARD="LVTTL"; # JP3_29
#NET "bank1<5>"     LOC = "M16" | IOSTANDARD="LVTTL"; # JP3_30
#NET "bank1<6>"     LOC = "L15" | IOSTANDARD="LVTTL"; # JP3_31
#NET "bank1<7>"     LOC = "K15" | IOSTANDARD="LVTTL"; # JP3_32
#NET "bank1<8>"     LOC = "M13" | IOSTANDARD="LVTTL"; # JP3_33
#NET "bank1<9>"     LOC = "L12" | IOSTANDARD="LVTTL"; # JP3_34
#NET "bank1<10>"    LOC = "K14" | IOSTANDARD="LVTTL"; # JP3_35
#NET "bank1<11>"    LOC = "L13" | IOSTANDARD="LVTTL"; # JP3_36
#NET "bank1<12>"    LOC = "K13" | IOSTANDARD="LVTTL"; # JP3_37
#NET "bank1<13>"    LOC = "K12" | IOSTANDARD="LVTTL"; # JP3_38
#NET "bank1<14>"    LOC = "J12" | IOSTANDARD="LVTTL"; # JP3_41
#NET "bank1<15>"    LOC = "J14" | IOSTANDARD="LVTTL"; # JP3_42
#NET "bank1<16>"    LOC = "J11" | IOSTANDARD="LVTTL"; # JP3_43
#NET "bank1<17>"    LOC = "J13" | IOSTANDARD="LVTTL"; # JP3_44
#NET "bank1<18>"    LOC = "H12" | IOSTANDARD="LVTTL"; # JP3_45
#NET "bank1<19>"    LOC = "K16" | IOSTANDARD="LVTTL"; # JP3_46
#NET "bank1<20>"    LOC = "H14" | IOSTANDARD="LVTTL"; # JP3_47
#NET "bank1<21>"    LOC = "J16" | IOSTANDARD="LVTTL"; # JP3_48
#NET "bank1<22>"    LOC = "H11" | IOSTANDARD="LVTTL"; # JP3_49
#NET "bank1<23>"    LOC = "H16" | IOSTANDARD="LVTTL"; # JP3_50
#NET "bank1<24>"    LOC = "H13" | IOSTANDARD="LVTTL"; # JP3_51
#NET "bank1<25>"    LOC = "H15" | IOSTANDARD="LVTTL"; # JP3_52
#NET "bank1<26>"    LOC = "G12" | IOSTANDARD="LVTTL"; # JP3_53
#NET "bank1<27>"    LOC = "E16" | IOSTANDARD="LVTTL"; # JP3_54
#NET "bank1<28>"    LOC = "E13" | IOSTANDARD="LVTTL"; # JP3_55
#NET "bank1<29>"    LOC = "D16" | IOSTANDARD="LVTTL"; # JP3_56
#NET "bank1<30>"    LOC = "E14" | IOSTANDARD="LVTTL"; # JP3_57
#NET "bank1<31>"    LOC = "B16" | IOSTANDARD="LVTTL"; # JP3_58

#-------------------------------
# Bank 2 GP Connections
#-------------------------------
#NET "bank2<0>"     LOC = "T12" | IOSTANDARD="LVTTL"; # JP3_21
#NET "bank2<1>"     LOC = "N11" | IOSTANDARD="LVTTL"; # JP3_22
#NET "bank2<2>"     LOC = "T14" | IOSTANDARD="LVTTL"; # JP3_23
#NET "bank2<3>"     LOC = "M11" | IOSTANDARD="LVTTL"; # JP3_24
#NET "bank2<4>"     LOC = "T7"  | IOSTANDARD="LVTTL"; # JP4_11
#NET "bank2<5>"     LOC = "N7"  | IOSTANDARD="LVTTL"; # JP4_10
#NET "bank2<6>"     LOC = "T2"  | IOSTANDARD="LVTTL"; # JP4_9
#NET "bank2<7>"     LOC = "P7"  | IOSTANDARD="LVTTL"; # JP4_8
#NET "bank2<8>"     LOC = "R3"  | IOSTANDARD="LVTTL"; # JP4_7
#NET "bank2<9>"     LOC = "R7"  | IOSTANDARD="LVTTL"; # JP4_6
#NET "bank2<10>"    LOC = "T3"  | IOSTANDARD="LVTTL"; # JP4_5

#-------------------------------
# Bank 3 GP Connections
#-------------------------------
#NET "bank3<0>"     LOC = "E3" | IOSTANDARD="LVTTL"; # JP4_68
#NET "bank3<1>"     LOC = "B2" | IOSTANDARD="LVTTL"; # JP4_65
#NET "bank3<2>"     LOC = "E4" | IOSTANDARD="LVTTL"; # JP4_66
#NET "bank3<3>"     LOC = "B1" | IOSTANDARD="LVTTL"; # JP4_63
#NET "bank3<4>"     LOC = "F4" | IOSTANDARD="LVTTL"; # JP4_64
#NET "bank3<5>"     LOC = "C2" | IOSTANDARD="LVTTL"; # JP4_61
#NET "bank3<6>"     LOC = "F3" | IOSTANDARD="LVTTL"; # JP4_62
#NET "bank3<7>"     LOC = "C1" | IOSTANDARD="LVTTL"; # JP4_57
#NET "bank3<8>"     LOC = "F5" | IOSTANDARD="LVTTL"; # JP4_58
#NET "bank3<9>"     LOC = "D2" | IOSTANDARD="LVTTL"; # JP4_55
#NET "bank3<10>"    LOC = "G4" | IOSTANDARD="LVTTL"; # JP4_56
#NET "bank3<11>"    LOC = "D1" | IOSTANDARD="LVTTL"; # JP4_53
#NET "bank3<12>"    LOC = "G3" | IOSTANDARD="LVTTL"; # JP4_54
#NET "bank3<13>"    LOC = "E1" | IOSTANDARD="LVTTL"; # JP4_51
#NET "bank3<14>"    LOC = "G5" | IOSTANDARD="LVTTL"; # JP4_52
#NET "bank3<15>"    LOC = "F2" | IOSTANDARD="LVTTL"; # JP4_49
#NET "bank3<16>"    LOC = "H3" | IOSTANDARD="LVTTL"; # JP4_50
#NET "bank3<17>"    LOC = "G2" | IOSTANDARD="LVTTL"; # JP4_47
#NET "bank3<18>"    LOC = "H5" | IOSTANDARD="LVTTL"; # JP4_48
#NET "bank3<19>"    LOC = "G1" | IOSTANDARD="LVTTL"; # JP4_45
#NET "bank3<20>"    LOC = "H4" | IOSTANDARD="LVTTL"; # JP4_46
#NET "bank3<21>"    LOC = "H6" | IOSTANDARD="LVTTL"; # JP4_44
#NET "bank3<22>"    LOC = "H1" | IOSTANDARD="LVTTL"; # JP4_43
#NET "bank3<23>"    LOC = "J4" | IOSTANDARD="LVTTL"; # JP4_38
#NET "bank3<24>"    LOC = "J1" | IOSTANDARD="LVTTL"; # JP4_37
#NET "bank3<25>"    LOC = "J6" | IOSTANDARD="LVTTL"; # JP4_36
#NET "bank3<26>"    LOC = "J2" | IOSTANDARD="LVTTL"; # JP4_35
#NET "bank3<27>"    LOC = "J3" | IOSTANDARD="LVTTL"; # JP4_34
#NET "bank3<28>"    LOC = "K1" | IOSTANDARD="LVTTL"; # JP4_33
#NET "bank3<29>"    LOC = "J5" | IOSTANDARD="LVTTL"; # JP4_32
#NET "bank3<30>"    LOC = "K2" | IOSTANDARD="LVTTL"; # JP4_31
#NET "bank3<31>"    LOC = "K3" | IOSTANDARD="LVTTL"; # JP4_30
#NET "bank3<32>"    LOC = "L2" | IOSTANDARD="LVTTL"; # JP4_29
#NET "bank3<33>"    LOC = "K4" | IOSTANDARD="LVTTL"; # JP4_28
#NET "bank3<34>"    LOC = "M1" | IOSTANDARD="LVTTL"; # JP4_27
#NET "bank3<35>"    LOC = "K5" | IOSTANDARD="LVTTL"; # JP4_26
#NET "bank3<36>"    LOC = "N1" | IOSTANDARD="LVTTL"; # JP4_25
#NET "bank3<37>"    LOC = "L3" | IOSTANDARD="LVTTL"; # JP4_24
#NET "bank3<38>"    LOC = "N2" | IOSTANDARD="LVTTL"; # JP4_23
#NET "bank3<39>"    LOC = "L5" | IOSTANDARD="LVTTL"; # JP4_22
#NET "bank3<40>"    LOC = "P1" | IOSTANDARD="LVTTL"; # JP4_21
#NET "bank3<41>"    LOC = "L4" | IOSTANDARD="LVTTL"; # JP4_18
#NET "bank3<42>"    LOC = "P2" | IOSTANDARD="LVTTL"; # JP4_17
#NET "bank3<43>"    LOC = "M3" | IOSTANDARD="LVTTL"; # JP4_16
#NET "bank3<44>"    LOC = "R1" | IOSTANDARD="LVTTL"; # JP4_15
#NET "bank3<45>"    LOC = "M4" | IOSTANDARD="LVTTL"; # JP4_14
#NET "bank3<46>"    LOC = "R2" | IOSTANDARD="LVTTL"; # JP4_13
#NET "bank3<47>"    LOC = "N3" | IOSTANDARD="LVTTL"; # JP4_12