Loading plugins phase: Elapsed time ==> 0s.360ms
Initializing data phase: Elapsed time ==> 2s.170ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\tatsuya\Desktop\auto_machine\auto_motor_r\roboconn_MT_arm.cydsn\roboconn_MT_arm.cyprj -d CY8C3245AXI-158 -s C:\Users\tatsuya\Desktop\auto_machine\auto_motor_r\roboconn_MT_arm.cydsn\Generated_Source\PSoC3 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: pft.M0028: warning: Clock Warning: (UART_1_IntClock's accuracy range '307.692 kHz ? 2.000%, (301.538 kHz - 313.846 kHz)' is not within the specified tolerance range '307.200 kHz ? 2.000%, (301.056 kHz - 313.344 kHz)'.).
 * C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\UART_v2_30\UART_v2_30.cysch (Instance: IntClock)
 * C:\Users\tatsuya\Desktop\auto_machine\auto_motor_r\roboconn_MT_arm.cydsn\roboconn_MT_arm.cydwr (UART_1_IntClock)

ADD: sdb.M0061: information: Info from component: LIN_1. The LIN_v1_30 component (LIN_1) is a Prototype component. It has not been tested to production quality and care should be taken if used in a shipping product.
 * C:\Users\tatsuya\Desktop\auto_machine\auto_motor_r\roboconn_MT_arm.cydsn\TopDesign\TopDesign.cysch (Instance: LIN_1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 5s.910ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.350ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  roboconn_MT_arm.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\tatsuya\Desktop\auto_machine\auto_motor_r\roboconn_MT_arm.cydsn\roboconn_MT_arm.cyprj -dcpsoc3 roboconn_MT_arm.v -verilog
======================================================================

======================================================================
Compiling:  roboconn_MT_arm.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\tatsuya\Desktop\auto_machine\auto_motor_r\roboconn_MT_arm.cydsn\roboconn_MT_arm.cyprj -dcpsoc3 roboconn_MT_arm.v -verilog
======================================================================

======================================================================
Compiling:  roboconn_MT_arm.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\tatsuya\Desktop\auto_machine\auto_motor_r\roboconn_MT_arm.cydsn\roboconn_MT_arm.cyprj -dcpsoc3 -verilog roboconn_MT_arm.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Jan 14 01:03:24 2014


======================================================================
Compiling:  roboconn_MT_arm.v
Program  :   vpp
Options  :    -yv2 -q10 roboconn_MT_arm.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Jan 14 01:03:24 2014

Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bLIN_v1_30\bLIN_v1_30.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v2_30\bQuadDec_v2_30.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'roboconn_MT_arm.ctl'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 955, col 28):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 985, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  roboconn_MT_arm.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\tatsuya\Desktop\auto_machine\auto_motor_r\roboconn_MT_arm.cydsn\roboconn_MT_arm.cyprj -dcpsoc3 -verilog roboconn_MT_arm.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Jan 14 01:03:25 2014

Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\tatsuya\Desktop\auto_machine\auto_motor_r\roboconn_MT_arm.cydsn\codegentemp\roboconn_MT_arm.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\tatsuya\Desktop\auto_machine\auto_motor_r\roboconn_MT_arm.cydsn\codegentemp\roboconn_MT_arm.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bLIN_v1_30\bLIN_v1_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v2_30\bQuadDec_v2_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  roboconn_MT_arm.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\tatsuya\Desktop\auto_machine\auto_motor_r\roboconn_MT_arm.cydsn\roboconn_MT_arm.cyprj -dcpsoc3 -verilog roboconn_MT_arm.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Jan 14 01:03:29 2014

Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\tatsuya\Desktop\auto_machine\auto_motor_r\roboconn_MT_arm.cydsn\codegentemp\roboconn_MT_arm.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\tatsuya\Desktop\auto_machine\auto_motor_r\roboconn_MT_arm.cydsn\codegentemp\roboconn_MT_arm.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bLIN_v1_30\bLIN_v1_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v2_30\bQuadDec_v2_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:Net_101\
	\PWM_1:Net_96\
	\PWM_1:PWMUDB:MODULE_1:b_31\
	\PWM_1:PWMUDB:MODULE_1:b_30\
	\PWM_1:PWMUDB:MODULE_1:b_29\
	\PWM_1:PWMUDB:MODULE_1:b_28\
	\PWM_1:PWMUDB:MODULE_1:b_27\
	\PWM_1:PWMUDB:MODULE_1:b_26\
	\PWM_1:PWMUDB:MODULE_1:b_25\
	\PWM_1:PWMUDB:MODULE_1:b_24\
	\PWM_1:PWMUDB:MODULE_1:b_23\
	\PWM_1:PWMUDB:MODULE_1:b_22\
	\PWM_1:PWMUDB:MODULE_1:b_21\
	\PWM_1:PWMUDB:MODULE_1:b_20\
	\PWM_1:PWMUDB:MODULE_1:b_19\
	\PWM_1:PWMUDB:MODULE_1:b_18\
	\PWM_1:PWMUDB:MODULE_1:b_17\
	\PWM_1:PWMUDB:MODULE_1:b_16\
	\PWM_1:PWMUDB:MODULE_1:b_15\
	\PWM_1:PWMUDB:MODULE_1:b_14\
	\PWM_1:PWMUDB:MODULE_1:b_13\
	\PWM_1:PWMUDB:MODULE_1:b_12\
	\PWM_1:PWMUDB:MODULE_1:b_11\
	\PWM_1:PWMUDB:MODULE_1:b_10\
	\PWM_1:PWMUDB:MODULE_1:b_9\
	\PWM_1:PWMUDB:MODULE_1:b_8\
	\PWM_1:PWMUDB:MODULE_1:b_7\
	\PWM_1:PWMUDB:MODULE_1:b_6\
	\PWM_1:PWMUDB:MODULE_1:b_5\
	\PWM_1:PWMUDB:MODULE_1:b_4\
	\PWM_1:PWMUDB:MODULE_1:b_3\
	\PWM_1:PWMUDB:MODULE_1:b_2\
	\PWM_1:PWMUDB:MODULE_1:b_1\
	\PWM_1:PWMUDB:MODULE_1:b_0\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_138
	Net_132
	Net_131
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\
	\PWM_2:PWMUDB:km_run\
	\PWM_2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_2:PWMUDB:capt_rising\
	\PWM_2:PWMUDB:capt_falling\
	\PWM_2:PWMUDB:trig_rise\
	\PWM_2:PWMUDB:trig_fall\
	\PWM_2:PWMUDB:sc_kill\
	\PWM_2:PWMUDB:min_kill\
	\PWM_2:PWMUDB:km_tc\
	\PWM_2:PWMUDB:db_tc\
	\PWM_2:PWMUDB:dith_sel\
	\PWM_2:Net_101\
	\PWM_2:Net_96\
	\PWM_2:PWMUDB:MODULE_2:b_31\
	\PWM_2:PWMUDB:MODULE_2:b_30\
	\PWM_2:PWMUDB:MODULE_2:b_29\
	\PWM_2:PWMUDB:MODULE_2:b_28\
	\PWM_2:PWMUDB:MODULE_2:b_27\
	\PWM_2:PWMUDB:MODULE_2:b_26\
	\PWM_2:PWMUDB:MODULE_2:b_25\
	\PWM_2:PWMUDB:MODULE_2:b_24\
	\PWM_2:PWMUDB:MODULE_2:b_23\
	\PWM_2:PWMUDB:MODULE_2:b_22\
	\PWM_2:PWMUDB:MODULE_2:b_21\
	\PWM_2:PWMUDB:MODULE_2:b_20\
	\PWM_2:PWMUDB:MODULE_2:b_19\
	\PWM_2:PWMUDB:MODULE_2:b_18\
	\PWM_2:PWMUDB:MODULE_2:b_17\
	\PWM_2:PWMUDB:MODULE_2:b_16\
	\PWM_2:PWMUDB:MODULE_2:b_15\
	\PWM_2:PWMUDB:MODULE_2:b_14\
	\PWM_2:PWMUDB:MODULE_2:b_13\
	\PWM_2:PWMUDB:MODULE_2:b_12\
	\PWM_2:PWMUDB:MODULE_2:b_11\
	\PWM_2:PWMUDB:MODULE_2:b_10\
	\PWM_2:PWMUDB:MODULE_2:b_9\
	\PWM_2:PWMUDB:MODULE_2:b_8\
	\PWM_2:PWMUDB:MODULE_2:b_7\
	\PWM_2:PWMUDB:MODULE_2:b_6\
	\PWM_2:PWMUDB:MODULE_2:b_5\
	\PWM_2:PWMUDB:MODULE_2:b_4\
	\PWM_2:PWMUDB:MODULE_2:b_3\
	\PWM_2:PWMUDB:MODULE_2:b_2\
	\PWM_2:PWMUDB:MODULE_2:b_1\
	\PWM_2:PWMUDB:MODULE_2:b_0\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_148
	Net_142
	Net_141
	\PWM_2:Net_113\
	\PWM_2:Net_107\
	\PWM_2:Net_114\
	\LIN_1:UART:BUART:reset_sr\
	\LIN_1:Net_680\
	\LIN_1:UART:BUART:counter_load_not\
	\LIN_1:UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\LIN_1:UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\LIN_1:UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\LIN_1:UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	\LIN_1:Net_678\
	\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:xeq\
	\LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:xlt\
	\LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:xlte\
	\LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:xgt\
	\LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:xgte\
	\LIN_1:UART:BUART:sRX:MODULE_7:lt\
	\LIN_1:UART:BUART:sRX:MODULE_7:eq\
	\LIN_1:UART:BUART:sRX:MODULE_7:gt\
	\LIN_1:UART:BUART:sRX:MODULE_7:gte\
	\LIN_1:UART:BUART:sRX:MODULE_7:lte\
	Net_183
	\LIN_1:Net_698\
	\UART_1:BUART:HalfDuplexSend\
	\UART_1:BUART:FinalAddrMode_2\
	\UART_1:BUART:FinalAddrMode_1\
	\UART_1:BUART:FinalAddrMode_0\
	\UART_1:BUART:reset_sr\
	Net_191
	\QuadDec_1:Net_1123\
	\QuadDec_1:Cnt8:Net_82\
	\QuadDec_1:Cnt8:Net_95\
	\QuadDec_1:Cnt8:Net_91\
	\QuadDec_1:Cnt8:Net_102\
	\QuadDec_1:Cnt8:CounterUDB:ctrl_cmod_2\
	\QuadDec_1:Cnt8:CounterUDB:ctrl_cmod_1\
	\QuadDec_1:Cnt8:CounterUDB:ctrl_cmod_0\
	\QuadDec_1:Net_1121\
	\QuadDec_1:Net_1229\
	\ADC_DelSig_1:Net_268\
	\ADC_DelSig_1:Net_270\

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 313 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to one
Aliasing Net_53 to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to one
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_2\ to \PWM_1:PWMUDB:status_2\
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_2:PWMUDB:hwCapture\ to zero
Aliasing \PWM_2:PWMUDB:trig_out\ to one
Aliasing Net_64 to zero
Aliasing \PWM_2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:min_kill_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:final_kill\ to one
Aliasing \PWM_2:PWMUDB:dith_count_1\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_2:PWMUDB:dith_count_0\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_2:PWMUDB:status_6\ to zero
Aliasing \PWM_2:PWMUDB:status_4\ to zero
Aliasing \PWM_2:PWMUDB:cmp1_status_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:cmp2_status_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:final_kill_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:cs_addr_2\ to \PWM_2:PWMUDB:status_2\
Aliasing \PWM_2:PWMUDB:cs_addr_0\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_1_net_0 to one
Aliasing tmpOE__Pin_2_net_0 to one
Aliasing tmpOE__Pin_3_net_0 to one
Aliasing tmpOE__Pin_4_net_0 to one
Aliasing tmpOE__Position_1_net_0 to one
Aliasing tmpOE__Pin_6_net_0 to one
Aliasing tmpOE__limit_left_net_0 to one
Aliasing tmpOE__limit_right_net_0 to one
Aliasing tmpOE__L_TXD_1_net_0 to one
Aliasing tmpOE__L_RXD_1_net_0 to one
Aliasing \LIN_1:Net_572\ to zero
Aliasing \LIN_1:UART:BUART:tx_hd_send_break\ to zero
Aliasing \LIN_1:UART:BUART:HalfDuplexSend\ to zero
Aliasing \LIN_1:UART:BUART:FinalParityType_1\ to zero
Aliasing \LIN_1:UART:BUART:FinalParityType_0\ to zero
Aliasing \LIN_1:UART:BUART:FinalAddrMode_2\ to zero
Aliasing \LIN_1:UART:BUART:FinalAddrMode_1\ to zero
Aliasing \LIN_1:UART:BUART:FinalAddrMode_0\ to zero
Aliasing \LIN_1:UART:BUART:tx_ctrl_mark\ to zero
Aliasing \LIN_1:UART:BUART:tx_count7_enable\ to one
Aliasing \LIN_1:UART:BUART:tx_status_6\ to zero
Aliasing \LIN_1:UART:BUART:tx_status_5\ to zero
Aliasing \LIN_1:UART:BUART:tx_status_4\ to zero
Aliasing \LIN_1:UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \LIN_1:UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN4_1 to MODIN3_1
Aliasing MODIN4_0 to MODIN3_0
Aliasing \LIN_1:UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to zero
Aliasing \LIN_1:UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to one
Aliasing MODIN5_1 to MODIN3_1
Aliasing MODIN5_0 to MODIN3_0
Aliasing \LIN_1:UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to one
Aliasing \LIN_1:UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \LIN_1:UART:BUART:rx_status_1\ to zero
Aliasing \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:newb_2\ to one
Aliasing \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:newb_1\ to one
Aliasing \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \LIN_1:bLIN:status_6\ to zero
Aliasing \LIN_1:bLIN:status_5\ to zero
Aliasing \LIN_1:bLIN:status_4\ to zero
Aliasing Net_93 to zero
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing \QuadDec_1:Cnt8:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_1:Cnt8:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_1:Cnt8:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_1:Cnt8:CounterUDB:status_1\ to \QuadDec_1:Cnt8:CounterUDB:underflow\
Aliasing \QuadDec_1:bQuadDec:status_4\ to zero
Aliasing \QuadDec_1:bQuadDec:status_5\ to zero
Aliasing \QuadDec_1:bQuadDec:status_6\ to zero
Aliasing tmpOE__rori_A_net_0 to one
Aliasing tmpOE__rori_B_net_0 to one
Aliasing tmpOE__rori_i_net_0 to one
Aliasing \ADC_DelSig_1:Net_482\ to zero
Aliasing \ADC_DelSig_1:Net_252\ to zero
Aliasing \ADC_DelSig_1:soc\ to one
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_2:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_2:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_2:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \LIN_1:Net_679\\D\ to zero
Aliasing \LIN_1:UART:BUART:rx_break_status\\D\ to zero
Aliasing Net_187D to zero
Aliasing \QuadDec_1:Cnt8:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_1:Cnt8:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_1:Cnt8:CounterUDB:prevCompare\\D\
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[18] = \PWM_1:PWMUDB:control_7\[10]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[28] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[29] = \PWM_1:PWMUDB:control_7\[10]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[33] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[35] = zero[9]
Removing Lhs of wire Net_53[36] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[37] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[38] = \PWM_1:PWMUDB:runmode_enable\[34]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[42] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[43] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[44] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[45] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[48] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_1\[52] = \PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\[292]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_0\[54] = \PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\[293]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[55] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[56] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[57] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[58] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[61] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[63] = zero[9]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[64] = \PWM_1:PWMUDB:fifo_full\[84]
Removing Lhs of wire \PWM_1:PWMUDB:status_2\[65] = \PWM_1:PWMUDB:tc_i\[40]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[66] = \PWM_1:PWMUDB:cmp2_status_reg\[76]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[67] = \PWM_1:PWMUDB:cmp1_status_reg\[75]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[78] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[79] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[80] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[81] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[82] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[83] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[85] = \PWM_1:PWMUDB:tc_i\[40]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[86] = \PWM_1:PWMUDB:runmode_enable\[34]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[87] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[120] = \PWM_1:PWMUDB:cmp1_less\[91]
Removing Lhs of wire \PWM_1:PWMUDB:compare2\[121] = \PWM_1:PWMUDB:cmp2_less\[94]
Removing Rhs of wire Net_41[131] = \PWM_1:PWMUDB:pwm1_reg_i\[124]
Removing Rhs of wire Net_42[132] = \PWM_1:PWMUDB:pwm2_reg_i\[126]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[133] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_23\[174] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_22\[175] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_21\[176] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_20\[177] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_19\[178] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_18\[179] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_17\[180] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_16\[181] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_15\[182] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_14\[183] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_13\[184] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_12\[185] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_11\[186] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_10\[187] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_9\[188] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_8\[189] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_7\[190] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_6\[191] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_5\[192] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_4\[193] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_3\[194] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_2\[195] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_1\[196] = \PWM_1:PWMUDB:MODIN1_1\[197]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_1\[197] = \PWM_1:PWMUDB:dith_count_1\[51]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_0\[198] = \PWM_1:PWMUDB:MODIN1_0\[199]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_0\[199] = \PWM_1:PWMUDB:dith_count_0\[53]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[331] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[332] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:ctrl_enable\[355] = \PWM_2:PWMUDB:control_7\[347]
Removing Lhs of wire \PWM_2:PWMUDB:hwCapture\[365] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:hwEnable\[366] = \PWM_2:PWMUDB:control_7\[347]
Removing Lhs of wire \PWM_2:PWMUDB:trig_out\[370] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\R\[372] = zero[9]
Removing Lhs of wire Net_64[373] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\S\[374] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:final_enable\[375] = \PWM_2:PWMUDB:runmode_enable\[371]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\R\[379] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\S\[380] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\R\[381] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\S\[382] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill\[385] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_1\[389] = \PWM_2:PWMUDB:MODULE_2:g2:a0:s_1\[629]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_0\[391] = \PWM_2:PWMUDB:MODULE_2:g2:a0:s_0\[630]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\R\[392] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\S\[393] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\R\[394] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\S\[395] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:status_6\[398] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:status_4\[400] = zero[9]
Removing Rhs of wire \PWM_2:PWMUDB:status_3\[401] = \PWM_2:PWMUDB:fifo_full\[421]
Removing Lhs of wire \PWM_2:PWMUDB:status_2\[402] = \PWM_2:PWMUDB:tc_i\[377]
Removing Rhs of wire \PWM_2:PWMUDB:status_1\[403] = \PWM_2:PWMUDB:cmp2_status_reg\[413]
Removing Rhs of wire \PWM_2:PWMUDB:status_0\[404] = \PWM_2:PWMUDB:cmp1_status_reg\[412]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\R\[415] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\S\[416] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\R\[417] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\S\[418] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\R\[419] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\S\[420] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_2\[422] = \PWM_2:PWMUDB:tc_i\[377]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_1\[423] = \PWM_2:PWMUDB:runmode_enable\[371]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_0\[424] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:compare1\[457] = \PWM_2:PWMUDB:cmp1_less\[428]
Removing Lhs of wire \PWM_2:PWMUDB:compare2\[458] = \PWM_2:PWMUDB:cmp2_less\[431]
Removing Rhs of wire Net_43[468] = \PWM_2:PWMUDB:pwm1_reg_i\[461]
Removing Rhs of wire Net_44[469] = \PWM_2:PWMUDB:pwm2_reg_i\[463]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_temp\[470] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_23\[511] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_22\[512] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_21\[513] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_20\[514] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_19\[515] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_18\[516] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_17\[517] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_16\[518] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_15\[519] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_14\[520] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_13\[521] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_12\[522] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_11\[523] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_10\[524] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_9\[525] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_8\[526] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_7\[527] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_6\[528] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_5\[529] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_4\[530] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_3\[531] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_2\[532] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_1\[533] = \PWM_2:PWMUDB:MODIN2_1\[534]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN2_1\[534] = \PWM_2:PWMUDB:dith_count_1\[388]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_0\[535] = \PWM_2:PWMUDB:MODIN2_0\[536]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN2_0\[536] = \PWM_2:PWMUDB:dith_count_0\[390]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[668] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[669] = one[4]
Removing Lhs of wire tmpOE__Pin_1_net_0[679] = one[4]
Removing Lhs of wire tmpOE__Pin_2_net_0[685] = one[4]
Removing Lhs of wire tmpOE__Pin_3_net_0[691] = one[4]
Removing Lhs of wire tmpOE__Pin_4_net_0[697] = one[4]
Removing Lhs of wire tmpOE__Position_1_net_0[703] = one[4]
Removing Lhs of wire tmpOE__Pin_6_net_0[710] = one[4]
Removing Lhs of wire tmpOE__limit_left_net_0[716] = one[4]
Removing Lhs of wire tmpOE__limit_right_net_0[722] = one[4]
Removing Lhs of wire tmpOE__L_TXD_1_net_0[728] = one[4]
Removing Lhs of wire tmpOE__L_RXD_1_net_0[735] = one[4]
Removing Rhs of wire \LIN_1:Net_562\[741] = \LIN_1:UART:BUART:rx_interrupt_out\[763]
Removing Lhs of wire \LIN_1:UART:Net_61\[742] = \LIN_1:Net_622\[743]
Removing Rhs of wire \LIN_1:Net_622\[743] = \LIN_1:bLIN:div_clk\[1036]
Removing Lhs of wire \LIN_1:Net_572\[747] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:tx_hd_send_break\[748] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:HalfDuplexSend\[749] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:FinalParityType_1\[750] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:FinalParityType_0\[751] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:FinalAddrMode_2\[752] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:FinalAddrMode_1\[753] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:FinalAddrMode_0\[754] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:tx_ctrl_mark\[755] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:reset_reg_dp\[756] = \LIN_1:UART:BUART:reset_reg\[746]
Removing Lhs of wire \LIN_1:UART:BUART:tx_count7_enable\[805] = one[4]
Removing Lhs of wire \LIN_1:UART:BUART:tx_status_6\[814] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:tx_status_5\[815] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:tx_status_4\[816] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:tx_status_1\[818] = \LIN_1:UART:BUART:tx_fifo_empty\[781]
Removing Lhs of wire \LIN_1:UART:BUART:tx_status_3\[820] = \LIN_1:UART:BUART:tx_fifo_notfull\[780]
Removing Lhs of wire \LIN_1:UART:BUART:rx_count7_bit8_wire\[879] = zero[9]
Removing Rhs of wire add_vv_vv_MODGEN_3_1[887] = \LIN_1:UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[898]
Removing Rhs of wire add_vv_vv_MODGEN_3_0[889] = \LIN_1:UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[899]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[890] = \LIN_1:UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[915]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[891] = \LIN_1:UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[929]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[892] = MODIN3_1[893]
Removing Rhs of wire MODIN3_1[893] = \LIN_1:UART:BUART:pollcount_1\[885]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[894] = MODIN3_0[895]
Removing Rhs of wire MODIN3_0[895] = \LIN_1:UART:BUART:pollcount_0\[888]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[901] = one[4]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[902] = one[4]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[903] = MODIN3_1[893]
Removing Lhs of wire MODIN4_1[904] = MODIN3_1[893]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[905] = MODIN3_0[895]
Removing Lhs of wire MODIN4_0[906] = MODIN3_0[895]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[907] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[908] = one[4]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[909] = MODIN3_1[893]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[910] = MODIN3_0[895]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[911] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[912] = one[4]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[917] = MODIN3_1[893]
Removing Lhs of wire MODIN5_1[918] = MODIN3_1[893]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[919] = MODIN3_0[895]
Removing Lhs of wire MODIN5_0[920] = MODIN3_0[895]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[921] = one[4]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[922] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[923] = MODIN3_1[893]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[924] = MODIN3_0[895]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[925] = one[4]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[926] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:rx_status_1\[933] = zero[9]
Removing Rhs of wire \LIN_1:UART:BUART:rx_status_2\[934] = \LIN_1:UART:BUART:rx_parity_error_status\[935]
Removing Rhs of wire \LIN_1:UART:BUART:rx_status_3\[936] = \LIN_1:UART:BUART:rx_stop_bit_error\[937]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[947] = \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:lta_0\[996]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[951] = \LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:xneq\[1018]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:newa_6\[952] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:newa_5\[953] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:newa_4\[954] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:newa_3\[955] = MODIN6_6[956]
Removing Rhs of wire MODIN6_6[956] = \LIN_1:UART:BUART:rx_count_6\[874]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:newa_2\[957] = MODIN6_5[958]
Removing Rhs of wire MODIN6_5[958] = \LIN_1:UART:BUART:rx_count_5\[875]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:newa_1\[959] = MODIN6_4[960]
Removing Rhs of wire MODIN6_4[960] = \LIN_1:UART:BUART:rx_count_4\[876]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:newa_0\[961] = MODIN6_3[962]
Removing Rhs of wire MODIN6_3[962] = \LIN_1:UART:BUART:rx_count_3\[877]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:newb_6\[963] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:newb_5\[964] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:newb_4\[965] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:newb_3\[966] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:newb_2\[967] = one[4]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:newb_1\[968] = one[4]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:newb_0\[969] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:dataa_6\[970] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:dataa_5\[971] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:dataa_4\[972] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:dataa_3\[973] = MODIN6_6[956]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:dataa_2\[974] = MODIN6_5[958]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:dataa_1\[975] = MODIN6_4[960]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:dataa_0\[976] = MODIN6_3[962]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:datab_6\[977] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:datab_5\[978] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:datab_4\[979] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:datab_3\[980] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:datab_2\[981] = one[4]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:datab_1\[982] = one[4]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:datab_0\[983] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:newa_0\[998] = \LIN_1:UART:BUART:rx_postpoll\[833]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:newb_0\[999] = \LIN_1:UART:BUART:rx_parity_bit\[950]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:dataa_0\[1000] = \LIN_1:UART:BUART:rx_postpoll\[833]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:datab_0\[1001] = \LIN_1:UART:BUART:rx_parity_bit\[950]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[1002] = \LIN_1:UART:BUART:rx_postpoll\[833]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[1003] = \LIN_1:UART:BUART:rx_parity_bit\[950]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[1005] = one[4]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[1006] = \LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1004]
Removing Lhs of wire \LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[1007] = \LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1004]
Removing Rhs of wire \LIN_1:bLIN:ctrl_blin_start\[1038] = \LIN_1:bLIN:control_0\[1131]
Removing Rhs of wire \LIN_1:bLIN:ctrl_rxd_dis\[1044] = \LIN_1:bLIN:control_2\[1129]
Removing Rhs of wire \LIN_1:bLIN:ctrl_txd_dis\[1045] = \LIN_1:bLIN:control_1\[1130]
Removing Lhs of wire \LIN_1:bLIN:inact_detect_sts\[1122] = \LIN_1:bLIN:inact_state_2\[1086]
Removing Lhs of wire \LIN_1:bLIN:status_6\[1133] = zero[9]
Removing Lhs of wire \LIN_1:bLIN:status_5\[1134] = zero[9]
Removing Lhs of wire \LIN_1:bLIN:status_4\[1135] = zero[9]
Removing Lhs of wire \LIN_1:bLIN:status_3\[1136] = \LIN_1:bLIN:f1_not_empty\[1067]
Removing Lhs of wire \LIN_1:bLIN:status_2\[1137] = \LIN_1:bLIN:inact_state_2\[1086]
Removing Lhs of wire \LIN_1:bLIN:status_1\[1138] = \LIN_1:bLIN:edge_detect\[1054]
Removing Lhs of wire \LIN_1:bLIN:status_0\[1139] = \LIN_1:bLIN:break_pulse\[1039]
Removing Lhs of wire Net_93[1142] = zero[9]
Removing Rhs of wire Net_190[1144] = \UART_1:BUART:tx_interrupt_out\[1164]
Removing Lhs of wire \UART_1:Net_61\[1147] = \UART_1:Net_9\[1146]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[1151] = zero[9]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[1153] = zero[9]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[1154] = zero[9]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[1158] = zero[9]
Removing Lhs of wire \UART_1:BUART:reset_reg_dp\[1159] = \UART_1:BUART:reset_reg\[1150]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[1218] = zero[9]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[1219] = zero[9]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[1220] = zero[9]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[1222] = \UART_1:BUART:tx_fifo_empty\[1183]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[1224] = \UART_1:BUART:tx_fifo_notfull\[1182]
Removing Lhs of wire tmpOE__Tx_1_net_0[1231] = one[4]
Removing Rhs of wire \QuadDec_1:Net_283\[1238] = \QuadDec_1:Cnt8:Net_49\[1239]
Removing Rhs of wire \QuadDec_1:Net_283\[1238] = \QuadDec_1:Cnt8:CounterUDB:tc_reg_i\[1295]
Removing Lhs of wire \QuadDec_1:Cnt8:Net_89\[1241] = \QuadDec_1:Net_1251\[1242]
Removing Lhs of wire \QuadDec_1:Cnt8:CounterUDB:ctrl_capmode_1\[1252] = zero[9]
Removing Lhs of wire \QuadDec_1:Cnt8:CounterUDB:ctrl_capmode_0\[1253] = zero[9]
Removing Lhs of wire \QuadDec_1:Cnt8:CounterUDB:ctrl_enable\[1265] = \QuadDec_1:Cnt8:CounterUDB:control_7\[1257]
Removing Lhs of wire \QuadDec_1:Cnt8:CounterUDB:capt_rising\[1267] = zero[9]
Removing Lhs of wire \QuadDec_1:Cnt8:CounterUDB:capt_falling\[1268] = \QuadDec_1:Cnt8:CounterUDB:prevCapture\[1266]
Removing Rhs of wire \QuadDec_1:Net_1260\[1272] = \QuadDec_1:bQuadDec:state_2\[1369]
Removing Rhs of wire \QuadDec_1:Cnt8:CounterUDB:overflow\[1273] = \QuadDec_1:Cnt8:CounterUDB:per_FF\[1291]
Removing Rhs of wire \QuadDec_1:Cnt8:CounterUDB:underflow\[1274] = \QuadDec_1:Cnt8:CounterUDB:per_zero\[1280]
Removing Lhs of wire \QuadDec_1:Cnt8:CounterUDB:final_enable\[1275] = \QuadDec_1:Cnt8:CounterUDB:control_7\[1257]
Removing Lhs of wire \QuadDec_1:Cnt8:CounterUDB:counter_enable\[1276] = \QuadDec_1:Cnt8:CounterUDB:control_7\[1257]
Removing Rhs of wire \QuadDec_1:Cnt8:CounterUDB:status_0\[1277] = \QuadDec_1:Cnt8:CounterUDB:cmp_out_status\[1278]
Removing Lhs of wire \QuadDec_1:Cnt8:CounterUDB:status_1\[1279] = \QuadDec_1:Cnt8:CounterUDB:underflow\[1274]
Removing Rhs of wire \QuadDec_1:Cnt8:CounterUDB:status_2\[1281] = \QuadDec_1:Cnt8:CounterUDB:overflow_status\[1282]
Removing Rhs of wire \QuadDec_1:Cnt8:CounterUDB:status_3\[1283] = \QuadDec_1:Cnt8:CounterUDB:underflow_status\[1284]
Removing Lhs of wire \QuadDec_1:Cnt8:CounterUDB:status_4\[1285] = \QuadDec_1:Cnt8:CounterUDB:hwCapture\[1270]
Removing Rhs of wire \QuadDec_1:Cnt8:CounterUDB:status_5\[1286] = \QuadDec_1:Cnt8:CounterUDB:fifo_full\[1287]
Removing Rhs of wire \QuadDec_1:Cnt8:CounterUDB:status_6\[1288] = \QuadDec_1:Cnt8:CounterUDB:fifo_nempty\[1289]
Removing Rhs of wire \QuadDec_1:Cnt8:CounterUDB:cmp_out_i\[1296] = \QuadDec_1:Cnt8:CounterUDB:cmp_equal\[1297]
Removing Lhs of wire \QuadDec_1:Cnt8:CounterUDB:dp_dir\[1304] = \QuadDec_1:Net_1251\[1242]
Removing Lhs of wire \QuadDec_1:Cnt8:CounterUDB:cs_addr_2\[1305] = \QuadDec_1:Net_1251\[1242]
Removing Lhs of wire \QuadDec_1:Cnt8:CounterUDB:cs_addr_1\[1306] = \QuadDec_1:Cnt8:CounterUDB:count_enable\[1303]
Removing Lhs of wire \QuadDec_1:Cnt8:CounterUDB:cs_addr_0\[1307] = \QuadDec_1:Cnt8:CounterUDB:reload\[1271]
Removing Lhs of wire \QuadDec_1:Net_1248\[1336] = \QuadDec_1:Net_283\[1238]
Removing Lhs of wire \QuadDec_1:Net_1232\[1360] = Net_198[1386]
Removing Rhs of wire \QuadDec_1:bQuadDec:error\[1370] = \QuadDec_1:bQuadDec:state_3\[1371]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_0\[1374] = \QuadDec_1:Net_530\[1375]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_1\[1376] = \QuadDec_1:Net_611\[1377]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_2\[1378] = \QuadDec_1:Net_1260\[1272]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_3\[1379] = \QuadDec_1:bQuadDec:error\[1370]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_4\[1380] = zero[9]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_5\[1381] = zero[9]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_6\[1382] = zero[9]
Removing Lhs of wire tmpOE__rori_A_net_0[1389] = one[4]
Removing Lhs of wire tmpOE__rori_B_net_0[1394] = one[4]
Removing Lhs of wire tmpOE__rori_i_net_0[1399] = one[4]
Removing Rhs of wire \ADC_DelSig_1:Net_488\[1416] = \ADC_DelSig_1:Net_250\[1451]
Removing Lhs of wire \ADC_DelSig_1:Net_481\[1418] = zero[9]
Removing Lhs of wire \ADC_DelSig_1:Net_482\[1419] = zero[9]
Removing Lhs of wire \ADC_DelSig_1:Net_252\[1453] = zero[9]
Removing Lhs of wire \ADC_DelSig_1:soc\[1455] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[1461] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[1462] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[1463] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[1466] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[1469] = \PWM_1:PWMUDB:cmp1\[70]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare2\\D\[1470] = \PWM_1:PWMUDB:cmp2\[73]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[1471] = \PWM_1:PWMUDB:cmp1_status\[71]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[1472] = \PWM_1:PWMUDB:cmp2_status\[74]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[1473] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_reg_i\\D\[1474] = \PWM_1:PWMUDB:pwm_i\[123]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_reg_i\\D\[1475] = \PWM_1:PWMUDB:pwm1_i\[125]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_reg_i\\D\[1476] = \PWM_1:PWMUDB:pwm2_i\[127]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\D\[1478] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:prevCapture\\D\[1479] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:trig_last\\D\[1480] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\D\[1483] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:prevCompare1\\D\[1486] = \PWM_2:PWMUDB:cmp1\[407]
Removing Lhs of wire \PWM_2:PWMUDB:prevCompare2\\D\[1487] = \PWM_2:PWMUDB:cmp2\[410]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\D\[1488] = \PWM_2:PWMUDB:cmp1_status\[408]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\D\[1489] = \PWM_2:PWMUDB:cmp2_status\[411]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\D\[1490] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_reg_i\\D\[1491] = \PWM_2:PWMUDB:pwm_i\[460]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_reg_i\\D\[1492] = \PWM_2:PWMUDB:pwm1_i\[462]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_reg_i\\D\[1493] = \PWM_2:PWMUDB:pwm2_i\[464]
Removing Lhs of wire \LIN_1:UART:BUART:reset_reg\\D\[1496] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:tx_bitclk\\D\[1501] = \LIN_1:UART:BUART:tx_bitclk_enable_pre\[767]
Removing Lhs of wire \LIN_1:Net_679\\D\[1502] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:rx_bitclk\\D\[1511] = \LIN_1:UART:BUART:rx_bitclk_pre\[868]
Removing Lhs of wire \LIN_1:UART:BUART:rx_parity_error_pre\\D\[1521] = \LIN_1:UART:BUART:rx_parity_error_pre\[945]
Removing Lhs of wire \LIN_1:UART:BUART:rx_break_status\\D\[1522] = zero[9]
Removing Lhs of wire \LIN_1:bLIN:rxd_reg\\D\[1531] = Net_181[736]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1536] = zero[9]
Removing Lhs of wire \UART_1:BUART:tx_bitclk\\D\[1541] = \UART_1:BUART:tx_bitclk_enable_pre\[1169]
Removing Lhs of wire Net_187D[1542] = zero[9]
Removing Lhs of wire \QuadDec_1:Cnt8:CounterUDB:prevCapture\\D\[1547] = zero[9]
Removing Lhs of wire \QuadDec_1:Cnt8:CounterUDB:overflow_reg_i\\D\[1548] = \QuadDec_1:Cnt8:CounterUDB:overflow\[1273]
Removing Lhs of wire \QuadDec_1:Cnt8:CounterUDB:underflow_reg_i\\D\[1549] = \QuadDec_1:Cnt8:CounterUDB:underflow\[1274]
Removing Lhs of wire \QuadDec_1:Cnt8:CounterUDB:tc_reg_i\\D\[1550] = \QuadDec_1:Cnt8:CounterUDB:tc_i\[1294]
Removing Lhs of wire \QuadDec_1:Cnt8:CounterUDB:prevCompare\\D\[1551] = \QuadDec_1:Cnt8:CounterUDB:cmp_out_i\[1296]
Removing Lhs of wire \QuadDec_1:Cnt8:CounterUDB:cmp_out_reg_i\\D\[1552] = \QuadDec_1:Cnt8:CounterUDB:cmp_out_i\[1296]
Removing Lhs of wire \QuadDec_1:Cnt8:CounterUDB:count_stored_i\\D\[1553] = \QuadDec_1:Net_1203\[1302]

------------------------------------------------------
Aliased 0 equations, 349 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp2\' (cost = 0):
\PWM_1:PWMUDB:cmp2\ <= (\PWM_1:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:cmp1\' (cost = 0):
\PWM_2:PWMUDB:cmp1\ <= (\PWM_2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:cmp2\' (cost = 0):
\PWM_2:PWMUDB:cmp2\ <= (\PWM_2:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\LIN_1:Net_412\' (cost = 0):
\LIN_1:Net_412\ <= (not \LIN_1:UART:BUART:txn\);

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:rx_addressmatch\' (cost = 0):
\LIN_1:UART:BUART:rx_addressmatch\ <= (\LIN_1:UART:BUART:rx_addressmatch2\
	OR \LIN_1:UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:rx_bitclk_pre\' (cost = 1):
\LIN_1:UART:BUART:rx_bitclk_pre\ <= ((not \LIN_1:UART:BUART:rx_count_2\ and not \LIN_1:UART:BUART:rx_count_1\ and not \LIN_1:UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\LIN_1:UART:BUART:rx_bitclk_pre16x\ <= ((not \LIN_1:UART:BUART:rx_count_2\ and \LIN_1:UART:BUART:rx_count_1\ and \LIN_1:UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:rx_poll_bit1\' (cost = 1):
\LIN_1:UART:BUART:rx_poll_bit1\ <= ((not \LIN_1:UART:BUART:rx_count_2\ and not \LIN_1:UART:BUART:rx_count_1\ and \LIN_1:UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:rx_poll_bit2\' (cost = 1):
\LIN_1:UART:BUART:rx_poll_bit2\ <= ((not \LIN_1:UART:BUART:rx_count_2\ and not \LIN_1:UART:BUART:rx_count_1\ and not \LIN_1:UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:pollingrange\' (cost = 4):
\LIN_1:UART:BUART:pollingrange\ <= ((not \LIN_1:UART:BUART:rx_count_2\ and not \LIN_1:UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LIN_1:UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN3_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_3_0' (cost = 0):
add_vv_vv_MODGEN_3_0 <= (not MODIN3_0);

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\LIN_1:UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\LIN_1:UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (MODIN3_1);

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\LIN_1:UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not MODIN3_1);

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\LIN_1:UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (MODIN6_6);

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not MODIN6_6 and not MODIN6_5));

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (MODIN6_6);

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not MODIN6_6 and not MODIN6_4)
	OR (not MODIN6_6 and not MODIN6_5));

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (MODIN6_6);

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\LIN_1:UART:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not MODIN6_6 and not MODIN6_4)
	OR (not MODIN6_6 and not MODIN6_5));

Note:  Expanding virtual equation for '\LIN_1:bLIN:break_pulse\' (cost = 2):
\LIN_1:bLIN:break_pulse\ <= ((not \LIN_1:bLIN:state_2\ and not \LIN_1:bLIN:state_0\ and \LIN_1:bLIN:state_1\ and \LIN_1:bLIN:cmp_a0_d0\)
	OR (not \LIN_1:bLIN:state_2\ and not \LIN_1:bLIN:state_1\ and \LIN_1:bLIN:state_0\ and \LIN_1:bLIN:cmp_a0_d0\));

Note:  Expanding virtual equation for '\LIN_1:bLIN:ff_res\' (cost = 3):
\LIN_1:bLIN:ff_res\ <= ((not \LIN_1:bLIN:state_2\ and \LIN_1:bLIN:state_1\ and \LIN_1:bLIN:state_0\));

Note:  Expanding virtual equation for '\LIN_1:bLIN:set_rxd_en\' (cost = 1):
\LIN_1:bLIN:set_rxd_en\ <= ((\LIN_1:bLIN:ctrl_blin_start\ and \LIN_1:bLIN:f0_fifo_full\));

Note:  Expanding virtual equation for '\UART_1:BUART:counter_load\' (cost = 3):
\UART_1:BUART:counter_load\ <= ((not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_1:BUART:tx_counter_tc\' (cost = 0):
\UART_1:BUART:tx_counter_tc\ <= (not \UART_1:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\QuadDec_1:Cnt8:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_1:Cnt8:CounterUDB:capt_either_edge\ <= (\QuadDec_1:Cnt8:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:A_j\' (cost = 1):
\QuadDec_1:bQuadDec:A_j\ <= ((\QuadDec_1:bQuadDec:quad_A_delayed_0\ and \QuadDec_1:bQuadDec:quad_A_delayed_1\ and \QuadDec_1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:A_k\' (cost = 3):
\QuadDec_1:bQuadDec:A_k\ <= ((not \QuadDec_1:bQuadDec:quad_A_delayed_0\ and not \QuadDec_1:bQuadDec:quad_A_delayed_1\ and not \QuadDec_1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:B_j\' (cost = 1):
\QuadDec_1:bQuadDec:B_j\ <= ((\QuadDec_1:bQuadDec:quad_B_delayed_0\ and \QuadDec_1:bQuadDec:quad_B_delayed_1\ and \QuadDec_1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:B_k\' (cost = 3):
\QuadDec_1:bQuadDec:B_k\ <= ((not \QuadDec_1:bQuadDec:quad_B_delayed_0\ and not \QuadDec_1:bQuadDec:quad_B_delayed_1\ and not \QuadDec_1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:index_j\' (cost = 1):
\QuadDec_1:bQuadDec:index_j\ <= ((\QuadDec_1:bQuadDec:index_delayed_0\ and \QuadDec_1:bQuadDec:index_delayed_1\ and \QuadDec_1:bQuadDec:index_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:index_k\' (cost = 3):
\QuadDec_1:bQuadDec:index_k\ <= ((not \QuadDec_1:bQuadDec:index_delayed_0\ and not \QuadDec_1:bQuadDec:index_delayed_1\ and not \QuadDec_1:bQuadDec:index_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:Net_1151\' (cost = 0):
\QuadDec_1:Net_1151\ <= (not \QuadDec_1:Net_1251\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_2:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:dith_count_1\)
	OR (not \PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\LIN_1:UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not MODIN3_1 and not MODIN3_0));

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\LIN_1:UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not MODIN3_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_3_1' (cost = 2):
add_vv_vv_MODGEN_3_1 <= ((not MODIN3_0 and MODIN3_1)
	OR (not MODIN3_1 and MODIN3_0));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:rx_postpoll\' (cost = 72):
\LIN_1:UART:BUART:rx_postpoll\ <= (MODIN3_1
	OR (\LIN_1:Net_630\ and MODIN3_0));

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not \LIN_1:Net_630\ and not MODIN3_1 and not \LIN_1:UART:BUART:rx_parity_bit\)
	OR (not MODIN3_1 and not MODIN3_0 and not \LIN_1:UART:BUART:rx_parity_bit\)
	OR (MODIN3_1 and \LIN_1:UART:BUART:rx_parity_bit\)
	OR (\LIN_1:Net_630\ and MODIN3_0 and \LIN_1:UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not \LIN_1:Net_630\ and not MODIN3_1 and not \LIN_1:UART:BUART:rx_parity_bit\)
	OR (not MODIN3_1 and not MODIN3_0 and not \LIN_1:UART:BUART:rx_parity_bit\)
	OR (MODIN3_1 and \LIN_1:UART:BUART:rx_parity_bit\)
	OR (\LIN_1:Net_630\ and MODIN3_0 and \LIN_1:UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 97 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:pwm_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_2:PWMUDB:final_capture\ to zero
Aliasing \PWM_2:PWMUDB:pwm_i\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \LIN_1:UART:BUART:rx_status_0\ to zero
Aliasing \LIN_1:UART:BUART:rx_status_6\ to zero
Aliasing \QuadDec_1:Cnt8:CounterUDB:hwCapture\ to zero
Aliasing \LIN_1:UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \LIN_1:UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \LIN_1:UART:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[89] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i\[123] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[302] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[312] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[322] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:final_capture\[426] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_i\[460] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[639] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[649] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[659] = zero[9]
Removing Rhs of wire \LIN_1:UART:BUART:rx_bitclk_enable\[832] = \LIN_1:UART:BUART:rx_bitclk\[880]
Removing Lhs of wire \LIN_1:UART:BUART:rx_status_0\[931] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:rx_status_6\[940] = zero[9]
Removing Lhs of wire \QuadDec_1:Cnt8:CounterUDB:hwCapture\[1270] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[1464] = \PWM_1:PWMUDB:control_7\[10]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\D\[1481] = \PWM_2:PWMUDB:control_7\[347]
Removing Lhs of wire \LIN_1:UART:BUART:tx_ctrl_mark_last\\D\[1503] = \LIN_1:UART:BUART:tx_ctrl_mark_last\[823]
Removing Lhs of wire \LIN_1:UART:BUART:rx_markspace_status\\D\[1516] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:rx_parity_error_status\\D\[1517] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:rx_addr_match_status\\D\[1519] = zero[9]
Removing Lhs of wire \LIN_1:UART:BUART:rx_markspace_pre\\D\[1520] = \LIN_1:UART:BUART:rx_markspace_pre\[944]
Removing Lhs of wire \LIN_1:UART:BUART:rx_parity_bit\\D\[1525] = \LIN_1:UART:BUART:rx_parity_bit\[950]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1543] = \UART_1:BUART:tx_ctrl_mark_last\[1227]

------------------------------------------------------
Aliased 0 equations, 23 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\LIN_1:UART:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \LIN_1:UART:BUART:rx_parity_bit\ and \LIN_1:Net_630\ and MODIN3_0)
	OR (not MODIN3_1 and not MODIN3_0 and \LIN_1:UART:BUART:rx_parity_bit\)
	OR (not \LIN_1:Net_630\ and not MODIN3_1 and \LIN_1:UART:BUART:rx_parity_bit\)
	OR (not \LIN_1:UART:BUART:rx_parity_bit\ and MODIN3_1));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\tatsuya\Desktop\auto_machine\auto_motor_r\roboconn_MT_arm.cydsn\roboconn_MT_arm.cyprj -dcpsoc3 roboconn_MT_arm.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 7s.381ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.1539, Family: PSoC3, Started at: Tuesday, 14 January 2014 01:03:31
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\tatsuya\Desktop\auto_machine\auto_motor_r\roboconn_MT_arm.cydsn\roboconn_MT_arm.cyprj -d CY8C3245AXI-158 roboconn_MT_arm.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.080ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: Net_187 from registered to combinatorial
    Converted constant MacroCell: \LIN_1:Net_679\ from registered to combinatorial
    Converted constant MacroCell: \LIN_1:UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \LIN_1:UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \LIN_1:UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \LIN_1:UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \LIN_1:UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_1:Cnt8:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig_1:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'Clock_3'. Fanout=3, Signal=Net_199
    Analog  Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_theACLK'. Fanout=1, Signal=\ADC_DelSig_1:Net_488\
    Digital Clock 2: Automatic-assigning  clock 'LIN_1_IntClk'. Fanout=2, Signal=\LIN_1:Net_704\
    Digital Clock 3: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_39
    Digital Clock 5: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_16
    Digital Clock 6: Automatic-assigning  clock 'Clock_4'. Fanout=1, Signal=Net_227
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_187:macrocell'
    Removed unused cell/equation '\LIN_1:Net_679\:macrocell'
    Removed unused cell/equation '\LIN_1:UART:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\LIN_1:UART:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\LIN_1:UART:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:pwm_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:pwm_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\QuadDec_1:Cnt8:CounterUDB:cmp_out_reg_i\:macrocell'
    Removed unused cell/equation '\QuadDec_1:Cnt8:CounterUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:tc_reg_i\\D\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:tc_reg_i\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \LIN_1:UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: \LIN_1:Net_622\:macrocell.q was determined to be a routed clock that is synchronous to LIN_1_IntClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LIN_1_IntClk, EnableOut: \LIN_1:Net_622\:macrocell.q
    UDB Clk/Enable \LIN_1:bLIN:ClkEn\: with output requested to be synchronous
        ClockIn: LIN_1_IntClk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LIN_1_IntClk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_2:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_1:Cnt8:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_1:Cnt8:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_1:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_182D:macrocell'
    Removed unused cell/equation '\LIN_1:Net_630\\D\:macrocell'
    Removed unused cell/equation '\LIN_1:UART:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\LIN_1:UART:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\LIN_1:UART:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\LIN_1:UART:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\LIN_1:UART:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\LIN_1:UART:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\LIN_1:UART:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\LIN_1:UART:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\LIN_1:UART:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\LIN_1:UART:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\LIN_1:UART:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\LIN_1:UART:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\LIN_1:UART:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\LIN_1:UART:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\LIN_1:UART:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\LIN_1:UART:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\LIN_1:UART:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\LIN_1:UART:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\LIN_1:UART:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\LIN_1:UART:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\LIN_1:bLIN:break_flag\\D\:macrocell'
    Removed unused cell/equation '\LIN_1:bLIN:inact_detect\\D\:macrocell'
    Removed unused cell/equation '\LIN_1:bLIN:inact_state_0\\D\:macrocell'
    Removed unused cell/equation '\LIN_1:bLIN:inact_state_1\\D\:macrocell'
    Removed unused cell/equation '\LIN_1:bLIN:inact_state_2\\D\:macrocell'
    Removed unused cell/equation '\LIN_1:bLIN:inv_dff_out\:macrocell'
    Removed unused cell/equation '\LIN_1:bLIN:rxd_mux_ctrl\\D\:macrocell'
    Removed unused cell/equation '\LIN_1:bLIN:state_0\\D\:macrocell'
    Removed unused cell/equation '\LIN_1:bLIN:state_1\\D\:macrocell'
    Removed unused cell/equation '\LIN_1:bLIN:state_2\\D\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:cmp2_status\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:pwm1_i\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:pwm2_i\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:cmp2_status\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:pwm1_i\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:pwm2_i\:macrocell'
    Removed unused cell/equation '\QuadDec_1:Cnt8:CounterUDB:tc_i\:macrocell'
    Removed unused cell/equation '\QuadDec_1:Net_1203\\D\:macrocell'
    Removed unused cell/equation '\QuadDec_1:Net_1251\\D\:macrocell'
    Removed unused cell/equation '\QuadDec_1:bQuadDec:index_filt\\D\:macrocell'
    Removed unused cell/equation '\QuadDec_1:bQuadDec:quad_A_filt\\D\:macrocell'
    Removed unused cell/equation '\QuadDec_1:bQuadDec:quad_B_filt\\D\:macrocell'
    Removed unused cell/equation '\QuadDec_1:bQuadDec:state_0\\D\:macrocell'
    Removed unused cell/equation '\QuadDec_1:bQuadDec:state_1\\D\:macrocell'
    Removed unused cell/equation '\QuadDec_1:bQuadDec:state_2\\D\:macrocell'
    Removed unused cell/equation '\QuadDec_1:bQuadDec:state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

    Removing \LIN_1:UART:BUART:tx_parity_bit\, Duplicate of \LIN_1:UART:BUART:rx_address_detected\ 
    MacroCell: Name=\LIN_1:UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LIN_1:UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \LIN_1:UART:BUART:tx_mark\, Duplicate of \LIN_1:UART:BUART:rx_address_detected\ 
    MacroCell: Name=\LIN_1:UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LIN_1:UART:BUART:tx_mark\ (fanout=0)

    Removing \LIN_1:UART:BUART:tx_ctrl_mark_last\, Duplicate of \LIN_1:UART:BUART:rx_address_detected\ 
    MacroCell: Name=\LIN_1:UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LIN_1:UART:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \LIN_1:UART:BUART:rx_state_1\, Duplicate of \LIN_1:UART:BUART:rx_address_detected\ 
    MacroCell: Name=\LIN_1:UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LIN_1:UART:BUART:rx_state_1\ (fanout=8)

    Removing \LIN_1:UART:BUART:rx_parity_error_pre\, Duplicate of \LIN_1:UART:BUART:rx_address_detected\ 
    MacroCell: Name=\LIN_1:UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LIN_1:UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \LIN_1:UART:BUART:rx_parity_bit\, Duplicate of \LIN_1:UART:BUART:rx_address_detected\ 
    MacroCell: Name=\LIN_1:UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LIN_1:UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \LIN_1:UART:BUART:rx_markspace_pre\, Duplicate of \LIN_1:UART:BUART:rx_address_detected\ 
    MacroCell: Name=\LIN_1:UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LIN_1:UART:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM_1:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_ctrl_mark_last\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = L_RXD_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => L_RXD_1(0)__PA ,
            fb => Net_181 ,
            pad => L_RXD_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = L_TXD_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => L_TXD_1(0)__PA ,
            input => Net_182 ,
            pad => L_TXD_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            input => Net_41 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            input => Net_42 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            input => Net_43 ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            input => Net_44 ,
            pad => Pin_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_6(0)__PA ,
            pad => Pin_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Position_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Position_1(0)__PA ,
            analog_term => Net_210 ,
            pad => Position_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_185 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = limit_left(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => limit_left(0)__PA ,
            pad => limit_left(0)_PAD );
        Properties:
        {
        }

    Pin : Name = limit_right(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => limit_right(0)__PA ,
            pad => limit_right(0)_PAD );
        Properties:
        {
        }

    Pin : Name = rori_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => rori_A(0)__PA ,
            fb => Net_196 ,
            pad => rori_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = rori_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => rori_B(0)__PA ,
            fb => Net_197 ,
            pad => rori_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = rori_i(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => rori_i(0)__PA ,
            fb => Net_198 ,
            pad => rori_i(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=MODIN3_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 2 pterms
        (
              !\LIN_1:UART:BUART:rx_count_2\ * !\LIN_1:UART:BUART:rx_count_1\ * 
              !\LIN_1:Net_630\ * MODIN3_0
            + !\LIN_1:UART:BUART:rx_count_2\ * !\LIN_1:UART:BUART:rx_count_1\ * 
              \LIN_1:Net_630\ * !MODIN3_0
        );
        Output = MODIN3_0 (fanout=5)

    MacroCell: Name=MODIN3_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 3 pterms
        (
              !\LIN_1:UART:BUART:rx_count_2\ * !\LIN_1:UART:BUART:rx_count_1\ * 
              !\LIN_1:Net_630\ * MODIN3_1
            + !\LIN_1:UART:BUART:rx_count_2\ * !\LIN_1:UART:BUART:rx_count_1\ * 
              \LIN_1:Net_630\ * !MODIN3_1 * MODIN3_0
            + !\LIN_1:UART:BUART:rx_count_2\ * !\LIN_1:UART:BUART:rx_count_1\ * 
              MODIN3_1 * !MODIN3_0
        );
        Output = MODIN3_1 (fanout=4)

    MacroCell: Name=Net_182, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIN_1:UART:BUART:txn\ * !\LIN_1:bLIN:ctrl_txd_dis\
        );
        Output = Net_182 (fanout=1)

    MacroCell: Name=Net_185, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_185 (fanout=1)

    MacroCell: Name=Net_41, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_39) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_41 (fanout=1)

    MacroCell: Name=Net_42, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_39) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = Net_42 (fanout=1)

    MacroCell: Name=Net_43, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_43 (fanout=1)

    MacroCell: Name=Net_44, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\ * \PWM_2:PWMUDB:cmp2_less\
        );
        Output = Net_44 (fanout=1)

    MacroCell: Name=\LIN_1:Net_622\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \LIN_1:Net_622\ (fanout=22)

    MacroCell: Name=\LIN_1:Net_630\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \LIN_1:bLIN:rxd_mux_ctrl\ * !Net_181_SYNCOUT
        );
        Output = \LIN_1:Net_630\ (fanout=7)

    MacroCell: Name=\LIN_1:UART:BUART:counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LIN_1:UART:BUART:tx_state_1\ * !\LIN_1:UART:BUART:tx_state_0\ * 
              !\LIN_1:UART:BUART:tx_state_2\
            + !\LIN_1:UART:BUART:tx_state_1\ * !\LIN_1:UART:BUART:tx_state_0\ * 
              \LIN_1:UART:BUART:tx_bitclk\
        );
        Output = \LIN_1:UART:BUART:counter_load\ (fanout=1)

    MacroCell: Name=\LIN_1:UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LIN_1:UART:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\LIN_1:UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 1 pterm
        (
              !\LIN_1:UART:BUART:rx_count_2\ * !\LIN_1:UART:BUART:rx_count_1\ * 
              !\LIN_1:UART:BUART:rx_count_0\
        );
        Output = \LIN_1:UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\LIN_1:UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIN_1:UART:BUART:rx_state_0\ * !\LIN_1:UART:BUART:rx_state_3\ * 
              !\LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:UART:BUART:rx_address_detected\
        );
        Output = \LIN_1:UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\LIN_1:UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 1 pterm
        (
              \LIN_1:Net_630\
        );
        Output = \LIN_1:UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\LIN_1:UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 3 pterms
        (
              !\LIN_1:UART:BUART:rx_state_0\ * 
              \LIN_1:UART:BUART:rx_bitclk_enable\ * 
              \LIN_1:UART:BUART:rx_state_3\ * !\LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:UART:BUART:rx_address_detected\
            + \LIN_1:UART:BUART:rx_state_0\ * !\LIN_1:UART:BUART:rx_state_3\ * 
              !\LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:UART:BUART:rx_address_detected\ * !MODIN6_6 * !MODIN6_5
            + \LIN_1:UART:BUART:rx_state_0\ * !\LIN_1:UART:BUART:rx_state_3\ * 
              !\LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:UART:BUART:rx_address_detected\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \LIN_1:UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\LIN_1:UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LIN_1:Net_630\ * MODIN3_0
            + MODIN3_1
        );
        Output = \LIN_1:UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\LIN_1:UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 4 pterms
        (
              !\LIN_1:UART:BUART:rx_state_0\ * 
              \LIN_1:UART:BUART:rx_bitclk_enable\ * 
              !\LIN_1:UART:BUART:rx_state_3\ * \LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:Net_630\ * !MODIN3_1 * 
              !\LIN_1:UART:BUART:rx_address_detected\
            + !\LIN_1:UART:BUART:rx_state_0\ * 
              \LIN_1:UART:BUART:rx_bitclk_enable\ * 
              !\LIN_1:UART:BUART:rx_state_3\ * \LIN_1:UART:BUART:rx_state_2\ * 
              !MODIN3_1 * !MODIN3_0 * !\LIN_1:UART:BUART:rx_address_detected\
            + \LIN_1:UART:BUART:rx_state_0\ * !\LIN_1:UART:BUART:rx_state_3\ * 
              !\LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:UART:BUART:rx_address_detected\ * !MODIN6_6 * !MODIN6_5
            + \LIN_1:UART:BUART:rx_state_0\ * !\LIN_1:UART:BUART:rx_state_3\ * 
              !\LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:UART:BUART:rx_address_detected\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \LIN_1:UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\LIN_1:UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 5 pterms
        (
              !\LIN_1:UART:BUART:rx_state_0\ * 
              \LIN_1:UART:BUART:rx_bitclk_enable\ * 
              \LIN_1:UART:BUART:rx_state_3\ * 
              !\LIN_1:UART:BUART:rx_address_detected\
            + !\LIN_1:UART:BUART:rx_state_0\ * 
              \LIN_1:UART:BUART:rx_bitclk_enable\ * 
              \LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:UART:BUART:rx_address_detected\
            + !\LIN_1:UART:BUART:rx_state_0\ * !\LIN_1:UART:BUART:rx_state_3\ * 
              !\LIN_1:UART:BUART:rx_state_2\ * !\LIN_1:Net_630\ * 
              !\LIN_1:UART:BUART:rx_address_detected\ * 
              \LIN_1:UART:BUART:rx_last\
            + \LIN_1:UART:BUART:rx_state_0\ * !\LIN_1:UART:BUART:rx_state_3\ * 
              !\LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:UART:BUART:rx_address_detected\ * !MODIN6_6 * !MODIN6_5
            + \LIN_1:UART:BUART:rx_state_0\ * !\LIN_1:UART:BUART:rx_state_3\ * 
              !\LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:UART:BUART:rx_address_detected\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \LIN_1:UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\LIN_1:UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 3 pterms
        (
              !\LIN_1:UART:BUART:rx_state_0\ * 
              \LIN_1:UART:BUART:rx_bitclk_enable\ * 
              \LIN_1:UART:BUART:rx_state_3\ * \LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:UART:BUART:rx_address_detected\
            + \LIN_1:UART:BUART:rx_state_0\ * !\LIN_1:UART:BUART:rx_state_3\ * 
              !\LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:UART:BUART:rx_address_detected\ * !MODIN6_6 * !MODIN6_5
            + \LIN_1:UART:BUART:rx_state_0\ * !\LIN_1:UART:BUART:rx_state_3\ * 
              !\LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:UART:BUART:rx_address_detected\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \LIN_1:UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\LIN_1:UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 1 pterm
        !(
              !\LIN_1:UART:BUART:rx_state_0\ * \LIN_1:UART:BUART:rx_state_3\ * 
              \LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:UART:BUART:rx_address_detected\
        );
        Output = \LIN_1:UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\LIN_1:UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 2 pterms
        (
              !\LIN_1:UART:BUART:rx_state_0\ * 
              \LIN_1:UART:BUART:rx_bitclk_enable\ * 
              \LIN_1:UART:BUART:rx_state_3\ * \LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:Net_630\ * !MODIN3_1 * 
              !\LIN_1:UART:BUART:rx_address_detected\
            + !\LIN_1:UART:BUART:rx_state_0\ * 
              \LIN_1:UART:BUART:rx_bitclk_enable\ * 
              \LIN_1:UART:BUART:rx_state_3\ * \LIN_1:UART:BUART:rx_state_2\ * 
              !MODIN3_1 * !MODIN3_0 * !\LIN_1:UART:BUART:rx_address_detected\
        );
        Output = \LIN_1:UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\LIN_1:UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LIN_1:UART:BUART:rx_load_fifo\ * 
              \LIN_1:UART:BUART:rx_fifofull\
        );
        Output = \LIN_1:UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\LIN_1:UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LIN_1:UART:BUART:rx_fifonotempty\ * 
              \LIN_1:UART:BUART:rx_state_stop1_reg\
        );
        Output = \LIN_1:UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\LIN_1:UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 1 pterm
        (
              !\LIN_1:UART:BUART:txbitcount_2\ * 
              !\LIN_1:UART:BUART:txbitcount_1\ * 
              !\LIN_1:UART:BUART:txbitcount_0\
        );
        Output = \LIN_1:UART:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\LIN_1:UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIN_1:UART:BUART:txbitcount_2\ * 
              !\LIN_1:UART:BUART:txbitcount_1\ * 
              !\LIN_1:UART:BUART:txbitcount_0\
        );
        Output = \LIN_1:UART:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\LIN_1:UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 4 pterms
        (
              !\LIN_1:UART:BUART:tx_state_1\ * !\LIN_1:UART:BUART:tx_state_0\ * 
              !\LIN_1:UART:BUART:tx_fifo_empty\ * 
              !\LIN_1:UART:BUART:tx_state_2\
            + !\LIN_1:UART:BUART:tx_state_1\ * !\LIN_1:UART:BUART:tx_state_0\ * 
              !\LIN_1:UART:BUART:tx_fifo_empty\ * 
              \LIN_1:UART:BUART:tx_bitclk\
            + \LIN_1:UART:BUART:tx_state_1\ * \LIN_1:UART:BUART:tx_state_0\ * 
              \LIN_1:UART:BUART:tx_fifo_empty\ * \LIN_1:UART:BUART:tx_bitclk\
            + \LIN_1:UART:BUART:tx_state_0\ * !\LIN_1:UART:BUART:tx_state_2\ * 
              \LIN_1:UART:BUART:tx_bitclk\
        );
        Output = \LIN_1:UART:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\LIN_1:UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 3 pterms
        (
              \LIN_1:UART:BUART:tx_state_1\ * \LIN_1:UART:BUART:tx_state_0\ * 
              \LIN_1:UART:BUART:tx_bitclk\
            + \LIN_1:UART:BUART:tx_state_1\ * !\LIN_1:UART:BUART:tx_state_2\ * 
              \LIN_1:UART:BUART:tx_bitclk\ * \LIN_1:UART:BUART:tx_counter_tc\
            + \LIN_1:UART:BUART:tx_state_0\ * !\LIN_1:UART:BUART:tx_state_2\ * 
              \LIN_1:UART:BUART:tx_bitclk\
        );
        Output = \LIN_1:UART:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\LIN_1:UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 3 pterms
        (
              !\LIN_1:UART:BUART:tx_state_1\ * !\LIN_1:UART:BUART:tx_state_0\ * 
              \LIN_1:UART:BUART:tx_state_2\ * \LIN_1:UART:BUART:tx_bitclk\
            + \LIN_1:UART:BUART:tx_state_1\ * \LIN_1:UART:BUART:tx_state_0\ * 
              \LIN_1:UART:BUART:tx_bitclk\
            + \LIN_1:UART:BUART:tx_state_1\ * !\LIN_1:UART:BUART:tx_state_2\ * 
              \LIN_1:UART:BUART:tx_bitclk\ * \LIN_1:UART:BUART:tx_counter_tc\
        );
        Output = \LIN_1:UART:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\LIN_1:UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIN_1:UART:BUART:tx_state_1\ * !\LIN_1:UART:BUART:tx_state_0\ * 
              \LIN_1:UART:BUART:tx_fifo_empty\ * 
              \LIN_1:UART:BUART:tx_state_2\ * \LIN_1:UART:BUART:tx_bitclk\
        );
        Output = \LIN_1:UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\LIN_1:UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIN_1:UART:BUART:tx_fifo_notfull\
        );
        Output = \LIN_1:UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\LIN_1:UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 5 pterms
        (
              \LIN_1:UART:BUART:txn\ * \LIN_1:UART:BUART:tx_state_1\ * 
              !\LIN_1:UART:BUART:tx_bitclk\
            + \LIN_1:UART:BUART:txn\ * \LIN_1:UART:BUART:tx_state_2\
            + !\LIN_1:UART:BUART:tx_state_1\ * \LIN_1:UART:BUART:tx_state_0\ * 
              !\LIN_1:UART:BUART:tx_shift_out\ * 
              !\LIN_1:UART:BUART:tx_state_2\
            + !\LIN_1:UART:BUART:tx_state_1\ * \LIN_1:UART:BUART:tx_state_0\ * 
              !\LIN_1:UART:BUART:tx_state_2\ * !\LIN_1:UART:BUART:tx_bitclk\
            + \LIN_1:UART:BUART:tx_state_1\ * !\LIN_1:UART:BUART:tx_state_0\ * 
              !\LIN_1:UART:BUART:tx_shift_out\ * 
              !\LIN_1:UART:BUART:tx_state_2\ * \LIN_1:UART:BUART:tx_bitclk\ * 
              !\LIN_1:UART:BUART:tx_counter_tc\
        );
        Output = \LIN_1:UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\LIN_1:bLIN:break_flag\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LIN_1:bLIN:break_flag\ * \LIN_1:bLIN:ctrl_blin_start\ * 
              !\LIN_1:bLIN:state_2\ * !\LIN_1:bLIN:state_1\ * 
              \LIN_1:bLIN:state_0\ * \LIN_1:bLIN:cmp_a0_d0\
            + !\LIN_1:bLIN:break_flag\ * \LIN_1:bLIN:ctrl_blin_start\ * 
              !\LIN_1:bLIN:state_2\ * \LIN_1:bLIN:state_1\ * 
              !\LIN_1:bLIN:state_0\ * \LIN_1:bLIN:cmp_a0_d0\
            + \LIN_1:bLIN:break_flag\ * !\LIN_1:bLIN:ctrl_blin_start\
            + \LIN_1:bLIN:break_flag\ * !\LIN_1:bLIN:state_2\ * 
              \LIN_1:bLIN:state_1\ * \LIN_1:bLIN:state_0\
        );
        Output = \LIN_1:bLIN:break_flag\ (fanout=4)

    MacroCell: Name=\LIN_1:bLIN:break_pulse\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LIN_1:bLIN:state_2\ * !\LIN_1:bLIN:state_1\ * 
              \LIN_1:bLIN:state_0\ * \LIN_1:bLIN:cmp_a0_d0\
            + !\LIN_1:bLIN:state_2\ * \LIN_1:bLIN:state_1\ * 
              !\LIN_1:bLIN:state_0\ * \LIN_1:bLIN:cmp_a0_d0\
        );
        Output = \LIN_1:bLIN:break_pulse\ (fanout=1)

    MacroCell: Name=\LIN_1:bLIN:edge_detect\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LIN_1:bLIN:rxd_reg\ * Net_181_SYNCOUT
            + \LIN_1:bLIN:rxd_reg\ * !Net_181_SYNCOUT
        );
        Output = \LIN_1:bLIN:edge_detect\ (fanout=1)

    MacroCell: Name=\LIN_1:bLIN:f0_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LIN_1:bLIN:state_2\ * \LIN_1:bLIN:state_1\ * 
              !\LIN_1:bLIN:state_0\ * !\LIN_1:bLIN:a0_is_zero\
        );
        Output = \LIN_1:bLIN:f0_load\ (fanout=1)

    MacroCell: Name=\LIN_1:bLIN:f1_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LIN_1:bLIN:f0_fifo_full\ * \LIN_1:bLIN:state_2\ * 
              \LIN_1:bLIN:state_1\ * !\LIN_1:bLIN:state_0\
        );
        Output = \LIN_1:bLIN:f1_load\ (fanout=1)

    MacroCell: Name=\LIN_1:bLIN:inact_detect\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LIN_1:bLIN:ctrl_blin_start\ * \LIN_1:bLIN:inact_detect\ * 
              !\LIN_1:bLIN:inact_state_2\ * !\LIN_1:bLIN:inact_state_1\ * 
              !\LIN_1:bLIN:inact_state_0\
        );
        Output = \LIN_1:bLIN:inact_detect\ (fanout=1)

    MacroCell: Name=\LIN_1:bLIN:inact_state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LIN_1:bLIN:ctrl_blin_start\ * !\LIN_1:bLIN:inact_state_2\ * 
              !\LIN_1:bLIN:inact_state_1\ * Net_181_SYNCOUT
            + \LIN_1:bLIN:ctrl_blin_start\ * !\LIN_1:bLIN:inact_state_2\ * 
              \LIN_1:bLIN:inact_state_0\ * !\LIN_1:bLIN:inact_cmp_d1\ * 
              Net_181_SYNCOUT
        );
        Output = \LIN_1:bLIN:inact_state_0\ (fanout=5)

    MacroCell: Name=\LIN_1:bLIN:inact_state_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LIN_1:bLIN:ctrl_blin_start\ * !\LIN_1:bLIN:inact_state_2\ * 
              !\LIN_1:bLIN:inact_state_1\ * \LIN_1:bLIN:inact_state_0\ * 
              \LIN_1:bLIN:inact_ff_detect\ * Net_181_SYNCOUT
            + \LIN_1:bLIN:ctrl_blin_start\ * !\LIN_1:bLIN:inact_state_2\ * 
              \LIN_1:bLIN:inact_state_1\ * !\LIN_1:bLIN:inact_state_0\ * 
              Net_181_SYNCOUT
            + \LIN_1:bLIN:ctrl_blin_start\ * !\LIN_1:bLIN:inact_state_2\ * 
              \LIN_1:bLIN:inact_state_1\ * \LIN_1:bLIN:inact_cmp_d1\ * 
              Net_181_SYNCOUT
        );
        Output = \LIN_1:bLIN:inact_state_1\ (fanout=5)

    MacroCell: Name=\LIN_1:bLIN:inact_state_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LIN_1:bLIN:ctrl_blin_start\ * !\LIN_1:bLIN:inact_state_2\ * 
              \LIN_1:bLIN:inact_state_1\ * !\LIN_1:bLIN:inact_state_0\ * 
              \LIN_1:bLIN:inact_cmp_d0\ * Net_181_SYNCOUT
        );
        Output = \LIN_1:bLIN:inact_state_2\ (fanout=6)

    MacroCell: Name=\LIN_1:bLIN:rxd_mux_ctrl\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LIN_1:bLIN:ctrl_blin_start\ * \LIN_1:bLIN:f0_fifo_full\
            + \LIN_1:bLIN:ctrl_blin_start\ * \LIN_1:bLIN:rxd_mux_ctrl\ * 
              !\LIN_1:bLIN:ctrl_rxd_dis\
        );
        Output = \LIN_1:bLIN:rxd_mux_ctrl\ (fanout=2)

    MacroCell: Name=\LIN_1:bLIN:rxd_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_181_SYNCOUT
        );
        Output = \LIN_1:bLIN:rxd_reg\ (fanout=1)

    MacroCell: Name=\LIN_1:bLIN:state_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LIN_1:bLIN:break_flag\ * \LIN_1:bLIN:ctrl_blin_start\ * 
              !\LIN_1:bLIN:state_2\ * !\LIN_1:bLIN:state_1\ * 
              \LIN_1:bLIN:state_0\
            + \LIN_1:bLIN:break_flag\ * \LIN_1:bLIN:ctrl_blin_start\ * 
              !\LIN_1:bLIN:state_2\ * \LIN_1:bLIN:state_1\ * 
              !\LIN_1:bLIN:state_0\
            + \LIN_1:bLIN:break_flag\ * \LIN_1:bLIN:ctrl_blin_start\ * 
              \LIN_1:bLIN:state_2\ * \LIN_1:bLIN:state_1\ * 
              \LIN_1:bLIN:state_0\
            + \LIN_1:bLIN:ctrl_blin_start\ * !\LIN_1:bLIN:f0_fifo_full\ * 
              \LIN_1:bLIN:state_2\ * \LIN_1:bLIN:state_1\ * !Net_181_SYNCOUT
            + \LIN_1:bLIN:ctrl_blin_start\ * !\LIN_1:bLIN:state_2\ * 
              !\LIN_1:bLIN:state_1\ * !Net_181_SYNCOUT
            + \LIN_1:bLIN:ctrl_blin_start\ * !\LIN_1:bLIN:state_2\ * 
              \LIN_1:bLIN:state_1\ * Net_181_SYNCOUT
            + \LIN_1:bLIN:ctrl_blin_start\ * \LIN_1:bLIN:state_2\ * 
              \LIN_1:bLIN:state_1\ * \LIN_1:bLIN:state_0\ * !Net_181_SYNCOUT
        );
        Output = \LIN_1:bLIN:state_0\ (fanout=8)

    MacroCell: Name=\LIN_1:bLIN:state_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \LIN_1:bLIN:break_flag\ * \LIN_1:bLIN:ctrl_blin_start\ * 
              \LIN_1:bLIN:state_0\ * Net_181_SYNCOUT
            + \LIN_1:bLIN:ctrl_blin_start\ * !\LIN_1:bLIN:f0_fifo_full\ * 
              \LIN_1:bLIN:state_2\ * \LIN_1:bLIN:state_1\
            + \LIN_1:bLIN:ctrl_blin_start\ * !\LIN_1:bLIN:state_2\ * 
              \LIN_1:bLIN:state_1\ * !Net_181_SYNCOUT
            + \LIN_1:bLIN:ctrl_blin_start\ * \LIN_1:bLIN:state_2\ * 
              \LIN_1:bLIN:state_0\
            + \LIN_1:bLIN:ctrl_blin_start\ * \LIN_1:bLIN:state_1\ * 
              \LIN_1:bLIN:state_0\
        );
        Output = \LIN_1:bLIN:state_1\ (fanout=8)

    MacroCell: Name=\LIN_1:bLIN:state_2\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LIN_1:bLIN:break_flag\ * \LIN_1:bLIN:ctrl_blin_start\ * 
              \LIN_1:bLIN:state_2\ * \LIN_1:bLIN:state_0\
            + \LIN_1:bLIN:ctrl_blin_start\ * !\LIN_1:bLIN:f0_fifo_full\ * 
              \LIN_1:bLIN:state_2\ * \LIN_1:bLIN:state_1\ * 
              !\LIN_1:bLIN:state_0\
            + \LIN_1:bLIN:ctrl_blin_start\ * !\LIN_1:bLIN:state_2\ * 
              \LIN_1:bLIN:state_1\ * !\LIN_1:bLIN:state_0\ * Net_181_SYNCOUT
            + \LIN_1:bLIN:ctrl_blin_start\ * \LIN_1:bLIN:state_2\ * 
              !\LIN_1:bLIN:state_1\ * \LIN_1:bLIN:state_0\
        );
        Output = \LIN_1:bLIN:state_2\ (fanout=8)

    MacroCell: Name=\PWM_1:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_39) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_1:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_39) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_39) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_39) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_39) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_39) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare2\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:final_kill_reg\
        );
        Output = \PWM_1:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_2:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp2_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:prevCompare2\ * \PWM_2:PWMUDB:cmp2_less\
        );
        Output = \PWM_2:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:final_kill_reg\
        );
        Output = \PWM_2:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt8:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt8:CounterUDB:control_7\ * 
              !\QuadDec_1:Cnt8:CounterUDB:count_stored_i\ * 
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt8:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt8:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt8:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt8:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt8:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt8:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt8:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_1:Cnt8:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt8:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:Cnt8:CounterUDB:overflow\ * 
              !\QuadDec_1:Cnt8:CounterUDB:underflow\
        );
        Output = \QuadDec_1:Cnt8:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt8:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt8:CounterUDB:cmp_out_i\ * 
              !\QuadDec_1:Cnt8:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Cnt8:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt8:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt8:CounterUDB:overflow\ * 
              !\QuadDec_1:Cnt8:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_1:Cnt8:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt8:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt8:CounterUDB:underflow\ * 
              !\QuadDec_1:Cnt8:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_1:Cnt8:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt8:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt8:CounterUDB:underflow\
        );
        Output = \QuadDec_1:Cnt8:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:Net_1203\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1260\ * \QuadDec_1:Net_1203\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:index_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_1:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251_split\
        );
        Output = \QuadDec_1:Net_1251\ (fanout=5)

    MacroCell: Name=\QuadDec_1:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:error\
            + \QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:index_filt\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_1:Net_283\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Cnt8:CounterUDB:overflow\ * 
              !\QuadDec_1:Cnt8:CounterUDB:underflow\
        );
        Output = \QuadDec_1:Net_283\ (fanout=2)

    MacroCell: Name=\QuadDec_1:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_283\ * \QuadDec_1:Net_1251\
        );
        Output = \QuadDec_1:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_283\ * !\QuadDec_1:Net_1251\
        );
        Output = \QuadDec_1:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_1:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec_1:bQuadDec:index_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_198_SYNCOUT
        );
        Output = \QuadDec_1:bQuadDec:index_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:index_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:index_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:index_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:index_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:index_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:index_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_1:bQuadDec:index_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:index_delayed_0\ * 
              !\QuadDec_1:bQuadDec:index_delayed_1\ * 
              !\QuadDec_1:bQuadDec:index_delayed_2\ * 
              \QuadDec_1:bQuadDec:index_filt\
            + \QuadDec_1:bQuadDec:index_delayed_0\ * 
              \QuadDec_1:bQuadDec:index_delayed_1\ * 
              \QuadDec_1:bQuadDec:index_delayed_2\ * 
              !\QuadDec_1:bQuadDec:index_filt\
        );
        Output = \QuadDec_1:bQuadDec:index_filt\ (fanout=3)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_196_SYNCOUT
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\
            + \QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_197_SYNCOUT
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\
            + \QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_1:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\QuadDec_1:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * \UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\LIN_1:UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \LIN_1:Net_704\ ,
            cs_addr_2 => \LIN_1:UART:BUART:rx_address_detected\ ,
            cs_addr_1 => \LIN_1:UART:BUART:rx_state_0\ ,
            cs_addr_0 => \LIN_1:UART:BUART:rx_bitclk_enable\ ,
            route_si => \LIN_1:UART:BUART:rx_postpoll\ ,
            f0_load => \LIN_1:UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \LIN_1:UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \LIN_1:UART:BUART:rx_fifofull\ ,
            clk_en => \LIN_1:Net_622\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\LIN_1:Net_622\)

    datapathcell: Name =\LIN_1:UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \LIN_1:Net_704\ ,
            cs_addr_2 => \LIN_1:UART:BUART:tx_state_1\ ,
            cs_addr_1 => \LIN_1:UART:BUART:tx_state_0\ ,
            cs_addr_0 => \LIN_1:UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \LIN_1:UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \LIN_1:UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \LIN_1:UART:BUART:tx_fifo_empty\ ,
            clk_en => \LIN_1:Net_622\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\LIN_1:Net_622\)

    datapathcell: Name =\LIN_1:bLIN:InactFSM:BusInactDp:u0\
        PORT MAP (
            clock => \LIN_1:Net_704\ ,
            cs_addr_2 => \LIN_1:bLIN:inact_state_2\ ,
            cs_addr_1 => \LIN_1:bLIN:inact_state_1\ ,
            cs_addr_0 => \LIN_1:bLIN:inact_state_0\ ,
            ce0_comb => \LIN_1:bLIN:inact_cmp_d0\ ,
            f0_comb => \LIN_1:bLIN:inact_ff_detect\ ,
            ce1_comb => \LIN_1:bLIN:inact_cmp_d1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000100000010000000011000000010000000000000000000000000000000000001010100001010000000000000000000011111111111111111111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LIN_1:bLIN:LINDp:u0\
        PORT MAP (
            clock => \LIN_1:Net_704\ ,
            cs_addr_2 => \LIN_1:bLIN:state_2\ ,
            cs_addr_1 => \LIN_1:bLIN:state_1\ ,
            cs_addr_0 => \LIN_1:bLIN:state_0\ ,
            f0_load => \LIN_1:bLIN:f0_load\ ,
            f1_load => \LIN_1:bLIN:f1_load\ ,
            ce0_comb => \LIN_1:bLIN:cmp_a0_d0\ ,
            z0_comb => \LIN_1:bLIN:a0_is_zero\ ,
            f0_blk_stat_comb => \LIN_1:bLIN:f0_fifo_full\ ,
            f1_bus_stat_comb => \LIN_1:bLIN:f1_not_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001010000001000000100000010101000010000001010100001000000000000000000000010101000010000000011000000010000001000000100000011111111111111111111111111111111000000000000000000001001000000000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_39 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_1:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_16 ,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_2:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_2:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_199 ,
            cs_addr_2 => \QuadDec_1:Net_1251\ ,
            cs_addr_1 => \QuadDec_1:Cnt8:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_1:Cnt8:CounterUDB:reload\ ,
            z0_comb => \QuadDec_1:Cnt8:CounterUDB:underflow\ ,
            f0_comb => \QuadDec_1:Cnt8:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_1:Cnt8:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_1:Cnt8:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_1:Cnt8:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            cl0_comb => \UART_1:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\LIN_1:UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \LIN_1:Net_704\ ,
            status_5 => \LIN_1:UART:BUART:rx_status_5\ ,
            status_4 => \LIN_1:UART:BUART:rx_status_4\ ,
            status_3 => \LIN_1:UART:BUART:rx_status_3\ ,
            interrupt => \LIN_1:Net_562\ ,
            clk_en => \LIN_1:Net_622\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\LIN_1:Net_622\)

    statusicell: Name =\LIN_1:UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \LIN_1:Net_704\ ,
            status_3 => \LIN_1:UART:BUART:tx_fifo_notfull\ ,
            status_2 => \LIN_1:UART:BUART:tx_status_2\ ,
            status_1 => \LIN_1:UART:BUART:tx_fifo_empty\ ,
            status_0 => \LIN_1:UART:BUART:tx_status_0\ ,
            clk_en => \LIN_1:Net_622\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\LIN_1:Net_622\)

    statusicell: Name =\LIN_1:bLIN:StsReg\
        PORT MAP (
            clock => \LIN_1:Net_704\ ,
            status_3 => \LIN_1:bLIN:f1_not_empty\ ,
            status_2 => \LIN_1:bLIN:inact_state_2\ ,
            status_1 => \LIN_1:bLIN:edge_detect\ ,
            status_0 => \LIN_1:bLIN:break_pulse\ ,
            interrupt => \LIN_1:Net_600\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_39 ,
            status_5 => \PWM_1:PWMUDB:status_5\ ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:tc_i\ ,
            status_1 => \PWM_1:PWMUDB:status_1\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_16 ,
            status_5 => \PWM_2:PWMUDB:status_5\ ,
            status_3 => \PWM_2:PWMUDB:status_3\ ,
            status_2 => \PWM_2:PWMUDB:tc_i\ ,
            status_1 => \PWM_2:PWMUDB:status_1\ ,
            status_0 => \PWM_2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_1:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            reset => \QuadDec_1:Net_1260\ ,
            clock => Net_199 ,
            status_6 => \QuadDec_1:Cnt8:CounterUDB:status_6\ ,
            status_5 => \QuadDec_1:Cnt8:CounterUDB:status_5\ ,
            status_3 => \QuadDec_1:Cnt8:CounterUDB:status_3\ ,
            status_2 => \QuadDec_1:Cnt8:CounterUDB:status_2\ ,
            status_1 => \QuadDec_1:Cnt8:CounterUDB:underflow\ ,
            status_0 => \QuadDec_1:Cnt8:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_1:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_199 ,
            status_3 => \QuadDec_1:bQuadDec:error\ ,
            status_2 => \QuadDec_1:Net_1260\ ,
            status_1 => \QuadDec_1:Net_611\ ,
            status_0 => \QuadDec_1:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ ,
            interrupt => Net_190 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =L_RXD_1(0)_SYNC
        PORT MAP (
            in => Net_181 ,
            out => Net_181_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =rori_A(0)_SYNC
        PORT MAP (
            in => Net_196 ,
            out => Net_196_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =rori_B(0)_SYNC
        PORT MAP (
            in => Net_197 ,
            out => Net_197_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =rori_i(0)_SYNC
        PORT MAP (
            in => Net_198 ,
            out => Net_198_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\LIN_1:bLIN:CtrlReg\
        PORT MAP (
            clock => \LIN_1:Net_704\ ,
            control_7 => \LIN_1:bLIN:control_7\ ,
            control_6 => \LIN_1:bLIN:control_6\ ,
            control_5 => \LIN_1:bLIN:control_5\ ,
            control_4 => \LIN_1:bLIN:control_4\ ,
            control_3 => \LIN_1:bLIN:control_3\ ,
            control_2 => \LIN_1:bLIN:ctrl_rxd_dis\ ,
            control_1 => \LIN_1:bLIN:ctrl_txd_dis\ ,
            control_0 => \LIN_1:bLIN:ctrl_blin_start\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_39 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_16 ,
            control_7 => \PWM_2:PWMUDB:control_7\ ,
            control_6 => \PWM_2:PWMUDB:control_6\ ,
            control_5 => \PWM_2:PWMUDB:control_5\ ,
            control_4 => \PWM_2:PWMUDB:control_4\ ,
            control_3 => \PWM_2:PWMUDB:control_3\ ,
            control_2 => \PWM_2:PWMUDB:control_2\ ,
            control_1 => \PWM_2:PWMUDB:control_1\ ,
            control_0 => \PWM_2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_1:Cnt8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_199 ,
            control_7 => \QuadDec_1:Cnt8:CounterUDB:control_7\ ,
            control_6 => \QuadDec_1:Cnt8:CounterUDB:control_6\ ,
            control_5 => \QuadDec_1:Cnt8:CounterUDB:control_5\ ,
            control_4 => \QuadDec_1:Cnt8:CounterUDB:control_4\ ,
            control_3 => \QuadDec_1:Cnt8:CounterUDB:control_3\ ,
            control_2 => \QuadDec_1:Cnt8:CounterUDB:control_2\ ,
            control_1 => \QuadDec_1:Cnt8:CounterUDB:control_1\ ,
            control_0 => \QuadDec_1:Cnt8:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\LIN_1:UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \LIN_1:Net_704\ ,
            load => \LIN_1:UART:BUART:rx_counter_load\ ,
            count_6 => MODIN6_6 ,
            count_5 => MODIN6_5 ,
            count_4 => MODIN6_4 ,
            count_3 => MODIN6_3 ,
            count_2 => \LIN_1:UART:BUART:rx_count_2\ ,
            count_1 => \LIN_1:UART:BUART:rx_count_1\ ,
            count_0 => \LIN_1:UART:BUART:rx_count_0\ ,
            tc => \LIN_1:UART:BUART:rx_count7_tc\ ,
            clk_en => \LIN_1:Net_622\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\LIN_1:Net_622\)

    count7cell: Name =\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\
        PORT MAP (
            clock => \LIN_1:Net_704\ ,
            load => \LIN_1:UART:BUART:counter_load\ ,
            count_6 => \LIN_1:UART:BUART:txbitcount_6\ ,
            count_5 => \LIN_1:UART:BUART:txbitcount_5\ ,
            count_4 => \LIN_1:UART:BUART:txbitcount_4\ ,
            count_3 => \LIN_1:UART:BUART:txbitcount_3\ ,
            count_2 => \LIN_1:UART:BUART:txbitcount_2\ ,
            count_1 => \LIN_1:UART:BUART:txbitcount_1\ ,
            count_0 => \LIN_1:UART:BUART:txbitcount_0\ ,
            tc => \LIN_1:UART:BUART:tx_counter_tc\ ,
            clk_en => \LIN_1:Net_622\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1000111"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\LIN_1:Net_622\)
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_221 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\LIN_1:BLIN_ISR\
        PORT MAP (
            interrupt => \LIN_1:Net_600\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\LIN_1:UART_ISR\
        PORT MAP (
            interrupt => \LIN_1:Net_562\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART_1:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_190 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_227_local );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    7 :    1 :    8 :  87.50%
Analog clock dividers         :    1 :    3 :    4 :  25.00%
Pins                          :   17 :   53 :   70 :  24.29%
UDB Macrocells                :  101 :   59 :  160 :  63.13%
UDB Unique Pterms             :  172 :  148 :  320 :  53.75%
UDB Total Pterms              :  188 :      :      : 
UDB Datapath Cells            :    9 :   11 :   20 :  45.00%
UDB Status Cells              :    9 :   11 :   20 :  45.00%
            StatusI Registers :    8 
                   Sync Cells :    4 (in 1 status cell)
UDB Control Cells             :    6 :   14 :   20 :  30.00%
            Control Registers :    4 
                 Count7 Cells :    2 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    5 :   27 :   32 :  15.63%
DSM Fixed Blocks              :    1 :    0 :    1 : 100.00%
VIDAC Fixed Blocks            :    0 :    1 :    1 :   0.00%
Comparator Fixed Blocks       :    0 :    2 :    2 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
Decimator Fixed Blocks        :    1 :    0 :    1 : 100.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.270ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.560ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC_DelSig_1:Net_690\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_7@[IOP=(3)][IoId=(7)] : L_RXD_1(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : L_TXD_1(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : Pin_1(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : Pin_2(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : Pin_3(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : Pin_4(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : Pin_6(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : Position_1(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Tx_1(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : limit_left(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : limit_right(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : rori_A(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : rori_B(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : rori_i(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\
Analog Placement Results:
IO_7@[IOP=(3)][IoId=(7)] : L_RXD_1(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : L_TXD_1(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : Pin_1(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : Pin_2(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : Pin_3(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : Pin_4(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : Pin_6(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : Position_1(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Tx_1(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : limit_left(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : limit_right(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : rori_A(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : rori_B(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : rori_i(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\

Analog Placement phase: Elapsed time ==> 0s.150ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_DelSig_1:Net_520\ {
    dsm_0_vminus
  }
  Net: \ADC_DelSig_1:Net_244\ {
    common_vssa
  }
  Net: \ADC_DelSig_1:Net_690\ {
  }
  Net: Net_210 {
    dsm_0_vplus
    agl6_x_dsm_0_vplus
    agl6
    agl6_x_p4_6
    p4_6
  }
  Net: \ADC_DelSig_1:Net_573\ {
  }
  Net: \ADC_DelSig_1:Net_41\ {
  }
  Net: \ADC_DelSig_1:Net_109\ {
  }
  Net: \ADC_DelSig_1:Net_677\ {
  }
  Net: AmuxNet::\ADC_DelSig_1:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_210
  agl6_x_dsm_0_vplus                               -> Net_210
  agl6                                             -> Net_210
  agl6_x_p4_6                                      -> Net_210
  p4_6                                             -> Net_210
  dsm_0_vminus                                     -> \ADC_DelSig_1:Net_520\
  common_vssa                                      -> \ADC_DelSig_1:Net_244\
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC_DelSig_1:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC_DelSig_1:AMux\
}
Mux Info {
  Mux: \ADC_DelSig_1:AMux\ {
     Mouth: \ADC_DelSig_1:Net_520\
     Guts:  AmuxNet::\ADC_DelSig_1:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_DelSig_1:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_DelSig_1:Net_690\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.840ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   34 :    6 :   40 :  85.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.35
                   Pterms :            5.26
               Macrocells :            2.97
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.230ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.050ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 892, final cost is 892 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         18 :       9.44 :       5.61
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_39) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_39) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_41, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_39) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_41 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_39) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_39) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_1:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:final_kill_reg\
        );
        Output = \PWM_1:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_39) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_39 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_1:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_39 ,
        status_5 => \PWM_1:PWMUDB:status_5\ ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:tc_i\ ,
        status_1 => \PWM_1:PWMUDB:status_1\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_44, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\ * \PWM_2:PWMUDB:cmp2_less\
        );
        Output = Net_44 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\LIN_1:UART:BUART:counter_load\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LIN_1:UART:BUART:tx_state_1\ * !\LIN_1:UART:BUART:tx_state_0\ * 
              !\LIN_1:UART:BUART:tx_state_2\
            + !\LIN_1:UART:BUART:tx_state_1\ * !\LIN_1:UART:BUART:tx_state_0\ * 
              \LIN_1:UART:BUART:tx_bitclk\
        );
        Output = \LIN_1:UART:BUART:counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LIN_1:UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 3 pterms
        (
              \LIN_1:UART:BUART:tx_state_1\ * \LIN_1:UART:BUART:tx_state_0\ * 
              \LIN_1:UART:BUART:tx_bitclk\
            + \LIN_1:UART:BUART:tx_state_1\ * !\LIN_1:UART:BUART:tx_state_2\ * 
              \LIN_1:UART:BUART:tx_bitclk\ * \LIN_1:UART:BUART:tx_counter_tc\
            + \LIN_1:UART:BUART:tx_state_0\ * !\LIN_1:UART:BUART:tx_state_2\ * 
              \LIN_1:UART:BUART:tx_bitclk\
        );
        Output = \LIN_1:UART:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LIN_1:UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 3 pterms
        (
              !\LIN_1:UART:BUART:tx_state_1\ * !\LIN_1:UART:BUART:tx_state_0\ * 
              \LIN_1:UART:BUART:tx_state_2\ * \LIN_1:UART:BUART:tx_bitclk\
            + \LIN_1:UART:BUART:tx_state_1\ * \LIN_1:UART:BUART:tx_state_0\ * 
              \LIN_1:UART:BUART:tx_bitclk\
            + \LIN_1:UART:BUART:tx_state_1\ * !\LIN_1:UART:BUART:tx_state_2\ * 
              \LIN_1:UART:BUART:tx_bitclk\ * \LIN_1:UART:BUART:tx_counter_tc\
        );
        Output = \LIN_1:UART:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\
    PORT MAP (
        clock => \LIN_1:Net_704\ ,
        load => \LIN_1:UART:BUART:counter_load\ ,
        count_6 => \LIN_1:UART:BUART:txbitcount_6\ ,
        count_5 => \LIN_1:UART:BUART:txbitcount_5\ ,
        count_4 => \LIN_1:UART:BUART:txbitcount_4\ ,
        count_3 => \LIN_1:UART:BUART:txbitcount_3\ ,
        count_2 => \LIN_1:UART:BUART:txbitcount_2\ ,
        count_1 => \LIN_1:UART:BUART:txbitcount_1\ ,
        count_0 => \LIN_1:UART:BUART:txbitcount_0\ ,
        tc => \LIN_1:UART:BUART:tx_counter_tc\ ,
        clk_en => \LIN_1:Net_622\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1000111"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\LIN_1:Net_622\)

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LIN_1:bLIN:state_2\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LIN_1:bLIN:break_flag\ * \LIN_1:bLIN:ctrl_blin_start\ * 
              \LIN_1:bLIN:state_2\ * \LIN_1:bLIN:state_0\
            + \LIN_1:bLIN:ctrl_blin_start\ * !\LIN_1:bLIN:f0_fifo_full\ * 
              \LIN_1:bLIN:state_2\ * \LIN_1:bLIN:state_1\ * 
              !\LIN_1:bLIN:state_0\
            + \LIN_1:bLIN:ctrl_blin_start\ * !\LIN_1:bLIN:state_2\ * 
              \LIN_1:bLIN:state_1\ * !\LIN_1:bLIN:state_0\ * Net_181_SYNCOUT
            + \LIN_1:bLIN:ctrl_blin_start\ * \LIN_1:bLIN:state_2\ * 
              !\LIN_1:bLIN:state_1\ * \LIN_1:bLIN:state_0\
        );
        Output = \LIN_1:bLIN:state_2\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LIN_1:bLIN:break_flag\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LIN_1:bLIN:break_flag\ * \LIN_1:bLIN:ctrl_blin_start\ * 
              !\LIN_1:bLIN:state_2\ * !\LIN_1:bLIN:state_1\ * 
              \LIN_1:bLIN:state_0\ * \LIN_1:bLIN:cmp_a0_d0\
            + !\LIN_1:bLIN:break_flag\ * \LIN_1:bLIN:ctrl_blin_start\ * 
              !\LIN_1:bLIN:state_2\ * \LIN_1:bLIN:state_1\ * 
              !\LIN_1:bLIN:state_0\ * \LIN_1:bLIN:cmp_a0_d0\
            + \LIN_1:bLIN:break_flag\ * !\LIN_1:bLIN:ctrl_blin_start\
            + \LIN_1:bLIN:break_flag\ * !\LIN_1:bLIN:state_2\ * 
              \LIN_1:bLIN:state_1\ * \LIN_1:bLIN:state_0\
        );
        Output = \LIN_1:bLIN:break_flag\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_42, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_39) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = Net_42 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_39) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare2\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_39 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\LIN_1:UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LIN_1:UART:BUART:rx_load_fifo\ * 
              \LIN_1:UART:BUART:rx_fifofull\
        );
        Output = \LIN_1:UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_43, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_43 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\LIN_1:UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LIN_1:Net_630\ * MODIN3_0
            + MODIN3_1
        );
        Output = \LIN_1:UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LIN_1:UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LIN_1:UART:BUART:rx_fifonotempty\ * 
              \LIN_1:UART:BUART:rx_state_stop1_reg\
        );
        Output = \LIN_1:UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LIN_1:UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 1 pterm
        (
              !\LIN_1:UART:BUART:txbitcount_2\ * 
              !\LIN_1:UART:BUART:txbitcount_1\ * 
              !\LIN_1:UART:BUART:txbitcount_0\
        );
        Output = \LIN_1:UART:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }
}

statusicell: Name =\LIN_1:UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \LIN_1:Net_704\ ,
        status_5 => \LIN_1:UART:BUART:rx_status_5\ ,
        status_4 => \LIN_1:UART:BUART:rx_status_4\ ,
        status_3 => \LIN_1:UART:BUART:rx_status_3\ ,
        interrupt => \LIN_1:Net_562\ ,
        clk_en => \LIN_1:Net_622\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\LIN_1:Net_622\)

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LIN_1:UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 4 pterms
        (
              !\LIN_1:UART:BUART:rx_state_0\ * 
              \LIN_1:UART:BUART:rx_bitclk_enable\ * 
              !\LIN_1:UART:BUART:rx_state_3\ * \LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:Net_630\ * !MODIN3_1 * 
              !\LIN_1:UART:BUART:rx_address_detected\
            + !\LIN_1:UART:BUART:rx_state_0\ * 
              \LIN_1:UART:BUART:rx_bitclk_enable\ * 
              !\LIN_1:UART:BUART:rx_state_3\ * \LIN_1:UART:BUART:rx_state_2\ * 
              !MODIN3_1 * !MODIN3_0 * !\LIN_1:UART:BUART:rx_address_detected\
            + \LIN_1:UART:BUART:rx_state_0\ * !\LIN_1:UART:BUART:rx_state_3\ * 
              !\LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:UART:BUART:rx_address_detected\ * !MODIN6_6 * !MODIN6_5
            + \LIN_1:UART:BUART:rx_state_0\ * !\LIN_1:UART:BUART:rx_state_3\ * 
              !\LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:UART:BUART:rx_address_detected\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \LIN_1:UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LIN_1:UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIN_1:UART:BUART:rx_state_0\ * !\LIN_1:UART:BUART:rx_state_3\ * 
              !\LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:UART:BUART:rx_address_detected\
        );
        Output = \LIN_1:UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LIN_1:UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 5 pterms
        (
              !\LIN_1:UART:BUART:rx_state_0\ * 
              \LIN_1:UART:BUART:rx_bitclk_enable\ * 
              \LIN_1:UART:BUART:rx_state_3\ * 
              !\LIN_1:UART:BUART:rx_address_detected\
            + !\LIN_1:UART:BUART:rx_state_0\ * 
              \LIN_1:UART:BUART:rx_bitclk_enable\ * 
              \LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:UART:BUART:rx_address_detected\
            + !\LIN_1:UART:BUART:rx_state_0\ * !\LIN_1:UART:BUART:rx_state_3\ * 
              !\LIN_1:UART:BUART:rx_state_2\ * !\LIN_1:Net_630\ * 
              !\LIN_1:UART:BUART:rx_address_detected\ * 
              \LIN_1:UART:BUART:rx_last\
            + \LIN_1:UART:BUART:rx_state_0\ * !\LIN_1:UART:BUART:rx_state_3\ * 
              !\LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:UART:BUART:rx_address_detected\ * !MODIN6_6 * !MODIN6_5
            + \LIN_1:UART:BUART:rx_state_0\ * !\LIN_1:UART:BUART:rx_state_3\ * 
              !\LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:UART:BUART:rx_address_detected\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \LIN_1:UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LIN_1:UART:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LIN_1:UART:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LIN_1:UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 3 pterms
        (
              !\LIN_1:UART:BUART:rx_state_0\ * 
              \LIN_1:UART:BUART:rx_bitclk_enable\ * 
              \LIN_1:UART:BUART:rx_state_3\ * \LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:UART:BUART:rx_address_detected\
            + \LIN_1:UART:BUART:rx_state_0\ * !\LIN_1:UART:BUART:rx_state_3\ * 
              !\LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:UART:BUART:rx_address_detected\ * !MODIN6_6 * !MODIN6_5
            + \LIN_1:UART:BUART:rx_state_0\ * !\LIN_1:UART:BUART:rx_state_3\ * 
              !\LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:UART:BUART:rx_address_detected\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \LIN_1:UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LIN_1:UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 3 pterms
        (
              !\LIN_1:UART:BUART:rx_state_0\ * 
              \LIN_1:UART:BUART:rx_bitclk_enable\ * 
              \LIN_1:UART:BUART:rx_state_3\ * !\LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:UART:BUART:rx_address_detected\
            + \LIN_1:UART:BUART:rx_state_0\ * !\LIN_1:UART:BUART:rx_state_3\ * 
              !\LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:UART:BUART:rx_address_detected\ * !MODIN6_6 * !MODIN6_5
            + \LIN_1:UART:BUART:rx_state_0\ * !\LIN_1:UART:BUART:rx_state_3\ * 
              !\LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:UART:BUART:rx_address_detected\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \LIN_1:UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LIN_1:UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 1 pterm
        !(
              !\LIN_1:UART:BUART:rx_state_0\ * \LIN_1:UART:BUART:rx_state_3\ * 
              \LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:UART:BUART:rx_address_detected\
        );
        Output = \LIN_1:UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LIN_1:UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 2 pterms
        (
              !\LIN_1:UART:BUART:rx_state_0\ * 
              \LIN_1:UART:BUART:rx_bitclk_enable\ * 
              \LIN_1:UART:BUART:rx_state_3\ * \LIN_1:UART:BUART:rx_state_2\ * 
              !\LIN_1:Net_630\ * !MODIN3_1 * 
              !\LIN_1:UART:BUART:rx_address_detected\
            + !\LIN_1:UART:BUART:rx_state_0\ * 
              \LIN_1:UART:BUART:rx_bitclk_enable\ * 
              \LIN_1:UART:BUART:rx_state_3\ * \LIN_1:UART:BUART:rx_state_2\ * 
              !MODIN3_1 * !MODIN3_0 * !\LIN_1:UART:BUART:rx_address_detected\
        );
        Output = \LIN_1:UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\LIN_1:UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \LIN_1:Net_704\ ,
        cs_addr_2 => \LIN_1:UART:BUART:rx_address_detected\ ,
        cs_addr_1 => \LIN_1:UART:BUART:rx_state_0\ ,
        cs_addr_0 => \LIN_1:UART:BUART:rx_bitclk_enable\ ,
        route_si => \LIN_1:UART:BUART:rx_postpoll\ ,
        f0_load => \LIN_1:UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \LIN_1:UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \LIN_1:UART:BUART:rx_fifofull\ ,
        clk_en => \LIN_1:Net_622\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\LIN_1:Net_622\)

count7cell: Name =\LIN_1:UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \LIN_1:Net_704\ ,
        load => \LIN_1:UART:BUART:rx_counter_load\ ,
        count_6 => MODIN6_6 ,
        count_5 => MODIN6_5 ,
        count_4 => MODIN6_4 ,
        count_3 => MODIN6_3 ,
        count_2 => \LIN_1:UART:BUART:rx_count_2\ ,
        count_1 => \LIN_1:UART:BUART:rx_count_1\ ,
        count_0 => \LIN_1:UART:BUART:rx_count_0\ ,
        tc => \LIN_1:UART:BUART:rx_count7_tc\ ,
        clk_en => \LIN_1:Net_622\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\LIN_1:Net_622\)

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\LIN_1:UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIN_1:UART:BUART:txbitcount_2\ * 
              !\LIN_1:UART:BUART:txbitcount_1\ * 
              !\LIN_1:UART:BUART:txbitcount_0\
        );
        Output = \LIN_1:UART:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LIN_1:UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 1 pterm
        (
              \LIN_1:Net_630\
        );
        Output = \LIN_1:UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LIN_1:UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 4 pterms
        (
              !\LIN_1:UART:BUART:tx_state_1\ * !\LIN_1:UART:BUART:tx_state_0\ * 
              !\LIN_1:UART:BUART:tx_fifo_empty\ * 
              !\LIN_1:UART:BUART:tx_state_2\
            + !\LIN_1:UART:BUART:tx_state_1\ * !\LIN_1:UART:BUART:tx_state_0\ * 
              !\LIN_1:UART:BUART:tx_fifo_empty\ * 
              \LIN_1:UART:BUART:tx_bitclk\
            + \LIN_1:UART:BUART:tx_state_1\ * \LIN_1:UART:BUART:tx_state_0\ * 
              \LIN_1:UART:BUART:tx_fifo_empty\ * \LIN_1:UART:BUART:tx_bitclk\
            + \LIN_1:UART:BUART:tx_state_0\ * !\LIN_1:UART:BUART:tx_state_2\ * 
              \LIN_1:UART:BUART:tx_bitclk\
        );
        Output = \LIN_1:UART:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LIN_1:UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 5 pterms
        (
              \LIN_1:UART:BUART:txn\ * \LIN_1:UART:BUART:tx_state_1\ * 
              !\LIN_1:UART:BUART:tx_bitclk\
            + \LIN_1:UART:BUART:txn\ * \LIN_1:UART:BUART:tx_state_2\
            + !\LIN_1:UART:BUART:tx_state_1\ * \LIN_1:UART:BUART:tx_state_0\ * 
              !\LIN_1:UART:BUART:tx_shift_out\ * 
              !\LIN_1:UART:BUART:tx_state_2\
            + !\LIN_1:UART:BUART:tx_state_1\ * \LIN_1:UART:BUART:tx_state_0\ * 
              !\LIN_1:UART:BUART:tx_state_2\ * !\LIN_1:UART:BUART:tx_bitclk\
            + \LIN_1:UART:BUART:tx_state_1\ * !\LIN_1:UART:BUART:tx_state_0\ * 
              !\LIN_1:UART:BUART:tx_shift_out\ * 
              !\LIN_1:UART:BUART:tx_state_2\ * \LIN_1:UART:BUART:tx_bitclk\ * 
              !\LIN_1:UART:BUART:tx_counter_tc\
        );
        Output = \LIN_1:UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LIN_1:UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 1 pterm
        (
              !\LIN_1:UART:BUART:rx_count_2\ * !\LIN_1:UART:BUART:rx_count_1\ * 
              !\LIN_1:UART:BUART:rx_count_0\
        );
        Output = \LIN_1:UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LIN_1:UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIN_1:UART:BUART:tx_state_1\ * !\LIN_1:UART:BUART:tx_state_0\ * 
              \LIN_1:UART:BUART:tx_fifo_empty\ * 
              \LIN_1:UART:BUART:tx_state_2\ * \LIN_1:UART:BUART:tx_bitclk\
        );
        Output = \LIN_1:UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\LIN_1:UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \LIN_1:Net_704\ ,
        cs_addr_2 => \LIN_1:UART:BUART:tx_state_1\ ,
        cs_addr_1 => \LIN_1:UART:BUART:tx_state_0\ ,
        cs_addr_0 => \LIN_1:UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \LIN_1:UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \LIN_1:UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \LIN_1:UART:BUART:tx_fifo_empty\ ,
        clk_en => \LIN_1:Net_622\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\LIN_1:Net_622\)

statusicell: Name =\LIN_1:UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \LIN_1:Net_704\ ,
        status_3 => \LIN_1:UART:BUART:tx_fifo_notfull\ ,
        status_2 => \LIN_1:UART:BUART:tx_status_2\ ,
        status_1 => \LIN_1:UART:BUART:tx_fifo_empty\ ,
        status_0 => \LIN_1:UART:BUART:tx_status_0\ ,
        clk_en => \LIN_1:Net_622\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\LIN_1:Net_622\)

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LIN_1:bLIN:state_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \LIN_1:bLIN:break_flag\ * \LIN_1:bLIN:ctrl_blin_start\ * 
              \LIN_1:bLIN:state_0\ * Net_181_SYNCOUT
            + \LIN_1:bLIN:ctrl_blin_start\ * !\LIN_1:bLIN:f0_fifo_full\ * 
              \LIN_1:bLIN:state_2\ * \LIN_1:bLIN:state_1\
            + \LIN_1:bLIN:ctrl_blin_start\ * !\LIN_1:bLIN:state_2\ * 
              \LIN_1:bLIN:state_1\ * !Net_181_SYNCOUT
            + \LIN_1:bLIN:ctrl_blin_start\ * \LIN_1:bLIN:state_2\ * 
              \LIN_1:bLIN:state_0\
            + \LIN_1:bLIN:ctrl_blin_start\ * \LIN_1:bLIN:state_1\ * 
              \LIN_1:bLIN:state_0\
        );
        Output = \LIN_1:bLIN:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LIN_1:bLIN:rxd_mux_ctrl\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LIN_1:bLIN:ctrl_blin_start\ * \LIN_1:bLIN:f0_fifo_full\
            + \LIN_1:bLIN:ctrl_blin_start\ * \LIN_1:bLIN:rxd_mux_ctrl\ * 
              !\LIN_1:bLIN:ctrl_rxd_dis\
        );
        Output = \LIN_1:bLIN:rxd_mux_ctrl\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LIN_1:Net_630\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \LIN_1:bLIN:rxd_mux_ctrl\ * !Net_181_SYNCOUT
        );
        Output = \LIN_1:Net_630\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LIN_1:bLIN:state_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LIN_1:bLIN:break_flag\ * \LIN_1:bLIN:ctrl_blin_start\ * 
              !\LIN_1:bLIN:state_2\ * !\LIN_1:bLIN:state_1\ * 
              \LIN_1:bLIN:state_0\
            + \LIN_1:bLIN:break_flag\ * \LIN_1:bLIN:ctrl_blin_start\ * 
              !\LIN_1:bLIN:state_2\ * \LIN_1:bLIN:state_1\ * 
              !\LIN_1:bLIN:state_0\
            + \LIN_1:bLIN:break_flag\ * \LIN_1:bLIN:ctrl_blin_start\ * 
              \LIN_1:bLIN:state_2\ * \LIN_1:bLIN:state_1\ * 
              \LIN_1:bLIN:state_0\
            + \LIN_1:bLIN:ctrl_blin_start\ * !\LIN_1:bLIN:f0_fifo_full\ * 
              \LIN_1:bLIN:state_2\ * \LIN_1:bLIN:state_1\ * !Net_181_SYNCOUT
            + \LIN_1:bLIN:ctrl_blin_start\ * !\LIN_1:bLIN:state_2\ * 
              !\LIN_1:bLIN:state_1\ * !Net_181_SYNCOUT
            + \LIN_1:bLIN:ctrl_blin_start\ * !\LIN_1:bLIN:state_2\ * 
              \LIN_1:bLIN:state_1\ * Net_181_SYNCOUT
            + \LIN_1:bLIN:ctrl_blin_start\ * \LIN_1:bLIN:state_2\ * 
              \LIN_1:bLIN:state_1\ * \LIN_1:bLIN:state_0\ * !Net_181_SYNCOUT
        );
        Output = \LIN_1:bLIN:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LIN_1:bLIN:f0_load\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LIN_1:bLIN:state_2\ * \LIN_1:bLIN:state_1\ * 
              !\LIN_1:bLIN:state_0\ * !\LIN_1:bLIN:a0_is_zero\
        );
        Output = \LIN_1:bLIN:f0_load\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\LIN_1:bLIN:LINDp:u0\
    PORT MAP (
        clock => \LIN_1:Net_704\ ,
        cs_addr_2 => \LIN_1:bLIN:state_2\ ,
        cs_addr_1 => \LIN_1:bLIN:state_1\ ,
        cs_addr_0 => \LIN_1:bLIN:state_0\ ,
        f0_load => \LIN_1:bLIN:f0_load\ ,
        f1_load => \LIN_1:bLIN:f1_load\ ,
        ce0_comb => \LIN_1:bLIN:cmp_a0_d0\ ,
        z0_comb => \LIN_1:bLIN:a0_is_zero\ ,
        f0_blk_stat_comb => \LIN_1:bLIN:f0_fifo_full\ ,
        f1_bus_stat_comb => \LIN_1:bLIN:f1_not_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001010000001000000100000010101000010000001010100001000000000000000000000010101000010000000011000000010000001000000100000011111111111111111111111111111111000000000000000000001001000000000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_16 ,
        control_7 => \PWM_2:PWMUDB:control_7\ ,
        control_6 => \PWM_2:PWMUDB:control_6\ ,
        control_5 => \PWM_2:PWMUDB:control_5\ ,
        control_4 => \PWM_2:PWMUDB:control_4\ ,
        control_3 => \PWM_2:PWMUDB:control_3\ ,
        control_2 => \PWM_2:PWMUDB:control_2\ ,
        control_1 => \PWM_2:PWMUDB:control_1\ ,
        control_0 => \PWM_2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * \UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ ,
        interrupt => Net_190 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_2:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp2_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_2:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_2:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_2:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:prevCompare2\ * \PWM_2:PWMUDB:cmp2_less\
        );
        Output = \PWM_2:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_16 ,
        cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_2:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_2:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_16 ,
        status_5 => \PWM_2:PWMUDB:status_5\ ,
        status_3 => \PWM_2:PWMUDB:status_3\ ,
        status_2 => \PWM_2:PWMUDB:tc_i\ ,
        status_1 => \PWM_2:PWMUDB:status_1\ ,
        status_0 => \PWM_2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_182, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIN_1:UART:BUART:txn\ * !\LIN_1:bLIN:ctrl_txd_dis\
        );
        Output = Net_182 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LIN_1:UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LIN_1:UART:BUART:tx_fifo_notfull\
        );
        Output = \LIN_1:UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LIN_1:bLIN:edge_detect\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LIN_1:bLIN:rxd_reg\ * Net_181_SYNCOUT
            + \LIN_1:bLIN:rxd_reg\ * !Net_181_SYNCOUT
        );
        Output = \LIN_1:bLIN:edge_detect\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN3_1, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 3 pterms
        (
              !\LIN_1:UART:BUART:rx_count_2\ * !\LIN_1:UART:BUART:rx_count_1\ * 
              !\LIN_1:Net_630\ * MODIN3_1
            + !\LIN_1:UART:BUART:rx_count_2\ * !\LIN_1:UART:BUART:rx_count_1\ * 
              \LIN_1:Net_630\ * !MODIN3_1 * MODIN3_0
            + !\LIN_1:UART:BUART:rx_count_2\ * !\LIN_1:UART:BUART:rx_count_1\ * 
              MODIN3_1 * !MODIN3_0
        );
        Output = MODIN3_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_2:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:final_kill_reg\
        );
        Output = \PWM_2:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN3_0, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: PosEdge(\LIN_1:Net_622\)
        Main Equation            : 2 pterms
        (
              !\LIN_1:UART:BUART:rx_count_2\ * !\LIN_1:UART:BUART:rx_count_1\ * 
              !\LIN_1:Net_630\ * MODIN3_0
            + !\LIN_1:UART:BUART:rx_count_2\ * !\LIN_1:UART:BUART:rx_count_1\ * 
              \LIN_1:Net_630\ * !MODIN3_0
        );
        Output = MODIN3_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_185, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_185 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        cl0_comb => \UART_1:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LIN_1:bLIN:StsReg\
    PORT MAP (
        clock => \LIN_1:Net_704\ ,
        status_3 => \LIN_1:bLIN:f1_not_empty\ ,
        status_2 => \LIN_1:bLIN:inact_state_2\ ,
        status_1 => \LIN_1:bLIN:edge_detect\ ,
        status_0 => \LIN_1:bLIN:break_pulse\ ,
        interrupt => \LIN_1:Net_600\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LIN_1:bLIN:CtrlReg\
    PORT MAP (
        clock => \LIN_1:Net_704\ ,
        control_7 => \LIN_1:bLIN:control_7\ ,
        control_6 => \LIN_1:bLIN:control_6\ ,
        control_5 => \LIN_1:bLIN:control_5\ ,
        control_4 => \LIN_1:bLIN:control_4\ ,
        control_3 => \LIN_1:bLIN:control_3\ ,
        control_2 => \LIN_1:bLIN:ctrl_rxd_dis\ ,
        control_1 => \LIN_1:bLIN:ctrl_txd_dis\ ,
        control_0 => \LIN_1:bLIN:ctrl_blin_start\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=4, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\LIN_1:bLIN:f1_load\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LIN_1:bLIN:f0_fifo_full\ * \LIN_1:bLIN:state_2\ * 
              \LIN_1:bLIN:state_1\ * !\LIN_1:bLIN:state_0\
        );
        Output = \LIN_1:bLIN:f1_load\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\LIN_1:Net_622\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \LIN_1:Net_622\ (fanout=22)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Cnt8:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt8:CounterUDB:overflow\ * 
              !\QuadDec_1:Cnt8:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_1:Cnt8:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Cnt8:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt8:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt8:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LIN_1:bLIN:break_pulse\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LIN_1:bLIN:state_2\ * !\LIN_1:bLIN:state_1\ * 
              \LIN_1:bLIN:state_0\ * \LIN_1:bLIN:cmp_a0_d0\
            + !\LIN_1:bLIN:state_2\ * \LIN_1:bLIN:state_1\ * 
              !\LIN_1:bLIN:state_0\ * \LIN_1:bLIN:cmp_a0_d0\
        );
        Output = \LIN_1:bLIN:break_pulse\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =rori_A(0)_SYNC
    PORT MAP (
        in => Net_196 ,
        out => Net_196_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =rori_i(0)_SYNC
    PORT MAP (
        in => Net_198 ,
        out => Net_198_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:bQuadDec:index_delayed_0\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_198_SYNCOUT
        );
        Output = \QuadDec_1:bQuadDec:index_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Cnt8:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_1:Cnt8:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Cnt8:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt8:CounterUDB:cmp_out_i\ * 
              !\QuadDec_1:Cnt8:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Cnt8:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =L_RXD_1(0)_SYNC
    PORT MAP (
        in => Net_181 ,
        out => Net_181_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\
            + \QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_197_SYNCOUT
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\
            + \QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_196_SYNCOUT
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:index_filt\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:index_delayed_0\ * 
              !\QuadDec_1:bQuadDec:index_delayed_1\ * 
              !\QuadDec_1:bQuadDec:index_delayed_2\ * 
              \QuadDec_1:bQuadDec:index_filt\
            + \QuadDec_1:bQuadDec:index_delayed_0\ * 
              \QuadDec_1:bQuadDec:index_delayed_1\ * 
              \QuadDec_1:bQuadDec:index_delayed_2\ * 
              !\QuadDec_1:bQuadDec:index_filt\
        );
        Output = \QuadDec_1:bQuadDec:index_filt\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:index_delayed_2\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:index_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:index_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:bQuadDec:index_delayed_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:index_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:index_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Cnt8:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt8:CounterUDB:underflow\
        );
        Output = \QuadDec_1:Cnt8:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LIN_1:bLIN:inact_state_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LIN_1:bLIN:ctrl_blin_start\ * !\LIN_1:bLIN:inact_state_2\ * 
              !\LIN_1:bLIN:inact_state_1\ * \LIN_1:bLIN:inact_state_0\ * 
              \LIN_1:bLIN:inact_ff_detect\ * Net_181_SYNCOUT
            + \LIN_1:bLIN:ctrl_blin_start\ * !\LIN_1:bLIN:inact_state_2\ * 
              \LIN_1:bLIN:inact_state_1\ * !\LIN_1:bLIN:inact_state_0\ * 
              Net_181_SYNCOUT
            + \LIN_1:bLIN:ctrl_blin_start\ * !\LIN_1:bLIN:inact_state_2\ * 
              \LIN_1:bLIN:inact_state_1\ * \LIN_1:bLIN:inact_cmp_d1\ * 
              Net_181_SYNCOUT
        );
        Output = \LIN_1:bLIN:inact_state_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LIN_1:bLIN:inact_state_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LIN_1:bLIN:ctrl_blin_start\ * !\LIN_1:bLIN:inact_state_2\ * 
              !\LIN_1:bLIN:inact_state_1\ * Net_181_SYNCOUT
            + \LIN_1:bLIN:ctrl_blin_start\ * !\LIN_1:bLIN:inact_state_2\ * 
              \LIN_1:bLIN:inact_state_0\ * !\LIN_1:bLIN:inact_cmp_d1\ * 
              Net_181_SYNCOUT
        );
        Output = \LIN_1:bLIN:inact_state_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LIN_1:bLIN:inact_detect\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LIN_1:bLIN:ctrl_blin_start\ * \LIN_1:bLIN:inact_detect\ * 
              !\LIN_1:bLIN:inact_state_2\ * !\LIN_1:bLIN:inact_state_1\ * 
              !\LIN_1:bLIN:inact_state_0\
        );
        Output = \LIN_1:bLIN:inact_detect\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LIN_1:bLIN:inact_state_2\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LIN_1:bLIN:ctrl_blin_start\ * !\LIN_1:bLIN:inact_state_2\ * 
              \LIN_1:bLIN:inact_state_1\ * !\LIN_1:bLIN:inact_state_0\ * 
              \LIN_1:bLIN:inact_cmp_d0\ * Net_181_SYNCOUT
        );
        Output = \LIN_1:bLIN:inact_state_2\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\LIN_1:bLIN:InactFSM:BusInactDp:u0\
    PORT MAP (
        clock => \LIN_1:Net_704\ ,
        cs_addr_2 => \LIN_1:bLIN:inact_state_2\ ,
        cs_addr_1 => \LIN_1:bLIN:inact_state_1\ ,
        cs_addr_0 => \LIN_1:bLIN:inact_state_0\ ,
        ce0_comb => \LIN_1:bLIN:inact_cmp_d0\ ,
        f0_comb => \LIN_1:bLIN:inact_ff_detect\ ,
        ce1_comb => \LIN_1:bLIN:inact_cmp_d1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000100000010000000011000000010000000000000000000000000000000000001010100001010000000000000000000011111111111111111111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =rori_B(0)_SYNC
    PORT MAP (
        in => Net_197 ,
        out => Net_197_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\LIN_1:bLIN:rxd_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LIN_1:Net_704\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_181_SYNCOUT
        );
        Output = \LIN_1:bLIN:rxd_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Cnt8:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt8:CounterUDB:underflow\ * 
              !\QuadDec_1:Cnt8:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_1:Cnt8:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Net_530\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_283\ * \QuadDec_1:Net_1251\
        );
        Output = \QuadDec_1:Net_530\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_1251\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251_split\
        );
        Output = \QuadDec_1:Net_1251\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec_1:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        reset => \QuadDec_1:Net_1260\ ,
        clock => Net_199 ,
        status_6 => \QuadDec_1:Cnt8:CounterUDB:status_6\ ,
        status_5 => \QuadDec_1:Cnt8:CounterUDB:status_5\ ,
        status_3 => \QuadDec_1:Cnt8:CounterUDB:status_3\ ,
        status_2 => \QuadDec_1:Cnt8:CounterUDB:status_2\ ,
        status_1 => \QuadDec_1:Cnt8:CounterUDB:underflow\ ,
        status_0 => \QuadDec_1:Cnt8:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_1260\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:error\
            + \QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:index_filt\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Cnt8:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:Cnt8:CounterUDB:overflow\ * 
              !\QuadDec_1:Cnt8:CounterUDB:underflow\
        );
        Output = \QuadDec_1:Cnt8:CounterUDB:reload\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Net_283\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Cnt8:CounterUDB:overflow\ * 
              !\QuadDec_1:Cnt8:CounterUDB:underflow\
        );
        Output = \QuadDec_1:Net_283\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_1203\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:Net_1203\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1260\ * \QuadDec_1:Net_1203\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:index_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Cnt8:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt8:CounterUDB:control_7\ * 
              !\QuadDec_1:Cnt8:CounterUDB:count_stored_i\ * 
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt8:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Cnt8:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt8:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Net_611\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_283\ * !\QuadDec_1:Net_1251\
        );
        Output = \QuadDec_1:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_199 ,
        cs_addr_2 => \QuadDec_1:Net_1251\ ,
        cs_addr_1 => \QuadDec_1:Cnt8:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_1:Cnt8:CounterUDB:reload\ ,
        z0_comb => \QuadDec_1:Cnt8:CounterUDB:underflow\ ,
        f0_comb => \QuadDec_1:Cnt8:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_1:Cnt8:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_1:Cnt8:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_1:Cnt8:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\QuadDec_1:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_199 ,
        status_3 => \QuadDec_1:bQuadDec:error\ ,
        status_2 => \QuadDec_1:Net_1260\ ,
        status_1 => \QuadDec_1:Net_611\ ,
        status_0 => \QuadDec_1:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_1:Cnt8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_199 ,
        control_7 => \QuadDec_1:Cnt8:CounterUDB:control_7\ ,
        control_6 => \QuadDec_1:Cnt8:CounterUDB:control_6\ ,
        control_5 => \QuadDec_1:Cnt8:CounterUDB:control_5\ ,
        control_4 => \QuadDec_1:Cnt8:CounterUDB:control_4\ ,
        control_3 => \QuadDec_1:Cnt8:CounterUDB:control_3\ ,
        control_2 => \QuadDec_1:Cnt8:CounterUDB:control_2\ ,
        control_1 => \QuadDec_1:Cnt8:CounterUDB:control_1\ ,
        control_0 => \QuadDec_1:Cnt8:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\LIN_1:BLIN_ISR\
        PORT MAP (
            interrupt => \LIN_1:Net_600\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\LIN_1:UART_ISR\
        PORT MAP (
            interrupt => \LIN_1:Net_562\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =\UART_1:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_190 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_227_local );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_221 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=6]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_185 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = rori_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => rori_A(0)__PA ,
        fb => Net_196 ,
        pad => rori_A(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = rori_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => rori_B(0)__PA ,
        fb => Net_197 ,
        pad => rori_B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = rori_i(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => rori_i(0)__PA ,
        fb => Net_198 ,
        pad => rori_i(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = L_RXD_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => L_RXD_1(0)__PA ,
        fb => Net_181 ,
        pad => L_RXD_1(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = limit_right(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => limit_right(0)__PA ,
        pad => limit_right(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = limit_left(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => limit_left(0)__PA ,
        pad => limit_left(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_6(0)__PA ,
        pad => Pin_6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Position_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Position_1(0)__PA ,
        analog_term => Net_210 ,
        pad => Position_1(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=4]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        input => Net_42 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        input => Net_43 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        input => Net_41 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_4(0)__PA ,
        input => Net_44 ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

Port 6 is empty
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = L_TXD_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => L_TXD_1(0)__PA ,
        input => Net_182 ,
        pad => L_TXD_1(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \ADC_DelSig_1:Net_93\ ,
            dclk_0 => \ADC_DelSig_1:Net_93_local\ ,
            dclk_glb_1 => Net_199 ,
            dclk_1 => Net_199_local ,
            aclk_glb_0 => \ADC_DelSig_1:Net_488\ ,
            aclk_0 => \ADC_DelSig_1:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_DelSig_1:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_DelSig_1:Net_488_adig_local\ ,
            dclk_glb_2 => \LIN_1:Net_704\ ,
            dclk_2 => \LIN_1:Net_704_local\ ,
            dclk_glb_3 => \UART_1:Net_9\ ,
            dclk_3 => \UART_1:Net_9_local\ ,
            dclk_glb_4 => Net_39 ,
            dclk_4 => Net_39_local ,
            dclk_glb_5 => Net_16 ,
            dclk_5 => Net_16_local ,
            dclk_glb_6 => Net_227 ,
            dclk_6 => Net_227_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: 
    DS Modulator @ [FFB(DSM,0)]: 
    dsmodcell: Name =\ADC_DelSig_1:DSM\
        PORT MAP (
            aclock => \ADC_DelSig_1:Net_488\ ,
            vplus => Net_210 ,
            vminus => \ADC_DelSig_1:Net_520\ ,
            reset_dec => \ADC_DelSig_1:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig_1:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig_1:Net_573\ ,
            ext_pin_2 => \ADC_DelSig_1:Net_41\ ,
            ext_vssa => \ADC_DelSig_1:Net_109\ ,
            qtz_ref => \ADC_DelSig_1:Net_677\ ,
            dec_clock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig_1:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig_1:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig_1:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig_1:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig_1:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig_1:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig_1:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig_1:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 12
        }
Fixed Function block hod @ [FFB(Decimator,0)]: 
    Decimator Block @ [FFB(Decimator,0)]: 
    decimatorcell: Name =\ADC_DelSig_1:DEC\
        PORT MAP (
            aclock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig_1:mod_reset\ ,
            interrupt => Net_221 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: 
    Vref Block @ [FFB(Vref,6)]: 
    vrefcell: Name =\ADC_DelSig_1:vRef_2\
        PORT MAP (
            vout => \ADC_DelSig_1:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_DelSig_1:AMux\
        PORT MAP (
            muxin_1 => \ADC_DelSig_1:Net_690\ ,
            muxin_0 => \ADC_DelSig_1:Net_244\ ,
            vout => \ADC_DelSig_1:Net_520\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+----------------
   0 |   6 |     * |      NONE |         CMOS_OUT |        Tx_1(0) | In(Net_185)
-----+-----+-------+-----------+------------------+----------------+----------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |      rori_A(0) | FB(Net_196)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |      rori_B(0) | FB(Net_197)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |      rori_i(0) | FB(Net_198)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |     L_RXD_1(0) | FB(Net_181)
-----+-----+-------+-----------+------------------+----------------+----------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL | limit_right(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |  limit_left(0) | 
     |   4 |     * |      NONE |    RES_PULL_DOWN |       Pin_6(0) | 
     |   6 |     * |      NONE |      HI_Z_ANALOG |  Position_1(0) | Analog(Net_210)
-----+-----+-------+-----------+------------------+----------------+----------------
   5 |   4 |     * |      NONE |         CMOS_OUT |       Pin_2(0) | In(Net_42)
     |   5 |     * |      NONE |         CMOS_OUT |       Pin_3(0) | In(Net_43)
     |   6 |     * |      NONE |         CMOS_OUT |       Pin_1(0) | In(Net_41)
     |   7 |     * |      NONE |         CMOS_OUT |       Pin_4(0) | In(Net_44)
-----+-----+-------+-----------+------------------+----------------+----------------
  12 |   0 |     * |      NONE |         CMOS_OUT |     L_TXD_1(0) | In(Net_182)
------------------------------------------------------------------------------------
</CYPRESSTAG>
Info: plm.M0038: The pin named rori_B(0) at location P3[2] prevents usage of special purposes: DSM:ExtVref. (App=cydsfit)
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.010ms
Digital Placement phase: Elapsed time ==> 4s.870ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.740ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.551ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.210ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: roboconn_MT_arm_timing.html: Warning-1366: Setup time violation found in a path from clock ( Clock_3 ) to clock ( Clock_3 ). (File=C:\Users\tatsuya\Desktop\auto_machine\auto_motor_r\roboconn_MT_arm.cydsn\roboconn_MT_arm_timing.html)
Timing report is in roboconn_MT_arm_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.430ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.420ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 14s.921ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 15s.071ms
API generation phase: Elapsed time ==> 8s.211ms
Dependency generation phase: Elapsed time ==> 0s.090ms
Cleanup phase: Elapsed time ==> 0s.000ms
