// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_41 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
input  [17:0] p_read22;
input  [17:0] p_read23;
output  [11:0] ap_return;
input   ap_ce;

reg   [17:0] p_read2332_reg_1409;
wire    ap_block_pp0_stage0_11001;
reg   [17:0] p_read2332_reg_1409_pp0_iter1_reg;
reg   [17:0] p_read2332_reg_1409_pp0_iter2_reg;
wire   [0:0] icmp_ln86_fu_420_p2;
reg   [0:0] icmp_ln86_reg_1415;
reg   [0:0] icmp_ln86_reg_1415_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1415_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1415_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1074_fu_426_p2;
reg   [0:0] icmp_ln86_1074_reg_1426;
wire   [0:0] icmp_ln86_1075_fu_432_p2;
reg   [0:0] icmp_ln86_1075_reg_1431;
reg   [0:0] icmp_ln86_1075_reg_1431_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1075_reg_1431_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1076_fu_438_p2;
reg   [0:0] icmp_ln86_1076_reg_1437;
wire   [0:0] icmp_ln86_1077_fu_444_p2;
reg   [0:0] icmp_ln86_1077_reg_1443;
reg   [0:0] icmp_ln86_1077_reg_1443_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1078_fu_450_p2;
reg   [0:0] icmp_ln86_1078_reg_1449;
reg   [0:0] icmp_ln86_1078_reg_1449_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1078_reg_1449_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1078_reg_1449_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1079_fu_456_p2;
reg   [0:0] icmp_ln86_1079_reg_1455;
reg   [0:0] icmp_ln86_1079_reg_1455_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1079_reg_1455_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1079_reg_1455_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1080_fu_462_p2;
reg   [0:0] icmp_ln86_1080_reg_1461;
wire   [0:0] icmp_ln86_1081_fu_468_p2;
reg   [0:0] icmp_ln86_1081_reg_1467;
reg   [0:0] icmp_ln86_1081_reg_1467_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1082_fu_474_p2;
reg   [0:0] icmp_ln86_1082_reg_1473;
reg   [0:0] icmp_ln86_1082_reg_1473_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1082_reg_1473_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1083_fu_480_p2;
reg   [0:0] icmp_ln86_1083_reg_1479;
reg   [0:0] icmp_ln86_1083_reg_1479_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1083_reg_1479_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1083_reg_1479_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1084_fu_486_p2;
reg   [0:0] icmp_ln86_1084_reg_1485;
reg   [0:0] icmp_ln86_1084_reg_1485_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1084_reg_1485_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1084_reg_1485_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1085_fu_492_p2;
reg   [0:0] icmp_ln86_1085_reg_1491;
reg   [0:0] icmp_ln86_1085_reg_1491_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1085_reg_1491_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1085_reg_1491_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1085_reg_1491_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1086_fu_498_p2;
reg   [0:0] icmp_ln86_1086_reg_1497;
reg   [0:0] icmp_ln86_1086_reg_1497_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1086_reg_1497_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1086_reg_1497_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1086_reg_1497_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1086_reg_1497_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1087_fu_504_p2;
reg   [0:0] icmp_ln86_1087_reg_1503;
reg   [0:0] icmp_ln86_1087_reg_1503_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1087_reg_1503_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1087_reg_1503_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1087_reg_1503_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1087_reg_1503_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1087_reg_1503_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1088_fu_510_p2;
reg   [0:0] icmp_ln86_1088_reg_1509;
reg   [0:0] icmp_ln86_1088_reg_1509_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1089_fu_516_p2;
reg   [0:0] icmp_ln86_1089_reg_1514;
wire   [0:0] icmp_ln86_1090_fu_522_p2;
reg   [0:0] icmp_ln86_1090_reg_1519;
reg   [0:0] icmp_ln86_1090_reg_1519_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1091_fu_528_p2;
reg   [0:0] icmp_ln86_1091_reg_1524;
reg   [0:0] icmp_ln86_1091_reg_1524_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1092_fu_534_p2;
reg   [0:0] icmp_ln86_1092_reg_1529;
reg   [0:0] icmp_ln86_1092_reg_1529_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1092_reg_1529_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1093_fu_540_p2;
reg   [0:0] icmp_ln86_1093_reg_1534;
reg   [0:0] icmp_ln86_1093_reg_1534_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1093_reg_1534_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1095_fu_546_p2;
reg   [0:0] icmp_ln86_1095_reg_1539;
reg   [0:0] icmp_ln86_1095_reg_1539_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1095_reg_1539_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1095_reg_1539_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1096_fu_552_p2;
reg   [0:0] icmp_ln86_1096_reg_1544;
reg   [0:0] icmp_ln86_1096_reg_1544_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1096_reg_1544_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1096_reg_1544_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1097_fu_558_p2;
reg   [0:0] icmp_ln86_1097_reg_1549;
reg   [0:0] icmp_ln86_1097_reg_1549_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1097_reg_1549_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1097_reg_1549_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1098_fu_564_p2;
reg   [0:0] icmp_ln86_1098_reg_1554;
reg   [0:0] icmp_ln86_1098_reg_1554_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1098_reg_1554_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1098_reg_1554_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1098_reg_1554_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1100_fu_570_p2;
reg   [0:0] icmp_ln86_1100_reg_1559;
reg   [0:0] icmp_ln86_1100_reg_1559_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1100_reg_1559_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1100_reg_1559_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1100_reg_1559_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1101_fu_576_p2;
reg   [0:0] icmp_ln86_1101_reg_1564;
reg   [0:0] icmp_ln86_1101_reg_1564_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1101_reg_1564_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1101_reg_1564_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1101_reg_1564_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1101_reg_1564_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1102_fu_582_p2;
reg   [0:0] icmp_ln86_1102_reg_1569;
reg   [0:0] icmp_ln86_1102_reg_1569_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1102_reg_1569_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1102_reg_1569_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1102_reg_1569_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1102_reg_1569_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1103_fu_588_p2;
reg   [0:0] icmp_ln86_1103_reg_1574;
reg   [0:0] icmp_ln86_1103_reg_1574_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1103_reg_1574_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1103_reg_1574_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1103_reg_1574_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1103_reg_1574_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1103_reg_1574_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_594_p2;
reg   [0:0] and_ln102_reg_1579;
reg   [0:0] and_ln102_reg_1579_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1579_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_605_p2;
reg   [0:0] and_ln104_reg_1589;
wire   [0:0] and_ln102_1034_fu_610_p2;
reg   [0:0] and_ln102_1034_reg_1595;
wire   [0:0] and_ln104_210_fu_619_p2;
reg   [0:0] and_ln104_210_reg_1602;
wire   [0:0] and_ln102_1038_fu_624_p2;
reg   [0:0] and_ln102_1038_reg_1607;
wire   [0:0] and_ln102_1039_fu_634_p2;
reg   [0:0] and_ln102_1039_reg_1613;
wire   [0:0] or_ln117_fu_650_p2;
reg   [0:0] or_ln117_reg_1619;
wire   [0:0] xor_ln104_fu_656_p2;
reg   [0:0] xor_ln104_reg_1624;
wire   [0:0] and_ln102_1035_fu_661_p2;
reg   [0:0] and_ln102_1035_reg_1630;
wire   [0:0] and_ln104_211_fu_670_p2;
reg   [0:0] and_ln104_211_reg_1636;
reg   [0:0] and_ln104_211_reg_1636_pp0_iter3_reg;
wire   [0:0] and_ln102_1040_fu_680_p2;
reg   [0:0] and_ln102_1040_reg_1642;
wire   [3:0] select_ln117_1045_fu_781_p3;
reg   [3:0] select_ln117_1045_reg_1647;
wire   [0:0] or_ln117_983_fu_788_p2;
reg   [0:0] or_ln117_983_reg_1652;
wire   [0:0] icmp_ln86_1099_fu_800_p2;
reg   [0:0] icmp_ln86_1099_reg_1658;
reg   [0:0] icmp_ln86_1099_reg_1658_pp0_iter4_reg;
wire   [0:0] and_ln102_1033_fu_805_p2;
reg   [0:0] and_ln102_1033_reg_1663;
wire   [0:0] and_ln104_209_fu_814_p2;
reg   [0:0] and_ln104_209_reg_1669;
wire   [0:0] and_ln102_1036_fu_819_p2;
reg   [0:0] and_ln102_1036_reg_1675;
wire   [0:0] and_ln102_1042_fu_833_p2;
reg   [0:0] and_ln102_1042_reg_1681;
wire   [0:0] or_ln117_987_fu_908_p2;
reg   [0:0] or_ln117_987_reg_1687;
wire   [3:0] select_ln117_1051_fu_922_p3;
reg   [3:0] select_ln117_1051_reg_1692;
wire   [0:0] and_ln104_212_fu_935_p2;
reg   [0:0] and_ln104_212_reg_1697;
wire   [0:0] and_ln102_1037_fu_940_p2;
reg   [0:0] and_ln102_1037_reg_1702;
reg   [0:0] and_ln102_1037_reg_1702_pp0_iter5_reg;
wire   [0:0] and_ln104_213_fu_949_p2;
reg   [0:0] and_ln104_213_reg_1709;
reg   [0:0] and_ln104_213_reg_1709_pp0_iter5_reg;
reg   [0:0] and_ln104_213_reg_1709_pp0_iter6_reg;
wire   [0:0] and_ln102_1043_fu_964_p2;
reg   [0:0] and_ln102_1043_reg_1715;
wire   [0:0] or_ln117_992_fu_1047_p2;
reg   [0:0] or_ln117_992_reg_1720;
wire   [4:0] select_ln117_1057_fu_1059_p3;
reg   [4:0] select_ln117_1057_reg_1725;
wire   [0:0] or_ln117_994_fu_1067_p2;
reg   [0:0] or_ln117_994_reg_1730;
wire   [0:0] or_ln117_996_fu_1073_p2;
reg   [0:0] or_ln117_996_reg_1736;
reg   [0:0] or_ln117_996_reg_1736_pp0_iter5_reg;
wire   [0:0] or_ln117_998_fu_1149_p2;
reg   [0:0] or_ln117_998_reg_1744;
wire   [4:0] select_ln117_1063_fu_1162_p3;
reg   [4:0] select_ln117_1063_reg_1749;
wire   [0:0] or_ln117_1002_fu_1224_p2;
reg   [0:0] or_ln117_1002_reg_1754;
wire   [4:0] select_ln117_1067_fu_1238_p3;
reg   [4:0] select_ln117_1067_reg_1759;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_515_fu_600_p2;
wire   [0:0] xor_ln104_517_fu_614_p2;
wire   [0:0] xor_ln104_521_fu_629_p2;
wire   [0:0] and_ln102_1062_fu_639_p2;
wire   [0:0] and_ln102_1047_fu_644_p2;
wire   [0:0] xor_ln104_518_fu_665_p2;
wire   [0:0] xor_ln104_522_fu_675_p2;
wire   [0:0] and_ln102_1063_fu_693_p2;
wire   [0:0] and_ln102_1046_fu_685_p2;
wire   [0:0] xor_ln117_fu_703_p2;
wire   [1:0] zext_ln117_fu_709_p1;
wire   [1:0] select_ln117_fu_713_p3;
wire   [1:0] select_ln117_1040_fu_720_p3;
wire   [0:0] and_ln102_1048_fu_689_p2;
wire   [2:0] zext_ln117_120_fu_727_p1;
wire   [0:0] or_ln117_979_fu_731_p2;
wire   [2:0] select_ln117_1041_fu_736_p3;
wire   [0:0] or_ln117_980_fu_743_p2;
wire   [0:0] and_ln102_1049_fu_698_p2;
wire   [2:0] select_ln117_1042_fu_747_p3;
wire   [0:0] or_ln117_981_fu_755_p2;
wire   [2:0] select_ln117_1043_fu_761_p3;
wire   [2:0] select_ln117_1044_fu_769_p3;
wire   [3:0] zext_ln117_121_fu_777_p1;
wire   [0:0] xor_ln104_516_fu_809_p2;
wire   [0:0] xor_ln104_523_fu_824_p2;
wire   [0:0] and_ln102_1064_fu_842_p2;
wire   [0:0] tmp_fu_793_p3;
wire   [0:0] and_ln102_1041_fu_829_p2;
wire   [0:0] and_ln102_1050_fu_838_p2;
wire   [0:0] or_ln117_982_fu_858_p2;
wire   [0:0] and_ln102_1051_fu_847_p2;
wire   [3:0] select_ln117_1046_fu_863_p3;
wire   [0:0] or_ln117_984_fu_870_p2;
wire   [3:0] select_ln117_1047_fu_875_p3;
wire   [0:0] or_ln117_985_fu_882_p2;
wire   [0:0] and_ln102_1052_fu_852_p2;
wire   [3:0] select_ln117_1048_fu_886_p3;
wire   [0:0] or_ln117_986_fu_894_p2;
wire   [3:0] select_ln117_1049_fu_900_p3;
wire   [3:0] select_ln117_1050_fu_914_p3;
wire   [0:0] xor_ln104_519_fu_930_p2;
wire   [0:0] xor_ln104_520_fu_944_p2;
wire   [0:0] xor_ln104_524_fu_954_p2;
wire   [0:0] and_ln102_1065_fu_969_p2;
wire   [0:0] xor_ln104_525_fu_959_p2;
wire   [0:0] and_ln102_1066_fu_983_p2;
wire   [0:0] and_ln102_1053_fu_974_p2;
wire   [0:0] or_ln117_988_fu_993_p2;
wire   [3:0] select_ln117_1052_fu_998_p3;
wire   [0:0] and_ln102_1054_fu_979_p2;
wire   [4:0] zext_ln117_122_fu_1005_p1;
wire   [0:0] or_ln117_989_fu_1009_p2;
wire   [4:0] select_ln117_1053_fu_1014_p3;
wire   [0:0] or_ln117_990_fu_1021_p2;
wire   [0:0] and_ln102_1055_fu_988_p2;
wire   [4:0] select_ln117_1054_fu_1025_p3;
wire   [0:0] or_ln117_991_fu_1033_p2;
wire   [4:0] select_ln117_1055_fu_1039_p3;
wire   [4:0] select_ln117_1056_fu_1051_p3;
wire   [0:0] xor_ln104_526_fu_1077_p2;
wire   [0:0] and_ln102_1067_fu_1090_p2;
wire   [0:0] and_ln102_1044_fu_1082_p2;
wire   [0:0] and_ln102_1056_fu_1086_p2;
wire   [0:0] or_ln117_993_fu_1105_p2;
wire   [0:0] and_ln102_1057_fu_1095_p2;
wire   [4:0] select_ln117_1058_fu_1110_p3;
wire   [0:0] or_ln117_995_fu_1117_p2;
wire   [4:0] select_ln117_1059_fu_1122_p3;
wire   [0:0] and_ln102_1058_fu_1100_p2;
wire   [4:0] select_ln117_1060_fu_1129_p3;
wire   [0:0] or_ln117_997_fu_1137_p2;
wire   [4:0] select_ln117_1061_fu_1142_p3;
wire   [4:0] select_ln117_1062_fu_1154_p3;
wire   [0:0] xor_ln104_527_fu_1170_p2;
wire   [0:0] and_ln102_1068_fu_1179_p2;
wire   [0:0] and_ln102_1045_fu_1175_p2;
wire   [0:0] and_ln102_1059_fu_1184_p2;
wire   [0:0] or_ln117_999_fu_1194_p2;
wire   [0:0] or_ln117_1000_fu_1199_p2;
wire   [0:0] and_ln102_1060_fu_1189_p2;
wire   [4:0] select_ln117_1064_fu_1203_p3;
wire   [0:0] or_ln117_1001_fu_1210_p2;
wire   [4:0] select_ln117_1065_fu_1216_p3;
wire   [4:0] select_ln117_1066_fu_1230_p3;
wire   [0:0] xor_ln104_528_fu_1246_p2;
wire   [0:0] and_ln102_1069_fu_1251_p2;
wire   [0:0] and_ln102_1061_fu_1256_p2;
wire   [0:0] or_ln117_1003_fu_1261_p2;
wire   [11:0] agg_result_fu_1273_p65;
wire   [4:0] agg_result_fu_1273_p66;
wire   [11:0] agg_result_fu_1273_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
reg   [17:0] p_read22_int_reg;
reg   [17:0] p_read23_int_reg;
wire   [4:0] agg_result_fu_1273_p1;
wire   [4:0] agg_result_fu_1273_p3;
wire   [4:0] agg_result_fu_1273_p5;
wire   [4:0] agg_result_fu_1273_p7;
wire   [4:0] agg_result_fu_1273_p9;
wire   [4:0] agg_result_fu_1273_p11;
wire   [4:0] agg_result_fu_1273_p13;
wire   [4:0] agg_result_fu_1273_p15;
wire   [4:0] agg_result_fu_1273_p17;
wire   [4:0] agg_result_fu_1273_p19;
wire   [4:0] agg_result_fu_1273_p21;
wire   [4:0] agg_result_fu_1273_p23;
wire   [4:0] agg_result_fu_1273_p25;
wire   [4:0] agg_result_fu_1273_p27;
wire   [4:0] agg_result_fu_1273_p29;
wire   [4:0] agg_result_fu_1273_p31;
wire  signed [4:0] agg_result_fu_1273_p33;
wire  signed [4:0] agg_result_fu_1273_p35;
wire  signed [4:0] agg_result_fu_1273_p37;
wire  signed [4:0] agg_result_fu_1273_p39;
wire  signed [4:0] agg_result_fu_1273_p41;
wire  signed [4:0] agg_result_fu_1273_p43;
wire  signed [4:0] agg_result_fu_1273_p45;
wire  signed [4:0] agg_result_fu_1273_p47;
wire  signed [4:0] agg_result_fu_1273_p49;
wire  signed [4:0] agg_result_fu_1273_p51;
wire  signed [4:0] agg_result_fu_1273_p53;
wire  signed [4:0] agg_result_fu_1273_p55;
wire  signed [4:0] agg_result_fu_1273_p57;
wire  signed [4:0] agg_result_fu_1273_p59;
wire  signed [4:0] agg_result_fu_1273_p61;
wire  signed [4:0] agg_result_fu_1273_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x24 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x24_U1448(
    .din0(12'd6),
    .din1(12'd135),
    .din2(12'd4031),
    .din3(12'd78),
    .din4(12'd3901),
    .din5(12'd169),
    .din6(12'd390),
    .din7(12'd3969),
    .din8(12'd2026),
    .din9(12'd132),
    .din10(12'd53),
    .din11(12'd4060),
    .din12(12'd4065),
    .din13(12'd203),
    .din14(12'd113),
    .din15(12'd3835),
    .din16(12'd3516),
    .din17(12'd4039),
    .din18(12'd431),
    .din19(12'd26),
    .din20(12'd4081),
    .din21(12'd3857),
    .din22(12'd3924),
    .din23(12'd250),
    .din24(12'd4042),
    .din25(12'd31),
    .din26(12'd107),
    .din27(12'd4087),
    .din28(12'd7),
    .din29(12'd159),
    .din30(12'd3897),
    .din31(12'd4059),
    .def(agg_result_fu_1273_p65),
    .sel(agg_result_fu_1273_p66),
    .dout(agg_result_fu_1273_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1033_reg_1663 <= and_ln102_1033_fu_805_p2;
        and_ln102_1034_reg_1595 <= and_ln102_1034_fu_610_p2;
        and_ln102_1035_reg_1630 <= and_ln102_1035_fu_661_p2;
        and_ln102_1036_reg_1675 <= and_ln102_1036_fu_819_p2;
        and_ln102_1037_reg_1702 <= and_ln102_1037_fu_940_p2;
        and_ln102_1037_reg_1702_pp0_iter5_reg <= and_ln102_1037_reg_1702;
        and_ln102_1038_reg_1607 <= and_ln102_1038_fu_624_p2;
        and_ln102_1039_reg_1613 <= and_ln102_1039_fu_634_p2;
        and_ln102_1040_reg_1642 <= and_ln102_1040_fu_680_p2;
        and_ln102_1042_reg_1681 <= and_ln102_1042_fu_833_p2;
        and_ln102_1043_reg_1715 <= and_ln102_1043_fu_964_p2;
        and_ln102_reg_1579 <= and_ln102_fu_594_p2;
        and_ln102_reg_1579_pp0_iter1_reg <= and_ln102_reg_1579;
        and_ln102_reg_1579_pp0_iter2_reg <= and_ln102_reg_1579_pp0_iter1_reg;
        and_ln104_209_reg_1669 <= and_ln104_209_fu_814_p2;
        and_ln104_210_reg_1602 <= and_ln104_210_fu_619_p2;
        and_ln104_211_reg_1636 <= and_ln104_211_fu_670_p2;
        and_ln104_211_reg_1636_pp0_iter3_reg <= and_ln104_211_reg_1636;
        and_ln104_212_reg_1697 <= and_ln104_212_fu_935_p2;
        and_ln104_213_reg_1709 <= and_ln104_213_fu_949_p2;
        and_ln104_213_reg_1709_pp0_iter5_reg <= and_ln104_213_reg_1709;
        and_ln104_213_reg_1709_pp0_iter6_reg <= and_ln104_213_reg_1709_pp0_iter5_reg;
        and_ln104_reg_1589 <= and_ln104_fu_605_p2;
        icmp_ln86_1074_reg_1426 <= icmp_ln86_1074_fu_426_p2;
        icmp_ln86_1075_reg_1431 <= icmp_ln86_1075_fu_432_p2;
        icmp_ln86_1075_reg_1431_pp0_iter1_reg <= icmp_ln86_1075_reg_1431;
        icmp_ln86_1075_reg_1431_pp0_iter2_reg <= icmp_ln86_1075_reg_1431_pp0_iter1_reg;
        icmp_ln86_1076_reg_1437 <= icmp_ln86_1076_fu_438_p2;
        icmp_ln86_1077_reg_1443 <= icmp_ln86_1077_fu_444_p2;
        icmp_ln86_1077_reg_1443_pp0_iter1_reg <= icmp_ln86_1077_reg_1443;
        icmp_ln86_1078_reg_1449 <= icmp_ln86_1078_fu_450_p2;
        icmp_ln86_1078_reg_1449_pp0_iter1_reg <= icmp_ln86_1078_reg_1449;
        icmp_ln86_1078_reg_1449_pp0_iter2_reg <= icmp_ln86_1078_reg_1449_pp0_iter1_reg;
        icmp_ln86_1078_reg_1449_pp0_iter3_reg <= icmp_ln86_1078_reg_1449_pp0_iter2_reg;
        icmp_ln86_1079_reg_1455 <= icmp_ln86_1079_fu_456_p2;
        icmp_ln86_1079_reg_1455_pp0_iter1_reg <= icmp_ln86_1079_reg_1455;
        icmp_ln86_1079_reg_1455_pp0_iter2_reg <= icmp_ln86_1079_reg_1455_pp0_iter1_reg;
        icmp_ln86_1079_reg_1455_pp0_iter3_reg <= icmp_ln86_1079_reg_1455_pp0_iter2_reg;
        icmp_ln86_1080_reg_1461 <= icmp_ln86_1080_fu_462_p2;
        icmp_ln86_1081_reg_1467 <= icmp_ln86_1081_fu_468_p2;
        icmp_ln86_1081_reg_1467_pp0_iter1_reg <= icmp_ln86_1081_reg_1467;
        icmp_ln86_1082_reg_1473 <= icmp_ln86_1082_fu_474_p2;
        icmp_ln86_1082_reg_1473_pp0_iter1_reg <= icmp_ln86_1082_reg_1473;
        icmp_ln86_1082_reg_1473_pp0_iter2_reg <= icmp_ln86_1082_reg_1473_pp0_iter1_reg;
        icmp_ln86_1083_reg_1479 <= icmp_ln86_1083_fu_480_p2;
        icmp_ln86_1083_reg_1479_pp0_iter1_reg <= icmp_ln86_1083_reg_1479;
        icmp_ln86_1083_reg_1479_pp0_iter2_reg <= icmp_ln86_1083_reg_1479_pp0_iter1_reg;
        icmp_ln86_1083_reg_1479_pp0_iter3_reg <= icmp_ln86_1083_reg_1479_pp0_iter2_reg;
        icmp_ln86_1084_reg_1485 <= icmp_ln86_1084_fu_486_p2;
        icmp_ln86_1084_reg_1485_pp0_iter1_reg <= icmp_ln86_1084_reg_1485;
        icmp_ln86_1084_reg_1485_pp0_iter2_reg <= icmp_ln86_1084_reg_1485_pp0_iter1_reg;
        icmp_ln86_1084_reg_1485_pp0_iter3_reg <= icmp_ln86_1084_reg_1485_pp0_iter2_reg;
        icmp_ln86_1085_reg_1491 <= icmp_ln86_1085_fu_492_p2;
        icmp_ln86_1085_reg_1491_pp0_iter1_reg <= icmp_ln86_1085_reg_1491;
        icmp_ln86_1085_reg_1491_pp0_iter2_reg <= icmp_ln86_1085_reg_1491_pp0_iter1_reg;
        icmp_ln86_1085_reg_1491_pp0_iter3_reg <= icmp_ln86_1085_reg_1491_pp0_iter2_reg;
        icmp_ln86_1085_reg_1491_pp0_iter4_reg <= icmp_ln86_1085_reg_1491_pp0_iter3_reg;
        icmp_ln86_1086_reg_1497 <= icmp_ln86_1086_fu_498_p2;
        icmp_ln86_1086_reg_1497_pp0_iter1_reg <= icmp_ln86_1086_reg_1497;
        icmp_ln86_1086_reg_1497_pp0_iter2_reg <= icmp_ln86_1086_reg_1497_pp0_iter1_reg;
        icmp_ln86_1086_reg_1497_pp0_iter3_reg <= icmp_ln86_1086_reg_1497_pp0_iter2_reg;
        icmp_ln86_1086_reg_1497_pp0_iter4_reg <= icmp_ln86_1086_reg_1497_pp0_iter3_reg;
        icmp_ln86_1086_reg_1497_pp0_iter5_reg <= icmp_ln86_1086_reg_1497_pp0_iter4_reg;
        icmp_ln86_1087_reg_1503 <= icmp_ln86_1087_fu_504_p2;
        icmp_ln86_1087_reg_1503_pp0_iter1_reg <= icmp_ln86_1087_reg_1503;
        icmp_ln86_1087_reg_1503_pp0_iter2_reg <= icmp_ln86_1087_reg_1503_pp0_iter1_reg;
        icmp_ln86_1087_reg_1503_pp0_iter3_reg <= icmp_ln86_1087_reg_1503_pp0_iter2_reg;
        icmp_ln86_1087_reg_1503_pp0_iter4_reg <= icmp_ln86_1087_reg_1503_pp0_iter3_reg;
        icmp_ln86_1087_reg_1503_pp0_iter5_reg <= icmp_ln86_1087_reg_1503_pp0_iter4_reg;
        icmp_ln86_1087_reg_1503_pp0_iter6_reg <= icmp_ln86_1087_reg_1503_pp0_iter5_reg;
        icmp_ln86_1088_reg_1509 <= icmp_ln86_1088_fu_510_p2;
        icmp_ln86_1088_reg_1509_pp0_iter1_reg <= icmp_ln86_1088_reg_1509;
        icmp_ln86_1089_reg_1514 <= icmp_ln86_1089_fu_516_p2;
        icmp_ln86_1090_reg_1519 <= icmp_ln86_1090_fu_522_p2;
        icmp_ln86_1090_reg_1519_pp0_iter1_reg <= icmp_ln86_1090_reg_1519;
        icmp_ln86_1091_reg_1524 <= icmp_ln86_1091_fu_528_p2;
        icmp_ln86_1091_reg_1524_pp0_iter1_reg <= icmp_ln86_1091_reg_1524;
        icmp_ln86_1092_reg_1529 <= icmp_ln86_1092_fu_534_p2;
        icmp_ln86_1092_reg_1529_pp0_iter1_reg <= icmp_ln86_1092_reg_1529;
        icmp_ln86_1092_reg_1529_pp0_iter2_reg <= icmp_ln86_1092_reg_1529_pp0_iter1_reg;
        icmp_ln86_1093_reg_1534 <= icmp_ln86_1093_fu_540_p2;
        icmp_ln86_1093_reg_1534_pp0_iter1_reg <= icmp_ln86_1093_reg_1534;
        icmp_ln86_1093_reg_1534_pp0_iter2_reg <= icmp_ln86_1093_reg_1534_pp0_iter1_reg;
        icmp_ln86_1095_reg_1539 <= icmp_ln86_1095_fu_546_p2;
        icmp_ln86_1095_reg_1539_pp0_iter1_reg <= icmp_ln86_1095_reg_1539;
        icmp_ln86_1095_reg_1539_pp0_iter2_reg <= icmp_ln86_1095_reg_1539_pp0_iter1_reg;
        icmp_ln86_1095_reg_1539_pp0_iter3_reg <= icmp_ln86_1095_reg_1539_pp0_iter2_reg;
        icmp_ln86_1096_reg_1544 <= icmp_ln86_1096_fu_552_p2;
        icmp_ln86_1096_reg_1544_pp0_iter1_reg <= icmp_ln86_1096_reg_1544;
        icmp_ln86_1096_reg_1544_pp0_iter2_reg <= icmp_ln86_1096_reg_1544_pp0_iter1_reg;
        icmp_ln86_1096_reg_1544_pp0_iter3_reg <= icmp_ln86_1096_reg_1544_pp0_iter2_reg;
        icmp_ln86_1097_reg_1549 <= icmp_ln86_1097_fu_558_p2;
        icmp_ln86_1097_reg_1549_pp0_iter1_reg <= icmp_ln86_1097_reg_1549;
        icmp_ln86_1097_reg_1549_pp0_iter2_reg <= icmp_ln86_1097_reg_1549_pp0_iter1_reg;
        icmp_ln86_1097_reg_1549_pp0_iter3_reg <= icmp_ln86_1097_reg_1549_pp0_iter2_reg;
        icmp_ln86_1098_reg_1554 <= icmp_ln86_1098_fu_564_p2;
        icmp_ln86_1098_reg_1554_pp0_iter1_reg <= icmp_ln86_1098_reg_1554;
        icmp_ln86_1098_reg_1554_pp0_iter2_reg <= icmp_ln86_1098_reg_1554_pp0_iter1_reg;
        icmp_ln86_1098_reg_1554_pp0_iter3_reg <= icmp_ln86_1098_reg_1554_pp0_iter2_reg;
        icmp_ln86_1098_reg_1554_pp0_iter4_reg <= icmp_ln86_1098_reg_1554_pp0_iter3_reg;
        icmp_ln86_1099_reg_1658 <= icmp_ln86_1099_fu_800_p2;
        icmp_ln86_1099_reg_1658_pp0_iter4_reg <= icmp_ln86_1099_reg_1658;
        icmp_ln86_1100_reg_1559 <= icmp_ln86_1100_fu_570_p2;
        icmp_ln86_1100_reg_1559_pp0_iter1_reg <= icmp_ln86_1100_reg_1559;
        icmp_ln86_1100_reg_1559_pp0_iter2_reg <= icmp_ln86_1100_reg_1559_pp0_iter1_reg;
        icmp_ln86_1100_reg_1559_pp0_iter3_reg <= icmp_ln86_1100_reg_1559_pp0_iter2_reg;
        icmp_ln86_1100_reg_1559_pp0_iter4_reg <= icmp_ln86_1100_reg_1559_pp0_iter3_reg;
        icmp_ln86_1101_reg_1564 <= icmp_ln86_1101_fu_576_p2;
        icmp_ln86_1101_reg_1564_pp0_iter1_reg <= icmp_ln86_1101_reg_1564;
        icmp_ln86_1101_reg_1564_pp0_iter2_reg <= icmp_ln86_1101_reg_1564_pp0_iter1_reg;
        icmp_ln86_1101_reg_1564_pp0_iter3_reg <= icmp_ln86_1101_reg_1564_pp0_iter2_reg;
        icmp_ln86_1101_reg_1564_pp0_iter4_reg <= icmp_ln86_1101_reg_1564_pp0_iter3_reg;
        icmp_ln86_1101_reg_1564_pp0_iter5_reg <= icmp_ln86_1101_reg_1564_pp0_iter4_reg;
        icmp_ln86_1102_reg_1569 <= icmp_ln86_1102_fu_582_p2;
        icmp_ln86_1102_reg_1569_pp0_iter1_reg <= icmp_ln86_1102_reg_1569;
        icmp_ln86_1102_reg_1569_pp0_iter2_reg <= icmp_ln86_1102_reg_1569_pp0_iter1_reg;
        icmp_ln86_1102_reg_1569_pp0_iter3_reg <= icmp_ln86_1102_reg_1569_pp0_iter2_reg;
        icmp_ln86_1102_reg_1569_pp0_iter4_reg <= icmp_ln86_1102_reg_1569_pp0_iter3_reg;
        icmp_ln86_1102_reg_1569_pp0_iter5_reg <= icmp_ln86_1102_reg_1569_pp0_iter4_reg;
        icmp_ln86_1103_reg_1574 <= icmp_ln86_1103_fu_588_p2;
        icmp_ln86_1103_reg_1574_pp0_iter1_reg <= icmp_ln86_1103_reg_1574;
        icmp_ln86_1103_reg_1574_pp0_iter2_reg <= icmp_ln86_1103_reg_1574_pp0_iter1_reg;
        icmp_ln86_1103_reg_1574_pp0_iter3_reg <= icmp_ln86_1103_reg_1574_pp0_iter2_reg;
        icmp_ln86_1103_reg_1574_pp0_iter4_reg <= icmp_ln86_1103_reg_1574_pp0_iter3_reg;
        icmp_ln86_1103_reg_1574_pp0_iter5_reg <= icmp_ln86_1103_reg_1574_pp0_iter4_reg;
        icmp_ln86_1103_reg_1574_pp0_iter6_reg <= icmp_ln86_1103_reg_1574_pp0_iter5_reg;
        icmp_ln86_reg_1415 <= icmp_ln86_fu_420_p2;
        icmp_ln86_reg_1415_pp0_iter1_reg <= icmp_ln86_reg_1415;
        icmp_ln86_reg_1415_pp0_iter2_reg <= icmp_ln86_reg_1415_pp0_iter1_reg;
        icmp_ln86_reg_1415_pp0_iter3_reg <= icmp_ln86_reg_1415_pp0_iter2_reg;
        or_ln117_1002_reg_1754 <= or_ln117_1002_fu_1224_p2;
        or_ln117_983_reg_1652 <= or_ln117_983_fu_788_p2;
        or_ln117_987_reg_1687 <= or_ln117_987_fu_908_p2;
        or_ln117_992_reg_1720 <= or_ln117_992_fu_1047_p2;
        or_ln117_994_reg_1730 <= or_ln117_994_fu_1067_p2;
        or_ln117_996_reg_1736 <= or_ln117_996_fu_1073_p2;
        or_ln117_996_reg_1736_pp0_iter5_reg <= or_ln117_996_reg_1736;
        or_ln117_998_reg_1744 <= or_ln117_998_fu_1149_p2;
        or_ln117_reg_1619 <= or_ln117_fu_650_p2;
        p_read2332_reg_1409 <= p_read23_int_reg;
        p_read2332_reg_1409_pp0_iter1_reg <= p_read2332_reg_1409;
        p_read2332_reg_1409_pp0_iter2_reg <= p_read2332_reg_1409_pp0_iter1_reg;
        select_ln117_1045_reg_1647 <= select_ln117_1045_fu_781_p3;
        select_ln117_1051_reg_1692 <= select_ln117_1051_fu_922_p3;
        select_ln117_1057_reg_1725 <= select_ln117_1057_fu_1059_p3;
        select_ln117_1063_reg_1749 <= select_ln117_1063_fu_1162_p3;
        select_ln117_1067_reg_1759 <= select_ln117_1067_fu_1238_p3;
        xor_ln104_reg_1624 <= xor_ln104_fu_656_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read22_int_reg <= p_read22;
        p_read23_int_reg <= p_read23;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1273_p65 = 'bx;

assign agg_result_fu_1273_p66 = ((or_ln117_1003_fu_1261_p2[0:0] == 1'b1) ? select_ln117_1067_reg_1759 : 5'd31);

assign and_ln102_1033_fu_805_p2 = (xor_ln104_reg_1624 & icmp_ln86_1075_reg_1431_pp0_iter2_reg);

assign and_ln102_1034_fu_610_p2 = (icmp_ln86_1076_reg_1437 & and_ln102_reg_1579);

assign and_ln102_1035_fu_661_p2 = (icmp_ln86_1077_reg_1443_pp0_iter1_reg & and_ln104_reg_1589);

assign and_ln102_1036_fu_819_p2 = (icmp_ln86_1078_reg_1449_pp0_iter2_reg & and_ln102_1033_fu_805_p2);

assign and_ln102_1037_fu_940_p2 = (icmp_ln86_1079_reg_1455_pp0_iter3_reg & and_ln104_209_reg_1669);

assign and_ln102_1038_fu_624_p2 = (icmp_ln86_1080_reg_1461 & and_ln102_1034_fu_610_p2);

assign and_ln102_1039_fu_634_p2 = (icmp_ln86_1081_reg_1467 & and_ln104_210_fu_619_p2);

assign and_ln102_1040_fu_680_p2 = (icmp_ln86_1082_reg_1473_pp0_iter1_reg & and_ln102_1035_fu_661_p2);

assign and_ln102_1041_fu_829_p2 = (icmp_ln86_1083_reg_1479_pp0_iter2_reg & and_ln104_211_reg_1636);

assign and_ln102_1042_fu_833_p2 = (icmp_ln86_1084_reg_1485_pp0_iter2_reg & and_ln102_1036_fu_819_p2);

assign and_ln102_1043_fu_964_p2 = (icmp_ln86_1085_reg_1491_pp0_iter3_reg & and_ln104_212_fu_935_p2);

assign and_ln102_1044_fu_1082_p2 = (icmp_ln86_1086_reg_1497_pp0_iter4_reg & and_ln102_1037_reg_1702);

assign and_ln102_1045_fu_1175_p2 = (icmp_ln86_1087_reg_1503_pp0_iter5_reg & and_ln104_213_reg_1709_pp0_iter5_reg);

assign and_ln102_1046_fu_685_p2 = (icmp_ln86_1088_reg_1509_pp0_iter1_reg & and_ln102_1038_reg_1607);

assign and_ln102_1047_fu_644_p2 = (and_ln102_1062_fu_639_p2 & and_ln102_1034_fu_610_p2);

assign and_ln102_1048_fu_689_p2 = (icmp_ln86_1090_reg_1519_pp0_iter1_reg & and_ln102_1039_reg_1613);

assign and_ln102_1049_fu_698_p2 = (and_ln104_210_reg_1602 & and_ln102_1063_fu_693_p2);

assign and_ln102_1050_fu_838_p2 = (icmp_ln86_1092_reg_1529_pp0_iter2_reg & and_ln102_1040_reg_1642);

assign and_ln102_1051_fu_847_p2 = (and_ln102_1064_fu_842_p2 & and_ln102_1035_reg_1630);

assign and_ln102_1052_fu_852_p2 = (tmp_fu_793_p3 & and_ln102_1041_fu_829_p2);

assign and_ln102_1053_fu_974_p2 = (and_ln104_211_reg_1636_pp0_iter3_reg & and_ln102_1065_fu_969_p2);

assign and_ln102_1054_fu_979_p2 = (icmp_ln86_1096_reg_1544_pp0_iter3_reg & and_ln102_1042_reg_1681);

assign and_ln102_1055_fu_988_p2 = (and_ln102_1066_fu_983_p2 & and_ln102_1036_reg_1675);

assign and_ln102_1056_fu_1086_p2 = (icmp_ln86_1098_reg_1554_pp0_iter4_reg & and_ln102_1043_reg_1715);

assign and_ln102_1057_fu_1095_p2 = (and_ln104_212_reg_1697 & and_ln102_1067_fu_1090_p2);

assign and_ln102_1058_fu_1100_p2 = (icmp_ln86_1100_reg_1559_pp0_iter4_reg & and_ln102_1044_fu_1082_p2);

assign and_ln102_1059_fu_1184_p2 = (and_ln102_1068_fu_1179_p2 & and_ln102_1037_reg_1702_pp0_iter5_reg);

assign and_ln102_1060_fu_1189_p2 = (icmp_ln86_1102_reg_1569_pp0_iter5_reg & and_ln102_1045_fu_1175_p2);

assign and_ln102_1061_fu_1256_p2 = (and_ln104_213_reg_1709_pp0_iter6_reg & and_ln102_1069_fu_1251_p2);

assign and_ln102_1062_fu_639_p2 = (xor_ln104_521_fu_629_p2 & icmp_ln86_1089_reg_1514);

assign and_ln102_1063_fu_693_p2 = (xor_ln104_522_fu_675_p2 & icmp_ln86_1091_reg_1524_pp0_iter1_reg);

assign and_ln102_1064_fu_842_p2 = (xor_ln104_523_fu_824_p2 & icmp_ln86_1093_reg_1534_pp0_iter2_reg);

assign and_ln102_1065_fu_969_p2 = (xor_ln104_524_fu_954_p2 & icmp_ln86_1095_reg_1539_pp0_iter3_reg);

assign and_ln102_1066_fu_983_p2 = (xor_ln104_525_fu_959_p2 & icmp_ln86_1097_reg_1549_pp0_iter3_reg);

assign and_ln102_1067_fu_1090_p2 = (xor_ln104_526_fu_1077_p2 & icmp_ln86_1099_reg_1658_pp0_iter4_reg);

assign and_ln102_1068_fu_1179_p2 = (xor_ln104_527_fu_1170_p2 & icmp_ln86_1101_reg_1564_pp0_iter5_reg);

assign and_ln102_1069_fu_1251_p2 = (xor_ln104_528_fu_1246_p2 & icmp_ln86_1103_reg_1574_pp0_iter6_reg);

assign and_ln102_fu_594_p2 = (icmp_ln86_fu_420_p2 & icmp_ln86_1074_fu_426_p2);

assign and_ln104_209_fu_814_p2 = (xor_ln104_reg_1624 & xor_ln104_516_fu_809_p2);

assign and_ln104_210_fu_619_p2 = (xor_ln104_517_fu_614_p2 & and_ln102_reg_1579);

assign and_ln104_211_fu_670_p2 = (xor_ln104_518_fu_665_p2 & and_ln104_reg_1589);

assign and_ln104_212_fu_935_p2 = (xor_ln104_519_fu_930_p2 & and_ln102_1033_reg_1663);

assign and_ln104_213_fu_949_p2 = (xor_ln104_520_fu_944_p2 & and_ln104_209_reg_1669);

assign and_ln104_fu_605_p2 = (xor_ln104_515_fu_600_p2 & icmp_ln86_reg_1415);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1273_p67;

assign icmp_ln86_1074_fu_426_p2 = (($signed(p_read4_int_reg) < $signed(18'd8291)) ? 1'b1 : 1'b0);

assign icmp_ln86_1075_fu_432_p2 = (($signed(p_read2_int_reg) < $signed(18'd64466)) ? 1'b1 : 1'b0);

assign icmp_ln86_1076_fu_438_p2 = (($signed(p_read22_int_reg) < $signed(18'd48298)) ? 1'b1 : 1'b0);

assign icmp_ln86_1077_fu_444_p2 = (($signed(p_read11_int_reg) < $signed(18'd37994)) ? 1'b1 : 1'b0);

assign icmp_ln86_1078_fu_450_p2 = (($signed(p_read18_int_reg) < $signed(18'd691)) ? 1'b1 : 1'b0);

assign icmp_ln86_1079_fu_456_p2 = (($signed(p_read1_int_reg) < $signed(18'd258662)) ? 1'b1 : 1'b0);

assign icmp_ln86_1080_fu_462_p2 = (($signed(p_read3_int_reg) < $signed(18'd7055)) ? 1'b1 : 1'b0);

assign icmp_ln86_1081_fu_468_p2 = (($signed(p_read20_int_reg) < $signed(18'd80)) ? 1'b1 : 1'b0);

assign icmp_ln86_1082_fu_474_p2 = (($signed(p_read8_int_reg) < $signed(18'd258255)) ? 1'b1 : 1'b0);

assign icmp_ln86_1083_fu_480_p2 = (($signed(p_read15_int_reg) < $signed(18'd465)) ? 1'b1 : 1'b0);

assign icmp_ln86_1084_fu_486_p2 = (($signed(p_read14_int_reg) < $signed(18'd35)) ? 1'b1 : 1'b0);

assign icmp_ln86_1085_fu_492_p2 = (($signed(p_read6_int_reg) < $signed(18'd2160)) ? 1'b1 : 1'b0);

assign icmp_ln86_1086_fu_498_p2 = (($signed(p_read17_int_reg) < $signed(18'd814)) ? 1'b1 : 1'b0);

assign icmp_ln86_1087_fu_504_p2 = (($signed(p_read5_int_reg) < $signed(18'd5604)) ? 1'b1 : 1'b0);

assign icmp_ln86_1088_fu_510_p2 = (($signed(p_read15_int_reg) < $signed(18'd451)) ? 1'b1 : 1'b0);

assign icmp_ln86_1089_fu_516_p2 = (($signed(p_read16_int_reg) < $signed(18'd4023)) ? 1'b1 : 1'b0);

assign icmp_ln86_1090_fu_522_p2 = (($signed(p_read21_int_reg) < $signed(18'd34458)) ? 1'b1 : 1'b0);

assign icmp_ln86_1091_fu_528_p2 = (($signed(p_read7_int_reg) < $signed(18'd972)) ? 1'b1 : 1'b0);

assign icmp_ln86_1092_fu_534_p2 = (($signed(p_read3_int_reg) < $signed(18'd26886)) ? 1'b1 : 1'b0);

assign icmp_ln86_1093_fu_540_p2 = (($signed(p_read12_int_reg) < $signed(18'd301)) ? 1'b1 : 1'b0);

assign icmp_ln86_1095_fu_546_p2 = (($signed(p_read4_int_reg) < $signed(18'd10009)) ? 1'b1 : 1'b0);

assign icmp_ln86_1096_fu_552_p2 = (($signed(p_read1_int_reg) < $signed(18'd107085)) ? 1'b1 : 1'b0);

assign icmp_ln86_1097_fu_558_p2 = (($signed(p_read13_int_reg) < $signed(18'd97)) ? 1'b1 : 1'b0);

assign icmp_ln86_1098_fu_564_p2 = (($signed(p_read10_int_reg) < $signed(18'd1837)) ? 1'b1 : 1'b0);

assign icmp_ln86_1099_fu_800_p2 = (($signed(p_read2332_reg_1409_pp0_iter2_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1100_fu_570_p2 = (($signed(p_read1_int_reg) < $signed(18'd203716)) ? 1'b1 : 1'b0);

assign icmp_ln86_1101_fu_576_p2 = (($signed(p_read19_int_reg) < $signed(18'd9)) ? 1'b1 : 1'b0);

assign icmp_ln86_1102_fu_582_p2 = (($signed(p_read9_int_reg) < $signed(18'd5)) ? 1'b1 : 1'b0);

assign icmp_ln86_1103_fu_588_p2 = (($signed(p_read2_int_reg) < $signed(18'd85217)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_420_p2 = (($signed(p_read9_int_reg) < $signed(18'd3)) ? 1'b1 : 1'b0);

assign or_ln117_1000_fu_1199_p2 = (or_ln117_996_reg_1736_pp0_iter5_reg | and_ln102_1037_reg_1702_pp0_iter5_reg);

assign or_ln117_1001_fu_1210_p2 = (or_ln117_1000_fu_1199_p2 | and_ln102_1060_fu_1189_p2);

assign or_ln117_1002_fu_1224_p2 = (or_ln117_1000_fu_1199_p2 | and_ln102_1045_fu_1175_p2);

assign or_ln117_1003_fu_1261_p2 = (or_ln117_1002_reg_1754 | and_ln102_1061_fu_1256_p2);

assign or_ln117_979_fu_731_p2 = (and_ln102_1048_fu_689_p2 | and_ln102_1034_reg_1595);

assign or_ln117_980_fu_743_p2 = (and_ln102_1039_reg_1613 | and_ln102_1034_reg_1595);

assign or_ln117_981_fu_755_p2 = (or_ln117_980_fu_743_p2 | and_ln102_1049_fu_698_p2);

assign or_ln117_982_fu_858_p2 = (and_ln102_reg_1579_pp0_iter2_reg | and_ln102_1050_fu_838_p2);

assign or_ln117_983_fu_788_p2 = (and_ln102_reg_1579_pp0_iter1_reg | and_ln102_1040_fu_680_p2);

assign or_ln117_984_fu_870_p2 = (or_ln117_983_reg_1652 | and_ln102_1051_fu_847_p2);

assign or_ln117_985_fu_882_p2 = (and_ln102_reg_1579_pp0_iter2_reg | and_ln102_1035_reg_1630);

assign or_ln117_986_fu_894_p2 = (or_ln117_985_fu_882_p2 | and_ln102_1052_fu_852_p2);

assign or_ln117_987_fu_908_p2 = (or_ln117_985_fu_882_p2 | and_ln102_1041_fu_829_p2);

assign or_ln117_988_fu_993_p2 = (or_ln117_987_reg_1687 | and_ln102_1053_fu_974_p2);

assign or_ln117_989_fu_1009_p2 = (icmp_ln86_reg_1415_pp0_iter3_reg | and_ln102_1054_fu_979_p2);

assign or_ln117_990_fu_1021_p2 = (icmp_ln86_reg_1415_pp0_iter3_reg | and_ln102_1042_reg_1681);

assign or_ln117_991_fu_1033_p2 = (or_ln117_990_fu_1021_p2 | and_ln102_1055_fu_988_p2);

assign or_ln117_992_fu_1047_p2 = (icmp_ln86_reg_1415_pp0_iter3_reg | and_ln102_1036_reg_1675);

assign or_ln117_993_fu_1105_p2 = (or_ln117_992_reg_1720 | and_ln102_1056_fu_1086_p2);

assign or_ln117_994_fu_1067_p2 = (or_ln117_992_fu_1047_p2 | and_ln102_1043_fu_964_p2);

assign or_ln117_995_fu_1117_p2 = (or_ln117_994_reg_1730 | and_ln102_1057_fu_1095_p2);

assign or_ln117_996_fu_1073_p2 = (icmp_ln86_reg_1415_pp0_iter3_reg | and_ln102_1033_reg_1663);

assign or_ln117_997_fu_1137_p2 = (or_ln117_996_reg_1736 | and_ln102_1058_fu_1100_p2);

assign or_ln117_998_fu_1149_p2 = (or_ln117_996_reg_1736 | and_ln102_1044_fu_1082_p2);

assign or_ln117_999_fu_1194_p2 = (or_ln117_998_reg_1744 | and_ln102_1059_fu_1184_p2);

assign or_ln117_fu_650_p2 = (and_ln102_1047_fu_644_p2 | and_ln102_1038_fu_624_p2);

assign select_ln117_1040_fu_720_p3 = ((or_ln117_reg_1619[0:0] == 1'b1) ? select_ln117_fu_713_p3 : 2'd3);

assign select_ln117_1041_fu_736_p3 = ((and_ln102_1034_reg_1595[0:0] == 1'b1) ? zext_ln117_120_fu_727_p1 : 3'd4);

assign select_ln117_1042_fu_747_p3 = ((or_ln117_979_fu_731_p2[0:0] == 1'b1) ? select_ln117_1041_fu_736_p3 : 3'd5);

assign select_ln117_1043_fu_761_p3 = ((or_ln117_980_fu_743_p2[0:0] == 1'b1) ? select_ln117_1042_fu_747_p3 : 3'd6);

assign select_ln117_1044_fu_769_p3 = ((or_ln117_981_fu_755_p2[0:0] == 1'b1) ? select_ln117_1043_fu_761_p3 : 3'd7);

assign select_ln117_1045_fu_781_p3 = ((and_ln102_reg_1579_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_121_fu_777_p1 : 4'd8);

assign select_ln117_1046_fu_863_p3 = ((or_ln117_982_fu_858_p2[0:0] == 1'b1) ? select_ln117_1045_reg_1647 : 4'd9);

assign select_ln117_1047_fu_875_p3 = ((or_ln117_983_reg_1652[0:0] == 1'b1) ? select_ln117_1046_fu_863_p3 : 4'd10);

assign select_ln117_1048_fu_886_p3 = ((or_ln117_984_fu_870_p2[0:0] == 1'b1) ? select_ln117_1047_fu_875_p3 : 4'd11);

assign select_ln117_1049_fu_900_p3 = ((or_ln117_985_fu_882_p2[0:0] == 1'b1) ? select_ln117_1048_fu_886_p3 : 4'd12);

assign select_ln117_1050_fu_914_p3 = ((or_ln117_986_fu_894_p2[0:0] == 1'b1) ? select_ln117_1049_fu_900_p3 : 4'd13);

assign select_ln117_1051_fu_922_p3 = ((or_ln117_987_fu_908_p2[0:0] == 1'b1) ? select_ln117_1050_fu_914_p3 : 4'd14);

assign select_ln117_1052_fu_998_p3 = ((or_ln117_988_fu_993_p2[0:0] == 1'b1) ? select_ln117_1051_reg_1692 : 4'd15);

assign select_ln117_1053_fu_1014_p3 = ((icmp_ln86_reg_1415_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_122_fu_1005_p1 : 5'd16);

assign select_ln117_1054_fu_1025_p3 = ((or_ln117_989_fu_1009_p2[0:0] == 1'b1) ? select_ln117_1053_fu_1014_p3 : 5'd17);

assign select_ln117_1055_fu_1039_p3 = ((or_ln117_990_fu_1021_p2[0:0] == 1'b1) ? select_ln117_1054_fu_1025_p3 : 5'd18);

assign select_ln117_1056_fu_1051_p3 = ((or_ln117_991_fu_1033_p2[0:0] == 1'b1) ? select_ln117_1055_fu_1039_p3 : 5'd19);

assign select_ln117_1057_fu_1059_p3 = ((or_ln117_992_fu_1047_p2[0:0] == 1'b1) ? select_ln117_1056_fu_1051_p3 : 5'd20);

assign select_ln117_1058_fu_1110_p3 = ((or_ln117_993_fu_1105_p2[0:0] == 1'b1) ? select_ln117_1057_reg_1725 : 5'd21);

assign select_ln117_1059_fu_1122_p3 = ((or_ln117_994_reg_1730[0:0] == 1'b1) ? select_ln117_1058_fu_1110_p3 : 5'd22);

assign select_ln117_1060_fu_1129_p3 = ((or_ln117_995_fu_1117_p2[0:0] == 1'b1) ? select_ln117_1059_fu_1122_p3 : 5'd23);

assign select_ln117_1061_fu_1142_p3 = ((or_ln117_996_reg_1736[0:0] == 1'b1) ? select_ln117_1060_fu_1129_p3 : 5'd24);

assign select_ln117_1062_fu_1154_p3 = ((or_ln117_997_fu_1137_p2[0:0] == 1'b1) ? select_ln117_1061_fu_1142_p3 : 5'd25);

assign select_ln117_1063_fu_1162_p3 = ((or_ln117_998_fu_1149_p2[0:0] == 1'b1) ? select_ln117_1062_fu_1154_p3 : 5'd26);

assign select_ln117_1064_fu_1203_p3 = ((or_ln117_999_fu_1194_p2[0:0] == 1'b1) ? select_ln117_1063_reg_1749 : 5'd27);

assign select_ln117_1065_fu_1216_p3 = ((or_ln117_1000_fu_1199_p2[0:0] == 1'b1) ? select_ln117_1064_fu_1203_p3 : 5'd28);

assign select_ln117_1066_fu_1230_p3 = ((or_ln117_1001_fu_1210_p2[0:0] == 1'b1) ? select_ln117_1065_fu_1216_p3 : 5'd29);

assign select_ln117_1067_fu_1238_p3 = ((or_ln117_1002_fu_1224_p2[0:0] == 1'b1) ? select_ln117_1066_fu_1230_p3 : 5'd30);

assign select_ln117_fu_713_p3 = ((and_ln102_1038_reg_1607[0:0] == 1'b1) ? zext_ln117_fu_709_p1 : 2'd2);

assign tmp_fu_793_p3 = p_read2332_reg_1409_pp0_iter2_reg[32'd17];

assign xor_ln104_515_fu_600_p2 = (icmp_ln86_1074_reg_1426 ^ 1'd1);

assign xor_ln104_516_fu_809_p2 = (icmp_ln86_1075_reg_1431_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_517_fu_614_p2 = (icmp_ln86_1076_reg_1437 ^ 1'd1);

assign xor_ln104_518_fu_665_p2 = (icmp_ln86_1077_reg_1443_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_519_fu_930_p2 = (icmp_ln86_1078_reg_1449_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_520_fu_944_p2 = (icmp_ln86_1079_reg_1455_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_521_fu_629_p2 = (icmp_ln86_1080_reg_1461 ^ 1'd1);

assign xor_ln104_522_fu_675_p2 = (icmp_ln86_1081_reg_1467_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_523_fu_824_p2 = (icmp_ln86_1082_reg_1473_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_524_fu_954_p2 = (icmp_ln86_1083_reg_1479_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_525_fu_959_p2 = (icmp_ln86_1084_reg_1485_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_526_fu_1077_p2 = (icmp_ln86_1085_reg_1491_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_527_fu_1170_p2 = (icmp_ln86_1086_reg_1497_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_528_fu_1246_p2 = (icmp_ln86_1087_reg_1503_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_656_p2 = (icmp_ln86_reg_1415_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_703_p2 = (1'd1 ^ and_ln102_1046_fu_685_p2);

assign zext_ln117_120_fu_727_p1 = select_ln117_1040_fu_720_p3;

assign zext_ln117_121_fu_777_p1 = select_ln117_1044_fu_769_p3;

assign zext_ln117_122_fu_1005_p1 = select_ln117_1052_fu_998_p3;

assign zext_ln117_fu_709_p1 = xor_ln117_fu_703_p2;

endmodule //conifer_jettag_accelerator_decision_function_41
