#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19fe480 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19f3670 .scope module, "tb" "tb" 3 57;
 .timescale -12 -12;
L_0x19ffa30 .functor NOT 1, L_0x1a3f910, C4<0>, C4<0>, C4<0>;
L_0x1a3f710 .functor XOR 10, L_0x1a3f540, L_0x1a3f670, C4<0000000000>, C4<0000000000>;
L_0x1a3f820 .functor XOR 10, L_0x1a3f710, L_0x1a3f780, C4<0000000000>, C4<0000000000>;
v0x1a3d4e0_0 .net *"_ivl_10", 9 0, L_0x1a3f780;  1 drivers
v0x1a3d5e0_0 .net *"_ivl_12", 9 0, L_0x1a3f820;  1 drivers
v0x1a3d6c0_0 .net *"_ivl_2", 9 0, L_0x1a3f4a0;  1 drivers
v0x1a3d780_0 .net *"_ivl_4", 9 0, L_0x1a3f540;  1 drivers
v0x1a3d860_0 .net *"_ivl_6", 9 0, L_0x1a3f670;  1 drivers
v0x1a3d990_0 .net *"_ivl_8", 9 0, L_0x1a3f710;  1 drivers
v0x1a3da70_0 .net "a", 2 0, v0x1a3c240_0;  1 drivers
v0x1a3db30_0 .net "b", 2 0, v0x1a3c300_0;  1 drivers
v0x1a3dbf0_0 .var "clk", 0 0;
v0x1a3dd20_0 .net "out_not_dut", 5 0, L_0x1a3f310;  1 drivers
v0x1a3ddc0_0 .net "out_not_ref", 5 0, L_0x1a3eab0;  1 drivers
v0x1a3de60_0 .net "out_or_bitwise_dut", 2 0, L_0x1a3ec40;  1 drivers
v0x1a3df30_0 .net "out_or_bitwise_ref", 2 0, L_0x1a0b1b0;  1 drivers
v0x1a3e000_0 .net "out_or_logical_dut", 0 0, L_0x1a3f080;  1 drivers
v0x1a3e0d0_0 .net "out_or_logical_ref", 0 0, L_0x19ffaa0;  1 drivers
v0x1a3e1a0_0 .var/2u "stats1", 287 0;
v0x1a3e240_0 .var/2u "strobe", 0 0;
v0x1a3e2e0_0 .net "tb_match", 0 0, L_0x1a3f910;  1 drivers
v0x1a3e3a0_0 .net "tb_mismatch", 0 0, L_0x19ffa30;  1 drivers
v0x1a3e460_0 .net "wavedrom_enable", 0 0, v0x1a3c470_0;  1 drivers
v0x1a3e530_0 .net "wavedrom_title", 511 0, v0x1a3c510_0;  1 drivers
L_0x1a3f4a0 .concat [ 6 1 3 0], L_0x1a3eab0, L_0x19ffaa0, L_0x1a0b1b0;
L_0x1a3f540 .concat [ 6 1 3 0], L_0x1a3eab0, L_0x19ffaa0, L_0x1a0b1b0;
L_0x1a3f670 .concat [ 6 1 3 0], L_0x1a3f310, L_0x1a3f080, L_0x1a3ec40;
L_0x1a3f780 .concat [ 6 1 3 0], L_0x1a3eab0, L_0x19ffaa0, L_0x1a0b1b0;
L_0x1a3f910 .cmp/eeq 10, L_0x1a3f4a0, L_0x1a3f820;
S_0x1a0a280 .scope module, "good1" "reference_module" 3 106, 3 4 0, S_0x19f3670;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /OUTPUT 3 "out_or_bitwise";
    .port_info 3 /OUTPUT 1 "out_or_logical";
    .port_info 4 /OUTPUT 6 "out_not";
L_0x1a0b1b0 .functor OR 3, v0x1a3c240_0, v0x1a3c300_0, C4<000>, C4<000>;
L_0x19ffaa0 .functor OR 1, L_0x1a3e710, L_0x1a3e7e0, C4<0>, C4<0>;
L_0x1a3e9a0 .functor NOT 3, v0x1a3c300_0, C4<000>, C4<000>, C4<000>;
L_0x1a3ea10 .functor NOT 3, v0x1a3c240_0, C4<000>, C4<000>, C4<000>;
v0x19ffca0_0 .net *"_ivl_12", 2 0, L_0x1a3e9a0;  1 drivers
v0x19ffd40_0 .net *"_ivl_14", 2 0, L_0x1a3ea10;  1 drivers
L_0x7fbdc93c9018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1a3af70_0 .net/2u *"_ivl_2", 2 0, L_0x7fbdc93c9018;  1 drivers
v0x1a3b030_0 .net *"_ivl_4", 0 0, L_0x1a3e710;  1 drivers
L_0x7fbdc93c9060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1a3b0f0_0 .net/2u *"_ivl_6", 2 0, L_0x7fbdc93c9060;  1 drivers
v0x1a3b220_0 .net *"_ivl_8", 0 0, L_0x1a3e7e0;  1 drivers
v0x1a3b2e0_0 .net "a", 2 0, v0x1a3c240_0;  alias, 1 drivers
v0x1a3b3c0_0 .net "b", 2 0, v0x1a3c300_0;  alias, 1 drivers
v0x1a3b4a0_0 .net "out_not", 5 0, L_0x1a3eab0;  alias, 1 drivers
v0x1a3b580_0 .net "out_or_bitwise", 2 0, L_0x1a0b1b0;  alias, 1 drivers
v0x1a3b660_0 .net "out_or_logical", 0 0, L_0x19ffaa0;  alias, 1 drivers
L_0x1a3e710 .cmp/ne 3, v0x1a3c240_0, L_0x7fbdc93c9018;
L_0x1a3e7e0 .cmp/ne 3, v0x1a3c300_0, L_0x7fbdc93c9060;
L_0x1a3eab0 .concat [ 3 3 0 0], L_0x1a3ea10, L_0x1a3e9a0;
S_0x1a3b7c0 .scope module, "stim1" "stimulus_gen" 3 101, 3 19 0, S_0x19f3670;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "a";
    .port_info 2 /OUTPUT 3 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1a3c240_0 .var "a", 2 0;
v0x1a3c300_0 .var "b", 2 0;
v0x1a3c3a0_0 .net "clk", 0 0, v0x1a3dbf0_0;  1 drivers
v0x1a3c470_0 .var "wavedrom_enable", 0 0;
v0x1a3c510_0 .var "wavedrom_title", 511 0;
S_0x1a3ba20 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 40, 3 40 0, S_0x1a3b7c0;
 .timescale -12 -12;
v0x1a3bc80_0 .var/2s "count", 31 0;
E_0x1a05ad0/0 .event negedge, v0x1a3c3a0_0;
E_0x1a05ad0/1 .event posedge, v0x1a3c3a0_0;
E_0x1a05ad0 .event/or E_0x1a05ad0/0, E_0x1a05ad0/1;
E_0x1a05400 .event posedge, v0x1a3c3a0_0;
E_0x1a056c0 .event negedge, v0x1a3c3a0_0;
S_0x1a3bd80 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1a3b7c0;
 .timescale -12 -12;
v0x1a3bf80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a3c060 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1a3b7c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a3c6e0 .scope module, "top_module1" "top_module" 3 113, 4 1 0, S_0x19f3670;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /OUTPUT 3 "out_or_bitwise";
    .port_info 3 /OUTPUT 1 "out_or_logical";
    .port_info 4 /OUTPUT 6 "out_not";
L_0x1a3ec40 .functor OR 3, v0x1a3c240_0, v0x1a3c300_0, C4<000>, C4<000>;
L_0x1a3f080 .functor OR 1, L_0x1a3ed20, L_0x1a3eed0, C4<0>, C4<0>;
L_0x1a3f1e0 .functor NOT 3, v0x1a3c300_0, C4<000>, C4<000>, C4<000>;
L_0x1a3f270 .functor NOT 3, v0x1a3c240_0, C4<000>, C4<000>, C4<000>;
v0x1a3c9a0_0 .net *"_ivl_10", 2 0, L_0x1a3f270;  1 drivers
v0x1a3ca80_0 .net *"_ivl_3", 0 0, L_0x1a3ed20;  1 drivers
v0x1a3cb40_0 .net *"_ivl_5", 0 0, L_0x1a3eed0;  1 drivers
v0x1a3cc10_0 .net *"_ivl_8", 2 0, L_0x1a3f1e0;  1 drivers
v0x1a3ccf0_0 .net "a", 2 0, v0x1a3c240_0;  alias, 1 drivers
v0x1a3ce50_0 .net "b", 2 0, v0x1a3c300_0;  alias, 1 drivers
v0x1a3cf60_0 .net "out_not", 5 0, L_0x1a3f310;  alias, 1 drivers
v0x1a3d040_0 .net "out_or_bitwise", 2 0, L_0x1a3ec40;  alias, 1 drivers
v0x1a3d120_0 .net "out_or_logical", 0 0, L_0x1a3f080;  alias, 1 drivers
L_0x1a3ed20 .reduce/or v0x1a3c240_0;
L_0x1a3eed0 .reduce/or v0x1a3c300_0;
L_0x1a3f310 .concat [ 3 3 0 0], L_0x1a3f270, L_0x1a3f1e0;
S_0x1a3d310 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x19f3670;
 .timescale -12 -12;
E_0x19ef9f0 .event anyedge, v0x1a3e240_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a3e240_0;
    %nor/r;
    %assign/vec4 v0x1a3e240_0, 0;
    %wait E_0x19ef9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a3b7c0;
T_3 ;
    %fork t_1, S_0x1a3ba20;
    %jmp t_0;
    .scope S_0x1a3ba20;
t_1 ;
    %pushi/vec4 56, 0, 32;
    %store/vec4 v0x1a3bc80_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %split/vec4 3;
    %assign/vec4 v0x1a3c240_0, 0;
    %assign/vec4 v0x1a3c300_0, 0;
    %wait E_0x1a056c0;
    %pushi/vec4 30, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a05400;
    %load/vec4 v0x1a3bc80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1a3bc80_0, 0, 32;
    %pad/s 6;
    %split/vec4 3;
    %assign/vec4 v0x1a3c240_0, 0;
    %assign/vec4 v0x1a3c300_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1a3c060;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a05ad0;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 6;
    %split/vec4 3;
    %assign/vec4 v0x1a3c240_0, 0;
    %assign/vec4 v0x1a3c300_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 52 "$finish" {0 0 0};
    %end;
    .scope S_0x1a3b7c0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x19f3670;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a3dbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a3e240_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x19f3670;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a3dbf0_0;
    %inv;
    %store/vec4 v0x1a3dbf0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x19f3670;
T_6 ;
    %vpi_call/w 3 93 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 94 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a3c3a0_0, v0x1a3e3a0_0, v0x1a3da70_0, v0x1a3db30_0, v0x1a3df30_0, v0x1a3de60_0, v0x1a3e0d0_0, v0x1a3e000_0, v0x1a3ddc0_0, v0x1a3dd20_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x19f3670;
T_7 ;
    %load/vec4 v0x1a3e1a0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1a3e1a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a3e1a0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_or_bitwise", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_or_bitwise" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1a3e1a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1a3e1a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a3e1a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_or_logical", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_or_logical" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1a3e1a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1a3e1a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a3e1a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_not", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_not" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1a3e1a0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1a3e1a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a3e1a0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1a3e1a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x19f3670;
T_8 ;
    %wait E_0x1a05ad0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a3e1a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a3e1a0_0, 4, 32;
    %load/vec4 v0x1a3e2e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1a3e1a0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a3e1a0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a3e1a0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a3e1a0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1a3df30_0;
    %load/vec4 v0x1a3df30_0;
    %load/vec4 v0x1a3de60_0;
    %xor;
    %load/vec4 v0x1a3df30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1a3e1a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a3e1a0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1a3e1a0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a3e1a0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1a3e0d0_0;
    %load/vec4 v0x1a3e0d0_0;
    %load/vec4 v0x1a3e000_0;
    %xor;
    %load/vec4 v0x1a3e0d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1a3e1a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a3e1a0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1a3e1a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a3e1a0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1a3ddc0_0;
    %load/vec4 v0x1a3ddc0_0;
    %load/vec4 v0x1a3dd20_0;
    %xor;
    %load/vec4 v0x1a3ddc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1a3e1a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a3e1a0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1a3e1a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a3e1a0_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vectorgates/vectorgates_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/vectorgates/iter0/response20/top_module.sv";
