# 8 Bit Breadboard Computer (SAP-1)
The Model and Software Supporting my implementations of the SAP-1 Computer Architecture as inspired by Ben Eater in both logisim and TTL hardware logic.



##Hardware Design:

![https://github.com/MeadeRobert/sap1/blob/master/images/hardware.jpg](https://github.com/MeadeRobert/sap1/blob/master/images/hardware.jpg)

[Youtube Overview](https://www.youtube.com/watch?v=9Msc9BiX_9E)

###[8-Bit Computer Assembly RMX (Robert Meade Assembly) version H0.1 (Hardware 0.1)](https://github.com/MeadeRobert/sap1/blob/master/hardware/documentation/assembly.md)

##Current Logisim Design:
![https://github.com/MeadeRobert/sap1/blob/master/images/sar_test_0.PNG](https://github.com/MeadeRobert/sap1/blob/master/images/sar_test_0.PNG)

##Ben Eater's Design with JLZ instruction added:
![https://github.com/MeadeRobert/sap1/blob/master/images/fibonacci_0.PNG](https://github.com/MeadeRobert/sap1/blob/master/images/fibonacci_0.PNG)

