
****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:35:09 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 47959
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.336 ; gain = 425.828 ; free physical = 858 ; free virtual = 16122
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.305 ; gain = 496.797 ; free physical = 763 ; free virtual = 16028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.117 ; gain = 514.609 ; free physical = 762 ; free virtual = 16027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.117 ; gain = 514.609 ; free physical = 762 ; free virtual = 16027
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.117 ; gain = 0.000 ; free physical = 762 ; free virtual = 16027
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.867 ; gain = 0.000 ; free physical = 731 ; free virtual = 15996
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.867 ; gain = 0.000 ; free physical = 731 ; free virtual = 15996
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.867 ; gain = 611.359 ; free physical = 730 ; free virtual = 15995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.871 ; gain = 619.363 ; free physical = 730 ; free virtual = 15994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.871 ; gain = 619.363 ; free physical = 730 ; free virtual = 15994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.871 ; gain = 619.363 ; free physical = 730 ; free virtual = 15995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2311.871 ; gain = 619.363 ; free physical = 729 ; free virtual = 15998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2371.871 ; gain = 679.363 ; free physical = 631 ; free virtual = 15901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.871 ; gain = 680.363 ; free physical = 631 ; free virtual = 15901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2381.887 ; gain = 689.379 ; free physical = 623 ; free virtual = 15893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.699 ; gain = 859.191 ; free physical = 471 ; free virtual = 15742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.699 ; gain = 859.191 ; free physical = 471 ; free virtual = 15742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.699 ; gain = 859.191 ; free physical = 471 ; free virtual = 15742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.699 ; gain = 859.191 ; free physical = 471 ; free virtual = 15742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.699 ; gain = 859.191 ; free physical = 471 ; free virtual = 15742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.699 ; gain = 859.191 ; free physical = 471 ; free virtual = 15742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.699 ; gain = 859.191 ; free physical = 471 ; free virtual = 15742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.699 ; gain = 762.441 ; free physical = 471 ; free virtual = 15742
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.707 ; gain = 859.191 ; free physical = 471 ; free virtual = 15742
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.707 ; gain = 0.000 ; free physical = 471 ; free virtual = 15742
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.727 ; gain = 0.000 ; free physical = 637 ; free virtual = 15908
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.727 ; gain = 915.223 ; free physical = 637 ; free virtual = 15908
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1890.791; main = 1797.037; forked = 324.848
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4011.227; main = 2607.730; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2625.539 ; gain = 17.812 ; free physical = 633 ; free virtual = 15903

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2799.492 ; gain = 173.953 ; free physical = 421 ; free virtual = 15692

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.398 ; gain = 0.000 ; free physical = 322 ; free virtual = 15457

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.398 ; gain = 0.000 ; free physical = 322 ; free virtual = 15456
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.398 ; gain = 0.000 ; free physical = 322 ; free virtual = 15456

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.398 ; gain = 0.000 ; free physical = 321 ; free virtual = 15455

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.398 ; gain = 0.000 ; free physical = 320 ; free virtual = 15455
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.398 ; gain = 0.000 ; free physical = 320 ; free virtual = 15455

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.398 ; gain = 0.000 ; free physical = 320 ; free virtual = 15455
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3068.398 ; gain = 0.000 ; free physical = 320 ; free virtual = 15455
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.398 ; gain = 0.000 ; free physical = 320 ; free virtual = 15455
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3068.398 ; gain = 0.000 ; free physical = 320 ; free virtual = 15455
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.414 ; gain = 32.016 ; free physical = 320 ; free virtual = 15455
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.414 ; gain = 32.016 ; free physical = 320 ; free virtual = 15455
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.414 ; gain = 32.016 ; free physical = 320 ; free virtual = 15455
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.414 ; gain = 32.016 ; free physical = 320 ; free virtual = 15455

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.414 ; gain = 0.000 ; free physical = 320 ; free virtual = 15455
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.414 ; gain = 32.016 ; free physical = 320 ; free virtual = 15455
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.414 ; gain = 32.016 ; free physical = 320 ; free virtual = 15455
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.414 ; gain = 32.016 ; free physical = 320 ; free virtual = 15455

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.414 ; gain = 0.000 ; free physical = 320 ; free virtual = 15455

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.414 ; gain = 0.000 ; free physical = 320 ; free virtual = 15455

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.414 ; gain = 0.000 ; free physical = 320 ; free virtual = 15455
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.414 ; gain = 0.000 ; free physical = 320 ; free virtual = 15455
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.414 ; gain = 0.000 ; free physical = 309 ; free virtual = 15443
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.414 ; gain = 0.000 ; free physical = 309 ; free virtual = 15443
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.414 ; gain = 0.000 ; free physical = 309 ; free virtual = 15443

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3100.414 ; gain = 0.000 ; free physical = 308 ; free virtual = 15443

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c3d20157

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3132.430 ; gain = 32.016 ; free physical = 308 ; free virtual = 15442

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c3d20157

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.430 ; gain = 32.016 ; free physical = 308 ; free virtual = 15442
Phase 1 Placer Initialization | Checksum: 1c3d20157

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.430 ; gain = 32.016 ; free physical = 308 ; free virtual = 15442

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d1fac22b

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.430 ; gain = 32.016 ; free physical = 305 ; free virtual = 15439

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1af71203d

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.430 ; gain = 32.016 ; free physical = 304 ; free virtual = 15438

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1af71203d

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.430 ; gain = 32.016 ; free physical = 304 ; free virtual = 15438

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 18d90e84a

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3140.434 ; gain = 40.020 ; free physical = 310 ; free virtual = 15445

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 18d90e84a

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3140.434 ; gain = 40.020 ; free physical = 310 ; free virtual = 15445

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.434 ; gain = 0.000 ; free physical = 318 ; free virtual = 15453

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 18d90e84a

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3140.434 ; gain = 40.020 ; free physical = 318 ; free virtual = 15453
Phase 2.5 Global Place Phase2 | Checksum: 1d977a4b3

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3140.434 ; gain = 40.020 ; free physical = 318 ; free virtual = 15453
Phase 2 Global Placement | Checksum: 1d977a4b3

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3140.434 ; gain = 40.020 ; free physical = 318 ; free virtual = 15453

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 116ea8efb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3140.434 ; gain = 40.020 ; free physical = 318 ; free virtual = 15452

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10a55239d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3140.434 ; gain = 40.020 ; free physical = 318 ; free virtual = 15452

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dc76fa32

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3140.434 ; gain = 40.020 ; free physical = 318 ; free virtual = 15452

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dc76fa32

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3140.434 ; gain = 40.020 ; free physical = 318 ; free virtual = 15452

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f4f726c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3140.434 ; gain = 40.020 ; free physical = 334 ; free virtual = 15468

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f4f726c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3140.434 ; gain = 40.020 ; free physical = 334 ; free virtual = 15468

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f4f726c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3140.434 ; gain = 40.020 ; free physical = 334 ; free virtual = 15468
Phase 3 Detail Placement | Checksum: 1f4f726c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3140.434 ; gain = 40.020 ; free physical = 334 ; free virtual = 15468

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 237720c7d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.950 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1af746f88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.434 ; gain = 0.000 ; free physical = 334 ; free virtual = 15469
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3140.434 ; gain = 0.000 ; free physical = 334 ; free virtual = 15469
Phase 4.1.1.1 BUFG Insertion | Checksum: 237720c7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.434 ; gain = 40.020 ; free physical = 334 ; free virtual = 15469

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.950. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 27a7918b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.434 ; gain = 40.020 ; free physical = 334 ; free virtual = 15469

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.434 ; gain = 40.020 ; free physical = 334 ; free virtual = 15469
Phase 4.1 Post Commit Optimization | Checksum: 27a7918b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.434 ; gain = 40.020 ; free physical = 334 ; free virtual = 15469

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 27a7918b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.434 ; gain = 40.020 ; free physical = 334 ; free virtual = 15469

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 27a7918b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.434 ; gain = 40.020 ; free physical = 334 ; free virtual = 15469
Phase 4.3 Placer Reporting | Checksum: 27a7918b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.434 ; gain = 40.020 ; free physical = 334 ; free virtual = 15469

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.434 ; gain = 0.000 ; free physical = 334 ; free virtual = 15469

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.434 ; gain = 40.020 ; free physical = 334 ; free virtual = 15469
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2535595d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.434 ; gain = 40.020 ; free physical = 334 ; free virtual = 15469
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.434 ; gain = 40.020 ; free physical = 334 ; free virtual = 15469
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Phase 1 Build RT Design | Checksum: 18200c651

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.434 ; gain = 0.000 ; free physical = 396 ; free virtual = 15530
Total Elapsed time in route_design: 10.8 secs
Ending Routing Task | Checksum: 18200c651

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.434 ; gain = 0.000 ; free physical = 396 ; free virtual = 15530
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
route_design failed
INFO: [Common 17-344] 'route_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:35:40 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:35:54 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 49801
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.293 ; gain = 429.770 ; free physical = 912 ; free virtual = 16042
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.262 ; gain = 501.738 ; free physical = 820 ; free virtual = 15951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.074 ; gain = 519.551 ; free physical = 820 ; free virtual = 15951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.074 ; gain = 519.551 ; free physical = 820 ; free virtual = 15951
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.074 ; gain = 0.000 ; free physical = 820 ; free virtual = 15951
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2301.824 ; gain = 0.000 ; free physical = 809 ; free virtual = 15940
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2301.824 ; gain = 0.000 ; free physical = 809 ; free virtual = 15940
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2301.824 ; gain = 613.301 ; free physical = 816 ; free virtual = 15946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.828 ; gain = 621.305 ; free physical = 816 ; free virtual = 15946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.828 ; gain = 621.305 ; free physical = 816 ; free virtual = 15946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.828 ; gain = 621.305 ; free physical = 819 ; free virtual = 15950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2309.828 ; gain = 621.305 ; free physical = 871 ; free virtual = 16007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2371.828 ; gain = 683.305 ; free physical = 740 ; free virtual = 15877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2371.828 ; gain = 683.305 ; free physical = 740 ; free virtual = 15877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2381.844 ; gain = 693.320 ; free physical = 725 ; free virtual = 15861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.656 ; gain = 863.133 ; free physical = 588 ; free virtual = 15724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.656 ; gain = 863.133 ; free physical = 588 ; free virtual = 15724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.656 ; gain = 863.133 ; free physical = 588 ; free virtual = 15724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.656 ; gain = 863.133 ; free physical = 588 ; free virtual = 15724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.656 ; gain = 863.133 ; free physical = 588 ; free virtual = 15724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.656 ; gain = 863.133 ; free physical = 588 ; free virtual = 15724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.656 ; gain = 863.133 ; free physical = 588 ; free virtual = 15724
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.656 ; gain = 769.383 ; free physical = 588 ; free virtual = 15724
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.664 ; gain = 863.133 ; free physical = 588 ; free virtual = 15724
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.664 ; gain = 0.000 ; free physical = 588 ; free virtual = 15724
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.684 ; gain = 0.000 ; free physical = 742 ; free virtual = 15878
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.684 ; gain = 975.723 ; free physical = 741 ; free virtual = 15878
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1874.794; main = 1795.795; forked = 324.913
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3995.184; main = 2607.688; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2625.496 ; gain = 17.812 ; free physical = 727 ; free virtual = 15864

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2797.449 ; gain = 171.953 ; free physical = 589 ; free virtual = 15726

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.355 ; gain = 0.000 ; free physical = 297 ; free virtual = 15434

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.355 ; gain = 0.000 ; free physical = 297 ; free virtual = 15434
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.355 ; gain = 0.000 ; free physical = 297 ; free virtual = 15434

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.355 ; gain = 0.000 ; free physical = 297 ; free virtual = 15434

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.355 ; gain = 0.000 ; free physical = 297 ; free virtual = 15434
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.355 ; gain = 0.000 ; free physical = 297 ; free virtual = 15434

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.355 ; gain = 0.000 ; free physical = 297 ; free virtual = 15434
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.355 ; gain = 0.000 ; free physical = 297 ; free virtual = 15434
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.355 ; gain = 0.000 ; free physical = 297 ; free virtual = 15434
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.355 ; gain = 0.000 ; free physical = 297 ; free virtual = 15434
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.371 ; gain = 32.016 ; free physical = 297 ; free virtual = 15434
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.371 ; gain = 32.016 ; free physical = 297 ; free virtual = 15434
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.371 ; gain = 32.016 ; free physical = 297 ; free virtual = 15434
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.371 ; gain = 32.016 ; free physical = 297 ; free virtual = 15434

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.371 ; gain = 0.000 ; free physical = 297 ; free virtual = 15434
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.371 ; gain = 32.016 ; free physical = 297 ; free virtual = 15434
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.371 ; gain = 32.016 ; free physical = 297 ; free virtual = 15434
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.371 ; gain = 32.016 ; free physical = 297 ; free virtual = 15434

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.371 ; gain = 0.000 ; free physical = 297 ; free virtual = 15434

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.371 ; gain = 0.000 ; free physical = 297 ; free virtual = 15434

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.371 ; gain = 0.000 ; free physical = 297 ; free virtual = 15434
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.371 ; gain = 0.000 ; free physical = 297 ; free virtual = 15434
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.371 ; gain = 0.000 ; free physical = 306 ; free virtual = 15442
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.371 ; gain = 0.000 ; free physical = 306 ; free virtual = 15442
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.371 ; gain = 0.000 ; free physical = 306 ; free virtual = 15442

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3100.371 ; gain = 0.000 ; free physical = 306 ; free virtual = 15442

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b019bf75

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.387 ; gain = 32.016 ; free physical = 306 ; free virtual = 15442

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b019bf75

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.387 ; gain = 32.016 ; free physical = 306 ; free virtual = 15442
Phase 1 Placer Initialization | Checksum: 1b019bf75

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.387 ; gain = 32.016 ; free physical = 306 ; free virtual = 15442

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f4d8de61

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.387 ; gain = 32.016 ; free physical = 304 ; free virtual = 15441

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13b6aadd5

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.387 ; gain = 32.016 ; free physical = 304 ; free virtual = 15441

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13b6aadd5

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.387 ; gain = 32.016 ; free physical = 304 ; free virtual = 15441

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 124f59ddf

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3140.391 ; gain = 40.020 ; free physical = 316 ; free virtual = 15452

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 124f59ddf

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3140.391 ; gain = 40.020 ; free physical = 317 ; free virtual = 15453

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 319 ; free virtual = 15455

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 124f59ddf

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3140.391 ; gain = 40.020 ; free physical = 319 ; free virtual = 15455
Phase 2.5 Global Place Phase2 | Checksum: 186649947

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3140.391 ; gain = 40.020 ; free physical = 319 ; free virtual = 15455
Phase 2 Global Placement | Checksum: 186649947

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3140.391 ; gain = 40.020 ; free physical = 319 ; free virtual = 15455

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 149fd9a6f

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3140.391 ; gain = 40.020 ; free physical = 318 ; free virtual = 15455

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bbea6bf1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3140.391 ; gain = 40.020 ; free physical = 319 ; free virtual = 15455

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 129d091e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3140.391 ; gain = 40.020 ; free physical = 319 ; free virtual = 15455

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 129d091e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3140.391 ; gain = 40.020 ; free physical = 319 ; free virtual = 15455

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2264d7bcc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3140.391 ; gain = 40.020 ; free physical = 339 ; free virtual = 15476

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2264d7bcc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3140.391 ; gain = 40.020 ; free physical = 339 ; free virtual = 15476

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2264d7bcc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3140.391 ; gain = 40.020 ; free physical = 339 ; free virtual = 15476
Phase 3 Detail Placement | Checksum: 2264d7bcc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3140.391 ; gain = 40.020 ; free physical = 339 ; free virtual = 15476

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 261da7574

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.450 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d9dcd87f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 339 ; free virtual = 15475
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 339 ; free virtual = 15475
Phase 4.1.1.1 BUFG Insertion | Checksum: 261da7574

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.391 ; gain = 40.020 ; free physical = 339 ; free virtual = 15475

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.450. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1fdde7a59

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.391 ; gain = 40.020 ; free physical = 339 ; free virtual = 15475

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.391 ; gain = 40.020 ; free physical = 339 ; free virtual = 15475
Phase 4.1 Post Commit Optimization | Checksum: 1fdde7a59

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.391 ; gain = 40.020 ; free physical = 339 ; free virtual = 15475

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fdde7a59

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.391 ; gain = 40.020 ; free physical = 339 ; free virtual = 15475

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1fdde7a59

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.391 ; gain = 40.020 ; free physical = 339 ; free virtual = 15475
Phase 4.3 Placer Reporting | Checksum: 1fdde7a59

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.391 ; gain = 40.020 ; free physical = 339 ; free virtual = 15475

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 339 ; free virtual = 15475

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.391 ; gain = 40.020 ; free physical = 339 ; free virtual = 15475
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d6baf776

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.391 ; gain = 40.020 ; free physical = 339 ; free virtual = 15475
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.391 ; gain = 40.020 ; free physical = 339 ; free virtual = 15475
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 348 ; free virtual = 15485

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 348 ; free virtual = 15485

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 348 ; free virtual = 15485
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 127dda65c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 348 ; free virtual = 15485
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.365  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 108d3b93c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 356 ; free virtual = 15492

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 108d3b93c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 356 ; free virtual = 15492

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2b0e138ab

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 356 ; free virtual = 15493
Phase 4 Initial Routing | Checksum: 2b0e138ab

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 356 ; free virtual = 15493

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.299  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 19f7c59cc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 356 ; free virtual = 15493
Phase 5 Rip-up And Reroute | Checksum: 19f7c59cc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 356 ; free virtual = 15493

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c2fcacc8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 356 ; free virtual = 15493
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.193  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 1c2fcacc8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 356 ; free virtual = 15493

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1c2fcacc8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 356 ; free virtual = 15493
Phase 6 Delay and Skew Optimization | Checksum: 1c2fcacc8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 356 ; free virtual = 15493

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.193  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1cb8851e6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 356 ; free virtual = 15493
Phase 7 Post Hold Fix | Checksum: 1cb8851e6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 356 ; free virtual = 15493

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1cb8851e6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 356 ; free virtual = 15493

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1cb8851e6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 355 ; free virtual = 15492

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 224844356

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 355 ; free virtual = 15492

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 224844356

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 355 ; free virtual = 15492

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.193  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 224844356

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 355 ; free virtual = 15492
Total Elapsed time in route_design: 11.1 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 355 ; free virtual = 15492
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 355 ; free virtual = 15492

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.391 ; gain = 0.000 ; free physical = 354 ; free virtual = 15491
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:36:26 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:36:37 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 51629
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.242 ; gain = 426.832 ; free physical = 949 ; free virtual = 16081
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.211 ; gain = 498.801 ; free physical = 863 ; free virtual = 15996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.023 ; gain = 516.613 ; free physical = 859 ; free virtual = 15992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.023 ; gain = 516.613 ; free physical = 859 ; free virtual = 15992
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.023 ; gain = 0.000 ; free physical = 859 ; free virtual = 15992
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.773 ; gain = 0.000 ; free physical = 849 ; free virtual = 15981
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2302.773 ; gain = 0.000 ; free physical = 849 ; free virtual = 15981
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2302.773 ; gain = 611.363 ; free physical = 895 ; free virtual = 16028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.777 ; gain = 619.367 ; free physical = 895 ; free virtual = 16027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.777 ; gain = 619.367 ; free physical = 895 ; free virtual = 16027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.777 ; gain = 619.367 ; free physical = 894 ; free virtual = 16028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2310.777 ; gain = 619.367 ; free physical = 893 ; free virtual = 16030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2372.777 ; gain = 681.367 ; free physical = 811 ; free virtual = 15948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2372.777 ; gain = 681.367 ; free physical = 811 ; free virtual = 15948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2381.793 ; gain = 690.383 ; free physical = 803 ; free virtual = 15940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.605 ; gain = 860.195 ; free physical = 663 ; free virtual = 15801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.605 ; gain = 860.195 ; free physical = 663 ; free virtual = 15801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.605 ; gain = 860.195 ; free physical = 663 ; free virtual = 15801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.605 ; gain = 860.195 ; free physical = 663 ; free virtual = 15801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.605 ; gain = 860.195 ; free physical = 663 ; free virtual = 15801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.605 ; gain = 860.195 ; free physical = 663 ; free virtual = 15801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.605 ; gain = 860.195 ; free physical = 663 ; free virtual = 15801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.605 ; gain = 765.445 ; free physical = 663 ; free virtual = 15801
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.613 ; gain = 860.195 ; free physical = 663 ; free virtual = 15801
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.613 ; gain = 0.000 ; free physical = 663 ; free virtual = 15801
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.633 ; gain = 0.000 ; free physical = 759 ; free virtual = 15897
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.633 ; gain = 919.191 ; free physical = 759 ; free virtual = 15897
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1857.480; main = 1799.019; forked = 324.866
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3978.133; main = 2607.637; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2625.445 ; gain = 17.812 ; free physical = 758 ; free virtual = 15896

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2798.398 ; gain = 172.953 ; free physical = 677 ; free virtual = 15815

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 387 ; free virtual = 15525

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 387 ; free virtual = 15525
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 387 ; free virtual = 15525

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 387 ; free virtual = 15525

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 387 ; free virtual = 15525
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 387 ; free virtual = 15525

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 387 ; free virtual = 15525
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 387 ; free virtual = 15525
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 387 ; free virtual = 15525
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 387 ; free virtual = 15525
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.320 ; gain = 32.016 ; free physical = 387 ; free virtual = 15525
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.320 ; gain = 32.016 ; free physical = 387 ; free virtual = 15525
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.320 ; gain = 32.016 ; free physical = 387 ; free virtual = 15525
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.320 ; gain = 32.016 ; free physical = 387 ; free virtual = 15525

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 387 ; free virtual = 15525
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.320 ; gain = 32.016 ; free physical = 387 ; free virtual = 15525
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.320 ; gain = 32.016 ; free physical = 387 ; free virtual = 15525
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.320 ; gain = 32.016 ; free physical = 387 ; free virtual = 15525

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 387 ; free virtual = 15525

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 387 ; free virtual = 15525

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 387 ; free virtual = 15525
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 387 ; free virtual = 15525
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 351 ; free virtual = 15489
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 351 ; free virtual = 15489
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 351 ; free virtual = 15489

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 318 ; free virtual = 15457

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c3d20157

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 318 ; free virtual = 15457

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c3d20157

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 318 ; free virtual = 15457
Phase 1 Placer Initialization | Checksum: 1c3d20157

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 318 ; free virtual = 15457

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d1fac22b

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 322 ; free virtual = 15461

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1af71203d

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 322 ; free virtual = 15461

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1af71203d

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 322 ; free virtual = 15461

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 18d90e84a

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3140.340 ; gain = 40.020 ; free physical = 324 ; free virtual = 15463

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 18d90e84a

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3140.340 ; gain = 40.020 ; free physical = 326 ; free virtual = 15465

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 332 ; free virtual = 15470

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 18d90e84a

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3140.340 ; gain = 40.020 ; free physical = 332 ; free virtual = 15470
Phase 2.5 Global Place Phase2 | Checksum: 1d977a4b3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3140.340 ; gain = 40.020 ; free physical = 332 ; free virtual = 15470
Phase 2 Global Placement | Checksum: 1d977a4b3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3140.340 ; gain = 40.020 ; free physical = 332 ; free virtual = 15470

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 116ea8efb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3140.340 ; gain = 40.020 ; free physical = 332 ; free virtual = 15470

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10a55239d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3140.340 ; gain = 40.020 ; free physical = 332 ; free virtual = 15470

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dc76fa32

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3140.340 ; gain = 40.020 ; free physical = 332 ; free virtual = 15470

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dc76fa32

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3140.340 ; gain = 40.020 ; free physical = 332 ; free virtual = 15470

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f4f726c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3140.340 ; gain = 40.020 ; free physical = 324 ; free virtual = 15462

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f4f726c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3140.340 ; gain = 40.020 ; free physical = 324 ; free virtual = 15462

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f4f726c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3140.340 ; gain = 40.020 ; free physical = 324 ; free virtual = 15462
Phase 3 Detail Placement | Checksum: 1f4f726c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3140.340 ; gain = 40.020 ; free physical = 324 ; free virtual = 15462

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 237720c7d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.950 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1af746f88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 323 ; free virtual = 15462
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 323 ; free virtual = 15462
Phase 4.1.1.1 BUFG Insertion | Checksum: 237720c7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3140.340 ; gain = 40.020 ; free physical = 323 ; free virtual = 15462

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.950. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 27a7918b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3140.340 ; gain = 40.020 ; free physical = 323 ; free virtual = 15462

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3140.340 ; gain = 40.020 ; free physical = 323 ; free virtual = 15462
Phase 4.1 Post Commit Optimization | Checksum: 27a7918b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3140.340 ; gain = 40.020 ; free physical = 323 ; free virtual = 15462

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 27a7918b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3140.340 ; gain = 40.020 ; free physical = 323 ; free virtual = 15462

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 27a7918b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3140.340 ; gain = 40.020 ; free physical = 323 ; free virtual = 15462
Phase 4.3 Placer Reporting | Checksum: 27a7918b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3140.340 ; gain = 40.020 ; free physical = 323 ; free virtual = 15462

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 323 ; free virtual = 15462

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3140.340 ; gain = 40.020 ; free physical = 323 ; free virtual = 15462
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2535595d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3140.340 ; gain = 40.020 ; free physical = 323 ; free virtual = 15462
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3140.340 ; gain = 40.020 ; free physical = 323 ; free virtual = 15462
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 312 ; free virtual = 15451

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 312 ; free virtual = 15451

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 312 ; free virtual = 15451
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c5433301

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 312 ; free virtual = 15451
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.865  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 13739bf1d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 312 ; free virtual = 15451

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 13739bf1d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 312 ; free virtual = 15451

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2827f2a0c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 312 ; free virtual = 15451
Phase 4 Initial Routing | Checksum: 2827f2a0c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 312 ; free virtual = 15451

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.799  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 153ad17dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 312 ; free virtual = 15451
Phase 5 Rip-up And Reroute | Checksum: 153ad17dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 312 ; free virtual = 15451

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14944c9dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 312 ; free virtual = 15451
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.693  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 14944c9dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 312 ; free virtual = 15451

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 14944c9dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 312 ; free virtual = 15451
Phase 6 Delay and Skew Optimization | Checksum: 14944c9dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 312 ; free virtual = 15451

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.693  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 140b034cf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 312 ; free virtual = 15451
Phase 7 Post Hold Fix | Checksum: 140b034cf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 312 ; free virtual = 15451

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 140b034cf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 312 ; free virtual = 15451

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 140b034cf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 312 ; free virtual = 15451

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 199ac263f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 312 ; free virtual = 15451

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 199ac263f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 312 ; free virtual = 15451

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.693  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 199ac263f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 312 ; free virtual = 15451
Total Elapsed time in route_design: 11.84 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 312 ; free virtual = 15451
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 312 ; free virtual = 15451

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.340 ; gain = 0.000 ; free physical = 311 ; free virtual = 15451
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:37:11 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:37:22 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 53493
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.227 ; gain = 425.832 ; free physical = 861 ; free virtual = 15996
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.195 ; gain = 497.801 ; free physical = 770 ; free virtual = 15906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.008 ; gain = 515.613 ; free physical = 768 ; free virtual = 15904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.008 ; gain = 515.613 ; free physical = 768 ; free virtual = 15904
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.008 ; gain = 0.000 ; free physical = 768 ; free virtual = 15904
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.758 ; gain = 0.000 ; free physical = 754 ; free virtual = 15889
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.758 ; gain = 0.000 ; free physical = 769 ; free virtual = 15905
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2302.758 ; gain = 610.363 ; free physical = 774 ; free virtual = 15910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.762 ; gain = 618.367 ; free physical = 774 ; free virtual = 15910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.762 ; gain = 618.367 ; free physical = 774 ; free virtual = 15910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.762 ; gain = 618.367 ; free physical = 774 ; free virtual = 15911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2310.762 ; gain = 618.367 ; free physical = 793 ; free virtual = 15933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2371.762 ; gain = 679.367 ; free physical = 723 ; free virtual = 15863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2371.762 ; gain = 679.367 ; free physical = 723 ; free virtual = 15863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2381.777 ; gain = 689.383 ; free physical = 715 ; free virtual = 15855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2551.590 ; gain = 859.195 ; free physical = 574 ; free virtual = 15715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2551.590 ; gain = 859.195 ; free physical = 574 ; free virtual = 15715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2551.590 ; gain = 859.195 ; free physical = 574 ; free virtual = 15715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2551.590 ; gain = 859.195 ; free physical = 574 ; free virtual = 15715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2551.590 ; gain = 859.195 ; free physical = 574 ; free virtual = 15715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2551.590 ; gain = 859.195 ; free physical = 574 ; free virtual = 15715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2551.590 ; gain = 859.195 ; free physical = 574 ; free virtual = 15715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.590 ; gain = 764.445 ; free physical = 574 ; free virtual = 15715
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2551.598 ; gain = 859.195 ; free physical = 574 ; free virtual = 15715
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.598 ; gain = 0.000 ; free physical = 574 ; free virtual = 15715
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.617 ; gain = 0.000 ; free physical = 745 ; free virtual = 15885
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.617 ; gain = 1013.793 ; free physical = 745 ; free virtual = 15885
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1819.481; main = 1796.748; forked = 324.897
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3940.117; main = 2607.621; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2619.492 ; gain = 11.875 ; free physical = 746 ; free virtual = 15887

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2797.305 ; gain = 177.812 ; free physical = 579 ; free virtual = 15720

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.211 ; gain = 0.000 ; free physical = 297 ; free virtual = 15438

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.211 ; gain = 0.000 ; free physical = 297 ; free virtual = 15438
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.211 ; gain = 0.000 ; free physical = 297 ; free virtual = 15438

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.211 ; gain = 0.000 ; free physical = 297 ; free virtual = 15438

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.211 ; gain = 0.000 ; free physical = 297 ; free virtual = 15438
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.211 ; gain = 0.000 ; free physical = 297 ; free virtual = 15438

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.211 ; gain = 0.000 ; free physical = 297 ; free virtual = 15438
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.211 ; gain = 0.000 ; free physical = 297 ; free virtual = 15438
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.211 ; gain = 0.000 ; free physical = 297 ; free virtual = 15438
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.211 ; gain = 0.000 ; free physical = 297 ; free virtual = 15438
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.227 ; gain = 32.016 ; free physical = 297 ; free virtual = 15438
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.227 ; gain = 32.016 ; free physical = 297 ; free virtual = 15438
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.227 ; gain = 32.016 ; free physical = 297 ; free virtual = 15438
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.227 ; gain = 32.016 ; free physical = 297 ; free virtual = 15438

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.227 ; gain = 0.000 ; free physical = 297 ; free virtual = 15438
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.227 ; gain = 32.016 ; free physical = 297 ; free virtual = 15438
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.227 ; gain = 32.016 ; free physical = 297 ; free virtual = 15438
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.227 ; gain = 32.016 ; free physical = 297 ; free virtual = 15438

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.227 ; gain = 0.000 ; free physical = 297 ; free virtual = 15438

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.227 ; gain = 0.000 ; free physical = 297 ; free virtual = 15438

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.227 ; gain = 0.000 ; free physical = 297 ; free virtual = 15438
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.227 ; gain = 0.000 ; free physical = 297 ; free virtual = 15438
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.227 ; gain = 0.000 ; free physical = 301 ; free virtual = 15442
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.227 ; gain = 0.000 ; free physical = 301 ; free virtual = 15442
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.227 ; gain = 0.000 ; free physical = 301 ; free virtual = 15442

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3100.227 ; gain = 0.000 ; free physical = 301 ; free virtual = 15442

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1400002e9

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 293 ; free virtual = 15435

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1400002e9

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 293 ; free virtual = 15435
Phase 1 Placer Initialization | Checksum: 1400002e9

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 293 ; free virtual = 15435

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 182243dbe

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 293 ; free virtual = 15434

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18355ea85

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 293 ; free virtual = 15434

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18355ea85

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 293 ; free virtual = 15434

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 12c90a2dc

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 311 ; free virtual = 15452

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 12c90a2dc

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 312 ; free virtual = 15453

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 321 ; free virtual = 15462

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 12c90a2dc

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 321 ; free virtual = 15462
Phase 2.5 Global Place Phase2 | Checksum: 1878e4f2a

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 321 ; free virtual = 15462
Phase 2 Global Placement | Checksum: 1878e4f2a

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 321 ; free virtual = 15462

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 145156482

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 321 ; free virtual = 15462

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 110a91bfd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 321 ; free virtual = 15462

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f70301d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 321 ; free virtual = 15462

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f70301d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 321 ; free virtual = 15462

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 267e8e655

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 338 ; free virtual = 15479

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 267e8e655

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 338 ; free virtual = 15479

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 267e8e655

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 338 ; free virtual = 15479
Phase 3 Detail Placement | Checksum: 267e8e655

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 338 ; free virtual = 15479

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2247fcd2d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.200 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 19c823038

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 338 ; free virtual = 15479
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 338 ; free virtual = 15479
Phase 4.1.1.1 BUFG Insertion | Checksum: 2247fcd2d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 338 ; free virtual = 15479

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.200. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1dcc1a45d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 338 ; free virtual = 15479

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 338 ; free virtual = 15479
Phase 4.1 Post Commit Optimization | Checksum: 1dcc1a45d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 338 ; free virtual = 15479

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1dcc1a45d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 338 ; free virtual = 15479

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1dcc1a45d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 338 ; free virtual = 15479
Phase 4.3 Placer Reporting | Checksum: 1dcc1a45d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 338 ; free virtual = 15479

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 338 ; free virtual = 15479

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 338 ; free virtual = 15479
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b59e217a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 338 ; free virtual = 15479
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.242 ; gain = 32.016 ; free physical = 338 ; free virtual = 15479
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 329 ; free virtual = 15468

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 329 ; free virtual = 15468

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 329 ; free virtual = 15468
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 11be757aa

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 329 ; free virtual = 15468
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.115  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a35efc14

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 329 ; free virtual = 15468

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a35efc14

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 329 ; free virtual = 15468

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
 Number of Nodes with overlaps = 0
Phase 4.1 Initial Net Routing Pass | Checksum: 12fa1bccd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 329 ; free virtual = 15468
Phase 4 Initial Routing | Checksum: 12fa1bccd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 329 ; free virtual = 15468

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.235  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1bd5d035b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 329 ; free virtual = 15468
Phase 5 Rip-up And Reroute | Checksum: 1bd5d035b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 329 ; free virtual = 15468

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 265d5ae16

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 329 ; free virtual = 15468
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.943  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 265d5ae16

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 329 ; free virtual = 15468

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 265d5ae16

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 329 ; free virtual = 15468
Phase 6 Delay and Skew Optimization | Checksum: 265d5ae16

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 329 ; free virtual = 15468

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.943  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1ed4469ec

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 329 ; free virtual = 15468
Phase 7 Post Hold Fix | Checksum: 1ed4469ec

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 329 ; free virtual = 15468

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1ed4469ec

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 329 ; free virtual = 15468

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1ed4469ec

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 329 ; free virtual = 15468

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 20c5f24c7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 329 ; free virtual = 15468

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 20c5f24c7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 329 ; free virtual = 15468

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.943  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 20c5f24c7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 329 ; free virtual = 15468
Total Elapsed time in route_design: 11.07 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 128a3c3b1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 329 ; free virtual = 15468
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 128a3c3b1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 329 ; free virtual = 15468

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.242 ; gain = 0.000 ; free physical = 329 ; free virtual = 15468
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:37:55 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:38:06 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 55317
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2117.863 ; gain = 427.801 ; free physical = 884 ; free virtual = 16020
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.832 ; gain = 499.770 ; free physical = 830 ; free virtual = 15967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.645 ; gain = 517.582 ; free physical = 829 ; free virtual = 15966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.645 ; gain = 517.582 ; free physical = 829 ; free virtual = 15966
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.645 ; gain = 0.000 ; free physical = 829 ; free virtual = 15966
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2300.395 ; gain = 0.000 ; free physical = 826 ; free virtual = 15963
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2300.395 ; gain = 0.000 ; free physical = 826 ; free virtual = 15963
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2300.395 ; gain = 610.332 ; free physical = 830 ; free virtual = 15967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2308.398 ; gain = 618.336 ; free physical = 830 ; free virtual = 15967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2308.398 ; gain = 618.336 ; free physical = 830 ; free virtual = 15967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2308.398 ; gain = 618.336 ; free physical = 831 ; free virtual = 15969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2308.398 ; gain = 618.336 ; free physical = 831 ; free virtual = 15972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2371.398 ; gain = 681.336 ; free physical = 735 ; free virtual = 15877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2371.398 ; gain = 681.336 ; free physical = 735 ; free virtual = 15877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2381.414 ; gain = 691.352 ; free physical = 727 ; free virtual = 15869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.227 ; gain = 861.164 ; free physical = 579 ; free virtual = 15721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.227 ; gain = 861.164 ; free physical = 579 ; free virtual = 15721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.227 ; gain = 861.164 ; free physical = 588 ; free virtual = 15729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.227 ; gain = 861.164 ; free physical = 588 ; free virtual = 15729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.227 ; gain = 861.164 ; free physical = 587 ; free virtual = 15729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.227 ; gain = 861.164 ; free physical = 587 ; free virtual = 15729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.227 ; gain = 861.164 ; free physical = 587 ; free virtual = 15729
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.227 ; gain = 768.414 ; free physical = 587 ; free virtual = 15729
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.234 ; gain = 861.164 ; free physical = 587 ; free virtual = 15729
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.234 ; gain = 0.000 ; free physical = 588 ; free virtual = 15730
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.254 ; gain = 0.000 ; free physical = 728 ; free virtual = 15870
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.254 ; gain = 942.941 ; free physical = 728 ; free virtual = 15870
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1890.425; main = 1797.572; forked = 324.851
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4016.754; main = 2607.258; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2625.066 ; gain = 17.812 ; free physical = 724 ; free virtual = 15866

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2798.020 ; gain = 172.953 ; free physical = 586 ; free virtual = 15728

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3067.957 ; gain = 0.000 ; free physical = 298 ; free virtual = 15440

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3067.957 ; gain = 0.000 ; free physical = 298 ; free virtual = 15440
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3067.957 ; gain = 0.000 ; free physical = 298 ; free virtual = 15440

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3067.957 ; gain = 0.000 ; free physical = 298 ; free virtual = 15440

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3067.957 ; gain = 0.000 ; free physical = 298 ; free virtual = 15440
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3067.957 ; gain = 0.000 ; free physical = 298 ; free virtual = 15440

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3067.957 ; gain = 0.000 ; free physical = 298 ; free virtual = 15440
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3067.957 ; gain = 0.000 ; free physical = 298 ; free virtual = 15440
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3067.957 ; gain = 0.000 ; free physical = 298 ; free virtual = 15440
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3067.957 ; gain = 0.000 ; free physical = 298 ; free virtual = 15440
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3099.973 ; gain = 32.016 ; free physical = 298 ; free virtual = 15440
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3099.973 ; gain = 32.016 ; free physical = 298 ; free virtual = 15440
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3099.973 ; gain = 32.016 ; free physical = 298 ; free virtual = 15440
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3099.973 ; gain = 32.016 ; free physical = 298 ; free virtual = 15440

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3099.973 ; gain = 0.000 ; free physical = 298 ; free virtual = 15440
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3099.973 ; gain = 32.016 ; free physical = 298 ; free virtual = 15440
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3099.973 ; gain = 32.016 ; free physical = 298 ; free virtual = 15440
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3099.973 ; gain = 32.016 ; free physical = 298 ; free virtual = 15440

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3099.973 ; gain = 0.000 ; free physical = 298 ; free virtual = 15440

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3099.973 ; gain = 0.000 ; free physical = 298 ; free virtual = 15440

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3099.973 ; gain = 0.000 ; free physical = 298 ; free virtual = 15440
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3099.973 ; gain = 0.000 ; free physical = 298 ; free virtual = 15440
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3099.973 ; gain = 0.000 ; free physical = 299 ; free virtual = 15441
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3099.973 ; gain = 0.000 ; free physical = 299 ; free virtual = 15441
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3099.973 ; gain = 0.000 ; free physical = 299 ; free virtual = 15441

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3099.973 ; gain = 0.000 ; free physical = 300 ; free virtual = 15441

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 116fb41a0

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 297 ; free virtual = 15438

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 116fb41a0

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 297 ; free virtual = 15438
Phase 1 Placer Initialization | Checksum: 116fb41a0

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 297 ; free virtual = 15438

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 131afe860

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 296 ; free virtual = 15437

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18a91b7d4

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 296 ; free virtual = 15437

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18a91b7d4

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 296 ; free virtual = 15437

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1e20ea7de

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 311 ; free virtual = 15453

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1e20ea7de

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 311 ; free virtual = 15453

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 318 ; free virtual = 15460

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1e20ea7de

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 318 ; free virtual = 15460
Phase 2.5 Global Place Phase2 | Checksum: 14eee2828

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 318 ; free virtual = 15460
Phase 2 Global Placement | Checksum: 14eee2828

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 318 ; free virtual = 15460

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1917509d0

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 318 ; free virtual = 15459

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 184085e9b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 318 ; free virtual = 15459

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 161a24934

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 318 ; free virtual = 15459

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 161a24934

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 318 ; free virtual = 15459

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2228372a9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 316 ; free virtual = 15457

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2228372a9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 316 ; free virtual = 15457

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2228372a9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 316 ; free virtual = 15457
Phase 3 Detail Placement | Checksum: 2228372a9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 316 ; free virtual = 15457

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 265e480e1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.825 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1dde6e3ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 314 ; free virtual = 15456
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 314 ; free virtual = 15456
Phase 4.1.1.1 BUFG Insertion | Checksum: 265e480e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 314 ; free virtual = 15456

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.825. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1aff659a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 314 ; free virtual = 15456

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 314 ; free virtual = 15456
Phase 4.1 Post Commit Optimization | Checksum: 1aff659a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 314 ; free virtual = 15456

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1aff659a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 314 ; free virtual = 15456

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1aff659a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 314 ; free virtual = 15456
Phase 4.3 Placer Reporting | Checksum: 1aff659a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 314 ; free virtual = 15456

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 314 ; free virtual = 15456

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 314 ; free virtual = 15456
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 188d2d6c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 314 ; free virtual = 15456
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3131.988 ; gain = 32.016 ; free physical = 314 ; free virtual = 15456
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 325 ; free virtual = 15467

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 325 ; free virtual = 15467

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 325 ; free virtual = 15467
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 14c55d018

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 325 ; free virtual = 15467
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.740  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e37fb215

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 325 ; free virtual = 15467

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: e37fb215

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 325 ; free virtual = 15467

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
 Number of Nodes with overlaps = 0
Phase 4.1 Initial Net Routing Pass | Checksum: 16f8312cc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 325 ; free virtual = 15467
Phase 4 Initial Routing | Checksum: 16f8312cc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 325 ; free virtual = 15467

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.860  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1d79242a5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 325 ; free virtual = 15467
Phase 5 Rip-up And Reroute | Checksum: 1d79242a5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 325 ; free virtual = 15467

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20a3e82d3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 325 ; free virtual = 15467
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.568  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 20a3e82d3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 325 ; free virtual = 15467

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 20a3e82d3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 325 ; free virtual = 15467
Phase 6 Delay and Skew Optimization | Checksum: 20a3e82d3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 325 ; free virtual = 15467

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.568  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 192ac1731

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 325 ; free virtual = 15467
Phase 7 Post Hold Fix | Checksum: 192ac1731

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 325 ; free virtual = 15467

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 192ac1731

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 325 ; free virtual = 15467

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 192ac1731

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 324 ; free virtual = 15466

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1b1c6d20c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 324 ; free virtual = 15466

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1b1c6d20c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 324 ; free virtual = 15466

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.568  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1b1c6d20c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 324 ; free virtual = 15466
Total Elapsed time in route_design: 11.64 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 128a3c3b1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 324 ; free virtual = 15466
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 128a3c3b1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 324 ; free virtual = 15466

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3131.988 ; gain = 0.000 ; free physical = 324 ; free virtual = 15466
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:38:38 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:38:49 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 57091
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.258 ; gain = 426.832 ; free physical = 985 ; free virtual = 16121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.227 ; gain = 498.801 ; free physical = 931 ; free virtual = 16068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.039 ; gain = 516.613 ; free physical = 931 ; free virtual = 16068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.039 ; gain = 516.613 ; free physical = 931 ; free virtual = 16068
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.039 ; gain = 0.000 ; free physical = 931 ; free virtual = 16068
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 2.187500 which will be rounded to 2.188 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.789 ; gain = 0.000 ; free physical = 920 ; free virtual = 16057
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.789 ; gain = 0.000 ; free physical = 920 ; free virtual = 16057
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2302.789 ; gain = 611.363 ; free physical = 926 ; free virtual = 16063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.793 ; gain = 619.367 ; free physical = 926 ; free virtual = 16063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.793 ; gain = 619.367 ; free physical = 926 ; free virtual = 16063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.793 ; gain = 619.367 ; free physical = 924 ; free virtual = 16062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2310.793 ; gain = 619.367 ; free physical = 922 ; free virtual = 16064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.793 ; gain = 683.367 ; free physical = 827 ; free virtual = 15969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.793 ; gain = 683.367 ; free physical = 827 ; free virtual = 15969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.809 ; gain = 692.383 ; free physical = 811 ; free virtual = 15953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.621 ; gain = 862.195 ; free physical = 667 ; free virtual = 15809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.621 ; gain = 862.195 ; free physical = 667 ; free virtual = 15809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.621 ; gain = 862.195 ; free physical = 667 ; free virtual = 15809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.621 ; gain = 862.195 ; free physical = 667 ; free virtual = 15809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.621 ; gain = 862.195 ; free physical = 667 ; free virtual = 15809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.621 ; gain = 862.195 ; free physical = 667 ; free virtual = 15809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.621 ; gain = 862.195 ; free physical = 667 ; free virtual = 15809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2553.621 ; gain = 767.445 ; free physical = 667 ; free virtual = 15809
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.629 ; gain = 862.195 ; free physical = 667 ; free virtual = 15809
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.629 ; gain = 0.000 ; free physical = 667 ; free virtual = 15809
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 2.187500 which will be rounded to 2.188 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2609.648 ; gain = 0.000 ; free physical = 801 ; free virtual = 15944
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2609.648 ; gain = 1015.824 ; free physical = 801 ; free virtual = 15944
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1886.855; main = 1808.159; forked = 324.915
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4007.148; main = 2609.652; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2627.461 ; gain = 17.812 ; free physical = 802 ; free virtual = 15944

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1cb9db52a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2802.242 ; gain = 174.781 ; free physical = 683 ; free virtual = 15826

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1cb9db52a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3070.180 ; gain = 0.000 ; free physical = 393 ; free virtual = 15535

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1cb9db52a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3070.180 ; gain = 0.000 ; free physical = 393 ; free virtual = 15535
Phase 1 Initialization | Checksum: 1cb9db52a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3070.180 ; gain = 0.000 ; free physical = 393 ; free virtual = 15535

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1cb9db52a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3070.180 ; gain = 0.000 ; free physical = 393 ; free virtual = 15535

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1cb9db52a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3070.180 ; gain = 0.000 ; free physical = 393 ; free virtual = 15535
Phase 2 Timer Update And Timing Data Collection | Checksum: 1cb9db52a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3070.180 ; gain = 0.000 ; free physical = 393 ; free virtual = 15535

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1cb9db52a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3070.180 ; gain = 0.000 ; free physical = 393 ; free virtual = 15535
Retarget | Checksum: 1cb9db52a
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1cb9db52a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3070.180 ; gain = 0.000 ; free physical = 393 ; free virtual = 15535
Constant propagation | Checksum: 1cb9db52a
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.180 ; gain = 0.000 ; free physical = 393 ; free virtual = 15535
Phase 5 Sweep | Checksum: 1cb9db52a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3070.180 ; gain = 0.000 ; free physical = 393 ; free virtual = 15535
Sweep | Checksum: 1cb9db52a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1cb9db52a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3102.195 ; gain = 32.016 ; free physical = 393 ; free virtual = 15535
BUFG optimization | Checksum: 1cb9db52a
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1cb9db52a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3102.195 ; gain = 32.016 ; free physical = 393 ; free virtual = 15535
Shift Register Optimization | Checksum: 1cb9db52a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1cb9db52a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3102.195 ; gain = 32.016 ; free physical = 393 ; free virtual = 15535
Post Processing Netlist | Checksum: 1cb9db52a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1cb9db52a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3102.195 ; gain = 32.016 ; free physical = 393 ; free virtual = 15535

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3102.195 ; gain = 0.000 ; free physical = 393 ; free virtual = 15535
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1cb9db52a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3102.195 ; gain = 32.016 ; free physical = 393 ; free virtual = 15535
Phase 9 Finalization | Checksum: 1cb9db52a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3102.195 ; gain = 32.016 ; free physical = 393 ; free virtual = 15535
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1cb9db52a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3102.195 ; gain = 32.016 ; free physical = 393 ; free virtual = 15535

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1cb9db52a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3102.195 ; gain = 0.000 ; free physical = 393 ; free virtual = 15535

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cb9db52a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3102.195 ; gain = 0.000 ; free physical = 393 ; free virtual = 15535

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3102.195 ; gain = 0.000 ; free physical = 393 ; free virtual = 15535
Ending Netlist Obfuscation Task | Checksum: 1cb9db52a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3102.195 ; gain = 0.000 ; free physical = 393 ; free virtual = 15535
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3102.195 ; gain = 0.000 ; free physical = 391 ; free virtual = 15533
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d62ee2e8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3102.195 ; gain = 0.000 ; free physical = 391 ; free virtual = 15533
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3102.195 ; gain = 0.000 ; free physical = 391 ; free virtual = 15533

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a6d28887

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.195 ; gain = 0.000 ; free physical = 391 ; free virtual = 15533

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22c76f068

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 383 ; free virtual = 15526

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22c76f068

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 383 ; free virtual = 15526
Phase 1 Placer Initialization | Checksum: 22c76f068

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 383 ; free virtual = 15526

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 234a37fbc

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 382 ; free virtual = 15525

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 24abc3e26

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 382 ; free virtual = 15524

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 24abc3e26

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 382 ; free virtual = 15524

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 28ff486f7

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 375 ; free virtual = 15518

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 28ff486f7

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 376 ; free virtual = 15519

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 373 ; free virtual = 15515

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 28ff486f7

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 373 ; free virtual = 15515
Phase 2.5 Global Place Phase2 | Checksum: 22bcca330

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 365 ; free virtual = 15508
Phase 2 Global Placement | Checksum: 22bcca330

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 365 ; free virtual = 15508

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26f0ec562

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 366 ; free virtual = 15508

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26c91b082

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 365 ; free virtual = 15508

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b327eb61

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 365 ; free virtual = 15508

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b327eb61

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 365 ; free virtual = 15508

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2da4a6a95

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 341 ; free virtual = 15483

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2da4a6a95

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 341 ; free virtual = 15483

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2da4a6a95

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 341 ; free virtual = 15483
Phase 3 Detail Placement | Checksum: 2da4a6a95

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 341 ; free virtual = 15483

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 28e0890c3

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.594 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fe43c2ac

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 340 ; free virtual = 15482
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 3520b6bb5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 340 ; free virtual = 15482
Phase 4.1.1.1 BUFG Insertion | Checksum: 28e0890c3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 340 ; free virtual = 15482

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.594. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2a2fbb852

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 340 ; free virtual = 15482

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 340 ; free virtual = 15482
Phase 4.1 Post Commit Optimization | Checksum: 2a2fbb852

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 340 ; free virtual = 15482

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2a2fbb852

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 339 ; free virtual = 15482

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2a2fbb852

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 339 ; free virtual = 15482
Phase 4.3 Placer Reporting | Checksum: 2a2fbb852

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 339 ; free virtual = 15482

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 339 ; free virtual = 15482

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 339 ; free virtual = 15482
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26d84969a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 339 ; free virtual = 15482
Ending Placer Task | Checksum: 2272577bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3134.211 ; gain = 32.016 ; free physical = 339 ; free virtual = 15482
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d36140c3 ConstDB: 0 ShapeSum: a1f1d762 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9cea61fd | NumContArr: 55ad6797 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 277e9bece

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 303 ; free virtual = 15445

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 277e9bece

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 303 ; free virtual = 15445

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 277e9bece

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 303 ; free virtual = 15445
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 254b9a03d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 271 ; free virtual = 15414
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.509  | TNS=0.000  | WHS=-0.050 | THS=-0.152 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1db312921

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 266 ; free virtual = 15409

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1db312921

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 266 ; free virtual = 15409

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
 Number of Nodes with overlaps = 0
Phase 4.1 Initial Net Routing Pass | Checksum: 229767557

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 266 ; free virtual = 15409
Phase 4 Initial Routing | Checksum: 229767557

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 266 ; free virtual = 15409

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.755  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1e2aad1e6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 266 ; free virtual = 15409

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.496  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 28f0004d3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 266 ; free virtual = 15409
Phase 5 Rip-up And Reroute | Checksum: 28f0004d3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 266 ; free virtual = 15409

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2a090fcb7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 266 ; free virtual = 15409
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.850  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 2a090fcb7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 266 ; free virtual = 15409

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2a090fcb7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 266 ; free virtual = 15409
Phase 6 Delay and Skew Optimization | Checksum: 2a090fcb7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 266 ; free virtual = 15409

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.850  | TNS=0.000  | WHS=0.250  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2b70eb0aa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 266 ; free virtual = 15409
Phase 7 Post Hold Fix | Checksum: 2b70eb0aa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 266 ; free virtual = 15409

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000304652 %
  Global Horizontal Routing Utilization  = 0.000852515 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2b70eb0aa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 266 ; free virtual = 15409

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2b70eb0aa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 265 ; free virtual = 15408

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1c37f7c9f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 262 ; free virtual = 15404

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1c37f7c9f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 261 ; free virtual = 15404

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.850  | TNS=0.000  | WHS=0.250  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1c37f7c9f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 261 ; free virtual = 15404
Total Elapsed time in route_design: 11.08 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1d7b73dab

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 261 ; free virtual = 15404
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1d7b73dab

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 261 ; free virtual = 15404

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.211 ; gain = 0.000 ; free physical = 261 ; free virtual = 15404
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:39:21 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:39:32 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 60668
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2117.797 ; gain = 428.801 ; free physical = 875 ; free virtual = 16014
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.766 ; gain = 500.770 ; free physical = 818 ; free virtual = 15958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.578 ; gain = 518.582 ; free physical = 817 ; free virtual = 15957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.578 ; gain = 518.582 ; free physical = 817 ; free virtual = 15957
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.578 ; gain = 0.000 ; free physical = 817 ; free virtual = 15957
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.593750 which will be rounded to 1.594 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.328 ; gain = 0.000 ; free physical = 797 ; free virtual = 15936
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2302.328 ; gain = 0.000 ; free physical = 797 ; free virtual = 15936
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2302.328 ; gain = 613.332 ; free physical = 801 ; free virtual = 15940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.332 ; gain = 621.336 ; free physical = 801 ; free virtual = 15940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.332 ; gain = 621.336 ; free physical = 801 ; free virtual = 15940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.332 ; gain = 621.336 ; free physical = 801 ; free virtual = 15941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2310.332 ; gain = 621.336 ; free physical = 807 ; free virtual = 15952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.332 ; gain = 685.336 ; free physical = 718 ; free virtual = 15863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.332 ; gain = 685.336 ; free physical = 718 ; free virtual = 15863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2384.348 ; gain = 695.352 ; free physical = 710 ; free virtual = 15855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.160 ; gain = 865.164 ; free physical = 572 ; free virtual = 15716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.160 ; gain = 865.164 ; free physical = 572 ; free virtual = 15716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.160 ; gain = 865.164 ; free physical = 572 ; free virtual = 15716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.160 ; gain = 865.164 ; free physical = 572 ; free virtual = 15716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.160 ; gain = 865.164 ; free physical = 572 ; free virtual = 15716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.160 ; gain = 865.164 ; free physical = 572 ; free virtual = 15716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.160 ; gain = 865.164 ; free physical = 572 ; free virtual = 15716
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.160 ; gain = 770.414 ; free physical = 572 ; free virtual = 15716
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.168 ; gain = 865.164 ; free physical = 572 ; free virtual = 15716
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.168 ; gain = 0.000 ; free physical = 572 ; free virtual = 15716
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.593750 which will be rounded to 1.594 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.168 ; gain = 0.000 ; free physical = 718 ; free virtual = 15863
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.168 ; gain = 892.891 ; free physical = 718 ; free virtual = 15863
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1883.880; main = 1800.768; forked = 324.897
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4004.684; main = 2554.164; forked = 1557.332
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2571.973 ; gain = 17.805 ; free physical = 705 ; free virtual = 15849

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2743.785 ; gain = 171.812 ; free physical = 574 ; free virtual = 15718

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.691 ; gain = 0.000 ; free physical = 284 ; free virtual = 15428

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.691 ; gain = 0.000 ; free physical = 284 ; free virtual = 15428
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.691 ; gain = 0.000 ; free physical = 284 ; free virtual = 15428

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.691 ; gain = 0.000 ; free physical = 284 ; free virtual = 15428

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.691 ; gain = 0.000 ; free physical = 284 ; free virtual = 15428
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.691 ; gain = 0.000 ; free physical = 284 ; free virtual = 15428

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.691 ; gain = 0.000 ; free physical = 284 ; free virtual = 15428
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.691 ; gain = 0.000 ; free physical = 284 ; free virtual = 15428
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.691 ; gain = 0.000 ; free physical = 284 ; free virtual = 15428
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3013.691 ; gain = 0.000 ; free physical = 284 ; free virtual = 15428
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3045.707 ; gain = 32.016 ; free physical = 284 ; free virtual = 15428
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3045.707 ; gain = 32.016 ; free physical = 284 ; free virtual = 15428
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3045.707 ; gain = 32.016 ; free physical = 284 ; free virtual = 15428
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3045.707 ; gain = 32.016 ; free physical = 284 ; free virtual = 15428

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 15428
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3045.707 ; gain = 32.016 ; free physical = 284 ; free virtual = 15428
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3045.707 ; gain = 32.016 ; free physical = 284 ; free virtual = 15428
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3045.707 ; gain = 32.016 ; free physical = 284 ; free virtual = 15428

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 15428

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 15428

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 15428
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.707 ; gain = 0.000 ; free physical = 284 ; free virtual = 15428
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.707 ; gain = 0.000 ; free physical = 285 ; free virtual = 15430
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.707 ; gain = 0.000 ; free physical = 285 ; free virtual = 15430
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.707 ; gain = 0.000 ; free physical = 285 ; free virtual = 15430

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3101.734 ; gain = 56.027 ; free physical = 292 ; free virtual = 15437

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13f73ac0c

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3133.750 ; gain = 88.043 ; free physical = 292 ; free virtual = 15437

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13f73ac0c

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3133.750 ; gain = 88.043 ; free physical = 292 ; free virtual = 15437
Phase 1 Placer Initialization | Checksum: 13f73ac0c

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3133.750 ; gain = 88.043 ; free physical = 292 ; free virtual = 15437

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19ad98917

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3133.750 ; gain = 88.043 ; free physical = 285 ; free virtual = 15430

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: ea8ca474

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3133.750 ; gain = 88.043 ; free physical = 287 ; free virtual = 15432

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: ea8ca474

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3133.750 ; gain = 88.043 ; free physical = 287 ; free virtual = 15432

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1701dc573

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3141.754 ; gain = 96.047 ; free physical = 300 ; free virtual = 15445

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1701dc573

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3141.754 ; gain = 96.047 ; free physical = 300 ; free virtual = 15444

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 316 ; free virtual = 15460

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1701dc573

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3141.754 ; gain = 96.047 ; free physical = 316 ; free virtual = 15460
Phase 2.5 Global Place Phase2 | Checksum: 1c0a4df28

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3141.754 ; gain = 96.047 ; free physical = 315 ; free virtual = 15460
Phase 2 Global Placement | Checksum: 1c0a4df28

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3141.754 ; gain = 96.047 ; free physical = 315 ; free virtual = 15460

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 198dc747e

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3141.754 ; gain = 96.047 ; free physical = 314 ; free virtual = 15458

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1559a99db

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3141.754 ; gain = 96.047 ; free physical = 313 ; free virtual = 15458

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18bca43b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3141.754 ; gain = 96.047 ; free physical = 313 ; free virtual = 15458

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18bca43b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3141.754 ; gain = 96.047 ; free physical = 313 ; free virtual = 15458

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c6892baa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3141.754 ; gain = 96.047 ; free physical = 311 ; free virtual = 15456

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1bb2c68f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3141.754 ; gain = 96.047 ; free physical = 325 ; free virtual = 15470

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1bb2c68f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3141.754 ; gain = 96.047 ; free physical = 325 ; free virtual = 15470

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1bb2c68f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3141.754 ; gain = 96.047 ; free physical = 325 ; free virtual = 15470
Phase 3 Detail Placement | Checksum: 1bb2c68f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3141.754 ; gain = 96.047 ; free physical = 325 ; free virtual = 15470

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e361f749

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.185 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d9d0b2d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 325 ; free virtual = 15469
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 20afc12cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 325 ; free virtual = 15469
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e361f749

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3141.754 ; gain = 96.047 ; free physical = 325 ; free virtual = 15469

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.332. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1df6842e9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3141.754 ; gain = 96.047 ; free physical = 325 ; free virtual = 15469

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3141.754 ; gain = 96.047 ; free physical = 325 ; free virtual = 15469
Phase 4.1 Post Commit Optimization | Checksum: 1df6842e9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3141.754 ; gain = 96.047 ; free physical = 325 ; free virtual = 15469

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1df6842e9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3141.754 ; gain = 96.047 ; free physical = 325 ; free virtual = 15469

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1df6842e9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3141.754 ; gain = 96.047 ; free physical = 325 ; free virtual = 15469
Phase 4.3 Placer Reporting | Checksum: 1df6842e9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3141.754 ; gain = 96.047 ; free physical = 325 ; free virtual = 15469

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 325 ; free virtual = 15469

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3141.754 ; gain = 96.047 ; free physical = 325 ; free virtual = 15469
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d7813245

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3141.754 ; gain = 96.047 ; free physical = 325 ; free virtual = 15469
Ending Placer Task | Checksum: 147b0b27c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3141.754 ; gain = 96.047 ; free physical = 325 ; free virtual = 15469
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 873839b9 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 767cdc3a | NumContArr: b2c080dd | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2ae8f5251

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 329 ; free virtual = 15474

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2ae8f5251

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 328 ; free virtual = 15474

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2ae8f5251

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 328 ; free virtual = 15474
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 3499b7e36

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 328 ; free virtual = 15474
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.260  | TNS=0.000  | WHS=-0.072 | THS=-0.264 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2c81df5e5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 327 ; free virtual = 15472

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2c81df5e5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 327 ; free virtual = 15472

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 264deeb51

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 327 ; free virtual = 15472
Phase 4 Initial Routing | Checksum: 264deeb51

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 327 ; free virtual = 15472
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[2]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.278  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 28c43e7cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 327 ; free virtual = 15472
Phase 5 Rip-up And Reroute | Checksum: 28c43e7cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 327 ; free virtual = 15472

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 28c43e7cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 327 ; free virtual = 15472

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 28c43e7cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 327 ; free virtual = 15472
Phase 6 Delay and Skew Optimization | Checksum: 28c43e7cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 327 ; free virtual = 15472

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.373  | TNS=0.000  | WHS=0.209  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1f2ac1e44

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 327 ; free virtual = 15472
Phase 7 Post Hold Fix | Checksum: 1f2ac1e44

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 327 ; free virtual = 15472

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000522261 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1f2ac1e44

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 327 ; free virtual = 15472

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1f2ac1e44

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 327 ; free virtual = 15472

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 268c42558

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 327 ; free virtual = 15472

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 268c42558

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 327 ; free virtual = 15472

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.373  | TNS=0.000  | WHS=0.209  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 268c42558

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 327 ; free virtual = 15472
Total Elapsed time in route_design: 10.92 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: ebfce080

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 327 ; free virtual = 15472
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: ebfce080

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 327 ; free virtual = 15472

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.754 ; gain = 0.000 ; free physical = 327 ; free virtual = 15472
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:40:05 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:40:16 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 62979
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.246 ; gain = 428.797 ; free physical = 948 ; free virtual = 16088
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.215 ; gain = 500.766 ; free physical = 853 ; free virtual = 15994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.027 ; gain = 518.578 ; free physical = 854 ; free virtual = 15995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.027 ; gain = 518.578 ; free physical = 854 ; free virtual = 15995
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.027 ; gain = 0.000 ; free physical = 854 ; free virtual = 15995
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.296875 which will be rounded to 1.297 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2301.777 ; gain = 0.000 ; free physical = 835 ; free virtual = 15976
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2301.777 ; gain = 0.000 ; free physical = 835 ; free virtual = 15976
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2301.777 ; gain = 612.328 ; free physical = 841 ; free virtual = 15982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.781 ; gain = 620.332 ; free physical = 841 ; free virtual = 15982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.781 ; gain = 620.332 ; free physical = 841 ; free virtual = 15982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.781 ; gain = 620.332 ; free physical = 841 ; free virtual = 15983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2309.781 ; gain = 620.332 ; free physical = 842 ; free virtual = 15987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2373.781 ; gain = 684.332 ; free physical = 753 ; free virtual = 15899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.781 ; gain = 685.332 ; free physical = 753 ; free virtual = 15899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.797 ; gain = 694.348 ; free physical = 737 ; free virtual = 15883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.609 ; gain = 864.160 ; free physical = 605 ; free virtual = 15752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.609 ; gain = 864.160 ; free physical = 605 ; free virtual = 15752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.609 ; gain = 864.160 ; free physical = 605 ; free virtual = 15752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.609 ; gain = 864.160 ; free physical = 605 ; free virtual = 15752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.609 ; gain = 864.160 ; free physical = 605 ; free virtual = 15752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.609 ; gain = 864.160 ; free physical = 605 ; free virtual = 15752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.609 ; gain = 864.160 ; free physical = 605 ; free virtual = 15752
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2553.609 ; gain = 770.410 ; free physical = 597 ; free virtual = 15744
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.617 ; gain = 864.160 ; free physical = 597 ; free virtual = 15745
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.617 ; gain = 0.000 ; free physical = 598 ; free virtual = 15746
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.296875 which will be rounded to 1.297 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.617 ; gain = 0.000 ; free physical = 732 ; free virtual = 15880
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2553.617 ; gain = 864.172 ; free physical = 732 ; free virtual = 15880
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1883.909; main = 1797.492; forked = 324.913
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4005.137; main = 2553.613; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2568.453 ; gain = 14.836 ; free physical = 728 ; free virtual = 15876

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2743.406 ; gain = 174.953 ; free physical = 586 ; free virtual = 15734

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.344 ; gain = 0.000 ; free physical = 301 ; free virtual = 15449

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.344 ; gain = 0.000 ; free physical = 301 ; free virtual = 15449
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.344 ; gain = 0.000 ; free physical = 301 ; free virtual = 15449

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.344 ; gain = 0.000 ; free physical = 301 ; free virtual = 15449

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.344 ; gain = 0.000 ; free physical = 301 ; free virtual = 15449
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.344 ; gain = 0.000 ; free physical = 301 ; free virtual = 15449

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.344 ; gain = 0.000 ; free physical = 301 ; free virtual = 15449
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.344 ; gain = 0.000 ; free physical = 301 ; free virtual = 15449
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.344 ; gain = 0.000 ; free physical = 301 ; free virtual = 15449
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.344 ; gain = 0.000 ; free physical = 301 ; free virtual = 15449
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.359 ; gain = 32.016 ; free physical = 301 ; free virtual = 15449
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.359 ; gain = 32.016 ; free physical = 301 ; free virtual = 15449
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.359 ; gain = 32.016 ; free physical = 301 ; free virtual = 15449
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.359 ; gain = 32.016 ; free physical = 301 ; free virtual = 15449

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.359 ; gain = 0.000 ; free physical = 301 ; free virtual = 15449
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.359 ; gain = 32.016 ; free physical = 301 ; free virtual = 15449
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.359 ; gain = 32.016 ; free physical = 301 ; free virtual = 15449
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.359 ; gain = 32.016 ; free physical = 301 ; free virtual = 15449

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.359 ; gain = 0.000 ; free physical = 301 ; free virtual = 15449

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.359 ; gain = 0.000 ; free physical = 301 ; free virtual = 15449

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.359 ; gain = 0.000 ; free physical = 301 ; free virtual = 15449
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.359 ; gain = 0.000 ; free physical = 301 ; free virtual = 15449
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.359 ; gain = 0.000 ; free physical = 299 ; free virtual = 15447
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.359 ; gain = 0.000 ; free physical = 299 ; free virtual = 15447
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.359 ; gain = 0.000 ; free physical = 299 ; free virtual = 15447

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3102.387 ; gain = 56.027 ; free physical = 299 ; free virtual = 15447

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 156ebbfaa

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 299 ; free virtual = 15447

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 156ebbfaa

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 299 ; free virtual = 15447
Phase 1 Placer Initialization | Checksum: 156ebbfaa

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 299 ; free virtual = 15447

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f5787e5c

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 295 ; free virtual = 15443

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18eba7094

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 296 ; free virtual = 15444

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18eba7094

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 296 ; free virtual = 15444

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 11e10a4fb

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 310 ; free virtual = 15458

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 11e10a4fb

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 312 ; free virtual = 15460

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 338 ; free virtual = 15486

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 11e10a4fb

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 338 ; free virtual = 15486
Phase 2.5 Global Place Phase2 | Checksum: 1e597dea4

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 338 ; free virtual = 15486
Phase 2 Global Placement | Checksum: 1e597dea4

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 338 ; free virtual = 15486

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16bbbae0f

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 338 ; free virtual = 15486

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f559be7a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 338 ; free virtual = 15486

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ab0a2915

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 338 ; free virtual = 15486

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ab0a2915

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 338 ; free virtual = 15486

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1da3c1c93

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 337 ; free virtual = 15484

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 153d3dad2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 329 ; free virtual = 15477

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 153d3dad2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 329 ; free virtual = 15477

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 153d3dad2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 329 ; free virtual = 15477

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1c77aadb4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 327 ; free virtual = 15475
Phase 3 Detail Placement | Checksum: 1c77aadb4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 327 ; free virtual = 15475

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b596fe26

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.107 | TNS=-0.214 |
Phase 1 Physical Synthesis Initialization | Checksum: 14728cdbe

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 327 ; free virtual = 15474
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 26fd8febd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 327 ; free virtual = 15474
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b596fe26

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 327 ; free virtual = 15474

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.080. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 161e2221e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 326 ; free virtual = 15474

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 326 ; free virtual = 15474
Phase 4.1 Post Commit Optimization | Checksum: 161e2221e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 326 ; free virtual = 15474

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 161e2221e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 326 ; free virtual = 15474

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 161e2221e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 326 ; free virtual = 15474
Phase 4.3 Placer Reporting | Checksum: 161e2221e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 326 ; free virtual = 15474

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 326 ; free virtual = 15474

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 326 ; free virtual = 15474
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 159fb117a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 326 ; free virtual = 15474
Ending Placer Task | Checksum: edbb62eb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.402 ; gain = 88.043 ; free physical = 326 ; free virtual = 15474
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2d42ea28 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: dd1344ec | NumContArr: 698994fa | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2cbeecf20

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 270 ; free virtual = 15415

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2cbeecf20

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 270 ; free virtual = 15415

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2cbeecf20

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 270 ; free virtual = 15415
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2ab678e65

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 266 ; free virtual = 15411
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.012  | TNS=0.000  | WHS=-0.067 | THS=-0.142 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2164daa13

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 266 ; free virtual = 15411

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2164daa13

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 266 ; free virtual = 15411

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1b5cfa6ab

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 265 ; free virtual = 15411
Phase 4 Initial Routing | Checksum: 1b5cfa6ab

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 265 ; free virtual = 15411
INFO: [Route 35-580] Design has 3 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.027 | TNS=-0.027 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 21f8bc275

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 265 ; free virtual = 15411

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.027 | TNS=-0.027 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 21bf93308

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 265 ; free virtual = 15411
Phase 5 Rip-up And Reroute | Checksum: 21bf93308

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 265 ; free virtual = 15411

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2b9f2cb3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 265 ; free virtual = 15411
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.068  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 2b9f2cb3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 265 ; free virtual = 15411

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2b9f2cb3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 265 ; free virtual = 15411
Phase 6 Delay and Skew Optimization | Checksum: 2b9f2cb3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 265 ; free virtual = 15411

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.068  | TNS=0.000  | WHS=0.209  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 206ce4e58

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 265 ; free virtual = 15411
Phase 7 Post Hold Fix | Checksum: 206ce4e58

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 265 ; free virtual = 15411

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000565783 %
  Global Horizontal Routing Utilization  = 0.000852515 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 206ce4e58

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 265 ; free virtual = 15411

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 206ce4e58

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 265 ; free virtual = 15411

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2109dff21

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 265 ; free virtual = 15411

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2109dff21

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 265 ; free virtual = 15411

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.068  | TNS=0.000  | WHS=0.209  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2109dff21

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 265 ; free virtual = 15411
Total Elapsed time in route_design: 11.33 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: edb4d64b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 265 ; free virtual = 15411
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: edb4d64b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 265 ; free virtual = 15411

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.402 ; gain = 0.000 ; free physical = 265 ; free virtual = 15411
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:40:49 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:41:00 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 67097
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.355 ; gain = 427.832 ; free physical = 820 ; free virtual = 15968
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.324 ; gain = 498.801 ; free physical = 728 ; free virtual = 15877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.137 ; gain = 516.613 ; free physical = 724 ; free virtual = 15873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.137 ; gain = 516.613 ; free physical = 724 ; free virtual = 15873
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.137 ; gain = 0.000 ; free physical = 724 ; free virtual = 15873
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.148438 which will be rounded to 1.148 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.887 ; gain = 0.000 ; free physical = 695 ; free virtual = 15844
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.887 ; gain = 0.000 ; free physical = 695 ; free virtual = 15844
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.887 ; gain = 614.363 ; free physical = 760 ; free virtual = 15906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.891 ; gain = 622.367 ; free physical = 760 ; free virtual = 15906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.891 ; gain = 622.367 ; free physical = 760 ; free virtual = 15906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.891 ; gain = 622.367 ; free physical = 763 ; free virtual = 15910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.891 ; gain = 622.367 ; free physical = 774 ; free virtual = 15925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.891 ; gain = 684.367 ; free physical = 700 ; free virtual = 15852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.891 ; gain = 684.367 ; free physical = 700 ; free virtual = 15852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.906 ; gain = 693.383 ; free physical = 692 ; free virtual = 15843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 553 ; free virtual = 15704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 553 ; free virtual = 15704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 553 ; free virtual = 15704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 553 ; free virtual = 15704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 553 ; free virtual = 15704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 553 ; free virtual = 15704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 553 ; free virtual = 15704
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2553.719 ; gain = 765.445 ; free physical = 553 ; free virtual = 15704
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.727 ; gain = 863.195 ; free physical = 553 ; free virtual = 15704
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.727 ; gain = 0.000 ; free physical = 553 ; free virtual = 15704
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.148438 which will be rounded to 1.148 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.727 ; gain = 0.000 ; free physical = 717 ; free virtual = 15868
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2553.727 ; gain = 928.734 ; free physical = 717 ; free virtual = 15868
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1888.275; main = 1798.748; forked = 324.883
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4009.242; main = 2553.723; forked = 1557.332
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2568.562 ; gain = 14.836 ; free physical = 722 ; free virtual = 15873

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2743.516 ; gain = 174.953 ; free physical = 556 ; free virtual = 15707

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.453 ; gain = 0.000 ; free physical = 266 ; free virtual = 15418

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.453 ; gain = 0.000 ; free physical = 266 ; free virtual = 15418
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.453 ; gain = 0.000 ; free physical = 266 ; free virtual = 15418

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.453 ; gain = 0.000 ; free physical = 266 ; free virtual = 15418

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.453 ; gain = 0.000 ; free physical = 266 ; free virtual = 15418
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.453 ; gain = 0.000 ; free physical = 266 ; free virtual = 15418

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.453 ; gain = 0.000 ; free physical = 266 ; free virtual = 15418
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.453 ; gain = 0.000 ; free physical = 266 ; free virtual = 15418
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.453 ; gain = 0.000 ; free physical = 266 ; free virtual = 15418
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3013.453 ; gain = 0.000 ; free physical = 266 ; free virtual = 15418
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3045.469 ; gain = 32.016 ; free physical = 266 ; free virtual = 15418
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3045.469 ; gain = 32.016 ; free physical = 266 ; free virtual = 15418
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3045.469 ; gain = 32.016 ; free physical = 266 ; free virtual = 15418
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3045.469 ; gain = 32.016 ; free physical = 266 ; free virtual = 15418

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.469 ; gain = 0.000 ; free physical = 266 ; free virtual = 15418
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3045.469 ; gain = 32.016 ; free physical = 266 ; free virtual = 15418
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3045.469 ; gain = 32.016 ; free physical = 266 ; free virtual = 15418
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3045.469 ; gain = 32.016 ; free physical = 266 ; free virtual = 15418

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.469 ; gain = 0.000 ; free physical = 266 ; free virtual = 15417

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.469 ; gain = 0.000 ; free physical = 266 ; free virtual = 15417

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.469 ; gain = 0.000 ; free physical = 266 ; free virtual = 15417
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.469 ; gain = 0.000 ; free physical = 266 ; free virtual = 15417
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.469 ; gain = 0.000 ; free physical = 263 ; free virtual = 15414
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.469 ; gain = 0.000 ; free physical = 263 ; free virtual = 15414
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.469 ; gain = 0.000 ; free physical = 263 ; free virtual = 15414

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3101.496 ; gain = 56.027 ; free physical = 263 ; free virtual = 15414

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1af4d9f2d

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 262 ; free virtual = 15413

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1af4d9f2d

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 262 ; free virtual = 15413
Phase 1 Placer Initialization | Checksum: 1af4d9f2d

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 262 ; free virtual = 15413

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12c86d841

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 257 ; free virtual = 15408

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19cf8058b

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 257 ; free virtual = 15408

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19cf8058b

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 257 ; free virtual = 15408

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 112c3f7c3

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 267 ; free virtual = 15418

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 112c3f7c3

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 267 ; free virtual = 15418

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 281 ; free virtual = 15432

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 112c3f7c3

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 281 ; free virtual = 15432
Phase 2.5 Global Place Phase2 | Checksum: 12279950e

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 281 ; free virtual = 15432
Phase 2 Global Placement | Checksum: 12279950e

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 281 ; free virtual = 15432

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12cddc3a5

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 281 ; free virtual = 15432

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b9c20946

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 280 ; free virtual = 15431

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b2729afd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 280 ; free virtual = 15431

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b2729afd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 280 ; free virtual = 15431

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d96026a2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 277 ; free virtual = 15428

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 194445256

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 292 ; free virtual = 15443

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 194445256

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 292 ; free virtual = 15443

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 194445256

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 292 ; free virtual = 15443

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1e401076b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 288 ; free virtual = 15440
Phase 3 Detail Placement | Checksum: 1e401076b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 288 ; free virtual = 15440

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17634d6d9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.252 | TNS=-0.364 |
Phase 1 Physical Synthesis Initialization | Checksum: 190f42e3f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 290 ; free virtual = 15441
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 290 ; free virtual = 15441
Phase 4.1.1.1 BUFG Insertion | Checksum: 17634d6d9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 290 ; free virtual = 15441

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.066. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 12ece9e81

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 292 ; free virtual = 15443

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 292 ; free virtual = 15443
Phase 4.1 Post Commit Optimization | Checksum: 12ece9e81

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 292 ; free virtual = 15443

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12ece9e81

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 292 ; free virtual = 15443

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 12ece9e81

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 292 ; free virtual = 15443
Phase 4.3 Placer Reporting | Checksum: 12ece9e81

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 292 ; free virtual = 15443

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 292 ; free virtual = 15443

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 292 ; free virtual = 15443
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 126e78ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 292 ; free virtual = 15443
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3133.512 ; gain = 88.043 ; free physical = 292 ; free virtual = 15443
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 274 ; free virtual = 15428

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 274 ; free virtual = 15428

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 274 ; free virtual = 15428
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 122a5ba75

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 274 ; free virtual = 15428
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.134 | TNS=-0.349 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 217002692

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 274 ; free virtual = 15428

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 217002692

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 274 ; free virtual = 15428

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 20e009118

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 274 ; free virtual = 15428
Phase 4 Initial Routing | Checksum: 20e009118

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 274 ; free virtual = 15428
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.237 | TNS=-0.520 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2c78f9118

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 274 ; free virtual = 15427

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.180 | TNS=-0.487 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 3345f3da5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 274 ; free virtual = 15427

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.180 | TNS=-0.487 | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 179ac659e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 274 ; free virtual = 15427
Phase 5 Rip-up And Reroute | Checksum: 179ac659e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 274 ; free virtual = 15427

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21de1486f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 274 ; free virtual = 15427
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.085 | TNS=-0.202 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 20d50380d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 274 ; free virtual = 15427

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 20d50380d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 274 ; free virtual = 15427
Phase 6 Delay and Skew Optimization | Checksum: 20d50380d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 274 ; free virtual = 15427

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.074 | TNS=-0.178 | WHS=0.204  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1e695cd81

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 274 ; free virtual = 15427
Phase 7 Post Hold Fix | Checksum: 1e695cd81

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 274 ; free virtual = 15427

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000696349 %
  Global Horizontal Routing Utilization  = 0.00163399 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 4.5045%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1e695cd81

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 274 ; free virtual = 15427

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1e695cd81

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 273 ; free virtual = 15427

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1e695cd81

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 273 ; free virtual = 15427

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1e695cd81

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 273 ; free virtual = 15427

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.074 | TNS=-0.178 | WHS=0.204  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 1e695cd81

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 273 ; free virtual = 15427
Total Elapsed time in route_design: 11.24 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: ea754150

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 273 ; free virtual = 15427
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: ea754150

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 273 ; free virtual = 15427

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.512 ; gain = 0.000 ; free physical = 273 ; free virtual = 15427
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:41:34 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:41:45 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 71154
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.262 ; gain = 426.832 ; free physical = 910 ; free virtual = 16059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.230 ; gain = 498.801 ; free physical = 816 ; free virtual = 15966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.043 ; gain = 516.613 ; free physical = 812 ; free virtual = 15961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.043 ; gain = 516.613 ; free physical = 812 ; free virtual = 15961
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.043 ; gain = 0.000 ; free physical = 812 ; free virtual = 15961
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.074219 which will be rounded to 1.074 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2301.793 ; gain = 0.000 ; free physical = 792 ; free virtual = 15941
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2301.793 ; gain = 0.000 ; free physical = 792 ; free virtual = 15941
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2301.793 ; gain = 610.363 ; free physical = 788 ; free virtual = 15938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.797 ; gain = 618.367 ; free physical = 788 ; free virtual = 15938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.797 ; gain = 618.367 ; free physical = 788 ; free virtual = 15938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.797 ; gain = 618.367 ; free physical = 788 ; free virtual = 15939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2309.797 ; gain = 618.367 ; free physical = 788 ; free virtual = 15943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.797 ; gain = 683.367 ; free physical = 705 ; free virtual = 15860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.797 ; gain = 683.367 ; free physical = 705 ; free virtual = 15860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.812 ; gain = 692.383 ; free physical = 697 ; free virtual = 15852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.625 ; gain = 863.195 ; free physical = 559 ; free virtual = 15713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.625 ; gain = 863.195 ; free physical = 559 ; free virtual = 15713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.625 ; gain = 863.195 ; free physical = 559 ; free virtual = 15713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.625 ; gain = 863.195 ; free physical = 559 ; free virtual = 15713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.625 ; gain = 863.195 ; free physical = 559 ; free virtual = 15713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.625 ; gain = 863.195 ; free physical = 559 ; free virtual = 15713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.625 ; gain = 863.195 ; free physical = 559 ; free virtual = 15713
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.625 ; gain = 769.445 ; free physical = 559 ; free virtual = 15713
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.633 ; gain = 863.195 ; free physical = 559 ; free virtual = 15713
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.633 ; gain = 0.000 ; free physical = 559 ; free virtual = 15714
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.074219 which will be rounded to 1.074 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.633 ; gain = 0.000 ; free physical = 691 ; free virtual = 15847
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.633 ; gain = 960.805 ; free physical = 691 ; free virtual = 15847
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1891.735; main = 1798.864; forked = 324.879
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4012.152; main = 2554.629; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2572.438 ; gain = 17.805 ; free physical = 689 ; free virtual = 15845

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2744.250 ; gain = 171.812 ; free physical = 537 ; free virtual = 15693

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.156 ; gain = 0.000 ; free physical = 260 ; free virtual = 15416

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.156 ; gain = 0.000 ; free physical = 260 ; free virtual = 15416
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.156 ; gain = 0.000 ; free physical = 260 ; free virtual = 15416

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.156 ; gain = 0.000 ; free physical = 260 ; free virtual = 15416

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.156 ; gain = 0.000 ; free physical = 260 ; free virtual = 15416
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.156 ; gain = 0.000 ; free physical = 260 ; free virtual = 15416

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.156 ; gain = 0.000 ; free physical = 260 ; free virtual = 15416
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.156 ; gain = 0.000 ; free physical = 260 ; free virtual = 15416
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.156 ; gain = 0.000 ; free physical = 260 ; free virtual = 15416
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3014.156 ; gain = 0.000 ; free physical = 260 ; free virtual = 15416
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.172 ; gain = 32.016 ; free physical = 260 ; free virtual = 15416
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.172 ; gain = 32.016 ; free physical = 260 ; free virtual = 15416
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.172 ; gain = 32.016 ; free physical = 260 ; free virtual = 15416
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.172 ; gain = 32.016 ; free physical = 260 ; free virtual = 15416

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.172 ; gain = 0.000 ; free physical = 260 ; free virtual = 15416
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.172 ; gain = 32.016 ; free physical = 260 ; free virtual = 15416
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.172 ; gain = 32.016 ; free physical = 260 ; free virtual = 15416
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.172 ; gain = 32.016 ; free physical = 260 ; free virtual = 15416

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.172 ; gain = 0.000 ; free physical = 260 ; free virtual = 15416

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.172 ; gain = 0.000 ; free physical = 260 ; free virtual = 15416

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.172 ; gain = 0.000 ; free physical = 260 ; free virtual = 15416
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.172 ; gain = 0.000 ; free physical = 260 ; free virtual = 15416
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.172 ; gain = 0.000 ; free physical = 256 ; free virtual = 15412
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.172 ; gain = 0.000 ; free physical = 256 ; free virtual = 15412
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.172 ; gain = 0.000 ; free physical = 256 ; free virtual = 15412

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3102.199 ; gain = 56.027 ; free physical = 256 ; free virtual = 15412

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a7e2fc09

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 256 ; free virtual = 15412

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a7e2fc09

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 256 ; free virtual = 15412
Phase 1 Placer Initialization | Checksum: 1a7e2fc09

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 256 ; free virtual = 15412

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a2a6d2bd

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 254 ; free virtual = 15410

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 101e92475

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 254 ; free virtual = 15410

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 101e92475

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 254 ; free virtual = 15410

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1759a7fa0

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 272 ; free virtual = 15428

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1759a7fa0

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 275 ; free virtual = 15431

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 290 ; free virtual = 15446

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1759a7fa0

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 290 ; free virtual = 15446
Phase 2.5 Global Place Phase2 | Checksum: 178cb61c7

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 290 ; free virtual = 15446
Phase 2 Global Placement | Checksum: 178cb61c7

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 290 ; free virtual = 15446

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cea8327c

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 290 ; free virtual = 15446

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1569c622d

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 290 ; free virtual = 15446

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16ab41fa0

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 290 ; free virtual = 15446

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16ab41fa0

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 290 ; free virtual = 15446

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 135fe4ec1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 287 ; free virtual = 15443

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a2445fcf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 299 ; free virtual = 15455

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a2445fcf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 299 ; free virtual = 15455

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a2445fcf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 299 ; free virtual = 15455

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1505de9bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 298 ; free virtual = 15454
Phase 3 Detail Placement | Checksum: 1505de9bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 298 ; free virtual = 15454

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11a59ba49

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.326 | TNS=-0.530 |
Phase 1 Physical Synthesis Initialization | Checksum: 1351911af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 297 ; free virtual = 15453
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 297 ; free virtual = 15453
Phase 4.1.1.1 BUFG Insertion | Checksum: 11a59ba49

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 297 ; free virtual = 15453

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.140. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1e09326d9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 294 ; free virtual = 15450

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 294 ; free virtual = 15450
Phase 4.1 Post Commit Optimization | Checksum: 1e09326d9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 294 ; free virtual = 15450

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e09326d9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 294 ; free virtual = 15450

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e09326d9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 294 ; free virtual = 15450
Phase 4.3 Placer Reporting | Checksum: 1e09326d9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 294 ; free virtual = 15450

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 294 ; free virtual = 15450

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 294 ; free virtual = 15450
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d8ac1635

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 294 ; free virtual = 15450
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.215 ; gain = 88.043 ; free physical = 294 ; free virtual = 15450
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 314 ; free virtual = 15470

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 314 ; free virtual = 15470

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 314 ; free virtual = 15470
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 135294c94

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 317 ; free virtual = 15473
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.208 | TNS=-0.571 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2017d0073

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 315 ; free virtual = 15472

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2017d0073

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 315 ; free virtual = 15472

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 220857f79

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 315 ; free virtual = 15472
Phase 4 Initial Routing | Checksum: 220857f79

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 315 ; free virtual = 15472
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.311 | TNS=-0.750 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 262dded1e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 315 ; free virtual = 15472

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.253 | TNS=-0.692 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 24e53135c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 315 ; free virtual = 15472

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.253 | TNS=-0.692 | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 2879cdc6b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 315 ; free virtual = 15472
Phase 5 Rip-up And Reroute | Checksum: 2879cdc6b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 315 ; free virtual = 15472

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e6355338

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 315 ; free virtual = 15472
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.158 | TNS=-0.399 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2c84ad3a2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 315 ; free virtual = 15472

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2c84ad3a2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 315 ; free virtual = 15472
Phase 6 Delay and Skew Optimization | Checksum: 2c84ad3a2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 315 ; free virtual = 15472

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.147 | TNS=-0.436 | WHS=0.201  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 38141d11f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 315 ; free virtual = 15472
Phase 7 Post Hold Fix | Checksum: 38141d11f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 315 ; free virtual = 15472

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000609305 %
  Global Horizontal Routing Utilization  = 0.00156294 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 4.5045%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 38141d11f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 313 ; free virtual = 15469

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 38141d11f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 313 ; free virtual = 15469

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2deb0f333

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 313 ; free virtual = 15469

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2deb0f333

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 313 ; free virtual = 15469

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.147 | TNS=-0.436 | WHS=0.201  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2deb0f333

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 313 ; free virtual = 15469
Total Elapsed time in route_design: 11.21 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: d082d9c9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 313 ; free virtual = 15469
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: d082d9c9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 313 ; free virtual = 15469

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.215 ; gain = 0.000 ; free physical = 313 ; free virtual = 15469
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:42:18 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:42:29 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 75208
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.355 ; gain = 427.832 ; free physical = 922 ; free virtual = 16073
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.324 ; gain = 498.801 ; free physical = 834 ; free virtual = 15986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.137 ; gain = 516.613 ; free physical = 832 ; free virtual = 15985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.137 ; gain = 516.613 ; free physical = 832 ; free virtual = 15985
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.137 ; gain = 0.000 ; free physical = 832 ; free virtual = 15985
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2301.887 ; gain = 0.000 ; free physical = 807 ; free virtual = 15959
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2301.887 ; gain = 0.000 ; free physical = 807 ; free virtual = 15959
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2301.887 ; gain = 611.363 ; free physical = 806 ; free virtual = 15959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.891 ; gain = 619.367 ; free physical = 806 ; free virtual = 15959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.891 ; gain = 619.367 ; free physical = 806 ; free virtual = 15959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.891 ; gain = 619.367 ; free physical = 806 ; free virtual = 15960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2309.891 ; gain = 619.367 ; free physical = 807 ; free virtual = 15964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.891 ; gain = 684.367 ; free physical = 724 ; free virtual = 15881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.891 ; gain = 684.367 ; free physical = 724 ; free virtual = 15881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.906 ; gain = 693.383 ; free physical = 708 ; free virtual = 15866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 561 ; free virtual = 15719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 561 ; free virtual = 15719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 561 ; free virtual = 15719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 561 ; free virtual = 15719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 561 ; free virtual = 15719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 561 ; free virtual = 15719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 561 ; free virtual = 15719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2553.719 ; gain = 768.445 ; free physical = 561 ; free virtual = 15719
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.727 ; gain = 863.195 ; free physical = 562 ; free virtual = 15719
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.727 ; gain = 0.000 ; free physical = 562 ; free virtual = 15719
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.727 ; gain = 0.000 ; free physical = 730 ; free virtual = 15888
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2553.727 ; gain = 929.734 ; free physical = 730 ; free virtual = 15888
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1887.396; main = 1797.686; forked = 324.936
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4009.246; main = 2553.723; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2562.625 ; gain = 8.898 ; free physical = 730 ; free virtual = 15887

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2744.438 ; gain = 181.812 ; free physical = 567 ; free virtual = 15725

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.375 ; gain = 0.000 ; free physical = 279 ; free virtual = 15436

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.375 ; gain = 0.000 ; free physical = 279 ; free virtual = 15436
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.375 ; gain = 0.000 ; free physical = 279 ; free virtual = 15436

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.375 ; gain = 0.000 ; free physical = 279 ; free virtual = 15436

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.375 ; gain = 0.000 ; free physical = 279 ; free virtual = 15436
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.375 ; gain = 0.000 ; free physical = 279 ; free virtual = 15436

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.375 ; gain = 0.000 ; free physical = 279 ; free virtual = 15436
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.375 ; gain = 0.000 ; free physical = 279 ; free virtual = 15436
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.375 ; gain = 0.000 ; free physical = 279 ; free virtual = 15436
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.375 ; gain = 0.000 ; free physical = 279 ; free virtual = 15436
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.391 ; gain = 32.016 ; free physical = 279 ; free virtual = 15436
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.391 ; gain = 32.016 ; free physical = 279 ; free virtual = 15436
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.391 ; gain = 32.016 ; free physical = 279 ; free virtual = 15436
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.391 ; gain = 32.016 ; free physical = 279 ; free virtual = 15436

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.391 ; gain = 0.000 ; free physical = 279 ; free virtual = 15436
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.391 ; gain = 32.016 ; free physical = 279 ; free virtual = 15436
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.391 ; gain = 32.016 ; free physical = 279 ; free virtual = 15436
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.391 ; gain = 32.016 ; free physical = 279 ; free virtual = 15436

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.391 ; gain = 0.000 ; free physical = 279 ; free virtual = 15436

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.391 ; gain = 0.000 ; free physical = 279 ; free virtual = 15436

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.391 ; gain = 0.000 ; free physical = 279 ; free virtual = 15436
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.391 ; gain = 0.000 ; free physical = 279 ; free virtual = 15436
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.391 ; gain = 0.000 ; free physical = 280 ; free virtual = 15438
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.391 ; gain = 0.000 ; free physical = 280 ; free virtual = 15438
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.391 ; gain = 0.000 ; free physical = 280 ; free virtual = 15438

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.418 ; gain = 56.027 ; free physical = 280 ; free virtual = 15438

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 280 ; free virtual = 15438

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 280 ; free virtual = 15438
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 280 ; free virtual = 15438

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 277 ; free virtual = 15435

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 277 ; free virtual = 15435

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 277 ; free virtual = 15435

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 272 ; free virtual = 15429

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 272 ; free virtual = 15429

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 296 ; free virtual = 15454

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 296 ; free virtual = 15454
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 295 ; free virtual = 15453
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 295 ; free virtual = 15453

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 295 ; free virtual = 15453

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 295 ; free virtual = 15452

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 295 ; free virtual = 15452

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 295 ; free virtual = 15452

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 295 ; free virtual = 15453

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 313 ; free virtual = 15470

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 313 ; free virtual = 15470

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 313 ; free virtual = 15470

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 307 ; free virtual = 15465
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 307 ; free virtual = 15465

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 307 ; free virtual = 15465
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 307 ; free virtual = 15465
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 307 ; free virtual = 15465

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 306 ; free virtual = 15464

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 306 ; free virtual = 15464
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 306 ; free virtual = 15464

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 306 ; free virtual = 15464

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 306 ; free virtual = 15464
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 306 ; free virtual = 15464

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 306 ; free virtual = 15464

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 306 ; free virtual = 15464
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 306 ; free virtual = 15464
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.434 ; gain = 88.043 ; free physical = 306 ; free virtual = 15464
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 304 ; free virtual = 15462

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 304 ; free virtual = 15462

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 304 ; free virtual = 15462
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 296 ; free virtual = 15453
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 296 ; free virtual = 15454

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 296 ; free virtual = 15454

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 296 ; free virtual = 15454
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 296 ; free virtual = 15454
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 297 ; free virtual = 15455

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 297 ; free virtual = 15455
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 297 ; free virtual = 15455

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 297 ; free virtual = 15455
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 297 ; free virtual = 15455

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 297 ; free virtual = 15455
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 297 ; free virtual = 15455

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 297 ; free virtual = 15455
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 297 ; free virtual = 15455

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 297 ; free virtual = 15455

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 297 ; free virtual = 15455

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 297 ; free virtual = 15455

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 297 ; free virtual = 15455

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 298 ; free virtual = 15455
Total Elapsed time in route_design: 11.13 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 298 ; free virtual = 15455
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 298 ; free virtual = 15455

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.434 ; gain = 0.000 ; free physical = 298 ; free virtual = 15455
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:43:02 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:43:13 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 79282
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.258 ; gain = 426.832 ; free physical = 920 ; free virtual = 16071
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.227 ; gain = 498.801 ; free physical = 825 ; free virtual = 15977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.039 ; gain = 516.613 ; free physical = 825 ; free virtual = 15977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.039 ; gain = 516.613 ; free physical = 825 ; free virtual = 15977
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.039 ; gain = 0.000 ; free physical = 825 ; free virtual = 15977
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 821 ; free virtual = 15973
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 821 ; free virtual = 15973
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.789 ; gain = 612.363 ; free physical = 822 ; free virtual = 15973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.793 ; gain = 620.367 ; free physical = 822 ; free virtual = 15973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.793 ; gain = 620.367 ; free physical = 822 ; free virtual = 15973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.793 ; gain = 620.367 ; free physical = 821 ; free virtual = 15974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2311.793 ; gain = 620.367 ; free physical = 818 ; free virtual = 15974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.793 ; gain = 683.367 ; free physical = 724 ; free virtual = 15881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.793 ; gain = 683.367 ; free physical = 724 ; free virtual = 15881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.809 ; gain = 692.383 ; free physical = 717 ; free virtual = 15873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.621 ; gain = 862.195 ; free physical = 583 ; free virtual = 15740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.621 ; gain = 862.195 ; free physical = 583 ; free virtual = 15740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.621 ; gain = 862.195 ; free physical = 583 ; free virtual = 15740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.621 ; gain = 862.195 ; free physical = 583 ; free virtual = 15740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.621 ; gain = 862.195 ; free physical = 583 ; free virtual = 15740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.621 ; gain = 862.195 ; free physical = 583 ; free virtual = 15740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.621 ; gain = 862.195 ; free physical = 583 ; free virtual = 15740
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2553.621 ; gain = 766.445 ; free physical = 575 ; free virtual = 15732
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.629 ; gain = 862.195 ; free physical = 575 ; free virtual = 15732
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.629 ; gain = 0.000 ; free physical = 575 ; free virtual = 15732
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.629 ; gain = 0.000 ; free physical = 723 ; free virtual = 15879
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2553.629 ; gain = 959.805 ; free physical = 723 ; free virtual = 15879
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1886.785; main = 1798.736; forked = 324.830
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4007.145; main = 2553.625; forked = 1557.332
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2568.465 ; gain = 14.836 ; free physical = 728 ; free virtual = 15884

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2744.418 ; gain = 175.953 ; free physical = 596 ; free virtual = 15752

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 303 ; free virtual = 15460
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 303 ; free virtual = 15460
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 303 ; free virtual = 15460
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 303 ; free virtual = 15460

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 303 ; free virtual = 15460
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 303 ; free virtual = 15460
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 303 ; free virtual = 15460

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 303 ; free virtual = 15459
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 303 ; free virtual = 15459
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 303 ; free virtual = 15459

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.367 ; gain = 56.027 ; free physical = 303 ; free virtual = 15459

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 303 ; free virtual = 15459

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 303 ; free virtual = 15459
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 303 ; free virtual = 15459

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 302 ; free virtual = 15459

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 302 ; free virtual = 15459

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 302 ; free virtual = 15459

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 314 ; free virtual = 15470

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 316 ; free virtual = 15473

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 346 ; free virtual = 15502

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 346 ; free virtual = 15502
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 346 ; free virtual = 15502
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 346 ; free virtual = 15502

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 346 ; free virtual = 15502

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 345 ; free virtual = 15501

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 345 ; free virtual = 15501

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 345 ; free virtual = 15501

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 343 ; free virtual = 15499

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 341 ; free virtual = 15498

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 341 ; free virtual = 15497

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 341 ; free virtual = 15497

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 339 ; free virtual = 15495
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 339 ; free virtual = 15495

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 340 ; free virtual = 15497
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 340 ; free virtual = 15497
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 340 ; free virtual = 15497

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 340 ; free virtual = 15497

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 340 ; free virtual = 15497
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 340 ; free virtual = 15497

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 340 ; free virtual = 15497

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 340 ; free virtual = 15497
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 340 ; free virtual = 15497

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 340 ; free virtual = 15497

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 340 ; free virtual = 15497
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 340 ; free virtual = 15497
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 340 ; free virtual = 15497
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 320 ; free virtual = 15478

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 320 ; free virtual = 15478

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 320 ; free virtual = 15478
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 320 ; free virtual = 15477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 320 ; free virtual = 15477

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 320 ; free virtual = 15477

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 320 ; free virtual = 15477
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 320 ; free virtual = 15477
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 320 ; free virtual = 15477

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 320 ; free virtual = 15477
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 320 ; free virtual = 15477

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 320 ; free virtual = 15477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 320 ; free virtual = 15477

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 320 ; free virtual = 15477
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 320 ; free virtual = 15477

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 320 ; free virtual = 15477
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 320 ; free virtual = 15477

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 320 ; free virtual = 15477

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 320 ; free virtual = 15477

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 320 ; free virtual = 15477

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 320 ; free virtual = 15477

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 320 ; free virtual = 15477
Total Elapsed time in route_design: 11.09 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 320 ; free virtual = 15477
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 320 ; free virtual = 15477

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 320 ; free virtual = 15477
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:43:47 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:43:58 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 83337
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.324 ; gain = 428.801 ; free physical = 917 ; free virtual = 16069
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.293 ; gain = 499.770 ; free physical = 823 ; free virtual = 15976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.105 ; gain = 517.582 ; free physical = 824 ; free virtual = 15977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.105 ; gain = 517.582 ; free physical = 824 ; free virtual = 15977
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.105 ; gain = 0.000 ; free physical = 824 ; free virtual = 15977
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.855 ; gain = 0.000 ; free physical = 811 ; free virtual = 15964
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.855 ; gain = 0.000 ; free physical = 811 ; free virtual = 15964
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.855 ; gain = 615.332 ; free physical = 823 ; free virtual = 15975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.859 ; gain = 623.336 ; free physical = 823 ; free virtual = 15975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.859 ; gain = 623.336 ; free physical = 823 ; free virtual = 15975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.859 ; gain = 623.336 ; free physical = 823 ; free virtual = 15976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.859 ; gain = 623.336 ; free physical = 816 ; free virtual = 15974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.859 ; gain = 685.336 ; free physical = 736 ; free virtual = 15894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.859 ; gain = 685.336 ; free physical = 736 ; free virtual = 15894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.875 ; gain = 694.352 ; free physical = 728 ; free virtual = 15886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.688 ; gain = 864.164 ; free physical = 591 ; free virtual = 15748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.688 ; gain = 864.164 ; free physical = 591 ; free virtual = 15748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.688 ; gain = 864.164 ; free physical = 591 ; free virtual = 15748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.688 ; gain = 864.164 ; free physical = 591 ; free virtual = 15748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.688 ; gain = 864.164 ; free physical = 591 ; free virtual = 15748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.688 ; gain = 864.164 ; free physical = 591 ; free virtual = 15748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.688 ; gain = 864.164 ; free physical = 591 ; free virtual = 15748
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2553.688 ; gain = 766.414 ; free physical = 591 ; free virtual = 15748
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.695 ; gain = 864.164 ; free physical = 591 ; free virtual = 15748
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.695 ; gain = 0.000 ; free physical = 591 ; free virtual = 15748
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.695 ; gain = 0.000 ; free physical = 750 ; free virtual = 15908
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2553.695 ; gain = 928.703 ; free physical = 750 ; free virtual = 15908
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1888.353; main = 1798.795; forked = 324.884
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4009.215; main = 2553.691; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2565.562 ; gain = 11.867 ; free physical = 750 ; free virtual = 15907

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2743.516 ; gain = 177.953 ; free physical = 591 ; free virtual = 15748

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 288 ; free virtual = 15445

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 288 ; free virtual = 15445
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 288 ; free virtual = 15445

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 288 ; free virtual = 15445

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 288 ; free virtual = 15445
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 288 ; free virtual = 15445

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 288 ; free virtual = 15445
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 288 ; free virtual = 15445
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 288 ; free virtual = 15445
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 288 ; free virtual = 15445
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.469 ; gain = 32.016 ; free physical = 288 ; free virtual = 15445
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.469 ; gain = 32.016 ; free physical = 288 ; free virtual = 15445
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.469 ; gain = 32.016 ; free physical = 288 ; free virtual = 15445
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.469 ; gain = 32.016 ; free physical = 288 ; free virtual = 15445

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.469 ; gain = 0.000 ; free physical = 288 ; free virtual = 15445
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.469 ; gain = 32.016 ; free physical = 288 ; free virtual = 15445
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.469 ; gain = 32.016 ; free physical = 288 ; free virtual = 15445
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.469 ; gain = 32.016 ; free physical = 288 ; free virtual = 15445

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.469 ; gain = 0.000 ; free physical = 288 ; free virtual = 15445

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.469 ; gain = 0.000 ; free physical = 288 ; free virtual = 15445

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.469 ; gain = 0.000 ; free physical = 288 ; free virtual = 15445
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.469 ; gain = 0.000 ; free physical = 288 ; free virtual = 15445
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.469 ; gain = 0.000 ; free physical = 287 ; free virtual = 15444
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.469 ; gain = 0.000 ; free physical = 287 ; free virtual = 15444
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.469 ; gain = 0.000 ; free physical = 287 ; free virtual = 15444

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.496 ; gain = 56.027 ; free physical = 287 ; free virtual = 15444

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 287 ; free virtual = 15444

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 287 ; free virtual = 15444
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 287 ; free virtual = 15444

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 283 ; free virtual = 15440

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 282 ; free virtual = 15440

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 282 ; free virtual = 15440

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 278 ; free virtual = 15435

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 282 ; free virtual = 15440

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 298 ; free virtual = 15456

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 298 ; free virtual = 15456
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 298 ; free virtual = 15456
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 298 ; free virtual = 15456

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 298 ; free virtual = 15456

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 298 ; free virtual = 15456

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 298 ; free virtual = 15456

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 298 ; free virtual = 15456

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 300 ; free virtual = 15458

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 309 ; free virtual = 15467

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 309 ; free virtual = 15467

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 309 ; free virtual = 15467

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 306 ; free virtual = 15464
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 306 ; free virtual = 15464

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 310 ; free virtual = 15467
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 310 ; free virtual = 15467
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 310 ; free virtual = 15467

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 308 ; free virtual = 15465

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 308 ; free virtual = 15465
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 308 ; free virtual = 15465

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 308 ; free virtual = 15465

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 308 ; free virtual = 15465
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 308 ; free virtual = 15465

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 308 ; free virtual = 15465

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 308 ; free virtual = 15465
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 308 ; free virtual = 15465
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 308 ; free virtual = 15465
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 277 ; free virtual = 15435

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 277 ; free virtual = 15435

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 277 ; free virtual = 15435
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 261 ; free virtual = 15419
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 262 ; free virtual = 15419

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 262 ; free virtual = 15419

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 262 ; free virtual = 15419
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 262 ; free virtual = 15419
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 262 ; free virtual = 15419

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 263 ; free virtual = 15421
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 263 ; free virtual = 15421

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 263 ; free virtual = 15421
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 263 ; free virtual = 15421

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 263 ; free virtual = 15421
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 263 ; free virtual = 15421

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 263 ; free virtual = 15421
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 263 ; free virtual = 15421

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 263 ; free virtual = 15421

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 263 ; free virtual = 15421

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 263 ; free virtual = 15421

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 263 ; free virtual = 15421

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 263 ; free virtual = 15421
Total Elapsed time in route_design: 11.19 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 263 ; free virtual = 15421
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 263 ; free virtual = 15421

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 263 ; free virtual = 15421
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:44:31 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:44:42 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 87392
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.199 ; gain = 427.801 ; free physical = 909 ; free virtual = 16061
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.168 ; gain = 499.770 ; free physical = 827 ; free virtual = 15980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.980 ; gain = 517.582 ; free physical = 826 ; free virtual = 15979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.980 ; gain = 517.582 ; free physical = 826 ; free virtual = 15979
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.980 ; gain = 0.000 ; free physical = 826 ; free virtual = 15979
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2305.730 ; gain = 0.000 ; free physical = 806 ; free virtual = 15959
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2305.730 ; gain = 0.000 ; free physical = 806 ; free virtual = 15959
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2305.730 ; gain = 615.332 ; free physical = 810 ; free virtual = 15963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2313.734 ; gain = 623.336 ; free physical = 810 ; free virtual = 15963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2313.734 ; gain = 623.336 ; free physical = 810 ; free virtual = 15963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2313.734 ; gain = 623.336 ; free physical = 810 ; free virtual = 15964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2313.734 ; gain = 623.336 ; free physical = 806 ; free virtual = 15964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.734 ; gain = 684.336 ; free physical = 716 ; free virtual = 15874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.734 ; gain = 684.336 ; free physical = 716 ; free virtual = 15874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2384.750 ; gain = 694.352 ; free physical = 708 ; free virtual = 15867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.562 ; gain = 864.164 ; free physical = 576 ; free virtual = 15734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.562 ; gain = 864.164 ; free physical = 576 ; free virtual = 15734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.562 ; gain = 864.164 ; free physical = 576 ; free virtual = 15734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.562 ; gain = 864.164 ; free physical = 576 ; free virtual = 15734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.562 ; gain = 864.164 ; free physical = 576 ; free virtual = 15734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.562 ; gain = 864.164 ; free physical = 576 ; free virtual = 15734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.562 ; gain = 864.164 ; free physical = 576 ; free virtual = 15734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.562 ; gain = 766.414 ; free physical = 575 ; free virtual = 15734
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.570 ; gain = 864.164 ; free physical = 575 ; free virtual = 15734
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.570 ; gain = 0.000 ; free physical = 575 ; free virtual = 15734
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.570 ; gain = 0.000 ; free physical = 681 ; free virtual = 15840
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.570 ; gain = 957.773 ; free physical = 681 ; free virtual = 15840
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1888.937; main = 1799.130; forked = 324.885
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4009.090; main = 2554.566; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2566.438 ; gain = 11.867 ; free physical = 680 ; free virtual = 15838

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2744.391 ; gain = 177.953 ; free physical = 533 ; free virtual = 15691

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 15401

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 15401
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 15401

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 15401

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 15401
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 15401

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 15401
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 15401
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 15401
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 15401
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3045.344 ; gain = 32.016 ; free physical = 243 ; free virtual = 15401
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3045.344 ; gain = 32.016 ; free physical = 243 ; free virtual = 15401
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3045.344 ; gain = 32.016 ; free physical = 243 ; free virtual = 15401
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3045.344 ; gain = 32.016 ; free physical = 243 ; free virtual = 15401

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.344 ; gain = 0.000 ; free physical = 243 ; free virtual = 15401
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3045.344 ; gain = 32.016 ; free physical = 243 ; free virtual = 15401
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3045.344 ; gain = 32.016 ; free physical = 243 ; free virtual = 15401
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3045.344 ; gain = 32.016 ; free physical = 243 ; free virtual = 15401

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.344 ; gain = 0.000 ; free physical = 243 ; free virtual = 15401

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.344 ; gain = 0.000 ; free physical = 243 ; free virtual = 15401

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.344 ; gain = 0.000 ; free physical = 243 ; free virtual = 15401
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.344 ; gain = 0.000 ; free physical = 243 ; free virtual = 15401
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.344 ; gain = 0.000 ; free physical = 249 ; free virtual = 15407
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.344 ; gain = 0.000 ; free physical = 249 ; free virtual = 15407
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.344 ; gain = 0.000 ; free physical = 249 ; free virtual = 15407

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3101.371 ; gain = 56.027 ; free physical = 250 ; free virtual = 15408

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3133.387 ; gain = 88.043 ; free physical = 249 ; free virtual = 15408

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3133.387 ; gain = 88.043 ; free physical = 249 ; free virtual = 15408
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3133.387 ; gain = 88.043 ; free physical = 249 ; free virtual = 15408

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3133.387 ; gain = 88.043 ; free physical = 247 ; free virtual = 15405

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3133.387 ; gain = 88.043 ; free physical = 247 ; free virtual = 15405

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3133.387 ; gain = 88.043 ; free physical = 247 ; free virtual = 15405

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3141.391 ; gain = 96.047 ; free physical = 242 ; free virtual = 15401

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3141.391 ; gain = 96.047 ; free physical = 248 ; free virtual = 15406

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 291 ; free virtual = 15449

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3141.391 ; gain = 96.047 ; free physical = 291 ; free virtual = 15449
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3141.391 ; gain = 96.047 ; free physical = 290 ; free virtual = 15449
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3141.391 ; gain = 96.047 ; free physical = 290 ; free virtual = 15449

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3141.391 ; gain = 96.047 ; free physical = 290 ; free virtual = 15449

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3141.391 ; gain = 96.047 ; free physical = 290 ; free virtual = 15449

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3141.391 ; gain = 96.047 ; free physical = 290 ; free virtual = 15449

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3141.391 ; gain = 96.047 ; free physical = 290 ; free virtual = 15449

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3141.391 ; gain = 96.047 ; free physical = 289 ; free virtual = 15447

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3141.391 ; gain = 96.047 ; free physical = 300 ; free virtual = 15458

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3141.391 ; gain = 96.047 ; free physical = 300 ; free virtual = 15458

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3141.391 ; gain = 96.047 ; free physical = 300 ; free virtual = 15458

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3141.391 ; gain = 96.047 ; free physical = 297 ; free virtual = 15456
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3141.391 ; gain = 96.047 ; free physical = 297 ; free virtual = 15456

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 296 ; free virtual = 15455
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 296 ; free virtual = 15455
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3141.391 ; gain = 96.047 ; free physical = 296 ; free virtual = 15455

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3141.391 ; gain = 96.047 ; free physical = 296 ; free virtual = 15455

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3141.391 ; gain = 96.047 ; free physical = 296 ; free virtual = 15455
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3141.391 ; gain = 96.047 ; free physical = 296 ; free virtual = 15455

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3141.391 ; gain = 96.047 ; free physical = 296 ; free virtual = 15455

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3141.391 ; gain = 96.047 ; free physical = 296 ; free virtual = 15455
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3141.391 ; gain = 96.047 ; free physical = 296 ; free virtual = 15455

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 296 ; free virtual = 15455

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3141.391 ; gain = 96.047 ; free physical = 296 ; free virtual = 15455
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3141.391 ; gain = 96.047 ; free physical = 296 ; free virtual = 15455
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3141.391 ; gain = 96.047 ; free physical = 296 ; free virtual = 15455
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 304 ; free virtual = 15463

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 304 ; free virtual = 15463

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 304 ; free virtual = 15463
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 304 ; free virtual = 15463
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 304 ; free virtual = 15463

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 304 ; free virtual = 15463

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 304 ; free virtual = 15463
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 304 ; free virtual = 15463
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 304 ; free virtual = 15463

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 304 ; free virtual = 15463
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 304 ; free virtual = 15463

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 304 ; free virtual = 15463
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 304 ; free virtual = 15463

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 304 ; free virtual = 15463
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 304 ; free virtual = 15463

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 304 ; free virtual = 15463
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 304 ; free virtual = 15463

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 304 ; free virtual = 15463

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 304 ; free virtual = 15463

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 304 ; free virtual = 15463

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 304 ; free virtual = 15463

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 304 ; free virtual = 15463
Total Elapsed time in route_design: 11.26 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 304 ; free virtual = 15463
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 304 ; free virtual = 15463

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.391 ; gain = 0.000 ; free physical = 304 ; free virtual = 15463
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:45:15 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:45:26 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 91443
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.258 ; gain = 426.832 ; free physical = 894 ; free virtual = 16047
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.227 ; gain = 498.801 ; free physical = 799 ; free virtual = 15954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.039 ; gain = 516.613 ; free physical = 799 ; free virtual = 15954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.039 ; gain = 516.613 ; free physical = 799 ; free virtual = 15954
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.039 ; gain = 0.000 ; free physical = 799 ; free virtual = 15954
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2301.789 ; gain = 0.000 ; free physical = 781 ; free virtual = 15935
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2301.789 ; gain = 0.000 ; free physical = 781 ; free virtual = 15935
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2301.789 ; gain = 610.363 ; free physical = 787 ; free virtual = 15941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.793 ; gain = 618.367 ; free physical = 787 ; free virtual = 15941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.793 ; gain = 618.367 ; free physical = 787 ; free virtual = 15941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.793 ; gain = 618.367 ; free physical = 788 ; free virtual = 15942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2309.793 ; gain = 618.367 ; free physical = 788 ; free virtual = 15946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2373.793 ; gain = 682.367 ; free physical = 696 ; free virtual = 15855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2373.793 ; gain = 682.367 ; free physical = 696 ; free virtual = 15855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.809 ; gain = 692.383 ; free physical = 688 ; free virtual = 15847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.621 ; gain = 862.195 ; free physical = 549 ; free virtual = 15708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.621 ; gain = 862.195 ; free physical = 549 ; free virtual = 15708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.621 ; gain = 862.195 ; free physical = 549 ; free virtual = 15708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.621 ; gain = 862.195 ; free physical = 549 ; free virtual = 15708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.621 ; gain = 862.195 ; free physical = 549 ; free virtual = 15708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.621 ; gain = 862.195 ; free physical = 549 ; free virtual = 15708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.621 ; gain = 862.195 ; free physical = 549 ; free virtual = 15708
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2553.621 ; gain = 768.445 ; free physical = 549 ; free virtual = 15708
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.629 ; gain = 862.195 ; free physical = 549 ; free virtual = 15708
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.629 ; gain = 0.000 ; free physical = 549 ; free virtual = 15708
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.629 ; gain = 0.000 ; free physical = 703 ; free virtual = 15862
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2553.629 ; gain = 959.805 ; free physical = 703 ; free virtual = 15862
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1888.840; main = 1798.193; forked = 324.902
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4009.148; main = 2553.625; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2571.434 ; gain = 17.805 ; free physical = 709 ; free virtual = 15868

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2744.387 ; gain = 172.953 ; free physical = 556 ; free virtual = 15715

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.293 ; gain = 0.000 ; free physical = 258 ; free virtual = 15418

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.293 ; gain = 0.000 ; free physical = 258 ; free virtual = 15418
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.293 ; gain = 0.000 ; free physical = 258 ; free virtual = 15418

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.293 ; gain = 0.000 ; free physical = 258 ; free virtual = 15418

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.293 ; gain = 0.000 ; free physical = 258 ; free virtual = 15418
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.293 ; gain = 0.000 ; free physical = 258 ; free virtual = 15418

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.293 ; gain = 0.000 ; free physical = 258 ; free virtual = 15418
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.293 ; gain = 0.000 ; free physical = 258 ; free virtual = 15418
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.293 ; gain = 0.000 ; free physical = 258 ; free virtual = 15418
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.293 ; gain = 0.000 ; free physical = 258 ; free virtual = 15418
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.309 ; gain = 32.016 ; free physical = 258 ; free virtual = 15418
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.309 ; gain = 32.016 ; free physical = 258 ; free virtual = 15418
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.309 ; gain = 32.016 ; free physical = 258 ; free virtual = 15418
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.309 ; gain = 32.016 ; free physical = 258 ; free virtual = 15418

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.309 ; gain = 0.000 ; free physical = 258 ; free virtual = 15418
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.309 ; gain = 32.016 ; free physical = 258 ; free virtual = 15418
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.309 ; gain = 32.016 ; free physical = 258 ; free virtual = 15418
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.309 ; gain = 32.016 ; free physical = 258 ; free virtual = 15418

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.309 ; gain = 0.000 ; free physical = 258 ; free virtual = 15418

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.309 ; gain = 0.000 ; free physical = 258 ; free virtual = 15418

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.309 ; gain = 0.000 ; free physical = 258 ; free virtual = 15418
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.309 ; gain = 0.000 ; free physical = 258 ; free virtual = 15418
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.309 ; gain = 0.000 ; free physical = 251 ; free virtual = 15411
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.309 ; gain = 0.000 ; free physical = 251 ; free virtual = 15411
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.309 ; gain = 0.000 ; free physical = 251 ; free virtual = 15411

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.336 ; gain = 56.027 ; free physical = 251 ; free virtual = 15411

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.352 ; gain = 88.043 ; free physical = 251 ; free virtual = 15411

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.352 ; gain = 88.043 ; free physical = 251 ; free virtual = 15411
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.352 ; gain = 88.043 ; free physical = 251 ; free virtual = 15411

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.352 ; gain = 88.043 ; free physical = 249 ; free virtual = 15409

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.352 ; gain = 88.043 ; free physical = 249 ; free virtual = 15409

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.352 ; gain = 88.043 ; free physical = 249 ; free virtual = 15409

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3134.352 ; gain = 88.043 ; free physical = 271 ; free virtual = 15431

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.352 ; gain = 88.043 ; free physical = 271 ; free virtual = 15431

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.352 ; gain = 0.000 ; free physical = 291 ; free virtual = 15452

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3134.352 ; gain = 88.043 ; free physical = 291 ; free virtual = 15452
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.352 ; gain = 88.043 ; free physical = 290 ; free virtual = 15451
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.352 ; gain = 88.043 ; free physical = 290 ; free virtual = 15451

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.352 ; gain = 88.043 ; free physical = 290 ; free virtual = 15451

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.352 ; gain = 88.043 ; free physical = 290 ; free virtual = 15450

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.352 ; gain = 88.043 ; free physical = 290 ; free virtual = 15450

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.352 ; gain = 88.043 ; free physical = 290 ; free virtual = 15450

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3134.352 ; gain = 88.043 ; free physical = 288 ; free virtual = 15448

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3150.359 ; gain = 104.051 ; free physical = 300 ; free virtual = 15461

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3150.359 ; gain = 104.051 ; free physical = 300 ; free virtual = 15461

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3150.359 ; gain = 104.051 ; free physical = 300 ; free virtual = 15461

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3150.359 ; gain = 104.051 ; free physical = 297 ; free virtual = 15458
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3150.359 ; gain = 104.051 ; free physical = 297 ; free virtual = 15458

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 296 ; free virtual = 15457
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 296 ; free virtual = 15457
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3150.359 ; gain = 104.051 ; free physical = 296 ; free virtual = 15457

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3150.359 ; gain = 104.051 ; free physical = 296 ; free virtual = 15457

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3150.359 ; gain = 104.051 ; free physical = 296 ; free virtual = 15457
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3150.359 ; gain = 104.051 ; free physical = 296 ; free virtual = 15457

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3150.359 ; gain = 104.051 ; free physical = 296 ; free virtual = 15457

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3150.359 ; gain = 104.051 ; free physical = 296 ; free virtual = 15457
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3150.359 ; gain = 104.051 ; free physical = 296 ; free virtual = 15457

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 296 ; free virtual = 15457

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3150.359 ; gain = 104.051 ; free physical = 296 ; free virtual = 15457
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3150.359 ; gain = 104.051 ; free physical = 296 ; free virtual = 15457
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3150.359 ; gain = 104.051 ; free physical = 296 ; free virtual = 15457
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 288 ; free virtual = 15449

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 288 ; free virtual = 15449

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 288 ; free virtual = 15449
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 288 ; free virtual = 15449
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 288 ; free virtual = 15449

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 288 ; free virtual = 15449

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 288 ; free virtual = 15449
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 288 ; free virtual = 15449
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 288 ; free virtual = 15449

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 288 ; free virtual = 15449
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 288 ; free virtual = 15449

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 288 ; free virtual = 15449
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 288 ; free virtual = 15449

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 288 ; free virtual = 15449
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 288 ; free virtual = 15449

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 288 ; free virtual = 15449
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 288 ; free virtual = 15449

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 287 ; free virtual = 15448

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 287 ; free virtual = 15448

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 287 ; free virtual = 15448

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 287 ; free virtual = 15448

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 287 ; free virtual = 15448
Total Elapsed time in route_design: 11.28 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 287 ; free virtual = 15448
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 287 ; free virtual = 15448

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3150.359 ; gain = 0.000 ; free physical = 287 ; free virtual = 15448
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:46:00 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:46:11 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 95499
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.262 ; gain = 426.832 ; free physical = 894 ; free virtual = 16052
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.230 ; gain = 498.801 ; free physical = 794 ; free virtual = 15953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.043 ; gain = 516.613 ; free physical = 794 ; free virtual = 15953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.043 ; gain = 516.613 ; free physical = 794 ; free virtual = 15953
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.043 ; gain = 0.000 ; free physical = 794 ; free virtual = 15953
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.793 ; gain = 0.000 ; free physical = 780 ; free virtual = 15938
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.793 ; gain = 0.000 ; free physical = 780 ; free virtual = 15938
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2302.793 ; gain = 611.363 ; free physical = 775 ; free virtual = 15933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.797 ; gain = 619.367 ; free physical = 775 ; free virtual = 15933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.797 ; gain = 619.367 ; free physical = 775 ; free virtual = 15933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.797 ; gain = 619.367 ; free physical = 773 ; free virtual = 15932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2310.797 ; gain = 619.367 ; free physical = 772 ; free virtual = 15935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.797 ; gain = 683.367 ; free physical = 698 ; free virtual = 15861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.797 ; gain = 683.367 ; free physical = 690 ; free virtual = 15853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.812 ; gain = 692.383 ; free physical = 682 ; free virtual = 15845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.625 ; gain = 862.195 ; free physical = 551 ; free virtual = 15714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.625 ; gain = 862.195 ; free physical = 551 ; free virtual = 15714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.625 ; gain = 862.195 ; free physical = 551 ; free virtual = 15714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.625 ; gain = 862.195 ; free physical = 551 ; free virtual = 15714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.625 ; gain = 862.195 ; free physical = 551 ; free virtual = 15714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.625 ; gain = 862.195 ; free physical = 551 ; free virtual = 15714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.625 ; gain = 862.195 ; free physical = 551 ; free virtual = 15714
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2553.625 ; gain = 767.445 ; free physical = 551 ; free virtual = 15714
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.633 ; gain = 862.195 ; free physical = 551 ; free virtual = 15714
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.633 ; gain = 0.000 ; free physical = 551 ; free virtual = 15714
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.633 ; gain = 0.000 ; free physical = 698 ; free virtual = 15860
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2553.633 ; gain = 959.805 ; free physical = 698 ; free virtual = 15860
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1888.875; main = 1798.057; forked = 324.922
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4015.152; main = 2553.629; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2568.469 ; gain = 14.836 ; free physical = 694 ; free virtual = 15856

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2743.422 ; gain = 174.953 ; free physical = 536 ; free virtual = 15699

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.359 ; gain = 0.000 ; free physical = 227 ; free virtual = 15391

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.359 ; gain = 0.000 ; free physical = 227 ; free virtual = 15390
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.359 ; gain = 0.000 ; free physical = 227 ; free virtual = 15390

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.359 ; gain = 0.000 ; free physical = 227 ; free virtual = 15390

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.359 ; gain = 0.000 ; free physical = 227 ; free virtual = 15390
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.359 ; gain = 0.000 ; free physical = 227 ; free virtual = 15390

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.359 ; gain = 0.000 ; free physical = 227 ; free virtual = 15390
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.359 ; gain = 0.000 ; free physical = 227 ; free virtual = 15390
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.359 ; gain = 0.000 ; free physical = 227 ; free virtual = 15390
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.359 ; gain = 0.000 ; free physical = 227 ; free virtual = 15390
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.375 ; gain = 32.016 ; free physical = 227 ; free virtual = 15390
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.375 ; gain = 32.016 ; free physical = 227 ; free virtual = 15390
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.375 ; gain = 32.016 ; free physical = 227 ; free virtual = 15390
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.375 ; gain = 32.016 ; free physical = 227 ; free virtual = 15390

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.375 ; gain = 0.000 ; free physical = 227 ; free virtual = 15390
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.375 ; gain = 32.016 ; free physical = 227 ; free virtual = 15390
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.375 ; gain = 32.016 ; free physical = 227 ; free virtual = 15390
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.375 ; gain = 32.016 ; free physical = 227 ; free virtual = 15390

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.375 ; gain = 0.000 ; free physical = 227 ; free virtual = 15390

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.375 ; gain = 0.000 ; free physical = 227 ; free virtual = 15390

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.375 ; gain = 0.000 ; free physical = 227 ; free virtual = 15390
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.375 ; gain = 0.000 ; free physical = 227 ; free virtual = 15390
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.375 ; gain = 0.000 ; free physical = 223 ; free virtual = 15386
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.375 ; gain = 0.000 ; free physical = 223 ; free virtual = 15386
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.375 ; gain = 0.000 ; free physical = 223 ; free virtual = 15386

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.402 ; gain = 56.027 ; free physical = 223 ; free virtual = 15386

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 222 ; free virtual = 15386

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 222 ; free virtual = 15386
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 222 ; free virtual = 15386

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 219 ; free virtual = 15382

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 235 ; free virtual = 15398

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 239 ; free virtual = 15402

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 229 ; free virtual = 15392

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 235 ; free virtual = 15398

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 248 ; free virtual = 15412

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 248 ; free virtual = 15412
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 248 ; free virtual = 15411
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 248 ; free virtual = 15411

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 248 ; free virtual = 15411

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 247 ; free virtual = 15410

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 247 ; free virtual = 15410

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 247 ; free virtual = 15410

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 245 ; free virtual = 15409

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 259 ; free virtual = 15422

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 259 ; free virtual = 15422

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 259 ; free virtual = 15422

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 257 ; free virtual = 15421
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 257 ; free virtual = 15421

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 258 ; free virtual = 15422
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 258 ; free virtual = 15422
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 258 ; free virtual = 15422

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 255 ; free virtual = 15419

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 255 ; free virtual = 15419
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 255 ; free virtual = 15419

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 255 ; free virtual = 15419

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 255 ; free virtual = 15419
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 255 ; free virtual = 15419

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 255 ; free virtual = 15419

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 255 ; free virtual = 15419
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 255 ; free virtual = 15419
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.418 ; gain = 88.043 ; free physical = 255 ; free virtual = 15419
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 239 ; free virtual = 15403

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 239 ; free virtual = 15403

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 239 ; free virtual = 15403
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 239 ; free virtual = 15403
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 239 ; free virtual = 15403

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 239 ; free virtual = 15403

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 239 ; free virtual = 15403
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 239 ; free virtual = 15403
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 242 ; free virtual = 15406

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 241 ; free virtual = 15405
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 241 ; free virtual = 15405

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 241 ; free virtual = 15405
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 241 ; free virtual = 15405

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 241 ; free virtual = 15405
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 241 ; free virtual = 15405

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 241 ; free virtual = 15405
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 241 ; free virtual = 15405

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 241 ; free virtual = 15405

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 241 ; free virtual = 15405

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 241 ; free virtual = 15405

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 241 ; free virtual = 15405

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 241 ; free virtual = 15405
Total Elapsed time in route_design: 11.17 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 241 ; free virtual = 15405
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 241 ; free virtual = 15405

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.418 ; gain = 0.000 ; free physical = 241 ; free virtual = 15405
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:46:44 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:46:55 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 99715
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.262 ; gain = 426.832 ; free physical = 852 ; free virtual = 16013
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.230 ; gain = 498.801 ; free physical = 790 ; free virtual = 15952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.043 ; gain = 516.613 ; free physical = 787 ; free virtual = 15949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.043 ; gain = 516.613 ; free physical = 787 ; free virtual = 15949
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.043 ; gain = 0.000 ; free physical = 787 ; free virtual = 15949
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.793 ; gain = 0.000 ; free physical = 772 ; free virtual = 15933
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.793 ; gain = 0.000 ; free physical = 772 ; free virtual = 15933
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.793 ; gain = 613.363 ; free physical = 781 ; free virtual = 15943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.797 ; gain = 621.367 ; free physical = 781 ; free virtual = 15943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.797 ; gain = 621.367 ; free physical = 781 ; free virtual = 15943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.797 ; gain = 621.367 ; free physical = 773 ; free virtual = 15936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.797 ; gain = 621.367 ; free physical = 766 ; free virtual = 15932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2374.797 ; gain = 683.367 ; free physical = 675 ; free virtual = 15842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2374.797 ; gain = 683.367 ; free physical = 675 ; free virtual = 15842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2383.812 ; gain = 692.383 ; free physical = 667 ; free virtual = 15834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.625 ; gain = 862.195 ; free physical = 517 ; free virtual = 15684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.625 ; gain = 862.195 ; free physical = 517 ; free virtual = 15684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.625 ; gain = 862.195 ; free physical = 517 ; free virtual = 15684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.625 ; gain = 862.195 ; free physical = 517 ; free virtual = 15684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.625 ; gain = 862.195 ; free physical = 517 ; free virtual = 15684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.625 ; gain = 862.195 ; free physical = 517 ; free virtual = 15684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.625 ; gain = 862.195 ; free physical = 517 ; free virtual = 15684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2553.625 ; gain = 765.445 ; free physical = 517 ; free virtual = 15684
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.633 ; gain = 862.195 ; free physical = 517 ; free virtual = 15684
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.633 ; gain = 0.000 ; free physical = 517 ; free virtual = 15684
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.633 ; gain = 0.000 ; free physical = 667 ; free virtual = 15834
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2553.633 ; gain = 959.805 ; free physical = 667 ; free virtual = 15834
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1832.551; main = 1798.669; forked = 324.914
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3953.148; main = 2553.629; forked = 1557.332
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2562.531 ; gain = 8.898 ; free physical = 663 ; free virtual = 15830

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2746.312 ; gain = 183.781 ; free physical = 520 ; free virtual = 15686

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3015.250 ; gain = 0.000 ; free physical = 223 ; free virtual = 15390

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3015.250 ; gain = 0.000 ; free physical = 223 ; free virtual = 15390
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3015.250 ; gain = 0.000 ; free physical = 223 ; free virtual = 15390

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3015.250 ; gain = 0.000 ; free physical = 223 ; free virtual = 15390

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3015.250 ; gain = 0.000 ; free physical = 223 ; free virtual = 15390
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3015.250 ; gain = 0.000 ; free physical = 223 ; free virtual = 15390

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3015.250 ; gain = 0.000 ; free physical = 223 ; free virtual = 15390
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3015.250 ; gain = 0.000 ; free physical = 223 ; free virtual = 15390
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3015.250 ; gain = 0.000 ; free physical = 223 ; free virtual = 15390
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3015.250 ; gain = 0.000 ; free physical = 223 ; free virtual = 15390
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3047.266 ; gain = 32.016 ; free physical = 223 ; free virtual = 15390
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3047.266 ; gain = 32.016 ; free physical = 223 ; free virtual = 15390
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3047.266 ; gain = 32.016 ; free physical = 223 ; free virtual = 15390
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3047.266 ; gain = 32.016 ; free physical = 223 ; free virtual = 15390

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.266 ; gain = 0.000 ; free physical = 223 ; free virtual = 15390
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3047.266 ; gain = 32.016 ; free physical = 223 ; free virtual = 15390
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3047.266 ; gain = 32.016 ; free physical = 223 ; free virtual = 15390
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3047.266 ; gain = 32.016 ; free physical = 223 ; free virtual = 15390

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.266 ; gain = 0.000 ; free physical = 223 ; free virtual = 15389

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3047.266 ; gain = 0.000 ; free physical = 223 ; free virtual = 15389

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.266 ; gain = 0.000 ; free physical = 223 ; free virtual = 15389
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.266 ; gain = 0.000 ; free physical = 223 ; free virtual = 15389
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.266 ; gain = 0.000 ; free physical = 221 ; free virtual = 15388
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.266 ; gain = 0.000 ; free physical = 221 ; free virtual = 15388
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.266 ; gain = 0.000 ; free physical = 221 ; free virtual = 15388

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3103.293 ; gain = 56.027 ; free physical = 221 ; free virtual = 15387

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3135.309 ; gain = 88.043 ; free physical = 221 ; free virtual = 15387

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3135.309 ; gain = 88.043 ; free physical = 221 ; free virtual = 15387
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3135.309 ; gain = 88.043 ; free physical = 221 ; free virtual = 15387

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3135.309 ; gain = 88.043 ; free physical = 215 ; free virtual = 15381

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3135.309 ; gain = 88.043 ; free physical = 215 ; free virtual = 15382

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3135.309 ; gain = 88.043 ; free physical = 215 ; free virtual = 15382

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3143.312 ; gain = 96.047 ; free physical = 220 ; free virtual = 15387

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3143.312 ; gain = 96.047 ; free physical = 222 ; free virtual = 15388

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 238 ; free virtual = 15405

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3143.312 ; gain = 96.047 ; free physical = 238 ; free virtual = 15405
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3143.312 ; gain = 96.047 ; free physical = 238 ; free virtual = 15405
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3143.312 ; gain = 96.047 ; free physical = 238 ; free virtual = 15405

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3143.312 ; gain = 96.047 ; free physical = 238 ; free virtual = 15405

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3143.312 ; gain = 96.047 ; free physical = 237 ; free virtual = 15403

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3143.312 ; gain = 96.047 ; free physical = 237 ; free virtual = 15403

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3143.312 ; gain = 96.047 ; free physical = 237 ; free virtual = 15403

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3143.312 ; gain = 96.047 ; free physical = 236 ; free virtual = 15403

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3143.312 ; gain = 96.047 ; free physical = 231 ; free virtual = 15398

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3143.312 ; gain = 96.047 ; free physical = 231 ; free virtual = 15398

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3143.312 ; gain = 96.047 ; free physical = 231 ; free virtual = 15398

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3143.312 ; gain = 96.047 ; free physical = 227 ; free virtual = 15394
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3143.312 ; gain = 96.047 ; free physical = 227 ; free virtual = 15394

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 228 ; free virtual = 15395
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 228 ; free virtual = 15395
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3143.312 ; gain = 96.047 ; free physical = 228 ; free virtual = 15395

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.312 ; gain = 96.047 ; free physical = 227 ; free virtual = 15394

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.312 ; gain = 96.047 ; free physical = 227 ; free virtual = 15394
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.312 ; gain = 96.047 ; free physical = 227 ; free virtual = 15394

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.312 ; gain = 96.047 ; free physical = 227 ; free virtual = 15394

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.312 ; gain = 96.047 ; free physical = 227 ; free virtual = 15394
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.312 ; gain = 96.047 ; free physical = 227 ; free virtual = 15394

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 227 ; free virtual = 15394

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.312 ; gain = 96.047 ; free physical = 227 ; free virtual = 15394
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.312 ; gain = 96.047 ; free physical = 227 ; free virtual = 15394
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.312 ; gain = 96.047 ; free physical = 227 ; free virtual = 15394
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 220 ; free virtual = 15389

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 220 ; free virtual = 15389

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 220 ; free virtual = 15389
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 220 ; free virtual = 15388
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 219 ; free virtual = 15388

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 219 ; free virtual = 15388

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 219 ; free virtual = 15388
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 219 ; free virtual = 15388
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 220 ; free virtual = 15389

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 220 ; free virtual = 15389
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 220 ; free virtual = 15389

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 220 ; free virtual = 15389
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 221 ; free virtual = 15389

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 221 ; free virtual = 15389
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 221 ; free virtual = 15389

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 221 ; free virtual = 15389
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 221 ; free virtual = 15389

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 221 ; free virtual = 15389

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 221 ; free virtual = 15389

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 221 ; free virtual = 15389

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 221 ; free virtual = 15389

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 221 ; free virtual = 15389
Total Elapsed time in route_design: 11.09 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 221 ; free virtual = 15389
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 221 ; free virtual = 15389

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.312 ; gain = 0.000 ; free physical = 221 ; free virtual = 15389
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:47:30 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:47:41 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 103768
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.230 ; gain = 426.832 ; free physical = 847 ; free virtual = 16010
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.199 ; gain = 498.801 ; free physical = 763 ; free virtual = 15927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.012 ; gain = 516.613 ; free physical = 763 ; free virtual = 15927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.012 ; gain = 516.613 ; free physical = 763 ; free virtual = 15927
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.012 ; gain = 0.000 ; free physical = 763 ; free virtual = 15927
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2305.762 ; gain = 0.000 ; free physical = 741 ; free virtual = 15904
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2305.762 ; gain = 0.000 ; free physical = 741 ; free virtual = 15904
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2305.762 ; gain = 614.363 ; free physical = 751 ; free virtual = 15915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2313.766 ; gain = 622.367 ; free physical = 751 ; free virtual = 15915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2313.766 ; gain = 622.367 ; free physical = 751 ; free virtual = 15915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2313.766 ; gain = 622.367 ; free physical = 749 ; free virtual = 15914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2313.766 ; gain = 622.367 ; free physical = 752 ; free virtual = 15920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.766 ; gain = 683.367 ; free physical = 691 ; free virtual = 15862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.766 ; gain = 683.367 ; free physical = 691 ; free virtual = 15862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.781 ; gain = 692.383 ; free physical = 683 ; free virtual = 15854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.594 ; gain = 863.195 ; free physical = 544 ; free virtual = 15714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.594 ; gain = 863.195 ; free physical = 544 ; free virtual = 15714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.594 ; gain = 863.195 ; free physical = 536 ; free virtual = 15706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.594 ; gain = 863.195 ; free physical = 536 ; free virtual = 15706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.594 ; gain = 863.195 ; free physical = 536 ; free virtual = 15706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.594 ; gain = 863.195 ; free physical = 536 ; free virtual = 15706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.594 ; gain = 863.195 ; free physical = 536 ; free virtual = 15706
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.594 ; gain = 765.445 ; free physical = 536 ; free virtual = 15706
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.602 ; gain = 863.195 ; free physical = 536 ; free virtual = 15706
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.602 ; gain = 0.000 ; free physical = 537 ; free virtual = 15707
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.602 ; gain = 0.000 ; free physical = 706 ; free virtual = 15876
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.602 ; gain = 957.805 ; free physical = 705 ; free virtual = 15876
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1891.839; main = 1800.857; forked = 324.897
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4012.121; main = 2554.598; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2572.406 ; gain = 17.805 ; free physical = 699 ; free virtual = 15870

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2744.359 ; gain = 171.953 ; free physical = 544 ; free virtual = 15715

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.266 ; gain = 0.000 ; free physical = 250 ; free virtual = 15420

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.266 ; gain = 0.000 ; free physical = 250 ; free virtual = 15420
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.266 ; gain = 0.000 ; free physical = 250 ; free virtual = 15420

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.266 ; gain = 0.000 ; free physical = 250 ; free virtual = 15420

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.266 ; gain = 0.000 ; free physical = 250 ; free virtual = 15420
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.266 ; gain = 0.000 ; free physical = 250 ; free virtual = 15420

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.266 ; gain = 0.000 ; free physical = 250 ; free virtual = 15420
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.266 ; gain = 0.000 ; free physical = 250 ; free virtual = 15420
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.266 ; gain = 0.000 ; free physical = 250 ; free virtual = 15420
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.266 ; gain = 0.000 ; free physical = 250 ; free virtual = 15420
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.281 ; gain = 32.016 ; free physical = 250 ; free virtual = 15420
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.281 ; gain = 32.016 ; free physical = 250 ; free virtual = 15420
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.281 ; gain = 32.016 ; free physical = 250 ; free virtual = 15420
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.281 ; gain = 32.016 ; free physical = 250 ; free virtual = 15420

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.281 ; gain = 0.000 ; free physical = 250 ; free virtual = 15420
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.281 ; gain = 32.016 ; free physical = 250 ; free virtual = 15420
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.281 ; gain = 32.016 ; free physical = 250 ; free virtual = 15420
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.281 ; gain = 32.016 ; free physical = 250 ; free virtual = 15420

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.281 ; gain = 0.000 ; free physical = 250 ; free virtual = 15420

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.281 ; gain = 0.000 ; free physical = 250 ; free virtual = 15420

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.281 ; gain = 0.000 ; free physical = 250 ; free virtual = 15420
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.281 ; gain = 0.000 ; free physical = 250 ; free virtual = 15420
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.281 ; gain = 0.000 ; free physical = 249 ; free virtual = 15420
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.281 ; gain = 0.000 ; free physical = 249 ; free virtual = 15420
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.281 ; gain = 0.000 ; free physical = 249 ; free virtual = 15420

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.309 ; gain = 56.027 ; free physical = 249 ; free virtual = 15419

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3134.324 ; gain = 88.043 ; free physical = 249 ; free virtual = 15420

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3134.324 ; gain = 88.043 ; free physical = 249 ; free virtual = 15420
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.324 ; gain = 88.043 ; free physical = 249 ; free virtual = 15420

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.324 ; gain = 88.043 ; free physical = 237 ; free virtual = 15408

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.324 ; gain = 88.043 ; free physical = 239 ; free virtual = 15409

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.324 ; gain = 88.043 ; free physical = 239 ; free virtual = 15409

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3142.328 ; gain = 96.047 ; free physical = 273 ; free virtual = 15443

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3142.328 ; gain = 96.047 ; free physical = 278 ; free virtual = 15448

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 302 ; free virtual = 15472

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3142.328 ; gain = 96.047 ; free physical = 302 ; free virtual = 15472
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3142.328 ; gain = 96.047 ; free physical = 302 ; free virtual = 15472
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3142.328 ; gain = 96.047 ; free physical = 302 ; free virtual = 15472

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3142.328 ; gain = 96.047 ; free physical = 302 ; free virtual = 15472

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3142.328 ; gain = 96.047 ; free physical = 301 ; free virtual = 15471

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3142.328 ; gain = 96.047 ; free physical = 301 ; free virtual = 15471

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3142.328 ; gain = 96.047 ; free physical = 301 ; free virtual = 15471

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3142.328 ; gain = 96.047 ; free physical = 298 ; free virtual = 15468

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3142.328 ; gain = 96.047 ; free physical = 307 ; free virtual = 15477

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3142.328 ; gain = 96.047 ; free physical = 307 ; free virtual = 15477

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3142.328 ; gain = 96.047 ; free physical = 307 ; free virtual = 15477

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3142.328 ; gain = 96.047 ; free physical = 304 ; free virtual = 15474
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3142.328 ; gain = 96.047 ; free physical = 304 ; free virtual = 15474

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 305 ; free virtual = 15476
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 305 ; free virtual = 15476
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3142.328 ; gain = 96.047 ; free physical = 305 ; free virtual = 15476

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.328 ; gain = 96.047 ; free physical = 303 ; free virtual = 15474

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.328 ; gain = 96.047 ; free physical = 303 ; free virtual = 15474
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.328 ; gain = 96.047 ; free physical = 303 ; free virtual = 15474

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.328 ; gain = 96.047 ; free physical = 303 ; free virtual = 15474

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.328 ; gain = 96.047 ; free physical = 303 ; free virtual = 15474
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.328 ; gain = 96.047 ; free physical = 303 ; free virtual = 15474

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 303 ; free virtual = 15474

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.328 ; gain = 96.047 ; free physical = 303 ; free virtual = 15474
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.328 ; gain = 96.047 ; free physical = 303 ; free virtual = 15474
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.328 ; gain = 96.047 ; free physical = 303 ; free virtual = 15474
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 305 ; free virtual = 15476

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 305 ; free virtual = 15476

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 305 ; free virtual = 15476
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 306 ; free virtual = 15476
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 306 ; free virtual = 15476

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 306 ; free virtual = 15476

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 306 ; free virtual = 15476
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 306 ; free virtual = 15476
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 306 ; free virtual = 15477

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 306 ; free virtual = 15477
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 306 ; free virtual = 15477

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 306 ; free virtual = 15477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 306 ; free virtual = 15477

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 306 ; free virtual = 15477
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 306 ; free virtual = 15477

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 306 ; free virtual = 15477
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 306 ; free virtual = 15477

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 306 ; free virtual = 15477

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 306 ; free virtual = 15476

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 306 ; free virtual = 15476

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 306 ; free virtual = 15476

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 306 ; free virtual = 15476
Total Elapsed time in route_design: 11.14 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 306 ; free virtual = 15476
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 306 ; free virtual = 15476

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.328 ; gain = 0.000 ; free physical = 306 ; free virtual = 15476
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:48:14 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:48:25 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 107823
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.262 ; gain = 426.832 ; free physical = 898 ; free virtual = 16063
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.230 ; gain = 498.801 ; free physical = 798 ; free virtual = 15963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.043 ; gain = 516.613 ; free physical = 798 ; free virtual = 15963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.043 ; gain = 516.613 ; free physical = 798 ; free virtual = 15963
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.043 ; gain = 0.000 ; free physical = 798 ; free virtual = 15963
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.793 ; gain = 0.000 ; free physical = 781 ; free virtual = 15946
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.793 ; gain = 0.000 ; free physical = 781 ; free virtual = 15946
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.793 ; gain = 613.363 ; free physical = 778 ; free virtual = 15943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.797 ; gain = 621.367 ; free physical = 778 ; free virtual = 15943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.797 ; gain = 621.367 ; free physical = 778 ; free virtual = 15943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.797 ; gain = 621.367 ; free physical = 777 ; free virtual = 15944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.797 ; gain = 621.367 ; free physical = 770 ; free virtual = 15940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.797 ; gain = 683.367 ; free physical = 687 ; free virtual = 15857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2374.797 ; gain = 683.367 ; free physical = 687 ; free virtual = 15857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2383.812 ; gain = 692.383 ; free physical = 679 ; free virtual = 15849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.625 ; gain = 863.195 ; free physical = 517 ; free virtual = 15690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.625 ; gain = 863.195 ; free physical = 517 ; free virtual = 15690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.625 ; gain = 863.195 ; free physical = 517 ; free virtual = 15690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.625 ; gain = 863.195 ; free physical = 517 ; free virtual = 15690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.625 ; gain = 863.195 ; free physical = 517 ; free virtual = 15690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.625 ; gain = 863.195 ; free physical = 517 ; free virtual = 15690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.625 ; gain = 863.195 ; free physical = 517 ; free virtual = 15690
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.625 ; gain = 766.445 ; free physical = 517 ; free virtual = 15690
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.633 ; gain = 863.195 ; free physical = 517 ; free virtual = 15690
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.633 ; gain = 0.000 ; free physical = 517 ; free virtual = 15690
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.633 ; gain = 0.000 ; free physical = 673 ; free virtual = 15846
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.633 ; gain = 960.805 ; free physical = 673 ; free virtual = 15846
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1871.579; main = 1800.670; forked = 324.888
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3998.152; main = 2554.629; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2569.469 ; gain = 14.836 ; free physical = 671 ; free virtual = 15844

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2744.422 ; gain = 174.953 ; free physical = 536 ; free virtual = 15709

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.328 ; gain = 0.000 ; free physical = 239 ; free virtual = 15412

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.328 ; gain = 0.000 ; free physical = 239 ; free virtual = 15412
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.328 ; gain = 0.000 ; free physical = 239 ; free virtual = 15412

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.328 ; gain = 0.000 ; free physical = 239 ; free virtual = 15412

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.328 ; gain = 0.000 ; free physical = 239 ; free virtual = 15412
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.328 ; gain = 0.000 ; free physical = 239 ; free virtual = 15412

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.328 ; gain = 0.000 ; free physical = 239 ; free virtual = 15412
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.328 ; gain = 0.000 ; free physical = 239 ; free virtual = 15412
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.328 ; gain = 0.000 ; free physical = 239 ; free virtual = 15412
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.328 ; gain = 0.000 ; free physical = 239 ; free virtual = 15412
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.344 ; gain = 32.016 ; free physical = 239 ; free virtual = 15412
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.344 ; gain = 32.016 ; free physical = 239 ; free virtual = 15412
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.344 ; gain = 32.016 ; free physical = 239 ; free virtual = 15412
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.344 ; gain = 32.016 ; free physical = 239 ; free virtual = 15412

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.344 ; gain = 0.000 ; free physical = 239 ; free virtual = 15412
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.344 ; gain = 32.016 ; free physical = 239 ; free virtual = 15412
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.344 ; gain = 32.016 ; free physical = 239 ; free virtual = 15412
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.344 ; gain = 32.016 ; free physical = 239 ; free virtual = 15412

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.344 ; gain = 0.000 ; free physical = 239 ; free virtual = 15412

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.344 ; gain = 0.000 ; free physical = 239 ; free virtual = 15412

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.344 ; gain = 0.000 ; free physical = 239 ; free virtual = 15412
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.344 ; gain = 0.000 ; free physical = 239 ; free virtual = 15412
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.344 ; gain = 0.000 ; free physical = 239 ; free virtual = 15412
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.344 ; gain = 0.000 ; free physical = 239 ; free virtual = 15412
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.344 ; gain = 0.000 ; free physical = 239 ; free virtual = 15412

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3102.371 ; gain = 56.027 ; free physical = 237 ; free virtual = 15410

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 237 ; free virtual = 15410

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 237 ; free virtual = 15410
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 237 ; free virtual = 15410

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 234 ; free virtual = 15407

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 234 ; free virtual = 15407

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 234 ; free virtual = 15407

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 257 ; free virtual = 15429

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 257 ; free virtual = 15430

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 268 ; free virtual = 15441

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 268 ; free virtual = 15441
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 267 ; free virtual = 15440
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 267 ; free virtual = 15440

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 267 ; free virtual = 15440

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 267 ; free virtual = 15439

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 267 ; free virtual = 15439

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 267 ; free virtual = 15439

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 262 ; free virtual = 15435

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 276 ; free virtual = 15449

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 276 ; free virtual = 15449

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 276 ; free virtual = 15449

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 274 ; free virtual = 15447
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 274 ; free virtual = 15447

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 273 ; free virtual = 15446
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 273 ; free virtual = 15446
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 273 ; free virtual = 15446

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 273 ; free virtual = 15446

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 273 ; free virtual = 15446
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 273 ; free virtual = 15446

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 273 ; free virtual = 15446

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 273 ; free virtual = 15446
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 273 ; free virtual = 15446

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 273 ; free virtual = 15446

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 273 ; free virtual = 15446
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 273 ; free virtual = 15446
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.387 ; gain = 88.043 ; free physical = 273 ; free virtual = 15446
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 291 ; free virtual = 15464

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 291 ; free virtual = 15464

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 291 ; free virtual = 15464
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 291 ; free virtual = 15463
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 290 ; free virtual = 15463

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 290 ; free virtual = 15463

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 290 ; free virtual = 15463
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 290 ; free virtual = 15463
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 290 ; free virtual = 15463

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 291 ; free virtual = 15464
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 291 ; free virtual = 15464

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 291 ; free virtual = 15464
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 291 ; free virtual = 15464

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 291 ; free virtual = 15464
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 291 ; free virtual = 15464

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 291 ; free virtual = 15464
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 291 ; free virtual = 15464

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 291 ; free virtual = 15464

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 291 ; free virtual = 15464

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 291 ; free virtual = 15464

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 291 ; free virtual = 15464

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 291 ; free virtual = 15464
Total Elapsed time in route_design: 11.12 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 291 ; free virtual = 15464
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 291 ; free virtual = 15464

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.387 ; gain = 0.000 ; free physical = 291 ; free virtual = 15464
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:48:58 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:49:09 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 111902
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.195 ; gain = 427.801 ; free physical = 834 ; free virtual = 16001
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.164 ; gain = 499.770 ; free physical = 747 ; free virtual = 15915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.977 ; gain = 517.582 ; free physical = 743 ; free virtual = 15911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.977 ; gain = 517.582 ; free physical = 743 ; free virtual = 15911
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.977 ; gain = 0.000 ; free physical = 743 ; free virtual = 15911
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.727 ; gain = 0.000 ; free physical = 718 ; free virtual = 15886
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.727 ; gain = 0.000 ; free physical = 718 ; free virtual = 15886
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.727 ; gain = 613.332 ; free physical = 735 ; free virtual = 15903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.730 ; gain = 621.336 ; free physical = 735 ; free virtual = 15903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.730 ; gain = 621.336 ; free physical = 735 ; free virtual = 15903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.730 ; gain = 621.336 ; free physical = 739 ; free virtual = 15907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2311.730 ; gain = 621.336 ; free physical = 738 ; free virtual = 15911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.730 ; gain = 684.336 ; free physical = 646 ; free virtual = 15819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.730 ; gain = 684.336 ; free physical = 646 ; free virtual = 15819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.746 ; gain = 693.352 ; free physical = 630 ; free virtual = 15803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 481 ; free virtual = 15654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 481 ; free virtual = 15654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 481 ; free virtual = 15654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 481 ; free virtual = 15654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 481 ; free virtual = 15654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 481 ; free virtual = 15654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 481 ; free virtual = 15654
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.559 ; gain = 768.414 ; free physical = 479 ; free virtual = 15653
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.566 ; gain = 864.164 ; free physical = 479 ; free virtual = 15653
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.566 ; gain = 0.000 ; free physical = 479 ; free virtual = 15653
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.566 ; gain = 0.000 ; free physical = 637 ; free virtual = 15810
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.566 ; gain = 957.773 ; free physical = 637 ; free virtual = 15810
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1881.729; main = 1799.115; forked = 324.886
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4002.082; main = 2554.562; forked = 1557.332
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2566.434 ; gain = 11.867 ; free physical = 632 ; free virtual = 15806

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2745.387 ; gain = 178.953 ; free physical = 471 ; free virtual = 15645

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 179 ; free virtual = 15353

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 179 ; free virtual = 15353
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 179 ; free virtual = 15353

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 179 ; free virtual = 15353

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 179 ; free virtual = 15353
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 179 ; free virtual = 15353

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 178 ; free virtual = 15352
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 178 ; free virtual = 15352
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 178 ; free virtual = 15352
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 178 ; free virtual = 15352
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 178 ; free virtual = 15352
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 178 ; free virtual = 15352
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 178 ; free virtual = 15352
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 178 ; free virtual = 15352

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 178 ; free virtual = 15352
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 178 ; free virtual = 15352
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 178 ; free virtual = 15352
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 178 ; free virtual = 15352

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 179 ; free virtual = 15353

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 179 ; free virtual = 15353

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 179 ; free virtual = 15353
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 179 ; free virtual = 15353
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 178 ; free virtual = 15352
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 178 ; free virtual = 15352
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 178 ; free virtual = 15352

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.367 ; gain = 56.027 ; free physical = 178 ; free virtual = 15352

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 178 ; free virtual = 15352

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 178 ; free virtual = 15352
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 178 ; free virtual = 15352

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 176 ; free virtual = 15350

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 174 ; free virtual = 15348

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 174 ; free virtual = 15348

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 226 ; free virtual = 15400

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 228 ; free virtual = 15402

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 265 ; free virtual = 15440

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 265 ; free virtual = 15440
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 265 ; free virtual = 15439
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 265 ; free virtual = 15439

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 265 ; free virtual = 15439

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 264 ; free virtual = 15439

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 264 ; free virtual = 15439

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 264 ; free virtual = 15439

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 262 ; free virtual = 15436

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 267 ; free virtual = 15441

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 267 ; free virtual = 15441

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 267 ; free virtual = 15441

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 265 ; free virtual = 15439
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 265 ; free virtual = 15439

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 273 ; free virtual = 15447
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 273 ; free virtual = 15447
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 273 ; free virtual = 15447

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 274 ; free virtual = 15448

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 274 ; free virtual = 15448
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 274 ; free virtual = 15448

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 274 ; free virtual = 15448

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 274 ; free virtual = 15448
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 274 ; free virtual = 15448

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 274 ; free virtual = 15448

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 274 ; free virtual = 15448
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 274 ; free virtual = 15448
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 274 ; free virtual = 15448
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 274 ; free virtual = 15449

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 274 ; free virtual = 15449

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 274 ; free virtual = 15449
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 274 ; free virtual = 15449
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 274 ; free virtual = 15449

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 274 ; free virtual = 15449

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 274 ; free virtual = 15449
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 274 ; free virtual = 15449
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 274 ; free virtual = 15449

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 274 ; free virtual = 15449
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 274 ; free virtual = 15449

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 274 ; free virtual = 15449
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 274 ; free virtual = 15449

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 274 ; free virtual = 15449
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 274 ; free virtual = 15449

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 274 ; free virtual = 15449
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 274 ; free virtual = 15449

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 274 ; free virtual = 15449

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 274 ; free virtual = 15449

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 274 ; free virtual = 15449

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 274 ; free virtual = 15449

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 274 ; free virtual = 15449
Total Elapsed time in route_design: 11.22 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 274 ; free virtual = 15449
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 274 ; free virtual = 15449

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 274 ; free virtual = 15449
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:49:43 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:49:54 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 115968
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2117.801 ; gain = 427.832 ; free physical = 850 ; free virtual = 16021
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.738 ; gain = 499.770 ; free physical = 763 ; free virtual = 15936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.551 ; gain = 517.582 ; free physical = 762 ; free virtual = 15934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.551 ; gain = 517.582 ; free physical = 762 ; free virtual = 15934
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.551 ; gain = 0.000 ; free physical = 762 ; free virtual = 15934
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.301 ; gain = 0.000 ; free physical = 740 ; free virtual = 15912
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.301 ; gain = 0.000 ; free physical = 740 ; free virtual = 15912
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2302.301 ; gain = 612.332 ; free physical = 754 ; free virtual = 15926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.305 ; gain = 620.336 ; free physical = 754 ; free virtual = 15926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.305 ; gain = 620.336 ; free physical = 754 ; free virtual = 15926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.305 ; gain = 620.336 ; free physical = 752 ; free virtual = 15926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2310.305 ; gain = 620.336 ; free physical = 746 ; free virtual = 15923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.305 ; gain = 684.336 ; free physical = 662 ; free virtual = 15839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.305 ; gain = 684.336 ; free physical = 662 ; free virtual = 15839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2384.320 ; gain = 694.352 ; free physical = 654 ; free virtual = 15831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.133 ; gain = 864.164 ; free physical = 496 ; free virtual = 15671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.133 ; gain = 864.164 ; free physical = 496 ; free virtual = 15671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.133 ; gain = 864.164 ; free physical = 496 ; free virtual = 15671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.133 ; gain = 864.164 ; free physical = 496 ; free virtual = 15671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.133 ; gain = 864.164 ; free physical = 496 ; free virtual = 15671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.133 ; gain = 864.164 ; free physical = 496 ; free virtual = 15671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.133 ; gain = 864.164 ; free physical = 496 ; free virtual = 15671
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.133 ; gain = 769.414 ; free physical = 496 ; free virtual = 15671
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.141 ; gain = 864.164 ; free physical = 496 ; free virtual = 15671
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.141 ; gain = 0.000 ; free physical = 496 ; free virtual = 15671
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.141 ; gain = 0.000 ; free physical = 661 ; free virtual = 15836
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.141 ; gain = 896.859 ; free physical = 661 ; free virtual = 15836
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1873.296; main = 1798.514; forked = 324.876
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3993.660; main = 2554.137; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2571.945 ; gain = 17.805 ; free physical = 645 ; free virtual = 15820

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2744.758 ; gain = 172.812 ; free physical = 503 ; free virtual = 15681

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.695 ; gain = 0.000 ; free physical = 214 ; free virtual = 15392

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.695 ; gain = 0.000 ; free physical = 214 ; free virtual = 15392
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.695 ; gain = 0.000 ; free physical = 214 ; free virtual = 15392

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.695 ; gain = 0.000 ; free physical = 214 ; free virtual = 15392

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.695 ; gain = 0.000 ; free physical = 214 ; free virtual = 15392
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.695 ; gain = 0.000 ; free physical = 214 ; free virtual = 15392

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.695 ; gain = 0.000 ; free physical = 214 ; free virtual = 15392
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.695 ; gain = 0.000 ; free physical = 214 ; free virtual = 15392
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.695 ; gain = 0.000 ; free physical = 214 ; free virtual = 15392
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.695 ; gain = 0.000 ; free physical = 214 ; free virtual = 15392
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.711 ; gain = 32.016 ; free physical = 214 ; free virtual = 15392
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.711 ; gain = 32.016 ; free physical = 214 ; free virtual = 15392
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.711 ; gain = 32.016 ; free physical = 214 ; free virtual = 15392
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.711 ; gain = 32.016 ; free physical = 214 ; free virtual = 15392

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.711 ; gain = 0.000 ; free physical = 214 ; free virtual = 15392
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.711 ; gain = 32.016 ; free physical = 214 ; free virtual = 15392
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.711 ; gain = 32.016 ; free physical = 214 ; free virtual = 15392
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.711 ; gain = 32.016 ; free physical = 214 ; free virtual = 15392

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.711 ; gain = 0.000 ; free physical = 218 ; free virtual = 15396

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.711 ; gain = 0.000 ; free physical = 218 ; free virtual = 15396

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.711 ; gain = 0.000 ; free physical = 218 ; free virtual = 15396
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.711 ; gain = 0.000 ; free physical = 218 ; free virtual = 15396
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.711 ; gain = 0.000 ; free physical = 222 ; free virtual = 15400
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.711 ; gain = 0.000 ; free physical = 222 ; free virtual = 15400
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.711 ; gain = 0.000 ; free physical = 222 ; free virtual = 15400

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.738 ; gain = 56.027 ; free physical = 225 ; free virtual = 15402

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 225 ; free virtual = 15402

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 225 ; free virtual = 15402
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 225 ; free virtual = 15402

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 218 ; free virtual = 15395

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 218 ; free virtual = 15395

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 218 ; free virtual = 15395

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 252 ; free virtual = 15429

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 257 ; free virtual = 15434

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 269 ; free virtual = 15447

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 268 ; free virtual = 15446
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 268 ; free virtual = 15446
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 268 ; free virtual = 15446

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 268 ; free virtual = 15446

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 268 ; free virtual = 15445

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 268 ; free virtual = 15445

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 268 ; free virtual = 15445

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 266 ; free virtual = 15444

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 266 ; free virtual = 15443

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 266 ; free virtual = 15443

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 266 ; free virtual = 15443

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 265 ; free virtual = 15442
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 265 ; free virtual = 15442

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 264 ; free virtual = 15441
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 264 ; free virtual = 15441
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 264 ; free virtual = 15441

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 265 ; free virtual = 15443

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 265 ; free virtual = 15443
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 265 ; free virtual = 15443

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 265 ; free virtual = 15443

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 265 ; free virtual = 15443
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 265 ; free virtual = 15443

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 265 ; free virtual = 15443

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 265 ; free virtual = 15443
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 265 ; free virtual = 15443
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.754 ; gain = 88.043 ; free physical = 265 ; free virtual = 15443
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 281 ; free virtual = 15459

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 281 ; free virtual = 15459

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 281 ; free virtual = 15459
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 282 ; free virtual = 15460
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 282 ; free virtual = 15460

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 282 ; free virtual = 15460

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 282 ; free virtual = 15460
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 282 ; free virtual = 15460
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 282 ; free virtual = 15460

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 282 ; free virtual = 15460
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 282 ; free virtual = 15460

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 282 ; free virtual = 15460
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 282 ; free virtual = 15460

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 282 ; free virtual = 15460
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 282 ; free virtual = 15460

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 282 ; free virtual = 15460
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 282 ; free virtual = 15460

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 282 ; free virtual = 15460

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 281 ; free virtual = 15459

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 281 ; free virtual = 15459

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 281 ; free virtual = 15459

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 281 ; free virtual = 15459
Total Elapsed time in route_design: 11.39 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 281 ; free virtual = 15459
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 281 ; free virtual = 15459

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.754 ; gain = 0.000 ; free physical = 281 ; free virtual = 15459
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:50:28 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:50:39 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 120035
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.195 ; gain = 427.801 ; free physical = 887 ; free virtual = 16061
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.164 ; gain = 499.770 ; free physical = 799 ; free virtual = 15973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.977 ; gain = 517.582 ; free physical = 795 ; free virtual = 15970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.977 ; gain = 517.582 ; free physical = 795 ; free virtual = 15970
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.977 ; gain = 0.000 ; free physical = 795 ; free virtual = 15970
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.727 ; gain = 0.000 ; free physical = 781 ; free virtual = 15955
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.727 ; gain = 0.000 ; free physical = 781 ; free virtual = 15955
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.727 ; gain = 613.332 ; free physical = 785 ; free virtual = 15959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.730 ; gain = 621.336 ; free physical = 785 ; free virtual = 15959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.730 ; gain = 621.336 ; free physical = 785 ; free virtual = 15959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.730 ; gain = 621.336 ; free physical = 785 ; free virtual = 15960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2311.730 ; gain = 621.336 ; free physical = 783 ; free virtual = 15962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.730 ; gain = 684.336 ; free physical = 692 ; free virtual = 15871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.730 ; gain = 684.336 ; free physical = 692 ; free virtual = 15871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.746 ; gain = 693.352 ; free physical = 684 ; free virtual = 15863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 538 ; free virtual = 15718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 538 ; free virtual = 15718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 538 ; free virtual = 15718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 538 ; free virtual = 15718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 538 ; free virtual = 15718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 538 ; free virtual = 15718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 538 ; free virtual = 15718
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.559 ; gain = 768.414 ; free physical = 538 ; free virtual = 15718
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.566 ; gain = 864.164 ; free physical = 539 ; free virtual = 15718
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.566 ; gain = 0.000 ; free physical = 539 ; free virtual = 15718
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.566 ; gain = 0.000 ; free physical = 692 ; free virtual = 15872
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.566 ; gain = 957.773 ; free physical = 692 ; free virtual = 15872
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1889.748; main = 1798.833; forked = 324.854
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4010.086; main = 2554.562; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2566.434 ; gain = 11.867 ; free physical = 690 ; free virtual = 15870

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2745.387 ; gain = 178.953 ; free physical = 541 ; free virtual = 15721

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 243 ; free virtual = 15423

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 243 ; free virtual = 15423
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 243 ; free virtual = 15423

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 243 ; free virtual = 15423

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 243 ; free virtual = 15423
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 243 ; free virtual = 15423

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 243 ; free virtual = 15423
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 243 ; free virtual = 15423
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 243 ; free virtual = 15423
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 243 ; free virtual = 15423
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 243 ; free virtual = 15423
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 243 ; free virtual = 15423
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 243 ; free virtual = 15423
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 243 ; free virtual = 15423

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 243 ; free virtual = 15423
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 243 ; free virtual = 15423
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 243 ; free virtual = 15423
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 243 ; free virtual = 15423

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 243 ; free virtual = 15423

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 243 ; free virtual = 15423

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 243 ; free virtual = 15423
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 243 ; free virtual = 15423
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 243 ; free virtual = 15423
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 243 ; free virtual = 15423
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 243 ; free virtual = 15423

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.367 ; gain = 56.027 ; free physical = 243 ; free virtual = 15423

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 243 ; free virtual = 15423

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 243 ; free virtual = 15423
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 243 ; free virtual = 15423

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 238 ; free virtual = 15418

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 238 ; free virtual = 15419

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 238 ; free virtual = 15419

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 257 ; free virtual = 15437

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 257 ; free virtual = 15438

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 278 ; free virtual = 15458

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 277 ; free virtual = 15458
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 277 ; free virtual = 15457
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 277 ; free virtual = 15457

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 277 ; free virtual = 15457

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 277 ; free virtual = 15457

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 277 ; free virtual = 15457

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 277 ; free virtual = 15457

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 275 ; free virtual = 15455

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 282 ; free virtual = 15462

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 282 ; free virtual = 15462

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 282 ; free virtual = 15462

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 278 ; free virtual = 15458
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 278 ; free virtual = 15458

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 277 ; free virtual = 15457
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 277 ; free virtual = 15457
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 277 ; free virtual = 15457

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 275 ; free virtual = 15456

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 275 ; free virtual = 15456
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 275 ; free virtual = 15456

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 275 ; free virtual = 15456

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 275 ; free virtual = 15456
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 275 ; free virtual = 15456

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 275 ; free virtual = 15456

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 275 ; free virtual = 15456
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 275 ; free virtual = 15456
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 275 ; free virtual = 15456
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 263 ; free virtual = 15443

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 263 ; free virtual = 15443

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 263 ; free virtual = 15443
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 255 ; free virtual = 15436
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 253 ; free virtual = 15434

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 253 ; free virtual = 15434

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 253 ; free virtual = 15434
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 253 ; free virtual = 15434
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 248 ; free virtual = 15428

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 248 ; free virtual = 15428
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 248 ; free virtual = 15428

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 248 ; free virtual = 15428
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 248 ; free virtual = 15428

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 248 ; free virtual = 15428
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 248 ; free virtual = 15428

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 248 ; free virtual = 15428
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 248 ; free virtual = 15428

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 248 ; free virtual = 15428

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 248 ; free virtual = 15428

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 248 ; free virtual = 15428

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 248 ; free virtual = 15428

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 248 ; free virtual = 15428
Total Elapsed time in route_design: 11.2 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 248 ; free virtual = 15428
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 248 ; free virtual = 15428

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 248 ; free virtual = 15428
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:51:12 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:51:23 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 124086
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.195 ; gain = 427.801 ; free physical = 838 ; free virtual = 16015
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.164 ; gain = 499.770 ; free physical = 752 ; free virtual = 15929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.977 ; gain = 517.582 ; free physical = 752 ; free virtual = 15929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.977 ; gain = 517.582 ; free physical = 752 ; free virtual = 15929
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.977 ; gain = 0.000 ; free physical = 752 ; free virtual = 15929
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.727 ; gain = 0.000 ; free physical = 730 ; free virtual = 15907
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.727 ; gain = 0.000 ; free physical = 730 ; free virtual = 15907
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2302.727 ; gain = 612.332 ; free physical = 727 ; free virtual = 15904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.730 ; gain = 620.336 ; free physical = 727 ; free virtual = 15904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.730 ; gain = 620.336 ; free physical = 727 ; free virtual = 15904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.730 ; gain = 620.336 ; free physical = 727 ; free virtual = 15905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2310.730 ; gain = 620.336 ; free physical = 729 ; free virtual = 15911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.730 ; gain = 684.336 ; free physical = 647 ; free virtual = 15829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.730 ; gain = 684.336 ; free physical = 647 ; free virtual = 15829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.746 ; gain = 693.352 ; free physical = 639 ; free virtual = 15821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 533 ; free virtual = 15715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 533 ; free virtual = 15715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 533 ; free virtual = 15715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 533 ; free virtual = 15715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 533 ; free virtual = 15715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 533 ; free virtual = 15715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 533 ; free virtual = 15715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.559 ; gain = 769.414 ; free physical = 533 ; free virtual = 15715
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.566 ; gain = 864.164 ; free physical = 533 ; free virtual = 15715
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.566 ; gain = 0.000 ; free physical = 533 ; free virtual = 15715
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.566 ; gain = 0.000 ; free physical = 689 ; free virtual = 15871
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.566 ; gain = 957.773 ; free physical = 689 ; free virtual = 15871
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1888.383; main = 1798.802; forked = 324.893
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4009.086; main = 2554.562; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2563.465 ; gain = 8.898 ; free physical = 692 ; free virtual = 15874

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2744.418 ; gain = 180.953 ; free physical = 536 ; free virtual = 15718

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 237 ; free virtual = 15419

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 237 ; free virtual = 15419
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 237 ; free virtual = 15419

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 237 ; free virtual = 15419

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 237 ; free virtual = 15419
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 237 ; free virtual = 15419

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 237 ; free virtual = 15419
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 237 ; free virtual = 15419
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 237 ; free virtual = 15419
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 237 ; free virtual = 15419
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 237 ; free virtual = 15419
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 237 ; free virtual = 15419
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 237 ; free virtual = 15419
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 237 ; free virtual = 15419

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 237 ; free virtual = 15419
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 237 ; free virtual = 15419
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 237 ; free virtual = 15419
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 237 ; free virtual = 15419

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 237 ; free virtual = 15419

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 237 ; free virtual = 15419

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 237 ; free virtual = 15419
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 237 ; free virtual = 15419
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 235 ; free virtual = 15417
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 235 ; free virtual = 15417
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 235 ; free virtual = 15417

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3102.367 ; gain = 56.027 ; free physical = 235 ; free virtual = 15417

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 235 ; free virtual = 15417

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 235 ; free virtual = 15417
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 235 ; free virtual = 15417

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 232 ; free virtual = 15414

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 233 ; free virtual = 15415

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 233 ; free virtual = 15415

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 233 ; free virtual = 15415

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 237 ; free virtual = 15419

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 251 ; free virtual = 15433

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 251 ; free virtual = 15433
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 251 ; free virtual = 15433
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 251 ; free virtual = 15433

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 251 ; free virtual = 15433

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 251 ; free virtual = 15433

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 251 ; free virtual = 15433

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 251 ; free virtual = 15433

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 249 ; free virtual = 15431

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 279 ; free virtual = 15461

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 279 ; free virtual = 15461

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 279 ; free virtual = 15461

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 279 ; free virtual = 15461
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 279 ; free virtual = 15461

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 278 ; free virtual = 15460
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 278 ; free virtual = 15460
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 278 ; free virtual = 15460

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 278 ; free virtual = 15460

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 278 ; free virtual = 15460
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 278 ; free virtual = 15460

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 278 ; free virtual = 15460

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 278 ; free virtual = 15460
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 278 ; free virtual = 15460

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 278 ; free virtual = 15460

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 278 ; free virtual = 15460
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 278 ; free virtual = 15460
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 278 ; free virtual = 15460
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 275 ; free virtual = 15457

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 275 ; free virtual = 15457

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 275 ; free virtual = 15457
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 266 ; free virtual = 15448
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 266 ; free virtual = 15448

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 266 ; free virtual = 15448

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 266 ; free virtual = 15448
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 266 ; free virtual = 15448
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 260 ; free virtual = 15442

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 260 ; free virtual = 15442
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 260 ; free virtual = 15442

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 260 ; free virtual = 15442
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 260 ; free virtual = 15442

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 260 ; free virtual = 15442
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 260 ; free virtual = 15442

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 260 ; free virtual = 15442
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 260 ; free virtual = 15442

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 260 ; free virtual = 15442

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 259 ; free virtual = 15441

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 259 ; free virtual = 15441

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 259 ; free virtual = 15441

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 259 ; free virtual = 15441
Total Elapsed time in route_design: 11.18 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 259 ; free virtual = 15441
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 259 ; free virtual = 15441

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 259 ; free virtual = 15441
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:51:56 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:52:07 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 128139
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.355 ; gain = 427.832 ; free physical = 882 ; free virtual = 16059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.324 ; gain = 498.801 ; free physical = 795 ; free virtual = 15973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.137 ; gain = 516.613 ; free physical = 794 ; free virtual = 15973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.137 ; gain = 516.613 ; free physical = 794 ; free virtual = 15973
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.137 ; gain = 0.000 ; free physical = 794 ; free virtual = 15973
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.887 ; gain = 0.000 ; free physical = 775 ; free virtual = 15953
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.887 ; gain = 0.000 ; free physical = 775 ; free virtual = 15953
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.887 ; gain = 613.363 ; free physical = 771 ; free virtual = 15949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.891 ; gain = 621.367 ; free physical = 771 ; free virtual = 15949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.891 ; gain = 621.367 ; free physical = 771 ; free virtual = 15949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.891 ; gain = 621.367 ; free physical = 770 ; free virtual = 15949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2311.891 ; gain = 621.367 ; free physical = 768 ; free virtual = 15951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.891 ; gain = 684.367 ; free physical = 700 ; free virtual = 15883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.891 ; gain = 684.367 ; free physical = 700 ; free virtual = 15883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.906 ; gain = 693.383 ; free physical = 692 ; free virtual = 15875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 547 ; free virtual = 15730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 547 ; free virtual = 15730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 547 ; free virtual = 15730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 547 ; free virtual = 15730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 547 ; free virtual = 15730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 547 ; free virtual = 15730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 547 ; free virtual = 15730
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2553.719 ; gain = 766.445 ; free physical = 546 ; free virtual = 15730
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.727 ; gain = 863.195 ; free physical = 546 ; free virtual = 15730
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.727 ; gain = 0.000 ; free physical = 546 ; free virtual = 15730
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.727 ; gain = 0.000 ; free physical = 703 ; free virtual = 15887
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2553.727 ; gain = 929.734 ; free physical = 703 ; free virtual = 15887
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1891.919; main = 1799.240; forked = 324.894
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4012.246; main = 2553.723; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2574.500 ; gain = 20.773 ; free physical = 705 ; free virtual = 15889

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2744.312 ; gain = 169.812 ; free physical = 549 ; free virtual = 15733

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.219 ; gain = 0.000 ; free physical = 258 ; free virtual = 15442

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.219 ; gain = 0.000 ; free physical = 258 ; free virtual = 15442
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.219 ; gain = 0.000 ; free physical = 258 ; free virtual = 15441

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.219 ; gain = 0.000 ; free physical = 258 ; free virtual = 15441

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.219 ; gain = 0.000 ; free physical = 258 ; free virtual = 15441
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.219 ; gain = 0.000 ; free physical = 258 ; free virtual = 15441

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.219 ; gain = 0.000 ; free physical = 258 ; free virtual = 15441
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.219 ; gain = 0.000 ; free physical = 258 ; free virtual = 15441
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.219 ; gain = 0.000 ; free physical = 258 ; free virtual = 15441
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.219 ; gain = 0.000 ; free physical = 258 ; free virtual = 15441
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.234 ; gain = 32.016 ; free physical = 258 ; free virtual = 15441
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.234 ; gain = 32.016 ; free physical = 258 ; free virtual = 15441
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.234 ; gain = 32.016 ; free physical = 258 ; free virtual = 15441
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.234 ; gain = 32.016 ; free physical = 258 ; free virtual = 15441

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.234 ; gain = 0.000 ; free physical = 258 ; free virtual = 15441
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.234 ; gain = 32.016 ; free physical = 258 ; free virtual = 15441
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.234 ; gain = 32.016 ; free physical = 258 ; free virtual = 15441
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.234 ; gain = 32.016 ; free physical = 258 ; free virtual = 15441

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.234 ; gain = 0.000 ; free physical = 258 ; free virtual = 15441

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.234 ; gain = 0.000 ; free physical = 258 ; free virtual = 15441

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.234 ; gain = 0.000 ; free physical = 258 ; free virtual = 15441
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.234 ; gain = 0.000 ; free physical = 258 ; free virtual = 15441
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.234 ; gain = 0.000 ; free physical = 254 ; free virtual = 15438
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.234 ; gain = 0.000 ; free physical = 254 ; free virtual = 15438
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.234 ; gain = 0.000 ; free physical = 254 ; free virtual = 15438

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.262 ; gain = 56.027 ; free physical = 254 ; free virtual = 15438

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.277 ; gain = 88.043 ; free physical = 254 ; free virtual = 15438

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.277 ; gain = 88.043 ; free physical = 254 ; free virtual = 15438
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.277 ; gain = 88.043 ; free physical = 254 ; free virtual = 15438

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.277 ; gain = 88.043 ; free physical = 250 ; free virtual = 15434

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.277 ; gain = 88.043 ; free physical = 250 ; free virtual = 15434

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.277 ; gain = 88.043 ; free physical = 250 ; free virtual = 15434

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3142.281 ; gain = 96.047 ; free physical = 249 ; free virtual = 15433

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3142.281 ; gain = 96.047 ; free physical = 252 ; free virtual = 15436

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 269 ; free virtual = 15454

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3142.281 ; gain = 96.047 ; free physical = 269 ; free virtual = 15454
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3142.281 ; gain = 96.047 ; free physical = 268 ; free virtual = 15452
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3142.281 ; gain = 96.047 ; free physical = 268 ; free virtual = 15452

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3142.281 ; gain = 96.047 ; free physical = 268 ; free virtual = 15452

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3142.281 ; gain = 96.047 ; free physical = 267 ; free virtual = 15451

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3142.281 ; gain = 96.047 ; free physical = 267 ; free virtual = 15451

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3142.281 ; gain = 96.047 ; free physical = 267 ; free virtual = 15451

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3142.281 ; gain = 96.047 ; free physical = 267 ; free virtual = 15451

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3142.281 ; gain = 96.047 ; free physical = 269 ; free virtual = 15453

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3142.281 ; gain = 96.047 ; free physical = 269 ; free virtual = 15453

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3142.281 ; gain = 96.047 ; free physical = 269 ; free virtual = 15453

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3142.281 ; gain = 96.047 ; free physical = 267 ; free virtual = 15451
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3142.281 ; gain = 96.047 ; free physical = 267 ; free virtual = 15451

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 266 ; free virtual = 15450
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 266 ; free virtual = 15450
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3142.281 ; gain = 96.047 ; free physical = 266 ; free virtual = 15450

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.281 ; gain = 96.047 ; free physical = 265 ; free virtual = 15451

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.281 ; gain = 96.047 ; free physical = 265 ; free virtual = 15451
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.281 ; gain = 96.047 ; free physical = 265 ; free virtual = 15451

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.281 ; gain = 96.047 ; free physical = 265 ; free virtual = 15451

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.281 ; gain = 96.047 ; free physical = 265 ; free virtual = 15451
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.281 ; gain = 96.047 ; free physical = 265 ; free virtual = 15451

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 265 ; free virtual = 15451

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.281 ; gain = 96.047 ; free physical = 265 ; free virtual = 15451
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.281 ; gain = 96.047 ; free physical = 265 ; free virtual = 15451
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.281 ; gain = 96.047 ; free physical = 265 ; free virtual = 15451
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 257 ; free virtual = 15443

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 257 ; free virtual = 15443

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 257 ; free virtual = 15443
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 246 ; free virtual = 15431
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 246 ; free virtual = 15432

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 246 ; free virtual = 15432

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 246 ; free virtual = 15432
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 246 ; free virtual = 15432
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 239 ; free virtual = 15424

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 239 ; free virtual = 15424
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 239 ; free virtual = 15424

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 239 ; free virtual = 15424
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 239 ; free virtual = 15424

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 239 ; free virtual = 15424
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 239 ; free virtual = 15424

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 239 ; free virtual = 15424
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 239 ; free virtual = 15424

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 238 ; free virtual = 15424

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 238 ; free virtual = 15424

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 238 ; free virtual = 15424

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 238 ; free virtual = 15424

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 238 ; free virtual = 15424
Total Elapsed time in route_design: 11.24 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 238 ; free virtual = 15424
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 238 ; free virtual = 15424

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.281 ; gain = 0.000 ; free physical = 238 ; free virtual = 15424
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:52:41 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:52:52 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 132190
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2117.738 ; gain = 426.801 ; free physical = 833 ; free virtual = 16013
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.676 ; gain = 498.738 ; free physical = 747 ; free virtual = 15929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.488 ; gain = 516.551 ; free physical = 752 ; free virtual = 15933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.488 ; gain = 516.551 ; free physical = 752 ; free virtual = 15933
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.488 ; gain = 0.000 ; free physical = 752 ; free virtual = 15933
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.238 ; gain = 0.000 ; free physical = 740 ; free virtual = 15922
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.238 ; gain = 0.000 ; free physical = 740 ; free virtual = 15922
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.238 ; gain = 612.301 ; free physical = 744 ; free virtual = 15926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.242 ; gain = 620.305 ; free physical = 744 ; free virtual = 15926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.242 ; gain = 620.305 ; free physical = 744 ; free virtual = 15926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.242 ; gain = 620.305 ; free physical = 743 ; free virtual = 15926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2311.242 ; gain = 620.305 ; free physical = 747 ; free virtual = 15934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.242 ; gain = 683.305 ; free physical = 651 ; free virtual = 15838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.242 ; gain = 683.305 ; free physical = 651 ; free virtual = 15838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2384.258 ; gain = 693.320 ; free physical = 643 ; free virtual = 15830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.070 ; gain = 863.133 ; free physical = 523 ; free virtual = 15711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.070 ; gain = 863.133 ; free physical = 523 ; free virtual = 15711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.070 ; gain = 863.133 ; free physical = 523 ; free virtual = 15711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.070 ; gain = 863.133 ; free physical = 523 ; free virtual = 15711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.070 ; gain = 863.133 ; free physical = 523 ; free virtual = 15711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.070 ; gain = 863.133 ; free physical = 523 ; free virtual = 15711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.070 ; gain = 863.133 ; free physical = 523 ; free virtual = 15711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.070 ; gain = 767.383 ; free physical = 523 ; free virtual = 15711
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.078 ; gain = 863.133 ; free physical = 523 ; free virtual = 15711
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.078 ; gain = 0.000 ; free physical = 523 ; free virtual = 15711
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.078 ; gain = 0.000 ; free physical = 673 ; free virtual = 15860
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.078 ; gain = 894.828 ; free physical = 673 ; free virtual = 15860
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1890.227; main = 1797.408; forked = 324.889
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4011.598; main = 2554.074; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2568.914 ; gain = 14.836 ; free physical = 677 ; free virtual = 15864

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2744.867 ; gain = 175.953 ; free physical = 507 ; free virtual = 15694

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.805 ; gain = 0.000 ; free physical = 209 ; free virtual = 15396

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.805 ; gain = 0.000 ; free physical = 209 ; free virtual = 15396
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.805 ; gain = 0.000 ; free physical = 209 ; free virtual = 15396

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.805 ; gain = 0.000 ; free physical = 209 ; free virtual = 15396

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.805 ; gain = 0.000 ; free physical = 209 ; free virtual = 15396
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.805 ; gain = 0.000 ; free physical = 209 ; free virtual = 15396

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.805 ; gain = 0.000 ; free physical = 209 ; free virtual = 15396
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.805 ; gain = 0.000 ; free physical = 209 ; free virtual = 15396
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.805 ; gain = 0.000 ; free physical = 209 ; free virtual = 15396
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3014.805 ; gain = 0.000 ; free physical = 209 ; free virtual = 15396
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.820 ; gain = 32.016 ; free physical = 209 ; free virtual = 15396
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.820 ; gain = 32.016 ; free physical = 209 ; free virtual = 15396
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.820 ; gain = 32.016 ; free physical = 209 ; free virtual = 15396
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.820 ; gain = 32.016 ; free physical = 209 ; free virtual = 15396

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.820 ; gain = 0.000 ; free physical = 209 ; free virtual = 15396
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.820 ; gain = 32.016 ; free physical = 209 ; free virtual = 15396
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.820 ; gain = 32.016 ; free physical = 209 ; free virtual = 15396
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.820 ; gain = 32.016 ; free physical = 209 ; free virtual = 15396

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.820 ; gain = 0.000 ; free physical = 209 ; free virtual = 15396

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.820 ; gain = 0.000 ; free physical = 209 ; free virtual = 15396

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.820 ; gain = 0.000 ; free physical = 209 ; free virtual = 15396
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.820 ; gain = 0.000 ; free physical = 209 ; free virtual = 15396
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.820 ; gain = 0.000 ; free physical = 209 ; free virtual = 15396
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.820 ; gain = 0.000 ; free physical = 209 ; free virtual = 15396
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.820 ; gain = 0.000 ; free physical = 209 ; free virtual = 15396

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.848 ; gain = 56.027 ; free physical = 209 ; free virtual = 15396

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.863 ; gain = 88.043 ; free physical = 209 ; free virtual = 15396

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.863 ; gain = 88.043 ; free physical = 209 ; free virtual = 15396
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.863 ; gain = 88.043 ; free physical = 209 ; free virtual = 15396

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.863 ; gain = 88.043 ; free physical = 216 ; free virtual = 15404

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.863 ; gain = 88.043 ; free physical = 217 ; free virtual = 15404

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.863 ; gain = 88.043 ; free physical = 217 ; free virtual = 15404

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3142.867 ; gain = 96.047 ; free physical = 230 ; free virtual = 15418

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3142.867 ; gain = 96.047 ; free physical = 230 ; free virtual = 15418

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 257 ; free virtual = 15445

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3142.867 ; gain = 96.047 ; free physical = 257 ; free virtual = 15445
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3142.867 ; gain = 96.047 ; free physical = 256 ; free virtual = 15443
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3142.867 ; gain = 96.047 ; free physical = 256 ; free virtual = 15443

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3142.867 ; gain = 96.047 ; free physical = 256 ; free virtual = 15443

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3142.867 ; gain = 96.047 ; free physical = 255 ; free virtual = 15443

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3142.867 ; gain = 96.047 ; free physical = 255 ; free virtual = 15443

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3142.867 ; gain = 96.047 ; free physical = 255 ; free virtual = 15443

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3142.867 ; gain = 96.047 ; free physical = 256 ; free virtual = 15443

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3142.867 ; gain = 96.047 ; free physical = 259 ; free virtual = 15447

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3142.867 ; gain = 96.047 ; free physical = 260 ; free virtual = 15447

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3142.867 ; gain = 96.047 ; free physical = 260 ; free virtual = 15447

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3142.867 ; gain = 96.047 ; free physical = 256 ; free virtual = 15443
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3142.867 ; gain = 96.047 ; free physical = 256 ; free virtual = 15443

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 259 ; free virtual = 15447
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 259 ; free virtual = 15447
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3142.867 ; gain = 96.047 ; free physical = 259 ; free virtual = 15447

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.867 ; gain = 96.047 ; free physical = 256 ; free virtual = 15444

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.867 ; gain = 96.047 ; free physical = 256 ; free virtual = 15444
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.867 ; gain = 96.047 ; free physical = 256 ; free virtual = 15444

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.867 ; gain = 96.047 ; free physical = 256 ; free virtual = 15444

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.867 ; gain = 96.047 ; free physical = 256 ; free virtual = 15444
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.867 ; gain = 96.047 ; free physical = 256 ; free virtual = 15444

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 256 ; free virtual = 15444

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.867 ; gain = 96.047 ; free physical = 256 ; free virtual = 15444
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.867 ; gain = 96.047 ; free physical = 256 ; free virtual = 15444
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.867 ; gain = 96.047 ; free physical = 256 ; free virtual = 15444
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 263 ; free virtual = 15451

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 263 ; free virtual = 15451

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 263 ; free virtual = 15451
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 263 ; free virtual = 15451
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 263 ; free virtual = 15451

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 263 ; free virtual = 15451

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 263 ; free virtual = 15451
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 263 ; free virtual = 15451
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 263 ; free virtual = 15451

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 263 ; free virtual = 15451
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 263 ; free virtual = 15451

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 263 ; free virtual = 15451
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 263 ; free virtual = 15451

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 263 ; free virtual = 15451
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 263 ; free virtual = 15451

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 263 ; free virtual = 15451
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 263 ; free virtual = 15451

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 255 ; free virtual = 15443

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 255 ; free virtual = 15443

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 255 ; free virtual = 15443

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 255 ; free virtual = 15443

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 255 ; free virtual = 15443
Total Elapsed time in route_design: 11.17 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 255 ; free virtual = 15443
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 255 ; free virtual = 15443

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.867 ; gain = 0.000 ; free physical = 255 ; free virtual = 15443
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:53:25 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:53:36 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 136244
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.258 ; gain = 426.832 ; free physical = 884 ; free virtual = 16067
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.227 ; gain = 498.801 ; free physical = 792 ; free virtual = 15976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.039 ; gain = 516.613 ; free physical = 792 ; free virtual = 15976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.039 ; gain = 516.613 ; free physical = 792 ; free virtual = 15976
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.039 ; gain = 0.000 ; free physical = 792 ; free virtual = 15976
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 766 ; free virtual = 15949
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 768 ; free virtual = 15951
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.789 ; gain = 612.363 ; free physical = 771 ; free virtual = 15954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.793 ; gain = 620.367 ; free physical = 771 ; free virtual = 15954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.793 ; gain = 620.367 ; free physical = 771 ; free virtual = 15954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.793 ; gain = 620.367 ; free physical = 771 ; free virtual = 15955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2311.793 ; gain = 620.367 ; free physical = 766 ; free virtual = 15954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.793 ; gain = 683.367 ; free physical = 687 ; free virtual = 15875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.793 ; gain = 683.367 ; free physical = 687 ; free virtual = 15875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2384.816 ; gain = 693.391 ; free physical = 671 ; free virtual = 15859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.629 ; gain = 863.203 ; free physical = 534 ; free virtual = 15722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.629 ; gain = 863.203 ; free physical = 534 ; free virtual = 15722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.629 ; gain = 863.203 ; free physical = 534 ; free virtual = 15722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.629 ; gain = 863.203 ; free physical = 534 ; free virtual = 15722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.629 ; gain = 863.203 ; free physical = 534 ; free virtual = 15722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.629 ; gain = 863.203 ; free physical = 534 ; free virtual = 15722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.629 ; gain = 863.203 ; free physical = 534 ; free virtual = 15722
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.629 ; gain = 767.453 ; free physical = 534 ; free virtual = 15722
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.637 ; gain = 863.203 ; free physical = 534 ; free virtual = 15722
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.637 ; gain = 0.000 ; free physical = 534 ; free virtual = 15722
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.637 ; gain = 0.000 ; free physical = 687 ; free virtual = 15875
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.637 ; gain = 960.812 ; free physical = 687 ; free virtual = 15875
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1888.738; main = 1795.943; forked = 324.859
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4009.156; main = 2554.633; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2578.379 ; gain = 23.742 ; free physical = 682 ; free virtual = 15870

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2745.191 ; gain = 166.812 ; free physical = 534 ; free virtual = 15723

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.098 ; gain = 0.000 ; free physical = 243 ; free virtual = 15431

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.098 ; gain = 0.000 ; free physical = 243 ; free virtual = 15431
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.098 ; gain = 0.000 ; free physical = 243 ; free virtual = 15431

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.098 ; gain = 0.000 ; free physical = 243 ; free virtual = 15431

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.098 ; gain = 0.000 ; free physical = 243 ; free virtual = 15431
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.098 ; gain = 0.000 ; free physical = 243 ; free virtual = 15431

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.098 ; gain = 0.000 ; free physical = 243 ; free virtual = 15431
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.098 ; gain = 0.000 ; free physical = 243 ; free virtual = 15431
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.098 ; gain = 0.000 ; free physical = 243 ; free virtual = 15431
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.098 ; gain = 0.000 ; free physical = 243 ; free virtual = 15431
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.113 ; gain = 32.016 ; free physical = 243 ; free virtual = 15431
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.113 ; gain = 32.016 ; free physical = 243 ; free virtual = 15431
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.113 ; gain = 32.016 ; free physical = 243 ; free virtual = 15431
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.113 ; gain = 32.016 ; free physical = 243 ; free virtual = 15431

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.113 ; gain = 0.000 ; free physical = 243 ; free virtual = 15431
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.113 ; gain = 32.016 ; free physical = 243 ; free virtual = 15431
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.113 ; gain = 32.016 ; free physical = 243 ; free virtual = 15431
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.113 ; gain = 32.016 ; free physical = 243 ; free virtual = 15431

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.113 ; gain = 0.000 ; free physical = 243 ; free virtual = 15431

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.113 ; gain = 0.000 ; free physical = 243 ; free virtual = 15431

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.113 ; gain = 0.000 ; free physical = 243 ; free virtual = 15431
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.113 ; gain = 0.000 ; free physical = 243 ; free virtual = 15431
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.113 ; gain = 0.000 ; free physical = 247 ; free virtual = 15436
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.113 ; gain = 0.000 ; free physical = 247 ; free virtual = 15436
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.113 ; gain = 0.000 ; free physical = 247 ; free virtual = 15436

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3102.141 ; gain = 56.027 ; free physical = 247 ; free virtual = 15435

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 246 ; free virtual = 15435

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 246 ; free virtual = 15435
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 246 ; free virtual = 15435

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 237 ; free virtual = 15426

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 237 ; free virtual = 15426

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 237 ; free virtual = 15426

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 241 ; free virtual = 15430

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 241 ; free virtual = 15429

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 257 ; free virtual = 15446

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 257 ; free virtual = 15446
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 257 ; free virtual = 15446
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 257 ; free virtual = 15446

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 257 ; free virtual = 15446

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 257 ; free virtual = 15446

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 257 ; free virtual = 15446

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 257 ; free virtual = 15446

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 256 ; free virtual = 15445

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 248 ; free virtual = 15437

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 248 ; free virtual = 15437

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 248 ; free virtual = 15437

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 251 ; free virtual = 15440
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 251 ; free virtual = 15440

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 255 ; free virtual = 15443
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 255 ; free virtual = 15443
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 255 ; free virtual = 15443

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 254 ; free virtual = 15442

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 254 ; free virtual = 15442
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 254 ; free virtual = 15442

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 254 ; free virtual = 15442

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 254 ; free virtual = 15442
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 254 ; free virtual = 15442

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 254 ; free virtual = 15442

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 254 ; free virtual = 15442
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 254 ; free virtual = 15442
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.156 ; gain = 88.043 ; free physical = 254 ; free virtual = 15442
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 246 ; free virtual = 15437

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 246 ; free virtual = 15437

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 246 ; free virtual = 15437
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 238 ; free virtual = 15429
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 238 ; free virtual = 15429

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 238 ; free virtual = 15429

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 238 ; free virtual = 15429
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 238 ; free virtual = 15429
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 238 ; free virtual = 15429

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 238 ; free virtual = 15429
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 238 ; free virtual = 15429

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 238 ; free virtual = 15429
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 238 ; free virtual = 15429

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 238 ; free virtual = 15429
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 238 ; free virtual = 15429

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 238 ; free virtual = 15429
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 238 ; free virtual = 15429

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 238 ; free virtual = 15429

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 238 ; free virtual = 15429

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 238 ; free virtual = 15429

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 238 ; free virtual = 15429

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 238 ; free virtual = 15429
Total Elapsed time in route_design: 11.22 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 238 ; free virtual = 15429
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 238 ; free virtual = 15429

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.156 ; gain = 0.000 ; free physical = 238 ; free virtual = 15429
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:54:09 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:54:20 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 140300
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.195 ; gain = 427.801 ; free physical = 803 ; free virtual = 15990
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.164 ; gain = 499.770 ; free physical = 718 ; free virtual = 15906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.977 ; gain = 517.582 ; free physical = 714 ; free virtual = 15902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.977 ; gain = 517.582 ; free physical = 714 ; free virtual = 15902
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.977 ; gain = 0.000 ; free physical = 714 ; free virtual = 15902
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.727 ; gain = 0.000 ; free physical = 693 ; free virtual = 15881
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.727 ; gain = 0.000 ; free physical = 693 ; free virtual = 15881
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.727 ; gain = 614.332 ; free physical = 701 ; free virtual = 15891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.730 ; gain = 622.336 ; free physical = 701 ; free virtual = 15891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.730 ; gain = 622.336 ; free physical = 701 ; free virtual = 15891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.730 ; gain = 622.336 ; free physical = 699 ; free virtual = 15889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.730 ; gain = 622.336 ; free physical = 700 ; free virtual = 15895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.730 ; gain = 684.336 ; free physical = 605 ; free virtual = 15799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.730 ; gain = 684.336 ; free physical = 605 ; free virtual = 15799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.746 ; gain = 693.352 ; free physical = 597 ; free virtual = 15791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 452 ; free virtual = 15647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 452 ; free virtual = 15647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 452 ; free virtual = 15647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 452 ; free virtual = 15647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 452 ; free virtual = 15647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 452 ; free virtual = 15647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 452 ; free virtual = 15647
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.559 ; gain = 767.414 ; free physical = 452 ; free virtual = 15647
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.566 ; gain = 864.164 ; free physical = 453 ; free virtual = 15647
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.566 ; gain = 0.000 ; free physical = 454 ; free virtual = 15649
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.566 ; gain = 0.000 ; free physical = 618 ; free virtual = 15813
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.566 ; gain = 957.773 ; free physical = 618 ; free virtual = 15813
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1893.070; main = 1798.779; forked = 324.859
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4014.086; main = 2554.562; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2572.371 ; gain = 17.805 ; free physical = 612 ; free virtual = 15807

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2745.184 ; gain = 172.812 ; free physical = 470 ; free virtual = 15665

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.121 ; gain = 0.000 ; free physical = 171 ; free virtual = 15366

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.121 ; gain = 0.000 ; free physical = 171 ; free virtual = 15366
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.121 ; gain = 0.000 ; free physical = 171 ; free virtual = 15366

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.121 ; gain = 0.000 ; free physical = 172 ; free virtual = 15367

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.121 ; gain = 0.000 ; free physical = 172 ; free virtual = 15367
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.121 ; gain = 0.000 ; free physical = 172 ; free virtual = 15367

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.121 ; gain = 0.000 ; free physical = 172 ; free virtual = 15367
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.121 ; gain = 0.000 ; free physical = 172 ; free virtual = 15367
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.121 ; gain = 0.000 ; free physical = 172 ; free virtual = 15367
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.121 ; gain = 0.000 ; free physical = 172 ; free virtual = 15367
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.137 ; gain = 32.016 ; free physical = 172 ; free virtual = 15367
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.137 ; gain = 32.016 ; free physical = 172 ; free virtual = 15367
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.137 ; gain = 32.016 ; free physical = 172 ; free virtual = 15367
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.137 ; gain = 32.016 ; free physical = 172 ; free virtual = 15367

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.137 ; gain = 0.000 ; free physical = 172 ; free virtual = 15367
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.137 ; gain = 32.016 ; free physical = 172 ; free virtual = 15367
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.137 ; gain = 32.016 ; free physical = 172 ; free virtual = 15367
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.137 ; gain = 32.016 ; free physical = 172 ; free virtual = 15367

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.137 ; gain = 0.000 ; free physical = 172 ; free virtual = 15367

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.137 ; gain = 0.000 ; free physical = 172 ; free virtual = 15367

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.137 ; gain = 0.000 ; free physical = 172 ; free virtual = 15367
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.137 ; gain = 0.000 ; free physical = 172 ; free virtual = 15367
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.137 ; gain = 0.000 ; free physical = 171 ; free virtual = 15366
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.137 ; gain = 0.000 ; free physical = 171 ; free virtual = 15366
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.137 ; gain = 0.000 ; free physical = 171 ; free virtual = 15366

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3102.164 ; gain = 56.027 ; free physical = 170 ; free virtual = 15365

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 170 ; free virtual = 15365

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 170 ; free virtual = 15365
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 170 ; free virtual = 15365

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 166 ; free virtual = 15360

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 176 ; free virtual = 15370

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 176 ; free virtual = 15370

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 198 ; free virtual = 15393

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 200 ; free virtual = 15395

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 211 ; free virtual = 15406

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 211 ; free virtual = 15406
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 211 ; free virtual = 15406
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 211 ; free virtual = 15406

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 211 ; free virtual = 15406

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 210 ; free virtual = 15404

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 210 ; free virtual = 15404

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 210 ; free virtual = 15404

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 211 ; free virtual = 15406

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 216 ; free virtual = 15411

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 216 ; free virtual = 15411

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 216 ; free virtual = 15411

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 215 ; free virtual = 15410
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 215 ; free virtual = 15410

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 214 ; free virtual = 15409
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 214 ; free virtual = 15409
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 214 ; free virtual = 15409

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 214 ; free virtual = 15408

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 214 ; free virtual = 15408
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 214 ; free virtual = 15408

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 214 ; free virtual = 15408

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 214 ; free virtual = 15408
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 214 ; free virtual = 15408

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 214 ; free virtual = 15408

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 214 ; free virtual = 15408
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 214 ; free virtual = 15408
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.180 ; gain = 88.043 ; free physical = 214 ; free virtual = 15408
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 227 ; free virtual = 15423

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 227 ; free virtual = 15423

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 227 ; free virtual = 15423
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 211 ; free virtual = 15406
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 211 ; free virtual = 15406

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 211 ; free virtual = 15406

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 211 ; free virtual = 15406
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 211 ; free virtual = 15406
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 211 ; free virtual = 15406

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 204 ; free virtual = 15399
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 204 ; free virtual = 15399

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 204 ; free virtual = 15399
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 204 ; free virtual = 15399

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 204 ; free virtual = 15399
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 204 ; free virtual = 15399

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 204 ; free virtual = 15399
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 204 ; free virtual = 15399

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 203 ; free virtual = 15399

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 203 ; free virtual = 15399

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 203 ; free virtual = 15399

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 203 ; free virtual = 15399

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 203 ; free virtual = 15399
Total Elapsed time in route_design: 11.03 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 205 ; free virtual = 15401
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 205 ; free virtual = 15401

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.180 ; gain = 0.000 ; free physical = 205 ; free virtual = 15401
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:54:53 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:55:04 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 144351
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.352 ; gain = 427.832 ; free physical = 802 ; free virtual = 15993
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.289 ; gain = 498.770 ; free physical = 715 ; free virtual = 15908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.102 ; gain = 516.582 ; free physical = 714 ; free virtual = 15907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.102 ; gain = 516.582 ; free physical = 714 ; free virtual = 15907
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.102 ; gain = 0.000 ; free physical = 713 ; free virtual = 15906
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.852 ; gain = 0.000 ; free physical = 694 ; free virtual = 15886
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.852 ; gain = 0.000 ; free physical = 694 ; free virtual = 15886
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2302.852 ; gain = 612.332 ; free physical = 695 ; free virtual = 15887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.855 ; gain = 620.336 ; free physical = 695 ; free virtual = 15887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.855 ; gain = 620.336 ; free physical = 695 ; free virtual = 15887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.855 ; gain = 620.336 ; free physical = 695 ; free virtual = 15888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2310.855 ; gain = 620.336 ; free physical = 706 ; free virtual = 15904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.855 ; gain = 684.336 ; free physical = 612 ; free virtual = 15809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.855 ; gain = 684.336 ; free physical = 612 ; free virtual = 15809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.871 ; gain = 693.352 ; free physical = 604 ; free virtual = 15801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.684 ; gain = 863.164 ; free physical = 460 ; free virtual = 15658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.684 ; gain = 863.164 ; free physical = 460 ; free virtual = 15658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.684 ; gain = 863.164 ; free physical = 460 ; free virtual = 15658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.684 ; gain = 863.164 ; free physical = 460 ; free virtual = 15658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.684 ; gain = 863.164 ; free physical = 460 ; free virtual = 15658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.684 ; gain = 863.164 ; free physical = 460 ; free virtual = 15658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.684 ; gain = 863.164 ; free physical = 460 ; free virtual = 15658
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2553.684 ; gain = 767.414 ; free physical = 460 ; free virtual = 15658
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.691 ; gain = 863.164 ; free physical = 460 ; free virtual = 15658
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.691 ; gain = 0.000 ; free physical = 460 ; free virtual = 15658
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.691 ; gain = 0.000 ; free physical = 619 ; free virtual = 15816
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2553.691 ; gain = 928.703 ; free physical = 620 ; free virtual = 15818
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1893.000; main = 1798.265; forked = 324.878
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4013.211; main = 2553.688; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2565.559 ; gain = 11.867 ; free physical = 618 ; free virtual = 15815

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2743.512 ; gain = 177.953 ; free physical = 461 ; free virtual = 15658

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.418 ; gain = 0.000 ; free physical = 166 ; free virtual = 15364

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.418 ; gain = 0.000 ; free physical = 166 ; free virtual = 15364
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.418 ; gain = 0.000 ; free physical = 166 ; free virtual = 15364

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.418 ; gain = 0.000 ; free physical = 166 ; free virtual = 15364

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.418 ; gain = 0.000 ; free physical = 166 ; free virtual = 15364
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.418 ; gain = 0.000 ; free physical = 166 ; free virtual = 15364

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.418 ; gain = 0.000 ; free physical = 166 ; free virtual = 15364
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.418 ; gain = 0.000 ; free physical = 166 ; free virtual = 15364
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.418 ; gain = 0.000 ; free physical = 166 ; free virtual = 15364
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.418 ; gain = 0.000 ; free physical = 166 ; free virtual = 15364
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.434 ; gain = 32.016 ; free physical = 166 ; free virtual = 15364
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.434 ; gain = 32.016 ; free physical = 166 ; free virtual = 15364
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.434 ; gain = 32.016 ; free physical = 166 ; free virtual = 15364
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.434 ; gain = 32.016 ; free physical = 166 ; free virtual = 15364

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.434 ; gain = 0.000 ; free physical = 166 ; free virtual = 15364
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.434 ; gain = 32.016 ; free physical = 166 ; free virtual = 15364
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.434 ; gain = 32.016 ; free physical = 166 ; free virtual = 15364
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.434 ; gain = 32.016 ; free physical = 166 ; free virtual = 15364

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.434 ; gain = 0.000 ; free physical = 166 ; free virtual = 15364

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.434 ; gain = 0.000 ; free physical = 166 ; free virtual = 15364

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.434 ; gain = 0.000 ; free physical = 166 ; free virtual = 15364
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.434 ; gain = 0.000 ; free physical = 166 ; free virtual = 15364
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.434 ; gain = 0.000 ; free physical = 164 ; free virtual = 15362
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.434 ; gain = 0.000 ; free physical = 164 ; free virtual = 15362
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.434 ; gain = 0.000 ; free physical = 164 ; free virtual = 15362

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.461 ; gain = 56.027 ; free physical = 164 ; free virtual = 15362

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.477 ; gain = 88.043 ; free physical = 164 ; free virtual = 15362

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.477 ; gain = 88.043 ; free physical = 165 ; free virtual = 15363
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.477 ; gain = 88.043 ; free physical = 165 ; free virtual = 15363

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.477 ; gain = 88.043 ; free physical = 163 ; free virtual = 15361

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.477 ; gain = 88.043 ; free physical = 164 ; free virtual = 15362

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.477 ; gain = 88.043 ; free physical = 164 ; free virtual = 15362

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3142.480 ; gain = 96.047 ; free physical = 178 ; free virtual = 15376

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3142.480 ; gain = 96.047 ; free physical = 180 ; free virtual = 15378

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 218 ; free virtual = 15416

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3142.480 ; gain = 96.047 ; free physical = 218 ; free virtual = 15416
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3142.480 ; gain = 96.047 ; free physical = 218 ; free virtual = 15416
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3142.480 ; gain = 96.047 ; free physical = 218 ; free virtual = 15416

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3142.480 ; gain = 96.047 ; free physical = 218 ; free virtual = 15416

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3142.480 ; gain = 96.047 ; free physical = 218 ; free virtual = 15416

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3142.480 ; gain = 96.047 ; free physical = 218 ; free virtual = 15416

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3142.480 ; gain = 96.047 ; free physical = 218 ; free virtual = 15416

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3142.480 ; gain = 96.047 ; free physical = 225 ; free virtual = 15423

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3142.480 ; gain = 96.047 ; free physical = 266 ; free virtual = 15464

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3142.480 ; gain = 96.047 ; free physical = 266 ; free virtual = 15464

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3142.480 ; gain = 96.047 ; free physical = 266 ; free virtual = 15464

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3142.480 ; gain = 96.047 ; free physical = 265 ; free virtual = 15463
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3142.480 ; gain = 96.047 ; free physical = 264 ; free virtual = 15462

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 263 ; free virtual = 15461
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 263 ; free virtual = 15461
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3142.480 ; gain = 96.047 ; free physical = 263 ; free virtual = 15461

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.480 ; gain = 96.047 ; free physical = 259 ; free virtual = 15457

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.480 ; gain = 96.047 ; free physical = 259 ; free virtual = 15457
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.480 ; gain = 96.047 ; free physical = 259 ; free virtual = 15457

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.480 ; gain = 96.047 ; free physical = 259 ; free virtual = 15457

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.480 ; gain = 96.047 ; free physical = 259 ; free virtual = 15457
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.480 ; gain = 96.047 ; free physical = 259 ; free virtual = 15457

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 259 ; free virtual = 15457

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.480 ; gain = 96.047 ; free physical = 259 ; free virtual = 15457
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.480 ; gain = 96.047 ; free physical = 259 ; free virtual = 15457
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.480 ; gain = 96.047 ; free physical = 259 ; free virtual = 15457
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 263 ; free virtual = 15463

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 263 ; free virtual = 15463

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 263 ; free virtual = 15463
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 262 ; free virtual = 15462
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 262 ; free virtual = 15462

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 262 ; free virtual = 15462

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 262 ; free virtual = 15462
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 262 ; free virtual = 15462
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 258 ; free virtual = 15458

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 258 ; free virtual = 15458
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 258 ; free virtual = 15458

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 258 ; free virtual = 15458
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 258 ; free virtual = 15458

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 258 ; free virtual = 15458
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 258 ; free virtual = 15458

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 258 ; free virtual = 15458
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 258 ; free virtual = 15458

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 258 ; free virtual = 15458

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 258 ; free virtual = 15458

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 258 ; free virtual = 15458

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 258 ; free virtual = 15458

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 258 ; free virtual = 15458
Total Elapsed time in route_design: 11.11 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 258 ; free virtual = 15458
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 258 ; free virtual = 15458

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.480 ; gain = 0.000 ; free physical = 258 ; free virtual = 15458
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:55:37 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:55:48 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 148400
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.211 ; gain = 424.828 ; free physical = 801 ; free virtual = 15996
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.148 ; gain = 496.766 ; free physical = 709 ; free virtual = 15904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.961 ; gain = 514.578 ; free physical = 709 ; free virtual = 15904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.961 ; gain = 514.578 ; free physical = 709 ; free virtual = 15904
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.961 ; gain = 0.000 ; free physical = 707 ; free virtual = 15902
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2301.711 ; gain = 0.000 ; free physical = 684 ; free virtual = 15880
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2301.711 ; gain = 0.000 ; free physical = 684 ; free virtual = 15880
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2301.711 ; gain = 608.328 ; free physical = 691 ; free virtual = 15886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.715 ; gain = 616.332 ; free physical = 691 ; free virtual = 15886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.715 ; gain = 616.332 ; free physical = 691 ; free virtual = 15886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.715 ; gain = 616.332 ; free physical = 691 ; free virtual = 15888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2309.715 ; gain = 616.332 ; free physical = 692 ; free virtual = 15893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.715 ; gain = 681.332 ; free physical = 610 ; free virtual = 15810
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.715 ; gain = 681.332 ; free physical = 610 ; free virtual = 15810
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.730 ; gain = 690.348 ; free physical = 602 ; free virtual = 15802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.543 ; gain = 861.160 ; free physical = 461 ; free virtual = 15662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.543 ; gain = 861.160 ; free physical = 461 ; free virtual = 15662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.543 ; gain = 861.160 ; free physical = 461 ; free virtual = 15662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.543 ; gain = 861.160 ; free physical = 461 ; free virtual = 15662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.543 ; gain = 861.160 ; free physical = 461 ; free virtual = 15662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.543 ; gain = 861.160 ; free physical = 461 ; free virtual = 15662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.543 ; gain = 861.160 ; free physical = 461 ; free virtual = 15662
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.543 ; gain = 767.410 ; free physical = 461 ; free virtual = 15662
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.551 ; gain = 861.160 ; free physical = 461 ; free virtual = 15662
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.551 ; gain = 0.000 ; free physical = 461 ; free virtual = 15662
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.551 ; gain = 0.000 ; free physical = 618 ; free virtual = 15819
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.551 ; gain = 861.172 ; free physical = 618 ; free virtual = 15819
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1890.644; main = 1798.416; forked = 324.886
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4011.070; main = 2554.547; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2572.355 ; gain = 17.805 ; free physical = 613 ; free virtual = 15814

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2744.168 ; gain = 171.812 ; free physical = 454 ; free virtual = 15657

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.074 ; gain = 0.000 ; free physical = 164 ; free virtual = 15367

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.074 ; gain = 0.000 ; free physical = 164 ; free virtual = 15367
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.074 ; gain = 0.000 ; free physical = 164 ; free virtual = 15367

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.074 ; gain = 0.000 ; free physical = 164 ; free virtual = 15367

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.074 ; gain = 0.000 ; free physical = 164 ; free virtual = 15367
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.074 ; gain = 0.000 ; free physical = 164 ; free virtual = 15367

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.074 ; gain = 0.000 ; free physical = 164 ; free virtual = 15367
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.074 ; gain = 0.000 ; free physical = 164 ; free virtual = 15367
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.074 ; gain = 0.000 ; free physical = 164 ; free virtual = 15367
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.074 ; gain = 0.000 ; free physical = 164 ; free virtual = 15367
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.090 ; gain = 32.016 ; free physical = 164 ; free virtual = 15367
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.090 ; gain = 32.016 ; free physical = 164 ; free virtual = 15367
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.090 ; gain = 32.016 ; free physical = 164 ; free virtual = 15367
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.090 ; gain = 32.016 ; free physical = 164 ; free virtual = 15367

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.090 ; gain = 0.000 ; free physical = 164 ; free virtual = 15367
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.090 ; gain = 32.016 ; free physical = 164 ; free virtual = 15367
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.090 ; gain = 32.016 ; free physical = 164 ; free virtual = 15367
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.090 ; gain = 32.016 ; free physical = 164 ; free virtual = 15367

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.090 ; gain = 0.000 ; free physical = 168 ; free virtual = 15371

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.090 ; gain = 0.000 ; free physical = 168 ; free virtual = 15371

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.090 ; gain = 0.000 ; free physical = 168 ; free virtual = 15371
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.090 ; gain = 0.000 ; free physical = 168 ; free virtual = 15371
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.090 ; gain = 0.000 ; free physical = 165 ; free virtual = 15368
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.090 ; gain = 0.000 ; free physical = 165 ; free virtual = 15368
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.090 ; gain = 0.000 ; free physical = 165 ; free virtual = 15368

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3102.117 ; gain = 56.027 ; free physical = 165 ; free virtual = 15368

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 165 ; free virtual = 15368

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 165 ; free virtual = 15368
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 165 ; free virtual = 15368

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 161 ; free virtual = 15364

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 164 ; free virtual = 15367

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 164 ; free virtual = 15367

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 168 ; free virtual = 15371

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 170 ; free virtual = 15373

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 180 ; free virtual = 15383

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 180 ; free virtual = 15383
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 180 ; free virtual = 15383
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 180 ; free virtual = 15383

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 180 ; free virtual = 15383

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 179 ; free virtual = 15382

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 179 ; free virtual = 15382

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 179 ; free virtual = 15382

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 179 ; free virtual = 15382

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 181 ; free virtual = 15384

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 181 ; free virtual = 15384

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 181 ; free virtual = 15384

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 178 ; free virtual = 15381
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 178 ; free virtual = 15381

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 178 ; free virtual = 15381
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 178 ; free virtual = 15381
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 178 ; free virtual = 15381

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 181 ; free virtual = 15384

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 181 ; free virtual = 15384
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 181 ; free virtual = 15384

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 181 ; free virtual = 15384

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 181 ; free virtual = 15384
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 181 ; free virtual = 15384

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 181 ; free virtual = 15384

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 181 ; free virtual = 15384
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 181 ; free virtual = 15384
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.133 ; gain = 88.043 ; free physical = 181 ; free virtual = 15384
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 172 ; free virtual = 15375

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 172 ; free virtual = 15375

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 172 ; free virtual = 15375
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 161 ; free virtual = 15364
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 214 ; free virtual = 15381

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 232 ; free virtual = 15399

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 325 ; free virtual = 15414
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 325 ; free virtual = 15414
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 318 ; free virtual = 15407

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 318 ; free virtual = 15407
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 318 ; free virtual = 15407

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 318 ; free virtual = 15407
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 318 ; free virtual = 15407

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 318 ; free virtual = 15407
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 318 ; free virtual = 15407

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 318 ; free virtual = 15407
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 318 ; free virtual = 15407

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 317 ; free virtual = 15407

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 317 ; free virtual = 15406

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 317 ; free virtual = 15406

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 317 ; free virtual = 15406

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 317 ; free virtual = 15406
Total Elapsed time in route_design: 11.15 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 317 ; free virtual = 15406
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 317 ; free virtual = 15406

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.133 ; gain = 0.000 ; free physical = 317 ; free virtual = 15406
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:56:22 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:56:33 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 152452
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.199 ; gain = 427.801 ; free physical = 976 ; free virtual = 16062
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.168 ; gain = 499.770 ; free physical = 904 ; free virtual = 15991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.980 ; gain = 517.582 ; free physical = 900 ; free virtual = 15987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.980 ; gain = 517.582 ; free physical = 900 ; free virtual = 15987
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.980 ; gain = 0.000 ; free physical = 900 ; free virtual = 15987
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.730 ; gain = 0.000 ; free physical = 878 ; free virtual = 15965
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.730 ; gain = 0.000 ; free physical = 878 ; free virtual = 15965
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2302.730 ; gain = 612.332 ; free physical = 876 ; free virtual = 15962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.734 ; gain = 620.336 ; free physical = 876 ; free virtual = 15963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.734 ; gain = 620.336 ; free physical = 876 ; free virtual = 15963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.734 ; gain = 620.336 ; free physical = 876 ; free virtual = 15964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2310.734 ; gain = 620.336 ; free physical = 875 ; free virtual = 15967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.734 ; gain = 684.336 ; free physical = 785 ; free virtual = 15877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.734 ; gain = 684.336 ; free physical = 785 ; free virtual = 15877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.750 ; gain = 693.352 ; free physical = 777 ; free virtual = 15869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.562 ; gain = 864.164 ; free physical = 627 ; free virtual = 15719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.562 ; gain = 864.164 ; free physical = 627 ; free virtual = 15719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.562 ; gain = 864.164 ; free physical = 627 ; free virtual = 15719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.562 ; gain = 864.164 ; free physical = 627 ; free virtual = 15719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.562 ; gain = 864.164 ; free physical = 627 ; free virtual = 15719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.562 ; gain = 864.164 ; free physical = 627 ; free virtual = 15719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.562 ; gain = 864.164 ; free physical = 627 ; free virtual = 15719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.562 ; gain = 769.414 ; free physical = 627 ; free virtual = 15719
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.570 ; gain = 864.164 ; free physical = 627 ; free virtual = 15719
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.570 ; gain = 0.000 ; free physical = 627 ; free virtual = 15719
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.570 ; gain = 0.000 ; free physical = 771 ; free virtual = 15863
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.570 ; gain = 957.773 ; free physical = 771 ; free virtual = 15863
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1888.696; main = 1797.903; forked = 324.884
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4009.090; main = 2554.566; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2569.406 ; gain = 14.836 ; free physical = 767 ; free virtual = 15860

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2744.359 ; gain = 174.953 ; free physical = 631 ; free virtual = 15724

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15426

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15426
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15426

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15426

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15426
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15426

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15426
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15426
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15426
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15426
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.312 ; gain = 32.016 ; free physical = 334 ; free virtual = 15426
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.312 ; gain = 32.016 ; free physical = 334 ; free virtual = 15426
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.312 ; gain = 32.016 ; free physical = 334 ; free virtual = 15426
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.312 ; gain = 32.016 ; free physical = 334 ; free virtual = 15426

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.312 ; gain = 0.000 ; free physical = 334 ; free virtual = 15426
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.312 ; gain = 32.016 ; free physical = 334 ; free virtual = 15426
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.312 ; gain = 32.016 ; free physical = 334 ; free virtual = 15426
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.312 ; gain = 32.016 ; free physical = 334 ; free virtual = 15426

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.312 ; gain = 0.000 ; free physical = 338 ; free virtual = 15430

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.312 ; gain = 0.000 ; free physical = 338 ; free virtual = 15430

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.312 ; gain = 0.000 ; free physical = 338 ; free virtual = 15430
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.312 ; gain = 0.000 ; free physical = 338 ; free virtual = 15430
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.312 ; gain = 0.000 ; free physical = 339 ; free virtual = 15431
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.312 ; gain = 0.000 ; free physical = 339 ; free virtual = 15431
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.312 ; gain = 0.000 ; free physical = 339 ; free virtual = 15431

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3102.340 ; gain = 56.027 ; free physical = 339 ; free virtual = 15431

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 339 ; free virtual = 15432

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 339 ; free virtual = 15432
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 339 ; free virtual = 15432

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 339 ; free virtual = 15431

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 339 ; free virtual = 15431

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 339 ; free virtual = 15431

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 361 ; free virtual = 15453

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 361 ; free virtual = 15453

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 375 ; free virtual = 15467

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 375 ; free virtual = 15467
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 375 ; free virtual = 15467
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 375 ; free virtual = 15467

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 375 ; free virtual = 15467

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 375 ; free virtual = 15467

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 375 ; free virtual = 15467

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 375 ; free virtual = 15467

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 374 ; free virtual = 15467

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 379 ; free virtual = 15471

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 379 ; free virtual = 15471

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 379 ; free virtual = 15471

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 377 ; free virtual = 15469
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 377 ; free virtual = 15469

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 378 ; free virtual = 15470
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 378 ; free virtual = 15470
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 378 ; free virtual = 15470

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 380 ; free virtual = 15472

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 380 ; free virtual = 15472
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 380 ; free virtual = 15472

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 380 ; free virtual = 15472

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 380 ; free virtual = 15472
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 380 ; free virtual = 15472

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 380 ; free virtual = 15472

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 380 ; free virtual = 15472
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 380 ; free virtual = 15472
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.355 ; gain = 88.043 ; free physical = 380 ; free virtual = 15472
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 386 ; free virtual = 15479

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 386 ; free virtual = 15479

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 386 ; free virtual = 15479
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 386 ; free virtual = 15479
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 386 ; free virtual = 15479

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 386 ; free virtual = 15479

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 386 ; free virtual = 15479
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 386 ; free virtual = 15479
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 386 ; free virtual = 15479

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 386 ; free virtual = 15479
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 386 ; free virtual = 15479

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 386 ; free virtual = 15479
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 386 ; free virtual = 15479

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 386 ; free virtual = 15479
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 386 ; free virtual = 15479

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 386 ; free virtual = 15479
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 386 ; free virtual = 15479

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 386 ; free virtual = 15479

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 386 ; free virtual = 15479

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 386 ; free virtual = 15479

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 386 ; free virtual = 15479

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 386 ; free virtual = 15479
Total Elapsed time in route_design: 11.14 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 386 ; free virtual = 15479
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 386 ; free virtual = 15479

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.355 ; gain = 0.000 ; free physical = 386 ; free virtual = 15479
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:57:06 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:57:17 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 156506
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.230 ; gain = 426.801 ; free physical = 1000 ; free virtual = 16087
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.199 ; gain = 498.770 ; free physical = 908 ; free virtual = 15996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.012 ; gain = 516.582 ; free physical = 907 ; free virtual = 15995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.012 ; gain = 516.582 ; free physical = 907 ; free virtual = 15995
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.012 ; gain = 0.000 ; free physical = 907 ; free virtual = 15995
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.762 ; gain = 0.000 ; free physical = 882 ; free virtual = 15970
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.762 ; gain = 0.000 ; free physical = 882 ; free virtual = 15970
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.762 ; gain = 612.332 ; free physical = 893 ; free virtual = 15981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.766 ; gain = 620.336 ; free physical = 893 ; free virtual = 15981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.766 ; gain = 620.336 ; free physical = 893 ; free virtual = 15981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.766 ; gain = 620.336 ; free physical = 893 ; free virtual = 15982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2311.766 ; gain = 620.336 ; free physical = 894 ; free virtual = 15987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.766 ; gain = 683.336 ; free physical = 806 ; free virtual = 15899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.766 ; gain = 683.336 ; free physical = 806 ; free virtual = 15899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2384.789 ; gain = 693.359 ; free physical = 798 ; free virtual = 15891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.602 ; gain = 863.172 ; free physical = 660 ; free virtual = 15753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.602 ; gain = 863.172 ; free physical = 660 ; free virtual = 15753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.602 ; gain = 863.172 ; free physical = 660 ; free virtual = 15753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.602 ; gain = 863.172 ; free physical = 660 ; free virtual = 15753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.602 ; gain = 863.172 ; free physical = 660 ; free virtual = 15753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.602 ; gain = 863.172 ; free physical = 660 ; free virtual = 15753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.602 ; gain = 863.172 ; free physical = 660 ; free virtual = 15753
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.602 ; gain = 767.422 ; free physical = 660 ; free virtual = 15753
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.609 ; gain = 863.172 ; free physical = 660 ; free virtual = 15753
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.609 ; gain = 0.000 ; free physical = 660 ; free virtual = 15753
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.609 ; gain = 0.000 ; free physical = 798 ; free virtual = 15891
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.609 ; gain = 960.781 ; free physical = 799 ; free virtual = 15892
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1888.657; main = 1797.783; forked = 324.901
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4009.129; main = 2554.605; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2572.414 ; gain = 17.805 ; free physical = 791 ; free virtual = 15884

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2745.367 ; gain = 172.953 ; free physical = 643 ; free virtual = 15736

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.305 ; gain = 0.000 ; free physical = 362 ; free virtual = 15455

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.305 ; gain = 0.000 ; free physical = 362 ; free virtual = 15455
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.305 ; gain = 0.000 ; free physical = 362 ; free virtual = 15455

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.305 ; gain = 0.000 ; free physical = 362 ; free virtual = 15455

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.305 ; gain = 0.000 ; free physical = 362 ; free virtual = 15455
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.305 ; gain = 0.000 ; free physical = 362 ; free virtual = 15455

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.305 ; gain = 0.000 ; free physical = 362 ; free virtual = 15455
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.305 ; gain = 0.000 ; free physical = 362 ; free virtual = 15455
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.305 ; gain = 0.000 ; free physical = 362 ; free virtual = 15455
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.305 ; gain = 0.000 ; free physical = 362 ; free virtual = 15455
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.320 ; gain = 32.016 ; free physical = 362 ; free virtual = 15455
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.320 ; gain = 32.016 ; free physical = 362 ; free virtual = 15455
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.320 ; gain = 32.016 ; free physical = 362 ; free virtual = 15455
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.320 ; gain = 32.016 ; free physical = 362 ; free virtual = 15455

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.320 ; gain = 0.000 ; free physical = 362 ; free virtual = 15455
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.320 ; gain = 32.016 ; free physical = 362 ; free virtual = 15455
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.320 ; gain = 32.016 ; free physical = 362 ; free virtual = 15455
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.320 ; gain = 32.016 ; free physical = 362 ; free virtual = 15455

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.320 ; gain = 0.000 ; free physical = 362 ; free virtual = 15455

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.320 ; gain = 0.000 ; free physical = 362 ; free virtual = 15455

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.320 ; gain = 0.000 ; free physical = 362 ; free virtual = 15455
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.320 ; gain = 0.000 ; free physical = 362 ; free virtual = 15455
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.320 ; gain = 0.000 ; free physical = 364 ; free virtual = 15458
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.320 ; gain = 0.000 ; free physical = 364 ; free virtual = 15458
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.320 ; gain = 0.000 ; free physical = 364 ; free virtual = 15458

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.348 ; gain = 56.027 ; free physical = 364 ; free virtual = 15458

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 358 ; free virtual = 15451

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 358 ; free virtual = 15451
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 358 ; free virtual = 15451

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 356 ; free virtual = 15449

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 357 ; free virtual = 15450

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 357 ; free virtual = 15450

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 378 ; free virtual = 15471

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 378 ; free virtual = 15471

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 400 ; free virtual = 15493

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 400 ; free virtual = 15493
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 400 ; free virtual = 15493
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 400 ; free virtual = 15493

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 400 ; free virtual = 15493

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 399 ; free virtual = 15493

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 399 ; free virtual = 15493

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 399 ; free virtual = 15493

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 399 ; free virtual = 15492

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 400 ; free virtual = 15493

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 400 ; free virtual = 15493

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 400 ; free virtual = 15493

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 397 ; free virtual = 15490
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 397 ; free virtual = 15490

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 397 ; free virtual = 15491
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 397 ; free virtual = 15490
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 397 ; free virtual = 15490

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 393 ; free virtual = 15486

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 393 ; free virtual = 15486
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 393 ; free virtual = 15486

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 393 ; free virtual = 15486

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 393 ; free virtual = 15486
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 393 ; free virtual = 15486

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 393 ; free virtual = 15486

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 393 ; free virtual = 15486
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 393 ; free virtual = 15486
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 393 ; free virtual = 15486
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 396 ; free virtual = 15491

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 396 ; free virtual = 15491

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 396 ; free virtual = 15491
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 393 ; free virtual = 15488
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 393 ; free virtual = 15488

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 393 ; free virtual = 15488

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 393 ; free virtual = 15488
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 393 ; free virtual = 15488
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 392 ; free virtual = 15487

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 392 ; free virtual = 15487
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 392 ; free virtual = 15487

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 392 ; free virtual = 15487
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 392 ; free virtual = 15487

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 392 ; free virtual = 15487
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 392 ; free virtual = 15487

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 392 ; free virtual = 15487
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 392 ; free virtual = 15487

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 392 ; free virtual = 15487

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 392 ; free virtual = 15487

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 392 ; free virtual = 15487

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 392 ; free virtual = 15487

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 392 ; free virtual = 15487
Total Elapsed time in route_design: 11.05 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 392 ; free virtual = 15487
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 392 ; free virtual = 15487

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 392 ; free virtual = 15487
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:57:50 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:58:01 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 160559
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.355 ; gain = 427.832 ; free physical = 977 ; free virtual = 16067
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.324 ; gain = 498.801 ; free physical = 882 ; free virtual = 15973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.137 ; gain = 516.613 ; free physical = 882 ; free virtual = 15973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.137 ; gain = 516.613 ; free physical = 882 ; free virtual = 15973
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.137 ; gain = 0.000 ; free physical = 882 ; free virtual = 15973
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.887 ; gain = 0.000 ; free physical = 852 ; free virtual = 15943
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2304.887 ; gain = 0.000 ; free physical = 852 ; free virtual = 15943
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.887 ; gain = 614.363 ; free physical = 862 ; free virtual = 15954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.891 ; gain = 622.367 ; free physical = 862 ; free virtual = 15954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.891 ; gain = 622.367 ; free physical = 862 ; free virtual = 15954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.891 ; gain = 622.367 ; free physical = 862 ; free virtual = 15954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.891 ; gain = 622.367 ; free physical = 857 ; free virtual = 15954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.891 ; gain = 684.367 ; free physical = 802 ; free virtual = 15900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.891 ; gain = 684.367 ; free physical = 795 ; free virtual = 15892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.906 ; gain = 693.383 ; free physical = 787 ; free virtual = 15884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 658 ; free virtual = 15756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 658 ; free virtual = 15756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 658 ; free virtual = 15756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 658 ; free virtual = 15756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 658 ; free virtual = 15756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 658 ; free virtual = 15756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 658 ; free virtual = 15756
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2553.719 ; gain = 765.445 ; free physical = 658 ; free virtual = 15756
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.727 ; gain = 863.195 ; free physical = 660 ; free virtual = 15758
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.727 ; gain = 0.000 ; free physical = 659 ; free virtual = 15757
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.727 ; gain = 0.000 ; free physical = 810 ; free virtual = 15908
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2553.727 ; gain = 928.734 ; free physical = 810 ; free virtual = 15908
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1892.940; main = 1798.330; forked = 324.868
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4014.246; main = 2553.723; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2568.562 ; gain = 14.836 ; free physical = 802 ; free virtual = 15900

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2744.516 ; gain = 175.953 ; free physical = 658 ; free virtual = 15756

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 369 ; free virtual = 15467

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 369 ; free virtual = 15467
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 369 ; free virtual = 15467

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 369 ; free virtual = 15467

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 369 ; free virtual = 15467
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 369 ; free virtual = 15467

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 369 ; free virtual = 15467
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 369 ; free virtual = 15467
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 369 ; free virtual = 15467
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 369 ; free virtual = 15467
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.469 ; gain = 32.016 ; free physical = 369 ; free virtual = 15467
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.469 ; gain = 32.016 ; free physical = 369 ; free virtual = 15467
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.469 ; gain = 32.016 ; free physical = 369 ; free virtual = 15467
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.469 ; gain = 32.016 ; free physical = 369 ; free virtual = 15467

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.469 ; gain = 0.000 ; free physical = 369 ; free virtual = 15467
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.469 ; gain = 32.016 ; free physical = 369 ; free virtual = 15467
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.469 ; gain = 32.016 ; free physical = 369 ; free virtual = 15467
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.469 ; gain = 32.016 ; free physical = 369 ; free virtual = 15467

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.469 ; gain = 0.000 ; free physical = 369 ; free virtual = 15467

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.469 ; gain = 0.000 ; free physical = 369 ; free virtual = 15467

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.469 ; gain = 0.000 ; free physical = 369 ; free virtual = 15467
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.469 ; gain = 0.000 ; free physical = 369 ; free virtual = 15467
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.469 ; gain = 0.000 ; free physical = 370 ; free virtual = 15468
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.469 ; gain = 0.000 ; free physical = 370 ; free virtual = 15468
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.469 ; gain = 0.000 ; free physical = 370 ; free virtual = 15468

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.496 ; gain = 56.027 ; free physical = 370 ; free virtual = 15468

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 370 ; free virtual = 15468

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 370 ; free virtual = 15468
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 370 ; free virtual = 15468

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 366 ; free virtual = 15464

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 366 ; free virtual = 15463

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 366 ; free virtual = 15463

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 379 ; free virtual = 15477

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 385 ; free virtual = 15482

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 391 ; free virtual = 15489

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 391 ; free virtual = 15489
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 391 ; free virtual = 15489
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 391 ; free virtual = 15489

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 391 ; free virtual = 15489

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 390 ; free virtual = 15488

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 390 ; free virtual = 15488

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 390 ; free virtual = 15488

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 391 ; free virtual = 15489

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 389 ; free virtual = 15487

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 389 ; free virtual = 15487

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 388 ; free virtual = 15486

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 386 ; free virtual = 15484
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 386 ; free virtual = 15484

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 383 ; free virtual = 15481
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 383 ; free virtual = 15481
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 383 ; free virtual = 15481

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 380 ; free virtual = 15478

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 380 ; free virtual = 15478
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 380 ; free virtual = 15478

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 380 ; free virtual = 15478

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 380 ; free virtual = 15478
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 380 ; free virtual = 15478

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 380 ; free virtual = 15478

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 380 ; free virtual = 15478
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 380 ; free virtual = 15478
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 380 ; free virtual = 15478
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 377 ; free virtual = 15475

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 377 ; free virtual = 15475

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 377 ; free virtual = 15475
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 377 ; free virtual = 15475
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 377 ; free virtual = 15475

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 377 ; free virtual = 15475

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 377 ; free virtual = 15475
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 377 ; free virtual = 15475
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 378 ; free virtual = 15476

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 377 ; free virtual = 15475
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 377 ; free virtual = 15475

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 377 ; free virtual = 15475
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 377 ; free virtual = 15475

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 377 ; free virtual = 15475
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 377 ; free virtual = 15475

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 377 ; free virtual = 15475
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 377 ; free virtual = 15475

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 377 ; free virtual = 15475

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 377 ; free virtual = 15475

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 377 ; free virtual = 15475

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 377 ; free virtual = 15475

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 377 ; free virtual = 15475
Total Elapsed time in route_design: 11.32 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 377 ; free virtual = 15475
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 377 ; free virtual = 15475

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.512 ; gain = 0.000 ; free physical = 377 ; free virtual = 15475
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:58:34 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:58:45 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 164608
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.258 ; gain = 426.832 ; free physical = 998 ; free virtual = 16091
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.227 ; gain = 498.801 ; free physical = 910 ; free virtual = 16004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.039 ; gain = 516.613 ; free physical = 906 ; free virtual = 16000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.039 ; gain = 516.613 ; free physical = 906 ; free virtual = 16000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.039 ; gain = 0.000 ; free physical = 906 ; free virtual = 16000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 883 ; free virtual = 15977
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 883 ; free virtual = 15977
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.789 ; gain = 612.363 ; free physical = 882 ; free virtual = 15975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.793 ; gain = 620.367 ; free physical = 882 ; free virtual = 15975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.793 ; gain = 620.367 ; free physical = 882 ; free virtual = 15975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.793 ; gain = 620.367 ; free physical = 882 ; free virtual = 15976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2311.793 ; gain = 620.367 ; free physical = 883 ; free virtual = 15981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.793 ; gain = 683.367 ; free physical = 794 ; free virtual = 15892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.793 ; gain = 683.367 ; free physical = 794 ; free virtual = 15892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.809 ; gain = 692.383 ; free physical = 786 ; free virtual = 15884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.621 ; gain = 863.195 ; free physical = 655 ; free virtual = 15754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.621 ; gain = 863.195 ; free physical = 655 ; free virtual = 15754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.621 ; gain = 863.195 ; free physical = 655 ; free virtual = 15754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.621 ; gain = 863.195 ; free physical = 655 ; free virtual = 15754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.621 ; gain = 863.195 ; free physical = 655 ; free virtual = 15754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.621 ; gain = 863.195 ; free physical = 655 ; free virtual = 15754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.621 ; gain = 863.195 ; free physical = 655 ; free virtual = 15754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.621 ; gain = 767.445 ; free physical = 655 ; free virtual = 15754
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.629 ; gain = 863.195 ; free physical = 655 ; free virtual = 15754
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.629 ; gain = 0.000 ; free physical = 655 ; free virtual = 15754
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.629 ; gain = 0.000 ; free physical = 798 ; free virtual = 15897
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.629 ; gain = 960.805 ; free physical = 798 ; free virtual = 15897
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1892.985; main = 1798.697; forked = 324.896
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4014.148; main = 2554.625; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2572.434 ; gain = 17.805 ; free physical = 776 ; free virtual = 15874

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2744.387 ; gain = 171.953 ; free physical = 626 ; free virtual = 15724

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 339 ; free virtual = 15438

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 339 ; free virtual = 15438
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 339 ; free virtual = 15438

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 339 ; free virtual = 15438

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 339 ; free virtual = 15438
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 339 ; free virtual = 15438

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 339 ; free virtual = 15438
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 339 ; free virtual = 15438
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 339 ; free virtual = 15438
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 339 ; free virtual = 15438
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 339 ; free virtual = 15438
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 339 ; free virtual = 15438
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 339 ; free virtual = 15438
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 339 ; free virtual = 15438

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 339 ; free virtual = 15438
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 339 ; free virtual = 15438
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 339 ; free virtual = 15438
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 339 ; free virtual = 15438

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 339 ; free virtual = 15438

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 339 ; free virtual = 15438

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 339 ; free virtual = 15438
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 339 ; free virtual = 15438
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 345 ; free virtual = 15444
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 345 ; free virtual = 15444
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 345 ; free virtual = 15444

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.367 ; gain = 56.027 ; free physical = 345 ; free virtual = 15444

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 346 ; free virtual = 15445

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 346 ; free virtual = 15445
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 346 ; free virtual = 15445

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 334 ; free virtual = 15433

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 334 ; free virtual = 15433

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 334 ; free virtual = 15433

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 363 ; free virtual = 15462

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 368 ; free virtual = 15467

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 382 ; free virtual = 15481

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 382 ; free virtual = 15481
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 382 ; free virtual = 15481
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 382 ; free virtual = 15481

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 382 ; free virtual = 15481

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 381 ; free virtual = 15480

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 381 ; free virtual = 15480

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 381 ; free virtual = 15480

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 382 ; free virtual = 15481

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 385 ; free virtual = 15484

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 385 ; free virtual = 15484

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 385 ; free virtual = 15484

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 384 ; free virtual = 15483
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 384 ; free virtual = 15483

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 383 ; free virtual = 15482
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 383 ; free virtual = 15482
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 383 ; free virtual = 15482

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 385 ; free virtual = 15484

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 385 ; free virtual = 15484
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 385 ; free virtual = 15484

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 385 ; free virtual = 15484

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 385 ; free virtual = 15484
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 385 ; free virtual = 15484

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 385 ; free virtual = 15484

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 385 ; free virtual = 15484
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 385 ; free virtual = 15484
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 385 ; free virtual = 15484
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15472

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15472

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15472
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 361 ; free virtual = 15460
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 360 ; free virtual = 15460

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 360 ; free virtual = 15460

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 360 ; free virtual = 15460
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 360 ; free virtual = 15460
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 360 ; free virtual = 15460

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 360 ; free virtual = 15460
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 360 ; free virtual = 15460

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 360 ; free virtual = 15460
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 360 ; free virtual = 15460

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 360 ; free virtual = 15460
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 360 ; free virtual = 15460

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 360 ; free virtual = 15460
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 360 ; free virtual = 15460

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 360 ; free virtual = 15459

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 360 ; free virtual = 15459

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 360 ; free virtual = 15459

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 360 ; free virtual = 15459

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 360 ; free virtual = 15459
Total Elapsed time in route_design: 11.26 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 360 ; free virtual = 15459
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 360 ; free virtual = 15459

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 360 ; free virtual = 15459
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 01:59:19 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 01:59:30 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 168658
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.227 ; gain = 426.801 ; free physical = 1001 ; free virtual = 16095
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.195 ; gain = 498.770 ; free physical = 927 ; free virtual = 16022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.008 ; gain = 516.582 ; free physical = 923 ; free virtual = 16018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.008 ; gain = 516.582 ; free physical = 923 ; free virtual = 16018
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.008 ; gain = 0.000 ; free physical = 923 ; free virtual = 16018
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.758 ; gain = 0.000 ; free physical = 893 ; free virtual = 15987
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.758 ; gain = 0.000 ; free physical = 893 ; free virtual = 15987
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2302.758 ; gain = 611.332 ; free physical = 896 ; free virtual = 15991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.762 ; gain = 619.336 ; free physical = 896 ; free virtual = 15991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.762 ; gain = 619.336 ; free physical = 896 ; free virtual = 15991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.762 ; gain = 619.336 ; free physical = 896 ; free virtual = 15992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2310.762 ; gain = 619.336 ; free physical = 893 ; free virtual = 15992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.762 ; gain = 683.336 ; free physical = 818 ; free virtual = 15918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.762 ; gain = 683.336 ; free physical = 818 ; free virtual = 15918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.777 ; gain = 692.352 ; free physical = 803 ; free virtual = 15902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.590 ; gain = 863.164 ; free physical = 665 ; free virtual = 15764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.590 ; gain = 863.164 ; free physical = 665 ; free virtual = 15764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.590 ; gain = 863.164 ; free physical = 665 ; free virtual = 15764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.590 ; gain = 863.164 ; free physical = 665 ; free virtual = 15764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.590 ; gain = 863.164 ; free physical = 665 ; free virtual = 15764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.590 ; gain = 863.164 ; free physical = 665 ; free virtual = 15764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.590 ; gain = 863.164 ; free physical = 665 ; free virtual = 15764
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.590 ; gain = 768.414 ; free physical = 665 ; free virtual = 15764
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.598 ; gain = 863.164 ; free physical = 666 ; free virtual = 15766
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.598 ; gain = 0.000 ; free physical = 665 ; free virtual = 15765
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.598 ; gain = 0.000 ; free physical = 802 ; free virtual = 15901
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.598 ; gain = 960.773 ; free physical = 802 ; free virtual = 15901
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1890.762; main = 1799.415; forked = 324.923
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4011.117; main = 2554.594; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2569.434 ; gain = 14.836 ; free physical = 799 ; free virtual = 15899

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2744.387 ; gain = 174.953 ; free physical = 645 ; free virtual = 15745

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 362 ; free virtual = 15462

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 362 ; free virtual = 15462
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 362 ; free virtual = 15462

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 362 ; free virtual = 15462

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 362 ; free virtual = 15462
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 362 ; free virtual = 15462

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 362 ; free virtual = 15462
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 362 ; free virtual = 15462
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 362 ; free virtual = 15462
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 362 ; free virtual = 15462
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 362 ; free virtual = 15462
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 362 ; free virtual = 15462
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 362 ; free virtual = 15462
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 362 ; free virtual = 15462

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 362 ; free virtual = 15462
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 362 ; free virtual = 15462
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 362 ; free virtual = 15462
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 362 ; free virtual = 15462

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 362 ; free virtual = 15462

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 362 ; free virtual = 15462

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 362 ; free virtual = 15462
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 362 ; free virtual = 15462
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 362 ; free virtual = 15462
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 362 ; free virtual = 15462
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 362 ; free virtual = 15462

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3102.367 ; gain = 56.027 ; free physical = 361 ; free virtual = 15461

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 362 ; free virtual = 15462

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 362 ; free virtual = 15462
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 362 ; free virtual = 15462

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 352 ; free virtual = 15452

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 352 ; free virtual = 15451

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 352 ; free virtual = 15451

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 359 ; free virtual = 15459

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 359 ; free virtual = 15459

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 370 ; free virtual = 15470

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 370 ; free virtual = 15470
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 370 ; free virtual = 15470
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 370 ; free virtual = 15470

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 370 ; free virtual = 15470

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 370 ; free virtual = 15470

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 370 ; free virtual = 15470

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 370 ; free virtual = 15470

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 369 ; free virtual = 15469

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 378 ; free virtual = 15478

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 378 ; free virtual = 15478

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 378 ; free virtual = 15478

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 377 ; free virtual = 15477
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 377 ; free virtual = 15477

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 380 ; free virtual = 15480
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 380 ; free virtual = 15480
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 380 ; free virtual = 15480

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 378 ; free virtual = 15478

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 378 ; free virtual = 15478
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 378 ; free virtual = 15478

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 378 ; free virtual = 15478

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 378 ; free virtual = 15478
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 378 ; free virtual = 15478

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 378 ; free virtual = 15478

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 378 ; free virtual = 15478
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 378 ; free virtual = 15478
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.387 ; gain = 96.047 ; free physical = 378 ; free virtual = 15478
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 376 ; free virtual = 15477

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 376 ; free virtual = 15477

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 376 ; free virtual = 15477
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 368 ; free virtual = 15469
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 368 ; free virtual = 15469

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 368 ; free virtual = 15469

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 368 ; free virtual = 15469
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 368 ; free virtual = 15469
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 369 ; free virtual = 15470

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 369 ; free virtual = 15470
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 369 ; free virtual = 15470

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 369 ; free virtual = 15470
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 369 ; free virtual = 15470

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 369 ; free virtual = 15470
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 369 ; free virtual = 15470

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 369 ; free virtual = 15470
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 369 ; free virtual = 15470

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 369 ; free virtual = 15470

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 369 ; free virtual = 15470

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 369 ; free virtual = 15470

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 369 ; free virtual = 15470

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 369 ; free virtual = 15470
Total Elapsed time in route_design: 11.11 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 369 ; free virtual = 15470
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 369 ; free virtual = 15470

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.387 ; gain = 0.000 ; free physical = 370 ; free virtual = 15470
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 02:00:03 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 02:00:14 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 172710
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.258 ; gain = 426.832 ; free physical = 957 ; free virtual = 16054
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.227 ; gain = 498.801 ; free physical = 864 ; free virtual = 15962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.039 ; gain = 516.613 ; free physical = 864 ; free virtual = 15962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.039 ; gain = 516.613 ; free physical = 864 ; free virtual = 15962
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.039 ; gain = 0.000 ; free physical = 864 ; free virtual = 15962
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 849 ; free virtual = 15947
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 849 ; free virtual = 15947
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.789 ; gain = 612.363 ; free physical = 860 ; free virtual = 15957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.793 ; gain = 620.367 ; free physical = 860 ; free virtual = 15957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.793 ; gain = 620.367 ; free physical = 860 ; free virtual = 15957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.793 ; gain = 620.367 ; free physical = 860 ; free virtual = 15958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2311.793 ; gain = 620.367 ; free physical = 860 ; free virtual = 15962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.793 ; gain = 683.367 ; free physical = 786 ; free virtual = 15888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.793 ; gain = 683.367 ; free physical = 786 ; free virtual = 15888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.809 ; gain = 692.383 ; free physical = 778 ; free virtual = 15881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.621 ; gain = 863.195 ; free physical = 638 ; free virtual = 15740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.621 ; gain = 863.195 ; free physical = 638 ; free virtual = 15740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.621 ; gain = 863.195 ; free physical = 637 ; free virtual = 15740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.621 ; gain = 863.195 ; free physical = 637 ; free virtual = 15740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.621 ; gain = 863.195 ; free physical = 637 ; free virtual = 15740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.621 ; gain = 863.195 ; free physical = 637 ; free virtual = 15740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.621 ; gain = 863.195 ; free physical = 637 ; free virtual = 15740
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.621 ; gain = 767.445 ; free physical = 637 ; free virtual = 15740
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.629 ; gain = 863.195 ; free physical = 638 ; free virtual = 15740
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.629 ; gain = 0.000 ; free physical = 638 ; free virtual = 15740
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.629 ; gain = 0.000 ; free physical = 771 ; free virtual = 15874
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.629 ; gain = 960.805 ; free physical = 771 ; free virtual = 15874
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1889.873; main = 1797.795; forked = 324.906
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4010.148; main = 2554.625; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2569.465 ; gain = 14.836 ; free physical = 767 ; free virtual = 15870

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2744.418 ; gain = 174.953 ; free physical = 620 ; free virtual = 15723

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 329 ; free virtual = 15432

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 329 ; free virtual = 15432
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 329 ; free virtual = 15432

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 329 ; free virtual = 15432

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 329 ; free virtual = 15432
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 329 ; free virtual = 15432

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 329 ; free virtual = 15432
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 329 ; free virtual = 15432
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 329 ; free virtual = 15432
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.324 ; gain = 0.000 ; free physical = 329 ; free virtual = 15432
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 329 ; free virtual = 15432
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 329 ; free virtual = 15432
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 329 ; free virtual = 15432
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 329 ; free virtual = 15432

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 329 ; free virtual = 15432
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 329 ; free virtual = 15432
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 329 ; free virtual = 15432
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.340 ; gain = 32.016 ; free physical = 329 ; free virtual = 15432

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 329 ; free virtual = 15432

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 329 ; free virtual = 15432

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 329 ; free virtual = 15432
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 329 ; free virtual = 15432
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 332 ; free virtual = 15436
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 332 ; free virtual = 15436
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.340 ; gain = 0.000 ; free physical = 332 ; free virtual = 15436

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.367 ; gain = 56.027 ; free physical = 332 ; free virtual = 15436

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 332 ; free virtual = 15436

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 332 ; free virtual = 15435
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 332 ; free virtual = 15435

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 328 ; free virtual = 15431

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 333 ; free virtual = 15436

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 333 ; free virtual = 15436

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 335 ; free virtual = 15438

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 339 ; free virtual = 15442

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 354 ; free virtual = 15457

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 354 ; free virtual = 15457
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 353 ; free virtual = 15456
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 353 ; free virtual = 15456

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 353 ; free virtual = 15456

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 353 ; free virtual = 15456

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 353 ; free virtual = 15456

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 353 ; free virtual = 15456

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 353 ; free virtual = 15456

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 372 ; free virtual = 15475

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 372 ; free virtual = 15475

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 372 ; free virtual = 15475

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 370 ; free virtual = 15473
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 370 ; free virtual = 15473

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 369 ; free virtual = 15472
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 369 ; free virtual = 15472
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 369 ; free virtual = 15472

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 368 ; free virtual = 15471

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 368 ; free virtual = 15471
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 368 ; free virtual = 15471

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 368 ; free virtual = 15471

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 368 ; free virtual = 15471
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 368 ; free virtual = 15471

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 368 ; free virtual = 15471

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 368 ; free virtual = 15471
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 368 ; free virtual = 15471
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.383 ; gain = 88.043 ; free physical = 368 ; free virtual = 15471
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15477

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15477

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15477
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15476

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15476

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15476
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15476
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15476

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15476
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15476

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15476
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15476

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15476
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15476

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15476
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15476

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15476

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15476

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15476

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15476

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15476
Total Elapsed time in route_design: 11.08 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15476
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15476

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.383 ; gain = 0.000 ; free physical = 372 ; free virtual = 15476
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 02:00:47 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 02:00:58 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 176762
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.242 ; gain = 427.828 ; free physical = 934 ; free virtual = 16033
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.211 ; gain = 499.797 ; free physical = 861 ; free virtual = 15961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.023 ; gain = 517.609 ; free physical = 858 ; free virtual = 15958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.023 ; gain = 517.609 ; free physical = 858 ; free virtual = 15958
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.023 ; gain = 0.000 ; free physical = 858 ; free virtual = 15958
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.773 ; gain = 0.000 ; free physical = 840 ; free virtual = 15940
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.773 ; gain = 0.000 ; free physical = 840 ; free virtual = 15940
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2302.773 ; gain = 612.359 ; free physical = 838 ; free virtual = 15937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.777 ; gain = 620.363 ; free physical = 838 ; free virtual = 15937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.777 ; gain = 620.363 ; free physical = 838 ; free virtual = 15937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.777 ; gain = 620.363 ; free physical = 838 ; free virtual = 15938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2310.777 ; gain = 620.363 ; free physical = 838 ; free virtual = 15943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.777 ; gain = 684.363 ; free physical = 756 ; free virtual = 15861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.777 ; gain = 684.363 ; free physical = 756 ; free virtual = 15861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.793 ; gain = 693.379 ; free physical = 748 ; free virtual = 15853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.605 ; gain = 864.191 ; free physical = 604 ; free virtual = 15709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.605 ; gain = 864.191 ; free physical = 604 ; free virtual = 15709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.605 ; gain = 864.191 ; free physical = 604 ; free virtual = 15709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.605 ; gain = 864.191 ; free physical = 604 ; free virtual = 15709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.605 ; gain = 864.191 ; free physical = 604 ; free virtual = 15709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.605 ; gain = 864.191 ; free physical = 604 ; free virtual = 15709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.605 ; gain = 864.191 ; free physical = 604 ; free virtual = 15709
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.605 ; gain = 769.441 ; free physical = 604 ; free virtual = 15709
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.613 ; gain = 864.191 ; free physical = 604 ; free virtual = 15709
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.613 ; gain = 0.000 ; free physical = 604 ; free virtual = 15709
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.613 ; gain = 0.000 ; free physical = 719 ; free virtual = 15823
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.613 ; gain = 864.203 ; free physical = 719 ; free virtual = 15823
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1888.839; main = 1805.002; forked = 324.876
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4009.133; main = 2554.609; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2572.418 ; gain = 17.805 ; free physical = 716 ; free virtual = 15821

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2743.230 ; gain = 170.812 ; free physical = 636 ; free virtual = 15741

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.137 ; gain = 0.000 ; free physical = 364 ; free virtual = 15468

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.137 ; gain = 0.000 ; free physical = 363 ; free virtual = 15468
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.137 ; gain = 0.000 ; free physical = 363 ; free virtual = 15468

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.137 ; gain = 0.000 ; free physical = 363 ; free virtual = 15468

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.137 ; gain = 0.000 ; free physical = 363 ; free virtual = 15468
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.137 ; gain = 0.000 ; free physical = 363 ; free virtual = 15468

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.137 ; gain = 0.000 ; free physical = 363 ; free virtual = 15468
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.137 ; gain = 0.000 ; free physical = 363 ; free virtual = 15468
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.137 ; gain = 0.000 ; free physical = 363 ; free virtual = 15468
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.137 ; gain = 0.000 ; free physical = 363 ; free virtual = 15468
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.152 ; gain = 32.016 ; free physical = 363 ; free virtual = 15468
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.152 ; gain = 32.016 ; free physical = 363 ; free virtual = 15468
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.152 ; gain = 32.016 ; free physical = 363 ; free virtual = 15468
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.152 ; gain = 32.016 ; free physical = 363 ; free virtual = 15468

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.152 ; gain = 0.000 ; free physical = 363 ; free virtual = 15468
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.152 ; gain = 32.016 ; free physical = 363 ; free virtual = 15468
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.152 ; gain = 32.016 ; free physical = 363 ; free virtual = 15468
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.152 ; gain = 32.016 ; free physical = 363 ; free virtual = 15468

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.152 ; gain = 0.000 ; free physical = 363 ; free virtual = 15468

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.152 ; gain = 0.000 ; free physical = 363 ; free virtual = 15468

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.152 ; gain = 0.000 ; free physical = 363 ; free virtual = 15468
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.152 ; gain = 0.000 ; free physical = 363 ; free virtual = 15468
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.152 ; gain = 0.000 ; free physical = 353 ; free virtual = 15458
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.152 ; gain = 0.000 ; free physical = 353 ; free virtual = 15458
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.152 ; gain = 0.000 ; free physical = 353 ; free virtual = 15458

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.180 ; gain = 56.027 ; free physical = 353 ; free virtual = 15457

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.195 ; gain = 88.043 ; free physical = 353 ; free virtual = 15457

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.195 ; gain = 88.043 ; free physical = 353 ; free virtual = 15458
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.195 ; gain = 88.043 ; free physical = 353 ; free virtual = 15458

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.195 ; gain = 88.043 ; free physical = 352 ; free virtual = 15456

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3134.195 ; gain = 88.043 ; free physical = 356 ; free virtual = 15461

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3134.195 ; gain = 88.043 ; free physical = 356 ; free virtual = 15461

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3142.199 ; gain = 96.047 ; free physical = 362 ; free virtual = 15467

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3142.199 ; gain = 96.047 ; free physical = 369 ; free virtual = 15474

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 387 ; free virtual = 15491

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3142.199 ; gain = 96.047 ; free physical = 387 ; free virtual = 15491
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3142.199 ; gain = 96.047 ; free physical = 386 ; free virtual = 15491
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3142.199 ; gain = 96.047 ; free physical = 386 ; free virtual = 15491

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3142.199 ; gain = 96.047 ; free physical = 386 ; free virtual = 15491

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3142.199 ; gain = 96.047 ; free physical = 386 ; free virtual = 15491

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3142.199 ; gain = 96.047 ; free physical = 386 ; free virtual = 15491

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3142.199 ; gain = 96.047 ; free physical = 386 ; free virtual = 15491

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3142.199 ; gain = 96.047 ; free physical = 385 ; free virtual = 15489

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3142.199 ; gain = 96.047 ; free physical = 382 ; free virtual = 15487

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3142.199 ; gain = 96.047 ; free physical = 382 ; free virtual = 15487

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3142.199 ; gain = 96.047 ; free physical = 382 ; free virtual = 15487

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3142.199 ; gain = 96.047 ; free physical = 380 ; free virtual = 15485
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3142.199 ; gain = 96.047 ; free physical = 380 ; free virtual = 15485

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 380 ; free virtual = 15484
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 380 ; free virtual = 15484
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3142.199 ; gain = 96.047 ; free physical = 380 ; free virtual = 15484

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.199 ; gain = 96.047 ; free physical = 380 ; free virtual = 15484

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.199 ; gain = 96.047 ; free physical = 380 ; free virtual = 15484
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.199 ; gain = 96.047 ; free physical = 380 ; free virtual = 15484

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.199 ; gain = 96.047 ; free physical = 380 ; free virtual = 15484

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.199 ; gain = 96.047 ; free physical = 380 ; free virtual = 15484
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.199 ; gain = 96.047 ; free physical = 380 ; free virtual = 15484

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 380 ; free virtual = 15484

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.199 ; gain = 96.047 ; free physical = 380 ; free virtual = 15484
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.199 ; gain = 96.047 ; free physical = 380 ; free virtual = 15484
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.199 ; gain = 96.047 ; free physical = 380 ; free virtual = 15484
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 383 ; free virtual = 15487

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 383 ; free virtual = 15487

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 383 ; free virtual = 15487
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 383 ; free virtual = 15487
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 383 ; free virtual = 15487

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 383 ; free virtual = 15487

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 383 ; free virtual = 15487
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 383 ; free virtual = 15487
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 383 ; free virtual = 15487

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 383 ; free virtual = 15487
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 383 ; free virtual = 15487

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 383 ; free virtual = 15487
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 383 ; free virtual = 15487

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 383 ; free virtual = 15487
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 383 ; free virtual = 15487

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 383 ; free virtual = 15487
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 383 ; free virtual = 15487

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 383 ; free virtual = 15487

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 383 ; free virtual = 15487

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 383 ; free virtual = 15487

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 383 ; free virtual = 15487

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 383 ; free virtual = 15487
Total Elapsed time in route_design: 11.13 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 383 ; free virtual = 15487
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 383 ; free virtual = 15487

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.199 ; gain = 0.000 ; free physical = 383 ; free virtual = 15487
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 02:01:31 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 02:01:42 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 180814
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2117.770 ; gain = 424.832 ; free physical = 1001 ; free virtual = 16100
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.738 ; gain = 496.801 ; free physical = 915 ; free virtual = 16015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.551 ; gain = 514.613 ; free physical = 915 ; free virtual = 16015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.551 ; gain = 514.613 ; free physical = 915 ; free virtual = 16015
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.551 ; gain = 0.000 ; free physical = 915 ; free virtual = 16015
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.301 ; gain = 0.000 ; free physical = 895 ; free virtual = 15995
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.301 ; gain = 0.000 ; free physical = 895 ; free virtual = 15995
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.301 ; gain = 611.363 ; free physical = 901 ; free virtual = 16001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.305 ; gain = 619.367 ; free physical = 901 ; free virtual = 16001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.305 ; gain = 619.367 ; free physical = 901 ; free virtual = 16001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.305 ; gain = 619.367 ; free physical = 898 ; free virtual = 15999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.305 ; gain = 619.367 ; free physical = 898 ; free virtual = 16003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.305 ; gain = 681.367 ; free physical = 816 ; free virtual = 15920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.305 ; gain = 681.367 ; free physical = 816 ; free virtual = 15920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2384.320 ; gain = 691.383 ; free physical = 808 ; free virtual = 15913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.133 ; gain = 861.195 ; free physical = 660 ; free virtual = 15765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.133 ; gain = 861.195 ; free physical = 660 ; free virtual = 15765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.133 ; gain = 861.195 ; free physical = 660 ; free virtual = 15765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.133 ; gain = 861.195 ; free physical = 660 ; free virtual = 15765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.133 ; gain = 861.195 ; free physical = 660 ; free virtual = 15765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.133 ; gain = 861.195 ; free physical = 660 ; free virtual = 15765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.133 ; gain = 861.195 ; free physical = 660 ; free virtual = 15765
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.133 ; gain = 764.445 ; free physical = 660 ; free virtual = 15765
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.141 ; gain = 861.195 ; free physical = 660 ; free virtual = 15765
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.141 ; gain = 0.000 ; free physical = 660 ; free virtual = 15765
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.141 ; gain = 0.000 ; free physical = 760 ; free virtual = 15865
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.141 ; gain = 895.859 ; free physical = 760 ; free virtual = 15865
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1888.668; main = 1798.755; forked = 324.945
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4009.660; main = 2554.137; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2571.945 ; gain = 17.805 ; free physical = 757 ; free virtual = 15861

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2744.898 ; gain = 172.953 ; free physical = 608 ; free virtual = 15713

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.836 ; gain = 0.000 ; free physical = 325 ; free virtual = 15430

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.836 ; gain = 0.000 ; free physical = 325 ; free virtual = 15430
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.836 ; gain = 0.000 ; free physical = 325 ; free virtual = 15430

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.836 ; gain = 0.000 ; free physical = 325 ; free virtual = 15430

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.836 ; gain = 0.000 ; free physical = 325 ; free virtual = 15430
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.836 ; gain = 0.000 ; free physical = 325 ; free virtual = 15430

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.836 ; gain = 0.000 ; free physical = 325 ; free virtual = 15430
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.836 ; gain = 0.000 ; free physical = 325 ; free virtual = 15430
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.836 ; gain = 0.000 ; free physical = 325 ; free virtual = 15430
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.836 ; gain = 0.000 ; free physical = 325 ; free virtual = 15430
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.852 ; gain = 32.016 ; free physical = 325 ; free virtual = 15430
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.852 ; gain = 32.016 ; free physical = 325 ; free virtual = 15430
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.852 ; gain = 32.016 ; free physical = 325 ; free virtual = 15430
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.852 ; gain = 32.016 ; free physical = 325 ; free virtual = 15430

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.852 ; gain = 0.000 ; free physical = 325 ; free virtual = 15430
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.852 ; gain = 32.016 ; free physical = 325 ; free virtual = 15430
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.852 ; gain = 32.016 ; free physical = 325 ; free virtual = 15430
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.852 ; gain = 32.016 ; free physical = 325 ; free virtual = 15430

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.852 ; gain = 0.000 ; free physical = 326 ; free virtual = 15431

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.852 ; gain = 0.000 ; free physical = 326 ; free virtual = 15431

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.852 ; gain = 0.000 ; free physical = 326 ; free virtual = 15431
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.852 ; gain = 0.000 ; free physical = 326 ; free virtual = 15431
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.852 ; gain = 0.000 ; free physical = 353 ; free virtual = 15457
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.852 ; gain = 0.000 ; free physical = 353 ; free virtual = 15457
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.852 ; gain = 0.000 ; free physical = 353 ; free virtual = 15457

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.879 ; gain = 56.027 ; free physical = 343 ; free virtual = 15448

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.895 ; gain = 88.043 ; free physical = 343 ; free virtual = 15448

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.895 ; gain = 88.043 ; free physical = 343 ; free virtual = 15448
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.895 ; gain = 88.043 ; free physical = 343 ; free virtual = 15448

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.895 ; gain = 88.043 ; free physical = 341 ; free virtual = 15446

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.895 ; gain = 88.043 ; free physical = 348 ; free virtual = 15453

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.895 ; gain = 88.043 ; free physical = 348 ; free virtual = 15453

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3142.898 ; gain = 96.047 ; free physical = 371 ; free virtual = 15475

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3142.898 ; gain = 96.047 ; free physical = 371 ; free virtual = 15476

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 383 ; free virtual = 15487

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3142.898 ; gain = 96.047 ; free physical = 383 ; free virtual = 15487
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3142.898 ; gain = 96.047 ; free physical = 382 ; free virtual = 15487
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3142.898 ; gain = 96.047 ; free physical = 382 ; free virtual = 15487

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3142.898 ; gain = 96.047 ; free physical = 382 ; free virtual = 15487

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3142.898 ; gain = 96.047 ; free physical = 381 ; free virtual = 15486

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3142.898 ; gain = 96.047 ; free physical = 381 ; free virtual = 15486

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3142.898 ; gain = 96.047 ; free physical = 381 ; free virtual = 15486

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3142.898 ; gain = 96.047 ; free physical = 379 ; free virtual = 15484

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3142.898 ; gain = 96.047 ; free physical = 376 ; free virtual = 15480

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3142.898 ; gain = 96.047 ; free physical = 376 ; free virtual = 15480

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3142.898 ; gain = 96.047 ; free physical = 376 ; free virtual = 15480

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3142.898 ; gain = 96.047 ; free physical = 372 ; free virtual = 15476
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3142.898 ; gain = 96.047 ; free physical = 372 ; free virtual = 15476

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 372 ; free virtual = 15476
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 372 ; free virtual = 15476
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3142.898 ; gain = 96.047 ; free physical = 372 ; free virtual = 15476

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.898 ; gain = 96.047 ; free physical = 376 ; free virtual = 15481

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.898 ; gain = 96.047 ; free physical = 376 ; free virtual = 15481
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.898 ; gain = 96.047 ; free physical = 376 ; free virtual = 15481

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.898 ; gain = 96.047 ; free physical = 376 ; free virtual = 15481

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.898 ; gain = 96.047 ; free physical = 376 ; free virtual = 15481
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.898 ; gain = 96.047 ; free physical = 376 ; free virtual = 15481

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 376 ; free virtual = 15481

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.898 ; gain = 96.047 ; free physical = 376 ; free virtual = 15481
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.898 ; gain = 96.047 ; free physical = 376 ; free virtual = 15481
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.898 ; gain = 96.047 ; free physical = 376 ; free virtual = 15481
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 389 ; free virtual = 15493

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 389 ; free virtual = 15493

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 389 ; free virtual = 15493
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 389 ; free virtual = 15493
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 390 ; free virtual = 15495

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 390 ; free virtual = 15495

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 389 ; free virtual = 15494
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 389 ; free virtual = 15494
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 390 ; free virtual = 15494

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 390 ; free virtual = 15494
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 390 ; free virtual = 15494

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 390 ; free virtual = 15494
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 390 ; free virtual = 15494

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 390 ; free virtual = 15494
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 390 ; free virtual = 15494

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 390 ; free virtual = 15494
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 390 ; free virtual = 15494

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 390 ; free virtual = 15494

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 389 ; free virtual = 15494

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 389 ; free virtual = 15494

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 389 ; free virtual = 15494

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 389 ; free virtual = 15494
Total Elapsed time in route_design: 11.11 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 389 ; free virtual = 15494
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 389 ; free virtual = 15494

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.898 ; gain = 0.000 ; free physical = 389 ; free virtual = 15494
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 02:02:16 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 02:02:27 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 184864
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.355 ; gain = 428.832 ; free physical = 989 ; free virtual = 16089
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.324 ; gain = 499.801 ; free physical = 902 ; free virtual = 16004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.137 ; gain = 517.613 ; free physical = 901 ; free virtual = 16002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.137 ; gain = 517.613 ; free physical = 901 ; free virtual = 16002
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.137 ; gain = 0.000 ; free physical = 901 ; free virtual = 16002
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.887 ; gain = 0.000 ; free physical = 878 ; free virtual = 15980
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.887 ; gain = 0.000 ; free physical = 878 ; free virtual = 15980
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.887 ; gain = 614.363 ; free physical = 883 ; free virtual = 15985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.891 ; gain = 622.367 ; free physical = 883 ; free virtual = 15985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.891 ; gain = 622.367 ; free physical = 883 ; free virtual = 15985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.891 ; gain = 622.367 ; free physical = 883 ; free virtual = 15985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2311.891 ; gain = 622.367 ; free physical = 879 ; free virtual = 15986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.891 ; gain = 685.367 ; free physical = 789 ; free virtual = 15896
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.891 ; gain = 685.367 ; free physical = 789 ; free virtual = 15896
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.906 ; gain = 694.383 ; free physical = 781 ; free virtual = 15888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 864.195 ; free physical = 651 ; free virtual = 15758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 864.195 ; free physical = 651 ; free virtual = 15758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 864.195 ; free physical = 651 ; free virtual = 15758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 864.195 ; free physical = 651 ; free virtual = 15758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 864.195 ; free physical = 651 ; free virtual = 15758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 864.195 ; free physical = 651 ; free virtual = 15758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 864.195 ; free physical = 651 ; free virtual = 15758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2553.719 ; gain = 767.445 ; free physical = 651 ; free virtual = 15758
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.727 ; gain = 864.195 ; free physical = 651 ; free virtual = 15758
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.727 ; gain = 0.000 ; free physical = 651 ; free virtual = 15758
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.727 ; gain = 0.000 ; free physical = 714 ; free virtual = 15821
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2553.727 ; gain = 929.734 ; free physical = 714 ; free virtual = 15821
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1888.947; main = 1797.572; forked = 324.867
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4009.242; main = 2553.723; forked = 1557.332
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2568.562 ; gain = 14.836 ; free physical = 722 ; free virtual = 15828

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2745.516 ; gain = 176.953 ; free physical = 610 ; free virtual = 15717

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 318 ; free virtual = 15425

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 318 ; free virtual = 15425
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 318 ; free virtual = 15425

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 318 ; free virtual = 15425

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 318 ; free virtual = 15425
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 318 ; free virtual = 15425

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 318 ; free virtual = 15425
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 318 ; free virtual = 15425
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 318 ; free virtual = 15425
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.453 ; gain = 0.000 ; free physical = 318 ; free virtual = 15425
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.469 ; gain = 32.016 ; free physical = 318 ; free virtual = 15425
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.469 ; gain = 32.016 ; free physical = 318 ; free virtual = 15425
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.469 ; gain = 32.016 ; free physical = 318 ; free virtual = 15425
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.469 ; gain = 32.016 ; free physical = 318 ; free virtual = 15425

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.469 ; gain = 0.000 ; free physical = 318 ; free virtual = 15425
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.469 ; gain = 32.016 ; free physical = 318 ; free virtual = 15425
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.469 ; gain = 32.016 ; free physical = 318 ; free virtual = 15425
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.469 ; gain = 32.016 ; free physical = 318 ; free virtual = 15425

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.469 ; gain = 0.000 ; free physical = 318 ; free virtual = 15425

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.469 ; gain = 0.000 ; free physical = 318 ; free virtual = 15425

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.469 ; gain = 0.000 ; free physical = 318 ; free virtual = 15425
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.469 ; gain = 0.000 ; free physical = 318 ; free virtual = 15425
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.469 ; gain = 0.000 ; free physical = 319 ; free virtual = 15425
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.469 ; gain = 0.000 ; free physical = 319 ; free virtual = 15425
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.469 ; gain = 0.000 ; free physical = 319 ; free virtual = 15425

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.496 ; gain = 56.027 ; free physical = 319 ; free virtual = 15425

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 319 ; free virtual = 15425

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 319 ; free virtual = 15425
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 319 ; free virtual = 15425

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 316 ; free virtual = 15423

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 316 ; free virtual = 15423

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.512 ; gain = 88.043 ; free physical = 316 ; free virtual = 15423

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3142.516 ; gain = 96.047 ; free physical = 334 ; free virtual = 15441

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3142.516 ; gain = 96.047 ; free physical = 335 ; free virtual = 15442

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 351 ; free virtual = 15457

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3142.516 ; gain = 96.047 ; free physical = 351 ; free virtual = 15457
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3142.516 ; gain = 96.047 ; free physical = 350 ; free virtual = 15457
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3142.516 ; gain = 96.047 ; free physical = 350 ; free virtual = 15457

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3142.516 ; gain = 96.047 ; free physical = 350 ; free virtual = 15457

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3142.516 ; gain = 96.047 ; free physical = 349 ; free virtual = 15456

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3142.516 ; gain = 96.047 ; free physical = 349 ; free virtual = 15456

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3142.516 ; gain = 96.047 ; free physical = 349 ; free virtual = 15456

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3142.516 ; gain = 96.047 ; free physical = 350 ; free virtual = 15456

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3142.516 ; gain = 96.047 ; free physical = 366 ; free virtual = 15472

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3142.516 ; gain = 96.047 ; free physical = 366 ; free virtual = 15472

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3142.516 ; gain = 96.047 ; free physical = 366 ; free virtual = 15472

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3142.516 ; gain = 96.047 ; free physical = 364 ; free virtual = 15471
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3142.516 ; gain = 96.047 ; free physical = 364 ; free virtual = 15471

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 366 ; free virtual = 15472
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 366 ; free virtual = 15472
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3142.516 ; gain = 96.047 ; free physical = 366 ; free virtual = 15472

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.516 ; gain = 96.047 ; free physical = 369 ; free virtual = 15476

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.516 ; gain = 96.047 ; free physical = 369 ; free virtual = 15476
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.516 ; gain = 96.047 ; free physical = 369 ; free virtual = 15476

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.516 ; gain = 96.047 ; free physical = 369 ; free virtual = 15476

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.516 ; gain = 96.047 ; free physical = 369 ; free virtual = 15476
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.516 ; gain = 96.047 ; free physical = 369 ; free virtual = 15476

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 369 ; free virtual = 15476

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.516 ; gain = 96.047 ; free physical = 369 ; free virtual = 15476
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.516 ; gain = 96.047 ; free physical = 369 ; free virtual = 15476
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.516 ; gain = 96.047 ; free physical = 369 ; free virtual = 15476
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 381 ; free virtual = 15488

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 381 ; free virtual = 15488

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 381 ; free virtual = 15488
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 381 ; free virtual = 15487
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 379 ; free virtual = 15486

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 379 ; free virtual = 15486

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 379 ; free virtual = 15486
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 379 ; free virtual = 15486
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 379 ; free virtual = 15486

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 379 ; free virtual = 15486
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 379 ; free virtual = 15486

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 379 ; free virtual = 15486
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 379 ; free virtual = 15486

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 379 ; free virtual = 15486
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 379 ; free virtual = 15486

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 379 ; free virtual = 15486
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 379 ; free virtual = 15486

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 379 ; free virtual = 15486

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 379 ; free virtual = 15485

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 379 ; free virtual = 15485

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 379 ; free virtual = 15485

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 379 ; free virtual = 15485
Total Elapsed time in route_design: 11.17 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 379 ; free virtual = 15485
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 379 ; free virtual = 15485

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.516 ; gain = 0.000 ; free physical = 379 ; free virtual = 15485
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 02:03:00 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 02:03:11 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 188923
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.227 ; gain = 426.832 ; free physical = 996 ; free virtual = 16097
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.195 ; gain = 498.801 ; free physical = 903 ; free virtual = 16005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.008 ; gain = 516.613 ; free physical = 902 ; free virtual = 16003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.008 ; gain = 516.613 ; free physical = 902 ; free virtual = 16003
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.008 ; gain = 0.000 ; free physical = 902 ; free virtual = 16003
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.758 ; gain = 0.000 ; free physical = 888 ; free virtual = 15990
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.758 ; gain = 0.000 ; free physical = 888 ; free virtual = 15990
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.758 ; gain = 613.363 ; free physical = 892 ; free virtual = 15995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.762 ; gain = 621.367 ; free physical = 892 ; free virtual = 15995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.762 ; gain = 621.367 ; free physical = 892 ; free virtual = 15995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.762 ; gain = 621.367 ; free physical = 892 ; free virtual = 15995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.762 ; gain = 621.367 ; free physical = 889 ; free virtual = 15997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.762 ; gain = 683.367 ; free physical = 804 ; free virtual = 15912
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.762 ; gain = 683.367 ; free physical = 804 ; free virtual = 15912
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.777 ; gain = 692.383 ; free physical = 796 ; free virtual = 15904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.590 ; gain = 863.195 ; free physical = 647 ; free virtual = 15754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.590 ; gain = 863.195 ; free physical = 647 ; free virtual = 15754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.590 ; gain = 863.195 ; free physical = 647 ; free virtual = 15754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.590 ; gain = 863.195 ; free physical = 647 ; free virtual = 15754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.590 ; gain = 863.195 ; free physical = 647 ; free virtual = 15754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.590 ; gain = 863.195 ; free physical = 647 ; free virtual = 15754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.590 ; gain = 863.195 ; free physical = 647 ; free virtual = 15754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.590 ; gain = 766.445 ; free physical = 647 ; free virtual = 15754
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.598 ; gain = 863.195 ; free physical = 647 ; free virtual = 15754
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.598 ; gain = 0.000 ; free physical = 647 ; free virtual = 15754
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.598 ; gain = 0.000 ; free physical = 748 ; free virtual = 15856
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.598 ; gain = 957.805 ; free physical = 748 ; free virtual = 15856
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1888.461; main = 1798.420; forked = 324.863
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4009.117; main = 2554.594; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2575.371 ; gain = 20.773 ; free physical = 742 ; free virtual = 15850

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2745.184 ; gain = 169.812 ; free physical = 600 ; free virtual = 15708

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3015.121 ; gain = 0.000 ; free physical = 305 ; free virtual = 15413

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3015.121 ; gain = 0.000 ; free physical = 305 ; free virtual = 15413
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3015.121 ; gain = 0.000 ; free physical = 305 ; free virtual = 15413

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3015.121 ; gain = 0.000 ; free physical = 305 ; free virtual = 15413

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3015.121 ; gain = 0.000 ; free physical = 305 ; free virtual = 15413
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3015.121 ; gain = 0.000 ; free physical = 305 ; free virtual = 15413

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3015.121 ; gain = 0.000 ; free physical = 305 ; free virtual = 15413
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3015.121 ; gain = 0.000 ; free physical = 305 ; free virtual = 15413
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3015.121 ; gain = 0.000 ; free physical = 305 ; free virtual = 15413
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3015.121 ; gain = 0.000 ; free physical = 305 ; free virtual = 15413
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3047.137 ; gain = 32.016 ; free physical = 305 ; free virtual = 15413
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3047.137 ; gain = 32.016 ; free physical = 305 ; free virtual = 15413
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3047.137 ; gain = 32.016 ; free physical = 305 ; free virtual = 15413
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3047.137 ; gain = 32.016 ; free physical = 305 ; free virtual = 15413

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.137 ; gain = 0.000 ; free physical = 305 ; free virtual = 15413
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3047.137 ; gain = 32.016 ; free physical = 305 ; free virtual = 15413
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3047.137 ; gain = 32.016 ; free physical = 305 ; free virtual = 15413
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3047.137 ; gain = 32.016 ; free physical = 305 ; free virtual = 15413

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.137 ; gain = 0.000 ; free physical = 305 ; free virtual = 15413

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.137 ; gain = 0.000 ; free physical = 305 ; free virtual = 15413

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.137 ; gain = 0.000 ; free physical = 305 ; free virtual = 15413
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.137 ; gain = 0.000 ; free physical = 305 ; free virtual = 15413
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.137 ; gain = 0.000 ; free physical = 309 ; free virtual = 15418
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3047.137 ; gain = 0.000 ; free physical = 309 ; free virtual = 15418
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.137 ; gain = 0.000 ; free physical = 309 ; free virtual = 15418

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3103.164 ; gain = 56.027 ; free physical = 309 ; free virtual = 15418

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3135.180 ; gain = 88.043 ; free physical = 312 ; free virtual = 15420

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3135.180 ; gain = 88.043 ; free physical = 312 ; free virtual = 15420
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3135.180 ; gain = 88.043 ; free physical = 312 ; free virtual = 15420

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3135.180 ; gain = 88.043 ; free physical = 309 ; free virtual = 15417

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3135.180 ; gain = 88.043 ; free physical = 310 ; free virtual = 15418

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3135.180 ; gain = 88.043 ; free physical = 310 ; free virtual = 15418

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3135.180 ; gain = 88.043 ; free physical = 321 ; free virtual = 15429

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3135.180 ; gain = 88.043 ; free physical = 321 ; free virtual = 15429

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3135.180 ; gain = 0.000 ; free physical = 352 ; free virtual = 15460

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3135.180 ; gain = 88.043 ; free physical = 352 ; free virtual = 15460
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3135.180 ; gain = 88.043 ; free physical = 352 ; free virtual = 15460
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3135.180 ; gain = 88.043 ; free physical = 352 ; free virtual = 15460

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3135.180 ; gain = 88.043 ; free physical = 352 ; free virtual = 15460

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3135.180 ; gain = 88.043 ; free physical = 351 ; free virtual = 15459

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3135.180 ; gain = 88.043 ; free physical = 351 ; free virtual = 15459

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3135.180 ; gain = 88.043 ; free physical = 351 ; free virtual = 15459

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3135.180 ; gain = 88.043 ; free physical = 348 ; free virtual = 15456

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3143.184 ; gain = 96.047 ; free physical = 382 ; free virtual = 15490

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3143.184 ; gain = 96.047 ; free physical = 382 ; free virtual = 15490

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3143.184 ; gain = 96.047 ; free physical = 382 ; free virtual = 15490

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3143.184 ; gain = 96.047 ; free physical = 379 ; free virtual = 15487
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3143.184 ; gain = 96.047 ; free physical = 379 ; free virtual = 15487

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 378 ; free virtual = 15487
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 378 ; free virtual = 15487
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3143.184 ; gain = 96.047 ; free physical = 378 ; free virtual = 15487

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.184 ; gain = 96.047 ; free physical = 378 ; free virtual = 15487

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.184 ; gain = 96.047 ; free physical = 378 ; free virtual = 15487
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.184 ; gain = 96.047 ; free physical = 378 ; free virtual = 15487

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.184 ; gain = 96.047 ; free physical = 378 ; free virtual = 15487

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.184 ; gain = 96.047 ; free physical = 378 ; free virtual = 15487
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.184 ; gain = 96.047 ; free physical = 378 ; free virtual = 15487

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 378 ; free virtual = 15487

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.184 ; gain = 96.047 ; free physical = 378 ; free virtual = 15487
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.184 ; gain = 96.047 ; free physical = 378 ; free virtual = 15487
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.184 ; gain = 96.047 ; free physical = 378 ; free virtual = 15487
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 375 ; free virtual = 15483

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 375 ; free virtual = 15483

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 375 ; free virtual = 15483
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 374 ; free virtual = 15482
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 374 ; free virtual = 15482

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 374 ; free virtual = 15482

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 374 ; free virtual = 15482
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 374 ; free virtual = 15482
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 374 ; free virtual = 15482

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 374 ; free virtual = 15482
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 374 ; free virtual = 15482

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 374 ; free virtual = 15482
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 374 ; free virtual = 15482

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 374 ; free virtual = 15482
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 374 ; free virtual = 15482

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 374 ; free virtual = 15482
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 374 ; free virtual = 15482

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 374 ; free virtual = 15482

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 374 ; free virtual = 15482

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 374 ; free virtual = 15482

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 374 ; free virtual = 15482

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 374 ; free virtual = 15482
Total Elapsed time in route_design: 11.1 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 374 ; free virtual = 15482
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 374 ; free virtual = 15482

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.184 ; gain = 0.000 ; free physical = 374 ; free virtual = 15482
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 02:03:44 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 02:03:55 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 192972
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.242 ; gain = 427.828 ; free physical = 989 ; free virtual = 16094
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.211 ; gain = 499.797 ; free physical = 903 ; free virtual = 16008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.023 ; gain = 517.609 ; free physical = 899 ; free virtual = 16004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.023 ; gain = 517.609 ; free physical = 899 ; free virtual = 16004
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.023 ; gain = 0.000 ; free physical = 899 ; free virtual = 16004
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2305.773 ; gain = 0.000 ; free physical = 878 ; free virtual = 15983
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2305.773 ; gain = 0.000 ; free physical = 878 ; free virtual = 15983
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2305.773 ; gain = 615.359 ; free physical = 880 ; free virtual = 15985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2313.777 ; gain = 623.363 ; free physical = 880 ; free virtual = 15985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2313.777 ; gain = 623.363 ; free physical = 880 ; free virtual = 15985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2313.777 ; gain = 623.363 ; free physical = 880 ; free virtual = 15986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2313.777 ; gain = 623.363 ; free physical = 881 ; free virtual = 15991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.777 ; gain = 684.363 ; free physical = 788 ; free virtual = 15898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.777 ; gain = 684.363 ; free physical = 788 ; free virtual = 15898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.793 ; gain = 693.379 ; free physical = 780 ; free virtual = 15890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.605 ; gain = 864.191 ; free physical = 640 ; free virtual = 15751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.605 ; gain = 864.191 ; free physical = 640 ; free virtual = 15751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.605 ; gain = 864.191 ; free physical = 640 ; free virtual = 15751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.605 ; gain = 864.191 ; free physical = 640 ; free virtual = 15751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.605 ; gain = 864.191 ; free physical = 640 ; free virtual = 15751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.605 ; gain = 864.191 ; free physical = 640 ; free virtual = 15751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.605 ; gain = 864.191 ; free physical = 640 ; free virtual = 15751
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.605 ; gain = 766.441 ; free physical = 640 ; free virtual = 15751
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.613 ; gain = 864.191 ; free physical = 640 ; free virtual = 15751
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.613 ; gain = 0.000 ; free physical = 640 ; free virtual = 15751
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.613 ; gain = 0.000 ; free physical = 729 ; free virtual = 15840
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.613 ; gain = 864.203 ; free physical = 729 ; free virtual = 15840
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1888.651; main = 1806.753; forked = 324.879
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4009.133; main = 2554.609; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2574.801 ; gain = 20.188 ; free physical = 720 ; free virtual = 15831

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2745.613 ; gain = 170.812 ; free physical = 584 ; free virtual = 15695

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.551 ; gain = 0.000 ; free physical = 288 ; free virtual = 15399

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.551 ; gain = 0.000 ; free physical = 288 ; free virtual = 15399
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.551 ; gain = 0.000 ; free physical = 288 ; free virtual = 15399

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.551 ; gain = 0.000 ; free physical = 288 ; free virtual = 15399

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.551 ; gain = 0.000 ; free physical = 288 ; free virtual = 15399
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.551 ; gain = 0.000 ; free physical = 288 ; free virtual = 15399

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.551 ; gain = 0.000 ; free physical = 289 ; free virtual = 15400
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.551 ; gain = 0.000 ; free physical = 289 ; free virtual = 15400
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.551 ; gain = 0.000 ; free physical = 288 ; free virtual = 15399
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.551 ; gain = 0.000 ; free physical = 288 ; free virtual = 15399
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.566 ; gain = 32.016 ; free physical = 288 ; free virtual = 15399
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.566 ; gain = 32.016 ; free physical = 288 ; free virtual = 15399
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.566 ; gain = 32.016 ; free physical = 288 ; free virtual = 15399
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.566 ; gain = 32.016 ; free physical = 288 ; free virtual = 15399

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.566 ; gain = 0.000 ; free physical = 288 ; free virtual = 15399
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.566 ; gain = 32.016 ; free physical = 288 ; free virtual = 15399
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.566 ; gain = 32.016 ; free physical = 288 ; free virtual = 15399
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.566 ; gain = 32.016 ; free physical = 288 ; free virtual = 15399

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.566 ; gain = 0.000 ; free physical = 288 ; free virtual = 15399

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.566 ; gain = 0.000 ; free physical = 288 ; free virtual = 15399

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.566 ; gain = 0.000 ; free physical = 288 ; free virtual = 15399
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.566 ; gain = 0.000 ; free physical = 288 ; free virtual = 15399
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.566 ; gain = 0.000 ; free physical = 294 ; free virtual = 15404
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.566 ; gain = 0.000 ; free physical = 294 ; free virtual = 15404
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.566 ; gain = 0.000 ; free physical = 294 ; free virtual = 15404

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.594 ; gain = 56.027 ; free physical = 294 ; free virtual = 15404

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 294 ; free virtual = 15405

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 294 ; free virtual = 15405
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 294 ; free virtual = 15405

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 292 ; free virtual = 15403

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 295 ; free virtual = 15406

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 295 ; free virtual = 15406

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 290 ; free virtual = 15401

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 291 ; free virtual = 15402

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 315 ; free virtual = 15426

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 315 ; free virtual = 15426
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 315 ; free virtual = 15426
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 315 ; free virtual = 15426

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 315 ; free virtual = 15426

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 315 ; free virtual = 15426

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 315 ; free virtual = 15426

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 315 ; free virtual = 15426

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 326 ; free virtual = 15436

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 335 ; free virtual = 15446

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 335 ; free virtual = 15446

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 335 ; free virtual = 15446

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 332 ; free virtual = 15443
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 332 ; free virtual = 15443

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 333 ; free virtual = 15444
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 333 ; free virtual = 15444
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 333 ; free virtual = 15444

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 330 ; free virtual = 15441

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 330 ; free virtual = 15441
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 330 ; free virtual = 15441

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 331 ; free virtual = 15442

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 331 ; free virtual = 15442
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 331 ; free virtual = 15442

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 331 ; free virtual = 15442

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 331 ; free virtual = 15442
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 331 ; free virtual = 15442
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.609 ; gain = 88.043 ; free physical = 331 ; free virtual = 15442
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 360 ; free virtual = 15472

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 360 ; free virtual = 15472

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 360 ; free virtual = 15472
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 360 ; free virtual = 15472
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 360 ; free virtual = 15472

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 360 ; free virtual = 15472

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 360 ; free virtual = 15472
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 360 ; free virtual = 15472
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 359 ; free virtual = 15472

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 365 ; free virtual = 15477
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 365 ; free virtual = 15477

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 365 ; free virtual = 15477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 365 ; free virtual = 15477

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 365 ; free virtual = 15477
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 365 ; free virtual = 15477

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 365 ; free virtual = 15477
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 365 ; free virtual = 15477

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 365 ; free virtual = 15477

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 364 ; free virtual = 15477

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 364 ; free virtual = 15477

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 364 ; free virtual = 15477

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 364 ; free virtual = 15477
Total Elapsed time in route_design: 11.1 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 364 ; free virtual = 15477
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 364 ; free virtual = 15476

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.609 ; gain = 0.000 ; free physical = 364 ; free virtual = 15477
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 02:04:28 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 02:04:39 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 197024
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.262 ; gain = 426.832 ; free physical = 971 ; free virtual = 16078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.230 ; gain = 498.801 ; free physical = 873 ; free virtual = 15981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.043 ; gain = 516.613 ; free physical = 870 ; free virtual = 15977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.043 ; gain = 516.613 ; free physical = 870 ; free virtual = 15977
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.043 ; gain = 0.000 ; free physical = 870 ; free virtual = 15977
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.793 ; gain = 0.000 ; free physical = 852 ; free virtual = 15960
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.793 ; gain = 0.000 ; free physical = 852 ; free virtual = 15960
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.793 ; gain = 612.363 ; free physical = 858 ; free virtual = 15965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.797 ; gain = 620.367 ; free physical = 858 ; free virtual = 15966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.797 ; gain = 620.367 ; free physical = 858 ; free virtual = 15966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.797 ; gain = 620.367 ; free physical = 858 ; free virtual = 15966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2311.797 ; gain = 620.367 ; free physical = 858 ; free virtual = 15970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.797 ; gain = 683.367 ; free physical = 776 ; free virtual = 15891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.797 ; gain = 683.367 ; free physical = 776 ; free virtual = 15891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.812 ; gain = 692.383 ; free physical = 769 ; free virtual = 15883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.625 ; gain = 863.195 ; free physical = 632 ; free virtual = 15746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.625 ; gain = 863.195 ; free physical = 632 ; free virtual = 15746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.625 ; gain = 863.195 ; free physical = 632 ; free virtual = 15746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.625 ; gain = 863.195 ; free physical = 632 ; free virtual = 15746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.625 ; gain = 863.195 ; free physical = 632 ; free virtual = 15746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.625 ; gain = 863.195 ; free physical = 632 ; free virtual = 15746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.625 ; gain = 863.195 ; free physical = 632 ; free virtual = 15746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.625 ; gain = 767.445 ; free physical = 632 ; free virtual = 15746
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.633 ; gain = 863.195 ; free physical = 632 ; free virtual = 15746
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.633 ; gain = 0.000 ; free physical = 632 ; free virtual = 15746
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.633 ; gain = 0.000 ; free physical = 744 ; free virtual = 15858
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.633 ; gain = 960.805 ; free physical = 744 ; free virtual = 15858
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1891.914; main = 1798.838; forked = 324.891
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4012.152; main = 2554.629; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2577.789 ; gain = 23.156 ; free physical = 735 ; free virtual = 15849

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2744.602 ; gain = 166.812 ; free physical = 578 ; free virtual = 15693

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.508 ; gain = 0.000 ; free physical = 319 ; free virtual = 15433

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.508 ; gain = 0.000 ; free physical = 319 ; free virtual = 15433
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.508 ; gain = 0.000 ; free physical = 319 ; free virtual = 15433

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.508 ; gain = 0.000 ; free physical = 319 ; free virtual = 15433

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.508 ; gain = 0.000 ; free physical = 319 ; free virtual = 15433
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.508 ; gain = 0.000 ; free physical = 319 ; free virtual = 15433

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.508 ; gain = 0.000 ; free physical = 319 ; free virtual = 15433
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.508 ; gain = 0.000 ; free physical = 319 ; free virtual = 15433
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.508 ; gain = 0.000 ; free physical = 319 ; free virtual = 15433
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.508 ; gain = 0.000 ; free physical = 319 ; free virtual = 15433
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.523 ; gain = 32.016 ; free physical = 319 ; free virtual = 15433
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.523 ; gain = 32.016 ; free physical = 319 ; free virtual = 15433
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.523 ; gain = 32.016 ; free physical = 319 ; free virtual = 15433
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.523 ; gain = 32.016 ; free physical = 319 ; free virtual = 15433

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.523 ; gain = 0.000 ; free physical = 319 ; free virtual = 15433
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.523 ; gain = 32.016 ; free physical = 319 ; free virtual = 15433
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.523 ; gain = 32.016 ; free physical = 319 ; free virtual = 15433
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.523 ; gain = 32.016 ; free physical = 319 ; free virtual = 15433

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.523 ; gain = 0.000 ; free physical = 319 ; free virtual = 15433

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.523 ; gain = 0.000 ; free physical = 319 ; free virtual = 15433

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.523 ; gain = 0.000 ; free physical = 319 ; free virtual = 15433
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.523 ; gain = 0.000 ; free physical = 319 ; free virtual = 15433
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.523 ; gain = 0.000 ; free physical = 321 ; free virtual = 15436
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.523 ; gain = 0.000 ; free physical = 321 ; free virtual = 15436
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.523 ; gain = 0.000 ; free physical = 321 ; free virtual = 15436

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.551 ; gain = 56.027 ; free physical = 321 ; free virtual = 15436

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.566 ; gain = 88.043 ; free physical = 322 ; free virtual = 15437

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.566 ; gain = 88.043 ; free physical = 322 ; free virtual = 15437
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.566 ; gain = 88.043 ; free physical = 322 ; free virtual = 15437

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.566 ; gain = 88.043 ; free physical = 319 ; free virtual = 15434

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.566 ; gain = 88.043 ; free physical = 338 ; free virtual = 15453

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.566 ; gain = 88.043 ; free physical = 338 ; free virtual = 15453

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3142.570 ; gain = 96.047 ; free physical = 358 ; free virtual = 15473

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3142.570 ; gain = 96.047 ; free physical = 359 ; free virtual = 15474

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 373 ; free virtual = 15487

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3142.570 ; gain = 96.047 ; free physical = 373 ; free virtual = 15487
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3142.570 ; gain = 96.047 ; free physical = 372 ; free virtual = 15487
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3142.570 ; gain = 96.047 ; free physical = 372 ; free virtual = 15487

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3142.570 ; gain = 96.047 ; free physical = 372 ; free virtual = 15487

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3142.570 ; gain = 96.047 ; free physical = 372 ; free virtual = 15487

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3142.570 ; gain = 96.047 ; free physical = 372 ; free virtual = 15487

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3142.570 ; gain = 96.047 ; free physical = 372 ; free virtual = 15487

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3142.570 ; gain = 96.047 ; free physical = 375 ; free virtual = 15490

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3142.570 ; gain = 96.047 ; free physical = 384 ; free virtual = 15499

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3142.570 ; gain = 96.047 ; free physical = 384 ; free virtual = 15499

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3142.570 ; gain = 96.047 ; free physical = 384 ; free virtual = 15499

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3142.570 ; gain = 96.047 ; free physical = 380 ; free virtual = 15495
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3142.570 ; gain = 96.047 ; free physical = 380 ; free virtual = 15495

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 380 ; free virtual = 15495
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 380 ; free virtual = 15495
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3142.570 ; gain = 96.047 ; free physical = 380 ; free virtual = 15495

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.570 ; gain = 96.047 ; free physical = 380 ; free virtual = 15494

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.570 ; gain = 96.047 ; free physical = 380 ; free virtual = 15494
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.570 ; gain = 96.047 ; free physical = 380 ; free virtual = 15494

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.570 ; gain = 96.047 ; free physical = 380 ; free virtual = 15494

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.570 ; gain = 96.047 ; free physical = 380 ; free virtual = 15494
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.570 ; gain = 96.047 ; free physical = 380 ; free virtual = 15494

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 380 ; free virtual = 15494

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.570 ; gain = 96.047 ; free physical = 380 ; free virtual = 15494
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.570 ; gain = 96.047 ; free physical = 380 ; free virtual = 15494
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.570 ; gain = 96.047 ; free physical = 380 ; free virtual = 15494
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 380 ; free virtual = 15495

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 380 ; free virtual = 15495

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 380 ; free virtual = 15495
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 379 ; free virtual = 15495
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 379 ; free virtual = 15494

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 379 ; free virtual = 15494

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 379 ; free virtual = 15494
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 379 ; free virtual = 15494
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 381 ; free virtual = 15496

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 381 ; free virtual = 15496
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 381 ; free virtual = 15496

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 381 ; free virtual = 15496
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 381 ; free virtual = 15496

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 381 ; free virtual = 15496
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 381 ; free virtual = 15496

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 381 ; free virtual = 15496
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 381 ; free virtual = 15496

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 381 ; free virtual = 15497

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 380 ; free virtual = 15496

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 380 ; free virtual = 15496

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 380 ; free virtual = 15496

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 380 ; free virtual = 15496
Total Elapsed time in route_design: 11.06 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 380 ; free virtual = 15496
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 380 ; free virtual = 15496

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.570 ; gain = 0.000 ; free physical = 380 ; free virtual = 15496
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 02:05:12 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 02:05:23 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 201075
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.230 ; gain = 426.801 ; free physical = 970 ; free virtual = 16082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.199 ; gain = 498.770 ; free physical = 876 ; free virtual = 15988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.012 ; gain = 516.582 ; free physical = 876 ; free virtual = 15988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.012 ; gain = 516.582 ; free physical = 876 ; free virtual = 15988
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.012 ; gain = 0.000 ; free physical = 875 ; free virtual = 15987
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.762 ; gain = 0.000 ; free physical = 863 ; free virtual = 15975
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.762 ; gain = 0.000 ; free physical = 863 ; free virtual = 15975
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.762 ; gain = 612.332 ; free physical = 871 ; free virtual = 15983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.766 ; gain = 620.336 ; free physical = 871 ; free virtual = 15983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.766 ; gain = 620.336 ; free physical = 871 ; free virtual = 15983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.766 ; gain = 620.336 ; free physical = 864 ; free virtual = 15977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2311.766 ; gain = 620.336 ; free physical = 863 ; free virtual = 15980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.766 ; gain = 683.336 ; free physical = 786 ; free virtual = 15903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.766 ; gain = 683.336 ; free physical = 786 ; free virtual = 15903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2384.789 ; gain = 693.359 ; free physical = 770 ; free virtual = 15887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.602 ; gain = 863.172 ; free physical = 637 ; free virtual = 15754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.602 ; gain = 863.172 ; free physical = 637 ; free virtual = 15754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.602 ; gain = 863.172 ; free physical = 637 ; free virtual = 15754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.602 ; gain = 863.172 ; free physical = 637 ; free virtual = 15754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.602 ; gain = 863.172 ; free physical = 637 ; free virtual = 15754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.602 ; gain = 863.172 ; free physical = 637 ; free virtual = 15754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.602 ; gain = 863.172 ; free physical = 637 ; free virtual = 15754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.602 ; gain = 767.422 ; free physical = 637 ; free virtual = 15754
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.609 ; gain = 863.172 ; free physical = 637 ; free virtual = 15754
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.609 ; gain = 0.000 ; free physical = 637 ; free virtual = 15754
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.609 ; gain = 0.000 ; free physical = 777 ; free virtual = 15894
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.609 ; gain = 960.781 ; free physical = 777 ; free virtual = 15894
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1893.790; main = 1798.900; forked = 324.972
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4014.129; main = 2554.605; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2572.414 ; gain = 17.805 ; free physical = 768 ; free virtual = 15885

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2746.367 ; gain = 173.953 ; free physical = 613 ; free virtual = 15731

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.305 ; gain = 0.000 ; free physical = 333 ; free virtual = 15451

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.305 ; gain = 0.000 ; free physical = 333 ; free virtual = 15451
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.305 ; gain = 0.000 ; free physical = 333 ; free virtual = 15451

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.305 ; gain = 0.000 ; free physical = 333 ; free virtual = 15451

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.305 ; gain = 0.000 ; free physical = 333 ; free virtual = 15451
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.305 ; gain = 0.000 ; free physical = 333 ; free virtual = 15451

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.305 ; gain = 0.000 ; free physical = 333 ; free virtual = 15451
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.305 ; gain = 0.000 ; free physical = 333 ; free virtual = 15451
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.305 ; gain = 0.000 ; free physical = 333 ; free virtual = 15451
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.305 ; gain = 0.000 ; free physical = 333 ; free virtual = 15451
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.320 ; gain = 32.016 ; free physical = 333 ; free virtual = 15451
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.320 ; gain = 32.016 ; free physical = 333 ; free virtual = 15451
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.320 ; gain = 32.016 ; free physical = 333 ; free virtual = 15451
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.320 ; gain = 32.016 ; free physical = 333 ; free virtual = 15451

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.320 ; gain = 0.000 ; free physical = 333 ; free virtual = 15451
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.320 ; gain = 32.016 ; free physical = 333 ; free virtual = 15451
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.320 ; gain = 32.016 ; free physical = 333 ; free virtual = 15451
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.320 ; gain = 32.016 ; free physical = 333 ; free virtual = 15451

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.320 ; gain = 0.000 ; free physical = 333 ; free virtual = 15451

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.320 ; gain = 0.000 ; free physical = 333 ; free virtual = 15451

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.320 ; gain = 0.000 ; free physical = 333 ; free virtual = 15451
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.320 ; gain = 0.000 ; free physical = 333 ; free virtual = 15451
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.320 ; gain = 0.000 ; free physical = 338 ; free virtual = 15456
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.320 ; gain = 0.000 ; free physical = 338 ; free virtual = 15456
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.320 ; gain = 0.000 ; free physical = 338 ; free virtual = 15456

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.348 ; gain = 56.027 ; free physical = 338 ; free virtual = 15456

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 338 ; free virtual = 15456

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 338 ; free virtual = 15456
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 338 ; free virtual = 15456

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 335 ; free virtual = 15453

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 336 ; free virtual = 15453

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 336 ; free virtual = 15453

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 338 ; free virtual = 15455

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 338 ; free virtual = 15455

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 358 ; free virtual = 15476

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 358 ; free virtual = 15476
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 358 ; free virtual = 15476
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 358 ; free virtual = 15476

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 358 ; free virtual = 15476

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 358 ; free virtual = 15475

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 358 ; free virtual = 15475

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 358 ; free virtual = 15475

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 361 ; free virtual = 15479

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 365 ; free virtual = 15483

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 365 ; free virtual = 15483

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 365 ; free virtual = 15483

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 361 ; free virtual = 15479
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 361 ; free virtual = 15479

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 360 ; free virtual = 15477
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 360 ; free virtual = 15477
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 360 ; free virtual = 15477

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 360 ; free virtual = 15478

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 360 ; free virtual = 15478
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 360 ; free virtual = 15478

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 360 ; free virtual = 15478

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 360 ; free virtual = 15478
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 360 ; free virtual = 15478

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 360 ; free virtual = 15478

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 360 ; free virtual = 15478
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 360 ; free virtual = 15478
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.363 ; gain = 88.043 ; free physical = 360 ; free virtual = 15478
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 356 ; free virtual = 15475

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 356 ; free virtual = 15475

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 356 ; free virtual = 15475
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 355 ; free virtual = 15475
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 355 ; free virtual = 15475

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 355 ; free virtual = 15475

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 355 ; free virtual = 15475
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 355 ; free virtual = 15475
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 367 ; free virtual = 15486

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 367 ; free virtual = 15486
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 367 ; free virtual = 15486

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 367 ; free virtual = 15486
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 367 ; free virtual = 15486

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 367 ; free virtual = 15486
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 367 ; free virtual = 15486

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 367 ; free virtual = 15486
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 367 ; free virtual = 15486

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 367 ; free virtual = 15486

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 366 ; free virtual = 15485

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 366 ; free virtual = 15485

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 366 ; free virtual = 15485

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 366 ; free virtual = 15485
Total Elapsed time in route_design: 11.12 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 366 ; free virtual = 15485
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 366 ; free virtual = 15485

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.363 ; gain = 0.000 ; free physical = 366 ; free virtual = 15485
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 02:05:57 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 02:06:08 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 205128
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.199 ; gain = 427.801 ; free physical = 993 ; free virtual = 16107
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.168 ; gain = 499.770 ; free physical = 902 ; free virtual = 16017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.980 ; gain = 517.582 ; free physical = 900 ; free virtual = 16015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.980 ; gain = 517.582 ; free physical = 900 ; free virtual = 16015
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.980 ; gain = 0.000 ; free physical = 900 ; free virtual = 16015
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.730 ; gain = 0.000 ; free physical = 872 ; free virtual = 15987
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.730 ; gain = 0.000 ; free physical = 872 ; free virtual = 15987
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.730 ; gain = 614.332 ; free physical = 873 ; free virtual = 15988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.734 ; gain = 622.336 ; free physical = 873 ; free virtual = 15988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.734 ; gain = 622.336 ; free physical = 873 ; free virtual = 15988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.734 ; gain = 622.336 ; free physical = 871 ; free virtual = 15987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.734 ; gain = 622.336 ; free physical = 867 ; free virtual = 15987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.734 ; gain = 684.336 ; free physical = 775 ; free virtual = 15895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.734 ; gain = 684.336 ; free physical = 774 ; free virtual = 15895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.750 ; gain = 693.352 ; free physical = 766 ; free virtual = 15887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.562 ; gain = 864.164 ; free physical = 632 ; free virtual = 15754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.562 ; gain = 864.164 ; free physical = 632 ; free virtual = 15754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.562 ; gain = 864.164 ; free physical = 632 ; free virtual = 15754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.562 ; gain = 864.164 ; free physical = 632 ; free virtual = 15754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.562 ; gain = 864.164 ; free physical = 632 ; free virtual = 15754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.562 ; gain = 864.164 ; free physical = 632 ; free virtual = 15754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.562 ; gain = 864.164 ; free physical = 632 ; free virtual = 15754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.562 ; gain = 767.414 ; free physical = 633 ; free virtual = 15755
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.570 ; gain = 864.164 ; free physical = 633 ; free virtual = 15755
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.570 ; gain = 0.000 ; free physical = 633 ; free virtual = 15755
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.570 ; gain = 0.000 ; free physical = 730 ; free virtual = 15852
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.570 ; gain = 957.773 ; free physical = 730 ; free virtual = 15852
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1891.795; main = 1798.518; forked = 324.914
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4012.090; main = 2554.566; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2569.406 ; gain = 14.836 ; free physical = 733 ; free virtual = 15856

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2745.359 ; gain = 175.953 ; free physical = 592 ; free virtual = 15714

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3015.266 ; gain = 0.000 ; free physical = 300 ; free virtual = 15422

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3015.266 ; gain = 0.000 ; free physical = 300 ; free virtual = 15422
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3015.266 ; gain = 0.000 ; free physical = 300 ; free virtual = 15422

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3015.266 ; gain = 0.000 ; free physical = 300 ; free virtual = 15422

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3015.266 ; gain = 0.000 ; free physical = 300 ; free virtual = 15422
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3015.266 ; gain = 0.000 ; free physical = 300 ; free virtual = 15422

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3015.266 ; gain = 0.000 ; free physical = 300 ; free virtual = 15422
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3015.266 ; gain = 0.000 ; free physical = 300 ; free virtual = 15422
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3015.266 ; gain = 0.000 ; free physical = 300 ; free virtual = 15422
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3015.266 ; gain = 0.000 ; free physical = 300 ; free virtual = 15422
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3047.281 ; gain = 32.016 ; free physical = 300 ; free virtual = 15422
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3047.281 ; gain = 32.016 ; free physical = 300 ; free virtual = 15422
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3047.281 ; gain = 32.016 ; free physical = 300 ; free virtual = 15422
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3047.281 ; gain = 32.016 ; free physical = 300 ; free virtual = 15422

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3047.281 ; gain = 0.000 ; free physical = 300 ; free virtual = 15422
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3047.281 ; gain = 32.016 ; free physical = 300 ; free virtual = 15422
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3047.281 ; gain = 32.016 ; free physical = 300 ; free virtual = 15422
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3047.281 ; gain = 32.016 ; free physical = 300 ; free virtual = 15422

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3047.281 ; gain = 0.000 ; free physical = 300 ; free virtual = 15422

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.281 ; gain = 0.000 ; free physical = 300 ; free virtual = 15422

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.281 ; gain = 0.000 ; free physical = 300 ; free virtual = 15422
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.281 ; gain = 0.000 ; free physical = 300 ; free virtual = 15422
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.281 ; gain = 0.000 ; free physical = 301 ; free virtual = 15423
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.281 ; gain = 0.000 ; free physical = 301 ; free virtual = 15423
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.281 ; gain = 0.000 ; free physical = 301 ; free virtual = 15423

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3103.309 ; gain = 56.027 ; free physical = 301 ; free virtual = 15423

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 301 ; free virtual = 15423

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 301 ; free virtual = 15423
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 301 ; free virtual = 15423

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 299 ; free virtual = 15421

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 299 ; free virtual = 15421

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 299 ; free virtual = 15421

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 324 ; free virtual = 15447

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 324 ; free virtual = 15447

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 338 ; free virtual = 15461

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 338 ; free virtual = 15461
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 338 ; free virtual = 15460
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 338 ; free virtual = 15460

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 338 ; free virtual = 15460

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 338 ; free virtual = 15460

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 338 ; free virtual = 15460

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 338 ; free virtual = 15460

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 338 ; free virtual = 15461

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 366 ; free virtual = 15488

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 366 ; free virtual = 15488

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 366 ; free virtual = 15488

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 363 ; free virtual = 15485
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 363 ; free virtual = 15485

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 362 ; free virtual = 15484
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 362 ; free virtual = 15484
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 362 ; free virtual = 15484

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 360 ; free virtual = 15483

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 360 ; free virtual = 15483
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 360 ; free virtual = 15483

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 360 ; free virtual = 15483

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 360 ; free virtual = 15483
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 360 ; free virtual = 15483

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 360 ; free virtual = 15483

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 360 ; free virtual = 15483
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 360 ; free virtual = 15483
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3135.324 ; gain = 88.043 ; free physical = 360 ; free virtual = 15483
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 364 ; free virtual = 15486

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 364 ; free virtual = 15486

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 364 ; free virtual = 15486
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 363 ; free virtual = 15486
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 363 ; free virtual = 15486

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 363 ; free virtual = 15486

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 364 ; free virtual = 15487
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 364 ; free virtual = 15487
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 364 ; free virtual = 15487

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 364 ; free virtual = 15487
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 364 ; free virtual = 15487

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 364 ; free virtual = 15487
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 364 ; free virtual = 15487

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 364 ; free virtual = 15487
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 364 ; free virtual = 15487

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 364 ; free virtual = 15487
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 364 ; free virtual = 15487

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 364 ; free virtual = 15487

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 363 ; free virtual = 15486

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 363 ; free virtual = 15486

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 363 ; free virtual = 15486

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 363 ; free virtual = 15486
Total Elapsed time in route_design: 11.08 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 363 ; free virtual = 15486
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 363 ; free virtual = 15486

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.324 ; gain = 0.000 ; free physical = 363 ; free virtual = 15486
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 02:06:41 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 02:06:52 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 209176
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.355 ; gain = 427.832 ; free physical = 948 ; free virtual = 16066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.324 ; gain = 498.801 ; free physical = 864 ; free virtual = 15983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.137 ; gain = 516.613 ; free physical = 864 ; free virtual = 15983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.137 ; gain = 516.613 ; free physical = 864 ; free virtual = 15983
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.137 ; gain = 0.000 ; free physical = 864 ; free virtual = 15983
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.887 ; gain = 0.000 ; free physical = 860 ; free virtual = 15979
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.887 ; gain = 0.000 ; free physical = 860 ; free virtual = 15979
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.887 ; gain = 613.363 ; free physical = 859 ; free virtual = 15978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.891 ; gain = 621.367 ; free physical = 859 ; free virtual = 15978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.891 ; gain = 621.367 ; free physical = 859 ; free virtual = 15978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.891 ; gain = 621.367 ; free physical = 858 ; free virtual = 15977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2311.891 ; gain = 621.367 ; free physical = 854 ; free virtual = 15977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.891 ; gain = 684.367 ; free physical = 767 ; free virtual = 15891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.891 ; gain = 684.367 ; free physical = 767 ; free virtual = 15891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.906 ; gain = 693.383 ; free physical = 759 ; free virtual = 15883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 621 ; free virtual = 15745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 621 ; free virtual = 15745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 621 ; free virtual = 15745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 621 ; free virtual = 15745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 621 ; free virtual = 15745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 621 ; free virtual = 15745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.719 ; gain = 863.195 ; free physical = 621 ; free virtual = 15745
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2553.719 ; gain = 766.445 ; free physical = 621 ; free virtual = 15744
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.727 ; gain = 863.195 ; free physical = 621 ; free virtual = 15744
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.727 ; gain = 0.000 ; free physical = 621 ; free virtual = 15744
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.727 ; gain = 0.000 ; free physical = 723 ; free virtual = 15846
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2553.727 ; gain = 928.734 ; free physical = 723 ; free virtual = 15846
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1889.824; main = 1798.732; forked = 324.885
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4010.246; main = 2553.723; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2571.531 ; gain = 17.805 ; free physical = 720 ; free virtual = 15844

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2745.484 ; gain = 173.953 ; free physical = 571 ; free virtual = 15695

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.391 ; gain = 0.000 ; free physical = 286 ; free virtual = 15410

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.391 ; gain = 0.000 ; free physical = 286 ; free virtual = 15410
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.391 ; gain = 0.000 ; free physical = 286 ; free virtual = 15410

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.391 ; gain = 0.000 ; free physical = 286 ; free virtual = 15410

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.391 ; gain = 0.000 ; free physical = 287 ; free virtual = 15410
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.391 ; gain = 0.000 ; free physical = 287 ; free virtual = 15410

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.391 ; gain = 0.000 ; free physical = 287 ; free virtual = 15410
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.391 ; gain = 0.000 ; free physical = 287 ; free virtual = 15410
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.391 ; gain = 0.000 ; free physical = 286 ; free virtual = 15410
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.391 ; gain = 0.000 ; free physical = 286 ; free virtual = 15410
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.406 ; gain = 32.016 ; free physical = 286 ; free virtual = 15410
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.406 ; gain = 32.016 ; free physical = 286 ; free virtual = 15410
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.406 ; gain = 32.016 ; free physical = 286 ; free virtual = 15410
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.406 ; gain = 32.016 ; free physical = 286 ; free virtual = 15410

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.406 ; gain = 0.000 ; free physical = 286 ; free virtual = 15410
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.406 ; gain = 32.016 ; free physical = 286 ; free virtual = 15410
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.406 ; gain = 32.016 ; free physical = 286 ; free virtual = 15410
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.406 ; gain = 32.016 ; free physical = 286 ; free virtual = 15410

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.406 ; gain = 0.000 ; free physical = 286 ; free virtual = 15410

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.406 ; gain = 0.000 ; free physical = 286 ; free virtual = 15410

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.406 ; gain = 0.000 ; free physical = 286 ; free virtual = 15410
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.406 ; gain = 0.000 ; free physical = 286 ; free virtual = 15410
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.406 ; gain = 0.000 ; free physical = 297 ; free virtual = 15421
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.406 ; gain = 0.000 ; free physical = 297 ; free virtual = 15421
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.406 ; gain = 0.000 ; free physical = 297 ; free virtual = 15421

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.434 ; gain = 56.027 ; free physical = 297 ; free virtual = 15421

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 297 ; free virtual = 15421

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 297 ; free virtual = 15421
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 297 ; free virtual = 15421

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 295 ; free virtual = 15419

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 295 ; free virtual = 15419

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 295 ; free virtual = 15419

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 306 ; free virtual = 15429

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 310 ; free virtual = 15434

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 369 ; free virtual = 15493

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 369 ; free virtual = 15493
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 369 ; free virtual = 15492
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 369 ; free virtual = 15492

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 369 ; free virtual = 15493

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 368 ; free virtual = 15492

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 368 ; free virtual = 15492

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 368 ; free virtual = 15492

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 365 ; free virtual = 15488

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 368 ; free virtual = 15492

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 368 ; free virtual = 15492

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 368 ; free virtual = 15492

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 365 ; free virtual = 15489
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 365 ; free virtual = 15489

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 365 ; free virtual = 15489
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 365 ; free virtual = 15489
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 365 ; free virtual = 15489

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 365 ; free virtual = 15489

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 365 ; free virtual = 15489
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 365 ; free virtual = 15489

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 365 ; free virtual = 15489

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 365 ; free virtual = 15489
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 365 ; free virtual = 15489

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 365 ; free virtual = 15489

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 365 ; free virtual = 15489
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 365 ; free virtual = 15489
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.449 ; gain = 88.043 ; free physical = 365 ; free virtual = 15489
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 366 ; free virtual = 15490

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 366 ; free virtual = 15490

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 366 ; free virtual = 15490
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 365 ; free virtual = 15489
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 365 ; free virtual = 15489

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 365 ; free virtual = 15489

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 365 ; free virtual = 15489
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 365 ; free virtual = 15489
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 365 ; free virtual = 15489

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 365 ; free virtual = 15489
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 365 ; free virtual = 15489

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 365 ; free virtual = 15489
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 365 ; free virtual = 15489

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 365 ; free virtual = 15489
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 365 ; free virtual = 15489

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 365 ; free virtual = 15489
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 365 ; free virtual = 15489

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 365 ; free virtual = 15489

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 365 ; free virtual = 15489

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 365 ; free virtual = 15489

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 365 ; free virtual = 15489

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 365 ; free virtual = 15489
Total Elapsed time in route_design: 11.11 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 365 ; free virtual = 15489
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 365 ; free virtual = 15489

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.449 ; gain = 0.000 ; free physical = 365 ; free virtual = 15489
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 02:07:25 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 02:07:36 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 213228
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.195 ; gain = 427.801 ; free physical = 973 ; free virtual = 16092
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.164 ; gain = 499.770 ; free physical = 887 ; free virtual = 16006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.977 ; gain = 517.582 ; free physical = 887 ; free virtual = 16006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.977 ; gain = 517.582 ; free physical = 887 ; free virtual = 16006
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.977 ; gain = 0.000 ; free physical = 887 ; free virtual = 16006
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.727 ; gain = 0.000 ; free physical = 865 ; free virtual = 15984
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.727 ; gain = 0.000 ; free physical = 865 ; free virtual = 15984
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2302.727 ; gain = 612.332 ; free physical = 872 ; free virtual = 15991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.730 ; gain = 620.336 ; free physical = 872 ; free virtual = 15991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.730 ; gain = 620.336 ; free physical = 872 ; free virtual = 15991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.730 ; gain = 620.336 ; free physical = 870 ; free virtual = 15990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2310.730 ; gain = 620.336 ; free physical = 865 ; free virtual = 15989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.730 ; gain = 684.336 ; free physical = 787 ; free virtual = 15911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.730 ; gain = 684.336 ; free physical = 787 ; free virtual = 15911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.746 ; gain = 693.352 ; free physical = 779 ; free virtual = 15903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 640 ; free virtual = 15764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 640 ; free virtual = 15764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 640 ; free virtual = 15764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 640 ; free virtual = 15764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 640 ; free virtual = 15764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 640 ; free virtual = 15764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.559 ; gain = 864.164 ; free physical = 640 ; free virtual = 15764
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.559 ; gain = 769.414 ; free physical = 640 ; free virtual = 15765
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.566 ; gain = 864.164 ; free physical = 640 ; free virtual = 15765
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.566 ; gain = 0.000 ; free physical = 640 ; free virtual = 15765
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.566 ; gain = 0.000 ; free physical = 760 ; free virtual = 15884
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.566 ; gain = 957.773 ; free physical = 761 ; free virtual = 15886
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1893.144; main = 1798.854; forked = 324.851
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4014.086; main = 2554.562; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2572.371 ; gain = 17.805 ; free physical = 748 ; free virtual = 15872

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2744.184 ; gain = 171.812 ; free physical = 611 ; free virtual = 15735

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.090 ; gain = 0.000 ; free physical = 297 ; free virtual = 15422

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.090 ; gain = 0.000 ; free physical = 296 ; free virtual = 15422
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.090 ; gain = 0.000 ; free physical = 296 ; free virtual = 15422

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.090 ; gain = 0.000 ; free physical = 296 ; free virtual = 15422

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.090 ; gain = 0.000 ; free physical = 296 ; free virtual = 15422
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.090 ; gain = 0.000 ; free physical = 296 ; free virtual = 15422

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3014.090 ; gain = 0.000 ; free physical = 296 ; free virtual = 15422
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3014.090 ; gain = 0.000 ; free physical = 296 ; free virtual = 15422
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.090 ; gain = 0.000 ; free physical = 296 ; free virtual = 15422
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3014.090 ; gain = 0.000 ; free physical = 296 ; free virtual = 15422
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.105 ; gain = 32.016 ; free physical = 296 ; free virtual = 15422
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.105 ; gain = 32.016 ; free physical = 296 ; free virtual = 15422
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.105 ; gain = 32.016 ; free physical = 296 ; free virtual = 15422
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.105 ; gain = 32.016 ; free physical = 296 ; free virtual = 15422

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.105 ; gain = 0.000 ; free physical = 296 ; free virtual = 15422
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.105 ; gain = 32.016 ; free physical = 296 ; free virtual = 15422
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.105 ; gain = 32.016 ; free physical = 296 ; free virtual = 15422
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.105 ; gain = 32.016 ; free physical = 296 ; free virtual = 15422

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.105 ; gain = 0.000 ; free physical = 296 ; free virtual = 15423

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.105 ; gain = 0.000 ; free physical = 296 ; free virtual = 15423

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.105 ; gain = 0.000 ; free physical = 296 ; free virtual = 15423
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.105 ; gain = 0.000 ; free physical = 296 ; free virtual = 15423
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.105 ; gain = 0.000 ; free physical = 299 ; free virtual = 15426
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.105 ; gain = 0.000 ; free physical = 299 ; free virtual = 15426
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.105 ; gain = 0.000 ; free physical = 299 ; free virtual = 15426

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.133 ; gain = 56.027 ; free physical = 299 ; free virtual = 15426

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.148 ; gain = 88.043 ; free physical = 300 ; free virtual = 15426

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.148 ; gain = 88.043 ; free physical = 300 ; free virtual = 15426
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.148 ; gain = 88.043 ; free physical = 300 ; free virtual = 15426

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.148 ; gain = 88.043 ; free physical = 298 ; free virtual = 15424

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.148 ; gain = 88.043 ; free physical = 298 ; free virtual = 15424

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.148 ; gain = 88.043 ; free physical = 298 ; free virtual = 15424

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3142.152 ; gain = 96.047 ; free physical = 309 ; free virtual = 15435

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3142.152 ; gain = 96.047 ; free physical = 351 ; free virtual = 15477

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 355 ; free virtual = 15481

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3142.152 ; gain = 96.047 ; free physical = 355 ; free virtual = 15481
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3142.152 ; gain = 96.047 ; free physical = 354 ; free virtual = 15481
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3142.152 ; gain = 96.047 ; free physical = 354 ; free virtual = 15481

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3142.152 ; gain = 96.047 ; free physical = 354 ; free virtual = 15481

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3142.152 ; gain = 96.047 ; free physical = 354 ; free virtual = 15481

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3142.152 ; gain = 96.047 ; free physical = 354 ; free virtual = 15481

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3142.152 ; gain = 96.047 ; free physical = 354 ; free virtual = 15481

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3142.152 ; gain = 96.047 ; free physical = 352 ; free virtual = 15478

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3142.152 ; gain = 96.047 ; free physical = 342 ; free virtual = 15469

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3142.152 ; gain = 96.047 ; free physical = 342 ; free virtual = 15469

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3142.152 ; gain = 96.047 ; free physical = 342 ; free virtual = 15469

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3142.152 ; gain = 96.047 ; free physical = 340 ; free virtual = 15467
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3142.152 ; gain = 96.047 ; free physical = 340 ; free virtual = 15467

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 340 ; free virtual = 15467
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 340 ; free virtual = 15467
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3142.152 ; gain = 96.047 ; free physical = 340 ; free virtual = 15467

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.152 ; gain = 96.047 ; free physical = 340 ; free virtual = 15467

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.152 ; gain = 96.047 ; free physical = 340 ; free virtual = 15467
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.152 ; gain = 96.047 ; free physical = 340 ; free virtual = 15467

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.152 ; gain = 96.047 ; free physical = 340 ; free virtual = 15467

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.152 ; gain = 96.047 ; free physical = 340 ; free virtual = 15467
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.152 ; gain = 96.047 ; free physical = 340 ; free virtual = 15467

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 340 ; free virtual = 15467

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.152 ; gain = 96.047 ; free physical = 340 ; free virtual = 15467
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.152 ; gain = 96.047 ; free physical = 340 ; free virtual = 15467
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.152 ; gain = 96.047 ; free physical = 340 ; free virtual = 15467
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 339 ; free virtual = 15466

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 339 ; free virtual = 15466

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 339 ; free virtual = 15466
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 331 ; free virtual = 15458
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 325 ; free virtual = 15452

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 325 ; free virtual = 15452

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 325 ; free virtual = 15452
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 325 ; free virtual = 15452
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 325 ; free virtual = 15452

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 325 ; free virtual = 15452
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 325 ; free virtual = 15452

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 325 ; free virtual = 15452
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 325 ; free virtual = 15452

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 325 ; free virtual = 15452
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 325 ; free virtual = 15452

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 325 ; free virtual = 15452
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 325 ; free virtual = 15452

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 325 ; free virtual = 15452

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 325 ; free virtual = 15452

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 325 ; free virtual = 15452

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 325 ; free virtual = 15452

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 325 ; free virtual = 15452
Total Elapsed time in route_design: 11.16 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 325 ; free virtual = 15452
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 325 ; free virtual = 15452

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.152 ; gain = 0.000 ; free physical = 325 ; free virtual = 15452
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 02:08:09 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 02:08:20 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 217285
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.227 ; gain = 426.801 ; free physical = 964 ; free virtual = 16088
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.195 ; gain = 498.770 ; free physical = 876 ; free virtual = 16001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.008 ; gain = 516.582 ; free physical = 873 ; free virtual = 15998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.008 ; gain = 516.582 ; free physical = 873 ; free virtual = 15998
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.008 ; gain = 0.000 ; free physical = 873 ; free virtual = 15998
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.758 ; gain = 0.000 ; free physical = 849 ; free virtual = 15974
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2302.758 ; gain = 0.000 ; free physical = 849 ; free virtual = 15974
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2302.758 ; gain = 611.332 ; free physical = 832 ; free virtual = 15956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.762 ; gain = 619.336 ; free physical = 832 ; free virtual = 15956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.762 ; gain = 619.336 ; free physical = 832 ; free virtual = 15956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.762 ; gain = 619.336 ; free physical = 831 ; free virtual = 15956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2310.762 ; gain = 619.336 ; free physical = 829 ; free virtual = 15958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.762 ; gain = 683.336 ; free physical = 737 ; free virtual = 15866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.762 ; gain = 683.336 ; free physical = 737 ; free virtual = 15866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2392.785 ; gain = 701.359 ; free physical = 721 ; free virtual = 15850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.598 ; gain = 863.172 ; free physical = 588 ; free virtual = 15718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.598 ; gain = 863.172 ; free physical = 588 ; free virtual = 15718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.598 ; gain = 863.172 ; free physical = 588 ; free virtual = 15718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.598 ; gain = 863.172 ; free physical = 588 ; free virtual = 15718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.598 ; gain = 863.172 ; free physical = 588 ; free virtual = 15718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.598 ; gain = 863.172 ; free physical = 588 ; free virtual = 15718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.598 ; gain = 863.172 ; free physical = 588 ; free virtual = 15718
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.598 ; gain = 768.422 ; free physical = 584 ; free virtual = 15714
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.605 ; gain = 863.172 ; free physical = 584 ; free virtual = 15714
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.605 ; gain = 0.000 ; free physical = 584 ; free virtual = 15714
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.605 ; gain = 0.000 ; free physical = 741 ; free virtual = 15872
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.605 ; gain = 960.781 ; free physical = 741 ; free virtual = 15872
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1891.809; main = 1800.752; forked = 324.893
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4018.125; main = 2554.602; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2563.504 ; gain = 8.898 ; free physical = 725 ; free virtual = 15855

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2743.457 ; gain = 179.953 ; free physical = 583 ; free virtual = 15713

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.395 ; gain = 0.000 ; free physical = 295 ; free virtual = 15425

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.395 ; gain = 0.000 ; free physical = 295 ; free virtual = 15425
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.395 ; gain = 0.000 ; free physical = 295 ; free virtual = 15425

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.395 ; gain = 0.000 ; free physical = 295 ; free virtual = 15425

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.395 ; gain = 0.000 ; free physical = 296 ; free virtual = 15426
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.395 ; gain = 0.000 ; free physical = 296 ; free virtual = 15426

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.395 ; gain = 0.000 ; free physical = 294 ; free virtual = 15424
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.395 ; gain = 0.000 ; free physical = 294 ; free virtual = 15424
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.395 ; gain = 0.000 ; free physical = 294 ; free virtual = 15424
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3014.395 ; gain = 0.000 ; free physical = 294 ; free virtual = 15424
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.410 ; gain = 32.016 ; free physical = 294 ; free virtual = 15424
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.410 ; gain = 32.016 ; free physical = 294 ; free virtual = 15424
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.410 ; gain = 32.016 ; free physical = 294 ; free virtual = 15424
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.410 ; gain = 32.016 ; free physical = 294 ; free virtual = 15424

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.410 ; gain = 0.000 ; free physical = 294 ; free virtual = 15424
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.410 ; gain = 32.016 ; free physical = 294 ; free virtual = 15424
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.410 ; gain = 32.016 ; free physical = 294 ; free virtual = 15424
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.410 ; gain = 32.016 ; free physical = 294 ; free virtual = 15424

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.410 ; gain = 0.000 ; free physical = 294 ; free virtual = 15424

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.410 ; gain = 0.000 ; free physical = 294 ; free virtual = 15424

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.410 ; gain = 0.000 ; free physical = 294 ; free virtual = 15424
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.410 ; gain = 0.000 ; free physical = 294 ; free virtual = 15424
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.410 ; gain = 0.000 ; free physical = 303 ; free virtual = 15433
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.410 ; gain = 0.000 ; free physical = 303 ; free virtual = 15433
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.410 ; gain = 0.000 ; free physical = 303 ; free virtual = 15433

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.438 ; gain = 56.027 ; free physical = 302 ; free virtual = 15433

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 302 ; free virtual = 15433

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 302 ; free virtual = 15433
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 302 ; free virtual = 15433

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 300 ; free virtual = 15430

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 300 ; free virtual = 15430

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 300 ; free virtual = 15430

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 322 ; free virtual = 15452

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 323 ; free virtual = 15453

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 341 ; free virtual = 15471

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 341 ; free virtual = 15471
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 341 ; free virtual = 15471
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 341 ; free virtual = 15471

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 341 ; free virtual = 15471

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 341 ; free virtual = 15471

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 341 ; free virtual = 15471

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 341 ; free virtual = 15471

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 340 ; free virtual = 15470

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 351 ; free virtual = 15482

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 351 ; free virtual = 15482

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 351 ; free virtual = 15482

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 348 ; free virtual = 15478
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 348 ; free virtual = 15478

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 348 ; free virtual = 15479
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 348 ; free virtual = 15479
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 348 ; free virtual = 15478

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 337 ; free virtual = 15467

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 337 ; free virtual = 15467
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 337 ; free virtual = 15467

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 337 ; free virtual = 15467

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 337 ; free virtual = 15467
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 337 ; free virtual = 15467

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 337 ; free virtual = 15467

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 337 ; free virtual = 15467
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 337 ; free virtual = 15467
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.453 ; gain = 88.043 ; free physical = 337 ; free virtual = 15467
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 349 ; free virtual = 15479

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 349 ; free virtual = 15479

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 349 ; free virtual = 15479
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 345 ; free virtual = 15475
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 345 ; free virtual = 15475

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 345 ; free virtual = 15475

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 345 ; free virtual = 15475
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 345 ; free virtual = 15475
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 341 ; free virtual = 15472

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 341 ; free virtual = 15472
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 341 ; free virtual = 15472

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 341 ; free virtual = 15472
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 341 ; free virtual = 15472

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 341 ; free virtual = 15472
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 341 ; free virtual = 15472

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 341 ; free virtual = 15472
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 341 ; free virtual = 15472

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 341 ; free virtual = 15472

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 341 ; free virtual = 15472

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 341 ; free virtual = 15472

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 341 ; free virtual = 15472

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 341 ; free virtual = 15472
Total Elapsed time in route_design: 11.22 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 341 ; free virtual = 15472
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 341 ; free virtual = 15472

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.453 ; gain = 0.000 ; free physical = 341 ; free virtual = 15472
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 02:08:53 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 02:09:04 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 221338
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.211 ; gain = 424.832 ; free physical = 912 ; free virtual = 16038
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.180 ; gain = 496.801 ; free physical = 861 ; free virtual = 15987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2205.023 ; gain = 511.645 ; free physical = 861 ; free virtual = 15987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2205.023 ; gain = 511.645 ; free physical = 861 ; free virtual = 15987
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2205.023 ; gain = 0.000 ; free physical = 861 ; free virtual = 15987
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.773 ; gain = 0.000 ; free physical = 838 ; free virtual = 15965
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.773 ; gain = 0.000 ; free physical = 838 ; free virtual = 15965
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2302.773 ; gain = 609.395 ; free physical = 846 ; free virtual = 15972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.777 ; gain = 617.398 ; free physical = 846 ; free virtual = 15972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.777 ; gain = 617.398 ; free physical = 846 ; free virtual = 15972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.777 ; gain = 617.398 ; free physical = 847 ; free virtual = 15975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2310.777 ; gain = 617.398 ; free physical = 851 ; free virtual = 15982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.777 ; gain = 681.398 ; free physical = 774 ; free virtual = 15905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.777 ; gain = 681.398 ; free physical = 774 ; free virtual = 15905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2384.801 ; gain = 691.422 ; free physical = 766 ; free virtual = 15898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.613 ; gain = 861.234 ; free physical = 616 ; free virtual = 15748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.613 ; gain = 861.234 ; free physical = 616 ; free virtual = 15748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.613 ; gain = 861.234 ; free physical = 616 ; free virtual = 15748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.613 ; gain = 861.234 ; free physical = 616 ; free virtual = 15748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.613 ; gain = 861.234 ; free physical = 618 ; free virtual = 15750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.613 ; gain = 861.234 ; free physical = 618 ; free virtual = 15750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.613 ; gain = 861.234 ; free physical = 618 ; free virtual = 15750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2554.613 ; gain = 763.484 ; free physical = 618 ; free virtual = 15750
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2554.621 ; gain = 861.234 ; free physical = 618 ; free virtual = 15750
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.621 ; gain = 0.000 ; free physical = 618 ; free virtual = 15750
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
WARNING: [Vivado 12-2489] -period contains time 1.181641 which will be rounded to 1.182 to ensure it is an integer multiple of 1 picosecond [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.621 ; gain = 0.000 ; free physical = 767 ; free virtual = 15899
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.621 ; gain = 864.211 ; free physical = 767 ; free virtual = 15899
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1887.820; main = 1798.014; forked = 324.881
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4009.141; main = 2554.617; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2572.426 ; gain = 17.805 ; free physical = 753 ; free virtual = 15885

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2743.238 ; gain = 170.812 ; free physical = 623 ; free virtual = 15755

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.145 ; gain = 0.000 ; free physical = 325 ; free virtual = 15457

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.145 ; gain = 0.000 ; free physical = 325 ; free virtual = 15457
Phase 1 Initialization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.145 ; gain = 0.000 ; free physical = 325 ; free virtual = 15457

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.145 ; gain = 0.000 ; free physical = 325 ; free virtual = 15457

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.145 ; gain = 0.000 ; free physical = 325 ; free virtual = 15457
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.145 ; gain = 0.000 ; free physical = 325 ; free virtual = 15457

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.145 ; gain = 0.000 ; free physical = 325 ; free virtual = 15457
Retarget | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.145 ; gain = 0.000 ; free physical = 325 ; free virtual = 15457
Constant propagation | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.145 ; gain = 0.000 ; free physical = 325 ; free virtual = 15457
Phase 5 Sweep | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.145 ; gain = 0.000 ; free physical = 325 ; free virtual = 15457
Sweep | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.160 ; gain = 32.016 ; free physical = 325 ; free virtual = 15457
BUFG optimization | Checksum: 1b5e74b05
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.160 ; gain = 32.016 ; free physical = 325 ; free virtual = 15457
Shift Register Optimization | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.160 ; gain = 32.016 ; free physical = 325 ; free virtual = 15457
Post Processing Netlist | Checksum: 1b5e74b05
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.160 ; gain = 32.016 ; free physical = 325 ; free virtual = 15457

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.160 ; gain = 0.000 ; free physical = 325 ; free virtual = 15457
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.160 ; gain = 32.016 ; free physical = 325 ; free virtual = 15457
Phase 9 Finalization | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.160 ; gain = 32.016 ; free physical = 325 ; free virtual = 15457
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3046.160 ; gain = 32.016 ; free physical = 325 ; free virtual = 15457

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.160 ; gain = 0.000 ; free physical = 325 ; free virtual = 15457

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.160 ; gain = 0.000 ; free physical = 325 ; free virtual = 15457

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.160 ; gain = 0.000 ; free physical = 325 ; free virtual = 15457
Ending Netlist Obfuscation Task | Checksum: 1b5e74b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.160 ; gain = 0.000 ; free physical = 325 ; free virtual = 15457
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.160 ; gain = 0.000 ; free physical = 326 ; free virtual = 15458
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c07878c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.160 ; gain = 0.000 ; free physical = 326 ; free virtual = 15458
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.160 ; gain = 0.000 ; free physical = 326 ; free virtual = 15458

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f6b93e

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.188 ; gain = 56.027 ; free physical = 326 ; free virtual = 15458

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 327 ; free virtual = 15459

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 327 ; free virtual = 15459
Phase 1 Placer Initialization | Checksum: f701fa00

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 327 ; free virtual = 15459

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c87e1c20

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 321 ; free virtual = 15453

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 329 ; free virtual = 15461

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c2bd6719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 329 ; free virtual = 15461

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 329 ; free virtual = 15461

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 329 ; free virtual = 15461

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 341 ; free virtual = 15473

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bd9f27e9

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 341 ; free virtual = 15473
Phase 2.5 Global Place Phase2 | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 341 ; free virtual = 15473
Phase 2 Global Placement | Checksum: 13aa142b8

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 341 ; free virtual = 15473

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114c6120b

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 341 ; free virtual = 15473

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ea4b964

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 341 ; free virtual = 15473

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 341 ; free virtual = 15473

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18f59aa74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 341 ; free virtual = 15473

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ee02f688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 340 ; free virtual = 15472

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfdc37f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 343 ; free virtual = 15476

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfdc37f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 343 ; free virtual = 15476

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfdc37f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 343 ; free virtual = 15476

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 346 ; free virtual = 15478
Phase 3 Detail Placement | Checksum: 16238e1b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 346 ; free virtual = 15478

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f7fd123e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-0.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 112bc69a4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 354 ; free virtual = 15486
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6ab76ef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 354 ; free virtual = 15486
Phase 4.1.1.1 BUFG Insertion | Checksum: f7fd123e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 354 ; free virtual = 15486

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 354 ; free virtual = 15487

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 354 ; free virtual = 15487
Phase 4.1 Post Commit Optimization | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 354 ; free virtual = 15487

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 354 ; free virtual = 15487

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 354 ; free virtual = 15487
Phase 4.3 Placer Reporting | Checksum: 1b562188a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 354 ; free virtual = 15487

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 354 ; free virtual = 15487

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 354 ; free virtual = 15487
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ad7b07e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 354 ; free virtual = 15487
Ending Placer Task | Checksum: ded8738a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.203 ; gain = 88.043 ; free physical = 354 ; free virtual = 15487
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e5ffac7 ConstDB: 0 ShapeSum: ea6192d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9f6b7516 | NumContArr: 29b3293a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 344 ; free virtual = 15478

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 344 ; free virtual = 15478

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e70938a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 344 ; free virtual = 15478
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19f59f786

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 344 ; free virtual = 15478
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.100 | TNS=-0.247 | WHS=-0.071 | THS=-0.246 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 342 ; free virtual = 15476

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a77889f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 342 ; free virtual = 15476

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 342 ; free virtual = 15476
Phase 4 Initial Routing | Checksum: 18fa38d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 342 ; free virtual = 15476
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| clk                | clk               | count_reg[3]/D |
| clk                | clk               | count_reg[1]/D |
| clk                | clk               | count_reg[2]/D |
| clk                | clk               | count_reg[0]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-0.341 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 13a5926a4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 336 ; free virtual = 15470

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.143 | TNS=-0.352 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 336 ; free virtual = 15470
Phase 5 Rip-up And Reroute | Checksum: 2915c11e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 336 ; free virtual = 15470

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24748a8a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 336 ; free virtual = 15470
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 336 ; free virtual = 15470

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 336 ; free virtual = 15470
Phase 6 Delay and Skew Optimization | Checksum: 22574e22d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 336 ; free virtual = 15470

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 336 ; free virtual = 15470
Phase 7 Post Hold Fix | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 336 ; free virtual = 15470

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00073987 %
  Global Horizontal Routing Utilization  = 0.00134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 336 ; free virtual = 15471

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 329 ; free virtual = 15463

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 329 ; free virtual = 15463

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 329 ; free virtual = 15463

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.037 | TNS=-0.070 | WHS=0.212  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2251d5d6e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 329 ; free virtual = 15463
Total Elapsed time in route_design: 11.07 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 329 ; free virtual = 15463
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14d462b11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 329 ; free virtual = 15463

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.203 ; gain = 0.000 ; free physical = 329 ; free virtual = 15463
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 02:09:37 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:28:43 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 228987
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.242 ; gain = 426.832 ; free physical = 499 ; free virtual = 15934
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.211 ; gain = 498.801 ; free physical = 406 ; free virtual = 15841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.023 ; gain = 516.613 ; free physical = 406 ; free virtual = 15841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.023 ; gain = 516.613 ; free physical = 406 ; free virtual = 15841
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.023 ; gain = 0.000 ; free physical = 406 ; free virtual = 15841
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.773 ; gain = 0.000 ; free physical = 393 ; free virtual = 15828
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.773 ; gain = 0.000 ; free physical = 393 ; free virtual = 15828
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.773 ; gain = 612.363 ; free physical = 396 ; free virtual = 15834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.777 ; gain = 620.367 ; free physical = 396 ; free virtual = 15834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.777 ; gain = 620.367 ; free physical = 396 ; free virtual = 15834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.777 ; gain = 620.367 ; free physical = 397 ; free virtual = 15836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
1
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 2 Critical Warnings and 1 Errors encountered.
synth_design failed
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:28:54 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:30:59 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 229202
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2117.801 ; gain = 426.832 ; free physical = 476 ; free virtual = 15915
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.770 ; gain = 498.801 ; free physical = 392 ; free virtual = 15832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.582 ; gain = 516.613 ; free physical = 391 ; free virtual = 15831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.582 ; gain = 516.613 ; free physical = 391 ; free virtual = 15831
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.582 ; gain = 0.000 ; free physical = 391 ; free virtual = 15831
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.332 ; gain = 0.000 ; free physical = 395 ; free virtual = 15835
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.332 ; gain = 0.000 ; free physical = 395 ; free virtual = 15835
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.332 ; gain = 612.363 ; free physical = 395 ; free virtual = 15835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.336 ; gain = 620.367 ; free physical = 395 ; free virtual = 15835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.336 ; gain = 620.367 ; free physical = 395 ; free virtual = 15835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.336 ; gain = 620.367 ; free physical = 395 ; free virtual = 15835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2311.336 ; gain = 620.367 ; free physical = 396 ; free virtual = 15841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.336 ; gain = 681.367 ; free physical = 307 ; free virtual = 15751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.336 ; gain = 681.367 ; free physical = 307 ; free virtual = 15751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2382.352 ; gain = 691.383 ; free physical = 299 ; free virtual = 15743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2552.164 ; gain = 861.195 ; free physical = 164 ; free virtual = 15608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2552.164 ; gain = 861.195 ; free physical = 164 ; free virtual = 15608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2552.164 ; gain = 861.195 ; free physical = 164 ; free virtual = 15608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2552.164 ; gain = 861.195 ; free physical = 164 ; free virtual = 15608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2552.164 ; gain = 861.195 ; free physical = 164 ; free virtual = 15608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2552.164 ; gain = 861.195 ; free physical = 164 ; free virtual = 15608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2552.164 ; gain = 861.195 ; free physical = 164 ; free virtual = 15608
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2552.164 ; gain = 765.445 ; free physical = 164 ; free virtual = 15608
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2552.172 ; gain = 861.195 ; free physical = 162 ; free virtual = 15606
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2552.172 ; gain = 0.000 ; free physical = 161 ; free virtual = 15606
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.191 ; gain = 0.000 ; free physical = 326 ; free virtual = 15771
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2608.191 ; gain = 950.910 ; free physical = 326 ; free virtual = 15771
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1889.395; main = 1796.488; forked = 324.814
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4009.691; main = 2608.195; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2620.066 ; gain = 11.875 ; free physical = 329 ; free virtual = 15774

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2798.879 ; gain = 178.812 ; free physical = 161 ; free virtual = 15606

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.816 ; gain = 0.000 ; free physical = 278 ; free virtual = 15425

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.816 ; gain = 0.000 ; free physical = 278 ; free virtual = 15425
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.816 ; gain = 0.000 ; free physical = 278 ; free virtual = 15425

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.816 ; gain = 0.000 ; free physical = 278 ; free virtual = 15425

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.816 ; gain = 0.000 ; free physical = 278 ; free virtual = 15425
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.816 ; gain = 0.000 ; free physical = 278 ; free virtual = 15425

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.816 ; gain = 0.000 ; free physical = 277 ; free virtual = 15425
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.816 ; gain = 0.000 ; free physical = 277 ; free virtual = 15425
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.816 ; gain = 0.000 ; free physical = 277 ; free virtual = 15425
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3068.816 ; gain = 0.000 ; free physical = 277 ; free virtual = 15425
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.832 ; gain = 32.016 ; free physical = 277 ; free virtual = 15425
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.832 ; gain = 32.016 ; free physical = 277 ; free virtual = 15425
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.832 ; gain = 32.016 ; free physical = 277 ; free virtual = 15425
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.832 ; gain = 32.016 ; free physical = 277 ; free virtual = 15425

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.832 ; gain = 0.000 ; free physical = 277 ; free virtual = 15425
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.832 ; gain = 32.016 ; free physical = 277 ; free virtual = 15425
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.832 ; gain = 32.016 ; free physical = 277 ; free virtual = 15425
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.832 ; gain = 32.016 ; free physical = 277 ; free virtual = 15425

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.832 ; gain = 0.000 ; free physical = 277 ; free virtual = 15425

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.832 ; gain = 0.000 ; free physical = 277 ; free virtual = 15425

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.832 ; gain = 0.000 ; free physical = 277 ; free virtual = 15425
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.832 ; gain = 0.000 ; free physical = 277 ; free virtual = 15425
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.832 ; gain = 0.000 ; free physical = 274 ; free virtual = 15422
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.832 ; gain = 0.000 ; free physical = 274 ; free virtual = 15422
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.832 ; gain = 0.000 ; free physical = 274 ; free virtual = 15422

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3100.832 ; gain = 0.000 ; free physical = 274 ; free virtual = 15422

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b019bf75

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.848 ; gain = 32.016 ; free physical = 274 ; free virtual = 15422

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b019bf75

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.848 ; gain = 32.016 ; free physical = 274 ; free virtual = 15422
Phase 1 Placer Initialization | Checksum: 1b019bf75

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.848 ; gain = 32.016 ; free physical = 274 ; free virtual = 15422

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f4d8de61

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.848 ; gain = 32.016 ; free physical = 277 ; free virtual = 15424

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13b6aadd5

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.848 ; gain = 32.016 ; free physical = 276 ; free virtual = 15424

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13b6aadd5

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.848 ; gain = 32.016 ; free physical = 276 ; free virtual = 15424

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 124f59ddf

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3140.852 ; gain = 40.020 ; free physical = 288 ; free virtual = 15436

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 124f59ddf

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3140.852 ; gain = 40.020 ; free physical = 288 ; free virtual = 15435

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 305 ; free virtual = 15453

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 124f59ddf

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3140.852 ; gain = 40.020 ; free physical = 305 ; free virtual = 15453
Phase 2.5 Global Place Phase2 | Checksum: 186649947

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3140.852 ; gain = 40.020 ; free physical = 304 ; free virtual = 15452
Phase 2 Global Placement | Checksum: 186649947

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3140.852 ; gain = 40.020 ; free physical = 304 ; free virtual = 15452

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 149fd9a6f

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3140.852 ; gain = 40.020 ; free physical = 305 ; free virtual = 15452

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bbea6bf1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3140.852 ; gain = 40.020 ; free physical = 305 ; free virtual = 15453

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 129d091e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3140.852 ; gain = 40.020 ; free physical = 305 ; free virtual = 15453

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 129d091e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3140.852 ; gain = 40.020 ; free physical = 305 ; free virtual = 15453

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2264d7bcc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3140.852 ; gain = 40.020 ; free physical = 310 ; free virtual = 15458

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2264d7bcc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3140.852 ; gain = 40.020 ; free physical = 310 ; free virtual = 15458

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2264d7bcc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3140.852 ; gain = 40.020 ; free physical = 310 ; free virtual = 15458
Phase 3 Detail Placement | Checksum: 2264d7bcc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3140.852 ; gain = 40.020 ; free physical = 310 ; free virtual = 15458

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 261da7574

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.450 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d9dcd87f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 310 ; free virtual = 15458
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 310 ; free virtual = 15458
Phase 4.1.1.1 BUFG Insertion | Checksum: 261da7574

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.852 ; gain = 40.020 ; free physical = 310 ; free virtual = 15458

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.450. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1fdde7a59

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.852 ; gain = 40.020 ; free physical = 310 ; free virtual = 15457

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.852 ; gain = 40.020 ; free physical = 310 ; free virtual = 15457
Phase 4.1 Post Commit Optimization | Checksum: 1fdde7a59

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.852 ; gain = 40.020 ; free physical = 310 ; free virtual = 15457

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fdde7a59

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.852 ; gain = 40.020 ; free physical = 310 ; free virtual = 15457

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1fdde7a59

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3140.852 ; gain = 40.020 ; free physical = 310 ; free virtual = 15457
Phase 4.3 Placer Reporting | Checksum: 1fdde7a59

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3140.852 ; gain = 40.020 ; free physical = 310 ; free virtual = 15457

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 310 ; free virtual = 15457

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3140.852 ; gain = 40.020 ; free physical = 310 ; free virtual = 15457
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d6baf776

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3140.852 ; gain = 40.020 ; free physical = 310 ; free virtual = 15457
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3140.852 ; gain = 40.020 ; free physical = 310 ; free virtual = 15457
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 317 ; free virtual = 15465

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 317 ; free virtual = 15465

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 317 ; free virtual = 15465
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 127dda65c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 317 ; free virtual = 15465
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.365  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 108d3b93c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 313 ; free virtual = 15462

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 108d3b93c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 313 ; free virtual = 15462

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2b0e138ab

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 313 ; free virtual = 15462
Phase 4 Initial Routing | Checksum: 2b0e138ab

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 313 ; free virtual = 15462

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.299  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 19f7c59cc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 313 ; free virtual = 15462
Phase 5 Rip-up And Reroute | Checksum: 19f7c59cc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 313 ; free virtual = 15462

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c2fcacc8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 313 ; free virtual = 15462
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.193  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 1c2fcacc8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 313 ; free virtual = 15462

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1c2fcacc8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 313 ; free virtual = 15462
Phase 6 Delay and Skew Optimization | Checksum: 1c2fcacc8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 313 ; free virtual = 15462

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.193  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1cb8851e6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 313 ; free virtual = 15462
Phase 7 Post Hold Fix | Checksum: 1cb8851e6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 313 ; free virtual = 15462

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1cb8851e6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 313 ; free virtual = 15462

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1cb8851e6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 313 ; free virtual = 15462

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 224844356

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 313 ; free virtual = 15462

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 224844356

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 313 ; free virtual = 15462

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.193  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 224844356

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 313 ; free virtual = 15462
Total Elapsed time in route_design: 11.05 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 313 ; free virtual = 15462
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 313 ; free virtual = 15462

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.852 ; gain = 0.000 ; free physical = 313 ; free virtual = 15462
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:31:31 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:31:42 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 230979
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.211 ; gain = 424.832 ; free physical = 909 ; free virtual = 16052
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.180 ; gain = 496.801 ; free physical = 823 ; free virtual = 15967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.992 ; gain = 514.613 ; free physical = 819 ; free virtual = 15964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.992 ; gain = 514.613 ; free physical = 819 ; free virtual = 15964
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.992 ; gain = 0.000 ; free physical = 819 ; free virtual = 15964
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.742 ; gain = 0.000 ; free physical = 804 ; free virtual = 15948
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2302.742 ; gain = 0.000 ; free physical = 804 ; free virtual = 15948
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2302.742 ; gain = 609.363 ; free physical = 814 ; free virtual = 15959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.746 ; gain = 617.367 ; free physical = 814 ; free virtual = 15959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.746 ; gain = 617.367 ; free physical = 814 ; free virtual = 15959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.746 ; gain = 617.367 ; free physical = 814 ; free virtual = 15959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2310.746 ; gain = 617.367 ; free physical = 811 ; free virtual = 15960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.746 ; gain = 679.367 ; free physical = 714 ; free virtual = 15862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.746 ; gain = 679.367 ; free physical = 714 ; free virtual = 15862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2381.762 ; gain = 688.383 ; free physical = 706 ; free virtual = 15854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.574 ; gain = 858.195 ; free physical = 567 ; free virtual = 15715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.574 ; gain = 858.195 ; free physical = 567 ; free virtual = 15715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.574 ; gain = 858.195 ; free physical = 567 ; free virtual = 15715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.574 ; gain = 858.195 ; free physical = 567 ; free virtual = 15715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.574 ; gain = 858.195 ; free physical = 567 ; free virtual = 15715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.574 ; gain = 858.195 ; free physical = 567 ; free virtual = 15715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.574 ; gain = 858.195 ; free physical = 567 ; free virtual = 15715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.574 ; gain = 763.445 ; free physical = 567 ; free virtual = 15715
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.582 ; gain = 858.195 ; free physical = 567 ; free virtual = 15715
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.582 ; gain = 0.000 ; free physical = 567 ; free virtual = 15715
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.602 ; gain = 0.000 ; free physical = 735 ; free virtual = 15885
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.602 ; gain = 917.191 ; free physical = 735 ; free virtual = 15885
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1891.701; main = 1797.105; forked = 324.814
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4012.102; main = 2607.605; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2619.477 ; gain = 11.875 ; free physical = 726 ; free virtual = 15876

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2798.289 ; gain = 178.812 ; free physical = 569 ; free virtual = 15719

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.195 ; gain = 0.000 ; free physical = 267 ; free virtual = 15417

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.195 ; gain = 0.000 ; free physical = 267 ; free virtual = 15417
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.195 ; gain = 0.000 ; free physical = 267 ; free virtual = 15417

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.195 ; gain = 0.000 ; free physical = 268 ; free virtual = 15418

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.195 ; gain = 0.000 ; free physical = 268 ; free virtual = 15418
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.195 ; gain = 0.000 ; free physical = 268 ; free virtual = 15418

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3068.195 ; gain = 0.000 ; free physical = 268 ; free virtual = 15418
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3068.195 ; gain = 0.000 ; free physical = 268 ; free virtual = 15418
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.195 ; gain = 0.000 ; free physical = 268 ; free virtual = 15418
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3068.195 ; gain = 0.000 ; free physical = 268 ; free virtual = 15418
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.211 ; gain = 32.016 ; free physical = 268 ; free virtual = 15418
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.211 ; gain = 32.016 ; free physical = 268 ; free virtual = 15418
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.211 ; gain = 32.016 ; free physical = 268 ; free virtual = 15418
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.211 ; gain = 32.016 ; free physical = 268 ; free virtual = 15418

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.211 ; gain = 0.000 ; free physical = 268 ; free virtual = 15418
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.211 ; gain = 32.016 ; free physical = 268 ; free virtual = 15418
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.211 ; gain = 32.016 ; free physical = 268 ; free virtual = 15418
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.211 ; gain = 32.016 ; free physical = 268 ; free virtual = 15418

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.211 ; gain = 0.000 ; free physical = 268 ; free virtual = 15418

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.211 ; gain = 0.000 ; free physical = 268 ; free virtual = 15418

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.211 ; gain = 0.000 ; free physical = 268 ; free virtual = 15418
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.211 ; gain = 0.000 ; free physical = 268 ; free virtual = 15418
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.211 ; gain = 0.000 ; free physical = 269 ; free virtual = 15419
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.211 ; gain = 0.000 ; free physical = 269 ; free virtual = 15419
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.211 ; gain = 0.000 ; free physical = 269 ; free virtual = 15419

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3100.211 ; gain = 0.000 ; free physical = 270 ; free virtual = 15420

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c3d20157

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 270 ; free virtual = 15420

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c3d20157

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 270 ; free virtual = 15420
Phase 1 Placer Initialization | Checksum: 1c3d20157

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 270 ; free virtual = 15420

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d1fac22b

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 268 ; free virtual = 15418

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1af71203d

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 269 ; free virtual = 15419

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1af71203d

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 269 ; free virtual = 15419

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 18d90e84a

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3140.230 ; gain = 40.020 ; free physical = 268 ; free virtual = 15418

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 18d90e84a

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3140.230 ; gain = 40.020 ; free physical = 274 ; free virtual = 15424

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 285 ; free virtual = 15435

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 18d90e84a

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3140.230 ; gain = 40.020 ; free physical = 285 ; free virtual = 15435
Phase 2.5 Global Place Phase2 | Checksum: 1d977a4b3

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3140.230 ; gain = 40.020 ; free physical = 299 ; free virtual = 15449
Phase 2 Global Placement | Checksum: 1d977a4b3

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3140.230 ; gain = 40.020 ; free physical = 299 ; free virtual = 15449

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 116ea8efb

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3140.230 ; gain = 40.020 ; free physical = 299 ; free virtual = 15449

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10a55239d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3140.230 ; gain = 40.020 ; free physical = 298 ; free virtual = 15448

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dc76fa32

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3140.230 ; gain = 40.020 ; free physical = 298 ; free virtual = 15448

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dc76fa32

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3140.230 ; gain = 40.020 ; free physical = 298 ; free virtual = 15448

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f4f726c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3140.230 ; gain = 40.020 ; free physical = 300 ; free virtual = 15450

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f4f726c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3140.230 ; gain = 40.020 ; free physical = 300 ; free virtual = 15450

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f4f726c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3140.230 ; gain = 40.020 ; free physical = 300 ; free virtual = 15450
Phase 3 Detail Placement | Checksum: 1f4f726c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3140.230 ; gain = 40.020 ; free physical = 300 ; free virtual = 15450

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 237720c7d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.950 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1af746f88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 300 ; free virtual = 15450
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 300 ; free virtual = 15450
Phase 4.1.1.1 BUFG Insertion | Checksum: 237720c7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3140.230 ; gain = 40.020 ; free physical = 300 ; free virtual = 15450

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.950. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 27a7918b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3140.230 ; gain = 40.020 ; free physical = 300 ; free virtual = 15450

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3140.230 ; gain = 40.020 ; free physical = 300 ; free virtual = 15450
Phase 4.1 Post Commit Optimization | Checksum: 27a7918b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3140.230 ; gain = 40.020 ; free physical = 300 ; free virtual = 15450

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 27a7918b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3140.230 ; gain = 40.020 ; free physical = 300 ; free virtual = 15450

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 27a7918b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3140.230 ; gain = 40.020 ; free physical = 300 ; free virtual = 15450
Phase 4.3 Placer Reporting | Checksum: 27a7918b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3140.230 ; gain = 40.020 ; free physical = 300 ; free virtual = 15450

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 300 ; free virtual = 15450

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3140.230 ; gain = 40.020 ; free physical = 300 ; free virtual = 15450
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2535595d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3140.230 ; gain = 40.020 ; free physical = 300 ; free virtual = 15450
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3140.230 ; gain = 40.020 ; free physical = 300 ; free virtual = 15450
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 284 ; free virtual = 15434

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 284 ; free virtual = 15434

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 284 ; free virtual = 15434
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c5433301

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 286 ; free virtual = 15436
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.865  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 13739bf1d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 286 ; free virtual = 15436

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 13739bf1d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 286 ; free virtual = 15436

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2827f2a0c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 286 ; free virtual = 15436
Phase 4 Initial Routing | Checksum: 2827f2a0c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 286 ; free virtual = 15436

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.799  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 153ad17dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 286 ; free virtual = 15436
Phase 5 Rip-up And Reroute | Checksum: 153ad17dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 286 ; free virtual = 15436

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14944c9dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 286 ; free virtual = 15436
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.693  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 14944c9dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 286 ; free virtual = 15436

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 14944c9dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 286 ; free virtual = 15436
Phase 6 Delay and Skew Optimization | Checksum: 14944c9dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 286 ; free virtual = 15436

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.693  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 140b034cf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 286 ; free virtual = 15436
Phase 7 Post Hold Fix | Checksum: 140b034cf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 286 ; free virtual = 15436

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 140b034cf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 286 ; free virtual = 15436

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 140b034cf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 286 ; free virtual = 15436

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 199ac263f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 286 ; free virtual = 15436

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 199ac263f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 286 ; free virtual = 15436

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.693  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 199ac263f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 286 ; free virtual = 15436
Total Elapsed time in route_design: 11.12 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 286 ; free virtual = 15436
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 286 ; free virtual = 15436

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.230 ; gain = 0.000 ; free physical = 286 ; free virtual = 15436
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:32:14 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:32:25 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 232753
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.195 ; gain = 427.801 ; free physical = 880 ; free virtual = 16028
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.164 ; gain = 499.770 ; free physical = 792 ; free virtual = 15941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.977 ; gain = 517.582 ; free physical = 788 ; free virtual = 15937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.977 ; gain = 517.582 ; free physical = 788 ; free virtual = 15937
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.977 ; gain = 0.000 ; free physical = 788 ; free virtual = 15937
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.727 ; gain = 0.000 ; free physical = 777 ; free virtual = 15926
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.727 ; gain = 0.000 ; free physical = 777 ; free virtual = 15926
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.727 ; gain = 613.332 ; free physical = 774 ; free virtual = 15923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.730 ; gain = 621.336 ; free physical = 774 ; free virtual = 15923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.730 ; gain = 621.336 ; free physical = 774 ; free virtual = 15923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.730 ; gain = 621.336 ; free physical = 774 ; free virtual = 15923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2311.730 ; gain = 621.336 ; free physical = 771 ; free virtual = 15924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.730 ; gain = 682.336 ; free physical = 680 ; free virtual = 15834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.730 ; gain = 682.336 ; free physical = 680 ; free virtual = 15834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2381.746 ; gain = 691.352 ; free physical = 672 ; free virtual = 15826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 861.164 ; free physical = 534 ; free virtual = 15688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 861.164 ; free physical = 534 ; free virtual = 15688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 861.164 ; free physical = 534 ; free virtual = 15688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 861.164 ; free physical = 534 ; free virtual = 15688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 861.164 ; free physical = 534 ; free virtual = 15688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 861.164 ; free physical = 534 ; free virtual = 15688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 861.164 ; free physical = 534 ; free virtual = 15688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.559 ; gain = 765.414 ; free physical = 534 ; free virtual = 15688
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.566 ; gain = 861.164 ; free physical = 534 ; free virtual = 15688
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.566 ; gain = 0.000 ; free physical = 533 ; free virtual = 15687
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.586 ; gain = 0.000 ; free physical = 701 ; free virtual = 15855
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.586 ; gain = 1010.793 ; free physical = 702 ; free virtual = 15856
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1891.011; main = 1797.234; forked = 324.851
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4012.082; main = 2607.590; forked = 1557.332
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2622.430 ; gain = 14.844 ; free physical = 699 ; free virtual = 15853

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2798.242 ; gain = 175.812 ; free physical = 547 ; free virtual = 15701

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 259 ; free virtual = 15414
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 259 ; free virtual = 15414
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 259 ; free virtual = 15414
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 259 ; free virtual = 15414
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.195 ; gain = 32.016 ; free physical = 259 ; free virtual = 15414
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.195 ; gain = 32.016 ; free physical = 259 ; free virtual = 15414
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.195 ; gain = 32.016 ; free physical = 259 ; free virtual = 15414
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.195 ; gain = 32.016 ; free physical = 259 ; free virtual = 15414

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 259 ; free virtual = 15414
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.195 ; gain = 32.016 ; free physical = 259 ; free virtual = 15414
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.195 ; gain = 32.016 ; free physical = 259 ; free virtual = 15414
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.195 ; gain = 32.016 ; free physical = 259 ; free virtual = 15414

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 259 ; free virtual = 15413

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 259 ; free virtual = 15413

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 259 ; free virtual = 15413
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 259 ; free virtual = 15413
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 256 ; free virtual = 15410
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 256 ; free virtual = 15410
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 256 ; free virtual = 15410

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 255 ; free virtual = 15409

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb886530

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 255 ; free virtual = 15409

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 255 ; free virtual = 15409
Phase 1 Placer Initialization | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 255 ; free virtual = 15409

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14840651e

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 255 ; free virtual = 15409

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f0023492

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 254 ; free virtual = 15408

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f0023492

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 254 ; free virtual = 15408

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3141.215 ; gain = 40.020 ; free physical = 254 ; free virtual = 15408

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3141.215 ; gain = 40.020 ; free physical = 254 ; free virtual = 15408

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 267 ; free virtual = 15421

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3141.215 ; gain = 40.020 ; free physical = 267 ; free virtual = 15421
Phase 2.5 Global Place Phase2 | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3141.215 ; gain = 40.020 ; free physical = 267 ; free virtual = 15421
Phase 2 Global Placement | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3141.215 ; gain = 40.020 ; free physical = 267 ; free virtual = 15421

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109bf0522

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3141.215 ; gain = 40.020 ; free physical = 266 ; free virtual = 15420

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170ed8c7d

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3141.215 ; gain = 40.020 ; free physical = 265 ; free virtual = 15419

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3141.215 ; gain = 40.020 ; free physical = 265 ; free virtual = 15419

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3141.215 ; gain = 40.020 ; free physical = 265 ; free virtual = 15419

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3141.215 ; gain = 40.020 ; free physical = 277 ; free virtual = 15431

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3141.215 ; gain = 40.020 ; free physical = 277 ; free virtual = 15431

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3141.215 ; gain = 40.020 ; free physical = 277 ; free virtual = 15431
Phase 3 Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3141.215 ; gain = 40.020 ; free physical = 277 ; free virtual = 15431

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2442dd051

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc30335c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 277 ; free virtual = 15431
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 277 ; free virtual = 15431
Phase 4.1.1.1 BUFG Insertion | Checksum: 2442dd051

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3141.215 ; gain = 40.020 ; free physical = 277 ; free virtual = 15431

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.000. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3141.215 ; gain = 40.020 ; free physical = 277 ; free virtual = 15431

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3141.215 ; gain = 40.020 ; free physical = 277 ; free virtual = 15431
Phase 4.1 Post Commit Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3141.215 ; gain = 40.020 ; free physical = 277 ; free virtual = 15431

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3141.215 ; gain = 40.020 ; free physical = 277 ; free virtual = 15431

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3141.215 ; gain = 40.020 ; free physical = 277 ; free virtual = 15431
Phase 4.3 Placer Reporting | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3141.215 ; gain = 40.020 ; free physical = 277 ; free virtual = 15431

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 277 ; free virtual = 15431

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3141.215 ; gain = 40.020 ; free physical = 277 ; free virtual = 15431
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3f75b5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3141.215 ; gain = 40.020 ; free physical = 277 ; free virtual = 15431
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3141.215 ; gain = 40.020 ; free physical = 277 ; free virtual = 15431
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 195979216

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.915  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e7e478da

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: e7e478da

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 293d37849

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414
Phase 4 Initial Routing | Checksum: 293d37849

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414
Phase 5 Rip-up And Reroute | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414
Phase 6 Delay and Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414
Phase 7 Post Hold Fix | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414
Total Elapsed time in route_design: 10.99 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.215 ; gain = 0.000 ; free physical = 260 ; free virtual = 15414
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:32:56 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:33:07 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 234529
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.320 ; gain = 427.801 ; free physical = 899 ; free virtual = 16049
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.289 ; gain = 498.770 ; free physical = 799 ; free virtual = 15950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.102 ; gain = 516.582 ; free physical = 795 ; free virtual = 15946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.102 ; gain = 516.582 ; free physical = 795 ; free virtual = 15946
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.102 ; gain = 0.000 ; free physical = 795 ; free virtual = 15946
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.852 ; gain = 0.000 ; free physical = 785 ; free virtual = 15935
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.852 ; gain = 0.000 ; free physical = 785 ; free virtual = 15935
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.852 ; gain = 614.332 ; free physical = 800 ; free virtual = 15951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.855 ; gain = 622.336 ; free physical = 800 ; free virtual = 15951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.855 ; gain = 622.336 ; free physical = 800 ; free virtual = 15951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.855 ; gain = 622.336 ; free physical = 800 ; free virtual = 15952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.855 ; gain = 622.336 ; free physical = 796 ; free virtual = 15951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2371.855 ; gain = 681.336 ; free physical = 710 ; free virtual = 15866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2372.855 ; gain = 682.336 ; free physical = 710 ; free virtual = 15866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2381.871 ; gain = 691.352 ; free physical = 702 ; free virtual = 15858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.684 ; gain = 861.164 ; free physical = 572 ; free virtual = 15727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.684 ; gain = 861.164 ; free physical = 572 ; free virtual = 15727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.684 ; gain = 861.164 ; free physical = 572 ; free virtual = 15727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.684 ; gain = 861.164 ; free physical = 572 ; free virtual = 15727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.684 ; gain = 861.164 ; free physical = 572 ; free virtual = 15728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.684 ; gain = 861.164 ; free physical = 572 ; free virtual = 15728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.684 ; gain = 861.164 ; free physical = 572 ; free virtual = 15728
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.684 ; gain = 763.414 ; free physical = 572 ; free virtual = 15728
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.691 ; gain = 861.164 ; free physical = 572 ; free virtual = 15728
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.691 ; gain = 0.000 ; free physical = 582 ; free virtual = 15738
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.711 ; gain = 0.000 ; free physical = 733 ; free virtual = 15889
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.711 ; gain = 982.723 ; free physical = 732 ; free virtual = 15888
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1862.934; main = 1796.300; forked = 324.882
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3984.211; main = 2607.715; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2619.586 ; gain = 11.875 ; free physical = 730 ; free virtual = 15885

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2798.398 ; gain = 178.812 ; free physical = 581 ; free virtual = 15737

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 287 ; free virtual = 15443

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 287 ; free virtual = 15443
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 287 ; free virtual = 15443

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 287 ; free virtual = 15443

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 287 ; free virtual = 15444
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 287 ; free virtual = 15444

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 287 ; free virtual = 15444
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 287 ; free virtual = 15444
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 287 ; free virtual = 15444
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 287 ; free virtual = 15444
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.320 ; gain = 32.016 ; free physical = 287 ; free virtual = 15444
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.320 ; gain = 32.016 ; free physical = 287 ; free virtual = 15444
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.320 ; gain = 32.016 ; free physical = 287 ; free virtual = 15444
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.320 ; gain = 32.016 ; free physical = 287 ; free virtual = 15444

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 287 ; free virtual = 15444
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.320 ; gain = 32.016 ; free physical = 287 ; free virtual = 15444
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.320 ; gain = 32.016 ; free physical = 287 ; free virtual = 15444
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.320 ; gain = 32.016 ; free physical = 287 ; free virtual = 15444

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 287 ; free virtual = 15444

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 287 ; free virtual = 15444

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 287 ; free virtual = 15444
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 287 ; free virtual = 15444
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 286 ; free virtual = 15443
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 286 ; free virtual = 15443
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 286 ; free virtual = 15443

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 286 ; free virtual = 15443

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb886530

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 286 ; free virtual = 15443

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 286 ; free virtual = 15443
Phase 1 Placer Initialization | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 286 ; free virtual = 15443

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14840651e

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 285 ; free virtual = 15442

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f0023492

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 285 ; free virtual = 15442

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f0023492

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 285 ; free virtual = 15442

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 278 ; free virtual = 15435

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 279 ; free virtual = 15436

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 296 ; free virtual = 15453

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 296 ; free virtual = 15453
Phase 2.5 Global Place Phase2 | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 297 ; free virtual = 15454
Phase 2 Global Placement | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 297 ; free virtual = 15454

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109bf0522

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 297 ; free virtual = 15454

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170ed8c7d

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 297 ; free virtual = 15454

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 297 ; free virtual = 15454

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 297 ; free virtual = 15454

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 297 ; free virtual = 15454

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 297 ; free virtual = 15454

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 297 ; free virtual = 15454
Phase 3 Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 297 ; free virtual = 15454

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2442dd051

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc30335c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 301 ; free virtual = 15458
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 301 ; free virtual = 15458
Phase 4.1.1.1 BUFG Insertion | Checksum: 2442dd051

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 301 ; free virtual = 15458

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.000. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 301 ; free virtual = 15458

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 301 ; free virtual = 15458
Phase 4.1 Post Commit Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 301 ; free virtual = 15458

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 301 ; free virtual = 15458

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 301 ; free virtual = 15458
Phase 4.3 Placer Reporting | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 301 ; free virtual = 15458

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 301 ; free virtual = 15458

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 301 ; free virtual = 15458
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3f75b5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 301 ; free virtual = 15458
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 301 ; free virtual = 15458
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 195979216

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.915  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460
Phase 4 Initial Routing | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460
Phase 5 Rip-up And Reroute | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460
Phase 6 Delay and Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460
Phase 7 Post Hold Fix | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460
Total Elapsed time in route_design: 11.43 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 303 ; free virtual = 15460
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:33:40 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:33:51 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 236306
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.195 ; gain = 426.801 ; free physical = 852 ; free virtual = 16004
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.164 ; gain = 498.770 ; free physical = 764 ; free virtual = 15917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.977 ; gain = 516.582 ; free physical = 762 ; free virtual = 15915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.977 ; gain = 516.582 ; free physical = 762 ; free virtual = 15915
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.977 ; gain = 0.000 ; free physical = 762 ; free virtual = 15915
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.727 ; gain = 0.000 ; free physical = 735 ; free virtual = 15890
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.727 ; gain = 0.000 ; free physical = 735 ; free virtual = 15890
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.727 ; gain = 613.332 ; free physical = 764 ; free virtual = 15919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.730 ; gain = 621.336 ; free physical = 764 ; free virtual = 15919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.730 ; gain = 621.336 ; free physical = 764 ; free virtual = 15919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.730 ; gain = 621.336 ; free physical = 764 ; free virtual = 15920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.730 ; gain = 621.336 ; free physical = 762 ; free virtual = 15922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.730 ; gain = 681.336 ; free physical = 669 ; free virtual = 15829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.730 ; gain = 681.336 ; free physical = 669 ; free virtual = 15829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2381.746 ; gain = 690.352 ; free physical = 661 ; free virtual = 15821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 860.164 ; free physical = 523 ; free virtual = 15683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 860.164 ; free physical = 523 ; free virtual = 15683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 860.164 ; free physical = 523 ; free virtual = 15683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 860.164 ; free physical = 523 ; free virtual = 15683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 860.164 ; free physical = 523 ; free virtual = 15683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 860.164 ; free physical = 523 ; free virtual = 15683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 860.164 ; free physical = 523 ; free virtual = 15683
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.559 ; gain = 763.414 ; free physical = 523 ; free virtual = 15683
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.566 ; gain = 860.164 ; free physical = 523 ; free virtual = 15683
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.566 ; gain = 0.000 ; free physical = 523 ; free virtual = 15683
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.586 ; gain = 0.000 ; free physical = 682 ; free virtual = 15842
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.586 ; gain = 1010.793 ; free physical = 682 ; free virtual = 15842
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1875.313; main = 1796.531; forked = 324.825
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3996.082; main = 2607.590; forked = 1557.332
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2622.430 ; gain = 14.844 ; free physical = 675 ; free virtual = 15835

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2801.211 ; gain = 178.781 ; free physical = 500 ; free virtual = 15664

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.180 ; gain = 0.000 ; free physical = 197 ; free virtual = 15361

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.180 ; gain = 0.000 ; free physical = 197 ; free virtual = 15361
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.180 ; gain = 0.000 ; free physical = 197 ; free virtual = 15361

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.180 ; gain = 0.000 ; free physical = 197 ; free virtual = 15360

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.180 ; gain = 0.000 ; free physical = 197 ; free virtual = 15360
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.180 ; gain = 0.000 ; free physical = 197 ; free virtual = 15360

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3068.180 ; gain = 0.000 ; free physical = 197 ; free virtual = 15360
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3068.180 ; gain = 0.000 ; free physical = 197 ; free virtual = 15360
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.180 ; gain = 0.000 ; free physical = 197 ; free virtual = 15360
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3068.180 ; gain = 0.000 ; free physical = 197 ; free virtual = 15360
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.195 ; gain = 32.016 ; free physical = 197 ; free virtual = 15360
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.195 ; gain = 32.016 ; free physical = 197 ; free virtual = 15360
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.195 ; gain = 32.016 ; free physical = 197 ; free virtual = 15360
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.195 ; gain = 32.016 ; free physical = 197 ; free virtual = 15360

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.195 ; gain = 0.000 ; free physical = 197 ; free virtual = 15360
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.195 ; gain = 32.016 ; free physical = 197 ; free virtual = 15360
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.195 ; gain = 32.016 ; free physical = 197 ; free virtual = 15360
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.195 ; gain = 32.016 ; free physical = 197 ; free virtual = 15360

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.195 ; gain = 0.000 ; free physical = 197 ; free virtual = 15360

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.195 ; gain = 0.000 ; free physical = 197 ; free virtual = 15360

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.195 ; gain = 0.000 ; free physical = 197 ; free virtual = 15360
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.195 ; gain = 0.000 ; free physical = 197 ; free virtual = 15360
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.195 ; gain = 0.000 ; free physical = 196 ; free virtual = 15360
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.195 ; gain = 0.000 ; free physical = 196 ; free virtual = 15360
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.195 ; gain = 0.000 ; free physical = 196 ; free virtual = 15360

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3100.195 ; gain = 0.000 ; free physical = 196 ; free virtual = 15360

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 196 ; free virtual = 15360

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 196 ; free virtual = 15360
Phase 1 Placer Initialization | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 196 ; free virtual = 15360

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14840651e

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 203 ; free virtual = 15367

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f0023492

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 203 ; free virtual = 15366

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f0023492

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 203 ; free virtual = 15366

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 220 ; free virtual = 15384

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 220 ; free virtual = 15384

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 239 ; free virtual = 15402

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 239 ; free virtual = 15402
Phase 2.5 Global Place Phase2 | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 239 ; free virtual = 15402
Phase 2 Global Placement | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 239 ; free virtual = 15402

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109bf0522

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 238 ; free virtual = 15402

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170ed8c7d

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 238 ; free virtual = 15402

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 238 ; free virtual = 15402

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 238 ; free virtual = 15402

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 242 ; free virtual = 15405

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 242 ; free virtual = 15405

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 242 ; free virtual = 15405
Phase 3 Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 242 ; free virtual = 15405

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2442dd051

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc30335c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 242 ; free virtual = 15405
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 242 ; free virtual = 15405
Phase 4.1.1.1 BUFG Insertion | Checksum: 2442dd051

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 242 ; free virtual = 15405

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.000. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 242 ; free virtual = 15405

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 242 ; free virtual = 15405
Phase 4.1 Post Commit Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 242 ; free virtual = 15405

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 242 ; free virtual = 15405

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 242 ; free virtual = 15405
Phase 4.3 Placer Reporting | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 242 ; free virtual = 15405

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 242 ; free virtual = 15405

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 242 ; free virtual = 15405
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3f75b5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 242 ; free virtual = 15405
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.211 ; gain = 32.016 ; free physical = 242 ; free virtual = 15405
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 265 ; free virtual = 15429

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 265 ; free virtual = 15429

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 265 ; free virtual = 15429
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 195979216

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 265 ; free virtual = 15428
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.915  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 265 ; free virtual = 15428

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 265 ; free virtual = 15428

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 265 ; free virtual = 15428
Phase 4 Initial Routing | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 265 ; free virtual = 15428

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 265 ; free virtual = 15428
Phase 5 Rip-up And Reroute | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 265 ; free virtual = 15428

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 265 ; free virtual = 15428
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 265 ; free virtual = 15428

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 265 ; free virtual = 15428
Phase 6 Delay and Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 265 ; free virtual = 15428

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 265 ; free virtual = 15428
Phase 7 Post Hold Fix | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 265 ; free virtual = 15428

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 265 ; free virtual = 15428

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 265 ; free virtual = 15428

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 265 ; free virtual = 15428

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 265 ; free virtual = 15428

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 265 ; free virtual = 15428
Total Elapsed time in route_design: 11.12 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 265 ; free virtual = 15428
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 265 ; free virtual = 15428

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.211 ; gain = 0.000 ; free physical = 265 ; free virtual = 15428
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:34:23 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:34:34 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 238166
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.352 ; gain = 427.832 ; free physical = 628 ; free virtual = 15810
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.320 ; gain = 498.801 ; free physical = 693 ; free virtual = 15860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.133 ; gain = 516.613 ; free physical = 689 ; free virtual = 15856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.133 ; gain = 516.613 ; free physical = 689 ; free virtual = 15856
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.133 ; gain = 0.000 ; free physical = 689 ; free virtual = 15856
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.883 ; gain = 0.000 ; free physical = 691 ; free virtual = 15858
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.883 ; gain = 0.000 ; free physical = 691 ; free virtual = 15858
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.883 ; gain = 613.363 ; free physical = 702 ; free virtual = 15869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.887 ; gain = 621.367 ; free physical = 702 ; free virtual = 15869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.887 ; gain = 621.367 ; free physical = 702 ; free virtual = 15869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.887 ; gain = 621.367 ; free physical = 702 ; free virtual = 15870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2311.887 ; gain = 621.367 ; free physical = 704 ; free virtual = 15877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2371.887 ; gain = 681.367 ; free physical = 630 ; free virtual = 15803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2371.887 ; gain = 681.367 ; free physical = 630 ; free virtual = 15803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2381.902 ; gain = 691.383 ; free physical = 623 ; free virtual = 15795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.715 ; gain = 861.195 ; free physical = 495 ; free virtual = 15667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.715 ; gain = 861.195 ; free physical = 495 ; free virtual = 15667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.715 ; gain = 861.195 ; free physical = 495 ; free virtual = 15667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.715 ; gain = 861.195 ; free physical = 495 ; free virtual = 15667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.715 ; gain = 861.195 ; free physical = 495 ; free virtual = 15667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.715 ; gain = 861.195 ; free physical = 495 ; free virtual = 15667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.715 ; gain = 861.195 ; free physical = 495 ; free virtual = 15667
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.715 ; gain = 764.445 ; free physical = 495 ; free virtual = 15667
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.723 ; gain = 861.195 ; free physical = 495 ; free virtual = 15667
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.723 ; gain = 0.000 ; free physical = 495 ; free virtual = 15667
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.742 ; gain = 0.000 ; free physical = 650 ; free virtual = 15823
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.742 ; gain = 982.754 ; free physical = 650 ; free virtual = 15823
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1832.623; main = 1797.133; forked = 324.840
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3953.238; main = 2607.746; forked = 1557.332
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2619.617 ; gain = 11.875 ; free physical = 644 ; free virtual = 15817

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2798.430 ; gain = 178.812 ; free physical = 511 ; free virtual = 15685

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.367 ; gain = 0.000 ; free physical = 325 ; free virtual = 15496

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.367 ; gain = 0.000 ; free physical = 325 ; free virtual = 15496
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.367 ; gain = 0.000 ; free physical = 325 ; free virtual = 15496

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.367 ; gain = 0.000 ; free physical = 325 ; free virtual = 15496

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.367 ; gain = 0.000 ; free physical = 325 ; free virtual = 15496
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.367 ; gain = 0.000 ; free physical = 325 ; free virtual = 15496

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.367 ; gain = 0.000 ; free physical = 325 ; free virtual = 15496
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.367 ; gain = 0.000 ; free physical = 325 ; free virtual = 15496
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.367 ; gain = 0.000 ; free physical = 325 ; free virtual = 15496
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.367 ; gain = 0.000 ; free physical = 326 ; free virtual = 15497
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.383 ; gain = 32.016 ; free physical = 323 ; free virtual = 15494
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.383 ; gain = 32.016 ; free physical = 323 ; free virtual = 15494
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.383 ; gain = 32.016 ; free physical = 323 ; free virtual = 15494
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.383 ; gain = 32.016 ; free physical = 323 ; free virtual = 15494

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.383 ; gain = 0.000 ; free physical = 323 ; free virtual = 15494
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.383 ; gain = 32.016 ; free physical = 323 ; free virtual = 15494
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.383 ; gain = 32.016 ; free physical = 323 ; free virtual = 15494
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.383 ; gain = 32.016 ; free physical = 323 ; free virtual = 15494

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.383 ; gain = 0.000 ; free physical = 321 ; free virtual = 15492

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.383 ; gain = 0.000 ; free physical = 321 ; free virtual = 15492

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.383 ; gain = 0.000 ; free physical = 321 ; free virtual = 15492
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.383 ; gain = 0.000 ; free physical = 321 ; free virtual = 15492
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.383 ; gain = 0.000 ; free physical = 316 ; free virtual = 15487
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.383 ; gain = 0.000 ; free physical = 316 ; free virtual = 15487
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.383 ; gain = 0.000 ; free physical = 316 ; free virtual = 15487

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3100.383 ; gain = 0.000 ; free physical = 316 ; free virtual = 15487

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 316 ; free virtual = 15488

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 316 ; free virtual = 15488
Phase 1 Placer Initialization | Checksum: 1eb886530

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 316 ; free virtual = 15488

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14840651e

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 315 ; free virtual = 15486

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f0023492

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 314 ; free virtual = 15485

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f0023492

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 314 ; free virtual = 15485

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 312 ; free virtual = 15483

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 312 ; free virtual = 15483

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 332 ; free virtual = 15504

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 332 ; free virtual = 15504
Phase 2.5 Global Place Phase2 | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 332 ; free virtual = 15503
Phase 2 Global Placement | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 332 ; free virtual = 15503

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109bf0522

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 330 ; free virtual = 15501

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170ed8c7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 330 ; free virtual = 15501

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 330 ; free virtual = 15501

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 330 ; free virtual = 15501

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 330 ; free virtual = 15501

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 330 ; free virtual = 15501

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 330 ; free virtual = 15501
Phase 3 Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 330 ; free virtual = 15501

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2442dd051

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc30335c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 330 ; free virtual = 15501
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 330 ; free virtual = 15501
Phase 4.1.1.1 BUFG Insertion | Checksum: 2442dd051

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 330 ; free virtual = 15501

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.000. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 330 ; free virtual = 15501

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 330 ; free virtual = 15501
Phase 4.1 Post Commit Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 330 ; free virtual = 15501

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 330 ; free virtual = 15501

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 330 ; free virtual = 15501
Phase 4.3 Placer Reporting | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 330 ; free virtual = 15501

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 330 ; free virtual = 15501

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 330 ; free virtual = 15501
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3f75b5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 330 ; free virtual = 15501
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 330 ; free virtual = 15501
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 242 ; free virtual = 15417

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 242 ; free virtual = 15417

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 242 ; free virtual = 15417
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 195979216

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 241 ; free virtual = 15416
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.915  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 241 ; free virtual = 15416

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 241 ; free virtual = 15416

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 241 ; free virtual = 15416
Phase 4 Initial Routing | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 241 ; free virtual = 15416

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 241 ; free virtual = 15416
Phase 5 Rip-up And Reroute | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 241 ; free virtual = 15416

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 241 ; free virtual = 15416
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 241 ; free virtual = 15416

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 241 ; free virtual = 15416
Phase 6 Delay and Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 241 ; free virtual = 15416

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 241 ; free virtual = 15416
Phase 7 Post Hold Fix | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 241 ; free virtual = 15416

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 241 ; free virtual = 15416

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 241 ; free virtual = 15416

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 241 ; free virtual = 15416

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 241 ; free virtual = 15416

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 241 ; free virtual = 15416
Total Elapsed time in route_design: 11.49 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 241 ; free virtual = 15416
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 241 ; free virtual = 15416

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 241 ; free virtual = 15416
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:35:07 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:35:18 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 240021
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.215 ; gain = 428.797 ; free physical = 830 ; free virtual = 16000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.184 ; gain = 500.766 ; free physical = 737 ; free virtual = 15908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2205.027 ; gain = 515.609 ; free physical = 745 ; free virtual = 15916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2205.027 ; gain = 515.609 ; free physical = 745 ; free virtual = 15916
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2205.027 ; gain = 0.000 ; free physical = 745 ; free virtual = 15916
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.777 ; gain = 0.000 ; free physical = 747 ; free virtual = 15918
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2302.777 ; gain = 0.000 ; free physical = 747 ; free virtual = 15918
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2302.777 ; gain = 613.359 ; free physical = 755 ; free virtual = 15926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.781 ; gain = 621.363 ; free physical = 755 ; free virtual = 15926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.781 ; gain = 621.363 ; free physical = 755 ; free virtual = 15926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2310.781 ; gain = 621.363 ; free physical = 853 ; free virtual = 16026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2310.781 ; gain = 621.363 ; free physical = 852 ; free virtual = 16028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2371.781 ; gain = 682.363 ; free physical = 758 ; free virtual = 15936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2371.781 ; gain = 682.363 ; free physical = 758 ; free virtual = 15936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2380.797 ; gain = 691.379 ; free physical = 750 ; free virtual = 15929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2550.609 ; gain = 861.191 ; free physical = 602 ; free virtual = 15781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2550.609 ; gain = 861.191 ; free physical = 602 ; free virtual = 15781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2550.609 ; gain = 861.191 ; free physical = 602 ; free virtual = 15781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2550.609 ; gain = 861.191 ; free physical = 602 ; free virtual = 15781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2550.609 ; gain = 861.191 ; free physical = 602 ; free virtual = 15781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2550.609 ; gain = 861.191 ; free physical = 602 ; free virtual = 15781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2550.609 ; gain = 861.191 ; free physical = 602 ; free virtual = 15781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2550.609 ; gain = 763.441 ; free physical = 594 ; free virtual = 15773
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2550.617 ; gain = 861.191 ; free physical = 594 ; free virtual = 15773
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2550.617 ; gain = 0.000 ; free physical = 594 ; free virtual = 15773
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2606.637 ; gain = 0.000 ; free physical = 750 ; free virtual = 15930
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2606.637 ; gain = 917.223 ; free physical = 750 ; free virtual = 15930
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1831.754; main = 1796.311; forked = 324.978
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3952.137; main = 2606.641; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2627.418 ; gain = 20.781 ; free physical = 748 ; free virtual = 15928

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2800.199 ; gain = 172.781 ; free physical = 592 ; free virtual = 15771

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.137 ; gain = 0.000 ; free physical = 293 ; free virtual = 15472

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.137 ; gain = 0.000 ; free physical = 293 ; free virtual = 15472
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.137 ; gain = 0.000 ; free physical = 293 ; free virtual = 15472

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.137 ; gain = 0.000 ; free physical = 282 ; free virtual = 15461

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.137 ; gain = 0.000 ; free physical = 282 ; free virtual = 15461
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.137 ; gain = 0.000 ; free physical = 282 ; free virtual = 15461

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.137 ; gain = 0.000 ; free physical = 282 ; free virtual = 15461
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.137 ; gain = 0.000 ; free physical = 282 ; free virtual = 15461
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.137 ; gain = 0.000 ; free physical = 282 ; free virtual = 15461
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.137 ; gain = 0.000 ; free physical = 282 ; free virtual = 15461
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.152 ; gain = 32.016 ; free physical = 282 ; free virtual = 15461
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.152 ; gain = 32.016 ; free physical = 282 ; free virtual = 15461
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.152 ; gain = 32.016 ; free physical = 282 ; free virtual = 15461
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.152 ; gain = 32.016 ; free physical = 282 ; free virtual = 15461

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.152 ; gain = 0.000 ; free physical = 282 ; free virtual = 15461
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.152 ; gain = 32.016 ; free physical = 282 ; free virtual = 15461
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.152 ; gain = 32.016 ; free physical = 282 ; free virtual = 15461
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.152 ; gain = 32.016 ; free physical = 282 ; free virtual = 15461

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.152 ; gain = 0.000 ; free physical = 285 ; free virtual = 15464

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.152 ; gain = 0.000 ; free physical = 285 ; free virtual = 15464

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.152 ; gain = 0.000 ; free physical = 285 ; free virtual = 15464
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.152 ; gain = 0.000 ; free physical = 285 ; free virtual = 15464
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.152 ; gain = 0.000 ; free physical = 287 ; free virtual = 15467
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.152 ; gain = 0.000 ; free physical = 287 ; free virtual = 15467
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.152 ; gain = 0.000 ; free physical = 287 ; free virtual = 15467

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3100.152 ; gain = 0.000 ; free physical = 287 ; free virtual = 15467

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb886530

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 287 ; free virtual = 15467

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb886530

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 287 ; free virtual = 15467
Phase 1 Placer Initialization | Checksum: 1eb886530

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 287 ; free virtual = 15467

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14840651e

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 287 ; free virtual = 15467

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f0023492

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 287 ; free virtual = 15466

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f0023492

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 288 ; free virtual = 15467

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 296 ; free virtual = 15476

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 305 ; free virtual = 15484

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 339 ; free virtual = 15518

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 339 ; free virtual = 15518
Phase 2.5 Global Place Phase2 | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 338 ; free virtual = 15518
Phase 2 Global Placement | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 338 ; free virtual = 15518

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109bf0522

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 338 ; free virtual = 15517

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170ed8c7d

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 338 ; free virtual = 15517

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 338 ; free virtual = 15517

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 338 ; free virtual = 15517

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 346 ; free virtual = 15526

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 346 ; free virtual = 15526

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 346 ; free virtual = 15526
Phase 3 Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 346 ; free virtual = 15526

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2442dd051

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc30335c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 346 ; free virtual = 15526
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 346 ; free virtual = 15526
Phase 4.1.1.1 BUFG Insertion | Checksum: 2442dd051

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 346 ; free virtual = 15526

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.000. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 346 ; free virtual = 15526

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 346 ; free virtual = 15526
Phase 4.1 Post Commit Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 346 ; free virtual = 15526

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 346 ; free virtual = 15526

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 346 ; free virtual = 15525
Phase 4.3 Placer Reporting | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 346 ; free virtual = 15525

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 346 ; free virtual = 15525

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 346 ; free virtual = 15525
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3f75b5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 346 ; free virtual = 15525
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.168 ; gain = 32.016 ; free physical = 346 ; free virtual = 15525
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 344 ; free virtual = 15524

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 344 ; free virtual = 15524

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 344 ; free virtual = 15524
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 195979216

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 322 ; free virtual = 15502
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.915  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 318 ; free virtual = 15498

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 318 ; free virtual = 15498

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 318 ; free virtual = 15498
Phase 4 Initial Routing | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 318 ; free virtual = 15498

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 318 ; free virtual = 15498
Phase 5 Rip-up And Reroute | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 318 ; free virtual = 15498

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 318 ; free virtual = 15498
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 318 ; free virtual = 15498

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 318 ; free virtual = 15498
Phase 6 Delay and Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 318 ; free virtual = 15498

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 318 ; free virtual = 15498
Phase 7 Post Hold Fix | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 318 ; free virtual = 15498

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 318 ; free virtual = 15498

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 318 ; free virtual = 15498

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 318 ; free virtual = 15498

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 318 ; free virtual = 15498

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 318 ; free virtual = 15498
Total Elapsed time in route_design: 11.06 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 318 ; free virtual = 15498
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 318 ; free virtual = 15498

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.168 ; gain = 0.000 ; free physical = 318 ; free virtual = 15498
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:35:50 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:36:01 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 241812
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.199 ; gain = 427.801 ; free physical = 929 ; free virtual = 16105
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.168 ; gain = 499.770 ; free physical = 846 ; free virtual = 16023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.980 ; gain = 517.582 ; free physical = 846 ; free virtual = 16023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.980 ; gain = 517.582 ; free physical = 846 ; free virtual = 16023
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.980 ; gain = 0.000 ; free physical = 846 ; free virtual = 16023
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.730 ; gain = 0.000 ; free physical = 837 ; free virtual = 16014
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.730 ; gain = 0.000 ; free physical = 837 ; free virtual = 16014
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.730 ; gain = 614.332 ; free physical = 847 ; free virtual = 16024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.734 ; gain = 622.336 ; free physical = 847 ; free virtual = 16024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.734 ; gain = 622.336 ; free physical = 847 ; free virtual = 16024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.734 ; gain = 622.336 ; free physical = 847 ; free virtual = 16025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.734 ; gain = 622.336 ; free physical = 843 ; free virtual = 16025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.734 ; gain = 682.336 ; free physical = 759 ; free virtual = 15941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.734 ; gain = 682.336 ; free physical = 759 ; free virtual = 15941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2381.750 ; gain = 691.352 ; free physical = 751 ; free virtual = 15933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.562 ; gain = 861.164 ; free physical = 607 ; free virtual = 15789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.562 ; gain = 861.164 ; free physical = 607 ; free virtual = 15789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.562 ; gain = 861.164 ; free physical = 607 ; free virtual = 15789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.562 ; gain = 861.164 ; free physical = 607 ; free virtual = 15789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.562 ; gain = 861.164 ; free physical = 607 ; free virtual = 15789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.562 ; gain = 861.164 ; free physical = 607 ; free virtual = 15789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.562 ; gain = 861.164 ; free physical = 607 ; free virtual = 15789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.562 ; gain = 764.414 ; free physical = 607 ; free virtual = 15789
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.570 ; gain = 861.164 ; free physical = 607 ; free virtual = 15789
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.570 ; gain = 0.000 ; free physical = 607 ; free virtual = 15789
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.590 ; gain = 0.000 ; free physical = 763 ; free virtual = 15945
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.590 ; gain = 1010.793 ; free physical = 763 ; free virtual = 15945
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1886.490; main = 1797.186; forked = 324.879
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4007.090; main = 2607.594; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2625.402 ; gain = 17.812 ; free physical = 763 ; free virtual = 15946

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2799.355 ; gain = 173.953 ; free physical = 610 ; free virtual = 15793

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.262 ; gain = 0.000 ; free physical = 320 ; free virtual = 15502

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.262 ; gain = 0.000 ; free physical = 320 ; free virtual = 15502
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.262 ; gain = 0.000 ; free physical = 320 ; free virtual = 15502

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.262 ; gain = 0.000 ; free physical = 320 ; free virtual = 15502

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.262 ; gain = 0.000 ; free physical = 320 ; free virtual = 15502
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.262 ; gain = 0.000 ; free physical = 320 ; free virtual = 15502

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.262 ; gain = 0.000 ; free physical = 320 ; free virtual = 15502
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.262 ; gain = 0.000 ; free physical = 320 ; free virtual = 15502
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.262 ; gain = 0.000 ; free physical = 320 ; free virtual = 15502
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.262 ; gain = 0.000 ; free physical = 320 ; free virtual = 15502
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3101.277 ; gain = 32.016 ; free physical = 320 ; free virtual = 15502
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3101.277 ; gain = 32.016 ; free physical = 320 ; free virtual = 15502
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3101.277 ; gain = 32.016 ; free physical = 320 ; free virtual = 15502
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3101.277 ; gain = 32.016 ; free physical = 320 ; free virtual = 15502

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.277 ; gain = 0.000 ; free physical = 320 ; free virtual = 15502
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3101.277 ; gain = 32.016 ; free physical = 320 ; free virtual = 15502
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3101.277 ; gain = 32.016 ; free physical = 320 ; free virtual = 15502
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3101.277 ; gain = 32.016 ; free physical = 320 ; free virtual = 15502

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3101.277 ; gain = 0.000 ; free physical = 320 ; free virtual = 15502

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.277 ; gain = 0.000 ; free physical = 320 ; free virtual = 15502

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.277 ; gain = 0.000 ; free physical = 320 ; free virtual = 15502
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.277 ; gain = 0.000 ; free physical = 320 ; free virtual = 15502
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.277 ; gain = 0.000 ; free physical = 321 ; free virtual = 15504
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.277 ; gain = 0.000 ; free physical = 321 ; free virtual = 15504
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.277 ; gain = 0.000 ; free physical = 321 ; free virtual = 15504

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3101.277 ; gain = 0.000 ; free physical = 319 ; free virtual = 15502

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb886530

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 322 ; free virtual = 15504

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb886530

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 322 ; free virtual = 15504
Phase 1 Placer Initialization | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 322 ; free virtual = 15504

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14840651e

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 321 ; free virtual = 15503

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f0023492

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 321 ; free virtual = 15503

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f0023492

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 321 ; free virtual = 15503

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3141.297 ; gain = 40.020 ; free physical = 315 ; free virtual = 15497

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3141.297 ; gain = 40.020 ; free physical = 314 ; free virtual = 15497

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 332 ; free virtual = 15515

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3141.297 ; gain = 40.020 ; free physical = 332 ; free virtual = 15515
Phase 2.5 Global Place Phase2 | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3141.297 ; gain = 40.020 ; free physical = 332 ; free virtual = 15514
Phase 2 Global Placement | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3141.297 ; gain = 40.020 ; free physical = 332 ; free virtual = 15514

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109bf0522

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3141.297 ; gain = 40.020 ; free physical = 331 ; free virtual = 15514

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170ed8c7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3141.297 ; gain = 40.020 ; free physical = 331 ; free virtual = 15514

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3141.297 ; gain = 40.020 ; free physical = 331 ; free virtual = 15514

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3141.297 ; gain = 40.020 ; free physical = 331 ; free virtual = 15514

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3141.297 ; gain = 40.020 ; free physical = 343 ; free virtual = 15526

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3141.297 ; gain = 40.020 ; free physical = 343 ; free virtual = 15526

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3141.297 ; gain = 40.020 ; free physical = 343 ; free virtual = 15526
Phase 3 Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3141.297 ; gain = 40.020 ; free physical = 343 ; free virtual = 15526

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2442dd051

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc30335c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 343 ; free virtual = 15525
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 343 ; free virtual = 15525
Phase 4.1.1.1 BUFG Insertion | Checksum: 2442dd051

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3141.297 ; gain = 40.020 ; free physical = 343 ; free virtual = 15525

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.000. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3141.297 ; gain = 40.020 ; free physical = 343 ; free virtual = 15525

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3141.297 ; gain = 40.020 ; free physical = 343 ; free virtual = 15525
Phase 4.1 Post Commit Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3141.297 ; gain = 40.020 ; free physical = 343 ; free virtual = 15525

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3141.297 ; gain = 40.020 ; free physical = 343 ; free virtual = 15525

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3141.297 ; gain = 40.020 ; free physical = 343 ; free virtual = 15525
Phase 4.3 Placer Reporting | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3141.297 ; gain = 40.020 ; free physical = 343 ; free virtual = 15525

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 343 ; free virtual = 15525

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3141.297 ; gain = 40.020 ; free physical = 343 ; free virtual = 15525
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3f75b5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3141.297 ; gain = 40.020 ; free physical = 343 ; free virtual = 15525
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3141.297 ; gain = 40.020 ; free physical = 343 ; free virtual = 15525
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15518

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15518

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15518
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 195979216

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15517
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.915  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e7e478da

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15517

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: e7e478da

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15517

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 293d37849

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15517
Phase 4 Initial Routing | Checksum: 293d37849

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15517

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 168426b87

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15517
Phase 5 Rip-up And Reroute | Checksum: 168426b87

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15517

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e00e10c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15517
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 13e00e10c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15517

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15517
Phase 6 Delay and Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15517

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 14473f622

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15517
Phase 7 Post Hold Fix | Checksum: 14473f622

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15517

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14473f622

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15517

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14473f622

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15517

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19d6fe792

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15517

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19d6fe792

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15517

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 19d6fe792

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15517
Total Elapsed time in route_design: 10.94 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15518
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15518

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.297 ; gain = 0.000 ; free physical = 334 ; free virtual = 15518
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:36:33 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:36:44 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 243585
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.199 ; gain = 427.801 ; free physical = 961 ; free virtual = 16139
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.168 ; gain = 499.770 ; free physical = 871 ; free virtual = 16050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.980 ; gain = 517.582 ; free physical = 869 ; free virtual = 16048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.980 ; gain = 517.582 ; free physical = 869 ; free virtual = 16048
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.980 ; gain = 0.000 ; free physical = 869 ; free virtual = 16048
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.730 ; gain = 0.000 ; free physical = 849 ; free virtual = 16028
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.730 ; gain = 0.000 ; free physical = 849 ; free virtual = 16028
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.730 ; gain = 614.332 ; free physical = 857 ; free virtual = 16035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.734 ; gain = 622.336 ; free physical = 857 ; free virtual = 16035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.734 ; gain = 622.336 ; free physical = 857 ; free virtual = 16035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.734 ; gain = 622.336 ; free physical = 858 ; free virtual = 16038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.734 ; gain = 622.336 ; free physical = 855 ; free virtual = 16038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.734 ; gain = 682.336 ; free physical = 753 ; free virtual = 15937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.734 ; gain = 682.336 ; free physical = 753 ; free virtual = 15937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2381.750 ; gain = 691.352 ; free physical = 737 ; free virtual = 15921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.562 ; gain = 861.164 ; free physical = 608 ; free virtual = 15791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.562 ; gain = 861.164 ; free physical = 608 ; free virtual = 15791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.562 ; gain = 861.164 ; free physical = 608 ; free virtual = 15791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.562 ; gain = 861.164 ; free physical = 608 ; free virtual = 15791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.562 ; gain = 861.164 ; free physical = 608 ; free virtual = 15791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.562 ; gain = 861.164 ; free physical = 608 ; free virtual = 15791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.562 ; gain = 861.164 ; free physical = 608 ; free virtual = 15791
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.562 ; gain = 764.414 ; free physical = 600 ; free virtual = 15783
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.570 ; gain = 861.164 ; free physical = 600 ; free virtual = 15783
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.570 ; gain = 0.000 ; free physical = 600 ; free virtual = 15784
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.590 ; gain = 0.000 ; free physical = 747 ; free virtual = 15931
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.590 ; gain = 1010.793 ; free physical = 747 ; free virtual = 15931
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1890.770; main = 1795.624; forked = 324.855
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4012.090; main = 2607.594; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2625.402 ; gain = 17.812 ; free physical = 747 ; free virtual = 15932

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2799.355 ; gain = 173.953 ; free physical = 596 ; free virtual = 15781

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.262 ; gain = 0.000 ; free physical = 311 ; free virtual = 15495

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.262 ; gain = 0.000 ; free physical = 311 ; free virtual = 15495
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.262 ; gain = 0.000 ; free physical = 311 ; free virtual = 15495

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.262 ; gain = 0.000 ; free physical = 311 ; free virtual = 15495

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.262 ; gain = 0.000 ; free physical = 311 ; free virtual = 15495
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.262 ; gain = 0.000 ; free physical = 311 ; free virtual = 15495

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.262 ; gain = 0.000 ; free physical = 311 ; free virtual = 15495
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3069.262 ; gain = 0.000 ; free physical = 311 ; free virtual = 15495
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.262 ; gain = 0.000 ; free physical = 311 ; free virtual = 15495
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3069.262 ; gain = 0.000 ; free physical = 311 ; free virtual = 15495
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.277 ; gain = 32.016 ; free physical = 311 ; free virtual = 15495
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.277 ; gain = 32.016 ; free physical = 311 ; free virtual = 15495
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.277 ; gain = 32.016 ; free physical = 311 ; free virtual = 15495
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.277 ; gain = 32.016 ; free physical = 311 ; free virtual = 15495

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.277 ; gain = 0.000 ; free physical = 311 ; free virtual = 15495
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.277 ; gain = 32.016 ; free physical = 311 ; free virtual = 15495
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.277 ; gain = 32.016 ; free physical = 311 ; free virtual = 15495
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.277 ; gain = 32.016 ; free physical = 311 ; free virtual = 15495

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.277 ; gain = 0.000 ; free physical = 311 ; free virtual = 15495

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.277 ; gain = 0.000 ; free physical = 311 ; free virtual = 15495

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.277 ; gain = 0.000 ; free physical = 311 ; free virtual = 15495
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.277 ; gain = 0.000 ; free physical = 311 ; free virtual = 15495
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.277 ; gain = 0.000 ; free physical = 314 ; free virtual = 15498
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.277 ; gain = 0.000 ; free physical = 314 ; free virtual = 15498
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.277 ; gain = 0.000 ; free physical = 314 ; free virtual = 15498

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3101.277 ; gain = 0.000 ; free physical = 314 ; free virtual = 15499

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb886530

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 315 ; free virtual = 15499

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb886530

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 315 ; free virtual = 15499
Phase 1 Placer Initialization | Checksum: 1eb886530

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 315 ; free virtual = 15499

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14840651e

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 314 ; free virtual = 15498

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f0023492

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 314 ; free virtual = 15498

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f0023492

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 314 ; free virtual = 15498

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 322 ; free virtual = 15506

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 322 ; free virtual = 15506

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 328 ; free virtual = 15512

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 328 ; free virtual = 15512
Phase 2.5 Global Place Phase2 | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 328 ; free virtual = 15512
Phase 2 Global Placement | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 328 ; free virtual = 15512

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109bf0522

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 328 ; free virtual = 15512

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170ed8c7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 328 ; free virtual = 15512

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 328 ; free virtual = 15512

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 328 ; free virtual = 15512

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 347 ; free virtual = 15531

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 347 ; free virtual = 15531

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 347 ; free virtual = 15531
Phase 3 Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 347 ; free virtual = 15531

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2442dd051

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc30335c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 346 ; free virtual = 15530
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 346 ; free virtual = 15530
Phase 4.1.1.1 BUFG Insertion | Checksum: 2442dd051

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 346 ; free virtual = 15530

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.000. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 346 ; free virtual = 15530

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 346 ; free virtual = 15530
Phase 4.1 Post Commit Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 346 ; free virtual = 15530

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 345 ; free virtual = 15530

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 345 ; free virtual = 15530
Phase 4.3 Placer Reporting | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 345 ; free virtual = 15530

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 345 ; free virtual = 15530

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 345 ; free virtual = 15530
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3f75b5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 345 ; free virtual = 15530
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3133.293 ; gain = 32.016 ; free physical = 345 ; free virtual = 15530
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 352 ; free virtual = 15536

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 352 ; free virtual = 15536

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 352 ; free virtual = 15536
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 195979216

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 351 ; free virtual = 15535
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.915  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e7e478da

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 351 ; free virtual = 15535

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: e7e478da

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 351 ; free virtual = 15535

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 293d37849

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 349 ; free virtual = 15533
Phase 4 Initial Routing | Checksum: 293d37849

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 349 ; free virtual = 15533

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 168426b87

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 349 ; free virtual = 15533
Phase 5 Rip-up And Reroute | Checksum: 168426b87

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 349 ; free virtual = 15533

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e00e10c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 349 ; free virtual = 15533
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 13e00e10c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 349 ; free virtual = 15533

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 349 ; free virtual = 15533
Phase 6 Delay and Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 349 ; free virtual = 15533

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 14473f622

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 349 ; free virtual = 15533
Phase 7 Post Hold Fix | Checksum: 14473f622

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 349 ; free virtual = 15533

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14473f622

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 349 ; free virtual = 15533

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14473f622

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 348 ; free virtual = 15533

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 348 ; free virtual = 15533

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 348 ; free virtual = 15533

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 348 ; free virtual = 15533
Total Elapsed time in route_design: 10.96 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 348 ; free virtual = 15533
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 348 ; free virtual = 15533

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.293 ; gain = 0.000 ; free physical = 348 ; free virtual = 15533
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:37:15 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:37:26 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 245354
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.195 ; gain = 427.801 ; free physical = 944 ; free virtual = 16123
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.164 ; gain = 499.770 ; free physical = 863 ; free virtual = 16042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.977 ; gain = 517.582 ; free physical = 859 ; free virtual = 16039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.977 ; gain = 517.582 ; free physical = 859 ; free virtual = 16039
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.977 ; gain = 0.000 ; free physical = 859 ; free virtual = 16039
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.727 ; gain = 0.000 ; free physical = 843 ; free virtual = 16023
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.727 ; gain = 0.000 ; free physical = 843 ; free virtual = 16023
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2302.727 ; gain = 612.332 ; free physical = 841 ; free virtual = 16021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.730 ; gain = 620.336 ; free physical = 841 ; free virtual = 16021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.730 ; gain = 620.336 ; free physical = 841 ; free virtual = 16021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.730 ; gain = 620.336 ; free physical = 841 ; free virtual = 16022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2310.730 ; gain = 620.336 ; free physical = 841 ; free virtual = 16025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.730 ; gain = 682.336 ; free physical = 754 ; free virtual = 15938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.730 ; gain = 682.336 ; free physical = 754 ; free virtual = 15938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2381.746 ; gain = 691.352 ; free physical = 746 ; free virtual = 15930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 861.164 ; free physical = 623 ; free virtual = 15807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 861.164 ; free physical = 623 ; free virtual = 15807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 861.164 ; free physical = 623 ; free virtual = 15807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 861.164 ; free physical = 623 ; free virtual = 15807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 861.164 ; free physical = 623 ; free virtual = 15807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 861.164 ; free physical = 623 ; free virtual = 15807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 861.164 ; free physical = 623 ; free virtual = 15807
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.559 ; gain = 766.414 ; free physical = 615 ; free virtual = 15799
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.566 ; gain = 861.164 ; free physical = 617 ; free virtual = 15801
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.566 ; gain = 0.000 ; free physical = 617 ; free virtual = 15802
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.586 ; gain = 0.000 ; free physical = 751 ; free virtual = 15935
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.586 ; gain = 1010.793 ; free physical = 751 ; free virtual = 15935
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1890.815; main = 1796.053; forked = 324.882
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4012.086; main = 2607.590; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2622.430 ; gain = 14.844 ; free physical = 754 ; free virtual = 15938

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2801.211 ; gain = 178.781 ; free physical = 615 ; free virtual = 15799

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 320 ; free virtual = 15504

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 320 ; free virtual = 15504
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 320 ; free virtual = 15504

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 320 ; free virtual = 15504

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 320 ; free virtual = 15504
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 320 ; free virtual = 15504

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 320 ; free virtual = 15504
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 320 ; free virtual = 15504
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 320 ; free virtual = 15504
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 320 ; free virtual = 15504
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3101.195 ; gain = 32.016 ; free physical = 321 ; free virtual = 15506
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3101.195 ; gain = 32.016 ; free physical = 321 ; free virtual = 15506
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.195 ; gain = 32.016 ; free physical = 321 ; free virtual = 15506
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.195 ; gain = 32.016 ; free physical = 321 ; free virtual = 15506

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 321 ; free virtual = 15506
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.195 ; gain = 32.016 ; free physical = 321 ; free virtual = 15506
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.195 ; gain = 32.016 ; free physical = 321 ; free virtual = 15506
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.195 ; gain = 32.016 ; free physical = 321 ; free virtual = 15506

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 324 ; free virtual = 15509

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 324 ; free virtual = 15509

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 324 ; free virtual = 15509
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 324 ; free virtual = 15509
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 322 ; free virtual = 15506
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 322 ; free virtual = 15506
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 322 ; free virtual = 15506

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 321 ; free virtual = 15505

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb886530

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 321 ; free virtual = 15506

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb886530

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 321 ; free virtual = 15506
Phase 1 Placer Initialization | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 321 ; free virtual = 15506

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14840651e

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 320 ; free virtual = 15505

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f0023492

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 320 ; free virtual = 15504

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f0023492

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 320 ; free virtual = 15504

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 309 ; free virtual = 15493

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 309 ; free virtual = 15493

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 334 ; free virtual = 15518

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 334 ; free virtual = 15518
Phase 2.5 Global Place Phase2 | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 333 ; free virtual = 15518
Phase 2 Global Placement | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 333 ; free virtual = 15518

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109bf0522

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 333 ; free virtual = 15517

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170ed8c7d

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 333 ; free virtual = 15517

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 333 ; free virtual = 15517

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 333 ; free virtual = 15517

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 345 ; free virtual = 15529

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 345 ; free virtual = 15529

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 345 ; free virtual = 15529
Phase 3 Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 345 ; free virtual = 15529

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2442dd051

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc30335c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 344 ; free virtual = 15529
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 344 ; free virtual = 15529
Phase 4.1.1.1 BUFG Insertion | Checksum: 2442dd051

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 344 ; free virtual = 15529

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.000. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 344 ; free virtual = 15529

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 344 ; free virtual = 15529
Phase 4.1 Post Commit Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 344 ; free virtual = 15529

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 344 ; free virtual = 15529

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 344 ; free virtual = 15529
Phase 4.3 Placer Reporting | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 344 ; free virtual = 15529

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 344 ; free virtual = 15529

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 344 ; free virtual = 15529
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3f75b5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 344 ; free virtual = 15529
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 344 ; free virtual = 15529
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 335 ; free virtual = 15520

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 335 ; free virtual = 15520

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 335 ; free virtual = 15520
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 195979216

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.915  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e7e478da

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: e7e478da

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 293d37849

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522
Phase 4 Initial Routing | Checksum: 293d37849

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 168426b87

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522
Phase 5 Rip-up And Reroute | Checksum: 168426b87

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e00e10c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 13e00e10c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522
Phase 6 Delay and Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 14473f622

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522
Phase 7 Post Hold Fix | Checksum: 14473f622

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522
Total Elapsed time in route_design: 11.03 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:37:58 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:38:09 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 247125
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.355 ; gain = 427.832 ; free physical = 939 ; free virtual = 16118
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.324 ; gain = 498.801 ; free physical = 861 ; free virtual = 16041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.137 ; gain = 516.613 ; free physical = 859 ; free virtual = 16039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.137 ; gain = 516.613 ; free physical = 859 ; free virtual = 16038
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.137 ; gain = 0.000 ; free physical = 859 ; free virtual = 16038
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.887 ; gain = 0.000 ; free physical = 845 ; free virtual = 16024
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.887 ; gain = 0.000 ; free physical = 845 ; free virtual = 16024
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.887 ; gain = 613.363 ; free physical = 849 ; free virtual = 16028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.891 ; gain = 621.367 ; free physical = 849 ; free virtual = 16028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.891 ; gain = 621.367 ; free physical = 849 ; free virtual = 16028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.891 ; gain = 621.367 ; free physical = 849 ; free virtual = 16029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2311.891 ; gain = 621.367 ; free physical = 844 ; free virtual = 16028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2371.891 ; gain = 681.367 ; free physical = 760 ; free virtual = 15944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.891 ; gain = 682.367 ; free physical = 760 ; free virtual = 15944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2381.906 ; gain = 691.383 ; free physical = 752 ; free virtual = 15936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.719 ; gain = 861.195 ; free physical = 612 ; free virtual = 15796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.719 ; gain = 861.195 ; free physical = 612 ; free virtual = 15796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.719 ; gain = 861.195 ; free physical = 612 ; free virtual = 15796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.719 ; gain = 861.195 ; free physical = 612 ; free virtual = 15796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.719 ; gain = 861.195 ; free physical = 612 ; free virtual = 15796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.719 ; gain = 861.195 ; free physical = 612 ; free virtual = 15796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.719 ; gain = 861.195 ; free physical = 612 ; free virtual = 15796
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.719 ; gain = 764.445 ; free physical = 604 ; free virtual = 15788
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.727 ; gain = 861.195 ; free physical = 604 ; free virtual = 15788
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.727 ; gain = 0.000 ; free physical = 604 ; free virtual = 15788
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.746 ; gain = 0.000 ; free physical = 755 ; free virtual = 15939
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.746 ; gain = 982.754 ; free physical = 755 ; free virtual = 15939
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1890.869; main = 1796.287; forked = 324.848
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4011.246; main = 2607.750; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2625.559 ; gain = 17.812 ; free physical = 745 ; free virtual = 15930

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2798.512 ; gain = 172.953 ; free physical = 595 ; free virtual = 15780

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.418 ; gain = 0.000 ; free physical = 302 ; free virtual = 15487

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.418 ; gain = 0.000 ; free physical = 302 ; free virtual = 15487
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.418 ; gain = 0.000 ; free physical = 302 ; free virtual = 15487

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.418 ; gain = 0.000 ; free physical = 302 ; free virtual = 15487

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.418 ; gain = 0.000 ; free physical = 302 ; free virtual = 15486
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.418 ; gain = 0.000 ; free physical = 302 ; free virtual = 15486

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.418 ; gain = 0.000 ; free physical = 302 ; free virtual = 15486
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.418 ; gain = 0.000 ; free physical = 302 ; free virtual = 15486
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.418 ; gain = 0.000 ; free physical = 302 ; free virtual = 15486
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.418 ; gain = 0.000 ; free physical = 302 ; free virtual = 15486
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.434 ; gain = 32.016 ; free physical = 302 ; free virtual = 15486
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.434 ; gain = 32.016 ; free physical = 302 ; free virtual = 15486
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.434 ; gain = 32.016 ; free physical = 302 ; free virtual = 15486
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.434 ; gain = 32.016 ; free physical = 302 ; free virtual = 15486

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.434 ; gain = 0.000 ; free physical = 302 ; free virtual = 15486
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.434 ; gain = 32.016 ; free physical = 302 ; free virtual = 15486
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.434 ; gain = 32.016 ; free physical = 302 ; free virtual = 15486
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.434 ; gain = 32.016 ; free physical = 302 ; free virtual = 15486

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.434 ; gain = 0.000 ; free physical = 302 ; free virtual = 15486

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.434 ; gain = 0.000 ; free physical = 302 ; free virtual = 15486

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.434 ; gain = 0.000 ; free physical = 302 ; free virtual = 15486
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.434 ; gain = 0.000 ; free physical = 302 ; free virtual = 15486
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.434 ; gain = 0.000 ; free physical = 292 ; free virtual = 15477
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.434 ; gain = 0.000 ; free physical = 292 ; free virtual = 15477
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.434 ; gain = 0.000 ; free physical = 292 ; free virtual = 15477

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3100.434 ; gain = 0.000 ; free physical = 285 ; free virtual = 15469

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.449 ; gain = 32.016 ; free physical = 285 ; free virtual = 15469

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.449 ; gain = 32.016 ; free physical = 285 ; free virtual = 15469
Phase 1 Placer Initialization | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.449 ; gain = 32.016 ; free physical = 285 ; free virtual = 15469

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14840651e

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.449 ; gain = 32.016 ; free physical = 283 ; free virtual = 15468

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f0023492

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.449 ; gain = 32.016 ; free physical = 279 ; free virtual = 15464

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f0023492

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.449 ; gain = 32.016 ; free physical = 279 ; free virtual = 15464

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3140.453 ; gain = 40.020 ; free physical = 299 ; free virtual = 15483

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3140.453 ; gain = 40.020 ; free physical = 299 ; free virtual = 15483

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 326 ; free virtual = 15510

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3140.453 ; gain = 40.020 ; free physical = 326 ; free virtual = 15510
Phase 2.5 Global Place Phase2 | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3140.453 ; gain = 40.020 ; free physical = 326 ; free virtual = 15510
Phase 2 Global Placement | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3140.453 ; gain = 40.020 ; free physical = 326 ; free virtual = 15510

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109bf0522

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3140.453 ; gain = 40.020 ; free physical = 326 ; free virtual = 15510

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170ed8c7d

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3140.453 ; gain = 40.020 ; free physical = 329 ; free virtual = 15513

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3140.453 ; gain = 40.020 ; free physical = 329 ; free virtual = 15513

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3140.453 ; gain = 40.020 ; free physical = 329 ; free virtual = 15513

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3140.453 ; gain = 40.020 ; free physical = 336 ; free virtual = 15520

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3140.453 ; gain = 40.020 ; free physical = 336 ; free virtual = 15520

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3140.453 ; gain = 40.020 ; free physical = 336 ; free virtual = 15520
Phase 3 Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3140.453 ; gain = 40.020 ; free physical = 336 ; free virtual = 15520

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2442dd051

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc30335c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 336 ; free virtual = 15520
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 336 ; free virtual = 15520
Phase 4.1.1.1 BUFG Insertion | Checksum: 2442dd051

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3140.453 ; gain = 40.020 ; free physical = 336 ; free virtual = 15520

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.000. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3140.453 ; gain = 40.020 ; free physical = 336 ; free virtual = 15520

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3140.453 ; gain = 40.020 ; free physical = 336 ; free virtual = 15520
Phase 4.1 Post Commit Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3140.453 ; gain = 40.020 ; free physical = 336 ; free virtual = 15520

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3140.453 ; gain = 40.020 ; free physical = 336 ; free virtual = 15520

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3140.453 ; gain = 40.020 ; free physical = 336 ; free virtual = 15520
Phase 4.3 Placer Reporting | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3140.453 ; gain = 40.020 ; free physical = 336 ; free virtual = 15520

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 336 ; free virtual = 15520

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3140.453 ; gain = 40.020 ; free physical = 336 ; free virtual = 15520
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3f75b5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3140.453 ; gain = 40.020 ; free physical = 336 ; free virtual = 15520
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3140.453 ; gain = 40.020 ; free physical = 336 ; free virtual = 15520
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 347 ; free virtual = 15531

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 347 ; free virtual = 15531

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 347 ; free virtual = 15531
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 195979216

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 346 ; free virtual = 15531
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.915  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 347 ; free virtual = 15532

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 347 ; free virtual = 15532

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 347 ; free virtual = 15532
Phase 4 Initial Routing | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 347 ; free virtual = 15532

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 347 ; free virtual = 15532
Phase 5 Rip-up And Reroute | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 347 ; free virtual = 15532

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 347 ; free virtual = 15532
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 347 ; free virtual = 15532

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 347 ; free virtual = 15532
Phase 6 Delay and Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 347 ; free virtual = 15532

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 347 ; free virtual = 15532
Phase 7 Post Hold Fix | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 347 ; free virtual = 15532

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 347 ; free virtual = 15532

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 347 ; free virtual = 15532

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 347 ; free virtual = 15532

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 347 ; free virtual = 15532

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 347 ; free virtual = 15532
Total Elapsed time in route_design: 11.16 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 347 ; free virtual = 15532
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 347 ; free virtual = 15532

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 347 ; free virtual = 15532
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:38:41 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:38:52 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 248897
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.199 ; gain = 427.801 ; free physical = 964 ; free virtual = 16142
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.168 ; gain = 499.770 ; free physical = 877 ; free virtual = 16057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.980 ; gain = 517.582 ; free physical = 873 ; free virtual = 16053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.980 ; gain = 517.582 ; free physical = 873 ; free virtual = 16053
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.980 ; gain = 0.000 ; free physical = 873 ; free virtual = 16053
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.730 ; gain = 0.000 ; free physical = 881 ; free virtual = 16060
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.730 ; gain = 0.000 ; free physical = 881 ; free virtual = 16060
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.730 ; gain = 613.332 ; free physical = 880 ; free virtual = 16059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.734 ; gain = 621.336 ; free physical = 880 ; free virtual = 16059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.734 ; gain = 621.336 ; free physical = 880 ; free virtual = 16059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.734 ; gain = 621.336 ; free physical = 878 ; free virtual = 16058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2311.734 ; gain = 621.336 ; free physical = 874 ; free virtual = 16059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.734 ; gain = 682.336 ; free physical = 783 ; free virtual = 15967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.734 ; gain = 682.336 ; free physical = 783 ; free virtual = 15967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2381.750 ; gain = 691.352 ; free physical = 775 ; free virtual = 15959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.562 ; gain = 861.164 ; free physical = 634 ; free virtual = 15818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.562 ; gain = 861.164 ; free physical = 634 ; free virtual = 15818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.562 ; gain = 861.164 ; free physical = 633 ; free virtual = 15818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.562 ; gain = 861.164 ; free physical = 633 ; free virtual = 15818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.562 ; gain = 861.164 ; free physical = 633 ; free virtual = 15818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.562 ; gain = 861.164 ; free physical = 633 ; free virtual = 15818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.562 ; gain = 861.164 ; free physical = 633 ; free virtual = 15818
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.562 ; gain = 765.414 ; free physical = 633 ; free virtual = 15818
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.570 ; gain = 861.164 ; free physical = 633 ; free virtual = 15818
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.570 ; gain = 0.000 ; free physical = 633 ; free virtual = 15818
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.590 ; gain = 0.000 ; free physical = 791 ; free virtual = 15975
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.590 ; gain = 1010.793 ; free physical = 791 ; free virtual = 15975
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1886.775; main = 1800.498; forked = 324.818
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4007.090; main = 2607.594; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2633.723 ; gain = 26.133 ; free physical = 786 ; free virtual = 15971

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2798.535 ; gain = 164.812 ; free physical = 633 ; free virtual = 15817

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.441 ; gain = 0.000 ; free physical = 334 ; free virtual = 15518

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.441 ; gain = 0.000 ; free physical = 334 ; free virtual = 15518
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.441 ; gain = 0.000 ; free physical = 334 ; free virtual = 15518

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.441 ; gain = 0.000 ; free physical = 334 ; free virtual = 15518

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.441 ; gain = 0.000 ; free physical = 334 ; free virtual = 15518
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.441 ; gain = 0.000 ; free physical = 334 ; free virtual = 15518

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.441 ; gain = 0.000 ; free physical = 334 ; free virtual = 15518
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.441 ; gain = 0.000 ; free physical = 334 ; free virtual = 15518
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.441 ; gain = 0.000 ; free physical = 334 ; free virtual = 15518
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3068.441 ; gain = 0.000 ; free physical = 334 ; free virtual = 15518
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.457 ; gain = 32.016 ; free physical = 334 ; free virtual = 15518
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.457 ; gain = 32.016 ; free physical = 334 ; free virtual = 15518
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.457 ; gain = 32.016 ; free physical = 334 ; free virtual = 15518
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.457 ; gain = 32.016 ; free physical = 334 ; free virtual = 15518

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.457 ; gain = 0.000 ; free physical = 334 ; free virtual = 15518
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.457 ; gain = 32.016 ; free physical = 334 ; free virtual = 15518
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.457 ; gain = 32.016 ; free physical = 334 ; free virtual = 15518
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.457 ; gain = 32.016 ; free physical = 334 ; free virtual = 15518

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.457 ; gain = 0.000 ; free physical = 334 ; free virtual = 15518

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.457 ; gain = 0.000 ; free physical = 334 ; free virtual = 15518

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.457 ; gain = 0.000 ; free physical = 334 ; free virtual = 15518
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.457 ; gain = 0.000 ; free physical = 334 ; free virtual = 15518
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.457 ; gain = 0.000 ; free physical = 333 ; free virtual = 15518
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.457 ; gain = 0.000 ; free physical = 333 ; free virtual = 15518
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.457 ; gain = 0.000 ; free physical = 333 ; free virtual = 15518

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3100.457 ; gain = 0.000 ; free physical = 333 ; free virtual = 15518

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb886530

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 333 ; free virtual = 15518

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 333 ; free virtual = 15518
Phase 1 Placer Initialization | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 333 ; free virtual = 15518

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14840651e

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 332 ; free virtual = 15517

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f0023492

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 332 ; free virtual = 15517

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f0023492

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 332 ; free virtual = 15517

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 314 ; free virtual = 15499

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 314 ; free virtual = 15499

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 348 ; free virtual = 15533

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 348 ; free virtual = 15533
Phase 2.5 Global Place Phase2 | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 348 ; free virtual = 15533
Phase 2 Global Placement | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 348 ; free virtual = 15533

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109bf0522

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 348 ; free virtual = 15533

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170ed8c7d

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 348 ; free virtual = 15533

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 348 ; free virtual = 15533

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 348 ; free virtual = 15533

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 340 ; free virtual = 15525

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 340 ; free virtual = 15525

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 340 ; free virtual = 15525
Phase 3 Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 340 ; free virtual = 15525

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2442dd051

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc30335c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 340 ; free virtual = 15524
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 340 ; free virtual = 15524
Phase 4.1.1.1 BUFG Insertion | Checksum: 2442dd051

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 340 ; free virtual = 15524

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.000. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 340 ; free virtual = 15524

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 340 ; free virtual = 15524
Phase 4.1 Post Commit Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 340 ; free virtual = 15524

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 340 ; free virtual = 15524

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 340 ; free virtual = 15524
Phase 4.3 Placer Reporting | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 340 ; free virtual = 15524

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 340 ; free virtual = 15524

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 340 ; free virtual = 15524
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3f75b5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 340 ; free virtual = 15524
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.473 ; gain = 32.016 ; free physical = 340 ; free virtual = 15524
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 195979216

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.915  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522
Phase 4 Initial Routing | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522
Phase 5 Rip-up And Reroute | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522
Phase 6 Delay and Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522
Phase 7 Post Hold Fix | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 338 ; free virtual = 15522

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 337 ; free virtual = 15522

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 336 ; free virtual = 15521

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 336 ; free virtual = 15521

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 336 ; free virtual = 15521
Total Elapsed time in route_design: 11.14 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 338 ; free virtual = 15523
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 338 ; free virtual = 15523

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.473 ; gain = 0.000 ; free physical = 338 ; free virtual = 15523
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:39:23 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:39:34 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 250670
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.305 ; gain = 423.859 ; free physical = 944 ; free virtual = 16123
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.273 ; gain = 494.828 ; free physical = 852 ; free virtual = 16031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.086 ; gain = 512.641 ; free physical = 848 ; free virtual = 16028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.086 ; gain = 512.641 ; free physical = 848 ; free virtual = 16028
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.086 ; gain = 0.000 ; free physical = 848 ; free virtual = 16028
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2306.836 ; gain = 0.000 ; free physical = 838 ; free virtual = 16018
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2306.836 ; gain = 0.000 ; free physical = 838 ; free virtual = 16018
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2306.836 ; gain = 612.391 ; free physical = 843 ; free virtual = 16022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2314.840 ; gain = 620.395 ; free physical = 843 ; free virtual = 16023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2314.840 ; gain = 620.395 ; free physical = 843 ; free virtual = 16023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2314.840 ; gain = 620.395 ; free physical = 840 ; free virtual = 16020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2314.840 ; gain = 620.395 ; free physical = 842 ; free virtual = 16026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2371.840 ; gain = 677.395 ; free physical = 744 ; free virtual = 15928
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.840 ; gain = 678.395 ; free physical = 744 ; free virtual = 15928
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2381.855 ; gain = 687.410 ; free physical = 736 ; free virtual = 15920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.668 ; gain = 857.223 ; free physical = 605 ; free virtual = 15790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.668 ; gain = 857.223 ; free physical = 605 ; free virtual = 15790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.668 ; gain = 857.223 ; free physical = 605 ; free virtual = 15790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.668 ; gain = 857.223 ; free physical = 605 ; free virtual = 15790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.668 ; gain = 857.223 ; free physical = 605 ; free virtual = 15790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.668 ; gain = 857.223 ; free physical = 605 ; free virtual = 15790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.668 ; gain = 857.223 ; free physical = 605 ; free virtual = 15790
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.668 ; gain = 757.473 ; free physical = 605 ; free virtual = 15790
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.676 ; gain = 857.223 ; free physical = 605 ; free virtual = 15790
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.676 ; gain = 0.000 ; free physical = 605 ; free virtual = 15790
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.695 ; gain = 0.000 ; free physical = 762 ; free virtual = 15947
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.695 ; gain = 913.254 ; free physical = 762 ; free virtual = 15947
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1887.856; main = 1797.107; forked = 324.869
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4008.195; main = 2607.699; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2625.508 ; gain = 17.812 ; free physical = 764 ; free virtual = 15949

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2798.461 ; gain = 172.953 ; free physical = 606 ; free virtual = 15790

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.367 ; gain = 0.000 ; free physical = 310 ; free virtual = 15495

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.367 ; gain = 0.000 ; free physical = 310 ; free virtual = 15495
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.367 ; gain = 0.000 ; free physical = 310 ; free virtual = 15495

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.367 ; gain = 0.000 ; free physical = 310 ; free virtual = 15495

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.367 ; gain = 0.000 ; free physical = 310 ; free virtual = 15495
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.367 ; gain = 0.000 ; free physical = 310 ; free virtual = 15495

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.367 ; gain = 0.000 ; free physical = 310 ; free virtual = 15495
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.367 ; gain = 0.000 ; free physical = 310 ; free virtual = 15495
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.367 ; gain = 0.000 ; free physical = 310 ; free virtual = 15495
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.367 ; gain = 0.000 ; free physical = 310 ; free virtual = 15495
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.383 ; gain = 32.016 ; free physical = 310 ; free virtual = 15495
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.383 ; gain = 32.016 ; free physical = 310 ; free virtual = 15495
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.383 ; gain = 32.016 ; free physical = 310 ; free virtual = 15495
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.383 ; gain = 32.016 ; free physical = 310 ; free virtual = 15495

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.383 ; gain = 0.000 ; free physical = 310 ; free virtual = 15495
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.383 ; gain = 32.016 ; free physical = 310 ; free virtual = 15495
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.383 ; gain = 32.016 ; free physical = 310 ; free virtual = 15495
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.383 ; gain = 32.016 ; free physical = 310 ; free virtual = 15495

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.383 ; gain = 0.000 ; free physical = 310 ; free virtual = 15495

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.383 ; gain = 0.000 ; free physical = 310 ; free virtual = 15495

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.383 ; gain = 0.000 ; free physical = 310 ; free virtual = 15495
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.383 ; gain = 0.000 ; free physical = 310 ; free virtual = 15495
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.383 ; gain = 0.000 ; free physical = 306 ; free virtual = 15491
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.383 ; gain = 0.000 ; free physical = 306 ; free virtual = 15491
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.383 ; gain = 0.000 ; free physical = 306 ; free virtual = 15491

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3100.383 ; gain = 0.000 ; free physical = 306 ; free virtual = 15491

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb886530

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 299 ; free virtual = 15483

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb886530

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 299 ; free virtual = 15483
Phase 1 Placer Initialization | Checksum: 1eb886530

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 299 ; free virtual = 15483

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14840651e

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 297 ; free virtual = 15482

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f0023492

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 297 ; free virtual = 15482

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f0023492

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 297 ; free virtual = 15482

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 300 ; free virtual = 15485

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 300 ; free virtual = 15485

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 320 ; free virtual = 15505

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 320 ; free virtual = 15505
Phase 2.5 Global Place Phase2 | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 320 ; free virtual = 15505
Phase 2 Global Placement | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 320 ; free virtual = 15505

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109bf0522

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 319 ; free virtual = 15504

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170ed8c7d

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 319 ; free virtual = 15503

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 319 ; free virtual = 15503

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 319 ; free virtual = 15503

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 327 ; free virtual = 15511

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 327 ; free virtual = 15511

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 327 ; free virtual = 15511
Phase 3 Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 327 ; free virtual = 15511

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2442dd051

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc30335c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 327 ; free virtual = 15511
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 327 ; free virtual = 15511
Phase 4.1.1.1 BUFG Insertion | Checksum: 2442dd051

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 327 ; free virtual = 15511

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.000. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 326 ; free virtual = 15511

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 326 ; free virtual = 15511
Phase 4.1 Post Commit Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 326 ; free virtual = 15511

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 326 ; free virtual = 15511

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 326 ; free virtual = 15511
Phase 4.3 Placer Reporting | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 326 ; free virtual = 15511

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 326 ; free virtual = 15511

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 326 ; free virtual = 15511
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3f75b5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 326 ; free virtual = 15511
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.398 ; gain = 32.016 ; free physical = 326 ; free virtual = 15511
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 323 ; free virtual = 15507

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 323 ; free virtual = 15507

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 323 ; free virtual = 15507
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 195979216

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 323 ; free virtual = 15507
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.915  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 322 ; free virtual = 15507

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 322 ; free virtual = 15507

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 322 ; free virtual = 15507
Phase 4 Initial Routing | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 322 ; free virtual = 15507

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 322 ; free virtual = 15507
Phase 5 Rip-up And Reroute | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 322 ; free virtual = 15507

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 322 ; free virtual = 15507
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 322 ; free virtual = 15507

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 322 ; free virtual = 15507
Phase 6 Delay and Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 322 ; free virtual = 15507

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 322 ; free virtual = 15507
Phase 7 Post Hold Fix | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 322 ; free virtual = 15507

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 322 ; free virtual = 15507

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 321 ; free virtual = 15506

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 321 ; free virtual = 15506

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 321 ; free virtual = 15506

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 321 ; free virtual = 15506
Total Elapsed time in route_design: 11.16 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 321 ; free virtual = 15506
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 321 ; free virtual = 15506

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.398 ; gain = 0.000 ; free physical = 321 ; free virtual = 15506
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:40:06 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:40:17 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 252449
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.258 ; gain = 427.832 ; free physical = 912 ; free virtual = 16091
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.227 ; gain = 499.801 ; free physical = 812 ; free virtual = 15992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.039 ; gain = 517.613 ; free physical = 812 ; free virtual = 15992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.039 ; gain = 517.613 ; free physical = 812 ; free virtual = 15992
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.039 ; gain = 0.000 ; free physical = 812 ; free virtual = 15992
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.789 ; gain = 0.000 ; free physical = 802 ; free virtual = 15982
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.789 ; gain = 0.000 ; free physical = 802 ; free virtual = 15982
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2302.789 ; gain = 612.363 ; free physical = 804 ; free virtual = 15984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.793 ; gain = 620.367 ; free physical = 804 ; free virtual = 15984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.793 ; gain = 620.367 ; free physical = 804 ; free virtual = 15984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.793 ; gain = 620.367 ; free physical = 805 ; free virtual = 15986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2310.793 ; gain = 620.367 ; free physical = 797 ; free virtual = 15982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2371.793 ; gain = 681.367 ; free physical = 705 ; free virtual = 15890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.793 ; gain = 682.367 ; free physical = 705 ; free virtual = 15890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2381.809 ; gain = 691.383 ; free physical = 697 ; free virtual = 15882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.621 ; gain = 861.195 ; free physical = 567 ; free virtual = 15751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.621 ; gain = 861.195 ; free physical = 567 ; free virtual = 15751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.621 ; gain = 861.195 ; free physical = 567 ; free virtual = 15752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.621 ; gain = 861.195 ; free physical = 567 ; free virtual = 15752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.621 ; gain = 861.195 ; free physical = 567 ; free virtual = 15752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.621 ; gain = 861.195 ; free physical = 567 ; free virtual = 15752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.621 ; gain = 861.195 ; free physical = 567 ; free virtual = 15752
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.621 ; gain = 766.445 ; free physical = 567 ; free virtual = 15752
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.629 ; gain = 861.195 ; free physical = 567 ; free virtual = 15752
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.629 ; gain = 0.000 ; free physical = 571 ; free virtual = 15755
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.648 ; gain = 0.000 ; free physical = 714 ; free virtual = 15899
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.648 ; gain = 1013.824 ; free physical = 715 ; free virtual = 15900
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1877.625; main = 1798.627; forked = 324.846
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3998.148; main = 2607.652; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2628.430 ; gain = 20.781 ; free physical = 709 ; free virtual = 15894

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2799.242 ; gain = 170.812 ; free physical = 541 ; free virtual = 15726

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 307 ; free virtual = 15492

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 307 ; free virtual = 15492
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 307 ; free virtual = 15492

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 306 ; free virtual = 15491

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 306 ; free virtual = 15491
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 306 ; free virtual = 15491

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 306 ; free virtual = 15491
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 306 ; free virtual = 15491
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 306 ; free virtual = 15491
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.180 ; gain = 0.000 ; free physical = 306 ; free virtual = 15491
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.195 ; gain = 32.016 ; free physical = 305 ; free virtual = 15490
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.195 ; gain = 32.016 ; free physical = 305 ; free virtual = 15490
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.195 ; gain = 32.016 ; free physical = 305 ; free virtual = 15490
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.195 ; gain = 32.016 ; free physical = 305 ; free virtual = 15490

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 305 ; free virtual = 15490
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.195 ; gain = 32.016 ; free physical = 305 ; free virtual = 15490
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.195 ; gain = 32.016 ; free physical = 305 ; free virtual = 15490
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.195 ; gain = 32.016 ; free physical = 305 ; free virtual = 15490

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 304 ; free virtual = 15489

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 304 ; free virtual = 15489

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 304 ; free virtual = 15489
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 304 ; free virtual = 15489
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 269 ; free virtual = 15454
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 269 ; free virtual = 15454
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 269 ; free virtual = 15454

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3101.195 ; gain = 0.000 ; free physical = 268 ; free virtual = 15452

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb886530

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 266 ; free virtual = 15451

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb886530

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 266 ; free virtual = 15451
Phase 1 Placer Initialization | Checksum: 1eb886530

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 266 ; free virtual = 15451

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14840651e

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 265 ; free virtual = 15450

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f0023492

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 265 ; free virtual = 15450

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f0023492

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 265 ; free virtual = 15450

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 267 ; free virtual = 15452

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 267 ; free virtual = 15452

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 277 ; free virtual = 15462

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 277 ; free virtual = 15462
Phase 2.5 Global Place Phase2 | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 275 ; free virtual = 15459
Phase 2 Global Placement | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 275 ; free virtual = 15459

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109bf0522

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 275 ; free virtual = 15459

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170ed8c7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 275 ; free virtual = 15459

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 275 ; free virtual = 15460

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 275 ; free virtual = 15460

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 260 ; free virtual = 15445

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 260 ; free virtual = 15445

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 260 ; free virtual = 15445
Phase 3 Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 260 ; free virtual = 15445

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2442dd051

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc30335c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 261 ; free virtual = 15446
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 261 ; free virtual = 15446
Phase 4.1.1.1 BUFG Insertion | Checksum: 2442dd051

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 261 ; free virtual = 15446

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.000. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 261 ; free virtual = 15446

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 261 ; free virtual = 15446
Phase 4.1 Post Commit Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 261 ; free virtual = 15446

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 261 ; free virtual = 15446

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 261 ; free virtual = 15446
Phase 4.3 Placer Reporting | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 261 ; free virtual = 15446

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 261 ; free virtual = 15446

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 261 ; free virtual = 15446
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3f75b5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 261 ; free virtual = 15446
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3133.211 ; gain = 32.016 ; free physical = 261 ; free virtual = 15446
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 311 ; free virtual = 15496

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 311 ; free virtual = 15496

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 311 ; free virtual = 15496
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 195979216

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 316 ; free virtual = 15500
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.915  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e7e478da

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 327 ; free virtual = 15512

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: e7e478da

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 327 ; free virtual = 15512

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 293d37849

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 327 ; free virtual = 15512
Phase 4 Initial Routing | Checksum: 293d37849

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 327 ; free virtual = 15512

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 168426b87

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 327 ; free virtual = 15512
Phase 5 Rip-up And Reroute | Checksum: 168426b87

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 327 ; free virtual = 15512

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e00e10c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 327 ; free virtual = 15512
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 13e00e10c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 327 ; free virtual = 15512

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 327 ; free virtual = 15512
Phase 6 Delay and Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 327 ; free virtual = 15512

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 14473f622

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 327 ; free virtual = 15512
Phase 7 Post Hold Fix | Checksum: 14473f622

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 327 ; free virtual = 15512

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14473f622

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 327 ; free virtual = 15512

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14473f622

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 327 ; free virtual = 15511

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19d6fe792

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 327 ; free virtual = 15511

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19d6fe792

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 327 ; free virtual = 15511

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 19d6fe792

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 327 ; free virtual = 15511
Total Elapsed time in route_design: 12.06 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 327 ; free virtual = 15511
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 327 ; free virtual = 15511

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.211 ; gain = 0.000 ; free physical = 329 ; free virtual = 15513
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:40:50 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:41:01 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 254229
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.262 ; gain = 426.832 ; free physical = 859 ; free virtual = 16038
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.230 ; gain = 498.801 ; free physical = 771 ; free virtual = 15951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.043 ; gain = 516.613 ; free physical = 771 ; free virtual = 15951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.043 ; gain = 516.613 ; free physical = 771 ; free virtual = 15951
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.043 ; gain = 0.000 ; free physical = 771 ; free virtual = 15951
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.793 ; gain = 0.000 ; free physical = 776 ; free virtual = 15956
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.793 ; gain = 0.000 ; free physical = 776 ; free virtual = 15956
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.793 ; gain = 613.363 ; free physical = 772 ; free virtual = 15951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.797 ; gain = 621.367 ; free physical = 772 ; free virtual = 15951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.797 ; gain = 621.367 ; free physical = 772 ; free virtual = 15951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.797 ; gain = 621.367 ; free physical = 773 ; free virtual = 15954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.797 ; gain = 621.367 ; free physical = 767 ; free virtual = 15952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2371.797 ; gain = 680.367 ; free physical = 703 ; free virtual = 15887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.797 ; gain = 681.367 ; free physical = 707 ; free virtual = 15891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2381.812 ; gain = 690.383 ; free physical = 699 ; free virtual = 15884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.625 ; gain = 860.195 ; free physical = 541 ; free virtual = 15725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.625 ; gain = 860.195 ; free physical = 541 ; free virtual = 15725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.625 ; gain = 860.195 ; free physical = 541 ; free virtual = 15725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.625 ; gain = 860.195 ; free physical = 541 ; free virtual = 15725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.625 ; gain = 860.195 ; free physical = 541 ; free virtual = 15725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.625 ; gain = 860.195 ; free physical = 549 ; free virtual = 15734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.625 ; gain = 860.195 ; free physical = 549 ; free virtual = 15734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.625 ; gain = 763.445 ; free physical = 549 ; free virtual = 15734
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.633 ; gain = 860.195 ; free physical = 549 ; free virtual = 15734
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.633 ; gain = 0.000 ; free physical = 549 ; free virtual = 15734
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.652 ; gain = 0.000 ; free physical = 714 ; free virtual = 15898
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.652 ; gain = 1013.824 ; free physical = 714 ; free virtual = 15899
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1875.935; main = 1796.963; forked = 324.788
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3997.152; main = 2607.656; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2625.465 ; gain = 17.812 ; free physical = 699 ; free virtual = 15884

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2801.387 ; gain = 175.922 ; free physical = 534 ; free virtual = 15718

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.324 ; gain = 0.000 ; free physical = 244 ; free virtual = 15428

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.324 ; gain = 0.000 ; free physical = 244 ; free virtual = 15428
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.324 ; gain = 0.000 ; free physical = 244 ; free virtual = 15428

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.324 ; gain = 0.000 ; free physical = 244 ; free virtual = 15428

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.324 ; gain = 0.000 ; free physical = 244 ; free virtual = 15428
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.324 ; gain = 0.000 ; free physical = 244 ; free virtual = 15428

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.324 ; gain = 0.000 ; free physical = 244 ; free virtual = 15428
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.324 ; gain = 0.000 ; free physical = 244 ; free virtual = 15428
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.324 ; gain = 0.000 ; free physical = 244 ; free virtual = 15428
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.324 ; gain = 0.000 ; free physical = 244 ; free virtual = 15428
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.340 ; gain = 32.016 ; free physical = 243 ; free virtual = 15428
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.340 ; gain = 32.016 ; free physical = 243 ; free virtual = 15428
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.340 ; gain = 32.016 ; free physical = 243 ; free virtual = 15428
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.340 ; gain = 32.016 ; free physical = 243 ; free virtual = 15428

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.340 ; gain = 0.000 ; free physical = 243 ; free virtual = 15428
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.340 ; gain = 32.016 ; free physical = 243 ; free virtual = 15428
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.340 ; gain = 32.016 ; free physical = 243 ; free virtual = 15428
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.340 ; gain = 32.016 ; free physical = 243 ; free virtual = 15428

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.340 ; gain = 0.000 ; free physical = 243 ; free virtual = 15428

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.340 ; gain = 0.000 ; free physical = 243 ; free virtual = 15428

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.340 ; gain = 0.000 ; free physical = 243 ; free virtual = 15428
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.340 ; gain = 0.000 ; free physical = 243 ; free virtual = 15428
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.340 ; gain = 0.000 ; free physical = 241 ; free virtual = 15426
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.340 ; gain = 0.000 ; free physical = 241 ; free virtual = 15426
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.340 ; gain = 0.000 ; free physical = 241 ; free virtual = 15426

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3100.340 ; gain = 0.000 ; free physical = 241 ; free virtual = 15426

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 241 ; free virtual = 15426

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 241 ; free virtual = 15426
Phase 1 Placer Initialization | Checksum: 1eb886530

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 241 ; free virtual = 15426

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14840651e

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 230 ; free virtual = 15415

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f0023492

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 230 ; free virtual = 15415

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f0023492

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 230 ; free virtual = 15415

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 219 ; free virtual = 15403

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 219 ; free virtual = 15404

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 239 ; free virtual = 15424

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 239 ; free virtual = 15424
Phase 2.5 Global Place Phase2 | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 240 ; free virtual = 15425
Phase 2 Global Placement | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 240 ; free virtual = 15425

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109bf0522

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 239 ; free virtual = 15424

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170ed8c7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 239 ; free virtual = 15424

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 239 ; free virtual = 15424

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 239 ; free virtual = 15424

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 247 ; free virtual = 15432

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 247 ; free virtual = 15432

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 247 ; free virtual = 15432
Phase 3 Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 247 ; free virtual = 15432

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2442dd051

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc30335c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 246 ; free virtual = 15431
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 246 ; free virtual = 15431
Phase 4.1.1.1 BUFG Insertion | Checksum: 2442dd051

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 246 ; free virtual = 15431

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.000. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 246 ; free virtual = 15431

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 246 ; free virtual = 15431
Phase 4.1 Post Commit Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 246 ; free virtual = 15431

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 246 ; free virtual = 15431

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 246 ; free virtual = 15431
Phase 4.3 Placer Reporting | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 246 ; free virtual = 15431

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 246 ; free virtual = 15431

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 246 ; free virtual = 15431
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3f75b5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 246 ; free virtual = 15431
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.355 ; gain = 32.016 ; free physical = 246 ; free virtual = 15431
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 243 ; free virtual = 15427

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 243 ; free virtual = 15427

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 243 ; free virtual = 15427
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 195979216

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 234 ; free virtual = 15419
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.915  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 234 ; free virtual = 15419

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 234 ; free virtual = 15419

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 234 ; free virtual = 15419
Phase 4 Initial Routing | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 234 ; free virtual = 15419

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 234 ; free virtual = 15419
Phase 5 Rip-up And Reroute | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 234 ; free virtual = 15419

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 234 ; free virtual = 15419
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 234 ; free virtual = 15419

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 234 ; free virtual = 15419
Phase 6 Delay and Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 234 ; free virtual = 15419

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 234 ; free virtual = 15419
Phase 7 Post Hold Fix | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 234 ; free virtual = 15419

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 234 ; free virtual = 15419

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 234 ; free virtual = 15419

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 234 ; free virtual = 15419

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 234 ; free virtual = 15419

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 234 ; free virtual = 15419
Total Elapsed time in route_design: 11.12 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 234 ; free virtual = 15419
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 234 ; free virtual = 15419

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.355 ; gain = 0.000 ; free physical = 227 ; free virtual = 15411
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:41:34 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:41:45 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 256004
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2117.801 ; gain = 426.832 ; free physical = 940 ; free virtual = 16119
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.738 ; gain = 498.770 ; free physical = 846 ; free virtual = 16026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.551 ; gain = 516.582 ; free physical = 846 ; free virtual = 16026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.551 ; gain = 516.582 ; free physical = 846 ; free virtual = 16026
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.551 ; gain = 0.000 ; free physical = 846 ; free virtual = 16026
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2301.301 ; gain = 0.000 ; free physical = 832 ; free virtual = 16011
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2301.301 ; gain = 0.000 ; free physical = 831 ; free virtual = 16010
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2301.301 ; gain = 610.332 ; free physical = 851 ; free virtual = 16031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.305 ; gain = 618.336 ; free physical = 851 ; free virtual = 16030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.305 ; gain = 618.336 ; free physical = 851 ; free virtual = 16030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.305 ; gain = 618.336 ; free physical = 849 ; free virtual = 16030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2309.305 ; gain = 618.336 ; free physical = 847 ; free virtual = 16031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.305 ; gain = 681.336 ; free physical = 749 ; free virtual = 15933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.305 ; gain = 681.336 ; free physical = 749 ; free virtual = 15933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2382.320 ; gain = 691.352 ; free physical = 741 ; free virtual = 15926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2552.133 ; gain = 861.164 ; free physical = 617 ; free virtual = 15801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2552.133 ; gain = 861.164 ; free physical = 617 ; free virtual = 15801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2552.133 ; gain = 861.164 ; free physical = 617 ; free virtual = 15801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2552.133 ; gain = 861.164 ; free physical = 617 ; free virtual = 15801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2552.133 ; gain = 861.164 ; free physical = 617 ; free virtual = 15801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2552.133 ; gain = 861.164 ; free physical = 617 ; free virtual = 15801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2552.133 ; gain = 861.164 ; free physical = 617 ; free virtual = 15801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2552.133 ; gain = 767.414 ; free physical = 617 ; free virtual = 15801
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2552.141 ; gain = 861.164 ; free physical = 617 ; free virtual = 15801
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2552.141 ; gain = 0.000 ; free physical = 617 ; free virtual = 15801
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.160 ; gain = 0.000 ; free physical = 759 ; free virtual = 15944
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2608.160 ; gain = 949.879 ; free physical = 763 ; free virtual = 15948
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1891.530; main = 1797.318; forked = 324.810
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4011.660; main = 2608.164; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2623.004 ; gain = 14.844 ; free physical = 781 ; free virtual = 15966

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2798.816 ; gain = 175.812 ; free physical = 647 ; free virtual = 15831

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.754 ; gain = 0.000 ; free physical = 339 ; free virtual = 15524

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.754 ; gain = 0.000 ; free physical = 339 ; free virtual = 15524
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.754 ; gain = 0.000 ; free physical = 339 ; free virtual = 15524

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.754 ; gain = 0.000 ; free physical = 339 ; free virtual = 15524

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.754 ; gain = 0.000 ; free physical = 339 ; free virtual = 15524
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.754 ; gain = 0.000 ; free physical = 339 ; free virtual = 15524

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.754 ; gain = 0.000 ; free physical = 339 ; free virtual = 15524
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.754 ; gain = 0.000 ; free physical = 339 ; free virtual = 15524
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.754 ; gain = 0.000 ; free physical = 339 ; free virtual = 15524
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.754 ; gain = 0.000 ; free physical = 339 ; free virtual = 15524
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.770 ; gain = 32.016 ; free physical = 339 ; free virtual = 15524
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.770 ; gain = 32.016 ; free physical = 339 ; free virtual = 15524
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.770 ; gain = 32.016 ; free physical = 339 ; free virtual = 15524
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.770 ; gain = 32.016 ; free physical = 339 ; free virtual = 15524

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.770 ; gain = 0.000 ; free physical = 339 ; free virtual = 15524
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.770 ; gain = 32.016 ; free physical = 339 ; free virtual = 15524
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.770 ; gain = 32.016 ; free physical = 339 ; free virtual = 15524
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.770 ; gain = 32.016 ; free physical = 339 ; free virtual = 15524

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.770 ; gain = 0.000 ; free physical = 339 ; free virtual = 15524

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.770 ; gain = 0.000 ; free physical = 339 ; free virtual = 15524

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.770 ; gain = 0.000 ; free physical = 339 ; free virtual = 15524
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.770 ; gain = 0.000 ; free physical = 339 ; free virtual = 15524
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.770 ; gain = 0.000 ; free physical = 336 ; free virtual = 15521
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.770 ; gain = 0.000 ; free physical = 336 ; free virtual = 15521
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.770 ; gain = 0.000 ; free physical = 336 ; free virtual = 15521

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3100.770 ; gain = 0.000 ; free physical = 336 ; free virtual = 15521

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb886530

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 336 ; free virtual = 15520

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 336 ; free virtual = 15520
Phase 1 Placer Initialization | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 336 ; free virtual = 15520

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14840651e

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 334 ; free virtual = 15518

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f0023492

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 333 ; free virtual = 15517

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f0023492

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 333 ; free virtual = 15517

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 343 ; free virtual = 15528

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 342 ; free virtual = 15527

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 351 ; free virtual = 15536

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 351 ; free virtual = 15536
Phase 2.5 Global Place Phase2 | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 351 ; free virtual = 15536
Phase 2 Global Placement | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 351 ; free virtual = 15536

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109bf0522

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 350 ; free virtual = 15535

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170ed8c7d

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 350 ; free virtual = 15534

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 350 ; free virtual = 15534

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 350 ; free virtual = 15534

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 364 ; free virtual = 15549

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 364 ; free virtual = 15549

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 364 ; free virtual = 15549
Phase 3 Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 364 ; free virtual = 15549

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2442dd051

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc30335c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 364 ; free virtual = 15549
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 364 ; free virtual = 15549
Phase 4.1.1.1 BUFG Insertion | Checksum: 2442dd051

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 364 ; free virtual = 15549

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.000. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 364 ; free virtual = 15549

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 364 ; free virtual = 15549
Phase 4.1 Post Commit Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 364 ; free virtual = 15549

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 364 ; free virtual = 15549

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 364 ; free virtual = 15549
Phase 4.3 Placer Reporting | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 364 ; free virtual = 15549

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 364 ; free virtual = 15549

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 364 ; free virtual = 15549
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3f75b5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 364 ; free virtual = 15549
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.785 ; gain = 32.016 ; free physical = 364 ; free virtual = 15549
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 331 ; free virtual = 15515

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 331 ; free virtual = 15515

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 331 ; free virtual = 15515
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 195979216

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 330 ; free virtual = 15515
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.915  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 330 ; free virtual = 15515

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 330 ; free virtual = 15515

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 330 ; free virtual = 15515
Phase 4 Initial Routing | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 330 ; free virtual = 15515

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 330 ; free virtual = 15515
Phase 5 Rip-up And Reroute | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 330 ; free virtual = 15515

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 330 ; free virtual = 15515
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 330 ; free virtual = 15515

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 330 ; free virtual = 15515
Phase 6 Delay and Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 330 ; free virtual = 15515

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 330 ; free virtual = 15515
Phase 7 Post Hold Fix | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 330 ; free virtual = 15515

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 330 ; free virtual = 15515

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 330 ; free virtual = 15515

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 330 ; free virtual = 15515

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 330 ; free virtual = 15515

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 330 ; free virtual = 15515
Total Elapsed time in route_design: 11.09 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 330 ; free virtual = 15515
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 330 ; free virtual = 15515

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.785 ; gain = 0.000 ; free physical = 330 ; free virtual = 15515
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:42:17 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:42:28 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 257776
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.195 ; gain = 427.801 ; free physical = 939 ; free virtual = 16118
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.164 ; gain = 499.770 ; free physical = 851 ; free virtual = 16031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.977 ; gain = 517.582 ; free physical = 847 ; free virtual = 16026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.977 ; gain = 517.582 ; free physical = 847 ; free virtual = 16026
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.977 ; gain = 0.000 ; free physical = 847 ; free virtual = 16026
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.727 ; gain = 0.000 ; free physical = 857 ; free virtual = 16036
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.727 ; gain = 0.000 ; free physical = 857 ; free virtual = 16036
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.727 ; gain = 614.332 ; free physical = 855 ; free virtual = 16035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.730 ; gain = 622.336 ; free physical = 855 ; free virtual = 16035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.730 ; gain = 622.336 ; free physical = 855 ; free virtual = 16035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.730 ; gain = 622.336 ; free physical = 855 ; free virtual = 16035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.730 ; gain = 622.336 ; free physical = 851 ; free virtual = 16035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.730 ; gain = 682.336 ; free physical = 758 ; free virtual = 15942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.730 ; gain = 682.336 ; free physical = 750 ; free virtual = 15934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2381.746 ; gain = 691.352 ; free physical = 742 ; free virtual = 15927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 861.164 ; free physical = 609 ; free virtual = 15794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 861.164 ; free physical = 609 ; free virtual = 15794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 861.164 ; free physical = 609 ; free virtual = 15794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 861.164 ; free physical = 609 ; free virtual = 15794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 861.164 ; free physical = 609 ; free virtual = 15794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 861.164 ; free physical = 609 ; free virtual = 15794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.559 ; gain = 861.164 ; free physical = 609 ; free virtual = 15794
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.559 ; gain = 764.414 ; free physical = 611 ; free virtual = 15795
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.566 ; gain = 861.164 ; free physical = 611 ; free virtual = 15795
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.566 ; gain = 0.000 ; free physical = 611 ; free virtual = 15795
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.586 ; gain = 0.000 ; free physical = 766 ; free virtual = 15951
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.586 ; gain = 1010.793 ; free physical = 766 ; free virtual = 15951
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1891.749; main = 1797.182; forked = 324.837
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4012.086; main = 2607.590; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2628.367 ; gain = 20.781 ; free physical = 759 ; free virtual = 15944

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2799.180 ; gain = 170.812 ; free physical = 594 ; free virtual = 15778

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.086 ; gain = 0.000 ; free physical = 293 ; free virtual = 15477

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.086 ; gain = 0.000 ; free physical = 293 ; free virtual = 15477
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.086 ; gain = 0.000 ; free physical = 293 ; free virtual = 15477

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.086 ; gain = 0.000 ; free physical = 292 ; free virtual = 15477

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.086 ; gain = 0.000 ; free physical = 292 ; free virtual = 15477
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.086 ; gain = 0.000 ; free physical = 292 ; free virtual = 15477

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.086 ; gain = 0.000 ; free physical = 292 ; free virtual = 15477
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.086 ; gain = 0.000 ; free physical = 292 ; free virtual = 15477
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.086 ; gain = 0.000 ; free physical = 292 ; free virtual = 15477
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.086 ; gain = 0.000 ; free physical = 292 ; free virtual = 15477
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3101.102 ; gain = 32.016 ; free physical = 293 ; free virtual = 15477
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3101.102 ; gain = 32.016 ; free physical = 293 ; free virtual = 15477
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3101.102 ; gain = 32.016 ; free physical = 293 ; free virtual = 15477
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3101.102 ; gain = 32.016 ; free physical = 293 ; free virtual = 15477

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.102 ; gain = 0.000 ; free physical = 293 ; free virtual = 15477
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.102 ; gain = 32.016 ; free physical = 293 ; free virtual = 15477
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.102 ; gain = 32.016 ; free physical = 293 ; free virtual = 15477
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.102 ; gain = 32.016 ; free physical = 293 ; free virtual = 15477

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3101.102 ; gain = 0.000 ; free physical = 293 ; free virtual = 15477

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.102 ; gain = 0.000 ; free physical = 293 ; free virtual = 15477

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.102 ; gain = 0.000 ; free physical = 293 ; free virtual = 15477
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.102 ; gain = 0.000 ; free physical = 293 ; free virtual = 15477
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.102 ; gain = 0.000 ; free physical = 293 ; free virtual = 15477
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.102 ; gain = 0.000 ; free physical = 293 ; free virtual = 15477
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.102 ; gain = 0.000 ; free physical = 293 ; free virtual = 15477

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3101.102 ; gain = 0.000 ; free physical = 293 ; free virtual = 15478

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb886530

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 293 ; free virtual = 15477

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb886530

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 293 ; free virtual = 15477
Phase 1 Placer Initialization | Checksum: 1eb886530

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 293 ; free virtual = 15477

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14840651e

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 291 ; free virtual = 15475

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f0023492

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 291 ; free virtual = 15475

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f0023492

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 291 ; free virtual = 15475

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 284 ; free virtual = 15468

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 284 ; free virtual = 15468

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 290 ; free virtual = 15475

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 290 ; free virtual = 15475
Phase 2.5 Global Place Phase2 | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 291 ; free virtual = 15476
Phase 2 Global Placement | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 291 ; free virtual = 15476

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109bf0522

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 291 ; free virtual = 15476

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170ed8c7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 291 ; free virtual = 15475

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 291 ; free virtual = 15475

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 290 ; free virtual = 15475

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 305 ; free virtual = 15490

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 305 ; free virtual = 15490

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 305 ; free virtual = 15490
Phase 3 Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 305 ; free virtual = 15490

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2442dd051

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc30335c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 305 ; free virtual = 15490
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 305 ; free virtual = 15490
Phase 4.1.1.1 BUFG Insertion | Checksum: 2442dd051

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 305 ; free virtual = 15490

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.000. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 305 ; free virtual = 15490

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 305 ; free virtual = 15490
Phase 4.1 Post Commit Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 305 ; free virtual = 15490

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 305 ; free virtual = 15490

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 305 ; free virtual = 15490
Phase 4.3 Placer Reporting | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 305 ; free virtual = 15490

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 305 ; free virtual = 15490

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 305 ; free virtual = 15490
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3f75b5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 305 ; free virtual = 15490
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3133.117 ; gain = 32.016 ; free physical = 305 ; free virtual = 15490
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 303 ; free virtual = 15488

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 303 ; free virtual = 15488

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 303 ; free virtual = 15488
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 195979216

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 303 ; free virtual = 15488
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.915  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 303 ; free virtual = 15488

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 303 ; free virtual = 15488

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 303 ; free virtual = 15488
Phase 4 Initial Routing | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 303 ; free virtual = 15488

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 303 ; free virtual = 15488
Phase 5 Rip-up And Reroute | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 303 ; free virtual = 15488

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 303 ; free virtual = 15488
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 303 ; free virtual = 15488

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 303 ; free virtual = 15488
Phase 6 Delay and Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 303 ; free virtual = 15488

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 303 ; free virtual = 15488
Phase 7 Post Hold Fix | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 303 ; free virtual = 15488

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 303 ; free virtual = 15488

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 303 ; free virtual = 15487

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 303 ; free virtual = 15487

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 303 ; free virtual = 15487

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 303 ; free virtual = 15487
Total Elapsed time in route_design: 11.47 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 303 ; free virtual = 15487
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 303 ; free virtual = 15487

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.117 ; gain = 0.000 ; free physical = 303 ; free virtual = 15487
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:43:00 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:43:11 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 259553
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.215 ; gain = 426.801 ; free physical = 916 ; free virtual = 16095
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.152 ; gain = 498.738 ; free physical = 828 ; free virtual = 16008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.965 ; gain = 516.551 ; free physical = 825 ; free virtual = 16005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.965 ; gain = 516.551 ; free physical = 825 ; free virtual = 16005
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.965 ; gain = 0.000 ; free physical = 825 ; free virtual = 16005
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2300.746 ; gain = 0.000 ; free physical = 813 ; free virtual = 15993
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2300.746 ; gain = 0.000 ; free physical = 813 ; free virtual = 15993
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2300.746 ; gain = 609.332 ; free physical = 816 ; free virtual = 15996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2308.750 ; gain = 617.336 ; free physical = 816 ; free virtual = 15996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2308.750 ; gain = 617.336 ; free physical = 816 ; free virtual = 15996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2308.750 ; gain = 617.336 ; free physical = 815 ; free virtual = 15996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2308.750 ; gain = 617.336 ; free physical = 810 ; free virtual = 15994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.750 ; gain = 681.336 ; free physical = 725 ; free virtual = 15910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.750 ; gain = 681.336 ; free physical = 725 ; free virtual = 15910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2381.766 ; gain = 690.352 ; free physical = 717 ; free virtual = 15902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.578 ; gain = 860.164 ; free physical = 577 ; free virtual = 15761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.578 ; gain = 860.164 ; free physical = 577 ; free virtual = 15761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.578 ; gain = 860.164 ; free physical = 577 ; free virtual = 15761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.578 ; gain = 860.164 ; free physical = 577 ; free virtual = 15761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.578 ; gain = 860.164 ; free physical = 577 ; free virtual = 15761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.578 ; gain = 860.164 ; free physical = 577 ; free virtual = 15761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.578 ; gain = 860.164 ; free physical = 577 ; free virtual = 15761
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.578 ; gain = 767.383 ; free physical = 577 ; free virtual = 15761
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.586 ; gain = 860.164 ; free physical = 577 ; free virtual = 15761
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.586 ; gain = 0.000 ; free physical = 577 ; free virtual = 15761
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.605 ; gain = 0.000 ; free physical = 732 ; free virtual = 15917
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.605 ; gain = 919.160 ; free physical = 732 ; free virtual = 15917
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1884.657; main = 1796.662; forked = 324.866
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4005.105; main = 2607.609; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2628.387 ; gain = 20.781 ; free physical = 729 ; free virtual = 15914

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2799.199 ; gain = 170.812 ; free physical = 560 ; free virtual = 15745

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.105 ; gain = 0.000 ; free physical = 282 ; free virtual = 15466

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.105 ; gain = 0.000 ; free physical = 282 ; free virtual = 15466
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.105 ; gain = 0.000 ; free physical = 282 ; free virtual = 15467

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.105 ; gain = 0.000 ; free physical = 282 ; free virtual = 15466

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.105 ; gain = 0.000 ; free physical = 282 ; free virtual = 15466
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.105 ; gain = 0.000 ; free physical = 282 ; free virtual = 15466

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3069.105 ; gain = 0.000 ; free physical = 282 ; free virtual = 15466
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3069.105 ; gain = 0.000 ; free physical = 282 ; free virtual = 15466
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.105 ; gain = 0.000 ; free physical = 282 ; free virtual = 15466
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3069.105 ; gain = 0.000 ; free physical = 282 ; free virtual = 15466
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.121 ; gain = 32.016 ; free physical = 274 ; free virtual = 15458
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.121 ; gain = 32.016 ; free physical = 274 ; free virtual = 15458
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.121 ; gain = 32.016 ; free physical = 274 ; free virtual = 15458
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.121 ; gain = 32.016 ; free physical = 274 ; free virtual = 15458

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.121 ; gain = 0.000 ; free physical = 274 ; free virtual = 15458
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.121 ; gain = 32.016 ; free physical = 274 ; free virtual = 15458
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.121 ; gain = 32.016 ; free physical = 274 ; free virtual = 15458
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.121 ; gain = 32.016 ; free physical = 274 ; free virtual = 15458

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3101.121 ; gain = 0.000 ; free physical = 274 ; free virtual = 15458

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.121 ; gain = 0.000 ; free physical = 274 ; free virtual = 15458

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.121 ; gain = 0.000 ; free physical = 274 ; free virtual = 15458
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.121 ; gain = 0.000 ; free physical = 274 ; free virtual = 15458
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.121 ; gain = 0.000 ; free physical = 271 ; free virtual = 15456
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.121 ; gain = 0.000 ; free physical = 271 ; free virtual = 15456
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.121 ; gain = 0.000 ; free physical = 271 ; free virtual = 15456

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3101.121 ; gain = 0.000 ; free physical = 269 ; free virtual = 15453

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb886530

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3133.137 ; gain = 32.016 ; free physical = 268 ; free virtual = 15453

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb886530

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3133.137 ; gain = 32.016 ; free physical = 268 ; free virtual = 15453
Phase 1 Placer Initialization | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3133.137 ; gain = 32.016 ; free physical = 268 ; free virtual = 15453

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14840651e

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3133.137 ; gain = 32.016 ; free physical = 266 ; free virtual = 15451

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f0023492

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3133.137 ; gain = 32.016 ; free physical = 266 ; free virtual = 15451

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f0023492

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3133.137 ; gain = 32.016 ; free physical = 266 ; free virtual = 15451

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3141.141 ; gain = 40.020 ; free physical = 287 ; free virtual = 15472

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3141.141 ; gain = 40.020 ; free physical = 287 ; free virtual = 15472

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 309 ; free virtual = 15494

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3141.141 ; gain = 40.020 ; free physical = 309 ; free virtual = 15494
Phase 2.5 Global Place Phase2 | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3141.141 ; gain = 40.020 ; free physical = 309 ; free virtual = 15494
Phase 2 Global Placement | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3141.141 ; gain = 40.020 ; free physical = 309 ; free virtual = 15494

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109bf0522

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3141.141 ; gain = 40.020 ; free physical = 308 ; free virtual = 15493

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170ed8c7d

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3141.141 ; gain = 40.020 ; free physical = 308 ; free virtual = 15492

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3141.141 ; gain = 40.020 ; free physical = 313 ; free virtual = 15498

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3141.141 ; gain = 40.020 ; free physical = 313 ; free virtual = 15498

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3141.141 ; gain = 40.020 ; free physical = 319 ; free virtual = 15504

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3141.141 ; gain = 40.020 ; free physical = 319 ; free virtual = 15504

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3141.141 ; gain = 40.020 ; free physical = 319 ; free virtual = 15504
Phase 3 Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3141.141 ; gain = 40.020 ; free physical = 319 ; free virtual = 15504

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2442dd051

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc30335c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 319 ; free virtual = 15504
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 319 ; free virtual = 15504
Phase 4.1.1.1 BUFG Insertion | Checksum: 2442dd051

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3141.141 ; gain = 40.020 ; free physical = 319 ; free virtual = 15504

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.000. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3141.141 ; gain = 40.020 ; free physical = 319 ; free virtual = 15504

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3141.141 ; gain = 40.020 ; free physical = 319 ; free virtual = 15504
Phase 4.1 Post Commit Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3141.141 ; gain = 40.020 ; free physical = 319 ; free virtual = 15504

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3141.141 ; gain = 40.020 ; free physical = 319 ; free virtual = 15504

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3141.141 ; gain = 40.020 ; free physical = 319 ; free virtual = 15504
Phase 4.3 Placer Reporting | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3141.141 ; gain = 40.020 ; free physical = 319 ; free virtual = 15504

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 319 ; free virtual = 15504

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3141.141 ; gain = 40.020 ; free physical = 319 ; free virtual = 15504
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3f75b5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3141.141 ; gain = 40.020 ; free physical = 319 ; free virtual = 15504
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3141.141 ; gain = 40.020 ; free physical = 319 ; free virtual = 15504
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 331 ; free virtual = 15515

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 331 ; free virtual = 15515

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 331 ; free virtual = 15515
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 195979216

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 330 ; free virtual = 15515
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.915  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e7e478da

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 331 ; free virtual = 15516

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: e7e478da

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 331 ; free virtual = 15516

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 331 ; free virtual = 15515
Phase 4 Initial Routing | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 331 ; free virtual = 15515

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 331 ; free virtual = 15515
Phase 5 Rip-up And Reroute | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 331 ; free virtual = 15515

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 331 ; free virtual = 15515
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 331 ; free virtual = 15515

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 331 ; free virtual = 15515
Phase 6 Delay and Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 331 ; free virtual = 15515

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 331 ; free virtual = 15515
Phase 7 Post Hold Fix | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 331 ; free virtual = 15515

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 331 ; free virtual = 15515

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 331 ; free virtual = 15515

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 331 ; free virtual = 15515

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 332 ; free virtual = 15517

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 332 ; free virtual = 15517
Total Elapsed time in route_design: 10.98 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 332 ; free virtual = 15517
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 332 ; free virtual = 15517

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.141 ; gain = 0.000 ; free physical = 332 ; free virtual = 15517
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:43:43 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:43:54 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 261324
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.352 ; gain = 427.832 ; free physical = 932 ; free virtual = 16111
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.320 ; gain = 498.801 ; free physical = 839 ; free virtual = 16019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.133 ; gain = 516.613 ; free physical = 839 ; free virtual = 16019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.133 ; gain = 516.613 ; free physical = 839 ; free virtual = 16019
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.133 ; gain = 0.000 ; free physical = 839 ; free virtual = 16019
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.883 ; gain = 0.000 ; free physical = 818 ; free virtual = 15998
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.883 ; gain = 0.000 ; free physical = 818 ; free virtual = 15998
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.883 ; gain = 614.363 ; free physical = 831 ; free virtual = 16010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.887 ; gain = 622.367 ; free physical = 831 ; free virtual = 16010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.887 ; gain = 622.367 ; free physical = 831 ; free virtual = 16010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.887 ; gain = 622.367 ; free physical = 829 ; free virtual = 16009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.887 ; gain = 622.367 ; free physical = 819 ; free virtual = 16004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2371.887 ; gain = 681.367 ; free physical = 727 ; free virtual = 15911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2371.887 ; gain = 681.367 ; free physical = 727 ; free virtual = 15911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2381.902 ; gain = 691.383 ; free physical = 719 ; free virtual = 15903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.715 ; gain = 861.195 ; free physical = 566 ; free virtual = 15750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.715 ; gain = 861.195 ; free physical = 566 ; free virtual = 15750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.715 ; gain = 861.195 ; free physical = 566 ; free virtual = 15750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.715 ; gain = 861.195 ; free physical = 566 ; free virtual = 15750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.715 ; gain = 861.195 ; free physical = 566 ; free virtual = 15750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.715 ; gain = 861.195 ; free physical = 566 ; free virtual = 15750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.715 ; gain = 861.195 ; free physical = 566 ; free virtual = 15750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.715 ; gain = 763.445 ; free physical = 566 ; free virtual = 15750
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.723 ; gain = 861.195 ; free physical = 566 ; free virtual = 15750
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.723 ; gain = 0.000 ; free physical = 566 ; free virtual = 15750
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.742 ; gain = 0.000 ; free physical = 726 ; free virtual = 15910
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.742 ; gain = 982.754 ; free physical = 726 ; free virtual = 15910
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1873.798; main = 1796.174; forked = 324.851
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3994.238; main = 2607.746; forked = 1557.332
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2622.586 ; gain = 14.844 ; free physical = 719 ; free virtual = 15903

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2799.398 ; gain = 176.812 ; free physical = 527 ; free virtual = 15712

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 232 ; free virtual = 15417

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 232 ; free virtual = 15417
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 232 ; free virtual = 15417

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 232 ; free virtual = 15416

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 231 ; free virtual = 15416
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 231 ; free virtual = 15416

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 231 ; free virtual = 15416
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 231 ; free virtual = 15416
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 231 ; free virtual = 15416
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.305 ; gain = 0.000 ; free physical = 231 ; free virtual = 15416
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.320 ; gain = 32.016 ; free physical = 231 ; free virtual = 15416
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.320 ; gain = 32.016 ; free physical = 231 ; free virtual = 15416
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.320 ; gain = 32.016 ; free physical = 231 ; free virtual = 15416
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.320 ; gain = 32.016 ; free physical = 231 ; free virtual = 15416

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 231 ; free virtual = 15416
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.320 ; gain = 32.016 ; free physical = 231 ; free virtual = 15416
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.320 ; gain = 32.016 ; free physical = 231 ; free virtual = 15416
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.320 ; gain = 32.016 ; free physical = 231 ; free virtual = 15416

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 232 ; free virtual = 15417

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 232 ; free virtual = 15416

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 232 ; free virtual = 15416
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 232 ; free virtual = 15416
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 245 ; free virtual = 15430
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 245 ; free virtual = 15430
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 245 ; free virtual = 15430

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3100.320 ; gain = 0.000 ; free physical = 249 ; free virtual = 15434

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 248 ; free virtual = 15433

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 248 ; free virtual = 15433
Phase 1 Placer Initialization | Checksum: 1eb886530

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 248 ; free virtual = 15433

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14840651e

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 247 ; free virtual = 15432

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f0023492

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 247 ; free virtual = 15431

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f0023492

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 247 ; free virtual = 15431

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 228 ; free virtual = 15413

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 228 ; free virtual = 15412

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 247 ; free virtual = 15432

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 247 ; free virtual = 15432
Phase 2.5 Global Place Phase2 | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 247 ; free virtual = 15431
Phase 2 Global Placement | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 247 ; free virtual = 15431

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109bf0522

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 245 ; free virtual = 15430

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170ed8c7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 245 ; free virtual = 15429

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 245 ; free virtual = 15429

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 245 ; free virtual = 15429

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 242 ; free virtual = 15426

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 242 ; free virtual = 15427

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 242 ; free virtual = 15427
Phase 3 Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 242 ; free virtual = 15427

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2442dd051

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc30335c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 242 ; free virtual = 15427
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 242 ; free virtual = 15427
Phase 4.1.1.1 BUFG Insertion | Checksum: 2442dd051

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 241 ; free virtual = 15426

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.000. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 242 ; free virtual = 15426

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 242 ; free virtual = 15426
Phase 4.1 Post Commit Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 242 ; free virtual = 15426

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 242 ; free virtual = 15426

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 242 ; free virtual = 15426
Phase 4.3 Placer Reporting | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 242 ; free virtual = 15426

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 242 ; free virtual = 15426

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 242 ; free virtual = 15426
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3f75b5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 242 ; free virtual = 15426
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.336 ; gain = 32.016 ; free physical = 242 ; free virtual = 15426
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 411 ; free virtual = 15418

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 411 ; free virtual = 15418

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 411 ; free virtual = 15418
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 195979216

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 402 ; free virtual = 15410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.915  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 403 ; free virtual = 15410

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 403 ; free virtual = 15410

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 403 ; free virtual = 15410
Phase 4 Initial Routing | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 403 ; free virtual = 15410

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 403 ; free virtual = 15411
Phase 5 Rip-up And Reroute | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 403 ; free virtual = 15411

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 415 ; free virtual = 15422
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 415 ; free virtual = 15422

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 415 ; free virtual = 15422
Phase 6 Delay and Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 415 ; free virtual = 15422

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 415 ; free virtual = 15422
Phase 7 Post Hold Fix | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 415 ; free virtual = 15422

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 415 ; free virtual = 15422

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 415 ; free virtual = 15422

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 415 ; free virtual = 15422

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 415 ; free virtual = 15422

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 415 ; free virtual = 15422
Total Elapsed time in route_design: 11.36 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 415 ; free virtual = 15422
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 415 ; free virtual = 15422

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.336 ; gain = 0.000 ; free physical = 415 ; free virtual = 15422
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:44:26 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:44:37 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 263098
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.258 ; gain = 426.832 ; free physical = 1096 ; free virtual = 16098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.227 ; gain = 498.801 ; free physical = 1000 ; free virtual = 16003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.039 ; gain = 516.613 ; free physical = 1000 ; free virtual = 16003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.039 ; gain = 516.613 ; free physical = 1000 ; free virtual = 16003
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.039 ; gain = 0.000 ; free physical = 1000 ; free virtual = 16003
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 981 ; free virtual = 15984
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.789 ; gain = 0.000 ; free physical = 982 ; free virtual = 15984
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.789 ; gain = 612.363 ; free physical = 964 ; free virtual = 15966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.793 ; gain = 620.367 ; free physical = 964 ; free virtual = 15967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.793 ; gain = 620.367 ; free physical = 964 ; free virtual = 15967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.793 ; gain = 620.367 ; free physical = 962 ; free virtual = 15966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2311.793 ; gain = 620.367 ; free physical = 958 ; free virtual = 15965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2371.793 ; gain = 680.367 ; free physical = 854 ; free virtual = 15862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2371.793 ; gain = 680.367 ; free physical = 854 ; free virtual = 15861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2381.816 ; gain = 690.391 ; free physical = 846 ; free virtual = 15854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.629 ; gain = 860.203 ; free physical = 685 ; free virtual = 15692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.629 ; gain = 860.203 ; free physical = 685 ; free virtual = 15692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.629 ; gain = 860.203 ; free physical = 685 ; free virtual = 15692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.629 ; gain = 860.203 ; free physical = 685 ; free virtual = 15692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.629 ; gain = 860.203 ; free physical = 685 ; free virtual = 15692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.629 ; gain = 860.203 ; free physical = 684 ; free virtual = 15692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.629 ; gain = 860.203 ; free physical = 684 ; free virtual = 15692
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.629 ; gain = 764.453 ; free physical = 684 ; free virtual = 15691
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.637 ; gain = 860.203 ; free physical = 684 ; free virtual = 15691
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.637 ; gain = 0.000 ; free physical = 684 ; free virtual = 15691
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.656 ; gain = 0.000 ; free physical = 793 ; free virtual = 15801
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.656 ; gain = 1013.832 ; free physical = 793 ; free virtual = 15800
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1862.288; main = 1796.668; forked = 324.869
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3983.156; main = 2607.660; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2625.469 ; gain = 17.812 ; free physical = 800 ; free virtual = 15807

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2798.422 ; gain = 172.953 ; free physical = 645 ; free virtual = 15653

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.328 ; gain = 0.000 ; free physical = 348 ; free virtual = 15356

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.328 ; gain = 0.000 ; free physical = 349 ; free virtual = 15356
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.328 ; gain = 0.000 ; free physical = 349 ; free virtual = 15356

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.328 ; gain = 0.000 ; free physical = 348 ; free virtual = 15356

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.328 ; gain = 0.000 ; free physical = 351 ; free virtual = 15359
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.328 ; gain = 0.000 ; free physical = 351 ; free virtual = 15359

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3068.328 ; gain = 0.000 ; free physical = 351 ; free virtual = 15359
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3068.328 ; gain = 0.000 ; free physical = 351 ; free virtual = 15359
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.328 ; gain = 0.000 ; free physical = 351 ; free virtual = 15359
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3068.328 ; gain = 0.000 ; free physical = 351 ; free virtual = 15359
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.344 ; gain = 32.016 ; free physical = 351 ; free virtual = 15359
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.344 ; gain = 32.016 ; free physical = 351 ; free virtual = 15359
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.344 ; gain = 32.016 ; free physical = 351 ; free virtual = 15359
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.344 ; gain = 32.016 ; free physical = 351 ; free virtual = 15359

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.344 ; gain = 0.000 ; free physical = 351 ; free virtual = 15359
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.344 ; gain = 32.016 ; free physical = 351 ; free virtual = 15359
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.344 ; gain = 32.016 ; free physical = 351 ; free virtual = 15359
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.344 ; gain = 32.016 ; free physical = 351 ; free virtual = 15359

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.344 ; gain = 0.000 ; free physical = 342 ; free virtual = 15349

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.344 ; gain = 0.000 ; free physical = 342 ; free virtual = 15349

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.344 ; gain = 0.000 ; free physical = 342 ; free virtual = 15349
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.344 ; gain = 0.000 ; free physical = 342 ; free virtual = 15349
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.344 ; gain = 0.000 ; free physical = 331 ; free virtual = 15338
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.344 ; gain = 0.000 ; free physical = 331 ; free virtual = 15338
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.344 ; gain = 0.000 ; free physical = 331 ; free virtual = 15338

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3100.344 ; gain = 0.000 ; free physical = 331 ; free virtual = 15338

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb886530

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 332 ; free virtual = 15340

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 332 ; free virtual = 15340
Phase 1 Placer Initialization | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 332 ; free virtual = 15340

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14840651e

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 332 ; free virtual = 15339

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f0023492

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 331 ; free virtual = 15339

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f0023492

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 331 ; free virtual = 15339

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 357 ; free virtual = 15365

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 358 ; free virtual = 15366

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 366 ; free virtual = 15374

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 366 ; free virtual = 15374
Phase 2.5 Global Place Phase2 | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 366 ; free virtual = 15374
Phase 2 Global Placement | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 366 ; free virtual = 15374

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109bf0522

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 367 ; free virtual = 15375

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170ed8c7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 367 ; free virtual = 15374

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 367 ; free virtual = 15374

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 367 ; free virtual = 15374

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 354 ; free virtual = 15361

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 354 ; free virtual = 15361

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 354 ; free virtual = 15361
Phase 3 Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 354 ; free virtual = 15361

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2442dd051

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc30335c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 354 ; free virtual = 15361
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 354 ; free virtual = 15361
Phase 4.1.1.1 BUFG Insertion | Checksum: 2442dd051

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 354 ; free virtual = 15361

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.000. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 354 ; free virtual = 15361

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 354 ; free virtual = 15361
Phase 4.1 Post Commit Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 354 ; free virtual = 15361

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 354 ; free virtual = 15362

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 354 ; free virtual = 15362
Phase 4.3 Placer Reporting | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 354 ; free virtual = 15362

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 354 ; free virtual = 15362

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 354 ; free virtual = 15362
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3f75b5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 354 ; free virtual = 15362
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3132.359 ; gain = 32.016 ; free physical = 354 ; free virtual = 15362
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 399 ; free virtual = 15406

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 399 ; free virtual = 15406

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 399 ; free virtual = 15406
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 195979216

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 399 ; free virtual = 15406
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.915  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 398 ; free virtual = 15406

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 398 ; free virtual = 15406

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 398 ; free virtual = 15406
Phase 4 Initial Routing | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 398 ; free virtual = 15406

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 398 ; free virtual = 15405
Phase 5 Rip-up And Reroute | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 398 ; free virtual = 15405

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 398 ; free virtual = 15405
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 398 ; free virtual = 15405

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 398 ; free virtual = 15405
Phase 6 Delay and Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 398 ; free virtual = 15405

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 398 ; free virtual = 15405
Phase 7 Post Hold Fix | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 398 ; free virtual = 15405

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 398 ; free virtual = 15405

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 398 ; free virtual = 15405

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 398 ; free virtual = 15405

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 398 ; free virtual = 15405

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 398 ; free virtual = 15405
Total Elapsed time in route_design: 11.34 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 398 ; free virtual = 15405
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 398 ; free virtual = 15405

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.359 ; gain = 0.000 ; free physical = 398 ; free virtual = 15405
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:45:10 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:45:21 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 264875
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.246 ; gain = 427.832 ; free physical = 1062 ; free virtual = 16064
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.215 ; gain = 499.801 ; free physical = 975 ; free virtual = 15978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.027 ; gain = 517.613 ; free physical = 972 ; free virtual = 15975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.027 ; gain = 517.613 ; free physical = 972 ; free virtual = 15975
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.027 ; gain = 0.000 ; free physical = 972 ; free virtual = 15975
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.777 ; gain = 0.000 ; free physical = 959 ; free virtual = 15962
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.777 ; gain = 0.000 ; free physical = 959 ; free virtual = 15962
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.777 ; gain = 614.363 ; free physical = 965 ; free virtual = 15968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.781 ; gain = 622.367 ; free physical = 965 ; free virtual = 15968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.781 ; gain = 622.367 ; free physical = 965 ; free virtual = 15968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.781 ; gain = 622.367 ; free physical = 964 ; free virtual = 15968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.781 ; gain = 622.367 ; free physical = 973 ; free virtual = 15981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2371.781 ; gain = 681.367 ; free physical = 873 ; free virtual = 15880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.781 ; gain = 682.367 ; free physical = 873 ; free virtual = 15880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2381.797 ; gain = 691.383 ; free physical = 865 ; free virtual = 15872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.609 ; gain = 861.195 ; free physical = 758 ; free virtual = 15765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.609 ; gain = 861.195 ; free physical = 758 ; free virtual = 15765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.609 ; gain = 861.195 ; free physical = 758 ; free virtual = 15765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.609 ; gain = 861.195 ; free physical = 758 ; free virtual = 15765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.609 ; gain = 861.195 ; free physical = 758 ; free virtual = 15765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.609 ; gain = 861.195 ; free physical = 758 ; free virtual = 15765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.609 ; gain = 861.195 ; free physical = 758 ; free virtual = 15765
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.609 ; gain = 764.445 ; free physical = 757 ; free virtual = 15765
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.617 ; gain = 861.195 ; free physical = 757 ; free virtual = 15765
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.617 ; gain = 0.000 ; free physical = 757 ; free virtual = 15765
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.637 ; gain = 0.000 ; free physical = 872 ; free virtual = 15880
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.637 ; gain = 920.191 ; free physical = 872 ; free virtual = 15880
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1876.008; main = 1796.998; forked = 324.885
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3997.137; main = 2607.641; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2616.543 ; gain = 8.906 ; free physical = 916 ; free virtual = 15924

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2798.355 ; gain = 181.812 ; free physical = 766 ; free virtual = 15774

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.262 ; gain = 0.000 ; free physical = 462 ; free virtual = 15470

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.262 ; gain = 0.000 ; free physical = 462 ; free virtual = 15470
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.262 ; gain = 0.000 ; free physical = 462 ; free virtual = 15470

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.262 ; gain = 0.000 ; free physical = 462 ; free virtual = 15470

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.262 ; gain = 0.000 ; free physical = 462 ; free virtual = 15470
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.262 ; gain = 0.000 ; free physical = 462 ; free virtual = 15470

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.262 ; gain = 0.000 ; free physical = 462 ; free virtual = 15470
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.262 ; gain = 0.000 ; free physical = 462 ; free virtual = 15470
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.262 ; gain = 0.000 ; free physical = 462 ; free virtual = 15470
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.262 ; gain = 0.000 ; free physical = 462 ; free virtual = 15470
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.277 ; gain = 32.016 ; free physical = 462 ; free virtual = 15470
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.277 ; gain = 32.016 ; free physical = 462 ; free virtual = 15470
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.277 ; gain = 32.016 ; free physical = 462 ; free virtual = 15469
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.277 ; gain = 32.016 ; free physical = 461 ; free virtual = 15469

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.277 ; gain = 0.000 ; free physical = 461 ; free virtual = 15469
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.277 ; gain = 32.016 ; free physical = 461 ; free virtual = 15469
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.277 ; gain = 32.016 ; free physical = 461 ; free virtual = 15469
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.277 ; gain = 32.016 ; free physical = 461 ; free virtual = 15469

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.277 ; gain = 0.000 ; free physical = 469 ; free virtual = 15477

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.277 ; gain = 0.000 ; free physical = 469 ; free virtual = 15477

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.277 ; gain = 0.000 ; free physical = 469 ; free virtual = 15477
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.277 ; gain = 0.000 ; free physical = 469 ; free virtual = 15477
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.277 ; gain = 0.000 ; free physical = 493 ; free virtual = 15501
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.277 ; gain = 0.000 ; free physical = 493 ; free virtual = 15501
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.277 ; gain = 0.000 ; free physical = 493 ; free virtual = 15501

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3100.277 ; gain = 0.000 ; free physical = 492 ; free virtual = 15500

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 490 ; free virtual = 15498

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 490 ; free virtual = 15498
Phase 1 Placer Initialization | Checksum: 1eb886530

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 490 ; free virtual = 15498

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14840651e

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 488 ; free virtual = 15496

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f0023492

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 488 ; free virtual = 15496

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f0023492

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 488 ; free virtual = 15496

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 494 ; free virtual = 15502

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 495 ; free virtual = 15503

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 502 ; free virtual = 15510

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510
Phase 2.5 Global Place Phase2 | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510
Phase 2 Global Placement | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109bf0522

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170ed8c7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510
Phase 3 Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2442dd051

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc30335c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 502 ; free virtual = 15510
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 502 ; free virtual = 15510
Phase 4.1.1.1 BUFG Insertion | Checksum: 2442dd051

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.000. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510
Phase 4.1 Post Commit Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510
Phase 4.3 Placer Reporting | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 502 ; free virtual = 15510

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3f75b5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3132.293 ; gain = 32.016 ; free physical = 502 ; free virtual = 15510
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 522 ; free virtual = 15530

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 522 ; free virtual = 15530

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 522 ; free virtual = 15530
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 195979216

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 522 ; free virtual = 15530
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.915  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15530

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15530

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15531
Phase 4 Initial Routing | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15531

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15531
Phase 5 Rip-up And Reroute | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15531

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15531
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15531

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15531
Phase 6 Delay and Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15531

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 522 ; free virtual = 15530
Phase 7 Post Hold Fix | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 522 ; free virtual = 15530

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15530

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15530

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15530

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 522 ; free virtual = 15530

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15531
Total Elapsed time in route_design: 11.42 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15531
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15531

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.293 ; gain = 0.000 ; free physical = 523 ; free virtual = 15530
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:45:53 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:46:04 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 266656
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2117.797 ; gain = 429.801 ; free physical = 1071 ; free virtual = 16074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.766 ; gain = 501.770 ; free physical = 990 ; free virtual = 15994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.578 ; gain = 519.582 ; free physical = 989 ; free virtual = 15993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.578 ; gain = 519.582 ; free physical = 989 ; free virtual = 15993
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.578 ; gain = 0.000 ; free physical = 989 ; free virtual = 15993
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.328 ; gain = 0.000 ; free physical = 978 ; free virtual = 15981
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.328 ; gain = 0.000 ; free physical = 978 ; free virtual = 15981
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2302.328 ; gain = 614.332 ; free physical = 987 ; free virtual = 15991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.332 ; gain = 622.336 ; free physical = 987 ; free virtual = 15991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.332 ; gain = 622.336 ; free physical = 987 ; free virtual = 15991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.332 ; gain = 622.336 ; free physical = 984 ; free virtual = 15988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2310.332 ; gain = 622.336 ; free physical = 987 ; free virtual = 15995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.332 ; gain = 684.336 ; free physical = 915 ; free virtual = 15923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.332 ; gain = 684.336 ; free physical = 915 ; free virtual = 15923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2382.348 ; gain = 694.352 ; free physical = 908 ; free virtual = 15917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2552.160 ; gain = 864.164 ; free physical = 750 ; free virtual = 15758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2552.160 ; gain = 864.164 ; free physical = 750 ; free virtual = 15758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2552.160 ; gain = 864.164 ; free physical = 750 ; free virtual = 15758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2552.160 ; gain = 864.164 ; free physical = 750 ; free virtual = 15758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2552.160 ; gain = 864.164 ; free physical = 750 ; free virtual = 15758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2552.160 ; gain = 864.164 ; free physical = 750 ; free virtual = 15758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2552.160 ; gain = 864.164 ; free physical = 750 ; free virtual = 15758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2552.160 ; gain = 769.414 ; free physical = 750 ; free virtual = 15758
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2552.168 ; gain = 864.164 ; free physical = 750 ; free virtual = 15759
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2552.168 ; gain = 0.000 ; free physical = 758 ; free virtual = 15767
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.188 ; gain = 0.000 ; free physical = 881 ; free virtual = 15890
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2608.188 ; gain = 946.941 ; free physical = 881 ; free virtual = 15890
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1877.302; main = 1794.196; forked = 324.821
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3997.684; main = 2608.191; forked = 1557.332
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2623.031 ; gain = 14.844 ; free physical = 882 ; free virtual = 15891

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2799.844 ; gain = 176.812 ; free physical = 750 ; free virtual = 15758

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.781 ; gain = 0.000 ; free physical = 466 ; free virtual = 15475

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.781 ; gain = 0.000 ; free physical = 466 ; free virtual = 15475
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.781 ; gain = 0.000 ; free physical = 466 ; free virtual = 15475

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.781 ; gain = 0.000 ; free physical = 466 ; free virtual = 15475

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.781 ; gain = 0.000 ; free physical = 467 ; free virtual = 15475
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.781 ; gain = 0.000 ; free physical = 467 ; free virtual = 15475

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.781 ; gain = 0.000 ; free physical = 467 ; free virtual = 15475
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.781 ; gain = 0.000 ; free physical = 467 ; free virtual = 15475
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.781 ; gain = 0.000 ; free physical = 467 ; free virtual = 15475
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.781 ; gain = 0.000 ; free physical = 467 ; free virtual = 15475
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.797 ; gain = 32.016 ; free physical = 467 ; free virtual = 15475
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.797 ; gain = 32.016 ; free physical = 467 ; free virtual = 15475
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.797 ; gain = 32.016 ; free physical = 467 ; free virtual = 15475
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.797 ; gain = 32.016 ; free physical = 467 ; free virtual = 15475

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.797 ; gain = 0.000 ; free physical = 467 ; free virtual = 15475
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.797 ; gain = 32.016 ; free physical = 467 ; free virtual = 15475
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.797 ; gain = 32.016 ; free physical = 467 ; free virtual = 15475
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.797 ; gain = 32.016 ; free physical = 467 ; free virtual = 15475

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.797 ; gain = 0.000 ; free physical = 467 ; free virtual = 15475

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.797 ; gain = 0.000 ; free physical = 467 ; free virtual = 15475

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.797 ; gain = 0.000 ; free physical = 467 ; free virtual = 15475
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.797 ; gain = 0.000 ; free physical = 467 ; free virtual = 15475
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.797 ; gain = 0.000 ; free physical = 460 ; free virtual = 15469
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.797 ; gain = 0.000 ; free physical = 460 ; free virtual = 15469
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.797 ; gain = 0.000 ; free physical = 460 ; free virtual = 15469

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3100.797 ; gain = 0.000 ; free physical = 460 ; free virtual = 15468

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.812 ; gain = 32.016 ; free physical = 460 ; free virtual = 15468

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.812 ; gain = 32.016 ; free physical = 460 ; free virtual = 15468
Phase 1 Placer Initialization | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.812 ; gain = 32.016 ; free physical = 460 ; free virtual = 15468

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14840651e

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.812 ; gain = 32.016 ; free physical = 458 ; free virtual = 15466

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f0023492

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.812 ; gain = 32.016 ; free physical = 457 ; free virtual = 15465

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f0023492

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.812 ; gain = 32.016 ; free physical = 457 ; free virtual = 15465

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3140.816 ; gain = 40.020 ; free physical = 479 ; free virtual = 15488

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3140.816 ; gain = 40.020 ; free physical = 481 ; free virtual = 15490

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 485 ; free virtual = 15494

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3140.816 ; gain = 40.020 ; free physical = 485 ; free virtual = 15493
Phase 2.5 Global Place Phase2 | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3140.816 ; gain = 40.020 ; free physical = 484 ; free virtual = 15493
Phase 2 Global Placement | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3140.816 ; gain = 40.020 ; free physical = 484 ; free virtual = 15493

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109bf0522

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3140.816 ; gain = 40.020 ; free physical = 484 ; free virtual = 15493

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170ed8c7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3140.816 ; gain = 40.020 ; free physical = 484 ; free virtual = 15493

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3140.816 ; gain = 40.020 ; free physical = 484 ; free virtual = 15493

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3140.816 ; gain = 40.020 ; free physical = 484 ; free virtual = 15493

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3140.816 ; gain = 40.020 ; free physical = 500 ; free virtual = 15509

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3140.816 ; gain = 40.020 ; free physical = 500 ; free virtual = 15509

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3140.816 ; gain = 40.020 ; free physical = 500 ; free virtual = 15509
Phase 3 Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3140.816 ; gain = 40.020 ; free physical = 500 ; free virtual = 15509

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2442dd051

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc30335c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 500 ; free virtual = 15509
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 500 ; free virtual = 15509
Phase 4.1.1.1 BUFG Insertion | Checksum: 2442dd051

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3140.816 ; gain = 40.020 ; free physical = 500 ; free virtual = 15509

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.000. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3140.816 ; gain = 40.020 ; free physical = 500 ; free virtual = 15509

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3140.816 ; gain = 40.020 ; free physical = 500 ; free virtual = 15509
Phase 4.1 Post Commit Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3140.816 ; gain = 40.020 ; free physical = 500 ; free virtual = 15509

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.816 ; gain = 40.020 ; free physical = 500 ; free virtual = 15509

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.816 ; gain = 40.020 ; free physical = 500 ; free virtual = 15509
Phase 4.3 Placer Reporting | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.816 ; gain = 40.020 ; free physical = 500 ; free virtual = 15509

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 500 ; free virtual = 15509

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.816 ; gain = 40.020 ; free physical = 500 ; free virtual = 15509
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3f75b5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.816 ; gain = 40.020 ; free physical = 500 ; free virtual = 15509
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.816 ; gain = 40.020 ; free physical = 500 ; free virtual = 15509
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 424 ; free virtual = 15432

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 424 ; free virtual = 15432

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 424 ; free virtual = 15432
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 195979216

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 423 ; free virtual = 15432
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.915  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 423 ; free virtual = 15432

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 423 ; free virtual = 15432

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 423 ; free virtual = 15432
Phase 4 Initial Routing | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 423 ; free virtual = 15432

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 423 ; free virtual = 15432
Phase 5 Rip-up And Reroute | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 423 ; free virtual = 15432

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 423 ; free virtual = 15432
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 423 ; free virtual = 15432

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 423 ; free virtual = 15432
Phase 6 Delay and Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 423 ; free virtual = 15432

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 423 ; free virtual = 15432
Phase 7 Post Hold Fix | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 423 ; free virtual = 15432

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14473f622

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 423 ; free virtual = 15432

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14473f622

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 423 ; free virtual = 15432

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19d6fe792

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 423 ; free virtual = 15432

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19d6fe792

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 423 ; free virtual = 15432

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 19d6fe792

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 423 ; free virtual = 15432
Total Elapsed time in route_design: 11.77 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 423 ; free virtual = 15432
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 423 ; free virtual = 15432

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.816 ; gain = 0.000 ; free physical = 423 ; free virtual = 15432
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:46:37 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:46:48 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 268474
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.242 ; gain = 428.797 ; free physical = 1052 ; free virtual = 16056
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.211 ; gain = 500.766 ; free physical = 951 ; free virtual = 15956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.023 ; gain = 518.578 ; free physical = 949 ; free virtual = 15954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.023 ; gain = 518.578 ; free physical = 949 ; free virtual = 15954
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.023 ; gain = 0.000 ; free physical = 949 ; free virtual = 15954
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.773 ; gain = 0.000 ; free physical = 936 ; free virtual = 15940
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.773 ; gain = 0.000 ; free physical = 936 ; free virtual = 15941
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.773 ; gain = 614.328 ; free physical = 928 ; free virtual = 15933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.777 ; gain = 622.332 ; free physical = 928 ; free virtual = 15932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.777 ; gain = 622.332 ; free physical = 928 ; free virtual = 15932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.777 ; gain = 622.332 ; free physical = 928 ; free virtual = 15934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2311.777 ; gain = 622.332 ; free physical = 929 ; free virtual = 15938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2371.777 ; gain = 682.332 ; free physical = 852 ; free virtual = 15861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2372.777 ; gain = 683.332 ; free physical = 844 ; free virtual = 15854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2381.793 ; gain = 692.348 ; free physical = 836 ; free virtual = 15846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.605 ; gain = 862.160 ; free physical = 669 ; free virtual = 15679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.605 ; gain = 862.160 ; free physical = 669 ; free virtual = 15679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.605 ; gain = 862.160 ; free physical = 669 ; free virtual = 15679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.605 ; gain = 862.160 ; free physical = 669 ; free virtual = 15679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.605 ; gain = 862.160 ; free physical = 669 ; free virtual = 15679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.605 ; gain = 862.160 ; free physical = 669 ; free virtual = 15679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.605 ; gain = 862.160 ; free physical = 669 ; free virtual = 15679
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.605 ; gain = 766.410 ; free physical = 669 ; free virtual = 15679
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.613 ; gain = 862.160 ; free physical = 669 ; free virtual = 15679
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.613 ; gain = 0.000 ; free physical = 673 ; free virtual = 15682
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.633 ; gain = 0.000 ; free physical = 773 ; free virtual = 15783
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.633 ; gain = 918.191 ; free physical = 774 ; free virtual = 15783
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1849.750; main = 1797.335; forked = 324.862
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3970.133; main = 2607.637; forked = 1557.336
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2622.477 ; gain = 14.844 ; free physical = 766 ; free virtual = 15776

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2798.289 ; gain = 175.812 ; free physical = 691 ; free virtual = 15701

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.195 ; gain = 0.000 ; free physical = 400 ; free virtual = 15410

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.195 ; gain = 0.000 ; free physical = 400 ; free virtual = 15410
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.195 ; gain = 0.000 ; free physical = 400 ; free virtual = 15410

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.195 ; gain = 0.000 ; free physical = 400 ; free virtual = 15410

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.195 ; gain = 0.000 ; free physical = 400 ; free virtual = 15410
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.195 ; gain = 0.000 ; free physical = 400 ; free virtual = 15410

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.195 ; gain = 0.000 ; free physical = 400 ; free virtual = 15410
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.195 ; gain = 0.000 ; free physical = 400 ; free virtual = 15410
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.195 ; gain = 0.000 ; free physical = 400 ; free virtual = 15410
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.195 ; gain = 0.000 ; free physical = 400 ; free virtual = 15410
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.211 ; gain = 32.016 ; free physical = 400 ; free virtual = 15410
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.211 ; gain = 32.016 ; free physical = 400 ; free virtual = 15410
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.211 ; gain = 32.016 ; free physical = 400 ; free virtual = 15410
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.211 ; gain = 32.016 ; free physical = 400 ; free virtual = 15410

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.211 ; gain = 0.000 ; free physical = 400 ; free virtual = 15410
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.211 ; gain = 32.016 ; free physical = 400 ; free virtual = 15410
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.211 ; gain = 32.016 ; free physical = 400 ; free virtual = 15410
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.211 ; gain = 32.016 ; free physical = 400 ; free virtual = 15410

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.211 ; gain = 0.000 ; free physical = 400 ; free virtual = 15410

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.211 ; gain = 0.000 ; free physical = 400 ; free virtual = 15410

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.211 ; gain = 0.000 ; free physical = 400 ; free virtual = 15410
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.211 ; gain = 0.000 ; free physical = 400 ; free virtual = 15410
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.211 ; gain = 0.000 ; free physical = 401 ; free virtual = 15411
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.211 ; gain = 0.000 ; free physical = 401 ; free virtual = 15411
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.211 ; gain = 0.000 ; free physical = 401 ; free virtual = 15411

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3100.211 ; gain = 0.000 ; free physical = 394 ; free virtual = 15403

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 393 ; free virtual = 15403

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 393 ; free virtual = 15403
Phase 1 Placer Initialization | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 393 ; free virtual = 15403

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14840651e

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 391 ; free virtual = 15401

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f0023492

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 391 ; free virtual = 15400

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f0023492

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 391 ; free virtual = 15400

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 388 ; free virtual = 15398

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 388 ; free virtual = 15398

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 401 ; free virtual = 15411

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 401 ; free virtual = 15410
Phase 2.5 Global Place Phase2 | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 401 ; free virtual = 15411
Phase 2 Global Placement | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 401 ; free virtual = 15411

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109bf0522

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 401 ; free virtual = 15411

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170ed8c7d

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 402 ; free virtual = 15411

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 402 ; free virtual = 15411

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 402 ; free virtual = 15411

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 409 ; free virtual = 15418

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 409 ; free virtual = 15418

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 409 ; free virtual = 15418
Phase 3 Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 409 ; free virtual = 15418

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2442dd051

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc30335c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 409 ; free virtual = 15418
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 409 ; free virtual = 15418
Phase 4.1.1.1 BUFG Insertion | Checksum: 2442dd051

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 409 ; free virtual = 15418

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.000. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 409 ; free virtual = 15418

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 409 ; free virtual = 15418
Phase 4.1 Post Commit Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 409 ; free virtual = 15418

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 409 ; free virtual = 15418

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 409 ; free virtual = 15418
Phase 4.3 Placer Reporting | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 408 ; free virtual = 15418

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 408 ; free virtual = 15418

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 408 ; free virtual = 15418
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3f75b5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 408 ; free virtual = 15418
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.227 ; gain = 32.016 ; free physical = 408 ; free virtual = 15418
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 370 ; free virtual = 15379

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 370 ; free virtual = 15379

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 370 ; free virtual = 15379
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 195979216

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 369 ; free virtual = 15379
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.915  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 369 ; free virtual = 15379

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 369 ; free virtual = 15379

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 370 ; free virtual = 15380
Phase 4 Initial Routing | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 370 ; free virtual = 15380

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 370 ; free virtual = 15380
Phase 5 Rip-up And Reroute | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 370 ; free virtual = 15380

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 370 ; free virtual = 15380
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 370 ; free virtual = 15380

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 370 ; free virtual = 15380
Phase 6 Delay and Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 370 ; free virtual = 15380

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 370 ; free virtual = 15380
Phase 7 Post Hold Fix | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 370 ; free virtual = 15380

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 370 ; free virtual = 15380

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 368 ; free virtual = 15378

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 368 ; free virtual = 15378

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 368 ; free virtual = 15378

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 368 ; free virtual = 15378
Total Elapsed time in route_design: 11.2 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 368 ; free virtual = 15377
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 368 ; free virtual = 15377

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.227 ; gain = 0.000 ; free physical = 368 ; free virtual = 15377
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:47:21 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:47:32 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 270247
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.246 ; gain = 428.797 ; free physical = 951 ; free virtual = 15955
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.215 ; gain = 500.766 ; free physical = 861 ; free virtual = 15866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.027 ; gain = 518.578 ; free physical = 861 ; free virtual = 15866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2208.027 ; gain = 518.578 ; free physical = 861 ; free virtual = 15866
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.027 ; gain = 0.000 ; free physical = 861 ; free virtual = 15866
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.777 ; gain = 0.000 ; free physical = 818 ; free virtual = 15822
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.777 ; gain = 0.000 ; free physical = 818 ; free virtual = 15822
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.777 ; gain = 614.328 ; free physical = 807 ; free virtual = 15812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.781 ; gain = 622.332 ; free physical = 807 ; free virtual = 15812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.781 ; gain = 622.332 ; free physical = 807 ; free virtual = 15812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.781 ; gain = 622.332 ; free physical = 807 ; free virtual = 15813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2311.781 ; gain = 622.332 ; free physical = 805 ; free virtual = 15814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2372.781 ; gain = 683.332 ; free physical = 732 ; free virtual = 15742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2372.781 ; gain = 683.332 ; free physical = 732 ; free virtual = 15742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2381.797 ; gain = 692.348 ; free physical = 724 ; free virtual = 15733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.609 ; gain = 862.160 ; free physical = 563 ; free virtual = 15573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.609 ; gain = 862.160 ; free physical = 563 ; free virtual = 15573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.609 ; gain = 862.160 ; free physical = 563 ; free virtual = 15573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.609 ; gain = 862.160 ; free physical = 563 ; free virtual = 15573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.609 ; gain = 862.160 ; free physical = 563 ; free virtual = 15573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.609 ; gain = 862.160 ; free physical = 563 ; free virtual = 15573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.609 ; gain = 862.160 ; free physical = 563 ; free virtual = 15573
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.609 ; gain = 766.410 ; free physical = 572 ; free virtual = 15581
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.617 ; gain = 862.160 ; free physical = 572 ; free virtual = 15581
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.617 ; gain = 0.000 ; free physical = 571 ; free virtual = 15581
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.637 ; gain = 0.000 ; free physical = 701 ; free virtual = 15711
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.637 ; gain = 918.191 ; free physical = 702 ; free virtual = 15711
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1864.607; main = 1796.662; forked = 324.799
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3985.133; main = 2607.641; forked = 1557.332
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2625.449 ; gain = 17.812 ; free physical = 689 ; free virtual = 15699

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2798.402 ; gain = 172.953 ; free physical = 640 ; free virtual = 15650

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.340 ; gain = 0.000 ; free physical = 370 ; free virtual = 15380

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.340 ; gain = 0.000 ; free physical = 368 ; free virtual = 15377
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.340 ; gain = 0.000 ; free physical = 362 ; free virtual = 15372

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.340 ; gain = 0.000 ; free physical = 362 ; free virtual = 15372

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.340 ; gain = 0.000 ; free physical = 362 ; free virtual = 15372
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.340 ; gain = 0.000 ; free physical = 362 ; free virtual = 15372

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.340 ; gain = 0.000 ; free physical = 362 ; free virtual = 15372
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.340 ; gain = 0.000 ; free physical = 362 ; free virtual = 15372
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.340 ; gain = 0.000 ; free physical = 362 ; free virtual = 15372
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3069.340 ; gain = 0.000 ; free physical = 362 ; free virtual = 15372
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3101.355 ; gain = 32.016 ; free physical = 362 ; free virtual = 15372
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3101.355 ; gain = 32.016 ; free physical = 362 ; free virtual = 15372
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3101.355 ; gain = 32.016 ; free physical = 362 ; free virtual = 15372
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.355 ; gain = 32.016 ; free physical = 362 ; free virtual = 15372

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.355 ; gain = 0.000 ; free physical = 362 ; free virtual = 15372
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.355 ; gain = 32.016 ; free physical = 362 ; free virtual = 15372
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.355 ; gain = 32.016 ; free physical = 362 ; free virtual = 15372
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.355 ; gain = 32.016 ; free physical = 362 ; free virtual = 15372

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.355 ; gain = 0.000 ; free physical = 362 ; free virtual = 15372

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.355 ; gain = 0.000 ; free physical = 362 ; free virtual = 15372

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.355 ; gain = 0.000 ; free physical = 362 ; free virtual = 15372
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.355 ; gain = 0.000 ; free physical = 362 ; free virtual = 15372
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.355 ; gain = 0.000 ; free physical = 365 ; free virtual = 15374
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.355 ; gain = 0.000 ; free physical = 365 ; free virtual = 15374
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.355 ; gain = 0.000 ; free physical = 365 ; free virtual = 15374

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3101.355 ; gain = 0.000 ; free physical = 365 ; free virtual = 15374

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 365 ; free virtual = 15374

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb886530

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 365 ; free virtual = 15374
Phase 1 Placer Initialization | Checksum: 1eb886530

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 365 ; free virtual = 15374

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14840651e

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 363 ; free virtual = 15373

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f0023492

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 363 ; free virtual = 15372

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f0023492

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 363 ; free virtual = 15372

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 370 ; free virtual = 15380

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 370 ; free virtual = 15380

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 389 ; free virtual = 15399

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 389 ; free virtual = 15399
Phase 2.5 Global Place Phase2 | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 390 ; free virtual = 15399
Phase 2 Global Placement | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 390 ; free virtual = 15399

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109bf0522

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 389 ; free virtual = 15399

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170ed8c7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 396 ; free virtual = 15406

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 396 ; free virtual = 15406

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 396 ; free virtual = 15406

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 395 ; free virtual = 15405

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 395 ; free virtual = 15405

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 395 ; free virtual = 15405
Phase 3 Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 395 ; free virtual = 15405

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2442dd051

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc30335c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 395 ; free virtual = 15404
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 395 ; free virtual = 15404
Phase 4.1.1.1 BUFG Insertion | Checksum: 2442dd051

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 395 ; free virtual = 15404

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.000. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 395 ; free virtual = 15404

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 395 ; free virtual = 15404
Phase 4.1 Post Commit Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 395 ; free virtual = 15404

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 395 ; free virtual = 15404

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 395 ; free virtual = 15404
Phase 4.3 Placer Reporting | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 395 ; free virtual = 15404

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 395 ; free virtual = 15404

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 395 ; free virtual = 15404
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3f75b5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 395 ; free virtual = 15404
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3133.371 ; gain = 32.016 ; free physical = 395 ; free virtual = 15405
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 377 ; free virtual = 15386

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 377 ; free virtual = 15386

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 377 ; free virtual = 15386
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 195979216

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 377 ; free virtual = 15386
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.915  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 373 ; free virtual = 15382

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 373 ; free virtual = 15382

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 373 ; free virtual = 15381
Phase 4 Initial Routing | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 365 ; free virtual = 15374

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 372 ; free virtual = 15381
Phase 5 Rip-up And Reroute | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 373 ; free virtual = 15382

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 373 ; free virtual = 15382
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 373 ; free virtual = 15382

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 373 ; free virtual = 15382
Phase 6 Delay and Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 373 ; free virtual = 15382

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 373 ; free virtual = 15381
Phase 7 Post Hold Fix | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 373 ; free virtual = 15381

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 373 ; free virtual = 15382

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 373 ; free virtual = 15382

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 373 ; free virtual = 15382

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 372 ; free virtual = 15381

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 372 ; free virtual = 15381
Total Elapsed time in route_design: 11.62 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 372 ; free virtual = 15381
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 372 ; free virtual = 15381

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.371 ; gain = 0.000 ; free physical = 365 ; free virtual = 15374
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:48:04 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:48:15 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 272020
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.320 ; gain = 425.832 ; free physical = 978 ; free virtual = 15982
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.289 ; gain = 496.801 ; free physical = 882 ; free virtual = 15887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.102 ; gain = 514.613 ; free physical = 879 ; free virtual = 15883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.102 ; gain = 514.613 ; free physical = 879 ; free virtual = 15883
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.102 ; gain = 0.000 ; free physical = 879 ; free virtual = 15883
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.852 ; gain = 0.000 ; free physical = 876 ; free virtual = 15880
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.852 ; gain = 0.000 ; free physical = 876 ; free virtual = 15880
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2302.852 ; gain = 610.363 ; free physical = 885 ; free virtual = 15889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.855 ; gain = 618.367 ; free physical = 885 ; free virtual = 15889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.855 ; gain = 618.367 ; free physical = 885 ; free virtual = 15889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.855 ; gain = 618.367 ; free physical = 881 ; free virtual = 15886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2310.855 ; gain = 618.367 ; free physical = 862 ; free virtual = 15871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2371.855 ; gain = 679.367 ; free physical = 806 ; free virtual = 15815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2372.855 ; gain = 680.367 ; free physical = 806 ; free virtual = 15815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2381.871 ; gain = 689.383 ; free physical = 798 ; free virtual = 15807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.684 ; gain = 859.195 ; free physical = 622 ; free virtual = 15630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.684 ; gain = 859.195 ; free physical = 622 ; free virtual = 15630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.684 ; gain = 859.195 ; free physical = 621 ; free virtual = 15630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.684 ; gain = 859.195 ; free physical = 621 ; free virtual = 15630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.684 ; gain = 859.195 ; free physical = 621 ; free virtual = 15630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.684 ; gain = 859.195 ; free physical = 621 ; free virtual = 15630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.684 ; gain = 859.195 ; free physical = 621 ; free virtual = 15630
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.684 ; gain = 763.445 ; free physical = 628 ; free virtual = 15637
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.691 ; gain = 859.195 ; free physical = 628 ; free virtual = 15637
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.691 ; gain = 0.000 ; free physical = 636 ; free virtual = 15645
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.711 ; gain = 0.000 ; free physical = 739 ; free virtual = 15747
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ed242
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.711 ; gain = 982.723 ; free physical = 739 ; free virtual = 15748
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1836.626; main = 1797.148; forked = 324.851
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3957.207; main = 2607.715; forked = 1557.332
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2622.555 ; gain = 14.844 ; free physical = 730 ; free virtual = 15739

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2798.367 ; gain = 175.812 ; free physical = 594 ; free virtual = 15603

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.273 ; gain = 0.000 ; free physical = 306 ; free virtual = 15315

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.273 ; gain = 0.000 ; free physical = 306 ; free virtual = 15315
Phase 1 Initialization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.273 ; gain = 0.000 ; free physical = 306 ; free virtual = 15315

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.273 ; gain = 0.000 ; free physical = 306 ; free virtual = 15315

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.273 ; gain = 0.000 ; free physical = 306 ; free virtual = 15314
Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.273 ; gain = 0.000 ; free physical = 306 ; free virtual = 15314

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3068.273 ; gain = 0.000 ; free physical = 306 ; free virtual = 15315
Retarget | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3068.273 ; gain = 0.000 ; free physical = 306 ; free virtual = 15315
Constant propagation | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.273 ; gain = 0.000 ; free physical = 306 ; free virtual = 15315
Phase 5 Sweep | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3068.273 ; gain = 0.000 ; free physical = 306 ; free virtual = 15315
Sweep | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.289 ; gain = 32.016 ; free physical = 306 ; free virtual = 15314
BUFG optimization | Checksum: 2696f9ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.289 ; gain = 32.016 ; free physical = 306 ; free virtual = 15314
Shift Register Optimization | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.289 ; gain = 32.016 ; free physical = 306 ; free virtual = 15314
Post Processing Netlist | Checksum: 2696f9ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.289 ; gain = 32.016 ; free physical = 306 ; free virtual = 15314

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.289 ; gain = 0.000 ; free physical = 306 ; free virtual = 15314
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.289 ; gain = 32.016 ; free physical = 306 ; free virtual = 15314
Phase 9 Finalization | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.289 ; gain = 32.016 ; free physical = 306 ; free virtual = 15314
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3100.289 ; gain = 32.016 ; free physical = 306 ; free virtual = 15314

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3100.289 ; gain = 0.000 ; free physical = 305 ; free virtual = 15314

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.289 ; gain = 0.000 ; free physical = 305 ; free virtual = 15314

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.289 ; gain = 0.000 ; free physical = 305 ; free virtual = 15313
Ending Netlist Obfuscation Task | Checksum: 2696f9ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.289 ; gain = 0.000 ; free physical = 305 ; free virtual = 15313
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.289 ; gain = 0.000 ; free physical = 316 ; free virtual = 15325
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.289 ; gain = 0.000 ; free physical = 316 ; free virtual = 15325
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.289 ; gain = 0.000 ; free physical = 317 ; free virtual = 15326

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3100.289 ; gain = 0.000 ; free physical = 310 ; free virtual = 15319

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eb886530

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 303 ; free virtual = 15312

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eb886530

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 303 ; free virtual = 15312
Phase 1 Placer Initialization | Checksum: 1eb886530

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 303 ; free virtual = 15311

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14840651e

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 293 ; free virtual = 15302

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f0023492

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 293 ; free virtual = 15302

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f0023492

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 293 ; free virtual = 15302

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 313 ; free virtual = 15322

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 313 ; free virtual = 15322

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 339 ; free virtual = 15348

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1989f24a0

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 339 ; free virtual = 15348
Phase 2.5 Global Place Phase2 | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 340 ; free virtual = 15349
Phase 2 Global Placement | Checksum: 1c623eeca

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 340 ; free virtual = 15349

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109bf0522

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 340 ; free virtual = 15349

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170ed8c7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 339 ; free virtual = 15348

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 339 ; free virtual = 15348

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196cb7352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 339 ; free virtual = 15348

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 345 ; free virtual = 15354

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 345 ; free virtual = 15354

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 345 ; free virtual = 15354
Phase 3 Detail Placement | Checksum: 207bae2f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 345 ; free virtual = 15354

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2442dd051

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc30335c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 345 ; free virtual = 15353
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e931b76

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 345 ; free virtual = 15353
Phase 4.1.1.1 BUFG Insertion | Checksum: 2442dd051

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 344 ; free virtual = 15353

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.000. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 344 ; free virtual = 15353

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 344 ; free virtual = 15353
Phase 4.1 Post Commit Optimization | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 344 ; free virtual = 15353

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 344 ; free virtual = 15353

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 344 ; free virtual = 15353
Phase 4.3 Placer Reporting | Checksum: 1eb1ade41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 344 ; free virtual = 15353

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 344 ; free virtual = 15353

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 344 ; free virtual = 15353
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3f75b5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 344 ; free virtual = 15353
Ending Placer Task | Checksum: 18200c651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3132.305 ; gain = 32.016 ; free physical = 344 ; free virtual = 15353
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239538f3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 328 ; free virtual = 15337

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 328 ; free virtual = 15337

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 328 ; free virtual = 15337
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 195979216

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 328 ; free virtual = 15336
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.915  | TNS=0.000  | WHS=-0.015 | THS=-0.019 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 320 ; free virtual = 15329

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: e7e478da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 320 ; free virtual = 15329

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 332 ; free virtual = 15341
Phase 4 Initial Routing | Checksum: 293d37849

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 332 ; free virtual = 15341

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 332 ; free virtual = 15341
Phase 5 Rip-up And Reroute | Checksum: 168426b87

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 332 ; free virtual = 15341

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 332 ; free virtual = 15341
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 332 ; free virtual = 15341

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 332 ; free virtual = 15341
Phase 6 Delay and Skew Optimization | Checksum: 13e00e10c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 332 ; free virtual = 15341

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 332 ; free virtual = 15341
Phase 7 Post Hold Fix | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 332 ; free virtual = 15341

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 332 ; free virtual = 15341

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14473f622

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 332 ; free virtual = 15341

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 332 ; free virtual = 15341

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 332 ; free virtual = 15341

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.743  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 19d6fe792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 332 ; free virtual = 15341
Total Elapsed time in route_design: 11.47 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 332 ; free virtual = 15341
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16e1739d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 332 ; free virtual = 15341

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3132.305 ; gain = 0.000 ; free physical = 332 ; free virtual = 15341
# report_timing_summary -file temp_timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power_summary -file temp_power.txt
invalid command name "report_power_summary"
    while executing
"report_power_summary -file temp_power.txt"
    (file "temp_vivado.tcl" line 8)
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:48:48 2025...

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr 17 07:48:59 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source temp_vivado.tcl
# read_verilog /home/tinumathew/My_TINGS/scr/scripting/counter.v
# read_xdc design_constraints.sdc
# synth_design -top [file rootname [file tail /home/tinumathew/My_TINGS/scr/scripting/counter.v]] -part xc7a100tcsg324-1
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 273795
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2121.180 ; gain = 429.770 ; free physical = 928 ; free virtual = 15931
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/tinumathew/My_TINGS/scr/scripting/counter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.148 ; gain = 498.738 ; free physical = 829 ; free virtual = 15834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.961 ; gain = 516.551 ; free physical = 828 ; free virtual = 15832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.961 ; gain = 516.551 ; free physical = 828 ; free virtual = 15832
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.961 ; gain = 0.000 ; free physical = 828 ; free virtual = 15832
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_area' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_power' is not supported in the xdc constraint file. [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc:3]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2300.742 ; gain = 0.000 ; free physical = 821 ; free virtual = 15825
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2300.742 ; gain = 0.000 ; free physical = 821 ; free virtual = 15825
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2300.742 ; gain = 609.332 ; free physical = 796 ; free virtual = 15800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2308.746 ; gain = 617.336 ; free physical = 796 ; free virtual = 15800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2308.746 ; gain = 617.336 ; free physical = 796 ; free virtual = 15800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2308.746 ; gain = 617.336 ; free physical = 796 ; free virtual = 15801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2308.746 ; gain = 617.336 ; free physical = 794 ; free virtual = 15803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2372.746 ; gain = 681.336 ; free physical = 731 ; free virtual = 15740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2372.746 ; gain = 681.336 ; free physical = 731 ; free virtual = 15740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2381.762 ; gain = 690.352 ; free physical = 723 ; free virtual = 15732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2551.574 ; gain = 860.164 ; free physical = 603 ; free virtual = 15612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2551.574 ; gain = 860.164 ; free physical = 603 ; free virtual = 15612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2551.574 ; gain = 860.164 ; free physical = 602 ; free virtual = 15611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2551.574 ; gain = 860.164 ; free physical = 602 ; free virtual = 15611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2551.574 ; gain = 860.164 ; free physical = 602 ; free virtual = 15611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2551.574 ; gain = 860.164 ; free physical = 602 ; free virtual = 15611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |FDCE |     4|
|7     |IBUF |     2|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2551.574 ; gain = 860.164 ; free physical = 602 ; free virtual = 15611
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.574 ; gain = 767.383 ; free physical = 603 ; free virtual = 15612
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2551.582 ; gain = 860.164 ; free physical = 603 ; free virtual = 15612
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.582 ; gain = 0.000 ; free physical = 603 ; free virtual = 15612
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
Finished Parsing XDC File [/home/tinumathew/My_TINGS/scr/scripting/design_constraints.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.602 ; gain = 919.160 ; free physical = 693 ; free virtual = 15702
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1833.430; main = 1797.005; forked = 324.893
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3954.102; main = 2607.605; forked = 1557.336
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:49:16 2025...
