// Seed: 3586997932
`timescale 1ps / 1ps
module module_0 (
    input reg id_0,
    input logic id_1,
    output logic id_2,
    output logic id_3,
    output reg id_4,
    output id_5,
    output id_6
);
  assign id_6 = 1;
  always @(posedge id_0 or 1) begin
    id_4 <= id_0;
  end
  logic id_7;
  assign id_3 = 1;
  logic id_8;
endmodule
