
*** Running vivado
    with args -log pwm_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pwm_wrapper.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source pwm_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/brennan/Documents/pynq-copter/pynqcopter/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/brennan/Vivado/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1234.301 ; gain = 73.344 ; free physical = 981 ; free virtual = 10163
Command: link_design -top pwm_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_atoi_0_0/pwm_atoi_0_0.dcp' for cell 'pwm_i/atoi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_mixer_0_1/pwm_mixer_0_1.dcp' for cell 'pwm_i/mixer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_processing_system7_0_0/pwm_processing_system7_0_0.dcp' for cell 'pwm_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_pwm_0_1/pwm_pwm_0_1.dcp' for cell 'pwm_i/pwm_0'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_rst_ps7_0_100M_0/pwm_rst_ps7_0_100M_0.dcp' for cell 'pwm_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_system_ila_0_2/pwm_system_ila_0_2.dcp' for cell 'pwm_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_wire_distributor_0_0/pwm_wire_distributor_0_0.dcp' for cell 'pwm_i/wire_distributor_0'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_xlconcat_0_0/pwm_xlconcat_0_0.dcp' for cell 'pwm_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_xlconcat_0_1/pwm_xlconcat_0_1.dcp' for cell 'pwm_i/xlconcat_1'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_xbar_0/pwm_xbar_0.dcp' for cell 'pwm_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_auto_pc_0/pwm_auto_pc_0.dcp' for cell 'pwm_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_auto_pc_1/pwm_auto_pc_1.dcp' for cell 'pwm_i/axi_interconnect_0/s01_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1322 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: pwm_i/system_ila_0/inst/ila_lib UUID: e47bcce9-b471-5d38-8ed8-09e145d9a0a1 
INFO: [Timing 38-35] Done setting XDC timing constraints.
Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_processing_system7_0_0/pwm_processing_system7_0_0.xdc] for cell 'pwm_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_processing_system7_0_0/pwm_processing_system7_0_0.xdc] for cell 'pwm_i/processing_system7_0/inst'
Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_rst_ps7_0_100M_0/pwm_rst_ps7_0_100M_0_board.xdc] for cell 'pwm_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_rst_ps7_0_100M_0/pwm_rst_ps7_0_100M_0_board.xdc] for cell 'pwm_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_rst_ps7_0_100M_0/pwm_rst_ps7_0_100M_0.xdc] for cell 'pwm_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_rst_ps7_0_100M_0/pwm_rst_ps7_0_100M_0.xdc] for cell 'pwm_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_system_ila_0_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'pwm_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_system_ila_0_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'pwm_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_system_ila_0_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'pwm_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_system_ila_0_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'pwm_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc]
WARNING: [Vivado 12-584] No ports matched 'arduinotri_io[*]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[1]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[0]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[3]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[2]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[5]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[4]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[7]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[6]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[2]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[3]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[6]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[7]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[1]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[0]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[3]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[2]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[5]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[4]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[7]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[6]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[2]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[3]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[6]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[7]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 332 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 312 instances
  IOBUF => IOBUF (IBUF, OBUFT): 20 instances

24 Infos, 25 Warnings, 25 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:35 ; elapsed = 00:01:22 . Memory (MB): peak = 2143.152 ; gain = 908.852 ; free physical = 193 ; free virtual = 9197
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2175.160 ; gain = 32.008 ; free physical = 235 ; free virtual = 9248
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "44b2b7ac30b5aabf".
INFO: [Netlist 29-17] Analyzing 1003 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2193.230 ; gain = 0.000 ; free physical = 2562 ; free virtual = 10755
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1ce9c8046

Time (s): cpu = 00:00:50 ; elapsed = 00:04:10 . Memory (MB): peak = 2193.230 ; gain = 16.070 ; free physical = 2562 ; free virtual = 10755

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1eb6b8e47

Time (s): cpu = 00:00:52 ; elapsed = 00:04:13 . Memory (MB): peak = 2193.230 ; gain = 16.070 ; free physical = 2598 ; free virtual = 10794
INFO: [Opt 31-389] Phase Retarget created 76 cells and removed 575 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
Phase 3 Constant propagation | Checksum: 216d4609e

Time (s): cpu = 00:00:53 ; elapsed = 00:04:14 . Memory (MB): peak = 2193.230 ; gain = 16.070 ; free physical = 2612 ; free virtual = 10808
INFO: [Opt 31-389] Phase Constant propagation created 130 cells and removed 403 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1b3f54314

Time (s): cpu = 00:00:54 ; elapsed = 00:04:17 . Memory (MB): peak = 2193.230 ; gain = 16.070 ; free physical = 2609 ; free virtual = 10805
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 402 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1b3f54314

Time (s): cpu = 00:00:55 ; elapsed = 00:04:18 . Memory (MB): peak = 2193.230 ; gain = 16.070 ; free physical = 2608 ; free virtual = 10806
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1b3f54314

Time (s): cpu = 00:00:55 ; elapsed = 00:04:18 . Memory (MB): peak = 2193.230 ; gain = 16.070 ; free physical = 2614 ; free virtual = 10812
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2193.230 ; gain = 0.000 ; free physical = 2612 ; free virtual = 10811
Ending Logic Optimization Task | Checksum: 16ef19692

Time (s): cpu = 00:00:56 ; elapsed = 00:04:19 . Memory (MB): peak = 2193.230 ; gain = 16.070 ; free physical = 2612 ; free virtual = 10811

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.035 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 13 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 1 Total Ports: 26
Ending PowerOpt Patch Enables Task | Checksum: 25a0aec6d

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2324 ; free virtual = 10569
Ending Power Optimization Task | Checksum: 25a0aec6d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2512.648 ; gain = 319.418 ; free physical = 2330 ; free virtual = 10576
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 25 Warnings, 25 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:17 ; elapsed = 00:04:40 . Memory (MB): peak = 2512.648 ; gain = 369.496 ; free physical = 2327 ; free virtual = 10574
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2325 ; free virtual = 10576
INFO: [Common 17-1381] The checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/impl_1/pwm_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2165 ; free virtual = 10467
INFO: [runtcl-4] Executing : report_drc -file pwm_wrapper_drc_opted.rpt -pb pwm_wrapper_drc_opted.pb -rpx pwm_wrapper_drc_opted.rpx
Command: report_drc -file pwm_wrapper_drc_opted.rpt -pb pwm_wrapper_drc_opted.pb -rpx pwm_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/impl_1/pwm_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2259 ; free virtual = 10531
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2352 ; free virtual = 10635
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 165b31ccc

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2352 ; free virtual = 10635
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2353 ; free virtual = 10636

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bd66916d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2329 ; free virtual = 10619

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: db92c08e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2300 ; free virtual = 10589

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: db92c08e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2300 ; free virtual = 10589
Phase 1 Placer Initialization | Checksum: db92c08e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2300 ; free virtual = 10589

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: df76b676

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2293 ; free virtual = 10630

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: df76b676

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2337 ; free virtual = 10629

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13a0a95a5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2293 ; free virtual = 10589

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11dcd9d67

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2308 ; free virtual = 10603

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: a5d62046

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2308 ; free virtual = 10603

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f9a8e9a7

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2210 ; free virtual = 10506

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: a541bf11

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2188 ; free virtual = 10486

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: a541bf11

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2184 ; free virtual = 10481
Phase 3 Detail Placement | Checksum: a541bf11

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2185 ; free virtual = 10483

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b8f7b0b2

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b8f7b0b2

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2174 ; free virtual = 10472
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.658. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a775ad67

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2158 ; free virtual = 10456
Phase 4.1 Post Commit Optimization | Checksum: 1a775ad67

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2156 ; free virtual = 10454

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a775ad67

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2151 ; free virtual = 10449

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a775ad67

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2173 ; free virtual = 10471

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 10d21bc26

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2174 ; free virtual = 10472
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10d21bc26

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2174 ; free virtual = 10472
Ending Placer Task | Checksum: a6d8b4e7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2194 ; free virtual = 10492
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 25 Warnings, 25 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2194 ; free virtual = 10493
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2204 ; free virtual = 10526
INFO: [Common 17-1381] The checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/impl_1/pwm_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2050 ; free virtual = 10358
INFO: [runtcl-4] Executing : report_io -file pwm_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:01 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2048 ; free virtual = 10357
INFO: [runtcl-4] Executing : report_utilization -file pwm_wrapper_utilization_placed.rpt -pb pwm_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:01 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2039 ; free virtual = 10348
INFO: [runtcl-4] Executing : report_control_sets -verbose -file pwm_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2037 ; free virtual = 10346
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 81288aea ConstDB: 0 ShapeSum: 25b029fd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 4daff581

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2086 ; free virtual = 10426
Post Restoration Checksum: NetGraph: 38ba10a7 NumContArr: 14f5e4da Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 4daff581

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2084 ; free virtual = 10425

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 4daff581

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2066 ; free virtual = 10409

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 4daff581

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2066 ; free virtual = 10409
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 203ab8e75

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2019 ; free virtual = 10363
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.758  | TNS=0.000  | WHS=-0.240 | THS=-274.273|

Phase 2 Router Initialization | Checksum: 1a4e7a38a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2038 ; free virtual = 10382

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 22f630534

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2034 ; free virtual = 10378

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 926
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.729  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 125f56f67

Time (s): cpu = 00:00:57 ; elapsed = 00:00:33 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2040 ; free virtual = 10389

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.729  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2028cefb2

Time (s): cpu = 00:00:58 ; elapsed = 00:00:33 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2062 ; free virtual = 10410

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.729  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: e8730f7e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:34 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2047 ; free virtual = 10394
Phase 4 Rip-up And Reroute | Checksum: e8730f7e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:34 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2047 ; free virtual = 10394

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: e8730f7e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:34 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2047 ; free virtual = 10394

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e8730f7e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2047 ; free virtual = 10394
Phase 5 Delay and Skew Optimization | Checksum: e8730f7e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2047 ; free virtual = 10394

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 153812c66

Time (s): cpu = 00:01:01 ; elapsed = 00:00:35 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2046 ; free virtual = 10394
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.743  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11fa71b6d

Time (s): cpu = 00:01:01 ; elapsed = 00:00:35 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2046 ; free virtual = 10394
Phase 6 Post Hold Fix | Checksum: 11fa71b6d

Time (s): cpu = 00:01:01 ; elapsed = 00:00:35 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2046 ; free virtual = 10394

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.35891 %
  Global Horizontal Routing Utilization  = 3.69878 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: da9e8a53

Time (s): cpu = 00:01:01 ; elapsed = 00:00:35 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2046 ; free virtual = 10393

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: da9e8a53

Time (s): cpu = 00:01:02 ; elapsed = 00:00:35 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2045 ; free virtual = 10393

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 95075731

Time (s): cpu = 00:01:03 ; elapsed = 00:00:37 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2058 ; free virtual = 10391

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.743  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 95075731

Time (s): cpu = 00:01:03 ; elapsed = 00:00:37 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2061 ; free virtual = 10394
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:03 ; elapsed = 00:00:37 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2085 ; free virtual = 10418

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 25 Warnings, 25 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:40 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2085 ; free virtual = 10418
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2048 ; free virtual = 10404
INFO: [Common 17-1381] The checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/impl_1/pwm_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2512.648 ; gain = 0.000 ; free physical = 2074 ; free virtual = 10415
INFO: [runtcl-4] Executing : report_drc -file pwm_wrapper_drc_routed.rpt -pb pwm_wrapper_drc_routed.pb -rpx pwm_wrapper_drc_routed.rpx
Command: report_drc -file pwm_wrapper_drc_routed.rpt -pb pwm_wrapper_drc_routed.pb -rpx pwm_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/impl_1/pwm_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file pwm_wrapper_methodology_drc_routed.rpt -pb pwm_wrapper_methodology_drc_routed.pb -rpx pwm_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file pwm_wrapper_methodology_drc_routed.rpt -pb pwm_wrapper_methodology_drc_routed.pb -rpx pwm_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/impl_1/pwm_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2521.656 ; gain = 0.000 ; free physical = 1944 ; free virtual = 10275
INFO: [runtcl-4] Executing : report_power -file pwm_wrapper_power_routed.rpt -pb pwm_wrapper_power_summary_routed.pb -rpx pwm_wrapper_power_routed.rpx
Command: report_power -file pwm_wrapper_power_routed.rpt -pb pwm_wrapper_power_summary_routed.pb -rpx pwm_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
105 Infos, 25 Warnings, 25 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2536.352 ; gain = 14.695 ; free physical = 1951 ; free virtual = 10300
INFO: [runtcl-4] Executing : report_route_status -file pwm_wrapper_route_status.rpt -pb pwm_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file pwm_wrapper_timing_summary_routed.rpt -rpx pwm_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file pwm_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file pwm_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force pwm_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_1/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_10/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_11/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_12/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_13/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_14/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_15/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_16/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_17/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_18/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_19/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_2/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_3/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_4/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_5/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_6/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_7/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_8/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_9/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg__0 output pwm_i/mixer_0/inst/mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product__0 output pwm_i/mixer_0/inst/mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg__0 output pwm_i/mixer_0/inst/mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product__0 output pwm_i/mixer_0/inst/mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg__0 output pwm_i/mixer_0/inst/mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product__0 output pwm_i/mixer_0/inst/mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg__0 output pwm_i/mixer_0/inst/mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product__0 output pwm_i/mixer_0/inst/mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg__0 output pwm_i/mixer_0/inst/mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product__0 output pwm_i/mixer_0/inst/mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg__0 output pwm_i/mixer_0/inst/mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product__0 output pwm_i/mixer_0/inst/mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_mul_16ng8j_U14/mixer_mul_mul_16ng8j_DSP48_1_U/p_reg_reg output pwm_i/mixer_0/inst/mixer_mul_mul_16ng8j_U14/mixer_mul_mul_16ng8j_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_mul_16sfYi_U13/mixer_mul_mul_16sfYi_DSP48_0_U/p_reg_reg output pwm_i/mixer_0/inst/mixer_mul_mul_16sfYi_U13/mixer_mul_mul_16sfYi_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/pwm_0/inst/pwm_mul_mul_16s_1bkb_U1/pwm_mul_mul_16s_1bkb_DSP48_0_U/p_reg_reg output pwm_i/pwm_0/inst/pwm_mul_mul_16s_1bkb_U1/pwm_mul_mul_16s_1bkb_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/pwm_0/inst/pwm_mul_mul_16s_1bkb_U2/pwm_mul_mul_16s_1bkb_DSP48_0_U/p_reg_reg output pwm_i/pwm_0/inst/pwm_mul_mul_16s_1bkb_U2/pwm_mul_mul_16s_1bkb_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/pwm_0/inst/pwm_mul_mul_16s_1bkb_U3/pwm_mul_mul_16s_1bkb_DSP48_0_U/p_reg_reg output pwm_i/pwm_0/inst/pwm_mul_mul_16s_1bkb_U3/pwm_mul_mul_16s_1bkb_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/pwm_0/inst/pwm_mul_mul_16s_1bkb_U4/pwm_mul_mul_16s_1bkb_DSP48_0_U/p_reg_reg output pwm_i/pwm_0/inst/pwm_mul_mul_16s_1bkb_U4/pwm_mul_mul_16s_1bkb_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/pwm_0/inst/pwm_mul_mul_16s_1bkb_U5/pwm_mul_mul_16s_1bkb_DSP48_0_U/p_reg_reg output pwm_i/pwm_0/inst/pwm_mul_mul_16s_1bkb_U5/pwm_mul_mul_16s_1bkb_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/pwm_0/inst/pwm_mul_mul_16s_1bkb_U6/pwm_mul_mul_16s_1bkb_DSP48_0_U/p_reg_reg output pwm_i/pwm_0/inst/pwm_mul_mul_16s_1bkb_U6/pwm_mul_mul_16s_1bkb_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14], pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[15], pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[16]... and (the first 15 of 19 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 41 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./pwm_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Aug  2 10:44:56 2018. For additional details about this file, please refer to the WebTalk help file at /home/brennan/Vivado/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 66 Warnings, 25 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:39 ; elapsed = 00:02:45 . Memory (MB): peak = 2885.582 ; gain = 349.230 ; free physical = 1869 ; free virtual = 10266
INFO: [Common 17-206] Exiting Vivado at Thu Aug  2 10:44:57 2018...
