Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/stonepine/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/stonepine/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/stonepine/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/34-openroad-cts/systolic_sorter.odb'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting RC values…
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0046] Found 262 endpoints with hold violations.
Iteration | Resized | Buffers | Cloned Gates |   WNS   |   TNS   | Endpoint
---------------------------------------------------------------------------
        0 |       0 |       0 |            0 |  -0.090 |  -0.605 | _4748_/D
    final |       0 |     449 |            0 |   0.100 |   0.000 | _4750_/D
---------------------------------------------------------------------------
[INFO RSZ-0032] Inserted 449 hold buffers.
Placement Analysis
---------------------------------
total displacement       1823.1 u
average displacement        0.0 u
max displacement            7.4 u
original HPWL          377840.3 u
legalized HPWL         383419.9 u
delta HPWL                    1 %

[INFO DPL-0020] Mirrored 2057 instances
[INFO DPL-0021] HPWL before          383419.9 u
[INFO DPL-0022] HPWL after           378579.5 u
[INFO DPL-0023] HPWL delta               -1.3 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                              1270    4767.07
  Tap cell                              42679   53399.96
  Clock buffer                            387    5235.02
  Timing Repair Buffer                   1261    9935.78
  Inverter                                843    3239.36
  Clock inverter                           50     391.63
  Sequential cell                         705   18493.99
  Multi-Input combinational cell         1528   14415.08
  Total                                 48723  109877.88
Writing OpenROAD database to '/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/36-openroad-resizertimingpostcts/systolic_sorter.odb'…
Writing netlist to '/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/36-openroad-resizertimingpostcts/systolic_sorter.nl.v'…
Writing powered netlist to '/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/36-openroad-resizertimingpostcts/systolic_sorter.pnl.v'…
Writing layout to '/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/36-openroad-resizertimingpostcts/systolic_sorter.def'…
Writing timing constraints to '/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/36-openroad-resizertimingpostcts/systolic_sorter.sdc'…
