/*
 * Copyright 2024 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

/***********************************************************************************************************************
 * This file was generated by the MCUXpresso Config Tools. Any manual edits made to this file
 * will be overwritten if the respective MCUXpresso Config Tools is used to update this file.
 **********************************************************************************************************************/

#ifndef _PIN_MUX_H_
#define _PIN_MUX_H_

/*!
 * @addtogroup pin_mux
 * @{
 */

/***********************************************************************************************************************
 * API
 **********************************************************************************************************************/

#if defined(__cplusplus)
extern "C" {
#endif

/*!
 * @brief Calls initialization functions.
 *
 */
void BOARD_InitBootPins(void);

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitPins(void);                    /* Function assigned for the Cortex-M33 */

/* GPIO_AON_09 (coord A5), LPUART1_RXD/U61[3]/J39[2]/J70[3] */
/* Routed pin properties */
#define BOARD_INITDEBUG_UARTPINS_LPUART1_RXD_PERIPHERAL                  LPUART1   /*!< Peripheral name */
#define BOARD_INITDEBUG_UARTPINS_LPUART1_RXD_SIGNAL                          RXD   /*!< Signal name */

/* GPIO_AON_08 (coord B1), LPUART1_TXD/U61[4]/J39[4]/J70[4] */
/* Routed pin properties */
#define BOARD_INITDEBUG_UARTPINS_LPUART1_TXD_PERIPHERAL                  LPUART1   /*!< Peripheral name */
#define BOARD_INITDEBUG_UARTPINS_LPUART1_TXD_SIGNAL                          TXD   /*!< Signal name */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitDEBUG_UARTPins(void);          /* Function assigned for the Cortex-M33 */

/* GPIO_EMC_B1_09 (coord E1), SEMC_A0/U14[23]/U16[23] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_A0_PERIPHERAL                              SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_A0_SIGNAL                                  ADDR   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_A0_CHANNEL                                   0U   /*!< Signal channel */

/* GPIO_EMC_B1_10 (coord E3), SEMC_A1/U14[24]/U16[24] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_A1_PERIPHERAL                              SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_A1_SIGNAL                                  ADDR   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_A1_CHANNEL                                   1U   /*!< Signal channel */

/* GPIO_EMC_B1_11 (coord F2), SEMC_A2/U14[25]/U16[25] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_A2_PERIPHERAL                              SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_A2_SIGNAL                                  ADDR   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_A2_CHANNEL                                   2U   /*!< Signal channel */

/* GPIO_EMC_B1_12 (coord G6), SEMC_A3/U14[26]/U16[26]/ECAT0_RXER */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_A3_PERIPHERAL                              SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_A3_SIGNAL                                  ADDR   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_A3_CHANNEL                                   3U   /*!< Signal channel */

/* GPIO_EMC_B1_13 (coord F3), SEMC_A4/U14[29]/U16[29]/ENET2_RGMII_RX_EN */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_A4_PERIPHERAL                              SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_A4_SIGNAL                                  ADDR   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_A4_CHANNEL                                   4U   /*!< Signal channel */

/* GPIO_EMC_B1_14 (coord G5), SEMC_A5/U14[30]/U16[30]/ENET3_MII_CRS */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_A5_PERIPHERAL                              SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_A5_SIGNAL                                  ADDR   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_A5_CHANNEL                                   5U   /*!< Signal channel */

/* GPIO_EMC_B1_15 (coord G2), SEMC_A6/U14[31]/U16[31]/ENET3_MII_COL */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_A6_PERIPHERAL                              SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_A6_SIGNAL                                  ADDR   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_A6_CHANNEL                                   6U   /*!< Signal channel */

/* GPIO_EMC_B1_16 (coord H1), SEMC_A7/U14[32]/U16[32]/ENET2_RGMII_RXD0 */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_A7_PERIPHERAL                              SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_A7_SIGNAL                                  ADDR   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_A7_CHANNEL                                   7U   /*!< Signal channel */

/* GPIO_EMC_B1_17 (coord E2), SEMC_A8/U14[33]/U16[33]/ENET2_RGMII_RXD1 */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_A8_PERIPHERAL                              SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_A8_SIGNAL                                  ADDR   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_A8_CHANNEL                                   8U   /*!< Signal channel */

/* GPIO_EMC_B1_18 (coord D1), SEMC_A9/U14[34]/U16[34] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_A9_PERIPHERAL                              SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_A9_SIGNAL                                  ADDR   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_A9_CHANNEL                                   9U   /*!< Signal channel */

/* GPIO_EMC_B1_23 (coord F1), SEMC_A10/U14[22]/U16[22]/ENET2_RGMII_RXD3 */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_A10_PERIPHERAL                             SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_A10_SIGNAL                                 ADDR   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_A10_CHANNEL                                 10U   /*!< Signal channel */

/* GPIO_EMC_B1_19 (coord F4), SEMC_A11/U14[35]/U16[35] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_A11_PERIPHERAL                             SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_A11_SIGNAL                                 ADDR   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_A11_CHANNEL                                 11U   /*!< Signal channel */

/* GPIO_EMC_B1_20 (coord G1), SEMC_A12/U14[36]/U16[36] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_A12_PERIPHERAL                             SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_A12_SIGNAL                                 ADDR   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_A12_CHANNEL                                 12U   /*!< Signal channel */

/* GPIO_EMC_B1_00 (coord H3), SEMC_D0/U14[2] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_D0_PERIPHERAL                              SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_D0_SIGNAL                                  DATA   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_D0_CHANNEL                                   0U   /*!< Signal channel */

/* GPIO_EMC_B1_01 (coord H4), SEMC_D1/U14[4] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_D1_PERIPHERAL                              SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_D1_SIGNAL                                  DATA   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_D1_CHANNEL                                   1U   /*!< Signal channel */

/* GPIO_EMC_B1_02 (coord K2), SEMC_D2/U14[5] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_D2_PERIPHERAL                              SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_D2_SIGNAL                                  DATA   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_D2_CHANNEL                                   2U   /*!< Signal channel */

/* GPIO_EMC_B1_03 (coord G3), SEMC_D3/U14[7] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_D3_PERIPHERAL                              SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_D3_SIGNAL                                  DATA   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_D3_CHANNEL                                   3U   /*!< Signal channel */

/* GPIO_EMC_B1_04 (coord J4), SEMC_D4/U14[8] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_D4_PERIPHERAL                              SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_D4_SIGNAL                                  DATA   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_D4_CHANNEL                                   4U   /*!< Signal channel */

/* GPIO_EMC_B1_05 (coord H6), SEMC_D5/U14[10] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_D5_PERIPHERAL                              SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_D5_SIGNAL                                  DATA   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_D5_CHANNEL                                   5U   /*!< Signal channel */

/* GPIO_EMC_B1_06 (coord K3), SEMC_D6/U14[11] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_D6_PERIPHERAL                              SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_D6_SIGNAL                                  DATA   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_D6_CHANNEL                                   6U   /*!< Signal channel */

/* GPIO_EMC_B1_07 (coord M3), SEMC_D7/U14[13] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_D7_PERIPHERAL                              SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_D7_SIGNAL                                  DATA   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_D7_CHANNEL                                   7U   /*!< Signal channel */

/* GPIO_EMC_B1_30 (coord H2), SEMC_D8/U14[42] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_D8_PERIPHERAL                              SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_D8_SIGNAL                                  DATA   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_D8_CHANNEL                                   8U   /*!< Signal channel */

/* GPIO_EMC_B1_31 (coord J2), SEMC_D9/U14[44] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_D9_PERIPHERAL                              SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_D9_SIGNAL                                  DATA   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_D9_CHANNEL                                   9U   /*!< Signal channel */

/* GPIO_EMC_B1_32 (coord J1), SEMC_D10/U14[45] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_D10_PERIPHERAL                             SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_D10_SIGNAL                                 DATA   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_D10_CHANNEL                                 10U   /*!< Signal channel */

/* GPIO_EMC_B1_33 (coord K1), SEMC_D11/U14[47] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_D11_PERIPHERAL                             SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_D11_SIGNAL                                 DATA   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_D11_CHANNEL                                 11U   /*!< Signal channel */

/* GPIO_EMC_B1_34 (coord L2), SEMC_D12/U14[48] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_D12_PERIPHERAL                             SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_D12_SIGNAL                                 DATA   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_D12_CHANNEL                                 12U   /*!< Signal channel */

/* GPIO_EMC_B1_35 (coord L1), SEMC_D13/U14[50] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_D13_PERIPHERAL                             SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_D13_SIGNAL                                 DATA   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_D13_CHANNEL                                 13U   /*!< Signal channel */

/* GPIO_EMC_B1_36 (coord M1), SEMC_D14/U14[51] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_D14_PERIPHERAL                             SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_D14_SIGNAL                                 DATA   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_D14_CHANNEL                                 14U   /*!< Signal channel */

/* GPIO_EMC_B1_37 (coord N1), SEMC_D15/U14[53] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_D15_PERIPHERAL                             SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_D15_SIGNAL                                 DATA   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_D15_CHANNEL                                 15U   /*!< Signal channel */

/* GPIO_EMC_B1_08 (coord H5), SEMC_DM0/U14[15] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_DM0_PERIPHERAL                             SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_DM0_SIGNAL                                   DM   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_DM0_CHANNEL                                  0U   /*!< Signal channel */

/* GPIO_EMC_B1_38 (coord M2), SEMC_DM1/U14[39] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_DM1_PERIPHERAL                             SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_DM1_SIGNAL                                   DM   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_DM1_CHANNEL                                  1U   /*!< Signal channel */

/* GPIO_EMC_B1_39 (coord P1), SEMC_DQS */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_DQS_PERIPHERAL                             SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_DQS_SIGNAL                             semc_dqs   /*!< Signal name */

/* GPIO_EMC_B1_25 (coord N3), SEMC_RAS/U14[18]/U16[18]/ENET2_RGMII_TXD2 */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_RAS_PERIPHERAL                             SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_RAS_SIGNAL                             semc_ras   /*!< Signal name */

/* GPIO_EMC_B1_28 (coord F5), SEMC_WE/U14[16]/U16[16] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_WE_PERIPHERAL                              SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_WE_SIGNAL                               semc_we   /*!< Signal name */

/* GPIO_EMC_B1_21 (coord K4), SEMC_BA0/U14[20]/U16[20]/ENET2_RGMII_RXC */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_BA0_PERIPHERAL                             SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_BA0_SIGNAL                                   BA   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_BA0_CHANNEL                                  0U   /*!< Signal channel */

/* GPIO_EMC_B1_22 (coord L3), SEMC_BA1/U14[21]/U16[21]/ENET2_RGMII_RXD2 */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_BA1_PERIPHERAL                             SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_BA1_SIGNAL                                   BA   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_BA1_CHANNEL                                  1U   /*!< Signal channel */

/* GPIO_EMC_B1_24 (coord P2), SEMC_CAS/U14[17]/U16[17]/ENET2_RGMII_TXD3 */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_CAS_PERIPHERAL                             SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_CAS_SIGNAL                             semc_cas   /*!< Signal name */

/* GPIO_EMC_B1_27 (coord J3), SEMC_CKE/U14[37]/U16[37] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_CKE_PERIPHERAL                             SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_CKE_SIGNAL                             semc_cke   /*!< Signal name */

/* GPIO_EMC_B1_26 (coord N4), SEMC_CLK/U14[38]/U16[38] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_CLK_PERIPHERAL                             SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_CLK_SIGNAL                             semc_clk   /*!< Signal name */

/* GPIO_EMC_B1_29 (coord E4), SEMC_CS0/U14[19]/U16[19] */
/* Routed pin properties */
#define BOARD_INITSDRAMPINS_SEMC_CS0_PERIPHERAL                             SEMC   /*!< Peripheral name */
#define BOARD_INITSDRAMPINS_SEMC_CS0_SIGNAL                                   CS   /*!< Signal name */
#define BOARD_INITSDRAMPINS_SEMC_CS0_CHANNEL                                  0U   /*!< Signal channel */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitSDRAMPins(void);               /* Function assigned for the Cortex-M33 */

/* GPIO_AON_18 (coord E6), INT2_COMBO/DC_INT/CAN3_TX/U42[1]/J47[3]/U115[6] */
/* Routed pin properties */
#define BOARD_INITCANPINS_CAN3_TX_PERIPHERAL                                CAN3   /*!< Peripheral name */
#define BOARD_INITCANPINS_CAN3_TX_SIGNAL                                      TX   /*!< Signal name */

/* GPIO_AON_03 (coord C8), CAN3_RX/U42[4] */
/* Routed pin properties */
#define BOARD_INITCANPINS_CAN3_RX_PERIPHERAL                                CAN3   /*!< Peripheral name */
#define BOARD_INITCANPINS_CAN3_RX_SIGNAL                                      RX   /*!< Signal name */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitCANPins(void);                 /* Function assigned for the Cortex-M33 */

/* GPIO_AD_15 (coord N16), SD1_CD_B/SPDIF_IN/Flash_RST/J39[6]/J69[18]/J70[2]/J15[9]/J25[1]/U361F[13] */
/* Routed pin properties */
#define BOARD_INITSDHCPINS_SD1_CD_B_PERIPHERAL                            RGPIO4   /*!< Peripheral name */
#define BOARD_INITSDHCPINS_SD1_CD_B_SIGNAL                               gpio_io   /*!< Signal name */
#define BOARD_INITSDHCPINS_SD1_CD_B_CHANNEL                                  15U   /*!< Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_INITSDHCPINS_SD1_CD_B_GPIO                                  RGPIO4   /*!< GPIO peripheral base pointer */
#define BOARD_INITSDHCPINS_SD1_CD_B_GPIO_PIN                                 15U   /*!< GPIO pin number */
#define BOARD_INITSDHCPINS_SD1_CD_B_GPIO_PIN_MASK                    (1U << 15U)   /*!< GPIO pin mask */

/* GPIO_AD_14 (coord N14), SD_PWREN_B/SPDIF_EXT_CLK/J69[17]/Q6[1] */
/* Routed pin properties */
#define BOARD_INITSDHCPINS_SD_PWREN_B_PERIPHERAL                          RGPIO4   /*!< Peripheral name */
#define BOARD_INITSDHCPINS_SD_PWREN_B_SIGNAL                             gpio_io   /*!< Signal name */
#define BOARD_INITSDHCPINS_SD_PWREN_B_CHANNEL                                14U   /*!< Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_INITSDHCPINS_SD_PWREN_B_GPIO                                RGPIO4   /*!< GPIO peripheral base pointer */
#define BOARD_INITSDHCPINS_SD_PWREN_B_GPIO_PIN                               14U   /*!< GPIO pin number */
#define BOARD_INITSDHCPINS_SD_PWREN_B_GPIO_PIN_MASK                  (1U << 14U)   /*!< GPIO pin mask */

/* GPIO_AD_29 (coord L15), SD1_VSELECT/Q5[2] */
/* Routed pin properties */
#define BOARD_INITSDHCPINS_SD1_VSELECT_PERIPHERAL                         RGPIO4   /*!< Peripheral name */
#define BOARD_INITSDHCPINS_SD1_VSELECT_SIGNAL                            gpio_io   /*!< Signal name */
#define BOARD_INITSDHCPINS_SD1_VSELECT_CHANNEL                               29U   /*!< Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_INITSDHCPINS_SD1_VSELECT_GPIO                               RGPIO4   /*!< GPIO peripheral base pointer */
#define BOARD_INITSDHCPINS_SD1_VSELECT_GPIO_PIN                              29U   /*!< GPIO pin number */
#define BOARD_INITSDHCPINS_SD1_VSELECT_GPIO_PIN_MASK                 (1U << 29U)   /*!< GPIO pin mask */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitSDHCPins(void);                /* Function assigned for the Cortex-M33 */

/* GPIO_AD_30 (coord L17), NETC_ECAT_MDC/PHY2_RGMII_MDC/PHY3_RGMII_MDC/J44[9]/U121[22]/U123[22]/U125[1]/U29[13]/U34[13] */
/* Routed pin properties */
#define BOARD_INITNETPINS_NETC_ECAT_MDC_PERIPHERAL                          NETC   /*!< Peripheral name */
#define BOARD_INITNETPINS_NETC_ECAT_MDC_SIGNAL                         netc_emdc   /*!< Signal name */

/* GPIO_AD_31 (coord K17), NETC_ECAT_MDIO/PHY2_RGMII_MDIO/PHY3_RGMII_MDIO/U121[23]/U123[23]/U125[8]/U29[14]/U34[14] */
/* Routed pin properties */
#define BOARD_INITNETPINS_NETC_ECAT_MDIO_PERIPHERAL                         NETC   /*!< Peripheral name */
#define BOARD_INITNETPINS_NETC_ECAT_MDIO_SIGNAL                       netc_emdio   /*!< Signal name */

/* GPIO_B1_13 (coord B11), ENET1_RST_B/U27[12] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET1_RST_B_PERIPHERAL                          RGPIO6   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET1_RST_B_SIGNAL                             gpio_io   /*!< Signal name */
#define BOARD_INITNETPINS_ENET1_RST_B_CHANNEL                                13U   /*!< Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_INITNETPINS_ENET1_RST_B_GPIO                                RGPIO6   /*!< GPIO peripheral base pointer */
#define BOARD_INITNETPINS_ENET1_RST_B_GPIO_PIN                               13U   /*!< GPIO pin number */
#define BOARD_INITNETPINS_ENET1_RST_B_GPIO_PIN_MASK                  (1U << 13U)   /*!< GPIO pin mask */

/* GPIO_AD_25 (coord M15), ENET0_RST_B/PHY0_RST_B/U121[21] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET0_RST_B_PERIPHERAL                          RGPIO4   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET0_RST_B_SIGNAL                             gpio_io   /*!< Signal name */
#define BOARD_INITNETPINS_ENET0_RST_B_CHANNEL                                25U   /*!< Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_INITNETPINS_ENET0_RST_B_GPIO                                RGPIO4   /*!< GPIO peripheral base pointer */
#define BOARD_INITNETPINS_ENET0_RST_B_GPIO_PIN                               25U   /*!< GPIO pin number */
#define BOARD_INITNETPINS_ENET0_RST_B_GPIO_PIN_MASK                  (1U << 25U)   /*!< GPIO pin mask */

/* GPIO_AD_13 (coord N15), SPDIF_SR_CLK/ENET4_RST_B/PHY4_RST_B/U123[21]/J39[12]/J69[16] */
/* Routed pin properties */
#define BOARD_INITNETPINS_SPDIF_SR_CLK_PERIPHERAL                         RGPIO4   /*!< Peripheral name */
#define BOARD_INITNETPINS_SPDIF_SR_CLK_SIGNAL                            gpio_io   /*!< Signal name */
#define BOARD_INITNETPINS_SPDIF_SR_CLK_CHANNEL                               13U   /*!< Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_INITNETPINS_SPDIF_SR_CLK_GPIO                               RGPIO4   /*!< GPIO peripheral base pointer */
#define BOARD_INITNETPINS_SPDIF_SR_CLK_GPIO_PIN                              13U   /*!< GPIO pin number */
#define BOARD_INITNETPINS_SPDIF_SR_CLK_GPIO_PIN_MASK                 (1U << 13U)   /*!< GPIO pin mask */

/* GPIO_EMC_B2_07 (coord T7), SEMC_D23/U16[13]/ENET0_TXEN/PHY0_TXEN/U121[20] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET0_TXEN_PERIPHERAL                    NETC_SWT_ETH0   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET0_TXEN_SIGNAL                                TX_EN   /*!< Signal name */

/* GPIO_EMC_B2_08 (coord U4), SEMC_DM2/U16[15]/ENET0_TX_REF_CLK/PHY0_TXC/U121[15]/U16[15] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET0_TX_REF_CLK_PERIPHERAL              NETC_SWT_ETH0   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET0_TX_REF_CLK_SIGNAL                         TX_CLK   /*!< Signal name */

/* GPIO_EMC_B2_05 (coord T4), SEMC_D21/U16[10]/ENET0_TXD0/PHY0_TXD0/U121[16] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET0_TXD0_PERIPHERAL                    NETC_SWT_ETH0   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET0_TXD0_SIGNAL                              TX_DATA   /*!< Signal name */
#define BOARD_INITNETPINS_ENET0_TXD0_CHANNEL                                  0U   /*!< Signal channel */

/* GPIO_EMC_B2_06 (coord T6), SEMC_D22/U16[11]/ENET0_TXD1/PHY0_TXD1/U121[17] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET0_TXD1_PERIPHERAL                    NETC_SWT_ETH0   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET0_TXD1_SIGNAL                              TX_DATA   /*!< Signal name */
#define BOARD_INITNETPINS_ENET0_TXD1_CHANNEL                                  1U   /*!< Signal channel */

/* GPIO_EMC_B2_11 (coord P6), SEMC_D26/U16[45]/ENET0_CRS_DV/PHY0_CRS_DV/U121[26] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET0_CRS_DV_PERIPHERAL                  NETC_SWT_ETH0   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET0_CRS_DV_SIGNAL                              RX_EN   /*!< Signal name */

/* GPIO_EMC_B2_12 (coord R5), SEMC_D27/U16[47]/ENET0_RXER/PHY0_RXER/FXEN/U121[28] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET0_RXER_PERIPHERAL                    NETC_SWT_ETH0   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET0_RXER_SIGNAL                                RX_ER   /*!< Signal name */

/* GPIO_EMC_B2_09 (coord U5), SEMC_D24/U16[42]/ENET0_RXD0/PHY0_RXD0/U121[9] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET0_RXD0_PERIPHERAL                    NETC_SWT_ETH0   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET0_RXD0_SIGNAL                              RX_DATA   /*!< Signal name */
#define BOARD_INITNETPINS_ENET0_RXD0_CHANNEL                                  0U   /*!< Signal channel */

/* GPIO_EMC_B2_10 (coord U6), SEMC_D25/U16[44]/ENET0_RXD1/PHY0_RXD1/U121[10] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET0_RXD1_PERIPHERAL                    NETC_SWT_ETH0   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET0_RXD1_SIGNAL                              RX_DATA   /*!< Signal name */
#define BOARD_INITNETPINS_ENET0_RXD1_CHANNEL                                  1U   /*!< Signal channel */

/* GPIO_B1_03 (coord A14), ENET1_RGMII_TXC/PHY1_RGMII_TXC/ECAT_SYNC0/U27[20]/Q19[1] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET1_RGMII_TXC_PERIPHERAL               NETC_SWT_ETH1   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET1_RGMII_TXC_SIGNAL                          TX_CLK   /*!< Signal name */

/* GPIO_B1_02 (coord E12), ENET1_RGMII_TX_EN/PHY1_RGMII_TX_EN/ECAT_SYNC1/U27[19]/Q20[1] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET1_RGMII_TX_EN_PERIPHERAL             NETC_SWT_ETH1   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET1_RGMII_TX_EN_SIGNAL                         TX_EN   /*!< Signal name */

/* GPIO_B1_00 (coord E13), ENET1_RGMII_TXD0/PHY1_RGMII_TXD0/ECAT_ACT0/U27[18]/Q21[1] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET1_RGMII_TXD0_PERIPHERAL              NETC_SWT_ETH1   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET1_RGMII_TXD0_SIGNAL                        TX_DATA   /*!< Signal name */
#define BOARD_INITNETPINS_ENET1_RGMII_TXD0_CHANNEL                            0U   /*!< Signal channel */

/* GPIO_B1_01 (coord C12), ENET1_RGMII_TXD1/PHY1_RGMII_TXD1/ECAT_ACT1/U27[17]/Q23[1] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET1_RGMII_TXD1_PERIPHERAL              NETC_SWT_ETH1   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET1_RGMII_TXD1_SIGNAL                        TX_DATA   /*!< Signal name */
#define BOARD_INITNETPINS_ENET1_RGMII_TXD1_CHANNEL                            1U   /*!< Signal channel */

/* GPIO_B1_07 (coord D13), ENET1_RGMII_TXD2/PHY1_RGMII_TXD2/U27[16] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET1_RGMII_TXD2_PERIPHERAL              NETC_SWT_ETH1   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET1_RGMII_TXD2_SIGNAL                        TX_DATA   /*!< Signal name */
#define BOARD_INITNETPINS_ENET1_RGMII_TXD2_CHANNEL                            2U   /*!< Signal channel */

/* GPIO_B1_08 (coord B14), ENET1_RGMII_TXD3/PHY1_RGMII_TXD3/U27[15] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET1_RGMII_TXD3_PERIPHERAL              NETC_SWT_ETH1   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET1_RGMII_TXD3_SIGNAL                        TX_DATA   /*!< Signal name */
#define BOARD_INITNETPINS_ENET1_RGMII_TXD3_CHANNEL                            3U   /*!< Signal channel */

/* GPIO_B1_11 (coord A12), ENET1_RGMII_RXC/PHY1_RGMII_RXC/RXC_PHYAD1_1/U27[27] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET1_RGMII_RXC_PERIPHERAL               NETC_SWT_ETH1   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET1_RGMII_RXC_SIGNAL                          RX_CLK   /*!< Signal name */

/* GPIO_B1_06 (coord B10), ENET1_RGMII_RX_EN/PHY1_RGMII_RX_EN/RXCTL_PHYAD2_1/U27[26] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET1_RGMII_RX_EN_PERIPHERAL             NETC_SWT_ETH1   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET1_RGMII_RX_EN_SIGNAL                         RX_EN   /*!< Signal name */

/* GPIO_B1_04 (coord B13), ENET1_RGMII_RXD0/PHY1_RGMII_RXD0/RXD0_RXDLY_1/U27[25] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET1_RGMII_RXD0_PERIPHERAL              NETC_SWT_ETH1   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET1_RGMII_RXD0_SIGNAL                        RX_DATA   /*!< Signal name */
#define BOARD_INITNETPINS_ENET1_RGMII_RXD0_CHANNEL                            0U   /*!< Signal channel */

/* GPIO_B1_05 (coord B12), ENET1_RGMII_RXD1/PHY1_RGMII_RXD1/RXD1_TXDLY_1/U27[24] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET1_RGMII_RXD1_PERIPHERAL              NETC_SWT_ETH1   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET1_RGMII_RXD1_SIGNAL                        RX_DATA   /*!< Signal name */
#define BOARD_INITNETPINS_ENET1_RGMII_RXD1_CHANNEL                            1U   /*!< Signal channel */

/* GPIO_B1_09 (coord A15), ENET1_RGMII_RXD2/PHY1_RGMII_RXD2/RXD2_PLLOFF_1/U27[23] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET1_RGMII_RXD2_PERIPHERAL              NETC_SWT_ETH1   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET1_RGMII_RXD2_SIGNAL                        RX_DATA   /*!< Signal name */
#define BOARD_INITNETPINS_ENET1_RGMII_RXD2_CHANNEL                            2U   /*!< Signal channel */

/* GPIO_B1_10 (coord A13), ENET1_RGMII_RXD3/PHY1_RGMII_RXD3/RXD3_PHYAD0_1/U27[22] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET1_RGMII_RXD3_PERIPHERAL              NETC_SWT_ETH1   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET1_RGMII_RXD3_SIGNAL                        RX_DATA   /*!< Signal name */
#define BOARD_INITNETPINS_ENET1_RGMII_RXD3_CHANNEL                            3U   /*!< Signal channel */

/* GPIO_EMC_B2_15 (coord R4), SEMC_D30/U16[51]/ENET4_TXEN/PHY4_TXEN/U123[20] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET4_TXEN_PERIPHERAL                 NETC_ENETC0_ETH4   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET4_TXEN_SIGNAL                                TX_EN   /*!< Signal name */

/* GPIO_EMC_B2_16 (coord R7), SEMC_D31/U16[53]/ENET4_TX_REF_CLK/PHY4_TXC/U123[15] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET4_TX_REF_CLK_PERIPHERAL           NETC_ENETC0_ETH4   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET4_TX_REF_CLK_SIGNAL                         TX_CLK   /*!< Signal name */

/* GPIO_EMC_B2_13 (coord R6), SEMC_D28/U16[48]/ENET4_TXD0/PHY4_TXD0/U123[16] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET4_TXD0_PERIPHERAL                 NETC_ENETC0_ETH4   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET4_TXD0_SIGNAL                              TX_DATA   /*!< Signal name */
#define BOARD_INITNETPINS_ENET4_TXD0_CHANNEL                                  0U   /*!< Signal channel */

/* GPIO_EMC_B2_14 (coord N8), SEMC_D29/U16[50]/ENET4_TXD1/PHY4_TXD1/U123[17] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET4_TXD1_PERIPHERAL                 NETC_ENETC0_ETH4   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET4_TXD1_SIGNAL                              TX_DATA   /*!< Signal name */
#define BOARD_INITNETPINS_ENET4_TXD1_CHANNEL                                  1U   /*!< Signal channel */

/* GPIO_EMC_B2_19 (coord U8), ENET4_CRS_DV/PHY4_CRS_DV/U123[26] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET4_CRS_DV_PERIPHERAL               NETC_ENETC0_ETH4   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET4_CRS_DV_SIGNAL                              RX_EN   /*!< Signal name */

/* GPIO_EMC_B2_20 (coord R8), ENET4_RXER/PHY4_RXER/FXEN/U123[28] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET4_RXER_PERIPHERAL                 NETC_ENETC0_ETH4   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET4_RXER_SIGNAL                                RX_ER   /*!< Signal name */

/* GPIO_EMC_B2_17 (coord U7), SEMC_DM3/U16[39]/ENET4_RXD0/PHY4_RXD0/U123[9] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET4_RXD0_PERIPHERAL                 NETC_ENETC0_ETH4   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET4_RXD0_SIGNAL                              RX_DATA   /*!< Signal name */
#define BOARD_INITNETPINS_ENET4_RXD0_CHANNEL                                  0U   /*!< Signal channel */

/* GPIO_EMC_B2_18 (coord P8), ENET4_RXD1/PHY4_RXD1/U123[10] */
/* Routed pin properties */
#define BOARD_INITNETPINS_ENET4_RXD1_PERIPHERAL                 NETC_ENETC0_ETH4   /*!< Peripheral name */
#define BOARD_INITNETPINS_ENET4_RXD1_SIGNAL                              RX_DATA   /*!< Signal name */
#define BOARD_INITNETPINS_ENET4_RXD1_CHANNEL                                  1U   /*!< Signal channel */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitNETPins(void);                 /* Function assigned for the Cortex-M33 */

/* GPIO_B2_10 (coord A10), FlexSPI1_A_D0/U70[8] */
/* Routed pin properties */
#define BOARD_INITFLASHPINS_FlexSPI1_A_D0_PERIPHERAL                    FLEXSPI1   /*!< Peripheral name */
#define BOARD_INITFLASHPINS_FlexSPI1_A_D0_SIGNAL                 FLEXSPI_A_DATA0   /*!< Signal name */

/* GPIO_B2_11 (coord B9), FlexSPI1_A_D1/U70[7] */
/* Routed pin properties */
#define BOARD_INITFLASHPINS_FlexSPI1_A_D1_PERIPHERAL                    FLEXSPI1   /*!< Peripheral name */
#define BOARD_INITFLASHPINS_FlexSPI1_A_D1_SIGNAL                 FLEXSPI_A_DATA1   /*!< Signal name */

/* GPIO_B2_12 (coord A8), FlexSPI1_A_D2/U71[8] */
/* Routed pin properties */
#define BOARD_INITFLASHPINS_FlexSPI1_A_D2_PERIPHERAL                    FLEXSPI1   /*!< Peripheral name */
#define BOARD_INITFLASHPINS_FlexSPI1_A_D2_SIGNAL                 FLEXSPI_A_DATA2   /*!< Signal name */

/* GPIO_B2_13 (coord B8), FlexSPI1_A_D3/U71[7] */
/* Routed pin properties */
#define BOARD_INITFLASHPINS_FlexSPI1_A_D3_PERIPHERAL                    FLEXSPI1   /*!< Peripheral name */
#define BOARD_INITFLASHPINS_FlexSPI1_A_D3_SIGNAL                 FLEXSPI_A_DATA3   /*!< Signal name */

/* GPIO_B2_07 (coord A6), FlexSPI1_A_DQS/U11[C3] */
/* Routed pin properties */
#define BOARD_INITFLASHPINS_FlexSPI1_A_DQS_PERIPHERAL                   FLEXSPI1   /*!< Peripheral name */
#define BOARD_INITFLASHPINS_FlexSPI1_A_DQS_SIGNAL                  FLEXSPI_A_DQS   /*!< Signal name */

/* GPIO_B2_08 (coord A7), FlexSPI1_A_CLK/U69[7] */
/* Routed pin properties */
#define BOARD_INITFLASHPINS_FlexSPI1_A_CLK_PERIPHERAL                   FLEXSPI1   /*!< Peripheral name */
#define BOARD_INITFLASHPINS_FlexSPI1_A_CLK_SIGNAL                 FLEXSPI_A_SCLK   /*!< Signal name */

/* GPIO_B2_09 (coord D10), FlexSPI1_A_SS0/U69[8] */
/* Routed pin properties */
#define BOARD_INITFLASHPINS_FlexSPI1_A_SS0_PERIPHERAL                   FLEXSPI1   /*!< Peripheral name */
#define BOARD_INITFLASHPINS_FlexSPI1_A_SS0_SIGNAL                FLEXSPI_A_SS0_B   /*!< Signal name */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitFLASHPins(void);               /* Function assigned for the Cortex-M33 */

/* GPIO_AON_16 (coord C5), LPI2C2_SCL/J44[20]/U126[1]/U115[5]/U369[F1]/U134[54] */
/* Routed pin properties */
#define BOARD_INITI2SPINS_LPI2C2_SCL_PERIPHERAL                           LPI2C2   /*!< Peripheral name */
#define BOARD_INITI2SPINS_LPI2C2_SCL_SIGNAL                                  SCL   /*!< Signal name */

/* GPIO_AON_15 (coord B3), LPI2C2_SDA/J44[18]/U126[8]/U115[4]/U369[E2]/J134[52] */
/* Routed pin properties */
#define BOARD_INITI2SPINS_LPI2C2_SDA_PERIPHERAL                           LPI2C2   /*!< Peripheral name */
#define BOARD_INITI2SPINS_LPI2C2_SDA_SIGNAL                                  SDA   /*!< Signal name */

/* GPIO_AON_21 (coord F6), SAI1_TXD0/DC_I2S1_TX_D0/J100[1]/J47[17] */
/* Routed pin properties */
#define BOARD_INITI2SPINS_SAI1_TXD0_PERIPHERAL                              SAI1   /*!< Peripheral name */
#define BOARD_INITI2SPINS_SAI1_TXD0_SIGNAL                          sai_tx_data0   /*!< Signal name */

/* GPIO_AON_22 (coord C3), SAI1_TX_SYNC/DC_I2S1_TX_SYNC/J97[1]/J47[16] */
/* Routed pin properties */
#define BOARD_INITI2SPINS_SAI1_TX_SYNC_PERIPHERAL                           SAI1   /*!< Peripheral name */
#define BOARD_INITI2SPINS_SAI1_TX_SYNC_SIGNAL                        sai_tx_sync   /*!< Signal name */

/* GPIO_AON_23 (coord C2), SAI1_TX_BCLK/DC_I2S1_TX_BCLK/J98[1]/J47[23] */
/* Routed pin properties */
#define BOARD_INITI2SPINS_SAI1_TX_BCLK_PERIPHERAL                           SAI1   /*!< Peripheral name */
#define BOARD_INITI2SPINS_SAI1_TX_BCLK_SIGNAL                        sai_tx_bclk   /*!< Signal name */

/* GPIO_AON_24 (coord C1), SAI1_MCLK/DC_I2S1_MCLK/J47[1]/U369[G7] */
/* Routed pin properties */
#define BOARD_INITI2SPINS_SAI1_MCLK_PERIPHERAL                              SAI1   /*!< Peripheral name */
#define BOARD_INITI2SPINS_SAI1_MCLK_SIGNAL                              sai_mclk   /*!< Signal name */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitI2SPins(void);                 /* Function assigned for the Cortex-M33 */

/* GPIO_AD_17 (coord M17), WL_RST/I3C2_PUR/ECAT_LINK1/J69[20]/J36[56]/J50[3]/U46[14]/U123[25] */
/* Routed pin properties */
#define BOARD_INITI3CPINS_WL_RST_PERIPHERAL                                 I3C2   /*!< Peripheral name */
#define BOARD_INITI3CPINS_WL_RST_SIGNAL                                  i3c_pur   /*!< Signal name */

/* GPIO_AD_18 (coord K16), I3C2_SCL/LPI2C3_eCAT_SCL/BT_WAKE_B_3V3/J41[12]/J70[5]/J50[1]/U46[13]/J51[3]/J36[20]/U48[6]/J47[13] */
/* Routed pin properties */
#define BOARD_INITI3CPINS_I3C2_SCL_PERIPHERAL                               I3C2   /*!< Peripheral name */
#define BOARD_INITI3CPINS_I3C2_SCL_SIGNAL                                i3c_scl   /*!< Signal name */

/* GPIO_AD_19 (coord L13), I3C2_SDA/LPI2C3_eCAT_SDA/J41[10]/J70[6]/J50[2]/U46[14]/J51[5]/U48[5]/J47[15] */
/* Routed pin properties */
#define BOARD_INITI3CPINS_I3C2_SDA_PERIPHERAL                               I3C2   /*!< Peripheral name */
#define BOARD_INITI3CPINS_I3C2_SDA_SIGNAL                                i3c_sda   /*!< Signal name */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitI3CPins(void);                 /* Function assigned for the Cortex-M33 */

/* GPIO_AON_04 (coord B4), LPSPI1_SCK/HP_DET_B/GPIO_BUTTON/U13[6]/J101[6] */
/* Routed pin properties */
#define BOARD_INITSPIPINS_LPSPI1_SCK_PERIPHERAL                           LPSPI1   /*!< Peripheral name */
#define BOARD_INITSPIPINS_LPSPI1_SCK_SIGNAL                                  SCK   /*!< Signal name */

/* GPIO_AON_05 (coord C7), LPSPI1_PCS0/AUD_INT/U13[1] */
/* Routed pin properties */
#define BOARD_INITSPIPINS_LPSPI1_PCS0_PERIPHERAL                          LPSPI1   /*!< Peripheral name */
#define BOARD_INITSPIPINS_LPSPI1_PCS0_SIGNAL                                PCS0   /*!< Signal name */

/* GPIO_AON_06 (coord E7), LPSPI1_SDO/CAN1_TX/U13[5]/U41[1] */
/* Routed pin properties */
#define BOARD_INITSPIPINS_LPSPI1_SDO_PERIPHERAL                           LPSPI1   /*!< Peripheral name */
#define BOARD_INITSPIPINS_LPSPI1_SDO_SIGNAL                                 SOUT   /*!< Signal name */

/* GPIO_AON_07 (coord C6), LPSPI1_SDI/CAN1_RX/U13[2]/U41[4] */
/* Routed pin properties */
#define BOARD_INITSPIPINS_LPSPI1_SDI_PERIPHERAL                           LPSPI1   /*!< Peripheral name */
#define BOARD_INITSPIPINS_LPSPI1_SDI_SIGNAL                                  SIN   /*!< Signal name */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitSPIPins(void);                 /* Function assigned for the Cortex-M33 */

/* GPIO_AD_00 (coord N12), DMIC_CLK/CAN_STBY/U116[4]/U117[4]/U118[4]/U119[4]/U41[8]/U42[8]/J45[15]/J69[3] */
/* Routed pin properties */
#define BOARD_INITDMICPINS_DMIC_CLK_PERIPHERAL                               PDM   /*!< Peripheral name */
#define BOARD_INITDMICPINS_DMIC_CLK_SIGNAL                                   CLK   /*!< Signal name */

/* GPIO_AD_01 (coord R14), DMIC_DATA0/U116[1]/J45[13]/J69[4] */
/* Routed pin properties */
#define BOARD_INITDMICPINS_DMIC_DATA0_PERIPHERAL                             PDM   /*!< Peripheral name */
#define BOARD_INITDMICPINS_DMIC_DATA0_SIGNAL                       mic_bitstream   /*!< Signal name */
#define BOARD_INITDMICPINS_DMIC_DATA0_CHANNEL                                 0U   /*!< Signal channel */

/* GPIO_AD_02 (coord R13), DMIC_DATA1/U118[1]/J45[11]/J69[5]/J41[2]/J67[6] */
/* Routed pin properties */
#define BOARD_INITDMICPINS_DMIC_DATA1_PERIPHERAL                             PDM   /*!< Peripheral name */
#define BOARD_INITDMICPINS_DMIC_DATA1_SIGNAL                       mic_bitstream   /*!< Signal name */
#define BOARD_INITDMICPINS_DMIC_DATA1_CHANNEL                                 1U   /*!< Signal channel */

/* GPIO_AD_03 (coord R15), DMIC_DATA2/U117[1]/J45[9]/J69[6]/J41[4]/J67[8] */
/* Routed pin properties */
#define BOARD_INITDMICPINS_DMIC_DATA2_PERIPHERAL                             PDM   /*!< Peripheral name */
#define BOARD_INITDMICPINS_DMIC_DATA2_SIGNAL                       mic_bitstream   /*!< Signal name */
#define BOARD_INITDMICPINS_DMIC_DATA2_CHANNEL                                 2U   /*!< Signal channel */

/* GPIO_AD_04 (coord P15), DMIC_DATA3/U119[1]/J45[5]/J69[7]/J41[6]/J67[10] */
/* Routed pin properties */
#define BOARD_INITDMICPINS_DMIC_DATA3_PERIPHERAL                             PDM   /*!< Peripheral name */
#define BOARD_INITDMICPINS_DMIC_DATA3_SIGNAL                       mic_bitstream   /*!< Signal name */
#define BOARD_INITDMICPINS_DMIC_DATA3_CHANNEL                                 3U   /*!< Signal channel */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitDMICPins(void);                /* Function assigned for the Cortex-M33 */

#if defined(__cplusplus)
}
#endif

/*!
 * @}
 */
#endif /* _PIN_MUX_H_ */

/***********************************************************************************************************************
 * EOF
 **********************************************************************************************************************/
