// Seed: 2396794768
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri0 id_3,
    output supply1 id_4
);
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input uwire id_2,
    input wand id_3,
    output wand id_4,
    output uwire id_5,
    output logic id_6,
    input uwire id_7,
    input tri1 id_8,
    input wor id_9,
    input tri0 id_10,
    output uwire id_11,
    output uwire id_12,
    input wire id_13,
    input wand id_14,
    output wire id_15,
    output supply1 id_16,
    input supply1 id_17,
    output tri id_18,
    input uwire id_19,
    input tri0 id_20,
    input wire id_21,
    output tri1 id_22,
    input uwire id_23,
    input tri1 id_24,
    output supply0 id_25,
    output wire id_26,
    output wor id_27,
    input tri0 id_28,
    input wand id_29
);
  logic id_31;
  module_0 modCall_1 (
      id_18,
      id_1,
      id_13,
      id_2,
      id_5
  );
  assign modCall_1.id_4 = 0;
  assign #(-1  : id_10  : !{1'd0{1}}) id_12 = id_24;
  assign id_27 = -1;
  always #1 id_6 <= #1 id_23;
  assign id_12 = 1;
endmodule
