<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › arch › hwregs › asm › sser_defs_asm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../index.html"></a><h1>sser_defs_asm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __sser_defs_asm_h</span>
<span class="cp">#define __sser_defs_asm_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           ../../inst/syncser/rtl/sser_regs.r</span>
<span class="cm"> *     id:           sser_regs.r,v 1.24 2005/02/11 14:27:36 gunnard Exp</span>
<span class="cm"> *     last modfied: Mon Apr 11 16:09:48 2005</span>
<span class="cm"> *</span>
<span class="cm"> *   by /n/asic/design/tools/rdesc/src/rdes2c -asm --outfile asm/sser_defs_asm.h ../../inst/syncser/rtl/sser_regs.r</span>
<span class="cm"> *      id: $Id: sser_defs_asm.h,v 1.1 2005/04/24 18:31:04 starvik Exp $</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>

<span class="cp">#ifndef REG_FIELD</span>
<span class="cp">#define REG_FIELD( scope, reg, field, value ) \</span>
<span class="cp">  REG_FIELD_X_( value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_FIELD_X_( value, shift ) ((value) &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_STATE</span>
<span class="cp">#define REG_STATE( scope, reg, field, symbolic_value ) \</span>
<span class="cp">  REG_STATE_X_( regk_##scope##_##symbolic_value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_STATE_X_( k, shift ) (k &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_MASK</span>
<span class="cp">#define REG_MASK( scope, reg, field ) \</span>
<span class="cp">  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_MASK_X_( width, lsb ) (((1 &lt;&lt; width)-1) &lt;&lt; lsb)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_LSB</span>
<span class="cp">#define REG_LSB( scope, reg, field ) reg_##scope##_##reg##___##field##___lsb</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_BIT</span>
<span class="cp">#define REG_BIT( scope, reg, field ) reg_##scope##_##reg##___##field##___bit</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) REG_ADDR_X_(inst, reg_##scope##_##reg##_offset)</span>
<span class="cp">#define REG_ADDR_X_( inst, offs ) ((inst) + offs)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">         REG_ADDR_VECT_X_(inst, reg_##scope##_##reg##_offset, index, \</span>
<span class="cp">			 STRIDE_##scope##_##reg )</span>
<span class="cp">#define REG_ADDR_VECT_X_( inst, offs, index, stride ) \</span>
<span class="cp">                          ((inst) + offs + (index) * stride)</span>
<span class="cp">#endif</span>

<span class="cm">/* Register rw_cfg, scope sser, type rw */</span>
<span class="cp">#define reg_sser_rw_cfg___clk_div___lsb 0</span>
<span class="cp">#define reg_sser_rw_cfg___clk_div___width 16</span>
<span class="cp">#define reg_sser_rw_cfg___base_freq___lsb 16</span>
<span class="cp">#define reg_sser_rw_cfg___base_freq___width 3</span>
<span class="cp">#define reg_sser_rw_cfg___gate_clk___lsb 19</span>
<span class="cp">#define reg_sser_rw_cfg___gate_clk___width 1</span>
<span class="cp">#define reg_sser_rw_cfg___gate_clk___bit 19</span>
<span class="cp">#define reg_sser_rw_cfg___clkgate_ctrl___lsb 20</span>
<span class="cp">#define reg_sser_rw_cfg___clkgate_ctrl___width 1</span>
<span class="cp">#define reg_sser_rw_cfg___clkgate_ctrl___bit 20</span>
<span class="cp">#define reg_sser_rw_cfg___clkgate_in___lsb 21</span>
<span class="cp">#define reg_sser_rw_cfg___clkgate_in___width 1</span>
<span class="cp">#define reg_sser_rw_cfg___clkgate_in___bit 21</span>
<span class="cp">#define reg_sser_rw_cfg___clk_dir___lsb 22</span>
<span class="cp">#define reg_sser_rw_cfg___clk_dir___width 1</span>
<span class="cp">#define reg_sser_rw_cfg___clk_dir___bit 22</span>
<span class="cp">#define reg_sser_rw_cfg___clk_od_mode___lsb 23</span>
<span class="cp">#define reg_sser_rw_cfg___clk_od_mode___width 1</span>
<span class="cp">#define reg_sser_rw_cfg___clk_od_mode___bit 23</span>
<span class="cp">#define reg_sser_rw_cfg___out_clk_pol___lsb 24</span>
<span class="cp">#define reg_sser_rw_cfg___out_clk_pol___width 1</span>
<span class="cp">#define reg_sser_rw_cfg___out_clk_pol___bit 24</span>
<span class="cp">#define reg_sser_rw_cfg___out_clk_src___lsb 25</span>
<span class="cp">#define reg_sser_rw_cfg___out_clk_src___width 2</span>
<span class="cp">#define reg_sser_rw_cfg___clk_in_sel___lsb 27</span>
<span class="cp">#define reg_sser_rw_cfg___clk_in_sel___width 1</span>
<span class="cp">#define reg_sser_rw_cfg___clk_in_sel___bit 27</span>
<span class="cp">#define reg_sser_rw_cfg___hold_pol___lsb 28</span>
<span class="cp">#define reg_sser_rw_cfg___hold_pol___width 1</span>
<span class="cp">#define reg_sser_rw_cfg___hold_pol___bit 28</span>
<span class="cp">#define reg_sser_rw_cfg___prepare___lsb 29</span>
<span class="cp">#define reg_sser_rw_cfg___prepare___width 1</span>
<span class="cp">#define reg_sser_rw_cfg___prepare___bit 29</span>
<span class="cp">#define reg_sser_rw_cfg___en___lsb 30</span>
<span class="cp">#define reg_sser_rw_cfg___en___width 1</span>
<span class="cp">#define reg_sser_rw_cfg___en___bit 30</span>
<span class="cp">#define reg_sser_rw_cfg_offset 0</span>

<span class="cm">/* Register rw_frm_cfg, scope sser, type rw */</span>
<span class="cp">#define reg_sser_rw_frm_cfg___wordrate___lsb 0</span>
<span class="cp">#define reg_sser_rw_frm_cfg___wordrate___width 10</span>
<span class="cp">#define reg_sser_rw_frm_cfg___rec_delay___lsb 10</span>
<span class="cp">#define reg_sser_rw_frm_cfg___rec_delay___width 3</span>
<span class="cp">#define reg_sser_rw_frm_cfg___tr_delay___lsb 13</span>
<span class="cp">#define reg_sser_rw_frm_cfg___tr_delay___width 3</span>
<span class="cp">#define reg_sser_rw_frm_cfg___early_wend___lsb 16</span>
<span class="cp">#define reg_sser_rw_frm_cfg___early_wend___width 1</span>
<span class="cp">#define reg_sser_rw_frm_cfg___early_wend___bit 16</span>
<span class="cp">#define reg_sser_rw_frm_cfg___level___lsb 17</span>
<span class="cp">#define reg_sser_rw_frm_cfg___level___width 2</span>
<span class="cp">#define reg_sser_rw_frm_cfg___type___lsb 19</span>
<span class="cp">#define reg_sser_rw_frm_cfg___type___width 1</span>
<span class="cp">#define reg_sser_rw_frm_cfg___type___bit 19</span>
<span class="cp">#define reg_sser_rw_frm_cfg___clk_pol___lsb 20</span>
<span class="cp">#define reg_sser_rw_frm_cfg___clk_pol___width 1</span>
<span class="cp">#define reg_sser_rw_frm_cfg___clk_pol___bit 20</span>
<span class="cp">#define reg_sser_rw_frm_cfg___fr_in_rxclk___lsb 21</span>
<span class="cp">#define reg_sser_rw_frm_cfg___fr_in_rxclk___width 1</span>
<span class="cp">#define reg_sser_rw_frm_cfg___fr_in_rxclk___bit 21</span>
<span class="cp">#define reg_sser_rw_frm_cfg___clk_src___lsb 22</span>
<span class="cp">#define reg_sser_rw_frm_cfg___clk_src___width 1</span>
<span class="cp">#define reg_sser_rw_frm_cfg___clk_src___bit 22</span>
<span class="cp">#define reg_sser_rw_frm_cfg___out_off___lsb 23</span>
<span class="cp">#define reg_sser_rw_frm_cfg___out_off___width 1</span>
<span class="cp">#define reg_sser_rw_frm_cfg___out_off___bit 23</span>
<span class="cp">#define reg_sser_rw_frm_cfg___out_on___lsb 24</span>
<span class="cp">#define reg_sser_rw_frm_cfg___out_on___width 1</span>
<span class="cp">#define reg_sser_rw_frm_cfg___out_on___bit 24</span>
<span class="cp">#define reg_sser_rw_frm_cfg___frame_pin_dir___lsb 25</span>
<span class="cp">#define reg_sser_rw_frm_cfg___frame_pin_dir___width 1</span>
<span class="cp">#define reg_sser_rw_frm_cfg___frame_pin_dir___bit 25</span>
<span class="cp">#define reg_sser_rw_frm_cfg___frame_pin_use___lsb 26</span>
<span class="cp">#define reg_sser_rw_frm_cfg___frame_pin_use___width 2</span>
<span class="cp">#define reg_sser_rw_frm_cfg___status_pin_dir___lsb 28</span>
<span class="cp">#define reg_sser_rw_frm_cfg___status_pin_dir___width 1</span>
<span class="cp">#define reg_sser_rw_frm_cfg___status_pin_dir___bit 28</span>
<span class="cp">#define reg_sser_rw_frm_cfg___status_pin_use___lsb 29</span>
<span class="cp">#define reg_sser_rw_frm_cfg___status_pin_use___width 2</span>
<span class="cp">#define reg_sser_rw_frm_cfg_offset 4</span>

<span class="cm">/* Register rw_tr_cfg, scope sser, type rw */</span>
<span class="cp">#define reg_sser_rw_tr_cfg___tr_en___lsb 0</span>
<span class="cp">#define reg_sser_rw_tr_cfg___tr_en___width 1</span>
<span class="cp">#define reg_sser_rw_tr_cfg___tr_en___bit 0</span>
<span class="cp">#define reg_sser_rw_tr_cfg___stop___lsb 1</span>
<span class="cp">#define reg_sser_rw_tr_cfg___stop___width 1</span>
<span class="cp">#define reg_sser_rw_tr_cfg___stop___bit 1</span>
<span class="cp">#define reg_sser_rw_tr_cfg___urun_stop___lsb 2</span>
<span class="cp">#define reg_sser_rw_tr_cfg___urun_stop___width 1</span>
<span class="cp">#define reg_sser_rw_tr_cfg___urun_stop___bit 2</span>
<span class="cp">#define reg_sser_rw_tr_cfg___eop_stop___lsb 3</span>
<span class="cp">#define reg_sser_rw_tr_cfg___eop_stop___width 1</span>
<span class="cp">#define reg_sser_rw_tr_cfg___eop_stop___bit 3</span>
<span class="cp">#define reg_sser_rw_tr_cfg___sample_size___lsb 4</span>
<span class="cp">#define reg_sser_rw_tr_cfg___sample_size___width 6</span>
<span class="cp">#define reg_sser_rw_tr_cfg___sh_dir___lsb 10</span>
<span class="cp">#define reg_sser_rw_tr_cfg___sh_dir___width 1</span>
<span class="cp">#define reg_sser_rw_tr_cfg___sh_dir___bit 10</span>
<span class="cp">#define reg_sser_rw_tr_cfg___clk_pol___lsb 11</span>
<span class="cp">#define reg_sser_rw_tr_cfg___clk_pol___width 1</span>
<span class="cp">#define reg_sser_rw_tr_cfg___clk_pol___bit 11</span>
<span class="cp">#define reg_sser_rw_tr_cfg___clk_src___lsb 12</span>
<span class="cp">#define reg_sser_rw_tr_cfg___clk_src___width 1</span>
<span class="cp">#define reg_sser_rw_tr_cfg___clk_src___bit 12</span>
<span class="cp">#define reg_sser_rw_tr_cfg___use_dma___lsb 13</span>
<span class="cp">#define reg_sser_rw_tr_cfg___use_dma___width 1</span>
<span class="cp">#define reg_sser_rw_tr_cfg___use_dma___bit 13</span>
<span class="cp">#define reg_sser_rw_tr_cfg___mode___lsb 14</span>
<span class="cp">#define reg_sser_rw_tr_cfg___mode___width 2</span>
<span class="cp">#define reg_sser_rw_tr_cfg___frm_src___lsb 16</span>
<span class="cp">#define reg_sser_rw_tr_cfg___frm_src___width 1</span>
<span class="cp">#define reg_sser_rw_tr_cfg___frm_src___bit 16</span>
<span class="cp">#define reg_sser_rw_tr_cfg___use60958___lsb 17</span>
<span class="cp">#define reg_sser_rw_tr_cfg___use60958___width 1</span>
<span class="cp">#define reg_sser_rw_tr_cfg___use60958___bit 17</span>
<span class="cp">#define reg_sser_rw_tr_cfg___iec60958_ckdiv___lsb 18</span>
<span class="cp">#define reg_sser_rw_tr_cfg___iec60958_ckdiv___width 2</span>
<span class="cp">#define reg_sser_rw_tr_cfg___rate_ctrl___lsb 20</span>
<span class="cp">#define reg_sser_rw_tr_cfg___rate_ctrl___width 1</span>
<span class="cp">#define reg_sser_rw_tr_cfg___rate_ctrl___bit 20</span>
<span class="cp">#define reg_sser_rw_tr_cfg___use_md___lsb 21</span>
<span class="cp">#define reg_sser_rw_tr_cfg___use_md___width 1</span>
<span class="cp">#define reg_sser_rw_tr_cfg___use_md___bit 21</span>
<span class="cp">#define reg_sser_rw_tr_cfg___dual_i2s___lsb 22</span>
<span class="cp">#define reg_sser_rw_tr_cfg___dual_i2s___width 1</span>
<span class="cp">#define reg_sser_rw_tr_cfg___dual_i2s___bit 22</span>
<span class="cp">#define reg_sser_rw_tr_cfg___data_pin_use___lsb 23</span>
<span class="cp">#define reg_sser_rw_tr_cfg___data_pin_use___width 2</span>
<span class="cp">#define reg_sser_rw_tr_cfg___od_mode___lsb 25</span>
<span class="cp">#define reg_sser_rw_tr_cfg___od_mode___width 1</span>
<span class="cp">#define reg_sser_rw_tr_cfg___od_mode___bit 25</span>
<span class="cp">#define reg_sser_rw_tr_cfg___bulk_wspace___lsb 26</span>
<span class="cp">#define reg_sser_rw_tr_cfg___bulk_wspace___width 2</span>
<span class="cp">#define reg_sser_rw_tr_cfg_offset 8</span>

<span class="cm">/* Register rw_rec_cfg, scope sser, type rw */</span>
<span class="cp">#define reg_sser_rw_rec_cfg___rec_en___lsb 0</span>
<span class="cp">#define reg_sser_rw_rec_cfg___rec_en___width 1</span>
<span class="cp">#define reg_sser_rw_rec_cfg___rec_en___bit 0</span>
<span class="cp">#define reg_sser_rw_rec_cfg___force_eop___lsb 1</span>
<span class="cp">#define reg_sser_rw_rec_cfg___force_eop___width 1</span>
<span class="cp">#define reg_sser_rw_rec_cfg___force_eop___bit 1</span>
<span class="cp">#define reg_sser_rw_rec_cfg___stop___lsb 2</span>
<span class="cp">#define reg_sser_rw_rec_cfg___stop___width 1</span>
<span class="cp">#define reg_sser_rw_rec_cfg___stop___bit 2</span>
<span class="cp">#define reg_sser_rw_rec_cfg___orun_stop___lsb 3</span>
<span class="cp">#define reg_sser_rw_rec_cfg___orun_stop___width 1</span>
<span class="cp">#define reg_sser_rw_rec_cfg___orun_stop___bit 3</span>
<span class="cp">#define reg_sser_rw_rec_cfg___eop_stop___lsb 4</span>
<span class="cp">#define reg_sser_rw_rec_cfg___eop_stop___width 1</span>
<span class="cp">#define reg_sser_rw_rec_cfg___eop_stop___bit 4</span>
<span class="cp">#define reg_sser_rw_rec_cfg___sample_size___lsb 5</span>
<span class="cp">#define reg_sser_rw_rec_cfg___sample_size___width 6</span>
<span class="cp">#define reg_sser_rw_rec_cfg___sh_dir___lsb 11</span>
<span class="cp">#define reg_sser_rw_rec_cfg___sh_dir___width 1</span>
<span class="cp">#define reg_sser_rw_rec_cfg___sh_dir___bit 11</span>
<span class="cp">#define reg_sser_rw_rec_cfg___clk_pol___lsb 12</span>
<span class="cp">#define reg_sser_rw_rec_cfg___clk_pol___width 1</span>
<span class="cp">#define reg_sser_rw_rec_cfg___clk_pol___bit 12</span>
<span class="cp">#define reg_sser_rw_rec_cfg___clk_src___lsb 13</span>
<span class="cp">#define reg_sser_rw_rec_cfg___clk_src___width 1</span>
<span class="cp">#define reg_sser_rw_rec_cfg___clk_src___bit 13</span>
<span class="cp">#define reg_sser_rw_rec_cfg___use_dma___lsb 14</span>
<span class="cp">#define reg_sser_rw_rec_cfg___use_dma___width 1</span>
<span class="cp">#define reg_sser_rw_rec_cfg___use_dma___bit 14</span>
<span class="cp">#define reg_sser_rw_rec_cfg___mode___lsb 15</span>
<span class="cp">#define reg_sser_rw_rec_cfg___mode___width 2</span>
<span class="cp">#define reg_sser_rw_rec_cfg___frm_src___lsb 17</span>
<span class="cp">#define reg_sser_rw_rec_cfg___frm_src___width 2</span>
<span class="cp">#define reg_sser_rw_rec_cfg___use60958___lsb 19</span>
<span class="cp">#define reg_sser_rw_rec_cfg___use60958___width 1</span>
<span class="cp">#define reg_sser_rw_rec_cfg___use60958___bit 19</span>
<span class="cp">#define reg_sser_rw_rec_cfg___iec60958_ui_len___lsb 20</span>
<span class="cp">#define reg_sser_rw_rec_cfg___iec60958_ui_len___width 5</span>
<span class="cp">#define reg_sser_rw_rec_cfg___slave2_en___lsb 25</span>
<span class="cp">#define reg_sser_rw_rec_cfg___slave2_en___width 1</span>
<span class="cp">#define reg_sser_rw_rec_cfg___slave2_en___bit 25</span>
<span class="cp">#define reg_sser_rw_rec_cfg___slave3_en___lsb 26</span>
<span class="cp">#define reg_sser_rw_rec_cfg___slave3_en___width 1</span>
<span class="cp">#define reg_sser_rw_rec_cfg___slave3_en___bit 26</span>
<span class="cp">#define reg_sser_rw_rec_cfg___fifo_thr___lsb 27</span>
<span class="cp">#define reg_sser_rw_rec_cfg___fifo_thr___width 2</span>
<span class="cp">#define reg_sser_rw_rec_cfg_offset 12</span>

<span class="cm">/* Register rw_tr_data, scope sser, type rw */</span>
<span class="cp">#define reg_sser_rw_tr_data___data___lsb 0</span>
<span class="cp">#define reg_sser_rw_tr_data___data___width 16</span>
<span class="cp">#define reg_sser_rw_tr_data___md___lsb 16</span>
<span class="cp">#define reg_sser_rw_tr_data___md___width 1</span>
<span class="cp">#define reg_sser_rw_tr_data___md___bit 16</span>
<span class="cp">#define reg_sser_rw_tr_data_offset 16</span>

<span class="cm">/* Register r_rec_data, scope sser, type r */</span>
<span class="cp">#define reg_sser_r_rec_data___data___lsb 0</span>
<span class="cp">#define reg_sser_r_rec_data___data___width 16</span>
<span class="cp">#define reg_sser_r_rec_data___md___lsb 16</span>
<span class="cp">#define reg_sser_r_rec_data___md___width 1</span>
<span class="cp">#define reg_sser_r_rec_data___md___bit 16</span>
<span class="cp">#define reg_sser_r_rec_data___ext_clk___lsb 17</span>
<span class="cp">#define reg_sser_r_rec_data___ext_clk___width 1</span>
<span class="cp">#define reg_sser_r_rec_data___ext_clk___bit 17</span>
<span class="cp">#define reg_sser_r_rec_data___status_in___lsb 18</span>
<span class="cp">#define reg_sser_r_rec_data___status_in___width 1</span>
<span class="cp">#define reg_sser_r_rec_data___status_in___bit 18</span>
<span class="cp">#define reg_sser_r_rec_data___frame_in___lsb 19</span>
<span class="cp">#define reg_sser_r_rec_data___frame_in___width 1</span>
<span class="cp">#define reg_sser_r_rec_data___frame_in___bit 19</span>
<span class="cp">#define reg_sser_r_rec_data___din___lsb 20</span>
<span class="cp">#define reg_sser_r_rec_data___din___width 1</span>
<span class="cp">#define reg_sser_r_rec_data___din___bit 20</span>
<span class="cp">#define reg_sser_r_rec_data___data_in___lsb 21</span>
<span class="cp">#define reg_sser_r_rec_data___data_in___width 1</span>
<span class="cp">#define reg_sser_r_rec_data___data_in___bit 21</span>
<span class="cp">#define reg_sser_r_rec_data___clk_in___lsb 22</span>
<span class="cp">#define reg_sser_r_rec_data___clk_in___width 1</span>
<span class="cp">#define reg_sser_r_rec_data___clk_in___bit 22</span>
<span class="cp">#define reg_sser_r_rec_data_offset 20</span>

<span class="cm">/* Register rw_extra, scope sser, type rw */</span>
<span class="cp">#define reg_sser_rw_extra___clkoff_cycles___lsb 0</span>
<span class="cp">#define reg_sser_rw_extra___clkoff_cycles___width 20</span>
<span class="cp">#define reg_sser_rw_extra___clkoff_en___lsb 20</span>
<span class="cp">#define reg_sser_rw_extra___clkoff_en___width 1</span>
<span class="cp">#define reg_sser_rw_extra___clkoff_en___bit 20</span>
<span class="cp">#define reg_sser_rw_extra___clkon_en___lsb 21</span>
<span class="cp">#define reg_sser_rw_extra___clkon_en___width 1</span>
<span class="cp">#define reg_sser_rw_extra___clkon_en___bit 21</span>
<span class="cp">#define reg_sser_rw_extra___dout_delay___lsb 22</span>
<span class="cp">#define reg_sser_rw_extra___dout_delay___width 5</span>
<span class="cp">#define reg_sser_rw_extra_offset 24</span>

<span class="cm">/* Register rw_intr_mask, scope sser, type rw */</span>
<span class="cp">#define reg_sser_rw_intr_mask___trdy___lsb 0</span>
<span class="cp">#define reg_sser_rw_intr_mask___trdy___width 1</span>
<span class="cp">#define reg_sser_rw_intr_mask___trdy___bit 0</span>
<span class="cp">#define reg_sser_rw_intr_mask___rdav___lsb 1</span>
<span class="cp">#define reg_sser_rw_intr_mask___rdav___width 1</span>
<span class="cp">#define reg_sser_rw_intr_mask___rdav___bit 1</span>
<span class="cp">#define reg_sser_rw_intr_mask___tidle___lsb 2</span>
<span class="cp">#define reg_sser_rw_intr_mask___tidle___width 1</span>
<span class="cp">#define reg_sser_rw_intr_mask___tidle___bit 2</span>
<span class="cp">#define reg_sser_rw_intr_mask___rstop___lsb 3</span>
<span class="cp">#define reg_sser_rw_intr_mask___rstop___width 1</span>
<span class="cp">#define reg_sser_rw_intr_mask___rstop___bit 3</span>
<span class="cp">#define reg_sser_rw_intr_mask___urun___lsb 4</span>
<span class="cp">#define reg_sser_rw_intr_mask___urun___width 1</span>
<span class="cp">#define reg_sser_rw_intr_mask___urun___bit 4</span>
<span class="cp">#define reg_sser_rw_intr_mask___orun___lsb 5</span>
<span class="cp">#define reg_sser_rw_intr_mask___orun___width 1</span>
<span class="cp">#define reg_sser_rw_intr_mask___orun___bit 5</span>
<span class="cp">#define reg_sser_rw_intr_mask___md_rec___lsb 6</span>
<span class="cp">#define reg_sser_rw_intr_mask___md_rec___width 1</span>
<span class="cp">#define reg_sser_rw_intr_mask___md_rec___bit 6</span>
<span class="cp">#define reg_sser_rw_intr_mask___md_sent___lsb 7</span>
<span class="cp">#define reg_sser_rw_intr_mask___md_sent___width 1</span>
<span class="cp">#define reg_sser_rw_intr_mask___md_sent___bit 7</span>
<span class="cp">#define reg_sser_rw_intr_mask___r958err___lsb 8</span>
<span class="cp">#define reg_sser_rw_intr_mask___r958err___width 1</span>
<span class="cp">#define reg_sser_rw_intr_mask___r958err___bit 8</span>
<span class="cp">#define reg_sser_rw_intr_mask_offset 28</span>

<span class="cm">/* Register rw_ack_intr, scope sser, type rw */</span>
<span class="cp">#define reg_sser_rw_ack_intr___trdy___lsb 0</span>
<span class="cp">#define reg_sser_rw_ack_intr___trdy___width 1</span>
<span class="cp">#define reg_sser_rw_ack_intr___trdy___bit 0</span>
<span class="cp">#define reg_sser_rw_ack_intr___rdav___lsb 1</span>
<span class="cp">#define reg_sser_rw_ack_intr___rdav___width 1</span>
<span class="cp">#define reg_sser_rw_ack_intr___rdav___bit 1</span>
<span class="cp">#define reg_sser_rw_ack_intr___tidle___lsb 2</span>
<span class="cp">#define reg_sser_rw_ack_intr___tidle___width 1</span>
<span class="cp">#define reg_sser_rw_ack_intr___tidle___bit 2</span>
<span class="cp">#define reg_sser_rw_ack_intr___rstop___lsb 3</span>
<span class="cp">#define reg_sser_rw_ack_intr___rstop___width 1</span>
<span class="cp">#define reg_sser_rw_ack_intr___rstop___bit 3</span>
<span class="cp">#define reg_sser_rw_ack_intr___urun___lsb 4</span>
<span class="cp">#define reg_sser_rw_ack_intr___urun___width 1</span>
<span class="cp">#define reg_sser_rw_ack_intr___urun___bit 4</span>
<span class="cp">#define reg_sser_rw_ack_intr___orun___lsb 5</span>
<span class="cp">#define reg_sser_rw_ack_intr___orun___width 1</span>
<span class="cp">#define reg_sser_rw_ack_intr___orun___bit 5</span>
<span class="cp">#define reg_sser_rw_ack_intr___md_rec___lsb 6</span>
<span class="cp">#define reg_sser_rw_ack_intr___md_rec___width 1</span>
<span class="cp">#define reg_sser_rw_ack_intr___md_rec___bit 6</span>
<span class="cp">#define reg_sser_rw_ack_intr___md_sent___lsb 7</span>
<span class="cp">#define reg_sser_rw_ack_intr___md_sent___width 1</span>
<span class="cp">#define reg_sser_rw_ack_intr___md_sent___bit 7</span>
<span class="cp">#define reg_sser_rw_ack_intr___r958err___lsb 8</span>
<span class="cp">#define reg_sser_rw_ack_intr___r958err___width 1</span>
<span class="cp">#define reg_sser_rw_ack_intr___r958err___bit 8</span>
<span class="cp">#define reg_sser_rw_ack_intr_offset 32</span>

<span class="cm">/* Register r_intr, scope sser, type r */</span>
<span class="cp">#define reg_sser_r_intr___trdy___lsb 0</span>
<span class="cp">#define reg_sser_r_intr___trdy___width 1</span>
<span class="cp">#define reg_sser_r_intr___trdy___bit 0</span>
<span class="cp">#define reg_sser_r_intr___rdav___lsb 1</span>
<span class="cp">#define reg_sser_r_intr___rdav___width 1</span>
<span class="cp">#define reg_sser_r_intr___rdav___bit 1</span>
<span class="cp">#define reg_sser_r_intr___tidle___lsb 2</span>
<span class="cp">#define reg_sser_r_intr___tidle___width 1</span>
<span class="cp">#define reg_sser_r_intr___tidle___bit 2</span>
<span class="cp">#define reg_sser_r_intr___rstop___lsb 3</span>
<span class="cp">#define reg_sser_r_intr___rstop___width 1</span>
<span class="cp">#define reg_sser_r_intr___rstop___bit 3</span>
<span class="cp">#define reg_sser_r_intr___urun___lsb 4</span>
<span class="cp">#define reg_sser_r_intr___urun___width 1</span>
<span class="cp">#define reg_sser_r_intr___urun___bit 4</span>
<span class="cp">#define reg_sser_r_intr___orun___lsb 5</span>
<span class="cp">#define reg_sser_r_intr___orun___width 1</span>
<span class="cp">#define reg_sser_r_intr___orun___bit 5</span>
<span class="cp">#define reg_sser_r_intr___md_rec___lsb 6</span>
<span class="cp">#define reg_sser_r_intr___md_rec___width 1</span>
<span class="cp">#define reg_sser_r_intr___md_rec___bit 6</span>
<span class="cp">#define reg_sser_r_intr___md_sent___lsb 7</span>
<span class="cp">#define reg_sser_r_intr___md_sent___width 1</span>
<span class="cp">#define reg_sser_r_intr___md_sent___bit 7</span>
<span class="cp">#define reg_sser_r_intr___r958err___lsb 8</span>
<span class="cp">#define reg_sser_r_intr___r958err___width 1</span>
<span class="cp">#define reg_sser_r_intr___r958err___bit 8</span>
<span class="cp">#define reg_sser_r_intr_offset 36</span>

<span class="cm">/* Register r_masked_intr, scope sser, type r */</span>
<span class="cp">#define reg_sser_r_masked_intr___trdy___lsb 0</span>
<span class="cp">#define reg_sser_r_masked_intr___trdy___width 1</span>
<span class="cp">#define reg_sser_r_masked_intr___trdy___bit 0</span>
<span class="cp">#define reg_sser_r_masked_intr___rdav___lsb 1</span>
<span class="cp">#define reg_sser_r_masked_intr___rdav___width 1</span>
<span class="cp">#define reg_sser_r_masked_intr___rdav___bit 1</span>
<span class="cp">#define reg_sser_r_masked_intr___tidle___lsb 2</span>
<span class="cp">#define reg_sser_r_masked_intr___tidle___width 1</span>
<span class="cp">#define reg_sser_r_masked_intr___tidle___bit 2</span>
<span class="cp">#define reg_sser_r_masked_intr___rstop___lsb 3</span>
<span class="cp">#define reg_sser_r_masked_intr___rstop___width 1</span>
<span class="cp">#define reg_sser_r_masked_intr___rstop___bit 3</span>
<span class="cp">#define reg_sser_r_masked_intr___urun___lsb 4</span>
<span class="cp">#define reg_sser_r_masked_intr___urun___width 1</span>
<span class="cp">#define reg_sser_r_masked_intr___urun___bit 4</span>
<span class="cp">#define reg_sser_r_masked_intr___orun___lsb 5</span>
<span class="cp">#define reg_sser_r_masked_intr___orun___width 1</span>
<span class="cp">#define reg_sser_r_masked_intr___orun___bit 5</span>
<span class="cp">#define reg_sser_r_masked_intr___md_rec___lsb 6</span>
<span class="cp">#define reg_sser_r_masked_intr___md_rec___width 1</span>
<span class="cp">#define reg_sser_r_masked_intr___md_rec___bit 6</span>
<span class="cp">#define reg_sser_r_masked_intr___md_sent___lsb 7</span>
<span class="cp">#define reg_sser_r_masked_intr___md_sent___width 1</span>
<span class="cp">#define reg_sser_r_masked_intr___md_sent___bit 7</span>
<span class="cp">#define reg_sser_r_masked_intr___r958err___lsb 8</span>
<span class="cp">#define reg_sser_r_masked_intr___r958err___width 1</span>
<span class="cp">#define reg_sser_r_masked_intr___r958err___bit 8</span>
<span class="cp">#define reg_sser_r_masked_intr_offset 40</span>


<span class="cm">/* Constants */</span>
<span class="cp">#define regk_sser_both                            0x00000002</span>
<span class="cp">#define regk_sser_bulk                            0x00000001</span>
<span class="cp">#define regk_sser_clk100                          0x00000000</span>
<span class="cp">#define regk_sser_clk_in                          0x00000000</span>
<span class="cp">#define regk_sser_const0                          0x00000003</span>
<span class="cp">#define regk_sser_dout                            0x00000002</span>
<span class="cp">#define regk_sser_edge                            0x00000000</span>
<span class="cp">#define regk_sser_ext                             0x00000001</span>
<span class="cp">#define regk_sser_ext_clk                         0x00000001</span>
<span class="cp">#define regk_sser_f100                            0x00000000</span>
<span class="cp">#define regk_sser_f29_493                         0x00000004</span>
<span class="cp">#define regk_sser_f32                             0x00000005</span>
<span class="cp">#define regk_sser_f32_768                         0x00000006</span>
<span class="cp">#define regk_sser_frm                             0x00000003</span>
<span class="cp">#define regk_sser_gio0                            0x00000000</span>
<span class="cp">#define regk_sser_gio1                            0x00000001</span>
<span class="cp">#define regk_sser_hispeed                         0x00000001</span>
<span class="cp">#define regk_sser_hold                            0x00000002</span>
<span class="cp">#define regk_sser_in                              0x00000000</span>
<span class="cp">#define regk_sser_inf                             0x00000003</span>
<span class="cp">#define regk_sser_intern                          0x00000000</span>
<span class="cp">#define regk_sser_intern_clk                      0x00000001</span>
<span class="cp">#define regk_sser_intern_tb                       0x00000000</span>
<span class="cp">#define regk_sser_iso                             0x00000000</span>
<span class="cp">#define regk_sser_level                           0x00000001</span>
<span class="cp">#define regk_sser_lospeed                         0x00000000</span>
<span class="cp">#define regk_sser_lsbfirst                        0x00000000</span>
<span class="cp">#define regk_sser_msbfirst                        0x00000001</span>
<span class="cp">#define regk_sser_neg                             0x00000001</span>
<span class="cp">#define regk_sser_neg_lo                          0x00000000</span>
<span class="cp">#define regk_sser_no                              0x00000000</span>
<span class="cp">#define regk_sser_no_clk                          0x00000007</span>
<span class="cp">#define regk_sser_nojitter                        0x00000002</span>
<span class="cp">#define regk_sser_out                             0x00000001</span>
<span class="cp">#define regk_sser_pos                             0x00000000</span>
<span class="cp">#define regk_sser_pos_hi                          0x00000001</span>
<span class="cp">#define regk_sser_rec                             0x00000000</span>
<span class="cp">#define regk_sser_rw_cfg_default                  0x00000000</span>
<span class="cp">#define regk_sser_rw_extra_default                0x00000000</span>
<span class="cp">#define regk_sser_rw_frm_cfg_default              0x00000000</span>
<span class="cp">#define regk_sser_rw_intr_mask_default            0x00000000</span>
<span class="cp">#define regk_sser_rw_rec_cfg_default              0x00000000</span>
<span class="cp">#define regk_sser_rw_tr_cfg_default               0x01800000</span>
<span class="cp">#define regk_sser_rw_tr_data_default              0x00000000</span>
<span class="cp">#define regk_sser_thr16                           0x00000001</span>
<span class="cp">#define regk_sser_thr32                           0x00000002</span>
<span class="cp">#define regk_sser_thr8                            0x00000000</span>
<span class="cp">#define regk_sser_tr                              0x00000001</span>
<span class="cp">#define regk_sser_ts_out                          0x00000003</span>
<span class="cp">#define regk_sser_tx_bulk                         0x00000002</span>
<span class="cp">#define regk_sser_wiresave                        0x00000002</span>
<span class="cp">#define regk_sser_yes                             0x00000001</span>
<span class="cp">#endif </span><span class="cm">/* __sser_defs_asm_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:7}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../javascript/docco.min.js"></script>
</html>
