Release 13.3 par O.76xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Spartan::  Tue Apr 23 11:44:19 2013

par -w -intstyle ise -ol high -mt 4 proc_wrapper_FRM4X_map.ncd
proc_wrapper_FRM4X.ncd proc_wrapper_FRM4X.pcf 


Constraints file: proc_wrapper_FRM4X.pcf.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/media/ext_disk/opt/Xilinx/13.3/ISE_DS/ISE/.
   "proc_wrapper_FRM4X" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2011-10-03".



Device Utilization Summary:

   Number of BSCANs                          2 out of 4      50%
   Number of BUFGs                          13 out of 32     40%
   Number of DCM_ADVs                        5 out of 12     41%
   Number of DSP48Es                        48 out of 64     75%
   Number of IDELAYCTRLs                     3 out of 22     13%
      Number of LOCed IDELAYCTRLs            3 out of 3     100%

   Number of ILOGICs                        88 out of 800    11%
   Number of External IOBs                 299 out of 640    46%
      Number of LOCed IOBs                 299 out of 299   100%

   Number of IODELAYs                       64 out of 800     8%
   Number of OLOGICs                       148 out of 800    18%
   Number of RAMB18X2s                       9 out of 148     6%
   Number of RAMB18X2SDPs                   12 out of 148     8%
   Number of RAMB36_EXPs                   110 out of 148    74%
   Number of Slices                      17226 out of 17280  99%
   Number of Slice Registers             58115 out of 69120  84%
      Number used as Flip Flops          58114
      Number used as Latches                 0
      Number used as LatchThrus              1

   Number of Slice LUTS                  56604 out of 69120  81%
   Number of Slice LUT-Flip Flop pairs   66480 out of 69120  96%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

PAR will use up to 4 processors
WARNING:Timing:3223 - Timing constraint PATH "TS_clkm_egtx_clk_path" TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_egtx_clk_clkm_path" TIG; ignored during timing analysis.
WARNING:Par:288 - The signal rxd2_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal gpio<1>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal gpio<2>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal gpio<4>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal gpio<5>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal gpio<8>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal gpio<9>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal gpio<10>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal gpio<11>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal gpio<12>_IBUF has no load.  PAR will not attempt to route this signal.
Starting Multi-threaded Router


Phase  1  : 338809 unrouted;      REAL time: 3 mins 37 secs 

Phase  2  : 278796 unrouted;      REAL time: 3 mins 51 secs 

Phase  3  : 134189 unrouted;      REAL time: 9 mins 19 secs 

Phase  4  : 139894 unrouted; (Setup:2457965, Hold:0, Component Switching Limit:5056)     REAL time: 11 mins 52 secs 

Updating file: proc_wrapper_FRM4X.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:3666605, Hold:0, Component Switching Limit:5056)     REAL time: 38 mins 36 secs 

Phase  6  : 0 unrouted; (Setup:3666605, Hold:0, Component Switching Limit:5056)     REAL time: 38 mins 50 secs 

Phase  7  : 0 unrouted; (Setup:3666605, Hold:0, Component Switching Limit:5056)     REAL time: 38 mins 59 secs 

Phase  8  : 0 unrouted; (Setup:3666605, Hold:0, Component Switching Limit:5056)     REAL time: 38 mins 59 secs 

Phase  9  : 0 unrouted; (Setup:3666605, Hold:0, Component Switching Limit:5056)     REAL time: 38 mins 59 secs 

Phase 10  : 0 unrouted; (Setup:3461842, Hold:0, Component Switching Limit:5056)     REAL time: 40 mins 10 secs 
Total REAL time to Router completion: 40 mins 10 secs 
Total CPU time to Router completion (all processors): 54 mins 3 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     leon3mp_U0/clkm |BUFGCTRL_X0Y26| No   |17211 |  0.650     |  2.202      |
+---------------------+--------------+------+------+------------+-------------+
|    leon3mp_U0/clkml |BUFGCTRL_X0Y30| No   |  498 |  0.381     |  2.068      |
+---------------------+--------------+------+------+------------+-------------+
|leon3mp_U0/ethi_tx_c |              |      |      |            |             |
|                  lk |BUFGCTRL_X0Y28| No   |   81 |  0.416     |  2.018      |
+---------------------+--------------+------+------+------------+-------------+
|leon3mp_U0/ddrsp0.dd |              |      |      |            |             |
|rc0/ddr_phy0/ddr_phy |              |      |      |            |             |
|0/xc4v.ddr_phy0/clk9 |              |      |      |            |             |
|                  0r | BUFGCTRL_X0Y5| No   |   27 |  0.222     |  2.031      |
+---------------------+--------------+------+------+------------+-------------+
|leon3mp_U0/ethi_rx_c |              |      |      |            |             |
|                  lk |BUFGCTRL_X0Y27| No   |   61 |  0.345     |  1.873      |
+---------------------+--------------+------+------+------------+-------------+
|   leon3mp_U0/clkace | BUFGCTRL_X0Y1| No   |   47 |  0.271     |  1.839      |
+---------------------+--------------+------+------+------------+-------------+
|leon3mp_U0/ddrsp0.dd |              |      |      |            |             |
|rc0/ddr_phy0/ddr_phy |              |      |      |            |             |
|0/xc4v.ddr_phy0/clk2 |              |      |      |            |             |
|                  00 |BUFGCTRL_X0Y31| No   |    3 |  0.077     |  1.896      |
+---------------------+--------------+------+------+------------+-------------+
|  leon3mp_U0/clk_200 |         Local|      |    3 |  0.000     |  2.191      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 3466898 (Setup: 3461842, Hold: 0, Component Switching Limit: 5056)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

WARNING:Timing:3223 - Timing constraint PATH "TS_clkm_egtx_clk_path" TIG; 
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_egtx_clk_clkm_path" TIG; 
   ignored during timing analysis.
Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* PERIOD analysis for net "leon3mp_U0/clkge | SETUP       |    -3.624ns|     9.874ns|    3317|     3460972
  n0/xc5l.v/clk0B" derived from  NET "leon3 | HOLD        |     0.245ns|            |       0|           0
  mp_U0/clk_pad/xcv2.u0/ol" PERIOD = 10 ns  | MINPERIOD   |    -2.082ns|     8.332ns|       3|        5056
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* PERIOD analysis for net "leon3mp_U0/ddrsp | SETUP       |    -0.339ns|     5.941ns|       5|         870
  0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/m | HOLD        |     0.431ns|            |       0|           0
  clkfx" derived from  NET "leon3mp_U0/clk_ |             |            |            |        |            
  200" PERIOD = 5 ns HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "leon3mp_U0/ddrsp | SETUP       |     0.127ns|     5.093ns|       0|           0
  0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/c | HOLD        |     4.171ns|            |       0|           0
  lk_90ro" derived from  PERIOD analysis fo |             |            |            |        |            
  r net "leon3mp_U0/ddrsp0.ddrc0/ddr_phy0/d |             |            |            |        |            
  dr_phy0/xc4v.ddr_phy0/mclkfx" derived fro |             |            |            |        |            
  m NET "leon3mp_U0/clk_200" PERIOD = 5 ns  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "leon3mp_U0/clk_pad/xcv2.u0/ol" PERIO | MINPERIOD   |     0.858ns|     7.142ns|       0|           0
  D = 10 ns HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "leon3mp_U0/clk_200" PERIOD = 5 ns HI | SETUP       |     3.708ns|     1.292ns|       0|           0
  GH 50%                                    | HOLD        |     0.467ns|            |       0|           0
                                            | MINLOWPULSE |     1.400ns|     3.600ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TSSYSACE = PERIOD TIMEGRP "clk_33" 29 ns  | SETUP       |    19.749ns|     9.251ns|       0|           0
  HIGH 50%                                  | HOLD        |     0.475ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_clkm_clkml_path" TIG             | SETUP       |         N/A|    14.368ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_clkml_clkm_path" TIG             | MAXDELAY    |         N/A|     3.731ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_clkm_egtx_clk_path" TIG          | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_egtx_clk_clkm_path" TIG          | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for leon3mp_U0/clk_pad/xcv2.u0/ol
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|leon3mp_U0/clk_pad/xcv2.u0/ol  |     10.000ns|      7.142ns|     15.798ns|            0|         3320|            0|      7063444|
| leon3mp_U0/clkgen0/xc5l.v/clk0|      6.250ns|      9.874ns|          N/A|         3320|            0|      7063444|            0|
| B                             |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for leon3mp_U0/clk_200
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|leon3mp_U0/clk_200             |      5.000ns|      3.600ns|      5.644ns|            0|            5|            3|         9097|
| leon3mp_U0/ddrsp0.ddrc0/ddr_ph|      5.263ns|      5.941ns|      5.093ns|            5|            0|         9065|           32|
| y0/ddr_phy0/xc4v.ddr_phy0/mclk|             |             |             |             |             |             |             |
| fx                            |             |             |             |             |             |             |             |
|  leon3mp_U0/ddrsp0.ddrc0/ddr_p|      5.263ns|      5.093ns|          N/A|            0|            0|           32|            0|
|  hy0/ddr_phy0/xc4v.ddr_phy0/cl|             |             |             |             |             |             |             |
|  k_90ro                       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 10 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 41 mins 19 secs 
Total CPU time to PAR completion (all processors): 55 mins 8 secs 

Peak Memory Usage:  1349 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 3328 errors found.

Number of error messages: 0
Number of warning messages: 15
Number of info messages: 0

Writing design to file proc_wrapper_FRM4X.ncd



PAR done!
