head	1.2;
access;
symbols
	binutils-2_24-branch:1.2.0.8
	binutils-2_24-branchpoint:1.2
	binutils-2_21_1:1.1
	binutils-2_23_2:1.2
	binutils-2_23_1:1.2
	binutils-2_23:1.2
	binutils-2_23-branch:1.2.0.6
	binutils-2_23-branchpoint:1.2
	binutils-2_22_branch:1.2.0.4
	binutils-2_22:1.2
	binutils-2_22-branch:1.2.0.2
	binutils-2_22-branchpoint:1.2
	binutils-2_21:1.1
	binutils-2_21-branch:1.1.0.2
	binutils-2_21-branchpoint:1.1
	binutils_latest_snapshot:1.2;
locks; strict;
comment	@# @;


1.2
date	2011.04.11.18.49.05;	author jules;	state Exp;
branches;
next	1.1;

1.1
date	2010.09.17.10.42.04;	author mgretton;	state Exp;
branches;
next	;


desc
@@


1.2
log
@    gas/
    * config/tc-arm.c (parse_psr): Add LHS argument. Improve support
    for *APSR bitmasks.
    (operand_parse_code): Replace OP_PSR with OP_wPSR and OP_rPSR.
    Remove OP_RVC_PSR.
    (parse_operands): Likewise.
    (do_mrs): Tweak error message for constraint.
    (do_t_mrs): Update constraints for changes to APSR support.
    (do_t_msr): Likewise. Don't set PSR_f flag here.
    (psrs): Remove "g", "nzcvq", "nzcvqg".
    (insns): Tweak entries for msr and mrs instructions.

    opcodes/
    * arm-dis.c (psr_name): Fix typo for BASEPRI_MAX.
    (print_insn_thumb32): Add APSR bitmask support.

    gas/testsuite/
    * gas/arm/mrs-msr-thumb-v7-m.s: New.
    * gas/arm/mrs-msr-thumb-v7-m.d: New.
    * gas/arm/mrs-msr-thumb-v7-m-bad.d: New.
    * gas/arm/mrs-msr-thumb-v7-m-bad.l: New.
    * gas/arm/mrs-msr-thumb-v7-m-bad.s: New.
    * gas/arm/mrs-msr-thumb-v7e-m.d: New.
    * gas/arm/mrs-msr-thumb-v7e-m.s: New.
    * gas/arm/mrs-msr-arm-v7-a-bad.d: New.
    * gas/arm/mrs-msr-arm-v7-a-bad.l: New.
    * gas/arm/mrs-msr-arm-v7-a-bad.s: New.
    * gas/arm/mrs-msr-arm-v7-a.d: New.
    * gas/arm/mrs-msr-arm-v7-a.s: New.
    * gas/arm/mrs-msr-arm-v6.d: New.
    * gas/arm/mrs-msr-arm-v6.s: New.
    * gas/arm/mrs-msr-thumb-v6t2.d: New.
    * gas/arm/mrs-msr-thumb-v6t2.s: New.
    * gas/arm/arch7.d: Fix typo in disassembly for BASEPRI_MAX,
    bitmasks for IAPSR etc.
    * gas/arm/arch7.s: Specify bitmask for APSR writes.
    * gas/arm/archv6m.s: Likewise.
    * msr-imm-bad.l: Tweak expected disassembly in error message.
    * msr-reg-bad.l: Likewise.
    * msr-imm.d: Tweak expected disassembly.
    * msr-reg.d: Likewise.
    * msr-reg-thumb.d: Likewise.
    * msr-imm.s: Specify bitmask on APSR writes.
    * msr-reg.s: Add comment about deprecated usage.
@
text
@@@ Check MSR and MRS instruction operand syntax.
@@ Also check for MSR/MRS acceptance in ARM/THUMB modes.

.section .text
.syntax unified

	@@ Write to Special Register from Immediate
	@@ Write to application status register
	msr	APSR_nzcvq,#0xc0000004
	msr	APSR_g,#0xc0000004
	msr	APSR_nzcvq,#0xc0000004
	msr	APSR_nzcvqg,#0xc0000004

	@@ Write to CPSR flags
	msr 	CPSR,#0xc0000004
	msr 	CPSR_s,#0xc0000004
	msr	CPSR_f,#0xc0000004
	msr 	CPSR_c,#0xc0000004
	msr	CPSR_x,#0xc0000004

	@@ Write to CPSR flag combos
	msr	CPSR_fs, #0xc0000004   
	msr	CPSR_fx, #0xc0000004   
	msr	CPSR_fc, #0xc0000004   
	msr	CPSR_sf, #0xc0000004   
	msr	CPSR_sx, #0xc0000004   
	msr	CPSR_sc, #0xc0000004   
	msr	CPSR_xf, #0xc0000004   
	msr	CPSR_xs, #0xc0000004   
	msr	CPSR_xc, #0xc0000004   
	msr	CPSR_cf, #0xc0000004   
	msr	CPSR_cs, #0xc0000004   
	msr	CPSR_cx, #0xc0000004   
	msr	CPSR_fsx, #0xc0000004  
	msr	CPSR_fsc, #0xc0000004  
	msr	CPSR_fxs, #0xc0000004  
	msr	CPSR_fxc, #0xc0000004  
	msr	CPSR_fcs, #0xc0000004  
	msr	CPSR_fcx, #0xc0000004  
	msr	CPSR_sfx, #0xc0000004  
	msr	CPSR_sfc, #0xc0000004  
	msr	CPSR_sxf, #0xc0000004  
	msr	CPSR_sxc, #0xc0000004  
	msr	CPSR_scf, #0xc0000004  
	msr	CPSR_scx, #0xc0000004  
	msr	CPSR_xfs, #0xc0000004  
	msr	CPSR_xfc, #0xc0000004  
	msr	CPSR_xsf, #0xc0000004  
	msr	CPSR_xsc, #0xc0000004  
	msr	CPSR_xcf, #0xc0000004  
	msr	CPSR_xcs, #0xc0000004  
	msr	CPSR_cfs, #0xc0000004  
	msr	CPSR_cfx, #0xc0000004  
	msr	CPSR_csf, #0xc0000004  
	msr	CPSR_csx, #0xc0000004  
	msr	CPSR_cxf, #0xc0000004  
	msr	CPSR_cxs, #0xc0000004  
	msr	CPSR_fsxc, #0xc0000004 
	msr	CPSR_fscx, #0xc0000004 
	msr	CPSR_fxsc, #0xc0000004 
	msr	CPSR_fxcs, #0xc0000004 
	msr	CPSR_fcsx, #0xc0000004 
	msr	CPSR_fcxs, #0xc0000004 
	msr	CPSR_sfxc, #0xc0000004 
	msr	CPSR_sfcx, #0xc0000004 
	msr	CPSR_sxfc, #0xc0000004 
	msr	CPSR_sxcf, #0xc0000004 
	msr	CPSR_scfx, #0xc0000004 
	msr	CPSR_scxf, #0xc0000004 
	msr	CPSR_xfsc, #0xc0000004 
	msr	CPSR_xfcs, #0xc0000004 
	msr	CPSR_xsfc, #0xc0000004 
	msr	CPSR_xscf, #0xc0000004 
	msr	CPSR_xcfs, #0xc0000004 
	msr	CPSR_xcsf, #0xc0000004 
	msr	CPSR_cfsx, #0xc0000004 
	msr	CPSR_cfxs, #0xc0000004 
	msr	CPSR_csfx, #0xc0000004 
	msr	CPSR_csxf, #0xc0000004 
	msr	CPSR_cxfs, #0xc0000004 
	msr	CPSR_cxsf, #0xc0000004 

	@@ Write to Saved status register
	@@ Write to SPSR flags
	msr 	SPSR,   #0xc0000004
	msr 	SPSR_s, #0xc0000004
	msr	SPSR_f, #0xc0000004
	msr 	SPSR_c, #0xc0000004
	msr	SPSR_x, #0xc0000004

	@@Write to SPSR flag combos
	msr	SPSR_fs, #0xc0000004   
	msr	SPSR_fx, #0xc0000004   
	msr	SPSR_fc, #0xc0000004   
	msr	SPSR_sf, #0xc0000004   
	msr	SPSR_sx, #0xc0000004   
	msr	SPSR_sc, #0xc0000004   
	msr	SPSR_xf, #0xc0000004   
	msr	SPSR_xs, #0xc0000004   
	msr	SPSR_xc, #0xc0000004   
	msr	SPSR_cf, #0xc0000004   
	msr	SPSR_cs, #0xc0000004   
	msr	SPSR_cx, #0xc0000004   
	msr	SPSR_fsx, #0xc0000004  
	msr	SPSR_fsc, #0xc0000004  
	msr	SPSR_fxs, #0xc0000004  
	msr	SPSR_fxc, #0xc0000004  
	msr	SPSR_fcs, #0xc0000004  
	msr	SPSR_fcx, #0xc0000004  
	msr	SPSR_sfx, #0xc0000004  
	msr	SPSR_sfc, #0xc0000004  
	msr	SPSR_sxf, #0xc0000004  
	msr	SPSR_sxc, #0xc0000004  
	msr	SPSR_scf, #0xc0000004  
	msr	SPSR_scx, #0xc0000004  
	msr	SPSR_xfs, #0xc0000004  
	msr	SPSR_xfc, #0xc0000004  
	msr	SPSR_xsf, #0xc0000004  
	msr	SPSR_xsc, #0xc0000004  
	msr	SPSR_xcf, #0xc0000004  
	msr	SPSR_xcs, #0xc0000004  
	msr	SPSR_cfs, #0xc0000004  
	msr	SPSR_cfx, #0xc0000004  
	msr	SPSR_csf, #0xc0000004  
	msr	SPSR_csx, #0xc0000004  
	msr	SPSR_cxf, #0xc0000004  
	msr	SPSR_cxs, #0xc0000004  
	msr	SPSR_fsxc, #0xc0000004 
	msr	SPSR_fscx, #0xc0000004 
	msr	SPSR_fxsc, #0xc0000004 
	msr	SPSR_fxcs, #0xc0000004 
	msr	SPSR_fcsx, #0xc0000004 
	msr	SPSR_fcxs, #0xc0000004 
	msr	SPSR_sfxc, #0xc0000004 
	msr	SPSR_sfcx, #0xc0000004 
	msr	SPSR_sxfc, #0xc0000004 
	msr	SPSR_sxcf, #0xc0000004 
	msr	SPSR_scfx, #0xc0000004 
	msr	SPSR_scxf, #0xc0000004 
	msr	SPSR_xfsc, #0xc0000004 
	msr	SPSR_xfcs, #0xc0000004 
	msr	SPSR_xsfc, #0xc0000004 
	msr	SPSR_xscf, #0xc0000004 
	msr	SPSR_xcfs, #0xc0000004 
	msr	SPSR_xcsf, #0xc0000004 
	msr	SPSR_cfsx, #0xc0000004 
	msr	SPSR_cfxs, #0xc0000004 
	msr	SPSR_csfx, #0xc0000004 
	msr	SPSR_csxf, #0xc0000004 
	msr	SPSR_cxfs, #0xc0000004 
	msr	SPSR_cxsf, #0xc0000004 


@


1.1
log
@2010-09-17  Tejas Belagod  <tejas.belagod@@arm.com>

	* config/tc-arm.c (parse_psr): Add condition for matching "APSR" on
	non-M-arch cpus.
	(psrs): Add entry for PSR flags, g, nzcvq, nzcvqg.

2010-09-17  Tejas Belagod  <tejas.belagod@@arm.com>

	* gas/arm/msr-reg.s: New file.
	* gas/arm/msr-reg.d: Likewise.
	* gas/arm/msr-imm.s: Likewise.
	* gas/arm/msr-imm.d: Likewise.
	* gas/arm/msr-imm-bad.d: Likewise.
	* gas/arm/msr-imm-bad.l: Likewise.
	* gas/arm/msr-reg-bad.d: Likewise.
	* gas/arm/msr-imm-bad.d: Likewise.
	* gas/arm/msr-reg-thumb.d: Likewise.
	* gas/arm/arch7.s: Add tests for xpsr.
	* gas/arm/arch7.d: Likewise.
@
text
@d9 1
a9 1
	msr	APSR,#0xc0000004
@

