/*
 * Copyright (c) 2013, NVIDIA CORPORATION.  All rights reserved.
 *
 * NVIDIA CORPORATION and its licensors retain all intellectual property
 * and proprietary rights in and to this software, related documentation
 * and any modifications thereto.  Any use, reproduction, disclosure or
 * distribution of this software and related documentation without an express
 * license agreement from NVIDIA CORPORATION is strictly prohibited
 */

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARVDE2X_H_INC_
#define ___ARVDE2X_H_INC_

// Packet BSEV_COMMAND
#define BSEV_COMMAND_SIZE 32

#define BSEV_COMMAND_OPCODE_SHIFT                       _MK_SHIFT_CONST(26)
#define BSEV_COMMAND_OPCODE_FIELD                       _MK_FIELD_CONST(0x3f, BSEV_COMMAND_OPCODE_SHIFT)
#define BSEV_COMMAND_OPCODE_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSEV_COMMAND_OPCODE_ROW                 0

#define BSEV_COMMAND_COMMAND_SHIFT                      _MK_SHIFT_CONST(0)
#define BSEV_COMMAND_COMMAND_FIELD                      _MK_FIELD_CONST(0x3ffffff, BSEV_COMMAND_COMMAND_SHIFT)
#define BSEV_COMMAND_COMMAND_RANGE                      _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(0)
#define BSEV_COMMAND_COMMAND_ROW                        0


// Packet BSEV_DATA
#define BSEV_DATA_SIZE 32

#define BSEV_DATA_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define BSEV_DATA_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, BSEV_DATA_DATA_SHIFT)
#define BSEV_DATA_DATA_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define BSEV_DATA_DATA_ROW                      0

#define BSEV_DATA_LAST_SHIFT                    _MK_SHIFT_CONST(28)
#define BSEV_DATA_LAST_FIELD                    _MK_FIELD_CONST(0x1, BSEV_DATA_LAST_SHIFT)
#define BSEV_DATA_LAST_RANGE                    _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define BSEV_DATA_LAST_ROW                      0


// Packet CABAC_STRUCT
#define CABAC_STRUCT_SIZE 128

#define CABAC_STRUCT_MB_TYPE_SHIFT                      _MK_SHIFT_CONST(0)
#define CABAC_STRUCT_MB_TYPE_FIELD                      _MK_FIELD_CONST(0x7, CABAC_STRUCT_MB_TYPE_SHIFT)
#define CABAC_STRUCT_MB_TYPE_RANGE                      _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define CABAC_STRUCT_MB_TYPE_ROW                        0
#define CABAC_STRUCT_MB_TYPE_I_NxN                      _MK_ENUM_CONST(0)
#define CABAC_STRUCT_MB_TYPE_I_16x16                    _MK_ENUM_CONST(1)
#define CABAC_STRUCT_MB_TYPE_I_PCM                      _MK_ENUM_CONST(2)
#define CABAC_STRUCT_MB_TYPE_SI                 _MK_ENUM_CONST(3)
#define CABAC_STRUCT_MB_TYPE_P_8x8_OR_B_8x8                     _MK_ENUM_CONST(4)
#define CABAC_STRUCT_MB_TYPE_B_DIRECT_16x16                     _MK_ENUM_CONST(5)
#define CABAC_STRUCT_MB_TYPE_SKIPPED                    _MK_ENUM_CONST(6)
#define CABAC_STRUCT_MB_TYPE_OTHER                      _MK_ENUM_CONST(7)

#define CABAC_STRUCT_TRANSFORM_SIZE_8x8_FLAG_SHIFT                      _MK_SHIFT_CONST(3)
#define CABAC_STRUCT_TRANSFORM_SIZE_8x8_FLAG_FIELD                      _MK_FIELD_CONST(0x1, CABAC_STRUCT_TRANSFORM_SIZE_8x8_FLAG_SHIFT)
#define CABAC_STRUCT_TRANSFORM_SIZE_8x8_FLAG_RANGE                      _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define CABAC_STRUCT_TRANSFORM_SIZE_8x8_FLAG_ROW                        0

#define CABAC_STRUCT_MB_PRED_MODE_2_SHIFT                       _MK_SHIFT_CONST(4)
#define CABAC_STRUCT_MB_PRED_MODE_2_FIELD                       _MK_FIELD_CONST(0x3, CABAC_STRUCT_MB_PRED_MODE_2_SHIFT)
#define CABAC_STRUCT_MB_PRED_MODE_2_RANGE                       _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(4)
#define CABAC_STRUCT_MB_PRED_MODE_2_ROW                 0

#define CABAC_STRUCT_MB_PRED_MODE_3_SHIFT                       _MK_SHIFT_CONST(6)
#define CABAC_STRUCT_MB_PRED_MODE_3_FIELD                       _MK_FIELD_CONST(0x3, CABAC_STRUCT_MB_PRED_MODE_3_SHIFT)
#define CABAC_STRUCT_MB_PRED_MODE_3_RANGE                       _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(6)
#define CABAC_STRUCT_MB_PRED_MODE_3_ROW                 0

#define CABAC_STRUCT_MB_QP_DELTA_SHIFT                  _MK_SHIFT_CONST(8)
#define CABAC_STRUCT_MB_QP_DELTA_FIELD                  _MK_FIELD_CONST(0x1, CABAC_STRUCT_MB_QP_DELTA_SHIFT)
#define CABAC_STRUCT_MB_QP_DELTA_RANGE                  _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define CABAC_STRUCT_MB_QP_DELTA_ROW                    0

#define CABAC_STRUCT_CODED_BLOCK_PATTERN_SHIFT                  _MK_SHIFT_CONST(9)
#define CABAC_STRUCT_CODED_BLOCK_PATTERN_FIELD                  _MK_FIELD_CONST(0xf, CABAC_STRUCT_CODED_BLOCK_PATTERN_SHIFT)
#define CABAC_STRUCT_CODED_BLOCK_PATTERN_RANGE                  _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(9)
#define CABAC_STRUCT_CODED_BLOCK_PATTERN_ROW                    0

#define CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_DC_U_SHIFT                 _MK_SHIFT_CONST(13)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_DC_U_FIELD                 _MK_FIELD_CONST(0x1, CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_DC_U_SHIFT)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_DC_U_RANGE                 _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(13)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_DC_U_ROW                   0

#define CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_DC_V_SHIFT                 _MK_SHIFT_CONST(14)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_DC_V_FIELD                 _MK_FIELD_CONST(0x1, CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_DC_V_SHIFT)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_DC_V_RANGE                 _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(14)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_DC_V_ROW                   0

#define CABAC_STRUCT_CODED_BLOCK_FLAG_LUMA_10_SHIFT                     _MK_SHIFT_CONST(15)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_LUMA_10_FIELD                     _MK_FIELD_CONST(0x1, CABAC_STRUCT_CODED_BLOCK_FLAG_LUMA_10_SHIFT)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_LUMA_10_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_LUMA_10_ROW                       0

#define CABAC_STRUCT_CODED_BLOCK_FLAG_LUMA_11_SHIFT                     _MK_SHIFT_CONST(16)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_LUMA_11_FIELD                     _MK_FIELD_CONST(0x1, CABAC_STRUCT_CODED_BLOCK_FLAG_LUMA_11_SHIFT)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_LUMA_11_RANGE                     _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_LUMA_11_ROW                       0

#define CABAC_STRUCT_CODED_BLOCK_FLAG_LUMA_14_SHIFT                     _MK_SHIFT_CONST(17)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_LUMA_14_FIELD                     _MK_FIELD_CONST(0x1, CABAC_STRUCT_CODED_BLOCK_FLAG_LUMA_14_SHIFT)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_LUMA_14_RANGE                     _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(17)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_LUMA_14_ROW                       0

#define CABAC_STRUCT_CODED_BLOCK_FLAG_LUMA_15_SHIFT                     _MK_SHIFT_CONST(18)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_LUMA_15_FIELD                     _MK_FIELD_CONST(0x1, CABAC_STRUCT_CODED_BLOCK_FLAG_LUMA_15_SHIFT)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_LUMA_15_RANGE                     _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_LUMA_15_ROW                       0

#define CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_U_2_SHIFT                  _MK_SHIFT_CONST(19)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_U_2_FIELD                  _MK_FIELD_CONST(0x1, CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_U_2_SHIFT)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_U_2_RANGE                  _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_U_2_ROW                    0

#define CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_U_3_SHIFT                  _MK_SHIFT_CONST(20)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_U_3_FIELD                  _MK_FIELD_CONST(0x1, CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_U_3_SHIFT)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_U_3_RANGE                  _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_U_3_ROW                    0

#define CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_V_2_SHIFT                  _MK_SHIFT_CONST(21)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_V_2_FIELD                  _MK_FIELD_CONST(0x1, CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_V_2_SHIFT)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_V_2_RANGE                  _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_V_2_ROW                    0

#define CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_V_3_SHIFT                  _MK_SHIFT_CONST(22)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_V_3_FIELD                  _MK_FIELD_CONST(0x1, CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_V_3_SHIFT)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_V_3_RANGE                  _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_CHROMA_V_3_ROW                    0

#define CABAC_STRUCT_INTRA_CHROMA_PRED_MODE_SHIFT                       _MK_SHIFT_CONST(23)
#define CABAC_STRUCT_INTRA_CHROMA_PRED_MODE_FIELD                       _MK_FIELD_CONST(0x1, CABAC_STRUCT_INTRA_CHROMA_PRED_MODE_SHIFT)
#define CABAC_STRUCT_INTRA_CHROMA_PRED_MODE_RANGE                       _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define CABAC_STRUCT_INTRA_CHROMA_PRED_MODE_ROW                 0

#define CABAC_STRUCT_CODED_BLOCK_FLAG_LUMA_DC_SHIFT                     _MK_SHIFT_CONST(24)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_LUMA_DC_FIELD                     _MK_FIELD_CONST(0x1, CABAC_STRUCT_CODED_BLOCK_FLAG_LUMA_DC_SHIFT)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_LUMA_DC_RANGE                     _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define CABAC_STRUCT_CODED_BLOCK_FLAG_LUMA_DC_ROW                       0

#define CABAC_STRUCT_MVD_L0_X_10_SHIFT                  _MK_SHIFT_CONST(23)
#define CABAC_STRUCT_MVD_L0_X_10_FIELD                  _MK_FIELD_CONST(0x3f, CABAC_STRUCT_MVD_L0_X_10_SHIFT)
#define CABAC_STRUCT_MVD_L0_X_10_RANGE                  _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(23)
#define CABAC_STRUCT_MVD_L0_X_10_ROW                    0

#define CABAC_STRUCT_MVD_L0_Y_10_SHIFT                  _MK_SHIFT_CONST(29)
#define CABAC_STRUCT_MVD_L0_Y_10_FIELD                  _MK_FIELD_CONST(0x3f, CABAC_STRUCT_MVD_L0_Y_10_SHIFT)
#define CABAC_STRUCT_MVD_L0_Y_10_RANGE                  _MK_SHIFT_CONST(34):_MK_SHIFT_CONST(29)
#define CABAC_STRUCT_MVD_L0_Y_10_ROW                    0

#define CABAC_STRUCT_MVD_L0_X_11_SHIFT                  _MK_SHIFT_CONST(35)
#define CABAC_STRUCT_MVD_L0_X_11_FIELD                  _MK_FIELD_CONST(0x3f, CABAC_STRUCT_MVD_L0_X_11_SHIFT)
#define CABAC_STRUCT_MVD_L0_X_11_RANGE                  _MK_SHIFT_CONST(40):_MK_SHIFT_CONST(35)
#define CABAC_STRUCT_MVD_L0_X_11_ROW                    0

#define CABAC_STRUCT_MVD_L0_Y_11_SHIFT                  _MK_SHIFT_CONST(41)
#define CABAC_STRUCT_MVD_L0_Y_11_FIELD                  _MK_FIELD_CONST(0x3f, CABAC_STRUCT_MVD_L0_Y_11_SHIFT)
#define CABAC_STRUCT_MVD_L0_Y_11_RANGE                  _MK_SHIFT_CONST(46):_MK_SHIFT_CONST(41)
#define CABAC_STRUCT_MVD_L0_Y_11_ROW                    0

#define CABAC_STRUCT_MVD_L0_X_14_SHIFT                  _MK_SHIFT_CONST(47)
#define CABAC_STRUCT_MVD_L0_X_14_FIELD                  _MK_FIELD_CONST(0x3f, CABAC_STRUCT_MVD_L0_X_14_SHIFT)
#define CABAC_STRUCT_MVD_L0_X_14_RANGE                  _MK_SHIFT_CONST(52):_MK_SHIFT_CONST(47)
#define CABAC_STRUCT_MVD_L0_X_14_ROW                    0

#define CABAC_STRUCT_MVD_L0_Y_14_SHIFT                  _MK_SHIFT_CONST(53)
#define CABAC_STRUCT_MVD_L0_Y_14_FIELD                  _MK_FIELD_CONST(0x3f, CABAC_STRUCT_MVD_L0_Y_14_SHIFT)
#define CABAC_STRUCT_MVD_L0_Y_14_RANGE                  _MK_SHIFT_CONST(58):_MK_SHIFT_CONST(53)
#define CABAC_STRUCT_MVD_L0_Y_14_ROW                    0

#define CABAC_STRUCT_MVD_L0_X_15_SHIFT                  _MK_SHIFT_CONST(59)
#define CABAC_STRUCT_MVD_L0_X_15_FIELD                  _MK_FIELD_CONST(0x3f, CABAC_STRUCT_MVD_L0_X_15_SHIFT)
#define CABAC_STRUCT_MVD_L0_X_15_RANGE                  _MK_SHIFT_CONST(64):_MK_SHIFT_CONST(59)
#define CABAC_STRUCT_MVD_L0_X_15_ROW                    0

#define CABAC_STRUCT_MVD_L0_Y_15_SHIFT                  _MK_SHIFT_CONST(65)
#define CABAC_STRUCT_MVD_L0_Y_15_FIELD                  _MK_FIELD_CONST(0x3f, CABAC_STRUCT_MVD_L0_Y_15_SHIFT)
#define CABAC_STRUCT_MVD_L0_Y_15_RANGE                  _MK_SHIFT_CONST(70):_MK_SHIFT_CONST(65)
#define CABAC_STRUCT_MVD_L0_Y_15_ROW                    0

#define CABAC_STRUCT_MVD_L1_X_10_SHIFT                  _MK_SHIFT_CONST(71)
#define CABAC_STRUCT_MVD_L1_X_10_FIELD                  _MK_FIELD_CONST(0x3f, CABAC_STRUCT_MVD_L1_X_10_SHIFT)
#define CABAC_STRUCT_MVD_L1_X_10_RANGE                  _MK_SHIFT_CONST(76):_MK_SHIFT_CONST(71)
#define CABAC_STRUCT_MVD_L1_X_10_ROW                    0

#define CABAC_STRUCT_MVD_L1_Y_10_SHIFT                  _MK_SHIFT_CONST(77)
#define CABAC_STRUCT_MVD_L1_Y_10_FIELD                  _MK_FIELD_CONST(0x3f, CABAC_STRUCT_MVD_L1_Y_10_SHIFT)
#define CABAC_STRUCT_MVD_L1_Y_10_RANGE                  _MK_SHIFT_CONST(82):_MK_SHIFT_CONST(77)
#define CABAC_STRUCT_MVD_L1_Y_10_ROW                    0

#define CABAC_STRUCT_MVD_L1_X_11_SHIFT                  _MK_SHIFT_CONST(83)
#define CABAC_STRUCT_MVD_L1_X_11_FIELD                  _MK_FIELD_CONST(0x3f, CABAC_STRUCT_MVD_L1_X_11_SHIFT)
#define CABAC_STRUCT_MVD_L1_X_11_RANGE                  _MK_SHIFT_CONST(88):_MK_SHIFT_CONST(83)
#define CABAC_STRUCT_MVD_L1_X_11_ROW                    0

#define CABAC_STRUCT_MVD_L1_Y_11_SHIFT                  _MK_SHIFT_CONST(89)
#define CABAC_STRUCT_MVD_L1_Y_11_FIELD                  _MK_FIELD_CONST(0x3f, CABAC_STRUCT_MVD_L1_Y_11_SHIFT)
#define CABAC_STRUCT_MVD_L1_Y_11_RANGE                  _MK_SHIFT_CONST(94):_MK_SHIFT_CONST(89)
#define CABAC_STRUCT_MVD_L1_Y_11_ROW                    0

#define CABAC_STRUCT_MVD_L1_X_14_SHIFT                  _MK_SHIFT_CONST(95)
#define CABAC_STRUCT_MVD_L1_X_14_FIELD                  _MK_FIELD_CONST(0x3f, CABAC_STRUCT_MVD_L1_X_14_SHIFT)
#define CABAC_STRUCT_MVD_L1_X_14_RANGE                  _MK_SHIFT_CONST(100):_MK_SHIFT_CONST(95)
#define CABAC_STRUCT_MVD_L1_X_14_ROW                    0

#define CABAC_STRUCT_MVD_L1_Y_14_SHIFT                  _MK_SHIFT_CONST(101)
#define CABAC_STRUCT_MVD_L1_Y_14_FIELD                  _MK_FIELD_CONST(0x3f, CABAC_STRUCT_MVD_L1_Y_14_SHIFT)
#define CABAC_STRUCT_MVD_L1_Y_14_RANGE                  _MK_SHIFT_CONST(106):_MK_SHIFT_CONST(101)
#define CABAC_STRUCT_MVD_L1_Y_14_ROW                    0

#define CABAC_STRUCT_MVD_L1_X_15_SHIFT                  _MK_SHIFT_CONST(107)
#define CABAC_STRUCT_MVD_L1_X_15_FIELD                  _MK_FIELD_CONST(0x3f, CABAC_STRUCT_MVD_L1_X_15_SHIFT)
#define CABAC_STRUCT_MVD_L1_X_15_RANGE                  _MK_SHIFT_CONST(112):_MK_SHIFT_CONST(107)
#define CABAC_STRUCT_MVD_L1_X_15_ROW                    0

#define CABAC_STRUCT_MVD_L1_Y_15_SHIFT                  _MK_SHIFT_CONST(113)
#define CABAC_STRUCT_MVD_L1_Y_15_FIELD                  _MK_FIELD_CONST(0x3f, CABAC_STRUCT_MVD_L1_Y_15_SHIFT)
#define CABAC_STRUCT_MVD_L1_Y_15_RANGE                  _MK_SHIFT_CONST(118):_MK_SHIFT_CONST(113)
#define CABAC_STRUCT_MVD_L1_Y_15_ROW                    0

#define CABAC_STRUCT_REF_IDX_L0_2_SHIFT                 _MK_SHIFT_CONST(119)
#define CABAC_STRUCT_REF_IDX_L0_2_FIELD                 _MK_FIELD_CONST(0x3, CABAC_STRUCT_REF_IDX_L0_2_SHIFT)
#define CABAC_STRUCT_REF_IDX_L0_2_RANGE                 _MK_SHIFT_CONST(120):_MK_SHIFT_CONST(119)
#define CABAC_STRUCT_REF_IDX_L0_2_ROW                   0

#define CABAC_STRUCT_REF_IDX_L0_3_SHIFT                 _MK_SHIFT_CONST(121)
#define CABAC_STRUCT_REF_IDX_L0_3_FIELD                 _MK_FIELD_CONST(0x3, CABAC_STRUCT_REF_IDX_L0_3_SHIFT)
#define CABAC_STRUCT_REF_IDX_L0_3_RANGE                 _MK_SHIFT_CONST(122):_MK_SHIFT_CONST(121)
#define CABAC_STRUCT_REF_IDX_L0_3_ROW                   0

#define CABAC_STRUCT_REF_IDX_L1_2_SHIFT                 _MK_SHIFT_CONST(123)
#define CABAC_STRUCT_REF_IDX_L1_2_FIELD                 _MK_FIELD_CONST(0x3, CABAC_STRUCT_REF_IDX_L1_2_SHIFT)
#define CABAC_STRUCT_REF_IDX_L1_2_RANGE                 _MK_SHIFT_CONST(124):_MK_SHIFT_CONST(123)
#define CABAC_STRUCT_REF_IDX_L1_2_ROW                   0

#define CABAC_STRUCT_REF_IDX_L1_3_SHIFT                 _MK_SHIFT_CONST(125)
#define CABAC_STRUCT_REF_IDX_L1_3_FIELD                 _MK_FIELD_CONST(0x3, CABAC_STRUCT_REF_IDX_L1_3_SHIFT)
#define CABAC_STRUCT_REF_IDX_L1_3_RANGE                 _MK_SHIFT_CONST(126):_MK_SHIFT_CONST(125)
#define CABAC_STRUCT_REF_IDX_L1_3_ROW                   0

#define CABAC_STRUCT_FRAME_FLD_SHIFT                    _MK_SHIFT_CONST(127)
#define CABAC_STRUCT_FRAME_FLD_FIELD                    _MK_FIELD_CONST(0x1, CABAC_STRUCT_FRAME_FLD_SHIFT)
#define CABAC_STRUCT_FRAME_FLD_RANGE                    _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(127)
#define CABAC_STRUCT_FRAME_FLD_ROW                      0


// Packet IP_REQUEST
#define IP_REQUEST_SIZE 36

#define IP_REQUEST_ADDR_SHIFT                   _MK_SHIFT_CONST(0)
#define IP_REQUEST_ADDR_FIELD                   _MK_FIELD_CONST(0xffffffff, IP_REQUEST_ADDR_SHIFT)
#define IP_REQUEST_ADDR_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define IP_REQUEST_ADDR_ROW                     0

#define IP_REQUEST_RW_SHIFT                     _MK_SHIFT_CONST(32)
#define IP_REQUEST_RW_FIELD                     _MK_FIELD_CONST(0x1, IP_REQUEST_RW_SHIFT)
#define IP_REQUEST_RW_RANGE                     _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define IP_REQUEST_RW_ROW                       0
#define IP_REQUEST_RW_READ                      _MK_ENUM_CONST(0)
#define IP_REQUEST_RW_WRITE                     _MK_ENUM_CONST(1)

#define IP_REQUEST_XFER_SIZE_SHIFT                      _MK_SHIFT_CONST(33)
#define IP_REQUEST_XFER_SIZE_FIELD                      _MK_FIELD_CONST(0x7, IP_REQUEST_XFER_SIZE_SHIFT)
#define IP_REQUEST_XFER_SIZE_RANGE                      _MK_SHIFT_CONST(35):_MK_SHIFT_CONST(33)
#define IP_REQUEST_XFER_SIZE_ROW                        0
#define IP_REQUEST_XFER_SIZE_BYTE                       _MK_ENUM_CONST(0)
#define IP_REQUEST_XFER_SIZE_WORD                       _MK_ENUM_CONST(4)
#define IP_REQUEST_XFER_SIZE_FOURWORDS                  _MK_ENUM_CONST(5)
#define IP_REQUEST_XFER_SIZE_EIGHTWORDS                 _MK_ENUM_CONST(6)


// Packet IP_REQUEST_SECURE
#define IP_REQUEST_SECURE_SIZE 39

#define IP_REQUEST_SECURE_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define IP_REQUEST_SECURE_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, IP_REQUEST_SECURE_ADDR_SHIFT)
#define IP_REQUEST_SECURE_ADDR_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define IP_REQUEST_SECURE_ADDR_ROW                      0

#define IP_REQUEST_SECURE_RW_SHIFT                      _MK_SHIFT_CONST(32)
#define IP_REQUEST_SECURE_RW_FIELD                      _MK_FIELD_CONST(0x1, IP_REQUEST_SECURE_RW_SHIFT)
#define IP_REQUEST_SECURE_RW_RANGE                      _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define IP_REQUEST_SECURE_RW_ROW                        0
#define IP_REQUEST_SECURE_RW_READ                       _MK_ENUM_CONST(0)
#define IP_REQUEST_SECURE_RW_WRITE                      _MK_ENUM_CONST(1)

#define IP_REQUEST_SECURE_XFER_SIZE_SHIFT                       _MK_SHIFT_CONST(33)
#define IP_REQUEST_SECURE_XFER_SIZE_FIELD                       _MK_FIELD_CONST(0x7, IP_REQUEST_SECURE_XFER_SIZE_SHIFT)
#define IP_REQUEST_SECURE_XFER_SIZE_RANGE                       _MK_SHIFT_CONST(35):_MK_SHIFT_CONST(33)
#define IP_REQUEST_SECURE_XFER_SIZE_ROW                 0
#define IP_REQUEST_SECURE_XFER_SIZE_BYTE                        _MK_ENUM_CONST(0)
#define IP_REQUEST_SECURE_XFER_SIZE_WORD                        _MK_ENUM_CONST(4)
#define IP_REQUEST_SECURE_XFER_SIZE_FOURWORDS                   _MK_ENUM_CONST(5)
#define IP_REQUEST_SECURE_XFER_SIZE_EIGHTWORDS                  _MK_ENUM_CONST(6)

#define IP_REQUEST_SECURE_SECURE_FLAG_SHIFT                     _MK_SHIFT_CONST(36)
#define IP_REQUEST_SECURE_SECURE_FLAG_FIELD                     _MK_FIELD_CONST(0x1, IP_REQUEST_SECURE_SECURE_FLAG_SHIFT)
#define IP_REQUEST_SECURE_SECURE_FLAG_RANGE                     _MK_SHIFT_CONST(36):_MK_SHIFT_CONST(36)
#define IP_REQUEST_SECURE_SECURE_FLAG_ROW                       0
#define IP_REQUEST_SECURE_SECURE_FLAG_SECURE                    _MK_ENUM_CONST(0)
#define IP_REQUEST_SECURE_SECURE_FLAG_NON_SECURE                        _MK_ENUM_CONST(1)

#define IP_REQUEST_SECURE_PREFETCH_ID_SHIFT                     _MK_SHIFT_CONST(37)
#define IP_REQUEST_SECURE_PREFETCH_ID_FIELD                     _MK_FIELD_CONST(0x1, IP_REQUEST_SECURE_PREFETCH_ID_SHIFT)
#define IP_REQUEST_SECURE_PREFETCH_ID_RANGE                     _MK_SHIFT_CONST(37):_MK_SHIFT_CONST(37)
#define IP_REQUEST_SECURE_PREFETCH_ID_ROW                       0

#define IP_REQUEST_SECURE_FIRST_REQ_SHIFT                       _MK_SHIFT_CONST(38)
#define IP_REQUEST_SECURE_FIRST_REQ_FIELD                       _MK_FIELD_CONST(0x1, IP_REQUEST_SECURE_FIRST_REQ_SHIFT)
#define IP_REQUEST_SECURE_FIRST_REQ_RANGE                       _MK_SHIFT_CONST(38):_MK_SHIFT_CONST(38)
#define IP_REQUEST_SECURE_FIRST_REQ_ROW                 0


// Packet IP_DATA
#define IP_DATA_SIZE 32

#define IP_DATA_DATA_SHIFT                      _MK_SHIFT_CONST(0)
#define IP_DATA_DATA_FIELD                      _MK_FIELD_CONST(0xffffffff, IP_DATA_DATA_SHIFT)
#define IP_DATA_DATA_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define IP_DATA_DATA_ROW                        0


// Packet AHB_REQ_QUEUE
#define AHB_REQ_QUEUE_SIZE 37

#define AHB_REQ_QUEUE_ADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define AHB_REQ_QUEUE_ADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, AHB_REQ_QUEUE_ADDR_SHIFT)
#define AHB_REQ_QUEUE_ADDR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define AHB_REQ_QUEUE_ADDR_ROW                  0

#define AHB_REQ_QUEUE_RW_SHIFT                  _MK_SHIFT_CONST(32)
#define AHB_REQ_QUEUE_RW_FIELD                  _MK_FIELD_CONST(0x1, AHB_REQ_QUEUE_RW_SHIFT)
#define AHB_REQ_QUEUE_RW_RANGE                  _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define AHB_REQ_QUEUE_RW_ROW                    0
#define AHB_REQ_QUEUE_RW_READ                   _MK_ENUM_CONST(0)
#define AHB_REQ_QUEUE_RW_WRITE                  _MK_ENUM_CONST(1)

#define AHB_REQ_QUEUE_XFER_SIZE_SHIFT                   _MK_SHIFT_CONST(33)
#define AHB_REQ_QUEUE_XFER_SIZE_FIELD                   _MK_FIELD_CONST(0x7, AHB_REQ_QUEUE_XFER_SIZE_SHIFT)
#define AHB_REQ_QUEUE_XFER_SIZE_RANGE                   _MK_SHIFT_CONST(35):_MK_SHIFT_CONST(33)
#define AHB_REQ_QUEUE_XFER_SIZE_ROW                     0
#define AHB_REQ_QUEUE_XFER_SIZE_BYTE                    _MK_ENUM_CONST(0)
#define AHB_REQ_QUEUE_XFER_SIZE_HALFWORD                        _MK_ENUM_CONST(1)
#define AHB_REQ_QUEUE_XFER_SIZE_WORD                    _MK_ENUM_CONST(4)
#define AHB_REQ_QUEUE_XFER_SIZE_FOURWORDS                       _MK_ENUM_CONST(5)
#define AHB_REQ_QUEUE_XFER_SIZE_EIGHTWORDS                      _MK_ENUM_CONST(6)
#define AHB_REQ_QUEUE_XFER_SIZE_SIXTEENWORDS                    _MK_ENUM_CONST(7)

#define AHB_REQ_QUEUE_SECURE_FLAG_SHIFT                 _MK_SHIFT_CONST(36)
#define AHB_REQ_QUEUE_SECURE_FLAG_FIELD                 _MK_FIELD_CONST(0x1, AHB_REQ_QUEUE_SECURE_FLAG_SHIFT)
#define AHB_REQ_QUEUE_SECURE_FLAG_RANGE                 _MK_SHIFT_CONST(36):_MK_SHIFT_CONST(36)
#define AHB_REQ_QUEUE_SECURE_FLAG_ROW                   0
#define AHB_REQ_QUEUE_SECURE_FLAG_SECURE                        _MK_ENUM_CONST(0)
#define AHB_REQ_QUEUE_SECURE_FLAG_NON_SECURE                    _MK_ENUM_CONST(1)


// Packet WEIGHT_TABLE_HEADER
#define WEIGHT_TABLE_HEADER_SIZE 16

#define WEIGHT_TABLE_HEADER_NUM_REF_IDX_L0_ACTIVE_MINUS1_SHIFT                  _MK_SHIFT_CONST(0)
#define WEIGHT_TABLE_HEADER_NUM_REF_IDX_L0_ACTIVE_MINUS1_FIELD                  _MK_FIELD_CONST(0x1f, WEIGHT_TABLE_HEADER_NUM_REF_IDX_L0_ACTIVE_MINUS1_SHIFT)
#define WEIGHT_TABLE_HEADER_NUM_REF_IDX_L0_ACTIVE_MINUS1_RANGE                  _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define WEIGHT_TABLE_HEADER_NUM_REF_IDX_L0_ACTIVE_MINUS1_ROW                    0

#define WEIGHT_TABLE_HEADER_NUM_REF_IDX_L1_ACTIVE_MINUS1_SHIFT                  _MK_SHIFT_CONST(5)
#define WEIGHT_TABLE_HEADER_NUM_REF_IDX_L1_ACTIVE_MINUS1_FIELD                  _MK_FIELD_CONST(0x1f, WEIGHT_TABLE_HEADER_NUM_REF_IDX_L1_ACTIVE_MINUS1_SHIFT)
#define WEIGHT_TABLE_HEADER_NUM_REF_IDX_L1_ACTIVE_MINUS1_RANGE                  _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(5)
#define WEIGHT_TABLE_HEADER_NUM_REF_IDX_L1_ACTIVE_MINUS1_ROW                    0

#define WEIGHT_TABLE_HEADER_LUMA_LOG2_WEIGHT_DENOM_SHIFT                        _MK_SHIFT_CONST(10)
#define WEIGHT_TABLE_HEADER_LUMA_LOG2_WEIGHT_DENOM_FIELD                        _MK_FIELD_CONST(0x7, WEIGHT_TABLE_HEADER_LUMA_LOG2_WEIGHT_DENOM_SHIFT)
#define WEIGHT_TABLE_HEADER_LUMA_LOG2_WEIGHT_DENOM_RANGE                        _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(10)
#define WEIGHT_TABLE_HEADER_LUMA_LOG2_WEIGHT_DENOM_ROW                  0

#define WEIGHT_TABLE_HEADER_CHROMA_LOG2_WEIGHT_DENOM_SHIFT                      _MK_SHIFT_CONST(13)
#define WEIGHT_TABLE_HEADER_CHROMA_LOG2_WEIGHT_DENOM_FIELD                      _MK_FIELD_CONST(0x7, WEIGHT_TABLE_HEADER_CHROMA_LOG2_WEIGHT_DENOM_SHIFT)
#define WEIGHT_TABLE_HEADER_CHROMA_LOG2_WEIGHT_DENOM_RANGE                      _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(13)
#define WEIGHT_TABLE_HEADER_CHROMA_LOG2_WEIGHT_DENOM_ROW                        0

#define WEIGHT_TABLE_HEADER_HEADER_SHIFT                        _MK_SHIFT_CONST(0)
#define WEIGHT_TABLE_HEADER_HEADER_FIELD                        _MK_FIELD_CONST(0xffff, WEIGHT_TABLE_HEADER_HEADER_SHIFT)
#define WEIGHT_TABLE_HEADER_HEADER_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define WEIGHT_TABLE_HEADER_HEADER_ROW                  0


// Packet MBE_COMMAND
#define MBE_COMMAND_SIZE 32

#define MBE_COMMAND_OPCODE_SHIFT                        _MK_SHIFT_CONST(28)
#define MBE_COMMAND_OPCODE_FIELD                        _MK_FIELD_CONST(0xf, MBE_COMMAND_OPCODE_SHIFT)
#define MBE_COMMAND_OPCODE_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_COMMAND_OPCODE_ROW                  0

#define MBE_COMMAND_COMMAND_SHIFT                       _MK_SHIFT_CONST(0)
#define MBE_COMMAND_COMMAND_FIELD                       _MK_FIELD_CONST(0xfffffff, MBE_COMMAND_COMMAND_SHIFT)
#define MBE_COMMAND_COMMAND_RANGE                       _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(0)
#define MBE_COMMAND_COMMAND_ROW                 0


// Packet MBE2SXE_HYBRID
#define MBE2SXE_HYBRID_SIZE 1

#define MBE2SXE_HYBRID_HYBRID_PRED_PRESENT_SHIFT                        _MK_SHIFT_CONST(0)
#define MBE2SXE_HYBRID_HYBRID_PRED_PRESENT_FIELD                        _MK_FIELD_CONST(0x1, MBE2SXE_HYBRID_HYBRID_PRED_PRESENT_SHIFT)
#define MBE2SXE_HYBRID_HYBRID_PRED_PRESENT_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MBE2SXE_HYBRID_HYBRID_PRED_PRESENT_ROW                  0


// Packet VRAM_REQUEST
#define VRAM_REQUEST_SIZE 20

#define VRAM_REQUEST_ADDR_SHIFT                 _MK_SHIFT_CONST(0)
#define VRAM_REQUEST_ADDR_FIELD                 _MK_FIELD_CONST(0x3fff, VRAM_REQUEST_ADDR_SHIFT)
#define VRAM_REQUEST_ADDR_RANGE                 _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(0)
#define VRAM_REQUEST_ADDR_ROW                   0

#define VRAM_REQUEST_RW_SHIFT                   _MK_SHIFT_CONST(14)
#define VRAM_REQUEST_RW_FIELD                   _MK_FIELD_CONST(0x1, VRAM_REQUEST_RW_SHIFT)
#define VRAM_REQUEST_RW_RANGE                   _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(14)
#define VRAM_REQUEST_RW_ROW                     0
#define VRAM_REQUEST_RW_READ                    _MK_ENUM_CONST(0)
#define VRAM_REQUEST_RW_WRITE                   _MK_ENUM_CONST(1)

#define VRAM_REQUEST_BURST_SHIFT                        _MK_SHIFT_CONST(15)
#define VRAM_REQUEST_BURST_FIELD                        _MK_FIELD_CONST(0x1, VRAM_REQUEST_BURST_SHIFT)
#define VRAM_REQUEST_BURST_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define VRAM_REQUEST_BURST_ROW                  0

#define VRAM_REQUEST_BE_SHIFT                   _MK_SHIFT_CONST(16)
#define VRAM_REQUEST_BE_FIELD                   _MK_FIELD_CONST(0xf, VRAM_REQUEST_BE_SHIFT)
#define VRAM_REQUEST_BE_RANGE                   _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(16)
#define VRAM_REQUEST_BE_ROW                     0


// Packet VRAM_DATA
#define VRAM_DATA_SIZE 32

#define VRAM_DATA_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define VRAM_DATA_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, VRAM_DATA_DATA_SHIFT)
#define VRAM_DATA_DATA_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define VRAM_DATA_DATA_ROW                      0

#define VRAM_DATA_DATA3_SHIFT                   _MK_SHIFT_CONST(0)
#define VRAM_DATA_DATA3_FIELD                   _MK_FIELD_CONST(0xff, VRAM_DATA_DATA3_SHIFT)
#define VRAM_DATA_DATA3_RANGE                   _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define VRAM_DATA_DATA3_ROW                     0

#define VRAM_DATA_DATA2_SHIFT                   _MK_SHIFT_CONST(8)
#define VRAM_DATA_DATA2_FIELD                   _MK_FIELD_CONST(0xff, VRAM_DATA_DATA2_SHIFT)
#define VRAM_DATA_DATA2_RANGE                   _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define VRAM_DATA_DATA2_ROW                     0

#define VRAM_DATA_DATA1_SHIFT                   _MK_SHIFT_CONST(16)
#define VRAM_DATA_DATA1_FIELD                   _MK_FIELD_CONST(0xff, VRAM_DATA_DATA1_SHIFT)
#define VRAM_DATA_DATA1_RANGE                   _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define VRAM_DATA_DATA1_ROW                     0

#define VRAM_DATA_DATA0_SHIFT                   _MK_SHIFT_CONST(24)
#define VRAM_DATA_DATA0_FIELD                   _MK_FIELD_CONST(0xff, VRAM_DATA_DATA0_SHIFT)
#define VRAM_DATA_DATA0_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(24)
#define VRAM_DATA_DATA0_ROW                     0


// Packet UCQ_REQUEST
#define UCQ_REQUEST_SIZE 34

#define UCQ_REQUEST_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define UCQ_REQUEST_ADDR_FIELD                  _MK_FIELD_CONST(0xffffffff, UCQ_REQUEST_ADDR_SHIFT)
#define UCQ_REQUEST_ADDR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define UCQ_REQUEST_ADDR_ROW                    0

#define UCQ_REQUEST_RW_SHIFT                    _MK_SHIFT_CONST(32)
#define UCQ_REQUEST_RW_FIELD                    _MK_FIELD_CONST(0x1, UCQ_REQUEST_RW_SHIFT)
#define UCQ_REQUEST_RW_RANGE                    _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define UCQ_REQUEST_RW_ROW                      0
#define UCQ_REQUEST_RW_READ                     _MK_ENUM_CONST(0)
#define UCQ_REQUEST_RW_WRITE                    _MK_ENUM_CONST(1)

#define UCQ_REQUEST_BURST_SHIFT                 _MK_SHIFT_CONST(33)
#define UCQ_REQUEST_BURST_FIELD                 _MK_FIELD_CONST(0x1, UCQ_REQUEST_BURST_SHIFT)
#define UCQ_REQUEST_BURST_RANGE                 _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(33)
#define UCQ_REQUEST_BURST_ROW                   0


// Packet UCQ_DATA
#define UCQ_DATA_SIZE 32

#define UCQ_DATA_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define UCQ_DATA_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, UCQ_DATA_DATA_SHIFT)
#define UCQ_DATA_DATA_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define UCQ_DATA_DATA_ROW                       0


// Packet XBAR_REQ_FIFO_PKT
#define XBAR_REQ_FIFO_PKT_SIZE 24

#define XBAR_REQ_FIFO_PKT_MASTER_SHIFT                  _MK_SHIFT_CONST(21)
#define XBAR_REQ_FIFO_PKT_MASTER_FIELD                  _MK_FIELD_CONST(0x7, XBAR_REQ_FIFO_PKT_MASTER_SHIFT)
#define XBAR_REQ_FIFO_PKT_MASTER_RANGE                  _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(21)
#define XBAR_REQ_FIFO_PKT_MASTER_ROW                    0
#define XBAR_REQ_FIFO_PKT_MASTER_BSEV                   _MK_ENUM_CONST(2)
#define XBAR_REQ_FIFO_PKT_MASTER_BSEV_CMDQ                      _MK_ENUM_CONST(3)
#define XBAR_REQ_FIFO_PKT_MASTER_MBE_CMDQ                       _MK_ENUM_CONST(4)

#define XBAR_REQ_FIFO_PKT_SIZE_SHIFT                    _MK_SHIFT_CONST(17)
#define XBAR_REQ_FIFO_PKT_SIZE_FIELD                    _MK_FIELD_CONST(0xf, XBAR_REQ_FIFO_PKT_SIZE_SHIFT)
#define XBAR_REQ_FIFO_PKT_SIZE_RANGE                    _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(17)
#define XBAR_REQ_FIFO_PKT_SIZE_ROW                      0

#define XBAR_REQ_FIFO_PKT_ADDR_SHIFT                    _MK_SHIFT_CONST(1)
#define XBAR_REQ_FIFO_PKT_ADDR_FIELD                    _MK_FIELD_CONST(0xffff, XBAR_REQ_FIFO_PKT_ADDR_SHIFT)
#define XBAR_REQ_FIFO_PKT_ADDR_RANGE                    _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(1)
#define XBAR_REQ_FIFO_PKT_ADDR_ROW                      0

#define XBAR_REQ_FIFO_PKT_RW_SHIFT                      _MK_SHIFT_CONST(0)
#define XBAR_REQ_FIFO_PKT_RW_FIELD                      _MK_FIELD_CONST(0x1, XBAR_REQ_FIFO_PKT_RW_SHIFT)
#define XBAR_REQ_FIFO_PKT_RW_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define XBAR_REQ_FIFO_PKT_RW_ROW                        0
#define XBAR_REQ_FIFO_PKT_RW_READ                       _MK_ENUM_CONST(0)
#define XBAR_REQ_FIFO_PKT_RW_WRITE                      _MK_ENUM_CONST(1)


// Packet XBAR_RDATA_FIFO_PKT
#define XBAR_RDATA_FIFO_PKT_SIZE 35

#define XBAR_RDATA_FIFO_PKT_MASTER_SHIFT                        _MK_SHIFT_CONST(32)
#define XBAR_RDATA_FIFO_PKT_MASTER_FIELD                        _MK_FIELD_CONST(0x7, XBAR_RDATA_FIFO_PKT_MASTER_SHIFT)
#define XBAR_RDATA_FIFO_PKT_MASTER_RANGE                        _MK_SHIFT_CONST(34):_MK_SHIFT_CONST(32)
#define XBAR_RDATA_FIFO_PKT_MASTER_ROW                  0
#define XBAR_RDATA_FIFO_PKT_MASTER_BSEV                 _MK_ENUM_CONST(2)
#define XBAR_RDATA_FIFO_PKT_MASTER_BSEV_CMDQ                    _MK_ENUM_CONST(3)
#define XBAR_RDATA_FIFO_PKT_MASTER_MBE_CMDQ                     _MK_ENUM_CONST(4)

#define XBAR_RDATA_FIFO_PKT_DATA_SHIFT                  _MK_SHIFT_CONST(0)
#define XBAR_RDATA_FIFO_PKT_DATA_FIELD                  _MK_FIELD_CONST(0xffffffff, XBAR_RDATA_FIFO_PKT_DATA_SHIFT)
#define XBAR_RDATA_FIFO_PKT_DATA_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define XBAR_RDATA_FIFO_PKT_DATA_ROW                    0


// Packet XBAR_WDATA_FIFO_PKT
#define XBAR_WDATA_FIFO_PKT_SIZE 32

#define XBAR_WDATA_FIFO_PKT_DATA_SHIFT                  _MK_SHIFT_CONST(0)
#define XBAR_WDATA_FIFO_PKT_DATA_FIELD                  _MK_FIELD_CONST(0xffffffff, XBAR_WDATA_FIFO_PKT_DATA_SHIFT)
#define XBAR_WDATA_FIFO_PKT_DATA_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define XBAR_WDATA_FIFO_PKT_DATA_ROW                    0


// Packet TFE_PARAM
#define TFE_PARAM_SIZE 24

#define TFE_PARAM_TTYPE_SHIFT                   _MK_SHIFT_CONST(0)
#define TFE_PARAM_TTYPE_FIELD                   _MK_FIELD_CONST(0x3, TFE_PARAM_TTYPE_SHIFT)
#define TFE_PARAM_TTYPE_RANGE                   _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define TFE_PARAM_TTYPE_ROW                     0
#define TFE_PARAM_TTYPE_T8x8                    _MK_ENUM_CONST(0)
#define TFE_PARAM_TTYPE_T8x4                    _MK_ENUM_CONST(1)
#define TFE_PARAM_TTYPE_T4x8                    _MK_ENUM_CONST(2)
#define TFE_PARAM_TTYPE_T4x4                    _MK_ENUM_CONST(3)

#define TFE_PARAM_BTYPE_SHIFT                   _MK_SHIFT_CONST(2)
#define TFE_PARAM_BTYPE_FIELD                   _MK_FIELD_CONST(0x3, TFE_PARAM_BTYPE_SHIFT)
#define TFE_PARAM_BTYPE_RANGE                   _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(2)
#define TFE_PARAM_BTYPE_ROW                     0
#define TFE_PARAM_BTYPE_NORMAL                  _MK_ENUM_CONST(0)
#define TFE_PARAM_BTYPE_I_PCM                   _MK_ENUM_CONST(1)
#define TFE_PARAM_BTYPE_MPEG4_INTRA                     _MK_ENUM_CONST(2)
#define TFE_PARAM_BTYPE_MPEG4_INTER                     _MK_ENUM_CONST(3)
#define TFE_PARAM_BTYPE_MPEG2_INTRA                     _MK_ENUM_CONST(2)
#define TFE_PARAM_BTYPE_MPEG2_INTER                     _MK_ENUM_CONST(3)
#define TFE_PARAM_BTYPE_MPEG1_INTRA                     _MK_ENUM_CONST(2)
#define TFE_PARAM_BTYPE_MPEG1_INTER                     _MK_ENUM_CONST(3)

#define TFE_PARAM_CBP_SHIFT                     _MK_SHIFT_CONST(4)
#define TFE_PARAM_CBP_FIELD                     _MK_FIELD_CONST(0xf, TFE_PARAM_CBP_SHIFT)
#define TFE_PARAM_CBP_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(4)
#define TFE_PARAM_CBP_ROW                       0

#define TFE_PARAM_ZERO_MASK_SHIFT                       _MK_SHIFT_CONST(8)
#define TFE_PARAM_ZERO_MASK_FIELD                       _MK_FIELD_CONST(0xffff, TFE_PARAM_ZERO_MASK_SHIFT)
#define TFE_PARAM_ZERO_MASK_RANGE                       _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(8)
#define TFE_PARAM_ZERO_MASK_ROW                 0


// Packet TFE_COEF
#define TFE_COEF_SIZE 64

#define TFE_COEF_COEFF3_SHIFT                   _MK_SHIFT_CONST(0)
#define TFE_COEF_COEFF3_FIELD                   _MK_FIELD_CONST(0xffff, TFE_COEF_COEFF3_SHIFT)
#define TFE_COEF_COEFF3_RANGE                   _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define TFE_COEF_COEFF3_ROW                     0

#define TFE_COEF_COEFF2_SHIFT                   _MK_SHIFT_CONST(16)
#define TFE_COEF_COEFF2_FIELD                   _MK_FIELD_CONST(0xffff, TFE_COEF_COEFF2_SHIFT)
#define TFE_COEF_COEFF2_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(16)
#define TFE_COEF_COEFF2_ROW                     0

#define TFE_COEF_COEFF1_SHIFT                   _MK_SHIFT_CONST(32)
#define TFE_COEF_COEFF1_FIELD                   _MK_FIELD_CONST(0xffff, TFE_COEF_COEFF1_SHIFT)
#define TFE_COEF_COEFF1_RANGE                   _MK_SHIFT_CONST(47):_MK_SHIFT_CONST(32)
#define TFE_COEF_COEFF1_ROW                     0

#define TFE_COEF_COEFF0_SHIFT                   _MK_SHIFT_CONST(48)
#define TFE_COEF_COEFF0_FIELD                   _MK_FIELD_CONST(0xffff, TFE_COEF_COEFF0_SHIFT)
#define TFE_COEF_COEFF0_RANGE                   _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(48)
#define TFE_COEF_COEFF0_ROW                     0

#define TFE_COEF_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define TFE_COEF_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, TFE_COEF_DATA_SHIFT)
#define TFE_COEF_DATA_RANGE                     _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(0)
#define TFE_COEF_DATA_ROW                       0


// Packet TFE_ENC_COEF
#define TFE_ENC_COEF_SIZE 33

#define TFE_ENC_COEF_COEFF1_SHIFT                       _MK_SHIFT_CONST(0)
#define TFE_ENC_COEF_COEFF1_FIELD                       _MK_FIELD_CONST(0xffff, TFE_ENC_COEF_COEFF1_SHIFT)
#define TFE_ENC_COEF_COEFF1_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define TFE_ENC_COEF_COEFF1_ROW                 0

#define TFE_ENC_COEF_COEFF0_SHIFT                       _MK_SHIFT_CONST(16)
#define TFE_ENC_COEF_COEFF0_FIELD                       _MK_FIELD_CONST(0xffff, TFE_ENC_COEF_COEFF0_SHIFT)
#define TFE_ENC_COEF_COEFF0_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(16)
#define TFE_ENC_COEF_COEFF0_ROW                 0

#define TFE_ENC_COEF_COEFF_SHIFT                        _MK_SHIFT_CONST(0)
#define TFE_ENC_COEF_COEFF_FIELD                        _MK_FIELD_CONST(0xffffffff, TFE_ENC_COEF_COEFF_SHIFT)
#define TFE_ENC_COEF_COEFF_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define TFE_ENC_COEF_COEFF_ROW                  0

#define TFE_ENC_COEF_POSITION_SHIFT                     _MK_SHIFT_CONST(32)
#define TFE_ENC_COEF_POSITION_FIELD                     _MK_FIELD_CONST(0x1, TFE_ENC_COEF_POSITION_SHIFT)
#define TFE_ENC_COEF_POSITION_RANGE                     _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define TFE_ENC_COEF_POSITION_ROW                       0
#define TFE_ENC_COEF_POSITION_LO                        _MK_ENUM_CONST(0)
#define TFE_ENC_COEF_POSITION_HI                        _MK_ENUM_CONST(1)


// Packet TFE_ADDR
#define TFE_ADDR_SIZE 4

#define TFE_ADDR_ADDR_SHIFT                     _MK_SHIFT_CONST(0)
#define TFE_ADDR_ADDR_FIELD                     _MK_FIELD_CONST(0xf, TFE_ADDR_ADDR_SHIFT)
#define TFE_ADDR_ADDR_RANGE                     _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(0)
#define TFE_ADDR_ADDR_ROW                       0


// Packet TFE_REQUEST
#define TFE_REQUEST_SIZE 1

#define TFE_REQUEST_TYPE_SHIFT                  _MK_SHIFT_CONST(0)
#define TFE_REQUEST_TYPE_FIELD                  _MK_FIELD_CONST(0x1, TFE_REQUEST_TYPE_SHIFT)
#define TFE_REQUEST_TYPE_RANGE                  _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define TFE_REQUEST_TYPE_ROW                    0
#define TFE_REQUEST_TYPE_SET                    _MK_ENUM_CONST(0)
#define TFE_REQUEST_TYPE_CLEAR                  _MK_ENUM_CONST(1)


// Packet DMA_CMD_REQUEST
#define DMA_CMD_REQUEST_SIZE 74

#define DMA_CMD_REQUEST_Y_POS_SHIFT                     _MK_SHIFT_CONST(0)
#define DMA_CMD_REQUEST_Y_POS_FIELD                     _MK_FIELD_CONST(0x3fff, DMA_CMD_REQUEST_Y_POS_SHIFT)
#define DMA_CMD_REQUEST_Y_POS_RANGE                     _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(0)
#define DMA_CMD_REQUEST_Y_POS_ROW                       0

#define DMA_CMD_REQUEST_X_POS_SHIFT                     _MK_SHIFT_CONST(14)
#define DMA_CMD_REQUEST_X_POS_FIELD                     _MK_FIELD_CONST(0x3fff, DMA_CMD_REQUEST_X_POS_SHIFT)
#define DMA_CMD_REQUEST_X_POS_RANGE                     _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(14)
#define DMA_CMD_REQUEST_X_POS_ROW                       0

#define DMA_CMD_REQUEST_FIRST_MB_FRM_SHIFT                      _MK_SHIFT_CONST(28)
#define DMA_CMD_REQUEST_FIRST_MB_FRM_FIELD                      _MK_FIELD_CONST(0x1, DMA_CMD_REQUEST_FIRST_MB_FRM_SHIFT)
#define DMA_CMD_REQUEST_FIRST_MB_FRM_RANGE                      _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define DMA_CMD_REQUEST_FIRST_MB_FRM_ROW                        0

#define DMA_CMD_REQUEST_PICTURE_MODE_SHIFT                      _MK_SHIFT_CONST(29)
#define DMA_CMD_REQUEST_PICTURE_MODE_FIELD                      _MK_FIELD_CONST(0x1, DMA_CMD_REQUEST_PICTURE_MODE_SHIFT)
#define DMA_CMD_REQUEST_PICTURE_MODE_RANGE                      _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define DMA_CMD_REQUEST_PICTURE_MODE_ROW                        0
#define DMA_CMD_REQUEST_PICTURE_MODE_FRAME_PICTURE                      _MK_ENUM_CONST(0)
#define DMA_CMD_REQUEST_PICTURE_MODE_FIELD_PICTURE                      _MK_ENUM_CONST(1)

#define DMA_CMD_REQUEST_Y_SIZE_SHIFT                    _MK_SHIFT_CONST(30)
#define DMA_CMD_REQUEST_Y_SIZE_FIELD                    _MK_FIELD_CONST(0x7ff, DMA_CMD_REQUEST_Y_SIZE_SHIFT)
#define DMA_CMD_REQUEST_Y_SIZE_RANGE                    _MK_SHIFT_CONST(40):_MK_SHIFT_CONST(30)
#define DMA_CMD_REQUEST_Y_SIZE_ROW                      0

#define DMA_CMD_REQUEST_X_SIZE_SHIFT                    _MK_SHIFT_CONST(41)
#define DMA_CMD_REQUEST_X_SIZE_FIELD                    _MK_FIELD_CONST(0x7ff, DMA_CMD_REQUEST_X_SIZE_SHIFT)
#define DMA_CMD_REQUEST_X_SIZE_RANGE                    _MK_SHIFT_CONST(51):_MK_SHIFT_CONST(41)
#define DMA_CMD_REQUEST_X_SIZE_ROW                      0

#define DMA_CMD_REQUEST_SYNC_TOKEN_INT_ENB_SHIFT                        _MK_SHIFT_CONST(52)
#define DMA_CMD_REQUEST_SYNC_TOKEN_INT_ENB_FIELD                        _MK_FIELD_CONST(0x1, DMA_CMD_REQUEST_SYNC_TOKEN_INT_ENB_SHIFT)
#define DMA_CMD_REQUEST_SYNC_TOKEN_INT_ENB_RANGE                        _MK_SHIFT_CONST(52):_MK_SHIFT_CONST(52)
#define DMA_CMD_REQUEST_SYNC_TOKEN_INT_ENB_ROW                  0

#define DMA_CMD_REQUEST_COLOR_COMP_SHIFT                        _MK_SHIFT_CONST(53)
#define DMA_CMD_REQUEST_COLOR_COMP_FIELD                        _MK_FIELD_CONST(0x3, DMA_CMD_REQUEST_COLOR_COMP_SHIFT)
#define DMA_CMD_REQUEST_COLOR_COMP_RANGE                        _MK_SHIFT_CONST(54):_MK_SHIFT_CONST(53)
#define DMA_CMD_REQUEST_COLOR_COMP_ROW                  0
#define DMA_CMD_REQUEST_COLOR_COMP_Y                    _MK_ENUM_CONST(0)
#define DMA_CMD_REQUEST_COLOR_COMP_U                    _MK_ENUM_CONST(1)
#define DMA_CMD_REQUEST_COLOR_COMP_V                    _MK_ENUM_CONST(2)
#define DMA_CMD_REQUEST_COLOR_COMP_ALL                  _MK_ENUM_CONST(3)

#define DMA_CMD_REQUEST_FRAME_ID_SHIFT                  _MK_SHIFT_CONST(55)
#define DMA_CMD_REQUEST_FRAME_ID_FIELD                  _MK_FIELD_CONST(0x1f, DMA_CMD_REQUEST_FRAME_ID_SHIFT)
#define DMA_CMD_REQUEST_FRAME_ID_RANGE                  _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(55)
#define DMA_CMD_REQUEST_FRAME_ID_ROW                    0

#define DMA_CMD_REQUEST_MEM_CLASS_SHIFT                 _MK_SHIFT_CONST(60)
#define DMA_CMD_REQUEST_MEM_CLASS_FIELD                 _MK_FIELD_CONST(0x3, DMA_CMD_REQUEST_MEM_CLASS_SHIFT)
#define DMA_CMD_REQUEST_MEM_CLASS_RANGE                 _MK_SHIFT_CONST(61):_MK_SHIFT_CONST(60)
#define DMA_CMD_REQUEST_MEM_CLASS_ROW                   0
#define DMA_CMD_REQUEST_MEM_CLASS_MRB                   _MK_ENUM_CONST(0)
#define DMA_CMD_REQUEST_MEM_CLASS_MCE                   _MK_ENUM_CONST(1)
#define DMA_CMD_REQUEST_MEM_CLASS_PPE                   _MK_ENUM_CONST(2)
#define DMA_CMD_REQUEST_MEM_CLASS_PPB                   _MK_ENUM_CONST(3)

#define DMA_CMD_REQUEST_BUF_ID_1_SHIFT                  _MK_SHIFT_CONST(62)
#define DMA_CMD_REQUEST_BUF_ID_1_FIELD                  _MK_FIELD_CONST(0x7, DMA_CMD_REQUEST_BUF_ID_1_SHIFT)
#define DMA_CMD_REQUEST_BUF_ID_1_RANGE                  _MK_SHIFT_CONST(64):_MK_SHIFT_CONST(62)
#define DMA_CMD_REQUEST_BUF_ID_1_ROW                    0

#define DMA_CMD_REQUEST_OFFSET_SHIFT                    _MK_SHIFT_CONST(65)
#define DMA_CMD_REQUEST_OFFSET_FIELD                    _MK_FIELD_CONST(0xff, DMA_CMD_REQUEST_OFFSET_SHIFT)
#define DMA_CMD_REQUEST_OFFSET_RANGE                    _MK_SHIFT_CONST(72):_MK_SHIFT_CONST(65)
#define DMA_CMD_REQUEST_OFFSET_ROW                      0

#define DMA_CMD_REQUEST_RW_SHIFT                        _MK_SHIFT_CONST(73)
#define DMA_CMD_REQUEST_RW_FIELD                        _MK_FIELD_CONST(0x1, DMA_CMD_REQUEST_RW_SHIFT)
#define DMA_CMD_REQUEST_RW_RANGE                        _MK_SHIFT_CONST(73):_MK_SHIFT_CONST(73)
#define DMA_CMD_REQUEST_RW_ROW                  0
#define DMA_CMD_REQUEST_RW_READ                 _MK_ENUM_CONST(0)
#define DMA_CMD_REQUEST_RW_WRITE                        _MK_ENUM_CONST(1)


// Packet DMA_DATA
#define DMA_DATA_SIZE 32

#define DMA_DATA_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define DMA_DATA_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, DMA_DATA_DATA_SHIFT)
#define DMA_DATA_DATA_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define DMA_DATA_DATA_ROW                       0

#define DMA_DATA_DATA3_SHIFT                    _MK_SHIFT_CONST(0)
#define DMA_DATA_DATA3_FIELD                    _MK_FIELD_CONST(0xff, DMA_DATA_DATA3_SHIFT)
#define DMA_DATA_DATA3_RANGE                    _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define DMA_DATA_DATA3_ROW                      0

#define DMA_DATA_DATA2_SHIFT                    _MK_SHIFT_CONST(8)
#define DMA_DATA_DATA2_FIELD                    _MK_FIELD_CONST(0xff, DMA_DATA_DATA2_SHIFT)
#define DMA_DATA_DATA2_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define DMA_DATA_DATA2_ROW                      0

#define DMA_DATA_DATA1_SHIFT                    _MK_SHIFT_CONST(16)
#define DMA_DATA_DATA1_FIELD                    _MK_FIELD_CONST(0xff, DMA_DATA_DATA1_SHIFT)
#define DMA_DATA_DATA1_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define DMA_DATA_DATA1_ROW                      0

#define DMA_DATA_DATA0_SHIFT                    _MK_SHIFT_CONST(24)
#define DMA_DATA_DATA0_FIELD                    _MK_FIELD_CONST(0xff, DMA_DATA_DATA0_SHIFT)
#define DMA_DATA_DATA0_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(24)
#define DMA_DATA_DATA0_ROW                      0


// Packet DMA_MCE_WRITE_REQUEST
#define DMA_MCE_WRITE_REQUEST_SIZE 44

#define DMA_MCE_WRITE_REQUEST_ADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define DMA_MCE_WRITE_REQUEST_ADDR_FIELD                        _MK_FIELD_CONST(0xff, DMA_MCE_WRITE_REQUEST_ADDR_SHIFT)
#define DMA_MCE_WRITE_REQUEST_ADDR_RANGE                        _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define DMA_MCE_WRITE_REQUEST_ADDR_ROW                  0

#define DMA_MCE_WRITE_REQUEST_BUF_SEL_SHIFT                     _MK_SHIFT_CONST(8)
#define DMA_MCE_WRITE_REQUEST_BUF_SEL_FIELD                     _MK_FIELD_CONST(0x7, DMA_MCE_WRITE_REQUEST_BUF_SEL_SHIFT)
#define DMA_MCE_WRITE_REQUEST_BUF_SEL_RANGE                     _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(8)
#define DMA_MCE_WRITE_REQUEST_BUF_SEL_ROW                       0

#define DMA_MCE_WRITE_REQUEST_DATA_SHIFT                        _MK_SHIFT_CONST(11)
#define DMA_MCE_WRITE_REQUEST_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, DMA_MCE_WRITE_REQUEST_DATA_SHIFT)
#define DMA_MCE_WRITE_REQUEST_DATA_RANGE                        _MK_SHIFT_CONST(42):_MK_SHIFT_CONST(11)
#define DMA_MCE_WRITE_REQUEST_DATA_ROW                  0

#define DMA_MCE_WRITE_REQUEST_DATA3_SHIFT                       _MK_SHIFT_CONST(11)
#define DMA_MCE_WRITE_REQUEST_DATA3_FIELD                       _MK_FIELD_CONST(0xff, DMA_MCE_WRITE_REQUEST_DATA3_SHIFT)
#define DMA_MCE_WRITE_REQUEST_DATA3_RANGE                       _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(11)
#define DMA_MCE_WRITE_REQUEST_DATA3_ROW                 0

#define DMA_MCE_WRITE_REQUEST_DATA2_SHIFT                       _MK_SHIFT_CONST(19)
#define DMA_MCE_WRITE_REQUEST_DATA2_FIELD                       _MK_FIELD_CONST(0xff, DMA_MCE_WRITE_REQUEST_DATA2_SHIFT)
#define DMA_MCE_WRITE_REQUEST_DATA2_RANGE                       _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(19)
#define DMA_MCE_WRITE_REQUEST_DATA2_ROW                 0

#define DMA_MCE_WRITE_REQUEST_DATA1_SHIFT                       _MK_SHIFT_CONST(27)
#define DMA_MCE_WRITE_REQUEST_DATA1_FIELD                       _MK_FIELD_CONST(0xff, DMA_MCE_WRITE_REQUEST_DATA1_SHIFT)
#define DMA_MCE_WRITE_REQUEST_DATA1_RANGE                       _MK_SHIFT_CONST(34):_MK_SHIFT_CONST(27)
#define DMA_MCE_WRITE_REQUEST_DATA1_ROW                 0

#define DMA_MCE_WRITE_REQUEST_DATA0_SHIFT                       _MK_SHIFT_CONST(35)
#define DMA_MCE_WRITE_REQUEST_DATA0_FIELD                       _MK_FIELD_CONST(0xff, DMA_MCE_WRITE_REQUEST_DATA0_SHIFT)
#define DMA_MCE_WRITE_REQUEST_DATA0_RANGE                       _MK_SHIFT_CONST(42):_MK_SHIFT_CONST(35)
#define DMA_MCE_WRITE_REQUEST_DATA0_ROW                 0

#define DMA_MCE_WRITE_REQUEST_LAST_SHIFT                        _MK_SHIFT_CONST(43)
#define DMA_MCE_WRITE_REQUEST_LAST_FIELD                        _MK_FIELD_CONST(0x1, DMA_MCE_WRITE_REQUEST_LAST_SHIFT)
#define DMA_MCE_WRITE_REQUEST_LAST_RANGE                        _MK_SHIFT_CONST(43):_MK_SHIFT_CONST(43)
#define DMA_MCE_WRITE_REQUEST_LAST_ROW                  0


// Packet DMA_PPE_READ_REQUEST
#define DMA_PPE_READ_REQUEST_SIZE 12

#define DMA_PPE_READ_REQUEST_ADDR_SHIFT                 _MK_SHIFT_CONST(0)
#define DMA_PPE_READ_REQUEST_ADDR_FIELD                 _MK_FIELD_CONST(0xff, DMA_PPE_READ_REQUEST_ADDR_SHIFT)
#define DMA_PPE_READ_REQUEST_ADDR_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define DMA_PPE_READ_REQUEST_ADDR_ROW                   0

#define DMA_PPE_READ_REQUEST_BUF_SEL_SHIFT                      _MK_SHIFT_CONST(8)
#define DMA_PPE_READ_REQUEST_BUF_SEL_FIELD                      _MK_FIELD_CONST(0x7, DMA_PPE_READ_REQUEST_BUF_SEL_SHIFT)
#define DMA_PPE_READ_REQUEST_BUF_SEL_RANGE                      _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(8)
#define DMA_PPE_READ_REQUEST_BUF_SEL_ROW                        0

#define DMA_PPE_READ_REQUEST_LAST_SHIFT                 _MK_SHIFT_CONST(11)
#define DMA_PPE_READ_REQUEST_LAST_FIELD                 _MK_FIELD_CONST(0x1, DMA_PPE_READ_REQUEST_LAST_SHIFT)
#define DMA_PPE_READ_REQUEST_LAST_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(11)
#define DMA_PPE_READ_REQUEST_LAST_ROW                   0


// Packet DMA_PPE_WRITE_REQUEST
#define DMA_PPE_WRITE_REQUEST_SIZE 44

#define DMA_PPE_WRITE_REQUEST_ADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define DMA_PPE_WRITE_REQUEST_ADDR_FIELD                        _MK_FIELD_CONST(0xff, DMA_PPE_WRITE_REQUEST_ADDR_SHIFT)
#define DMA_PPE_WRITE_REQUEST_ADDR_RANGE                        _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define DMA_PPE_WRITE_REQUEST_ADDR_ROW                  0

#define DMA_PPE_WRITE_REQUEST_BUF_SEL_SHIFT                     _MK_SHIFT_CONST(8)
#define DMA_PPE_WRITE_REQUEST_BUF_SEL_FIELD                     _MK_FIELD_CONST(0x7, DMA_PPE_WRITE_REQUEST_BUF_SEL_SHIFT)
#define DMA_PPE_WRITE_REQUEST_BUF_SEL_RANGE                     _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(8)
#define DMA_PPE_WRITE_REQUEST_BUF_SEL_ROW                       0

#define DMA_PPE_WRITE_REQUEST_DATA_SHIFT                        _MK_SHIFT_CONST(11)
#define DMA_PPE_WRITE_REQUEST_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, DMA_PPE_WRITE_REQUEST_DATA_SHIFT)
#define DMA_PPE_WRITE_REQUEST_DATA_RANGE                        _MK_SHIFT_CONST(42):_MK_SHIFT_CONST(11)
#define DMA_PPE_WRITE_REQUEST_DATA_ROW                  0

#define DMA_PPE_WRITE_REQUEST_DATA3_SHIFT                       _MK_SHIFT_CONST(11)
#define DMA_PPE_WRITE_REQUEST_DATA3_FIELD                       _MK_FIELD_CONST(0xff, DMA_PPE_WRITE_REQUEST_DATA3_SHIFT)
#define DMA_PPE_WRITE_REQUEST_DATA3_RANGE                       _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(11)
#define DMA_PPE_WRITE_REQUEST_DATA3_ROW                 0

#define DMA_PPE_WRITE_REQUEST_DATA2_SHIFT                       _MK_SHIFT_CONST(19)
#define DMA_PPE_WRITE_REQUEST_DATA2_FIELD                       _MK_FIELD_CONST(0xff, DMA_PPE_WRITE_REQUEST_DATA2_SHIFT)
#define DMA_PPE_WRITE_REQUEST_DATA2_RANGE                       _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(19)
#define DMA_PPE_WRITE_REQUEST_DATA2_ROW                 0

#define DMA_PPE_WRITE_REQUEST_DATA1_SHIFT                       _MK_SHIFT_CONST(27)
#define DMA_PPE_WRITE_REQUEST_DATA1_FIELD                       _MK_FIELD_CONST(0xff, DMA_PPE_WRITE_REQUEST_DATA1_SHIFT)
#define DMA_PPE_WRITE_REQUEST_DATA1_RANGE                       _MK_SHIFT_CONST(34):_MK_SHIFT_CONST(27)
#define DMA_PPE_WRITE_REQUEST_DATA1_ROW                 0

#define DMA_PPE_WRITE_REQUEST_DATA0_SHIFT                       _MK_SHIFT_CONST(35)
#define DMA_PPE_WRITE_REQUEST_DATA0_FIELD                       _MK_FIELD_CONST(0xff, DMA_PPE_WRITE_REQUEST_DATA0_SHIFT)
#define DMA_PPE_WRITE_REQUEST_DATA0_RANGE                       _MK_SHIFT_CONST(42):_MK_SHIFT_CONST(35)
#define DMA_PPE_WRITE_REQUEST_DATA0_ROW                 0

#define DMA_PPE_WRITE_REQUEST_LAST_SHIFT                        _MK_SHIFT_CONST(43)
#define DMA_PPE_WRITE_REQUEST_LAST_FIELD                        _MK_FIELD_CONST(0x1, DMA_PPE_WRITE_REQUEST_LAST_SHIFT)
#define DMA_PPE_WRITE_REQUEST_LAST_RANGE                        _MK_SHIFT_CONST(43):_MK_SHIFT_CONST(43)
#define DMA_PPE_WRITE_REQUEST_LAST_ROW                  0


// Packet DMA_BUF_READ_REQUEST
#define DMA_BUF_READ_REQUEST_SIZE 12

#define DMA_BUF_READ_REQUEST_ADDR_SHIFT                 _MK_SHIFT_CONST(0)
#define DMA_BUF_READ_REQUEST_ADDR_FIELD                 _MK_FIELD_CONST(0x7f, DMA_BUF_READ_REQUEST_ADDR_SHIFT)
#define DMA_BUF_READ_REQUEST_ADDR_RANGE                 _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define DMA_BUF_READ_REQUEST_ADDR_ROW                   0

#define DMA_BUF_READ_REQUEST_BUF_SEL_SHIFT                      _MK_SHIFT_CONST(7)
#define DMA_BUF_READ_REQUEST_BUF_SEL_FIELD                      _MK_FIELD_CONST(0x7, DMA_BUF_READ_REQUEST_BUF_SEL_SHIFT)
#define DMA_BUF_READ_REQUEST_BUF_SEL_RANGE                      _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(7)
#define DMA_BUF_READ_REQUEST_BUF_SEL_ROW                        0

#define DMA_BUF_READ_REQUEST_BUF_TYPE_SHIFT                     _MK_SHIFT_CONST(10)
#define DMA_BUF_READ_REQUEST_BUF_TYPE_FIELD                     _MK_FIELD_CONST(0x1, DMA_BUF_READ_REQUEST_BUF_TYPE_SHIFT)
#define DMA_BUF_READ_REQUEST_BUF_TYPE_RANGE                     _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(10)
#define DMA_BUF_READ_REQUEST_BUF_TYPE_ROW                       0
#define DMA_BUF_READ_REQUEST_BUF_TYPE_NONE                      _MK_ENUM_CONST(0)
#define DMA_BUF_READ_REQUEST_BUF_TYPE_VC1                       _MK_ENUM_CONST(1)

#define DMA_BUF_READ_REQUEST_LAST_SHIFT                 _MK_SHIFT_CONST(11)
#define DMA_BUF_READ_REQUEST_LAST_FIELD                 _MK_FIELD_CONST(0x1, DMA_BUF_READ_REQUEST_LAST_SHIFT)
#define DMA_BUF_READ_REQUEST_LAST_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(11)
#define DMA_BUF_READ_REQUEST_LAST_ROW                   0


// Packet DMA_BUF_WRITE_REQUEST
#define DMA_BUF_WRITE_REQUEST_SIZE 42

#define DMA_BUF_WRITE_REQUEST_ADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define DMA_BUF_WRITE_REQUEST_ADDR_FIELD                        _MK_FIELD_CONST(0x7f, DMA_BUF_WRITE_REQUEST_ADDR_SHIFT)
#define DMA_BUF_WRITE_REQUEST_ADDR_RANGE                        _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define DMA_BUF_WRITE_REQUEST_ADDR_ROW                  0

#define DMA_BUF_WRITE_REQUEST_BUF_SEL_SHIFT                     _MK_SHIFT_CONST(7)
#define DMA_BUF_WRITE_REQUEST_BUF_SEL_FIELD                     _MK_FIELD_CONST(0x7, DMA_BUF_WRITE_REQUEST_BUF_SEL_SHIFT)
#define DMA_BUF_WRITE_REQUEST_BUF_SEL_RANGE                     _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(7)
#define DMA_BUF_WRITE_REQUEST_BUF_SEL_ROW                       0

#define DMA_BUF_WRITE_REQUEST_DATA_SHIFT                        _MK_SHIFT_CONST(10)
#define DMA_BUF_WRITE_REQUEST_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, DMA_BUF_WRITE_REQUEST_DATA_SHIFT)
#define DMA_BUF_WRITE_REQUEST_DATA_RANGE                        _MK_SHIFT_CONST(41):_MK_SHIFT_CONST(10)
#define DMA_BUF_WRITE_REQUEST_DATA_ROW                  0

#define DMA_BUF_WRITE_REQUEST_DATA3_SHIFT                       _MK_SHIFT_CONST(10)
#define DMA_BUF_WRITE_REQUEST_DATA3_FIELD                       _MK_FIELD_CONST(0xff, DMA_BUF_WRITE_REQUEST_DATA3_SHIFT)
#define DMA_BUF_WRITE_REQUEST_DATA3_RANGE                       _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(10)
#define DMA_BUF_WRITE_REQUEST_DATA3_ROW                 0

#define DMA_BUF_WRITE_REQUEST_DATA2_SHIFT                       _MK_SHIFT_CONST(18)
#define DMA_BUF_WRITE_REQUEST_DATA2_FIELD                       _MK_FIELD_CONST(0xff, DMA_BUF_WRITE_REQUEST_DATA2_SHIFT)
#define DMA_BUF_WRITE_REQUEST_DATA2_RANGE                       _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(18)
#define DMA_BUF_WRITE_REQUEST_DATA2_ROW                 0

#define DMA_BUF_WRITE_REQUEST_DATA1_SHIFT                       _MK_SHIFT_CONST(26)
#define DMA_BUF_WRITE_REQUEST_DATA1_FIELD                       _MK_FIELD_CONST(0xff, DMA_BUF_WRITE_REQUEST_DATA1_SHIFT)
#define DMA_BUF_WRITE_REQUEST_DATA1_RANGE                       _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(26)
#define DMA_BUF_WRITE_REQUEST_DATA1_ROW                 0

#define DMA_BUF_WRITE_REQUEST_DATA0_SHIFT                       _MK_SHIFT_CONST(34)
#define DMA_BUF_WRITE_REQUEST_DATA0_FIELD                       _MK_FIELD_CONST(0xff, DMA_BUF_WRITE_REQUEST_DATA0_SHIFT)
#define DMA_BUF_WRITE_REQUEST_DATA0_RANGE                       _MK_SHIFT_CONST(41):_MK_SHIFT_CONST(34)
#define DMA_BUF_WRITE_REQUEST_DATA0_ROW                 0


// Packet PPE_COMMAND
#define PPE_COMMAND_SIZE 32

#define PPE_COMMAND_OPCODE_SHIFT                        _MK_SHIFT_CONST(28)
#define PPE_COMMAND_OPCODE_FIELD                        _MK_FIELD_CONST(0xf, PPE_COMMAND_OPCODE_SHIFT)
#define PPE_COMMAND_OPCODE_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define PPE_COMMAND_OPCODE_ROW                  0

#define PPE_COMMAND_COMMAND_SHIFT                       _MK_SHIFT_CONST(0)
#define PPE_COMMAND_COMMAND_FIELD                       _MK_FIELD_CONST(0xfffffff, PPE_COMMAND_COMMAND_SHIFT)
#define PPE_COMMAND_COMMAND_RANGE                       _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(0)
#define PPE_COMMAND_COMMAND_ROW                 0


// Packet PPB_REQUEST
#define PPB_REQUEST_SIZE 1

#define PPB_REQUEST_TYPE_SHIFT                  _MK_SHIFT_CONST(0)
#define PPB_REQUEST_TYPE_FIELD                  _MK_FIELD_CONST(0x1, PPB_REQUEST_TYPE_SHIFT)
#define PPB_REQUEST_TYPE_RANGE                  _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define PPB_REQUEST_TYPE_ROW                    0
#define PPB_REQUEST_TYPE_SET                    _MK_ENUM_CONST(0)
#define PPB_REQUEST_TYPE_CLEAR                  _MK_ENUM_CONST(1)


// Packet PPB_ID
#define PPB_ID_SIZE 3

#define PPB_ID_ID_SHIFT                 _MK_SHIFT_CONST(0)
#define PPB_ID_ID_FIELD                 _MK_FIELD_CONST(0x7, PPB_ID_ID_SHIFT)
#define PPB_ID_ID_RANGE                 _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define PPB_ID_ID_ROW                   0


// Packet PPB_CLEAR_ID
#define PPB_CLEAR_ID_SIZE 4

#define PPB_CLEAR_ID_ID_SHIFT                   _MK_SHIFT_CONST(0)
#define PPB_CLEAR_ID_ID_FIELD                   _MK_FIELD_CONST(0x7, PPB_CLEAR_ID_ID_SHIFT)
#define PPB_CLEAR_ID_ID_RANGE                   _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define PPB_CLEAR_ID_ID_ROW                     0

#define PPB_CLEAR_ID_BUF_CLR_SHIFT                      _MK_SHIFT_CONST(3)
#define PPB_CLEAR_ID_BUF_CLR_FIELD                      _MK_FIELD_CONST(0x1, PPB_CLEAR_ID_BUF_CLR_SHIFT)
#define PPB_CLEAR_ID_BUF_CLR_RANGE                      _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define PPB_CLEAR_ID_BUF_CLR_ROW                        0


// Packet PPB_READ_REQUEST
#define PPB_READ_REQUEST_SIZE 10

#define PPB_READ_REQUEST_ADDR_SHIFT                     _MK_SHIFT_CONST(0)
#define PPB_READ_REQUEST_ADDR_FIELD                     _MK_FIELD_CONST(0x7f, PPB_READ_REQUEST_ADDR_SHIFT)
#define PPB_READ_REQUEST_ADDR_RANGE                     _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define PPB_READ_REQUEST_ADDR_ROW                       0

#define PPB_READ_REQUEST_ID_SHIFT                       _MK_SHIFT_CONST(7)
#define PPB_READ_REQUEST_ID_FIELD                       _MK_FIELD_CONST(0x7, PPB_READ_REQUEST_ID_SHIFT)
#define PPB_READ_REQUEST_ID_RANGE                       _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(7)
#define PPB_READ_REQUEST_ID_ROW                 0


// Packet PPB_MCE_WRITE_REQUEST
#define PPB_MCE_WRITE_REQUEST_SIZE 54

#define PPB_MCE_WRITE_REQUEST_ADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define PPB_MCE_WRITE_REQUEST_ADDR_FIELD                        _MK_FIELD_CONST(0x7f, PPB_MCE_WRITE_REQUEST_ADDR_SHIFT)
#define PPB_MCE_WRITE_REQUEST_ADDR_RANGE                        _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define PPB_MCE_WRITE_REQUEST_ADDR_ROW                  0

#define PPB_MCE_WRITE_REQUEST_ID_SHIFT                  _MK_SHIFT_CONST(7)
#define PPB_MCE_WRITE_REQUEST_ID_FIELD                  _MK_FIELD_CONST(0x7, PPB_MCE_WRITE_REQUEST_ID_SHIFT)
#define PPB_MCE_WRITE_REQUEST_ID_RANGE                  _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(7)
#define PPB_MCE_WRITE_REQUEST_ID_ROW                    0

#define PPB_MCE_WRITE_REQUEST_WE_SHIFT                  _MK_SHIFT_CONST(10)
#define PPB_MCE_WRITE_REQUEST_WE_FIELD                  _MK_FIELD_CONST(0xf, PPB_MCE_WRITE_REQUEST_WE_SHIFT)
#define PPB_MCE_WRITE_REQUEST_WE_RANGE                  _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(10)
#define PPB_MCE_WRITE_REQUEST_WE_ROW                    0

#define PPB_MCE_WRITE_REQUEST_DATA_SHIFT                        _MK_SHIFT_CONST(14)
#define PPB_MCE_WRITE_REQUEST_DATA_FIELD                        _MK_FIELD_CONST(0xff, PPB_MCE_WRITE_REQUEST_DATA_SHIFT)
#define PPB_MCE_WRITE_REQUEST_DATA_RANGE                        _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(14)
#define PPB_MCE_WRITE_REQUEST_DATA_ROW                  0

#define PPB_MCE_WRITE_REQUEST_DATA0_SHIFT                       _MK_SHIFT_CONST(44)
#define PPB_MCE_WRITE_REQUEST_DATA0_FIELD                       _MK_FIELD_CONST(0x3ff, PPB_MCE_WRITE_REQUEST_DATA0_SHIFT)
#define PPB_MCE_WRITE_REQUEST_DATA0_RANGE                       _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(44)
#define PPB_MCE_WRITE_REQUEST_DATA0_ROW                 0

#define PPB_MCE_WRITE_REQUEST_DATA1_SHIFT                       _MK_SHIFT_CONST(34)
#define PPB_MCE_WRITE_REQUEST_DATA1_FIELD                       _MK_FIELD_CONST(0x3ff, PPB_MCE_WRITE_REQUEST_DATA1_SHIFT)
#define PPB_MCE_WRITE_REQUEST_DATA1_RANGE                       _MK_SHIFT_CONST(43):_MK_SHIFT_CONST(34)
#define PPB_MCE_WRITE_REQUEST_DATA1_ROW                 0

#define PPB_MCE_WRITE_REQUEST_DATA2_SHIFT                       _MK_SHIFT_CONST(24)
#define PPB_MCE_WRITE_REQUEST_DATA2_FIELD                       _MK_FIELD_CONST(0x3ff, PPB_MCE_WRITE_REQUEST_DATA2_SHIFT)
#define PPB_MCE_WRITE_REQUEST_DATA2_RANGE                       _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(24)
#define PPB_MCE_WRITE_REQUEST_DATA2_ROW                 0

#define PPB_MCE_WRITE_REQUEST_DATA3_SHIFT                       _MK_SHIFT_CONST(14)
#define PPB_MCE_WRITE_REQUEST_DATA3_FIELD                       _MK_FIELD_CONST(0x3ff, PPB_MCE_WRITE_REQUEST_DATA3_SHIFT)
#define PPB_MCE_WRITE_REQUEST_DATA3_RANGE                       _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(14)
#define PPB_MCE_WRITE_REQUEST_DATA3_ROW                 0


// Packet PPB_LUMA_WRITE_REQUEST
#define PPB_LUMA_WRITE_REQUEST_SIZE 58

#define PPB_LUMA_WRITE_REQUEST_ADDR_SHIFT                       _MK_SHIFT_CONST(0)
#define PPB_LUMA_WRITE_REQUEST_ADDR_FIELD                       _MK_FIELD_CONST(0x7f, PPB_LUMA_WRITE_REQUEST_ADDR_SHIFT)
#define PPB_LUMA_WRITE_REQUEST_ADDR_RANGE                       _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define PPB_LUMA_WRITE_REQUEST_ADDR_ROW                 0

#define PPB_LUMA_WRITE_REQUEST_ID_SHIFT                 _MK_SHIFT_CONST(7)
#define PPB_LUMA_WRITE_REQUEST_ID_FIELD                 _MK_FIELD_CONST(0x7, PPB_LUMA_WRITE_REQUEST_ID_SHIFT)
#define PPB_LUMA_WRITE_REQUEST_ID_RANGE                 _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(7)
#define PPB_LUMA_WRITE_REQUEST_ID_ROW                   0

#define PPB_LUMA_WRITE_REQUEST_WE_SHIFT                 _MK_SHIFT_CONST(10)
#define PPB_LUMA_WRITE_REQUEST_WE_FIELD                 _MK_FIELD_CONST(0xf, PPB_LUMA_WRITE_REQUEST_WE_SHIFT)
#define PPB_LUMA_WRITE_REQUEST_WE_RANGE                 _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(10)
#define PPB_LUMA_WRITE_REQUEST_WE_ROW                   0

#define PPB_LUMA_WRITE_REQUEST_DATA_SHIFT                       _MK_SHIFT_CONST(14)
#define PPB_LUMA_WRITE_REQUEST_DATA_FIELD                       _MK_FIELD_CONST(0xfff, PPB_LUMA_WRITE_REQUEST_DATA_SHIFT)
#define PPB_LUMA_WRITE_REQUEST_DATA_RANGE                       _MK_SHIFT_CONST(57):_MK_SHIFT_CONST(14)
#define PPB_LUMA_WRITE_REQUEST_DATA_ROW                 0

#define PPB_LUMA_WRITE_REQUEST_DATA0_SHIFT                      _MK_SHIFT_CONST(47)
#define PPB_LUMA_WRITE_REQUEST_DATA0_FIELD                      _MK_FIELD_CONST(0x7ff, PPB_LUMA_WRITE_REQUEST_DATA0_SHIFT)
#define PPB_LUMA_WRITE_REQUEST_DATA0_RANGE                      _MK_SHIFT_CONST(57):_MK_SHIFT_CONST(47)
#define PPB_LUMA_WRITE_REQUEST_DATA0_ROW                        0

#define PPB_LUMA_WRITE_REQUEST_DATA1_SHIFT                      _MK_SHIFT_CONST(36)
#define PPB_LUMA_WRITE_REQUEST_DATA1_FIELD                      _MK_FIELD_CONST(0x7ff, PPB_LUMA_WRITE_REQUEST_DATA1_SHIFT)
#define PPB_LUMA_WRITE_REQUEST_DATA1_RANGE                      _MK_SHIFT_CONST(46):_MK_SHIFT_CONST(36)
#define PPB_LUMA_WRITE_REQUEST_DATA1_ROW                        0

#define PPB_LUMA_WRITE_REQUEST_DATA2_SHIFT                      _MK_SHIFT_CONST(25)
#define PPB_LUMA_WRITE_REQUEST_DATA2_FIELD                      _MK_FIELD_CONST(0x7ff, PPB_LUMA_WRITE_REQUEST_DATA2_SHIFT)
#define PPB_LUMA_WRITE_REQUEST_DATA2_RANGE                      _MK_SHIFT_CONST(35):_MK_SHIFT_CONST(25)
#define PPB_LUMA_WRITE_REQUEST_DATA2_ROW                        0

#define PPB_LUMA_WRITE_REQUEST_DATA3_SHIFT                      _MK_SHIFT_CONST(14)
#define PPB_LUMA_WRITE_REQUEST_DATA3_FIELD                      _MK_FIELD_CONST(0x7ff, PPB_LUMA_WRITE_REQUEST_DATA3_SHIFT)
#define PPB_LUMA_WRITE_REQUEST_DATA3_RANGE                      _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(14)
#define PPB_LUMA_WRITE_REQUEST_DATA3_ROW                        0


// Packet PPB_CHRO_READ_REQUEST
#define PPB_CHRO_READ_REQUEST_SIZE 8

#define PPB_CHRO_READ_REQUEST_ADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define PPB_CHRO_READ_REQUEST_ADDR_FIELD                        _MK_FIELD_CONST(0x1f, PPB_CHRO_READ_REQUEST_ADDR_SHIFT)
#define PPB_CHRO_READ_REQUEST_ADDR_RANGE                        _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define PPB_CHRO_READ_REQUEST_ADDR_ROW                  0

#define PPB_CHRO_READ_REQUEST_ID_SHIFT                  _MK_SHIFT_CONST(5)
#define PPB_CHRO_READ_REQUEST_ID_FIELD                  _MK_FIELD_CONST(0x7, PPB_CHRO_READ_REQUEST_ID_SHIFT)
#define PPB_CHRO_READ_REQUEST_ID_RANGE                  _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(5)
#define PPB_CHRO_READ_REQUEST_ID_ROW                    0


// Packet PPB_CHRO_WRITE_REQUEST
#define PPB_CHRO_WRITE_REQUEST_SIZE 56

#define PPB_CHRO_WRITE_REQUEST_ADDR_SHIFT                       _MK_SHIFT_CONST(0)
#define PPB_CHRO_WRITE_REQUEST_ADDR_FIELD                       _MK_FIELD_CONST(0x1f, PPB_CHRO_WRITE_REQUEST_ADDR_SHIFT)
#define PPB_CHRO_WRITE_REQUEST_ADDR_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define PPB_CHRO_WRITE_REQUEST_ADDR_ROW                 0

#define PPB_CHRO_WRITE_REQUEST_ID_SHIFT                 _MK_SHIFT_CONST(5)
#define PPB_CHRO_WRITE_REQUEST_ID_FIELD                 _MK_FIELD_CONST(0x7, PPB_CHRO_WRITE_REQUEST_ID_SHIFT)
#define PPB_CHRO_WRITE_REQUEST_ID_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(5)
#define PPB_CHRO_WRITE_REQUEST_ID_ROW                   0

#define PPB_CHRO_WRITE_REQUEST_WE_SHIFT                 _MK_SHIFT_CONST(8)
#define PPB_CHRO_WRITE_REQUEST_WE_FIELD                 _MK_FIELD_CONST(0xf, PPB_CHRO_WRITE_REQUEST_WE_SHIFT)
#define PPB_CHRO_WRITE_REQUEST_WE_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(8)
#define PPB_CHRO_WRITE_REQUEST_WE_ROW                   0

#define PPB_CHRO_WRITE_REQUEST_DATA_SHIFT                       _MK_SHIFT_CONST(12)
#define PPB_CHRO_WRITE_REQUEST_DATA_FIELD                       _MK_FIELD_CONST(0xfff, PPB_CHRO_WRITE_REQUEST_DATA_SHIFT)
#define PPB_CHRO_WRITE_REQUEST_DATA_RANGE                       _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(12)
#define PPB_CHRO_WRITE_REQUEST_DATA_ROW                 0

#define PPB_CHRO_WRITE_REQUEST_DATA0_SHIFT                      _MK_SHIFT_CONST(45)
#define PPB_CHRO_WRITE_REQUEST_DATA0_FIELD                      _MK_FIELD_CONST(0x7ff, PPB_CHRO_WRITE_REQUEST_DATA0_SHIFT)
#define PPB_CHRO_WRITE_REQUEST_DATA0_RANGE                      _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(45)
#define PPB_CHRO_WRITE_REQUEST_DATA0_ROW                        0

#define PPB_CHRO_WRITE_REQUEST_DATA1_SHIFT                      _MK_SHIFT_CONST(34)
#define PPB_CHRO_WRITE_REQUEST_DATA1_FIELD                      _MK_FIELD_CONST(0x7ff, PPB_CHRO_WRITE_REQUEST_DATA1_SHIFT)
#define PPB_CHRO_WRITE_REQUEST_DATA1_RANGE                      _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(34)
#define PPB_CHRO_WRITE_REQUEST_DATA1_ROW                        0

#define PPB_CHRO_WRITE_REQUEST_DATA2_SHIFT                      _MK_SHIFT_CONST(23)
#define PPB_CHRO_WRITE_REQUEST_DATA2_FIELD                      _MK_FIELD_CONST(0x7ff, PPB_CHRO_WRITE_REQUEST_DATA2_SHIFT)
#define PPB_CHRO_WRITE_REQUEST_DATA2_RANGE                      _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(23)
#define PPB_CHRO_WRITE_REQUEST_DATA2_ROW                        0

#define PPB_CHRO_WRITE_REQUEST_DATA3_SHIFT                      _MK_SHIFT_CONST(12)
#define PPB_CHRO_WRITE_REQUEST_DATA3_FIELD                      _MK_FIELD_CONST(0x7ff, PPB_CHRO_WRITE_REQUEST_DATA3_SHIFT)
#define PPB_CHRO_WRITE_REQUEST_DATA3_RANGE                      _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(12)
#define PPB_CHRO_WRITE_REQUEST_DATA3_ROW                        0


// Packet PPB_DATA
#define PPB_DATA_SIZE 44

#define PPB_DATA_DATA0_SHIFT                    _MK_SHIFT_CONST(33)
#define PPB_DATA_DATA0_FIELD                    _MK_FIELD_CONST(0x7ff, PPB_DATA_DATA0_SHIFT)
#define PPB_DATA_DATA0_RANGE                    _MK_SHIFT_CONST(43):_MK_SHIFT_CONST(33)
#define PPB_DATA_DATA0_ROW                      0

#define PPB_DATA_DATA1_SHIFT                    _MK_SHIFT_CONST(22)
#define PPB_DATA_DATA1_FIELD                    _MK_FIELD_CONST(0x7ff, PPB_DATA_DATA1_SHIFT)
#define PPB_DATA_DATA1_RANGE                    _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(22)
#define PPB_DATA_DATA1_ROW                      0

#define PPB_DATA_DATA2_SHIFT                    _MK_SHIFT_CONST(11)
#define PPB_DATA_DATA2_FIELD                    _MK_FIELD_CONST(0x7ff, PPB_DATA_DATA2_SHIFT)
#define PPB_DATA_DATA2_RANGE                    _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(11)
#define PPB_DATA_DATA2_ROW                      0

#define PPB_DATA_DATA3_SHIFT                    _MK_SHIFT_CONST(0)
#define PPB_DATA_DATA3_FIELD                    _MK_FIELD_CONST(0x7ff, PPB_DATA_DATA3_SHIFT)
#define PPB_DATA_DATA3_RANGE                    _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(0)
#define PPB_DATA_DATA3_ROW                      0

#define PPB_DATA_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define PPB_DATA_DATA_FIELD                     _MK_FIELD_CONST(0xfff, PPB_DATA_DATA_SHIFT)
#define PPB_DATA_DATA_RANGE                     _MK_SHIFT_CONST(43):_MK_SHIFT_CONST(0)
#define PPB_DATA_DATA_ROW                       0


// Packet PPB_MCE_DATA
#define PPB_MCE_DATA_SIZE 40

#define PPB_MCE_DATA_DATA0_SHIFT                        _MK_SHIFT_CONST(30)
#define PPB_MCE_DATA_DATA0_FIELD                        _MK_FIELD_CONST(0x3ff, PPB_MCE_DATA_DATA0_SHIFT)
#define PPB_MCE_DATA_DATA0_RANGE                        _MK_SHIFT_CONST(39):_MK_SHIFT_CONST(30)
#define PPB_MCE_DATA_DATA0_ROW                  0

#define PPB_MCE_DATA_DATA1_SHIFT                        _MK_SHIFT_CONST(20)
#define PPB_MCE_DATA_DATA1_FIELD                        _MK_FIELD_CONST(0x3ff, PPB_MCE_DATA_DATA1_SHIFT)
#define PPB_MCE_DATA_DATA1_RANGE                        _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(20)
#define PPB_MCE_DATA_DATA1_ROW                  0

#define PPB_MCE_DATA_DATA2_SHIFT                        _MK_SHIFT_CONST(10)
#define PPB_MCE_DATA_DATA2_FIELD                        _MK_FIELD_CONST(0x3ff, PPB_MCE_DATA_DATA2_SHIFT)
#define PPB_MCE_DATA_DATA2_RANGE                        _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(10)
#define PPB_MCE_DATA_DATA2_ROW                  0

#define PPB_MCE_DATA_DATA3_SHIFT                        _MK_SHIFT_CONST(0)
#define PPB_MCE_DATA_DATA3_FIELD                        _MK_FIELD_CONST(0x3ff, PPB_MCE_DATA_DATA3_SHIFT)
#define PPB_MCE_DATA_DATA3_RANGE                        _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(0)
#define PPB_MCE_DATA_DATA3_ROW                  0

#define PPB_MCE_DATA_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define PPB_MCE_DATA_DATA_FIELD                 _MK_FIELD_CONST(0xff, PPB_MCE_DATA_DATA_SHIFT)
#define PPB_MCE_DATA_DATA_RANGE                 _MK_SHIFT_CONST(39):_MK_SHIFT_CONST(0)
#define PPB_MCE_DATA_DATA_ROW                   0


// Packet MCE_REQUEST
#define MCE_REQUEST_SIZE 1

#define MCE_REQUEST_TYPE_SHIFT                  _MK_SHIFT_CONST(0)
#define MCE_REQUEST_TYPE_FIELD                  _MK_FIELD_CONST(0x1, MCE_REQUEST_TYPE_SHIFT)
#define MCE_REQUEST_TYPE_RANGE                  _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MCE_REQUEST_TYPE_ROW                    0
#define MCE_REQUEST_TYPE_CLEAR                  _MK_ENUM_CONST(1)


// Packet MCE_COMMAND
#define MCE_COMMAND_SIZE 32

#define MCE_COMMAND_OPCODE_SHIFT                        _MK_SHIFT_CONST(28)
#define MCE_COMMAND_OPCODE_FIELD                        _MK_FIELD_CONST(0xf, MCE_COMMAND_OPCODE_SHIFT)
#define MCE_COMMAND_OPCODE_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_COMMAND_OPCODE_ROW                  0

#define MCE_COMMAND_COMMAND_SHIFT                       _MK_SHIFT_CONST(0)
#define MCE_COMMAND_COMMAND_FIELD                       _MK_FIELD_CONST(0xfffffff, MCE_COMMAND_COMMAND_SHIFT)
#define MCE_COMMAND_COMMAND_RANGE                       _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(0)
#define MCE_COMMAND_COMMAND_ROW                 0


// Packet MCE_PPCBP_COMMAND
#define MCE_PPCBP_COMMAND_SIZE 24

#define MCE_PPCBP_COMMAND_CBP_SHIFT                     _MK_SHIFT_CONST(0)
#define MCE_PPCBP_COMMAND_CBP_FIELD                     _MK_FIELD_CONST(0xffffff, MCE_PPCBP_COMMAND_CBP_SHIFT)
#define MCE_PPCBP_COMMAND_CBP_RANGE                     _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(0)
#define MCE_PPCBP_COMMAND_CBP_ROW                       0

#define MCE_PPCBP_COMMAND_PPCBP_B23_V_SHIFT                     _MK_SHIFT_CONST(23)
#define MCE_PPCBP_COMMAND_PPCBP_B23_V_FIELD                     _MK_FIELD_CONST(0x1, MCE_PPCBP_COMMAND_PPCBP_B23_V_SHIFT)
#define MCE_PPCBP_COMMAND_PPCBP_B23_V_RANGE                     _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define MCE_PPCBP_COMMAND_PPCBP_B23_V_ROW                       0

#define MCE_PPCBP_COMMAND_PPCBP_B22_V_SHIFT                     _MK_SHIFT_CONST(22)
#define MCE_PPCBP_COMMAND_PPCBP_B22_V_FIELD                     _MK_FIELD_CONST(0x1, MCE_PPCBP_COMMAND_PPCBP_B22_V_SHIFT)
#define MCE_PPCBP_COMMAND_PPCBP_B22_V_RANGE                     _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define MCE_PPCBP_COMMAND_PPCBP_B22_V_ROW                       0

#define MCE_PPCBP_COMMAND_PPCBP_B21_V_SHIFT                     _MK_SHIFT_CONST(21)
#define MCE_PPCBP_COMMAND_PPCBP_B21_V_FIELD                     _MK_FIELD_CONST(0x1, MCE_PPCBP_COMMAND_PPCBP_B21_V_SHIFT)
#define MCE_PPCBP_COMMAND_PPCBP_B21_V_RANGE                     _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define MCE_PPCBP_COMMAND_PPCBP_B21_V_ROW                       0

#define MCE_PPCBP_COMMAND_PPCBP_B20_V_SHIFT                     _MK_SHIFT_CONST(20)
#define MCE_PPCBP_COMMAND_PPCBP_B20_V_FIELD                     _MK_FIELD_CONST(0x1, MCE_PPCBP_COMMAND_PPCBP_B20_V_SHIFT)
#define MCE_PPCBP_COMMAND_PPCBP_B20_V_RANGE                     _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define MCE_PPCBP_COMMAND_PPCBP_B20_V_ROW                       0

#define MCE_PPCBP_COMMAND_PPCBP_B19_U_SHIFT                     _MK_SHIFT_CONST(19)
#define MCE_PPCBP_COMMAND_PPCBP_B19_U_FIELD                     _MK_FIELD_CONST(0x1, MCE_PPCBP_COMMAND_PPCBP_B19_U_SHIFT)
#define MCE_PPCBP_COMMAND_PPCBP_B19_U_RANGE                     _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define MCE_PPCBP_COMMAND_PPCBP_B19_U_ROW                       0

#define MCE_PPCBP_COMMAND_PPCBP_B18_U_SHIFT                     _MK_SHIFT_CONST(18)
#define MCE_PPCBP_COMMAND_PPCBP_B18_U_FIELD                     _MK_FIELD_CONST(0x1, MCE_PPCBP_COMMAND_PPCBP_B18_U_SHIFT)
#define MCE_PPCBP_COMMAND_PPCBP_B18_U_RANGE                     _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define MCE_PPCBP_COMMAND_PPCBP_B18_U_ROW                       0

#define MCE_PPCBP_COMMAND_PPCBP_B17_U_SHIFT                     _MK_SHIFT_CONST(17)
#define MCE_PPCBP_COMMAND_PPCBP_B17_U_FIELD                     _MK_FIELD_CONST(0x1, MCE_PPCBP_COMMAND_PPCBP_B17_U_SHIFT)
#define MCE_PPCBP_COMMAND_PPCBP_B17_U_RANGE                     _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(17)
#define MCE_PPCBP_COMMAND_PPCBP_B17_U_ROW                       0

#define MCE_PPCBP_COMMAND_PPCBP_B16_U_SHIFT                     _MK_SHIFT_CONST(16)
#define MCE_PPCBP_COMMAND_PPCBP_B16_U_FIELD                     _MK_FIELD_CONST(0x1, MCE_PPCBP_COMMAND_PPCBP_B16_U_SHIFT)
#define MCE_PPCBP_COMMAND_PPCBP_B16_U_RANGE                     _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define MCE_PPCBP_COMMAND_PPCBP_B16_U_ROW                       0

#define MCE_PPCBP_COMMAND_PPCBP_B15_Y_SHIFT                     _MK_SHIFT_CONST(15)
#define MCE_PPCBP_COMMAND_PPCBP_B15_Y_FIELD                     _MK_FIELD_CONST(0x1, MCE_PPCBP_COMMAND_PPCBP_B15_Y_SHIFT)
#define MCE_PPCBP_COMMAND_PPCBP_B15_Y_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define MCE_PPCBP_COMMAND_PPCBP_B15_Y_ROW                       0

#define MCE_PPCBP_COMMAND_PPCBP_B14_Y_SHIFT                     _MK_SHIFT_CONST(14)
#define MCE_PPCBP_COMMAND_PPCBP_B14_Y_FIELD                     _MK_FIELD_CONST(0x1, MCE_PPCBP_COMMAND_PPCBP_B14_Y_SHIFT)
#define MCE_PPCBP_COMMAND_PPCBP_B14_Y_RANGE                     _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(14)
#define MCE_PPCBP_COMMAND_PPCBP_B14_Y_ROW                       0

#define MCE_PPCBP_COMMAND_PPCBP_B13_Y_SHIFT                     _MK_SHIFT_CONST(13)
#define MCE_PPCBP_COMMAND_PPCBP_B13_Y_FIELD                     _MK_FIELD_CONST(0x1, MCE_PPCBP_COMMAND_PPCBP_B13_Y_SHIFT)
#define MCE_PPCBP_COMMAND_PPCBP_B13_Y_RANGE                     _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(13)
#define MCE_PPCBP_COMMAND_PPCBP_B13_Y_ROW                       0

#define MCE_PPCBP_COMMAND_PPCBP_B12_Y_SHIFT                     _MK_SHIFT_CONST(12)
#define MCE_PPCBP_COMMAND_PPCBP_B12_Y_FIELD                     _MK_FIELD_CONST(0x1, MCE_PPCBP_COMMAND_PPCBP_B12_Y_SHIFT)
#define MCE_PPCBP_COMMAND_PPCBP_B12_Y_RANGE                     _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(12)
#define MCE_PPCBP_COMMAND_PPCBP_B12_Y_ROW                       0

#define MCE_PPCBP_COMMAND_PPCBP_B11_Y_SHIFT                     _MK_SHIFT_CONST(11)
#define MCE_PPCBP_COMMAND_PPCBP_B11_Y_FIELD                     _MK_FIELD_CONST(0x1, MCE_PPCBP_COMMAND_PPCBP_B11_Y_SHIFT)
#define MCE_PPCBP_COMMAND_PPCBP_B11_Y_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(11)
#define MCE_PPCBP_COMMAND_PPCBP_B11_Y_ROW                       0

#define MCE_PPCBP_COMMAND_PPCBP_B10_Y_SHIFT                     _MK_SHIFT_CONST(10)
#define MCE_PPCBP_COMMAND_PPCBP_B10_Y_FIELD                     _MK_FIELD_CONST(0x1, MCE_PPCBP_COMMAND_PPCBP_B10_Y_SHIFT)
#define MCE_PPCBP_COMMAND_PPCBP_B10_Y_RANGE                     _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(10)
#define MCE_PPCBP_COMMAND_PPCBP_B10_Y_ROW                       0

#define MCE_PPCBP_COMMAND_PPCBP_B9_Y_SHIFT                      _MK_SHIFT_CONST(9)
#define MCE_PPCBP_COMMAND_PPCBP_B9_Y_FIELD                      _MK_FIELD_CONST(0x1, MCE_PPCBP_COMMAND_PPCBP_B9_Y_SHIFT)
#define MCE_PPCBP_COMMAND_PPCBP_B9_Y_RANGE                      _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define MCE_PPCBP_COMMAND_PPCBP_B9_Y_ROW                        0

#define MCE_PPCBP_COMMAND_PPCBP_B8_Y_SHIFT                      _MK_SHIFT_CONST(8)
#define MCE_PPCBP_COMMAND_PPCBP_B8_Y_FIELD                      _MK_FIELD_CONST(0x1, MCE_PPCBP_COMMAND_PPCBP_B8_Y_SHIFT)
#define MCE_PPCBP_COMMAND_PPCBP_B8_Y_RANGE                      _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define MCE_PPCBP_COMMAND_PPCBP_B8_Y_ROW                        0

#define MCE_PPCBP_COMMAND_PPCBP_B7_Y_SHIFT                      _MK_SHIFT_CONST(7)
#define MCE_PPCBP_COMMAND_PPCBP_B7_Y_FIELD                      _MK_FIELD_CONST(0x1, MCE_PPCBP_COMMAND_PPCBP_B7_Y_SHIFT)
#define MCE_PPCBP_COMMAND_PPCBP_B7_Y_RANGE                      _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define MCE_PPCBP_COMMAND_PPCBP_B7_Y_ROW                        0

#define MCE_PPCBP_COMMAND_PPCBP_B6_Y_SHIFT                      _MK_SHIFT_CONST(6)
#define MCE_PPCBP_COMMAND_PPCBP_B6_Y_FIELD                      _MK_FIELD_CONST(0x1, MCE_PPCBP_COMMAND_PPCBP_B6_Y_SHIFT)
#define MCE_PPCBP_COMMAND_PPCBP_B6_Y_RANGE                      _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define MCE_PPCBP_COMMAND_PPCBP_B6_Y_ROW                        0

#define MCE_PPCBP_COMMAND_PPCBP_B5_Y_SHIFT                      _MK_SHIFT_CONST(5)
#define MCE_PPCBP_COMMAND_PPCBP_B5_Y_FIELD                      _MK_FIELD_CONST(0x1, MCE_PPCBP_COMMAND_PPCBP_B5_Y_SHIFT)
#define MCE_PPCBP_COMMAND_PPCBP_B5_Y_RANGE                      _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define MCE_PPCBP_COMMAND_PPCBP_B5_Y_ROW                        0

#define MCE_PPCBP_COMMAND_PPCBP_B4_Y_SHIFT                      _MK_SHIFT_CONST(4)
#define MCE_PPCBP_COMMAND_PPCBP_B4_Y_FIELD                      _MK_FIELD_CONST(0x1, MCE_PPCBP_COMMAND_PPCBP_B4_Y_SHIFT)
#define MCE_PPCBP_COMMAND_PPCBP_B4_Y_RANGE                      _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define MCE_PPCBP_COMMAND_PPCBP_B4_Y_ROW                        0

#define MCE_PPCBP_COMMAND_PPCBP_B3_Y_SHIFT                      _MK_SHIFT_CONST(3)
#define MCE_PPCBP_COMMAND_PPCBP_B3_Y_FIELD                      _MK_FIELD_CONST(0x1, MCE_PPCBP_COMMAND_PPCBP_B3_Y_SHIFT)
#define MCE_PPCBP_COMMAND_PPCBP_B3_Y_RANGE                      _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define MCE_PPCBP_COMMAND_PPCBP_B3_Y_ROW                        0

#define MCE_PPCBP_COMMAND_PPCBP_B2_Y_SHIFT                      _MK_SHIFT_CONST(2)
#define MCE_PPCBP_COMMAND_PPCBP_B2_Y_FIELD                      _MK_FIELD_CONST(0x1, MCE_PPCBP_COMMAND_PPCBP_B2_Y_SHIFT)
#define MCE_PPCBP_COMMAND_PPCBP_B2_Y_RANGE                      _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define MCE_PPCBP_COMMAND_PPCBP_B2_Y_ROW                        0

#define MCE_PPCBP_COMMAND_PPCBP_B1_Y_SHIFT                      _MK_SHIFT_CONST(1)
#define MCE_PPCBP_COMMAND_PPCBP_B1_Y_FIELD                      _MK_FIELD_CONST(0x1, MCE_PPCBP_COMMAND_PPCBP_B1_Y_SHIFT)
#define MCE_PPCBP_COMMAND_PPCBP_B1_Y_RANGE                      _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define MCE_PPCBP_COMMAND_PPCBP_B1_Y_ROW                        0

#define MCE_PPCBP_COMMAND_PPCBP_B0_Y_SHIFT                      _MK_SHIFT_CONST(0)
#define MCE_PPCBP_COMMAND_PPCBP_B0_Y_FIELD                      _MK_FIELD_CONST(0x1, MCE_PPCBP_COMMAND_PPCBP_B0_Y_SHIFT)
#define MCE_PPCBP_COMMAND_PPCBP_B0_Y_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MCE_PPCBP_COMMAND_PPCBP_B0_Y_ROW                        0


// Packet MRB_ID
#define MRB_ID_SIZE 2

#define MRB_ID_ID_SHIFT                 _MK_SHIFT_CONST(0)
#define MRB_ID_ID_FIELD                 _MK_FIELD_CONST(0x3, MRB_ID_ID_SHIFT)
#define MRB_ID_ID_RANGE                 _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define MRB_ID_ID_ROW                   0


// Packet MRB_CLEAR_ID
#define MRB_CLEAR_ID_SIZE 3

#define MRB_CLEAR_ID_ID_SHIFT                   _MK_SHIFT_CONST(0)
#define MRB_CLEAR_ID_ID_FIELD                   _MK_FIELD_CONST(0x3, MRB_CLEAR_ID_ID_SHIFT)
#define MRB_CLEAR_ID_ID_RANGE                   _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define MRB_CLEAR_ID_ID_ROW                     0

#define MRB_CLEAR_ID_BUF_CLR_SHIFT                      _MK_SHIFT_CONST(2)
#define MRB_CLEAR_ID_BUF_CLR_FIELD                      _MK_FIELD_CONST(0x1, MRB_CLEAR_ID_BUF_CLR_SHIFT)
#define MRB_CLEAR_ID_BUF_CLR_RANGE                      _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define MRB_CLEAR_ID_BUF_CLR_ROW                        0


// Packet MRB_READ_REQUEST
#define MRB_READ_REQUEST_SIZE 9

#define MRB_READ_REQUEST_ADDR_SHIFT                     _MK_SHIFT_CONST(0)
#define MRB_READ_REQUEST_ADDR_FIELD                     _MK_FIELD_CONST(0x7f, MRB_READ_REQUEST_ADDR_SHIFT)
#define MRB_READ_REQUEST_ADDR_RANGE                     _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define MRB_READ_REQUEST_ADDR_ROW                       0

#define MRB_READ_REQUEST_ID_SHIFT                       _MK_SHIFT_CONST(7)
#define MRB_READ_REQUEST_ID_FIELD                       _MK_FIELD_CONST(0x3, MRB_READ_REQUEST_ID_SHIFT)
#define MRB_READ_REQUEST_ID_RANGE                       _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(7)
#define MRB_READ_REQUEST_ID_ROW                 0


// Packet MRB_WRITE_REQUEST
#define MRB_WRITE_REQUEST_SIZE 61

#define MRB_WRITE_REQUEST_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define MRB_WRITE_REQUEST_ADDR_FIELD                    _MK_FIELD_CONST(0x7f, MRB_WRITE_REQUEST_ADDR_SHIFT)
#define MRB_WRITE_REQUEST_ADDR_RANGE                    _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define MRB_WRITE_REQUEST_ADDR_ROW                      0

#define MRB_WRITE_REQUEST_ID_SHIFT                      _MK_SHIFT_CONST(7)
#define MRB_WRITE_REQUEST_ID_FIELD                      _MK_FIELD_CONST(0x3, MRB_WRITE_REQUEST_ID_SHIFT)
#define MRB_WRITE_REQUEST_ID_RANGE                      _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(7)
#define MRB_WRITE_REQUEST_ID_ROW                        0

#define MRB_WRITE_REQUEST_WE_SHIFT                      _MK_SHIFT_CONST(9)
#define MRB_WRITE_REQUEST_WE_FIELD                      _MK_FIELD_CONST(0xf, MRB_WRITE_REQUEST_WE_SHIFT)
#define MRB_WRITE_REQUEST_WE_RANGE                      _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(9)
#define MRB_WRITE_REQUEST_WE_ROW                        0

#define MRB_WRITE_REQUEST_DATA0_SHIFT                   _MK_SHIFT_CONST(43)
#define MRB_WRITE_REQUEST_DATA0_FIELD                   _MK_FIELD_CONST(0x3ff, MRB_WRITE_REQUEST_DATA0_SHIFT)
#define MRB_WRITE_REQUEST_DATA0_RANGE                   _MK_SHIFT_CONST(52):_MK_SHIFT_CONST(43)
#define MRB_WRITE_REQUEST_DATA0_ROW                     0

#define MRB_WRITE_REQUEST_DATA1_SHIFT                   _MK_SHIFT_CONST(33)
#define MRB_WRITE_REQUEST_DATA1_FIELD                   _MK_FIELD_CONST(0x3ff, MRB_WRITE_REQUEST_DATA1_SHIFT)
#define MRB_WRITE_REQUEST_DATA1_RANGE                   _MK_SHIFT_CONST(42):_MK_SHIFT_CONST(33)
#define MRB_WRITE_REQUEST_DATA1_ROW                     0

#define MRB_WRITE_REQUEST_DATA2_SHIFT                   _MK_SHIFT_CONST(23)
#define MRB_WRITE_REQUEST_DATA2_FIELD                   _MK_FIELD_CONST(0x3ff, MRB_WRITE_REQUEST_DATA2_SHIFT)
#define MRB_WRITE_REQUEST_DATA2_RANGE                   _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(23)
#define MRB_WRITE_REQUEST_DATA2_ROW                     0

#define MRB_WRITE_REQUEST_DATA3_SHIFT                   _MK_SHIFT_CONST(13)
#define MRB_WRITE_REQUEST_DATA3_FIELD                   _MK_FIELD_CONST(0x3ff, MRB_WRITE_REQUEST_DATA3_SHIFT)
#define MRB_WRITE_REQUEST_DATA3_RANGE                   _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(13)
#define MRB_WRITE_REQUEST_DATA3_ROW                     0

#define MRB_WRITE_REQUEST_DATA_SHIFT                    _MK_SHIFT_CONST(13)
#define MRB_WRITE_REQUEST_DATA_FIELD                    _MK_FIELD_CONST(0xff, MRB_WRITE_REQUEST_DATA_SHIFT)
#define MRB_WRITE_REQUEST_DATA_RANGE                    _MK_SHIFT_CONST(52):_MK_SHIFT_CONST(13)
#define MRB_WRITE_REQUEST_DATA_ROW                      0

#define MRB_WRITE_REQUEST_ADDR1_SHIFT                   _MK_SHIFT_CONST(53)
#define MRB_WRITE_REQUEST_ADDR1_FIELD                   _MK_FIELD_CONST(0x7f, MRB_WRITE_REQUEST_ADDR1_SHIFT)
#define MRB_WRITE_REQUEST_ADDR1_RANGE                   _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(53)
#define MRB_WRITE_REQUEST_ADDR1_ROW                     0

#define MRB_WRITE_REQUEST_XFERMODE_SHIFT                        _MK_SHIFT_CONST(60)
#define MRB_WRITE_REQUEST_XFERMODE_FIELD                        _MK_FIELD_CONST(0x1, MRB_WRITE_REQUEST_XFERMODE_SHIFT)
#define MRB_WRITE_REQUEST_XFERMODE_RANGE                        _MK_SHIFT_CONST(60):_MK_SHIFT_CONST(60)
#define MRB_WRITE_REQUEST_XFERMODE_ROW                  0


// Packet MRB_DATA
#define MRB_DATA_SIZE 40

#define MRB_DATA_DATA0_SHIFT                    _MK_SHIFT_CONST(30)
#define MRB_DATA_DATA0_FIELD                    _MK_FIELD_CONST(0x3ff, MRB_DATA_DATA0_SHIFT)
#define MRB_DATA_DATA0_RANGE                    _MK_SHIFT_CONST(39):_MK_SHIFT_CONST(30)
#define MRB_DATA_DATA0_ROW                      0

#define MRB_DATA_DATA1_SHIFT                    _MK_SHIFT_CONST(20)
#define MRB_DATA_DATA1_FIELD                    _MK_FIELD_CONST(0x3ff, MRB_DATA_DATA1_SHIFT)
#define MRB_DATA_DATA1_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(20)
#define MRB_DATA_DATA1_ROW                      0

#define MRB_DATA_DATA2_SHIFT                    _MK_SHIFT_CONST(10)
#define MRB_DATA_DATA2_FIELD                    _MK_FIELD_CONST(0x3ff, MRB_DATA_DATA2_SHIFT)
#define MRB_DATA_DATA2_RANGE                    _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(10)
#define MRB_DATA_DATA2_ROW                      0

#define MRB_DATA_DATA3_SHIFT                    _MK_SHIFT_CONST(0)
#define MRB_DATA_DATA3_FIELD                    _MK_FIELD_CONST(0x3ff, MRB_DATA_DATA3_SHIFT)
#define MRB_DATA_DATA3_RANGE                    _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(0)
#define MRB_DATA_DATA3_ROW                      0

#define MRB_DATA_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define MRB_DATA_DATA_FIELD                     _MK_FIELD_CONST(0xff, MRB_DATA_DATA_SHIFT)
#define MRB_DATA_DATA_RANGE                     _MK_SHIFT_CONST(39):_MK_SHIFT_CONST(0)
#define MRB_DATA_DATA_ROW                       0


// Packet REF_PIC_LIST
#define REF_PIC_LIST_SIZE 32

#define REF_PIC_LIST_PIC_NUM_SHIFT                      _MK_SHIFT_CONST(0)
#define REF_PIC_LIST_PIC_NUM_FIELD                      _MK_FIELD_CONST(0x3ffff, REF_PIC_LIST_PIC_NUM_SHIFT)
#define REF_PIC_LIST_PIC_NUM_RANGE                      _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(0)
#define REF_PIC_LIST_PIC_NUM_ROW                        0

#define REF_PIC_LIST_VIEW_ID_SHIFT                      _MK_SHIFT_CONST(0)
#define REF_PIC_LIST_VIEW_ID_FIELD                      _MK_FIELD_CONST(0x3ff, REF_PIC_LIST_VIEW_ID_SHIFT)
#define REF_PIC_LIST_VIEW_ID_RANGE                      _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(0)
#define REF_PIC_LIST_VIEW_ID_ROW                        0

#define REF_PIC_LIST_INTER_VIEW_REF_SHIFT                       _MK_SHIFT_CONST(18)
#define REF_PIC_LIST_INTER_VIEW_REF_FIELD                       _MK_FIELD_CONST(0x1, REF_PIC_LIST_INTER_VIEW_REF_SHIFT)
#define REF_PIC_LIST_INTER_VIEW_REF_RANGE                       _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define REF_PIC_LIST_INTER_VIEW_REF_ROW                 0

#define REF_PIC_LIST_PIC_STRUCT_SHIFT                   _MK_SHIFT_CONST(22)
#define REF_PIC_LIST_PIC_STRUCT_FIELD                   _MK_FIELD_CONST(0x1, REF_PIC_LIST_PIC_STRUCT_SHIFT)
#define REF_PIC_LIST_PIC_STRUCT_RANGE                   _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define REF_PIC_LIST_PIC_STRUCT_ROW                     0
#define REF_PIC_LIST_PIC_STRUCT_TOP_FIELD                       _MK_ENUM_CONST(0)
#define REF_PIC_LIST_PIC_STRUCT_BOTTOM_FIELD                    _MK_ENUM_CONST(1)

#define REF_PIC_LIST_SHORT_TERM_REFERENCE_FLAG_SHIFT                    _MK_SHIFT_CONST(24)
#define REF_PIC_LIST_SHORT_TERM_REFERENCE_FLAG_FIELD                    _MK_FIELD_CONST(0x1, REF_PIC_LIST_SHORT_TERM_REFERENCE_FLAG_SHIFT)
#define REF_PIC_LIST_SHORT_TERM_REFERENCE_FLAG_RANGE                    _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define REF_PIC_LIST_SHORT_TERM_REFERENCE_FLAG_ROW                      0
#define REF_PIC_LIST_SHORT_TERM_REFERENCE_FLAG_LONG_TERM                        _MK_ENUM_CONST(0)
#define REF_PIC_LIST_SHORT_TERM_REFERENCE_FLAG_SHORT_TERM                       _MK_ENUM_CONST(1)

#define REF_PIC_LIST_PICTURE_EXISTENCE_FLAG_SHIFT                       _MK_SHIFT_CONST(25)
#define REF_PIC_LIST_PICTURE_EXISTENCE_FLAG_FIELD                       _MK_FIELD_CONST(0x1, REF_PIC_LIST_PICTURE_EXISTENCE_FLAG_SHIFT)
#define REF_PIC_LIST_PICTURE_EXISTENCE_FLAG_RANGE                       _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define REF_PIC_LIST_PICTURE_EXISTENCE_FLAG_ROW                 0
#define REF_PIC_LIST_PICTURE_EXISTENCE_FLAG_NON_EXISTING                        _MK_ENUM_CONST(0)
#define REF_PIC_LIST_PICTURE_EXISTENCE_FLAG_EXISTING                    _MK_ENUM_CONST(1)

#define REF_PIC_LIST_FRAME_ID_SHIFT                     _MK_SHIFT_CONST(26)
#define REF_PIC_LIST_FRAME_ID_FIELD                     _MK_FIELD_CONST(0x3f, REF_PIC_LIST_FRAME_ID_SHIFT)
#define REF_PIC_LIST_FRAME_ID_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define REF_PIC_LIST_FRAME_ID_ROW                       0

#define REF_PIC_LIST_CMV_BASE_ADDRESS_SHIFT                     _MK_SHIFT_CONST(0)
#define REF_PIC_LIST_CMV_BASE_ADDRESS_FIELD                     _MK_FIELD_CONST(0xffffffff, REF_PIC_LIST_CMV_BASE_ADDRESS_SHIFT)
#define REF_PIC_LIST_CMV_BASE_ADDRESS_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define REF_PIC_LIST_CMV_BASE_ADDRESS_ROW                       0


// Packet MVC_INTERVIEW_REFS
#define MVC_INTERVIEW_REFS_SIZE 30

#define MVC_INTERVIEW_REFS_VIEW_ID_0_SHIFT                      _MK_SHIFT_CONST(0)
#define MVC_INTERVIEW_REFS_VIEW_ID_0_FIELD                      _MK_FIELD_CONST(0x3ff, MVC_INTERVIEW_REFS_VIEW_ID_0_SHIFT)
#define MVC_INTERVIEW_REFS_VIEW_ID_0_RANGE                      _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(0)
#define MVC_INTERVIEW_REFS_VIEW_ID_0_ROW                        0

#define MVC_INTERVIEW_REFS_VIEW_ID_1_SHIFT                      _MK_SHIFT_CONST(10)
#define MVC_INTERVIEW_REFS_VIEW_ID_1_FIELD                      _MK_FIELD_CONST(0x3ff, MVC_INTERVIEW_REFS_VIEW_ID_1_SHIFT)
#define MVC_INTERVIEW_REFS_VIEW_ID_1_RANGE                      _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(10)
#define MVC_INTERVIEW_REFS_VIEW_ID_1_ROW                        0

#define MVC_INTERVIEW_REFS_VIEW_ID_2_SHIFT                      _MK_SHIFT_CONST(20)
#define MVC_INTERVIEW_REFS_VIEW_ID_2_FIELD                      _MK_FIELD_CONST(0x3ff, MVC_INTERVIEW_REFS_VIEW_ID_2_SHIFT)
#define MVC_INTERVIEW_REFS_VIEW_ID_2_RANGE                      _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(20)
#define MVC_INTERVIEW_REFS_VIEW_ID_2_ROW                        0


// Packet MBINFO
#define MBINFO_SIZE 48

#define MBINFO_MB_TYPE_SHIFT                    _MK_SHIFT_CONST(0)
#define MBINFO_MB_TYPE_FIELD                    _MK_FIELD_CONST(0x7, MBINFO_MB_TYPE_SHIFT)
#define MBINFO_MB_TYPE_RANGE                    _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define MBINFO_MB_TYPE_ROW                      0
#define MBINFO_MB_TYPE_I_NxN                    _MK_ENUM_CONST(0)
#define MBINFO_MB_TYPE_I_16x16                  _MK_ENUM_CONST(1)
#define MBINFO_MB_TYPE_I_PCM                    _MK_ENUM_CONST(2)
#define MBINFO_MB_TYPE_SI                       _MK_ENUM_CONST(3)
#define MBINFO_MB_TYPE_P_B_8x8                  _MK_ENUM_CONST(4)
#define MBINFO_MB_TYPE_B_DIRECT_16x16                   _MK_ENUM_CONST(5)
#define MBINFO_MB_TYPE_SKIPPED                  _MK_ENUM_CONST(6)

#define MBINFO_MB_FIELD_DECODING_FLAG_SHIFT                     _MK_SHIFT_CONST(3)
#define MBINFO_MB_FIELD_DECODING_FLAG_FIELD                     _MK_FIELD_CONST(0x1, MBINFO_MB_FIELD_DECODING_FLAG_SHIFT)
#define MBINFO_MB_FIELD_DECODING_FLAG_RANGE                     _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define MBINFO_MB_FIELD_DECODING_FLAG_ROW                       0

#define MBINFO_MBY_SHIFT                        _MK_SHIFT_CONST(8)
#define MBINFO_MBY_FIELD                        _MK_FIELD_CONST(0x7f, MBINFO_MBY_SHIFT)
#define MBINFO_MBY_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(8)
#define MBINFO_MBY_ROW                  0

#define MBINFO_SLICE_ID_SHIFT                   _MK_SHIFT_CONST(16)
#define MBINFO_SLICE_ID_FIELD                   _MK_FIELD_CONST(0xffff, MBINFO_SLICE_ID_SHIFT)
#define MBINFO_SLICE_ID_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(16)
#define MBINFO_SLICE_ID_ROW                     0

#define MBINFO_INTRA_4x4_PRED_MODE_BLOCK_10_SHIFT                       _MK_SHIFT_CONST(32)
#define MBINFO_INTRA_4x4_PRED_MODE_BLOCK_10_FIELD                       _MK_FIELD_CONST(0xf, MBINFO_INTRA_4x4_PRED_MODE_BLOCK_10_SHIFT)
#define MBINFO_INTRA_4x4_PRED_MODE_BLOCK_10_RANGE                       _MK_SHIFT_CONST(35):_MK_SHIFT_CONST(32)
#define MBINFO_INTRA_4x4_PRED_MODE_BLOCK_10_ROW                 0

#define MBINFO_INTRA_4x4_PRED_MODE_BLOCK_11_SHIFT                       _MK_SHIFT_CONST(36)
#define MBINFO_INTRA_4x4_PRED_MODE_BLOCK_11_FIELD                       _MK_FIELD_CONST(0xf, MBINFO_INTRA_4x4_PRED_MODE_BLOCK_11_SHIFT)
#define MBINFO_INTRA_4x4_PRED_MODE_BLOCK_11_RANGE                       _MK_SHIFT_CONST(39):_MK_SHIFT_CONST(36)
#define MBINFO_INTRA_4x4_PRED_MODE_BLOCK_11_ROW                 0

#define MBINFO_INTRA_4x4_PRED_MODE_BLOCK_14_SHIFT                       _MK_SHIFT_CONST(40)
#define MBINFO_INTRA_4x4_PRED_MODE_BLOCK_14_FIELD                       _MK_FIELD_CONST(0xf, MBINFO_INTRA_4x4_PRED_MODE_BLOCK_14_SHIFT)
#define MBINFO_INTRA_4x4_PRED_MODE_BLOCK_14_RANGE                       _MK_SHIFT_CONST(43):_MK_SHIFT_CONST(40)
#define MBINFO_INTRA_4x4_PRED_MODE_BLOCK_14_ROW                 0

#define MBINFO_INTRA_4x4_PRED_MODE_BLOCK_15_SHIFT                       _MK_SHIFT_CONST(44)
#define MBINFO_INTRA_4x4_PRED_MODE_BLOCK_15_FIELD                       _MK_FIELD_CONST(0xf, MBINFO_INTRA_4x4_PRED_MODE_BLOCK_15_SHIFT)
#define MBINFO_INTRA_4x4_PRED_MODE_BLOCK_15_RANGE                       _MK_SHIFT_CONST(47):_MK_SHIFT_CONST(44)
#define MBINFO_INTRA_4x4_PRED_MODE_BLOCK_15_ROW                 0


// Packet WP_TABLE_INFO
#define WP_TABLE_INFO_SIZE 16

#define WP_TABLE_INFO_NUM_REF_IDX_L0_ACTIVE_MINUS1_SHIFT                        _MK_SHIFT_CONST(0)
#define WP_TABLE_INFO_NUM_REF_IDX_L0_ACTIVE_MINUS1_FIELD                        _MK_FIELD_CONST(0x1f, WP_TABLE_INFO_NUM_REF_IDX_L0_ACTIVE_MINUS1_SHIFT)
#define WP_TABLE_INFO_NUM_REF_IDX_L0_ACTIVE_MINUS1_RANGE                        _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define WP_TABLE_INFO_NUM_REF_IDX_L0_ACTIVE_MINUS1_ROW                  0

#define WP_TABLE_INFO_NUM_REF_IDX_L1_ACTIVE_MINUS1_SHIFT                        _MK_SHIFT_CONST(5)
#define WP_TABLE_INFO_NUM_REF_IDX_L1_ACTIVE_MINUS1_FIELD                        _MK_FIELD_CONST(0x1f, WP_TABLE_INFO_NUM_REF_IDX_L1_ACTIVE_MINUS1_SHIFT)
#define WP_TABLE_INFO_NUM_REF_IDX_L1_ACTIVE_MINUS1_RANGE                        _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(5)
#define WP_TABLE_INFO_NUM_REF_IDX_L1_ACTIVE_MINUS1_ROW                  0

#define WP_TABLE_INFO_LUMA_LOG2_WEIGHT_DENOM_SHIFT                      _MK_SHIFT_CONST(10)
#define WP_TABLE_INFO_LUMA_LOG2_WEIGHT_DENOM_FIELD                      _MK_FIELD_CONST(0x7, WP_TABLE_INFO_LUMA_LOG2_WEIGHT_DENOM_SHIFT)
#define WP_TABLE_INFO_LUMA_LOG2_WEIGHT_DENOM_RANGE                      _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(10)
#define WP_TABLE_INFO_LUMA_LOG2_WEIGHT_DENOM_ROW                        0

#define WP_TABLE_INFO_CHROMA_LOG2_WEIGHT_DENOM_SHIFT                    _MK_SHIFT_CONST(13)
#define WP_TABLE_INFO_CHROMA_LOG2_WEIGHT_DENOM_FIELD                    _MK_FIELD_CONST(0x7, WP_TABLE_INFO_CHROMA_LOG2_WEIGHT_DENOM_SHIFT)
#define WP_TABLE_INFO_CHROMA_LOG2_WEIGHT_DENOM_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(13)
#define WP_TABLE_INFO_CHROMA_LOG2_WEIGHT_DENOM_ROW                      0


// Packet VDE_REQ_PKT
#define VDE_REQ_PKT_SIZE 37

#define VDE_REQ_PKT_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define VDE_REQ_PKT_ADDR_FIELD                  _MK_FIELD_CONST(0xffffffff, VDE_REQ_PKT_ADDR_SHIFT)
#define VDE_REQ_PKT_ADDR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define VDE_REQ_PKT_ADDR_ROW                    0

#define VDE_REQ_PKT_XFER_SIZE_SHIFT                     _MK_SHIFT_CONST(32)
#define VDE_REQ_PKT_XFER_SIZE_FIELD                     _MK_FIELD_CONST(0x7, VDE_REQ_PKT_XFER_SIZE_SHIFT)
#define VDE_REQ_PKT_XFER_SIZE_RANGE                     _MK_SHIFT_CONST(34):_MK_SHIFT_CONST(32)
#define VDE_REQ_PKT_XFER_SIZE_ROW                       0

#define VDE_REQ_PKT_WRITE_SHIFT                 _MK_SHIFT_CONST(35)
#define VDE_REQ_PKT_WRITE_FIELD                 _MK_FIELD_CONST(0x1, VDE_REQ_PKT_WRITE_SHIFT)
#define VDE_REQ_PKT_WRITE_RANGE                 _MK_SHIFT_CONST(35):_MK_SHIFT_CONST(35)
#define VDE_REQ_PKT_WRITE_ROW                   0

#define VDE_REQ_PKT_TZ_NS_SHIFT                 _MK_SHIFT_CONST(36)
#define VDE_REQ_PKT_TZ_NS_FIELD                 _MK_FIELD_CONST(0x1, VDE_REQ_PKT_TZ_NS_SHIFT)
#define VDE_REQ_PKT_TZ_NS_RANGE                 _MK_SHIFT_CONST(36):_MK_SHIFT_CONST(36)
#define VDE_REQ_PKT_TZ_NS_ROW                   0


// Packet VDE_WDATA_PKT
#define VDE_WDATA_PKT_SIZE 32

#define VDE_WDATA_PKT_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define VDE_WDATA_PKT_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, VDE_WDATA_PKT_DATA_SHIFT)
#define VDE_WDATA_PKT_DATA_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define VDE_WDATA_PKT_DATA_ROW                  0


// Packet VDE_RDATA_PKT
#define VDE_RDATA_PKT_SIZE 32

#define VDE_RDATA_PKT_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define VDE_RDATA_PKT_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, VDE_RDATA_PKT_DATA_SHIFT)
#define VDE_RDATA_PKT_DATA_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define VDE_RDATA_PKT_DATA_ROW                  0


// Packet VDE_CMD_PKT
#define VDE_CMD_PKT_SIZE 45

#define VDE_CMD_PKT_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define VDE_CMD_PKT_ADDR_FIELD                  _MK_FIELD_CONST(0xfff, VDE_CMD_PKT_ADDR_SHIFT)
#define VDE_CMD_PKT_ADDR_RANGE                  _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define VDE_CMD_PKT_ADDR_ROW                    0

#define VDE_CMD_PKT_WDATA_SHIFT                 _MK_SHIFT_CONST(12)
#define VDE_CMD_PKT_WDATA_FIELD                 _MK_FIELD_CONST(0xffffffff, VDE_CMD_PKT_WDATA_SHIFT)
#define VDE_CMD_PKT_WDATA_RANGE                 _MK_SHIFT_CONST(43):_MK_SHIFT_CONST(12)
#define VDE_CMD_PKT_WDATA_ROW                   0

#define VDE_CMD_PKT_WRITE_SHIFT                 _MK_SHIFT_CONST(44)
#define VDE_CMD_PKT_WRITE_FIELD                 _MK_FIELD_CONST(0x1, VDE_CMD_PKT_WRITE_SHIFT)
#define VDE_CMD_PKT_WRITE_RANGE                 _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(44)
#define VDE_CMD_PKT_WRITE_ROW                   0


// Packet VDE_DMA_CMD_PKT
#define VDE_DMA_CMD_PKT_SIZE 46

#define VDE_DMA_CMD_PKT_ADDR_SHIFT                      _MK_SHIFT_CONST(0)
#define VDE_DMA_CMD_PKT_ADDR_FIELD                      _MK_FIELD_CONST(0xfff, VDE_DMA_CMD_PKT_ADDR_SHIFT)
#define VDE_DMA_CMD_PKT_ADDR_RANGE                      _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define VDE_DMA_CMD_PKT_ADDR_ROW                        0

#define VDE_DMA_CMD_PKT_WDATA_SHIFT                     _MK_SHIFT_CONST(12)
#define VDE_DMA_CMD_PKT_WDATA_FIELD                     _MK_FIELD_CONST(0xffffffff, VDE_DMA_CMD_PKT_WDATA_SHIFT)
#define VDE_DMA_CMD_PKT_WDATA_RANGE                     _MK_SHIFT_CONST(43):_MK_SHIFT_CONST(12)
#define VDE_DMA_CMD_PKT_WDATA_ROW                       0

#define VDE_DMA_CMD_PKT_WRITE_SHIFT                     _MK_SHIFT_CONST(44)
#define VDE_DMA_CMD_PKT_WRITE_FIELD                     _MK_FIELD_CONST(0x1, VDE_DMA_CMD_PKT_WRITE_SHIFT)
#define VDE_DMA_CMD_PKT_WRITE_RANGE                     _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(44)
#define VDE_DMA_CMD_PKT_WRITE_ROW                       0

#define VDE_DMA_CMD_PKT_DMA_SELECT_SHIFT                        _MK_SHIFT_CONST(45)
#define VDE_DMA_CMD_PKT_DMA_SELECT_FIELD                        _MK_FIELD_CONST(0x1, VDE_DMA_CMD_PKT_DMA_SELECT_SHIFT)
#define VDE_DMA_CMD_PKT_DMA_SELECT_RANGE                        _MK_SHIFT_CONST(45):_MK_SHIFT_CONST(45)
#define VDE_DMA_CMD_PKT_DMA_SELECT_ROW                  0


// Packet H264_FMV_BASE
#define H264_FMV_BASE_SIZE 64

#define H264_FMV_BASE_INTRA_SHIFT                       _MK_SHIFT_CONST(0)
#define H264_FMV_BASE_INTRA_FIELD                       _MK_FIELD_CONST(0x1, H264_FMV_BASE_INTRA_SHIFT)
#define H264_FMV_BASE_INTRA_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define H264_FMV_BASE_INTRA_ROW                 0

#define H264_FMV_BASE_IPCM_SHIFT                        _MK_SHIFT_CONST(1)
#define H264_FMV_BASE_IPCM_FIELD                        _MK_FIELD_CONST(0x1, H264_FMV_BASE_IPCM_SHIFT)
#define H264_FMV_BASE_IPCM_RANGE                        _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define H264_FMV_BASE_IPCM_ROW                  0

#define H264_FMV_BASE_DEBLOCKED_SHIFT                   _MK_SHIFT_CONST(2)
#define H264_FMV_BASE_DEBLOCKED_FIELD                   _MK_FIELD_CONST(0x1, H264_FMV_BASE_DEBLOCKED_SHIFT)
#define H264_FMV_BASE_DEBLOCKED_RANGE                   _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define H264_FMV_BASE_DEBLOCKED_ROW                     0

#define H264_FMV_BASE_QP_SHIFT                  _MK_SHIFT_CONST(5)
#define H264_FMV_BASE_QP_FIELD                  _MK_FIELD_CONST(0x3f, H264_FMV_BASE_QP_SHIFT)
#define H264_FMV_BASE_QP_RANGE                  _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(5)
#define H264_FMV_BASE_QP_ROW                    0

#define H264_FMV_BASE_SLICE_ALPHA_C0_OFFSET_DIV2_SHIFT                  _MK_SHIFT_CONST(11)
#define H264_FMV_BASE_SLICE_ALPHA_C0_OFFSET_DIV2_FIELD                  _MK_FIELD_CONST(0xf, H264_FMV_BASE_SLICE_ALPHA_C0_OFFSET_DIV2_SHIFT)
#define H264_FMV_BASE_SLICE_ALPHA_C0_OFFSET_DIV2_RANGE                  _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(11)
#define H264_FMV_BASE_SLICE_ALPHA_C0_OFFSET_DIV2_ROW                    0

#define H264_FMV_BASE_SLICE_BETA_OFFSET_DIV2_SHIFT                      _MK_SHIFT_CONST(15)
#define H264_FMV_BASE_SLICE_BETA_OFFSET_DIV2_FIELD                      _MK_FIELD_CONST(0xf, H264_FMV_BASE_SLICE_BETA_OFFSET_DIV2_SHIFT)
#define H264_FMV_BASE_SLICE_BETA_OFFSET_DIV2_RANGE                      _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(15)
#define H264_FMV_BASE_SLICE_BETA_OFFSET_DIV2_ROW                        0

#define H264_FMV_BASE_DISABLE_DEBLOCKING_FILTER_IDC_SHIFT                       _MK_SHIFT_CONST(19)
#define H264_FMV_BASE_DISABLE_DEBLOCKING_FILTER_IDC_FIELD                       _MK_FIELD_CONST(0x3, H264_FMV_BASE_DISABLE_DEBLOCKING_FILTER_IDC_SHIFT)
#define H264_FMV_BASE_DISABLE_DEBLOCKING_FILTER_IDC_RANGE                       _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(19)
#define H264_FMV_BASE_DISABLE_DEBLOCKING_FILTER_IDC_ROW                 0

#define H264_FMV_BASE_PIC_SWITCH_SHIFT                  _MK_SHIFT_CONST(21)
#define H264_FMV_BASE_PIC_SWITCH_FIELD                  _MK_FIELD_CONST(0x1, H264_FMV_BASE_PIC_SWITCH_SHIFT)
#define H264_FMV_BASE_PIC_SWITCH_RANGE                  _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define H264_FMV_BASE_PIC_SWITCH_ROW                    0

#define H264_FMV_BASE_MB_ERROR_SHIFT                    _MK_SHIFT_CONST(22)
#define H264_FMV_BASE_MB_ERROR_FIELD                    _MK_FIELD_CONST(0x1, H264_FMV_BASE_MB_ERROR_SHIFT)
#define H264_FMV_BASE_MB_ERROR_RANGE                    _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define H264_FMV_BASE_MB_ERROR_ROW                      0

#define H264_FMV_BASE_B_SLICE_SHIFT                     _MK_SHIFT_CONST(23)
#define H264_FMV_BASE_B_SLICE_FIELD                     _MK_FIELD_CONST(0x1, H264_FMV_BASE_B_SLICE_SHIFT)
#define H264_FMV_BASE_B_SLICE_RANGE                     _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define H264_FMV_BASE_B_SLICE_ROW                       0

#define H264_FMV_BASE_MB_FIELD_DECODING_FLAG_SHIFT                      _MK_SHIFT_CONST(24)
#define H264_FMV_BASE_MB_FIELD_DECODING_FLAG_FIELD                      _MK_FIELD_CONST(0x1, H264_FMV_BASE_MB_FIELD_DECODING_FLAG_SHIFT)
#define H264_FMV_BASE_MB_FIELD_DECODING_FLAG_RANGE                      _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define H264_FMV_BASE_MB_FIELD_DECODING_FLAG_ROW                        0

#define H264_FMV_BASE_CBP_SHIFT                 _MK_SHIFT_CONST(32)
#define H264_FMV_BASE_CBP_FIELD                 _MK_FIELD_CONST(0xffff, H264_FMV_BASE_CBP_SHIFT)
#define H264_FMV_BASE_CBP_RANGE                 _MK_SHIFT_CONST(47):_MK_SHIFT_CONST(32)
#define H264_FMV_BASE_CBP_ROW                   0

#define H264_FMV_BASE_AVAIL_A_SHIFT                     _MK_SHIFT_CONST(48)
#define H264_FMV_BASE_AVAIL_A_FIELD                     _MK_FIELD_CONST(0x1, H264_FMV_BASE_AVAIL_A_SHIFT)
#define H264_FMV_BASE_AVAIL_A_RANGE                     _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(48)
#define H264_FMV_BASE_AVAIL_A_ROW                       0

#define H264_FMV_BASE_AVAIL_B_SHIFT                     _MK_SHIFT_CONST(49)
#define H264_FMV_BASE_AVAIL_B_FIELD                     _MK_FIELD_CONST(0x1, H264_FMV_BASE_AVAIL_B_SHIFT)
#define H264_FMV_BASE_AVAIL_B_RANGE                     _MK_SHIFT_CONST(49):_MK_SHIFT_CONST(49)
#define H264_FMV_BASE_AVAIL_B_ROW                       0

#define H264_FMV_BASE_AVAIL_C_SHIFT                     _MK_SHIFT_CONST(50)
#define H264_FMV_BASE_AVAIL_C_FIELD                     _MK_FIELD_CONST(0x1, H264_FMV_BASE_AVAIL_C_SHIFT)
#define H264_FMV_BASE_AVAIL_C_RANGE                     _MK_SHIFT_CONST(50):_MK_SHIFT_CONST(50)
#define H264_FMV_BASE_AVAIL_C_ROW                       0

#define H264_FMV_BASE_AVAIL_D_SHIFT                     _MK_SHIFT_CONST(51)
#define H264_FMV_BASE_AVAIL_D_FIELD                     _MK_FIELD_CONST(0x1, H264_FMV_BASE_AVAIL_D_SHIFT)
#define H264_FMV_BASE_AVAIL_D_RANGE                     _MK_SHIFT_CONST(51):_MK_SHIFT_CONST(51)
#define H264_FMV_BASE_AVAIL_D_ROW                       0

#define H264_FMV_BASE_RESERVED_SHIFT                    _MK_SHIFT_CONST(52)
#define H264_FMV_BASE_RESERVED_FIELD                    _MK_FIELD_CONST(0xfff, H264_FMV_BASE_RESERVED_SHIFT)
#define H264_FMV_BASE_RESERVED_RANGE                    _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(52)
#define H264_FMV_BASE_RESERVED_ROW                      0

#define H264_FMV_BASE_MB_PART_SHIFT                     _MK_SHIFT_CONST(52)
#define H264_FMV_BASE_MB_PART_FIELD                     _MK_FIELD_CONST(0x3, H264_FMV_BASE_MB_PART_SHIFT)
#define H264_FMV_BASE_MB_PART_RANGE                     _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(52)
#define H264_FMV_BASE_MB_PART_ROW                       0

#define H264_FMV_BASE_SUB_MB_PART_0_SHIFT                       _MK_SHIFT_CONST(54)
#define H264_FMV_BASE_SUB_MB_PART_0_FIELD                       _MK_FIELD_CONST(0x3, H264_FMV_BASE_SUB_MB_PART_0_SHIFT)
#define H264_FMV_BASE_SUB_MB_PART_0_RANGE                       _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(54)
#define H264_FMV_BASE_SUB_MB_PART_0_ROW                 0

#define H264_FMV_BASE_SUB_MB_PART_1_SHIFT                       _MK_SHIFT_CONST(56)
#define H264_FMV_BASE_SUB_MB_PART_1_FIELD                       _MK_FIELD_CONST(0x3, H264_FMV_BASE_SUB_MB_PART_1_SHIFT)
#define H264_FMV_BASE_SUB_MB_PART_1_RANGE                       _MK_SHIFT_CONST(57):_MK_SHIFT_CONST(56)
#define H264_FMV_BASE_SUB_MB_PART_1_ROW                 0

#define H264_FMV_BASE_SUB_MB_PART_2_SHIFT                       _MK_SHIFT_CONST(58)
#define H264_FMV_BASE_SUB_MB_PART_2_FIELD                       _MK_FIELD_CONST(0x3, H264_FMV_BASE_SUB_MB_PART_2_SHIFT)
#define H264_FMV_BASE_SUB_MB_PART_2_RANGE                       _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(58)
#define H264_FMV_BASE_SUB_MB_PART_2_ROW                 0

#define H264_FMV_BASE_SUB_MB_PART_3_SHIFT                       _MK_SHIFT_CONST(60)
#define H264_FMV_BASE_SUB_MB_PART_3_FIELD                       _MK_FIELD_CONST(0x3, H264_FMV_BASE_SUB_MB_PART_3_SHIFT)
#define H264_FMV_BASE_SUB_MB_PART_3_RANGE                       _MK_SHIFT_CONST(61):_MK_SHIFT_CONST(60)
#define H264_FMV_BASE_SUB_MB_PART_3_ROW                 0


// Packet H264_FMV_BASELINE
#define H264_FMV_BASELINE_SIZE 32

#define H264_FMV_BASELINE_MVX_SHIFT                     _MK_SHIFT_CONST(0)
#define H264_FMV_BASELINE_MVX_FIELD                     _MK_FIELD_CONST(0x3fff, H264_FMV_BASELINE_MVX_SHIFT)
#define H264_FMV_BASELINE_MVX_RANGE                     _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(0)
#define H264_FMV_BASELINE_MVX_ROW                       0

#define H264_FMV_BASELINE_MVY_SHIFT                     _MK_SHIFT_CONST(14)
#define H264_FMV_BASELINE_MVY_FIELD                     _MK_FIELD_CONST(0xfff, H264_FMV_BASELINE_MVY_SHIFT)
#define H264_FMV_BASELINE_MVY_RANGE                     _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(14)
#define H264_FMV_BASELINE_MVY_ROW                       0

#define H264_FMV_BASELINE_REFIDX_SHIFT                  _MK_SHIFT_CONST(26)
#define H264_FMV_BASELINE_REFIDX_FIELD                  _MK_FIELD_CONST(0x3f, H264_FMV_BASELINE_REFIDX_SHIFT)
#define H264_FMV_BASELINE_REFIDX_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define H264_FMV_BASELINE_REFIDX_ROW                    0

#define H264_FMV_BASELINE_FRAMEID_SHIFT                 _MK_SHIFT_CONST(26)
#define H264_FMV_BASELINE_FRAMEID_FIELD                 _MK_FIELD_CONST(0x1f, H264_FMV_BASELINE_FRAMEID_SHIFT)
#define H264_FMV_BASELINE_FRAMEID_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(26)
#define H264_FMV_BASELINE_FRAMEID_ROW                   0


// Packet MBE_SMAP
#define MBE_SMAP_SIZE 32

#define MBE_SMAP_MBY_SHIFT                      _MK_SHIFT_CONST(0)
#define MBE_SMAP_MBY_FIELD                      _MK_FIELD_CONST(0xffff, MBE_SMAP_MBY_SHIFT)
#define MBE_SMAP_MBY_RANGE                      _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define MBE_SMAP_MBY_ROW                        0

#define MBE_SMAP_MBX_SHIFT                      _MK_SHIFT_CONST(16)
#define MBE_SMAP_MBX_FIELD                      _MK_FIELD_CONST(0xffff, MBE_SMAP_MBX_SHIFT)
#define MBE_SMAP_MBX_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(16)
#define MBE_SMAP_MBX_ROW                        0


// Packet H264_CMV_BASE
#define H264_CMV_BASE_SIZE 32

#define H264_CMV_BASE_MVX_SHIFT                 _MK_SHIFT_CONST(0)
#define H264_CMV_BASE_MVX_FIELD                 _MK_FIELD_CONST(0x3fff, H264_CMV_BASE_MVX_SHIFT)
#define H264_CMV_BASE_MVX_RANGE                 _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(0)
#define H264_CMV_BASE_MVX_ROW                   0

#define H264_CMV_BASE_MVY_SHIFT                 _MK_SHIFT_CONST(14)
#define H264_CMV_BASE_MVY_FIELD                 _MK_FIELD_CONST(0xfff, H264_CMV_BASE_MVY_SHIFT)
#define H264_CMV_BASE_MVY_RANGE                 _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(14)
#define H264_CMV_BASE_MVY_ROW                   0

#define H264_CMV_BASE_ID_SHIFT                  _MK_SHIFT_CONST(26)
#define H264_CMV_BASE_ID_FIELD                  _MK_FIELD_CONST(0x1f, H264_CMV_BASE_ID_SHIFT)
#define H264_CMV_BASE_ID_RANGE                  _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(26)
#define H264_CMV_BASE_ID_ROW                    0

#define H264_CMV_BASE_FLAG_SHIFT                        _MK_SHIFT_CONST(31)
#define H264_CMV_BASE_FLAG_FIELD                        _MK_FIELD_CONST(0x1, H264_CMV_BASE_FLAG_SHIFT)
#define H264_CMV_BASE_FLAG_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define H264_CMV_BASE_FLAG_ROW                  0


// Packet H264_LMV_COMMON
#define H264_LMV_COMMON_SIZE 18

#define H264_LMV_COMMON_MB_INTRA_SHIFT                  _MK_SHIFT_CONST(0)
#define H264_LMV_COMMON_MB_INTRA_FIELD                  _MK_FIELD_CONST(0x1, H264_LMV_COMMON_MB_INTRA_SHIFT)
#define H264_LMV_COMMON_MB_INTRA_RANGE                  _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define H264_LMV_COMMON_MB_INTRA_ROW                    0

#define H264_LMV_COMMON_MB_ERROR_SHIFT                  _MK_SHIFT_CONST(5)
#define H264_LMV_COMMON_MB_ERROR_FIELD                  _MK_FIELD_CONST(0x1, H264_LMV_COMMON_MB_ERROR_SHIFT)
#define H264_LMV_COMMON_MB_ERROR_RANGE                  _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define H264_LMV_COMMON_MB_ERROR_ROW                    0

#define H264_LMV_COMMON_CBP_SHIFT                       _MK_SHIFT_CONST(6)
#define H264_LMV_COMMON_CBP_FIELD                       _MK_FIELD_CONST(0xf, H264_LMV_COMMON_CBP_SHIFT)
#define H264_LMV_COMMON_CBP_RANGE                       _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(6)
#define H264_LMV_COMMON_CBP_ROW                 0

#define H264_LMV_COMMON_QP_SHIFT                        _MK_SHIFT_CONST(10)
#define H264_LMV_COMMON_QP_FIELD                        _MK_FIELD_CONST(0x3f, H264_LMV_COMMON_QP_SHIFT)
#define H264_LMV_COMMON_QP_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(10)
#define H264_LMV_COMMON_QP_ROW                  0

#define H264_LMV_COMMON_B_SLICE_SHIFT                   _MK_SHIFT_CONST(16)
#define H264_LMV_COMMON_B_SLICE_FIELD                   _MK_FIELD_CONST(0x1, H264_LMV_COMMON_B_SLICE_SHIFT)
#define H264_LMV_COMMON_B_SLICE_RANGE                   _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define H264_LMV_COMMON_B_SLICE_ROW                     0

#define H264_LMV_COMMON_MB_FIELD_DECODING_FLAG_SHIFT                    _MK_SHIFT_CONST(17)
#define H264_LMV_COMMON_MB_FIELD_DECODING_FLAG_FIELD                    _MK_FIELD_CONST(0x1, H264_LMV_COMMON_MB_FIELD_DECODING_FLAG_SHIFT)
#define H264_LMV_COMMON_MB_FIELD_DECODING_FLAG_RANGE                    _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(17)
#define H264_LMV_COMMON_MB_FIELD_DECODING_FLAG_ROW                      0


// Packet H264_LMV_BASE
#define H264_LMV_BASE_SIZE 128

#define H264_LMV_BASE_MVX_10_SHIFT                      _MK_SHIFT_CONST(0)
#define H264_LMV_BASE_MVX_10_FIELD                      _MK_FIELD_CONST(0x3fff, H264_LMV_BASE_MVX_10_SHIFT)
#define H264_LMV_BASE_MVX_10_RANGE                      _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(0)
#define H264_LMV_BASE_MVX_10_ROW                        0

#define H264_LMV_BASE_MVY_10_SHIFT                      _MK_SHIFT_CONST(14)
#define H264_LMV_BASE_MVY_10_FIELD                      _MK_FIELD_CONST(0xfff, H264_LMV_BASE_MVY_10_SHIFT)
#define H264_LMV_BASE_MVY_10_RANGE                      _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(14)
#define H264_LMV_BASE_MVY_10_ROW                        0

#define H264_LMV_BASE_REFIDX_2_SHIFT                    _MK_SHIFT_CONST(26)
#define H264_LMV_BASE_REFIDX_2_FIELD                    _MK_FIELD_CONST(0x1f, H264_LMV_BASE_REFIDX_2_SHIFT)
#define H264_LMV_BASE_REFIDX_2_RANGE                    _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(26)
#define H264_LMV_BASE_REFIDX_2_ROW                      0

#define H264_LMV_BASE_MVX_11_SHIFT                      _MK_SHIFT_CONST(32)
#define H264_LMV_BASE_MVX_11_FIELD                      _MK_FIELD_CONST(0x3fff, H264_LMV_BASE_MVX_11_SHIFT)
#define H264_LMV_BASE_MVX_11_RANGE                      _MK_SHIFT_CONST(45):_MK_SHIFT_CONST(32)
#define H264_LMV_BASE_MVX_11_ROW                        0

#define H264_LMV_BASE_MVY_11_SHIFT                      _MK_SHIFT_CONST(46)
#define H264_LMV_BASE_MVY_11_FIELD                      _MK_FIELD_CONST(0xfff, H264_LMV_BASE_MVY_11_SHIFT)
#define H264_LMV_BASE_MVY_11_RANGE                      _MK_SHIFT_CONST(57):_MK_SHIFT_CONST(46)
#define H264_LMV_BASE_MVY_11_ROW                        0

#define H264_LMV_BASE_REFIDX_3_SHIFT                    _MK_SHIFT_CONST(58)
#define H264_LMV_BASE_REFIDX_3_FIELD                    _MK_FIELD_CONST(0x1f, H264_LMV_BASE_REFIDX_3_SHIFT)
#define H264_LMV_BASE_REFIDX_3_RANGE                    _MK_SHIFT_CONST(62):_MK_SHIFT_CONST(58)
#define H264_LMV_BASE_REFIDX_3_ROW                      0

#define H264_LMV_BASE_MVX_14_SHIFT                      _MK_SHIFT_CONST(64)
#define H264_LMV_BASE_MVX_14_FIELD                      _MK_FIELD_CONST(0x3fff, H264_LMV_BASE_MVX_14_SHIFT)
#define H264_LMV_BASE_MVX_14_RANGE                      _MK_SHIFT_CONST(77):_MK_SHIFT_CONST(64)
#define H264_LMV_BASE_MVX_14_ROW                        0

#define H264_LMV_BASE_MVY_14_SHIFT                      _MK_SHIFT_CONST(78)
#define H264_LMV_BASE_MVY_14_FIELD                      _MK_FIELD_CONST(0xfff, H264_LMV_BASE_MVY_14_SHIFT)
#define H264_LMV_BASE_MVY_14_RANGE                      _MK_SHIFT_CONST(89):_MK_SHIFT_CONST(78)
#define H264_LMV_BASE_MVY_14_ROW                        0

#define H264_LMV_BASE_FRAMEID_2_SHIFT                   _MK_SHIFT_CONST(90)
#define H264_LMV_BASE_FRAMEID_2_FIELD                   _MK_FIELD_CONST(0x1f, H264_LMV_BASE_FRAMEID_2_SHIFT)
#define H264_LMV_BASE_FRAMEID_2_RANGE                   _MK_SHIFT_CONST(94):_MK_SHIFT_CONST(90)
#define H264_LMV_BASE_FRAMEID_2_ROW                     0

#define H264_LMV_BASE_BOTTOMFIELD_2_SHIFT                       _MK_SHIFT_CONST(95)
#define H264_LMV_BASE_BOTTOMFIELD_2_FIELD                       _MK_FIELD_CONST(0x1, H264_LMV_BASE_BOTTOMFIELD_2_SHIFT)
#define H264_LMV_BASE_BOTTOMFIELD_2_RANGE                       _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(95)
#define H264_LMV_BASE_BOTTOMFIELD_2_ROW                 0

#define H264_LMV_BASE_MVX_15_SHIFT                      _MK_SHIFT_CONST(96)
#define H264_LMV_BASE_MVX_15_FIELD                      _MK_FIELD_CONST(0x3fff, H264_LMV_BASE_MVX_15_SHIFT)
#define H264_LMV_BASE_MVX_15_RANGE                      _MK_SHIFT_CONST(109):_MK_SHIFT_CONST(96)
#define H264_LMV_BASE_MVX_15_ROW                        0

#define H264_LMV_BASE_MVY_15_SHIFT                      _MK_SHIFT_CONST(110)
#define H264_LMV_BASE_MVY_15_FIELD                      _MK_FIELD_CONST(0xfff, H264_LMV_BASE_MVY_15_SHIFT)
#define H264_LMV_BASE_MVY_15_RANGE                      _MK_SHIFT_CONST(121):_MK_SHIFT_CONST(110)
#define H264_LMV_BASE_MVY_15_ROW                        0

#define H264_LMV_BASE_FRAMEID_3_SHIFT                   _MK_SHIFT_CONST(122)
#define H264_LMV_BASE_FRAMEID_3_FIELD                   _MK_FIELD_CONST(0x1f, H264_LMV_BASE_FRAMEID_3_SHIFT)
#define H264_LMV_BASE_FRAMEID_3_RANGE                   _MK_SHIFT_CONST(126):_MK_SHIFT_CONST(122)
#define H264_LMV_BASE_FRAMEID_3_ROW                     0

#define H264_LMV_BASE_BOTTOMFIELD_3_SHIFT                       _MK_SHIFT_CONST(127)
#define H264_LMV_BASE_BOTTOMFIELD_3_FIELD                       _MK_FIELD_CONST(0x1, H264_LMV_BASE_BOTTOMFIELD_3_SHIFT)
#define H264_LMV_BASE_BOTTOMFIELD_3_RANGE                       _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(127)
#define H264_LMV_BASE_BOTTOMFIELD_3_ROW                 0


// Packet MPEG2_FMV
#define MPEG2_FMV_SIZE 128

#define MPEG2_FMV_MB_TYPE_SHIFT                 _MK_SHIFT_CONST(0)
#define MPEG2_FMV_MB_TYPE_FIELD                 _MK_FIELD_CONST(0x1, MPEG2_FMV_MB_TYPE_SHIFT)
#define MPEG2_FMV_MB_TYPE_RANGE                 _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MPEG2_FMV_MB_TYPE_ROW                   0
#define MPEG2_FMV_MB_TYPE_INTER                 _MK_ENUM_CONST(0)
#define MPEG2_FMV_MB_TYPE_INTRA                 _MK_ENUM_CONST(1)

#define MPEG2_FMV_MB_PREDICTION_TYPE_SHIFT                      _MK_SHIFT_CONST(1)
#define MPEG2_FMV_MB_PREDICTION_TYPE_FIELD                      _MK_FIELD_CONST(0x3, MPEG2_FMV_MB_PREDICTION_TYPE_SHIFT)
#define MPEG2_FMV_MB_PREDICTION_TYPE_RANGE                      _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define MPEG2_FMV_MB_PREDICTION_TYPE_ROW                        0
#define MPEG2_FMV_MB_PREDICTION_TYPE_FIELD_MV                   _MK_ENUM_CONST(0)
#define MPEG2_FMV_MB_PREDICTION_TYPE_FRAME_OR_16x8_MV                   _MK_ENUM_CONST(1)
#define MPEG2_FMV_MB_PREDICTION_TYPE_DUAL_PRIME_MV                      _MK_ENUM_CONST(2)

#define MPEG2_FMV_MV_FORMAT_SHIFT                       _MK_SHIFT_CONST(3)
#define MPEG2_FMV_MV_FORMAT_FIELD                       _MK_FIELD_CONST(0x1, MPEG2_FMV_MV_FORMAT_SHIFT)
#define MPEG2_FMV_MV_FORMAT_RANGE                       _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define MPEG2_FMV_MV_FORMAT_ROW                 0
#define MPEG2_FMV_MV_FORMAT_FIELD_FORMAT                        _MK_ENUM_CONST(0)
#define MPEG2_FMV_MV_FORMAT_FRAME_FORMAT                        _MK_ENUM_CONST(1)

#define MPEG2_FMV_MV_BACKWARD_SHIFT                     _MK_SHIFT_CONST(4)
#define MPEG2_FMV_MV_BACKWARD_FIELD                     _MK_FIELD_CONST(0x1, MPEG2_FMV_MV_BACKWARD_SHIFT)
#define MPEG2_FMV_MV_BACKWARD_RANGE                     _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define MPEG2_FMV_MV_BACKWARD_ROW                       0

#define MPEG2_FMV_MV_FORWARD_SHIFT                      _MK_SHIFT_CONST(5)
#define MPEG2_FMV_MV_FORWARD_FIELD                      _MK_FIELD_CONST(0x1, MPEG2_FMV_MV_FORWARD_SHIFT)
#define MPEG2_FMV_MV_FORWARD_RANGE                      _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define MPEG2_FMV_MV_FORWARD_ROW                        0

#define MPEG2_FMV_ERROR_CORRECTED_MB_SHIFT                      _MK_SHIFT_CONST(6)
#define MPEG2_FMV_ERROR_CORRECTED_MB_FIELD                      _MK_FIELD_CONST(0x1, MPEG2_FMV_ERROR_CORRECTED_MB_SHIFT)
#define MPEG2_FMV_ERROR_CORRECTED_MB_RANGE                      _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define MPEG2_FMV_ERROR_CORRECTED_MB_ROW                        0
#define MPEG2_FMV_ERROR_CORRECTED_MB_REGULAR_MB                 _MK_ENUM_CONST(0)
#define MPEG2_FMV_ERROR_CORRECTED_MB_ERROR_CORRECTED                    _MK_ENUM_CONST(1)

#define MPEG2_FMV_CONCEALMENT_MV_AVAILABLE_SHIFT                        _MK_SHIFT_CONST(7)
#define MPEG2_FMV_CONCEALMENT_MV_AVAILABLE_FIELD                        _MK_FIELD_CONST(0x1, MPEG2_FMV_CONCEALMENT_MV_AVAILABLE_SHIFT)
#define MPEG2_FMV_CONCEALMENT_MV_AVAILABLE_RANGE                        _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define MPEG2_FMV_CONCEALMENT_MV_AVAILABLE_ROW                  0
#define MPEG2_FMV_CONCEALMENT_MV_AVAILABLE_ABSENT                       _MK_ENUM_CONST(0)
#define MPEG2_FMV_CONCEALMENT_MV_AVAILABLE_PRESENT                      _MK_ENUM_CONST(1)

#define MPEG2_FMV_DCT_TYPE_SHIFT                        _MK_SHIFT_CONST(8)
#define MPEG2_FMV_DCT_TYPE_FIELD                        _MK_FIELD_CONST(0x1, MPEG2_FMV_DCT_TYPE_SHIFT)
#define MPEG2_FMV_DCT_TYPE_RANGE                        _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define MPEG2_FMV_DCT_TYPE_ROW                  0
#define MPEG2_FMV_DCT_TYPE_FRM_DCT                      _MK_ENUM_CONST(0)
#define MPEG2_FMV_DCT_TYPE_FLD_DCT                      _MK_ENUM_CONST(1)

#define MPEG2_FMV_MV_COUNT_SHIFT                        _MK_SHIFT_CONST(9)
#define MPEG2_FMV_MV_COUNT_FIELD                        _MK_FIELD_CONST(0x3, MPEG2_FMV_MV_COUNT_SHIFT)
#define MPEG2_FMV_MV_COUNT_RANGE                        _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(9)
#define MPEG2_FMV_MV_COUNT_ROW                  0

#define MPEG2_FMV_RESERVED_SHIFT                        _MK_SHIFT_CONST(11)
#define MPEG2_FMV_RESERVED_FIELD                        _MK_FIELD_CONST(0x1ff, MPEG2_FMV_RESERVED_SHIFT)
#define MPEG2_FMV_RESERVED_RANGE                        _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(11)
#define MPEG2_FMV_RESERVED_ROW                  0

#define MPEG2_FMV_L0_MVX1_SHIFT                 _MK_SHIFT_CONST(20)
#define MPEG2_FMV_L0_MVX1_FIELD                 _MK_FIELD_CONST(0x3fff, MPEG2_FMV_L0_MVX1_SHIFT)
#define MPEG2_FMV_L0_MVX1_RANGE                 _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(20)
#define MPEG2_FMV_L0_MVX1_ROW                   0

#define MPEG2_FMV_L0_MVY1_SHIFT                 _MK_SHIFT_CONST(34)
#define MPEG2_FMV_L0_MVY1_FIELD                 _MK_FIELD_CONST(0x3ff, MPEG2_FMV_L0_MVY1_SHIFT)
#define MPEG2_FMV_L0_MVY1_RANGE                 _MK_SHIFT_CONST(43):_MK_SHIFT_CONST(34)
#define MPEG2_FMV_L0_MVY1_ROW                   0

#define MPEG2_FMV_FRMID1_SHIFT                  _MK_SHIFT_CONST(44)
#define MPEG2_FMV_FRMID1_FIELD                  _MK_FIELD_CONST(0x3, MPEG2_FMV_FRMID1_SHIFT)
#define MPEG2_FMV_FRMID1_RANGE                  _MK_SHIFT_CONST(45):_MK_SHIFT_CONST(44)
#define MPEG2_FMV_FRMID1_ROW                    0
#define MPEG2_FMV_FRMID1_CURR_FRMID                     _MK_ENUM_CONST(0)
#define MPEG2_FMV_FRMID1_FWD_FRMID                      _MK_ENUM_CONST(1)
#define MPEG2_FMV_FRMID1_BWD_FRMID                      _MK_ENUM_CONST(2)

#define MPEG2_FMV_FIELD1_SHIFT                  _MK_SHIFT_CONST(46)
#define MPEG2_FMV_FIELD1_FIELD                  _MK_FIELD_CONST(0x1, MPEG2_FMV_FIELD1_SHIFT)
#define MPEG2_FMV_FIELD1_RANGE                  _MK_SHIFT_CONST(46):_MK_SHIFT_CONST(46)
#define MPEG2_FMV_FIELD1_ROW                    0
#define MPEG2_FMV_FIELD1_TOP_FLD                        _MK_ENUM_CONST(0)
#define MPEG2_FMV_FIELD1_BOT_FLD                        _MK_ENUM_CONST(1)

#define MPEG2_FMV_L0_MVX2_SHIFT                 _MK_SHIFT_CONST(47)
#define MPEG2_FMV_L0_MVX2_FIELD                 _MK_FIELD_CONST(0x3fff, MPEG2_FMV_L0_MVX2_SHIFT)
#define MPEG2_FMV_L0_MVX2_RANGE                 _MK_SHIFT_CONST(60):_MK_SHIFT_CONST(47)
#define MPEG2_FMV_L0_MVX2_ROW                   0

#define MPEG2_FMV_L0_MVY2_SHIFT                 _MK_SHIFT_CONST(61)
#define MPEG2_FMV_L0_MVY2_FIELD                 _MK_FIELD_CONST(0x3ff, MPEG2_FMV_L0_MVY2_SHIFT)
#define MPEG2_FMV_L0_MVY2_RANGE                 _MK_SHIFT_CONST(70):_MK_SHIFT_CONST(61)
#define MPEG2_FMV_L0_MVY2_ROW                   0

#define MPEG2_FMV_FRMID2_SHIFT                  _MK_SHIFT_CONST(71)
#define MPEG2_FMV_FRMID2_FIELD                  _MK_FIELD_CONST(0x3, MPEG2_FMV_FRMID2_SHIFT)
#define MPEG2_FMV_FRMID2_RANGE                  _MK_SHIFT_CONST(72):_MK_SHIFT_CONST(71)
#define MPEG2_FMV_FRMID2_ROW                    0
#define MPEG2_FMV_FRMID2_CURR_FRMID                     _MK_ENUM_CONST(0)
#define MPEG2_FMV_FRMID2_FWD_FRMID                      _MK_ENUM_CONST(1)
#define MPEG2_FMV_FRMID2_BWD_FRMID                      _MK_ENUM_CONST(2)

#define MPEG2_FMV_FIELD2_SHIFT                  _MK_SHIFT_CONST(73)
#define MPEG2_FMV_FIELD2_FIELD                  _MK_FIELD_CONST(0x1, MPEG2_FMV_FIELD2_SHIFT)
#define MPEG2_FMV_FIELD2_RANGE                  _MK_SHIFT_CONST(73):_MK_SHIFT_CONST(73)
#define MPEG2_FMV_FIELD2_ROW                    0
#define MPEG2_FMV_FIELD2_TOP_FLD                        _MK_ENUM_CONST(0)
#define MPEG2_FMV_FIELD2_BOT_FLD                        _MK_ENUM_CONST(1)

#define MPEG2_FMV_L1_MVX1_SHIFT                 _MK_SHIFT_CONST(74)
#define MPEG2_FMV_L1_MVX1_FIELD                 _MK_FIELD_CONST(0x3fff, MPEG2_FMV_L1_MVX1_SHIFT)
#define MPEG2_FMV_L1_MVX1_RANGE                 _MK_SHIFT_CONST(87):_MK_SHIFT_CONST(74)
#define MPEG2_FMV_L1_MVX1_ROW                   0

#define MPEG2_FMV_L1_MVY1_SHIFT                 _MK_SHIFT_CONST(88)
#define MPEG2_FMV_L1_MVY1_FIELD                 _MK_FIELD_CONST(0x3ff, MPEG2_FMV_L1_MVY1_SHIFT)
#define MPEG2_FMV_L1_MVY1_RANGE                 _MK_SHIFT_CONST(97):_MK_SHIFT_CONST(88)
#define MPEG2_FMV_L1_MVY1_ROW                   0

#define MPEG2_FMV_FRMID3_SHIFT                  _MK_SHIFT_CONST(98)
#define MPEG2_FMV_FRMID3_FIELD                  _MK_FIELD_CONST(0x3, MPEG2_FMV_FRMID3_SHIFT)
#define MPEG2_FMV_FRMID3_RANGE                  _MK_SHIFT_CONST(99):_MK_SHIFT_CONST(98)
#define MPEG2_FMV_FRMID3_ROW                    0
#define MPEG2_FMV_FRMID3_CURR_FRMID                     _MK_ENUM_CONST(0)
#define MPEG2_FMV_FRMID3_FWD_FRMID                      _MK_ENUM_CONST(1)
#define MPEG2_FMV_FRMID3_BWD_FRMID                      _MK_ENUM_CONST(2)

#define MPEG2_FMV_FIELD3_SHIFT                  _MK_SHIFT_CONST(100)
#define MPEG2_FMV_FIELD3_FIELD                  _MK_FIELD_CONST(0x1, MPEG2_FMV_FIELD3_SHIFT)
#define MPEG2_FMV_FIELD3_RANGE                  _MK_SHIFT_CONST(100):_MK_SHIFT_CONST(100)
#define MPEG2_FMV_FIELD3_ROW                    0
#define MPEG2_FMV_FIELD3_TOP_FLD                        _MK_ENUM_CONST(0)
#define MPEG2_FMV_FIELD3_BOT_FLD                        _MK_ENUM_CONST(1)

#define MPEG2_FMV_L1_MVX2_SHIFT                 _MK_SHIFT_CONST(101)
#define MPEG2_FMV_L1_MVX2_FIELD                 _MK_FIELD_CONST(0x3fff, MPEG2_FMV_L1_MVX2_SHIFT)
#define MPEG2_FMV_L1_MVX2_RANGE                 _MK_SHIFT_CONST(114):_MK_SHIFT_CONST(101)
#define MPEG2_FMV_L1_MVX2_ROW                   0

#define MPEG2_FMV_L1_MVY2_SHIFT                 _MK_SHIFT_CONST(115)
#define MPEG2_FMV_L1_MVY2_FIELD                 _MK_FIELD_CONST(0x3ff, MPEG2_FMV_L1_MVY2_SHIFT)
#define MPEG2_FMV_L1_MVY2_RANGE                 _MK_SHIFT_CONST(124):_MK_SHIFT_CONST(115)
#define MPEG2_FMV_L1_MVY2_ROW                   0

#define MPEG2_FMV_FRMID4_SHIFT                  _MK_SHIFT_CONST(125)
#define MPEG2_FMV_FRMID4_FIELD                  _MK_FIELD_CONST(0x3, MPEG2_FMV_FRMID4_SHIFT)
#define MPEG2_FMV_FRMID4_RANGE                  _MK_SHIFT_CONST(126):_MK_SHIFT_CONST(125)
#define MPEG2_FMV_FRMID4_ROW                    0
#define MPEG2_FMV_FRMID4_CURR_FRMID                     _MK_ENUM_CONST(0)
#define MPEG2_FMV_FRMID4_FWD_FRMID                      _MK_ENUM_CONST(1)
#define MPEG2_FMV_FRMID4_BWD_FRMID                      _MK_ENUM_CONST(2)

#define MPEG2_FMV_FIELD4_SHIFT                  _MK_SHIFT_CONST(127)
#define MPEG2_FMV_FIELD4_FIELD                  _MK_FIELD_CONST(0x1, MPEG2_FMV_FIELD4_SHIFT)
#define MPEG2_FMV_FIELD4_RANGE                  _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(127)
#define MPEG2_FMV_FIELD4_ROW                    0
#define MPEG2_FMV_FIELD4_TOP_FLD                        _MK_ENUM_CONST(0)
#define MPEG2_FMV_FIELD4_BOT_FLD                        _MK_ENUM_CONST(1)


// Packet CBC_COMMAND
#define CBC_COMMAND_SIZE 32

#define CBC_COMMAND_OPCODE_SHIFT                        _MK_SHIFT_CONST(27)
#define CBC_COMMAND_OPCODE_FIELD                        _MK_FIELD_CONST(0x1f, CBC_COMMAND_OPCODE_SHIFT)
#define CBC_COMMAND_OPCODE_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(27)
#define CBC_COMMAND_OPCODE_ROW                  0

#define CBC_COMMAND_COMMAND_SHIFT                       _MK_SHIFT_CONST(0)
#define CBC_COMMAND_COMMAND_FIELD                       _MK_FIELD_CONST(0xfffffff, CBC_COMMAND_COMMAND_SHIFT)
#define CBC_COMMAND_COMMAND_RANGE                       _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(0)
#define CBC_COMMAND_COMMAND_ROW                 0


// Packet CBC_DATA
#define CBC_DATA_SIZE 32

#define CBC_DATA_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define CBC_DATA_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, CBC_DATA_DATA_SHIFT)
#define CBC_DATA_DATA_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBC_DATA_DATA_ROW                       0

#define CBC_DATA_BLK_TYPE_SHIFT                 _MK_SHIFT_CONST(30)
#define CBC_DATA_BLK_TYPE_FIELD                 _MK_FIELD_CONST(0x3, CBC_DATA_BLK_TYPE_SHIFT)
#define CBC_DATA_BLK_TYPE_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(30)
#define CBC_DATA_BLK_TYPE_ROW                   0
#define CBC_DATA_BLK_TYPE_LUMA_CHROMA                   _MK_ENUM_CONST(0)
#define CBC_DATA_BLK_TYPE_LUMA_DC                       _MK_ENUM_CONST(1)
#define CBC_DATA_BLK_TYPE_CB_DC                 _MK_ENUM_CONST(2)
#define CBC_DATA_BLK_TYPE_CR_DC                 _MK_ENUM_CONST(3)

#define CBC_DATA_BLK_NULL_SHIFT                 _MK_SHIFT_CONST(29)
#define CBC_DATA_BLK_NULL_FIELD                 _MK_FIELD_CONST(0x1, CBC_DATA_BLK_NULL_SHIFT)
#define CBC_DATA_BLK_NULL_RANGE                 _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define CBC_DATA_BLK_NULL_ROW                   0

#define CBC_DATA_LAST_SHIFT                     _MK_SHIFT_CONST(28)
#define CBC_DATA_LAST_FIELD                     _MK_FIELD_CONST(0x1, CBC_DATA_LAST_SHIFT)
#define CBC_DATA_LAST_RANGE                     _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define CBC_DATA_LAST_ROW                       0

#define CBC_DATA_INDEX_SHIFT                    _MK_SHIFT_CONST(22)
#define CBC_DATA_INDEX_FIELD                    _MK_FIELD_CONST(0x3f, CBC_DATA_INDEX_SHIFT)
#define CBC_DATA_INDEX_RANGE                    _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(22)
#define CBC_DATA_INDEX_ROW                      0

#define CBC_DATA_SIGN_SHIFT                     _MK_SHIFT_CONST(21)
#define CBC_DATA_SIGN_FIELD                     _MK_FIELD_CONST(0x1, CBC_DATA_SIGN_SHIFT)
#define CBC_DATA_SIGN_RANGE                     _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define CBC_DATA_SIGN_ROW                       0

#define CBC_DATA_RESERVED_SHIFT                 _MK_SHIFT_CONST(17)
#define CBC_DATA_RESERVED_FIELD                 _MK_FIELD_CONST(0xf, CBC_DATA_RESERVED_SHIFT)
#define CBC_DATA_RESERVED_RANGE                 _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(17)
#define CBC_DATA_RESERVED_ROW                   0

#define CBC_DATA_COEFF_CLIPPED_SHIFT                    _MK_SHIFT_CONST(16)
#define CBC_DATA_COEFF_CLIPPED_FIELD                    _MK_FIELD_CONST(0x1, CBC_DATA_COEFF_CLIPPED_SHIFT)
#define CBC_DATA_COEFF_CLIPPED_RANGE                    _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define CBC_DATA_COEFF_CLIPPED_ROW                      0

#define CBC_DATA_LEVEL_SHIFT                    _MK_SHIFT_CONST(0)
#define CBC_DATA_LEVEL_FIELD                    _MK_FIELD_CONST(0xffff, CBC_DATA_LEVEL_SHIFT)
#define CBC_DATA_LEVEL_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CBC_DATA_LEVEL_ROW                      0

#define CBC_DATA_ABS_SHIFT                      _MK_SHIFT_CONST(0)
#define CBC_DATA_ABS_FIELD                      _MK_FIELD_CONST(0xfffff, CBC_DATA_ABS_SHIFT)
#define CBC_DATA_ABS_RANGE                      _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(0)
#define CBC_DATA_ABS_ROW                        0

#define CBC_DATA_DATA_TYPE_SHIFT                        _MK_SHIFT_CONST(29)
#define CBC_DATA_DATA_TYPE_FIELD                        _MK_FIELD_CONST(0x7, CBC_DATA_DATA_TYPE_SHIFT)
#define CBC_DATA_DATA_TYPE_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(29)
#define CBC_DATA_DATA_TYPE_ROW                  0
#define CBC_DATA_DATA_TYPE_INTRA_4x4                    _MK_ENUM_CONST(0)
#define CBC_DATA_DATA_TYPE_INTRA_8x8                    _MK_ENUM_CONST(1)
#define CBC_DATA_DATA_TYPE_INTRA_CHROMA                 _MK_ENUM_CONST(2)
#define CBC_DATA_DATA_TYPE_REF_IDX_L0                   _MK_ENUM_CONST(3)
#define CBC_DATA_DATA_TYPE_REF_IDX_L1                   _MK_ENUM_CONST(4)
#define CBC_DATA_DATA_TYPE_MVD_L0                       _MK_ENUM_CONST(5)
#define CBC_DATA_DATA_TYPE_MVD_L1                       _MK_ENUM_CONST(6)
#define CBC_DATA_DATA_TYPE_SUB_MB                       _MK_ENUM_CONST(7)

#define CBC_DATA_PREV_3_SHIFT                   _MK_SHIFT_CONST(15)
#define CBC_DATA_PREV_3_FIELD                   _MK_FIELD_CONST(0x1, CBC_DATA_PREV_3_SHIFT)
#define CBC_DATA_PREV_3_RANGE                   _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define CBC_DATA_PREV_3_ROW                     0

#define CBC_DATA_REM_3_SHIFT                    _MK_SHIFT_CONST(12)
#define CBC_DATA_REM_3_FIELD                    _MK_FIELD_CONST(0x7, CBC_DATA_REM_3_SHIFT)
#define CBC_DATA_REM_3_RANGE                    _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define CBC_DATA_REM_3_ROW                      0

#define CBC_DATA_PREV_2_SHIFT                   _MK_SHIFT_CONST(11)
#define CBC_DATA_PREV_2_FIELD                   _MK_FIELD_CONST(0x1, CBC_DATA_PREV_2_SHIFT)
#define CBC_DATA_PREV_2_RANGE                   _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(11)
#define CBC_DATA_PREV_2_ROW                     0

#define CBC_DATA_REM_2_SHIFT                    _MK_SHIFT_CONST(8)
#define CBC_DATA_REM_2_FIELD                    _MK_FIELD_CONST(0x7, CBC_DATA_REM_2_SHIFT)
#define CBC_DATA_REM_2_RANGE                    _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(8)
#define CBC_DATA_REM_2_ROW                      0

#define CBC_DATA_PREV_1_SHIFT                   _MK_SHIFT_CONST(7)
#define CBC_DATA_PREV_1_FIELD                   _MK_FIELD_CONST(0x1, CBC_DATA_PREV_1_SHIFT)
#define CBC_DATA_PREV_1_RANGE                   _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define CBC_DATA_PREV_1_ROW                     0

#define CBC_DATA_REM_1_SHIFT                    _MK_SHIFT_CONST(4)
#define CBC_DATA_REM_1_FIELD                    _MK_FIELD_CONST(0x7, CBC_DATA_REM_1_SHIFT)
#define CBC_DATA_REM_1_RANGE                    _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(4)
#define CBC_DATA_REM_1_ROW                      0

#define CBC_DATA_PREV_0_SHIFT                   _MK_SHIFT_CONST(3)
#define CBC_DATA_PREV_0_FIELD                   _MK_FIELD_CONST(0x1, CBC_DATA_PREV_0_SHIFT)
#define CBC_DATA_PREV_0_RANGE                   _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define CBC_DATA_PREV_0_ROW                     0

#define CBC_DATA_REM_0_SHIFT                    _MK_SHIFT_CONST(0)
#define CBC_DATA_REM_0_FIELD                    _MK_FIELD_CONST(0x7, CBC_DATA_REM_0_SHIFT)
#define CBC_DATA_REM_0_RANGE                    _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define CBC_DATA_REM_0_ROW                      0

#define CBC_DATA_PRED_MODE_SHIFT                        _MK_SHIFT_CONST(0)
#define CBC_DATA_PRED_MODE_FIELD                        _MK_FIELD_CONST(0x3, CBC_DATA_PRED_MODE_SHIFT)
#define CBC_DATA_PRED_MODE_RANGE                        _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define CBC_DATA_PRED_MODE_ROW                  0

#define CBC_DATA_MB_PART_1_SHIFT                        _MK_SHIFT_CONST(15)
#define CBC_DATA_MB_PART_1_FIELD                        _MK_FIELD_CONST(0x3, CBC_DATA_MB_PART_1_SHIFT)
#define CBC_DATA_MB_PART_1_RANGE                        _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(15)
#define CBC_DATA_MB_PART_1_ROW                  0

#define CBC_DATA_REF_1_SHIFT                    _MK_SHIFT_CONST(9)
#define CBC_DATA_REF_1_FIELD                    _MK_FIELD_CONST(0x3f, CBC_DATA_REF_1_SHIFT)
#define CBC_DATA_REF_1_RANGE                    _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(9)
#define CBC_DATA_REF_1_ROW                      0

#define CBC_DATA_VAL_SHIFT                      _MK_SHIFT_CONST(8)
#define CBC_DATA_VAL_FIELD                      _MK_FIELD_CONST(0x1, CBC_DATA_VAL_SHIFT)
#define CBC_DATA_VAL_RANGE                      _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define CBC_DATA_VAL_ROW                        0

#define CBC_DATA_MB_PART_0_SHIFT                        _MK_SHIFT_CONST(6)
#define CBC_DATA_MB_PART_0_FIELD                        _MK_FIELD_CONST(0x3, CBC_DATA_MB_PART_0_SHIFT)
#define CBC_DATA_MB_PART_0_RANGE                        _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(6)
#define CBC_DATA_MB_PART_0_ROW                  0

#define CBC_DATA_REF_0_SHIFT                    _MK_SHIFT_CONST(0)
#define CBC_DATA_REF_0_FIELD                    _MK_FIELD_CONST(0x3f, CBC_DATA_REF_0_SHIFT)
#define CBC_DATA_REF_0_RANGE                    _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define CBC_DATA_REF_0_ROW                      0

#define CBC_DATA_SUB_MB_PART_SHIFT                      _MK_SHIFT_CONST(25)
#define CBC_DATA_SUB_MB_PART_FIELD                      _MK_FIELD_CONST(0x3, CBC_DATA_SUB_MB_PART_SHIFT)
#define CBC_DATA_SUB_MB_PART_RANGE                      _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(25)
#define CBC_DATA_SUB_MB_PART_ROW                        0

#define CBC_DATA_MB_PART_SHIFT                  _MK_SHIFT_CONST(23)
#define CBC_DATA_MB_PART_FIELD                  _MK_FIELD_CONST(0x3, CBC_DATA_MB_PART_SHIFT)
#define CBC_DATA_MB_PART_RANGE                  _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(23)
#define CBC_DATA_MB_PART_ROW                    0

#define CBC_DATA_COMP_SHIFT                     _MK_SHIFT_CONST(22)
#define CBC_DATA_COMP_FIELD                     _MK_FIELD_CONST(0x1, CBC_DATA_COMP_SHIFT)
#define CBC_DATA_COMP_RANGE                     _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define CBC_DATA_COMP_ROW                       0

#define CBC_DATA_TYPE_SHIFT                     _MK_SHIFT_CONST(0)
#define CBC_DATA_TYPE_FIELD                     _MK_FIELD_CONST(0xf, CBC_DATA_TYPE_SHIFT)
#define CBC_DATA_TYPE_RANGE                     _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(0)
#define CBC_DATA_TYPE_ROW                       0


// Packet CBC_DATA_VP8
#define CBC_DATA_VP8_SIZE 32

#define CBC_DATA_VP8_DATA_TYPE_SHIFT                    _MK_SHIFT_CONST(29)
#define CBC_DATA_VP8_DATA_TYPE_FIELD                    _MK_FIELD_CONST(0x7, CBC_DATA_VP8_DATA_TYPE_SHIFT)
#define CBC_DATA_VP8_DATA_TYPE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(29)
#define CBC_DATA_VP8_DATA_TYPE_ROW                      0
#define CBC_DATA_VP8_DATA_TYPE_MB_INFO                  _MK_ENUM_CONST(0)
#define CBC_DATA_VP8_DATA_TYPE_INTRA_BMODE                      _MK_ENUM_CONST(1)
#define CBC_DATA_VP8_DATA_TYPE_LUMA_FINAL_MV                    _MK_ENUM_CONST(2)
#define CBC_DATA_VP8_DATA_TYPE_LUMA_FINAL_MV_EXT1                       _MK_ENUM_CONST(3)
#define CBC_DATA_VP8_DATA_TYPE_LUMA_FINAL_MV_EXT2                       _MK_ENUM_CONST(4)
#define CBC_DATA_VP8_DATA_TYPE_ACK                      _MK_ENUM_CONST(5)

#define CBC_DATA_VP8_LAST_SHIFT                 _MK_SHIFT_CONST(28)
#define CBC_DATA_VP8_LAST_FIELD                 _MK_FIELD_CONST(0x1, CBC_DATA_VP8_LAST_SHIFT)
#define CBC_DATA_VP8_LAST_RANGE                 _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define CBC_DATA_VP8_LAST_ROW                   0

#define CBC_DATA_VP8_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define CBC_DATA_VP8_DATA_FIELD                 _MK_FIELD_CONST(0xfffffff, CBC_DATA_VP8_DATA_SHIFT)
#define CBC_DATA_VP8_DATA_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(0)
#define CBC_DATA_VP8_DATA_ROW                   0


// Packet CBC_DATA_VP8_MB_INFO
#define CBC_DATA_VP8_MB_INFO_SIZE 32

#define CBC_DATA_VP8_MB_INFO_DATA_TYPE_SHIFT                    _MK_SHIFT_CONST(29)
#define CBC_DATA_VP8_MB_INFO_DATA_TYPE_FIELD                    _MK_FIELD_CONST(0x7, CBC_DATA_VP8_MB_INFO_DATA_TYPE_SHIFT)
#define CBC_DATA_VP8_MB_INFO_DATA_TYPE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(29)
#define CBC_DATA_VP8_MB_INFO_DATA_TYPE_ROW                      0
#define CBC_DATA_VP8_MB_INFO_DATA_TYPE_MB_INFO                  _MK_ENUM_CONST(0)

#define CBC_DATA_VP8_MB_INFO_LAST_SHIFT                 _MK_SHIFT_CONST(28)
#define CBC_DATA_VP8_MB_INFO_LAST_FIELD                 _MK_FIELD_CONST(0x1, CBC_DATA_VP8_MB_INFO_LAST_SHIFT)
#define CBC_DATA_VP8_MB_INFO_LAST_RANGE                 _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define CBC_DATA_VP8_MB_INFO_LAST_ROW                   0

#define CBC_DATA_VP8_MB_INFO_LOOP_FILTER_LEVEL_SHIFT                    _MK_SHIFT_CONST(15)
#define CBC_DATA_VP8_MB_INFO_LOOP_FILTER_LEVEL_FIELD                    _MK_FIELD_CONST(0x3f, CBC_DATA_VP8_MB_INFO_LOOP_FILTER_LEVEL_SHIFT)
#define CBC_DATA_VP8_MB_INFO_LOOP_FILTER_LEVEL_RANGE                    _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(15)
#define CBC_DATA_VP8_MB_INFO_LOOP_FILTER_LEVEL_ROW                      0

#define CBC_DATA_VP8_MB_INFO_SEGMENT_ID_SHIFT                   _MK_SHIFT_CONST(13)
#define CBC_DATA_VP8_MB_INFO_SEGMENT_ID_FIELD                   _MK_FIELD_CONST(0x3, CBC_DATA_VP8_MB_INFO_SEGMENT_ID_SHIFT)
#define CBC_DATA_VP8_MB_INFO_SEGMENT_ID_RANGE                   _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(13)
#define CBC_DATA_VP8_MB_INFO_SEGMENT_ID_ROW                     0

#define CBC_DATA_VP8_MB_INFO_MV_PARTITION_SHIFT                 _MK_SHIFT_CONST(10)
#define CBC_DATA_VP8_MB_INFO_MV_PARTITION_FIELD                 _MK_FIELD_CONST(0x7, CBC_DATA_VP8_MB_INFO_MV_PARTITION_SHIFT)
#define CBC_DATA_VP8_MB_INFO_MV_PARTITION_RANGE                 _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(10)
#define CBC_DATA_VP8_MB_INFO_MV_PARTITION_ROW                   0
#define CBC_DATA_VP8_MB_INFO_MV_PARTITION_TOP_BOTTOM                    _MK_ENUM_CONST(0)
#define CBC_DATA_VP8_MB_INFO_MV_PARTITION_LEFT_RIGHT                    _MK_ENUM_CONST(1)
#define CBC_DATA_VP8_MB_INFO_MV_PARTITION_MV4                   _MK_ENUM_CONST(2)
#define CBC_DATA_VP8_MB_INFO_MV_PARTITION_MV16                  _MK_ENUM_CONST(3)

#define CBC_DATA_VP8_MB_INFO_MV_SPLIT_SHIFT                     _MK_SHIFT_CONST(9)
#define CBC_DATA_VP8_MB_INFO_MV_SPLIT_FIELD                     _MK_FIELD_CONST(0x1, CBC_DATA_VP8_MB_INFO_MV_SPLIT_SHIFT)
#define CBC_DATA_VP8_MB_INFO_MV_SPLIT_RANGE                     _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define CBC_DATA_VP8_MB_INFO_MV_SPLIT_ROW                       0
#define CBC_DATA_VP8_MB_INFO_MV_SPLIT_DIS                       _MK_ENUM_CONST(0)
#define CBC_DATA_VP8_MB_INFO_MV_SPLIT_ENB                       _MK_ENUM_CONST(1)

#define CBC_DATA_VP8_MB_INFO_REF_FRAME_SHIFT                    _MK_SHIFT_CONST(7)
#define CBC_DATA_VP8_MB_INFO_REF_FRAME_FIELD                    _MK_FIELD_CONST(0x3, CBC_DATA_VP8_MB_INFO_REF_FRAME_SHIFT)
#define CBC_DATA_VP8_MB_INFO_REF_FRAME_RANGE                    _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(7)
#define CBC_DATA_VP8_MB_INFO_REF_FRAME_ROW                      0
#define CBC_DATA_VP8_MB_INFO_REF_FRAME_INTRA                    _MK_ENUM_CONST(0)
#define CBC_DATA_VP8_MB_INFO_REF_FRAME_PREV_FRAME                       _MK_ENUM_CONST(1)
#define CBC_DATA_VP8_MB_INFO_REF_FRAME_GOLDEN_FRM                       _MK_ENUM_CONST(2)
#define CBC_DATA_VP8_MB_INFO_REF_FRAME_ALT_REF_FRM                      _MK_ENUM_CONST(3)

#define CBC_DATA_VP8_MB_INFO_CHROMA_INTRA_PRED_MODE_SHIFT                       _MK_SHIFT_CONST(5)
#define CBC_DATA_VP8_MB_INFO_CHROMA_INTRA_PRED_MODE_FIELD                       _MK_FIELD_CONST(0x3, CBC_DATA_VP8_MB_INFO_CHROMA_INTRA_PRED_MODE_SHIFT)
#define CBC_DATA_VP8_MB_INFO_CHROMA_INTRA_PRED_MODE_RANGE                       _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(5)
#define CBC_DATA_VP8_MB_INFO_CHROMA_INTRA_PRED_MODE_ROW                 0
#define CBC_DATA_VP8_MB_INFO_CHROMA_INTRA_PRED_MODE_DC_PRED                     _MK_ENUM_CONST(0)
#define CBC_DATA_VP8_MB_INFO_CHROMA_INTRA_PRED_MODE_V_PRED                      _MK_ENUM_CONST(1)
#define CBC_DATA_VP8_MB_INFO_CHROMA_INTRA_PRED_MODE_H_PRED                      _MK_ENUM_CONST(2)
#define CBC_DATA_VP8_MB_INFO_CHROMA_INTRA_PRED_MODE_TM_PRED                     _MK_ENUM_CONST(3)

#define CBC_DATA_VP8_MB_INFO_MV_MODE_SHIFT                      _MK_SHIFT_CONST(2)
#define CBC_DATA_VP8_MB_INFO_MV_MODE_FIELD                      _MK_FIELD_CONST(0x7, CBC_DATA_VP8_MB_INFO_MV_MODE_SHIFT)
#define CBC_DATA_VP8_MB_INFO_MV_MODE_RANGE                      _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(2)
#define CBC_DATA_VP8_MB_INFO_MV_MODE_ROW                        0
#define CBC_DATA_VP8_MB_INFO_MV_MODE_NEARESTMV                  _MK_ENUM_CONST(0)
#define CBC_DATA_VP8_MB_INFO_MV_MODE_NEARMV                     _MK_ENUM_CONST(1)
#define CBC_DATA_VP8_MB_INFO_MV_MODE_ZEROMV                     _MK_ENUM_CONST(2)
#define CBC_DATA_VP8_MB_INFO_MV_MODE_NEWMV                      _MK_ENUM_CONST(3)
#define CBC_DATA_VP8_MB_INFO_MV_MODE_SPLITMV                    _MK_ENUM_CONST(4)

#define CBC_DATA_VP8_MB_INFO_LUMA_INTRA_PRED_MODE_SHIFT                 _MK_SHIFT_CONST(2)
#define CBC_DATA_VP8_MB_INFO_LUMA_INTRA_PRED_MODE_FIELD                 _MK_FIELD_CONST(0x7, CBC_DATA_VP8_MB_INFO_LUMA_INTRA_PRED_MODE_SHIFT)
#define CBC_DATA_VP8_MB_INFO_LUMA_INTRA_PRED_MODE_RANGE                 _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(2)
#define CBC_DATA_VP8_MB_INFO_LUMA_INTRA_PRED_MODE_ROW                   0
#define CBC_DATA_VP8_MB_INFO_LUMA_INTRA_PRED_MODE_DC_PRED                       _MK_ENUM_CONST(0)
#define CBC_DATA_VP8_MB_INFO_LUMA_INTRA_PRED_MODE_V_PRED                        _MK_ENUM_CONST(1)
#define CBC_DATA_VP8_MB_INFO_LUMA_INTRA_PRED_MODE_H_PRED                        _MK_ENUM_CONST(2)
#define CBC_DATA_VP8_MB_INFO_LUMA_INTRA_PRED_MODE_TM_PRED                       _MK_ENUM_CONST(3)
#define CBC_DATA_VP8_MB_INFO_LUMA_INTRA_PRED_MODE_B_PRED                        _MK_ENUM_CONST(4)

#define CBC_DATA_VP8_MB_INFO_MB_TYPE_SHIFT                      _MK_SHIFT_CONST(1)
#define CBC_DATA_VP8_MB_INFO_MB_TYPE_FIELD                      _MK_FIELD_CONST(0x1, CBC_DATA_VP8_MB_INFO_MB_TYPE_SHIFT)
#define CBC_DATA_VP8_MB_INFO_MB_TYPE_RANGE                      _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define CBC_DATA_VP8_MB_INFO_MB_TYPE_ROW                        0
#define CBC_DATA_VP8_MB_INFO_MB_TYPE_INTER                      _MK_ENUM_CONST(0)
#define CBC_DATA_VP8_MB_INFO_MB_TYPE_INTRA                      _MK_ENUM_CONST(1)

#define CBC_DATA_VP8_MB_INFO_MB_SKIP_COEFF_SHIFT                        _MK_SHIFT_CONST(0)
#define CBC_DATA_VP8_MB_INFO_MB_SKIP_COEFF_FIELD                        _MK_FIELD_CONST(0x1, CBC_DATA_VP8_MB_INFO_MB_SKIP_COEFF_SHIFT)
#define CBC_DATA_VP8_MB_INFO_MB_SKIP_COEFF_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBC_DATA_VP8_MB_INFO_MB_SKIP_COEFF_ROW                  0


// Packet CBC_DATA_VP8_INTRA_BMODE
#define CBC_DATA_VP8_INTRA_BMODE_SIZE 32

#define CBC_DATA_VP8_INTRA_BMODE_DATA_TYPE_SHIFT                        _MK_SHIFT_CONST(29)
#define CBC_DATA_VP8_INTRA_BMODE_DATA_TYPE_FIELD                        _MK_FIELD_CONST(0x7, CBC_DATA_VP8_INTRA_BMODE_DATA_TYPE_SHIFT)
#define CBC_DATA_VP8_INTRA_BMODE_DATA_TYPE_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(29)
#define CBC_DATA_VP8_INTRA_BMODE_DATA_TYPE_ROW                  0
#define CBC_DATA_VP8_INTRA_BMODE_DATA_TYPE_INTRA_BMODE                  _MK_ENUM_CONST(1)

#define CBC_DATA_VP8_INTRA_BMODE_LAST_SHIFT                     _MK_SHIFT_CONST(28)
#define CBC_DATA_VP8_INTRA_BMODE_LAST_FIELD                     _MK_FIELD_CONST(0x1, CBC_DATA_VP8_INTRA_BMODE_LAST_SHIFT)
#define CBC_DATA_VP8_INTRA_BMODE_LAST_RANGE                     _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define CBC_DATA_VP8_INTRA_BMODE_LAST_ROW                       0

#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_3_SHIFT                     _MK_SHIFT_CONST(12)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_3_FIELD                     _MK_FIELD_CONST(0xf, CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_3_SHIFT)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_3_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(12)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_3_ROW                       0
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_3_B_DC_PRED                 _MK_ENUM_CONST(0)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_3_B_TM_PRED                 _MK_ENUM_CONST(1)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_3_B_VE_PRED                 _MK_ENUM_CONST(2)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_3_B_HE_PRED                 _MK_ENUM_CONST(3)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_3_B_LD_PRED                 _MK_ENUM_CONST(4)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_3_B_RD_PRED                 _MK_ENUM_CONST(5)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_3_B_VR_PRED                 _MK_ENUM_CONST(6)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_3_B_VL_PRED                 _MK_ENUM_CONST(7)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_3_B_HD_PRED                 _MK_ENUM_CONST(8)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_3_B_HU_PRED                 _MK_ENUM_CONST(9)

#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_2_SHIFT                     _MK_SHIFT_CONST(8)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_2_FIELD                     _MK_FIELD_CONST(0xf, CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_2_SHIFT)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_2_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(8)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_2_ROW                       0
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_2_B_DC_PRED                 _MK_ENUM_CONST(0)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_2_B_TM_PRED                 _MK_ENUM_CONST(1)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_2_B_VE_PRED                 _MK_ENUM_CONST(2)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_2_B_HE_PRED                 _MK_ENUM_CONST(3)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_2_B_LD_PRED                 _MK_ENUM_CONST(4)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_2_B_RD_PRED                 _MK_ENUM_CONST(5)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_2_B_VR_PRED                 _MK_ENUM_CONST(6)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_2_B_VL_PRED                 _MK_ENUM_CONST(7)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_2_B_HD_PRED                 _MK_ENUM_CONST(8)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_2_B_HU_PRED                 _MK_ENUM_CONST(9)

#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_1_SHIFT                     _MK_SHIFT_CONST(4)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_1_FIELD                     _MK_FIELD_CONST(0xf, CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_1_SHIFT)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_1_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(4)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_1_ROW                       0
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_1_B_DC_PRED                 _MK_ENUM_CONST(0)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_1_B_TM_PRED                 _MK_ENUM_CONST(1)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_1_B_VE_PRED                 _MK_ENUM_CONST(2)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_1_B_HE_PRED                 _MK_ENUM_CONST(3)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_1_B_LD_PRED                 _MK_ENUM_CONST(4)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_1_B_RD_PRED                 _MK_ENUM_CONST(5)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_1_B_VR_PRED                 _MK_ENUM_CONST(6)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_1_B_VL_PRED                 _MK_ENUM_CONST(7)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_1_B_HD_PRED                 _MK_ENUM_CONST(8)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_1_B_HU_PRED                 _MK_ENUM_CONST(9)

#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_0_SHIFT                     _MK_SHIFT_CONST(0)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_0_FIELD                     _MK_FIELD_CONST(0xf, CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_0_SHIFT)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_0_RANGE                     _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(0)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_0_ROW                       0
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_0_B_DC_PRED                 _MK_ENUM_CONST(0)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_0_B_TM_PRED                 _MK_ENUM_CONST(1)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_0_B_VE_PRED                 _MK_ENUM_CONST(2)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_0_B_HE_PRED                 _MK_ENUM_CONST(3)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_0_B_LD_PRED                 _MK_ENUM_CONST(4)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_0_B_RD_PRED                 _MK_ENUM_CONST(5)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_0_B_VR_PRED                 _MK_ENUM_CONST(6)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_0_B_VL_PRED                 _MK_ENUM_CONST(7)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_0_B_HD_PRED                 _MK_ENUM_CONST(8)
#define CBC_DATA_VP8_INTRA_BMODE_LUMA_BMODE_0_B_HU_PRED                 _MK_ENUM_CONST(9)


// Packet CBC_DATA_VP8_LUMA_FINAL_MV
#define CBC_DATA_VP8_LUMA_FINAL_MV_SIZE 32

#define CBC_DATA_VP8_LUMA_FINAL_MV_DATA_TYPE_SHIFT                      _MK_SHIFT_CONST(29)
#define CBC_DATA_VP8_LUMA_FINAL_MV_DATA_TYPE_FIELD                      _MK_FIELD_CONST(0x7, CBC_DATA_VP8_LUMA_FINAL_MV_DATA_TYPE_SHIFT)
#define CBC_DATA_VP8_LUMA_FINAL_MV_DATA_TYPE_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(29)
#define CBC_DATA_VP8_LUMA_FINAL_MV_DATA_TYPE_ROW                        0
#define CBC_DATA_VP8_LUMA_FINAL_MV_DATA_TYPE_LUMA_FINAL_MV                      _MK_ENUM_CONST(2)

#define CBC_DATA_VP8_LUMA_FINAL_MV_LAST_SHIFT                   _MK_SHIFT_CONST(28)
#define CBC_DATA_VP8_LUMA_FINAL_MV_LAST_FIELD                   _MK_FIELD_CONST(0x1, CBC_DATA_VP8_LUMA_FINAL_MV_LAST_SHIFT)
#define CBC_DATA_VP8_LUMA_FINAL_MV_LAST_RANGE                   _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define CBC_DATA_VP8_LUMA_FINAL_MV_LAST_ROW                     0

#define CBC_DATA_VP8_LUMA_FINAL_MV_MVY_SHIFT                    _MK_SHIFT_CONST(14)
#define CBC_DATA_VP8_LUMA_FINAL_MV_MVY_FIELD                    _MK_FIELD_CONST(0x3fff, CBC_DATA_VP8_LUMA_FINAL_MV_MVY_SHIFT)
#define CBC_DATA_VP8_LUMA_FINAL_MV_MVY_RANGE                    _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(14)
#define CBC_DATA_VP8_LUMA_FINAL_MV_MVY_ROW                      0

#define CBC_DATA_VP8_LUMA_FINAL_MV_MVX_SHIFT                    _MK_SHIFT_CONST(0)
#define CBC_DATA_VP8_LUMA_FINAL_MV_MVX_FIELD                    _MK_FIELD_CONST(0x3fff, CBC_DATA_VP8_LUMA_FINAL_MV_MVX_SHIFT)
#define CBC_DATA_VP8_LUMA_FINAL_MV_MVX_RANGE                    _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(0)
#define CBC_DATA_VP8_LUMA_FINAL_MV_MVX_ROW                      0


// Packet CBC_DATA_VP8_LUMA_FINAL_MV_EXT1
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT1_SIZE 32

#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT1_DATA_TYPE_SHIFT                 _MK_SHIFT_CONST(29)
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT1_DATA_TYPE_FIELD                 _MK_FIELD_CONST(0x7, CBC_DATA_VP8_LUMA_FINAL_MV_EXT1_DATA_TYPE_SHIFT)
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT1_DATA_TYPE_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(29)
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT1_DATA_TYPE_ROW                   0
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT1_DATA_TYPE_LUMA_FINAL_MV_EXT1                    _MK_ENUM_CONST(3)

#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT1_LAST_SHIFT                      _MK_SHIFT_CONST(28)
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT1_LAST_FIELD                      _MK_FIELD_CONST(0x1, CBC_DATA_VP8_LUMA_FINAL_MV_EXT1_LAST_SHIFT)
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT1_LAST_RANGE                      _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT1_LAST_ROW                        0

#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT1_MVY_SHIFT                       _MK_SHIFT_CONST(14)
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT1_MVY_FIELD                       _MK_FIELD_CONST(0x3fff, CBC_DATA_VP8_LUMA_FINAL_MV_EXT1_MVY_SHIFT)
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT1_MVY_RANGE                       _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(14)
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT1_MVY_ROW                 0

#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT1_MVX_SHIFT                       _MK_SHIFT_CONST(0)
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT1_MVX_FIELD                       _MK_FIELD_CONST(0x3fff, CBC_DATA_VP8_LUMA_FINAL_MV_EXT1_MVX_SHIFT)
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT1_MVX_RANGE                       _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(0)
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT1_MVX_ROW                 0


// Packet CBC_DATA_VP8_LUMA_FINAL_MV_EXT2
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT2_SIZE 32

#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT2_DATA_TYPE_SHIFT                 _MK_SHIFT_CONST(29)
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT2_DATA_TYPE_FIELD                 _MK_FIELD_CONST(0x7, CBC_DATA_VP8_LUMA_FINAL_MV_EXT2_DATA_TYPE_SHIFT)
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT2_DATA_TYPE_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(29)
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT2_DATA_TYPE_ROW                   0
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT2_DATA_TYPE_LUMA_FINAL_MV_EXT2                    _MK_ENUM_CONST(4)

#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT2_LAST_SHIFT                      _MK_SHIFT_CONST(28)
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT2_LAST_FIELD                      _MK_FIELD_CONST(0x1, CBC_DATA_VP8_LUMA_FINAL_MV_EXT2_LAST_SHIFT)
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT2_LAST_RANGE                      _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT2_LAST_ROW                        0

#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT2_MVY_MSB_SHIFT                   _MK_SHIFT_CONST(16)
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT2_MVY_MSB_FIELD                   _MK_FIELD_CONST(0x3, CBC_DATA_VP8_LUMA_FINAL_MV_EXT2_MVY_MSB_SHIFT)
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT2_MVY_MSB_RANGE                   _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(16)
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT2_MVY_MSB_ROW                     0

#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT2_MVX_MSB_SHIFT                   _MK_SHIFT_CONST(0)
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT2_MVX_MSB_FIELD                   _MK_FIELD_CONST(0x3, CBC_DATA_VP8_LUMA_FINAL_MV_EXT2_MVX_MSB_SHIFT)
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT2_MVX_MSB_RANGE                   _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define CBC_DATA_VP8_LUMA_FINAL_MV_EXT2_MVX_MSB_ROW                     0


// Packet CBC_DATA_VP8_COEF
#define CBC_DATA_VP8_COEF_SIZE 32

#define CBC_DATA_VP8_COEF_RESERVED2_SHIFT                       _MK_SHIFT_CONST(29)
#define CBC_DATA_VP8_COEF_RESERVED2_FIELD                       _MK_FIELD_CONST(0x7, CBC_DATA_VP8_COEF_RESERVED2_SHIFT)
#define CBC_DATA_VP8_COEF_RESERVED2_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(29)
#define CBC_DATA_VP8_COEF_RESERVED2_ROW                 0

#define CBC_DATA_VP8_COEF_LAST_SHIFT                    _MK_SHIFT_CONST(28)
#define CBC_DATA_VP8_COEF_LAST_FIELD                    _MK_FIELD_CONST(0x1, CBC_DATA_VP8_COEF_LAST_SHIFT)
#define CBC_DATA_VP8_COEF_LAST_RANGE                    _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define CBC_DATA_VP8_COEF_LAST_ROW                      0

#define CBC_DATA_VP8_COEF_EOB_SHIFT                     _MK_SHIFT_CONST(27)
#define CBC_DATA_VP8_COEF_EOB_FIELD                     _MK_FIELD_CONST(0x1, CBC_DATA_VP8_COEF_EOB_SHIFT)
#define CBC_DATA_VP8_COEF_EOB_RANGE                     _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define CBC_DATA_VP8_COEF_EOB_ROW                       0

#define CBC_DATA_VP8_COEF_LAST_COEF_IS_0_SHIFT                  _MK_SHIFT_CONST(26)
#define CBC_DATA_VP8_COEF_LAST_COEF_IS_0_FIELD                  _MK_FIELD_CONST(0x1, CBC_DATA_VP8_COEF_LAST_COEF_IS_0_SHIFT)
#define CBC_DATA_VP8_COEF_LAST_COEF_IS_0_RANGE                  _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(26)
#define CBC_DATA_VP8_COEF_LAST_COEF_IS_0_ROW                    0

#define CBC_DATA_VP8_COEF_INDEX_SHIFT                   _MK_SHIFT_CONST(22)
#define CBC_DATA_VP8_COEF_INDEX_FIELD                   _MK_FIELD_CONST(0xf, CBC_DATA_VP8_COEF_INDEX_SHIFT)
#define CBC_DATA_VP8_COEF_INDEX_RANGE                   _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(22)
#define CBC_DATA_VP8_COEF_INDEX_ROW                     0

#define CBC_DATA_VP8_COEF_SIGN_SHIFT                    _MK_SHIFT_CONST(21)
#define CBC_DATA_VP8_COEF_SIGN_FIELD                    _MK_FIELD_CONST(0x1, CBC_DATA_VP8_COEF_SIGN_SHIFT)
#define CBC_DATA_VP8_COEF_SIGN_RANGE                    _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define CBC_DATA_VP8_COEF_SIGN_ROW                      0

#define CBC_DATA_VP8_COEF_RESERVED0_SHIFT                       _MK_SHIFT_CONST(19)
#define CBC_DATA_VP8_COEF_RESERVED0_FIELD                       _MK_FIELD_CONST(0x3, CBC_DATA_VP8_COEF_RESERVED0_SHIFT)
#define CBC_DATA_VP8_COEF_RESERVED0_RANGE                       _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(19)
#define CBC_DATA_VP8_COEF_RESERVED0_ROW                 0

#define CBC_DATA_VP8_COEF_COEF_NOT_CODED_SHIFT                  _MK_SHIFT_CONST(18)
#define CBC_DATA_VP8_COEF_COEF_NOT_CODED_FIELD                  _MK_FIELD_CONST(0x1, CBC_DATA_VP8_COEF_COEF_NOT_CODED_SHIFT)
#define CBC_DATA_VP8_COEF_COEF_NOT_CODED_RANGE                  _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define CBC_DATA_VP8_COEF_COEF_NOT_CODED_ROW                    0

#define CBC_DATA_VP8_COEF_BLK_INDEX_SHIFT                       _MK_SHIFT_CONST(13)
#define CBC_DATA_VP8_COEF_BLK_INDEX_FIELD                       _MK_FIELD_CONST(0x1f, CBC_DATA_VP8_COEF_BLK_INDEX_SHIFT)
#define CBC_DATA_VP8_COEF_BLK_INDEX_RANGE                       _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(13)
#define CBC_DATA_VP8_COEF_BLK_INDEX_ROW                 0

#define CBC_DATA_VP8_COEF_LEVEL_SHIFT                   _MK_SHIFT_CONST(0)
#define CBC_DATA_VP8_COEF_LEVEL_FIELD                   _MK_FIELD_CONST(0x1fff, CBC_DATA_VP8_COEF_LEVEL_SHIFT)
#define CBC_DATA_VP8_COEF_LEVEL_RANGE                   _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(0)
#define CBC_DATA_VP8_COEF_LEVEL_ROW                     0


// Packet VC1_MB_INFO
#define VC1_MB_INFO_SIZE 32

#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_0_SHIFT                     _MK_SHIFT_CONST(0)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_0_FIELD                     _MK_FIELD_CONST(0x1, VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_0_SHIFT)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_0_RANGE                     _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_0_ROW                       0

#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_1_SHIFT                     _MK_SHIFT_CONST(1)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_1_FIELD                     _MK_FIELD_CONST(0x1, VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_1_SHIFT)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_1_RANGE                     _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_1_ROW                       0

#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_2_SHIFT                     _MK_SHIFT_CONST(2)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_2_FIELD                     _MK_FIELD_CONST(0x1, VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_2_SHIFT)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_2_RANGE                     _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_2_ROW                       0

#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_3_SHIFT                     _MK_SHIFT_CONST(3)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_3_FIELD                     _MK_FIELD_CONST(0x1, VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_3_SHIFT)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_3_RANGE                     _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_3_ROW                       0

#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_4_SHIFT                     _MK_SHIFT_CONST(4)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_4_FIELD                     _MK_FIELD_CONST(0x1, VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_4_SHIFT)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_4_RANGE                     _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_4_ROW                       0

#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_5_SHIFT                     _MK_SHIFT_CONST(5)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_5_FIELD                     _MK_FIELD_CONST(0x1, VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_5_SHIFT)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_5_RANGE                     _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_5_ROW                       0

#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_6_SHIFT                     _MK_SHIFT_CONST(6)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_6_FIELD                     _MK_FIELD_CONST(0x1, VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_6_SHIFT)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_6_RANGE                     _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_6_ROW                       0

#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_7_SHIFT                     _MK_SHIFT_CONST(7)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_7_FIELD                     _MK_FIELD_CONST(0x1, VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_7_SHIFT)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_7_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_7_ROW                       0

#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_8_SHIFT                     _MK_SHIFT_CONST(8)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_8_FIELD                     _MK_FIELD_CONST(0x1, VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_8_SHIFT)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_8_RANGE                     _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_8_ROW                       0

#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_9_SHIFT                     _MK_SHIFT_CONST(9)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_9_FIELD                     _MK_FIELD_CONST(0x1, VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_9_SHIFT)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_9_RANGE                     _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_9_ROW                       0

#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_10_SHIFT                    _MK_SHIFT_CONST(10)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_10_FIELD                    _MK_FIELD_CONST(0x1, VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_10_SHIFT)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_10_RANGE                    _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(10)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_10_ROW                      0

#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_11_SHIFT                    _MK_SHIFT_CONST(11)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_11_FIELD                    _MK_FIELD_CONST(0x1, VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_11_SHIFT)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_11_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(11)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_11_ROW                      0

#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_12_SHIFT                    _MK_SHIFT_CONST(12)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_12_FIELD                    _MK_FIELD_CONST(0x1, VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_12_SHIFT)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_12_RANGE                    _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(12)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_12_ROW                      0

#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_13_SHIFT                    _MK_SHIFT_CONST(13)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_13_FIELD                    _MK_FIELD_CONST(0x1, VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_13_SHIFT)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_13_RANGE                    _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(13)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_13_ROW                      0

#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_14_SHIFT                    _MK_SHIFT_CONST(14)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_14_FIELD                    _MK_FIELD_CONST(0x1, VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_14_SHIFT)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_14_RANGE                    _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(14)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_14_ROW                      0

#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_15_SHIFT                    _MK_SHIFT_CONST(15)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_15_FIELD                    _MK_FIELD_CONST(0x1, VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_15_SHIFT)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_15_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define VC1_MB_INFO_MVTYPE_DIRECT_ACPRED_MB_15_ROW                      0

#define VC1_MB_INFO_SKIP_OVERFLAG_MB_0_SHIFT                    _MK_SHIFT_CONST(16)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_0_FIELD                    _MK_FIELD_CONST(0x1, VC1_MB_INFO_SKIP_OVERFLAG_MB_0_SHIFT)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_0_RANGE                    _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_0_ROW                      0

#define VC1_MB_INFO_SKIP_OVERFLAG_MB_1_SHIFT                    _MK_SHIFT_CONST(17)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_1_FIELD                    _MK_FIELD_CONST(0x1, VC1_MB_INFO_SKIP_OVERFLAG_MB_1_SHIFT)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_1_RANGE                    _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(17)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_1_ROW                      0

#define VC1_MB_INFO_SKIP_OVERFLAG_MB_2_SHIFT                    _MK_SHIFT_CONST(18)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_2_FIELD                    _MK_FIELD_CONST(0x1, VC1_MB_INFO_SKIP_OVERFLAG_MB_2_SHIFT)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_2_RANGE                    _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_2_ROW                      0

#define VC1_MB_INFO_SKIP_OVERFLAG_MB_3_SHIFT                    _MK_SHIFT_CONST(19)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_3_FIELD                    _MK_FIELD_CONST(0x1, VC1_MB_INFO_SKIP_OVERFLAG_MB_3_SHIFT)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_3_RANGE                    _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_3_ROW                      0

#define VC1_MB_INFO_SKIP_OVERFLAG_MB_4_SHIFT                    _MK_SHIFT_CONST(20)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_4_FIELD                    _MK_FIELD_CONST(0x1, VC1_MB_INFO_SKIP_OVERFLAG_MB_4_SHIFT)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_4_RANGE                    _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_4_ROW                      0

#define VC1_MB_INFO_SKIP_OVERFLAG_MB_5_SHIFT                    _MK_SHIFT_CONST(21)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_5_FIELD                    _MK_FIELD_CONST(0x1, VC1_MB_INFO_SKIP_OVERFLAG_MB_5_SHIFT)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_5_RANGE                    _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_5_ROW                      0

#define VC1_MB_INFO_SKIP_OVERFLAG_MB_6_SHIFT                    _MK_SHIFT_CONST(22)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_6_FIELD                    _MK_FIELD_CONST(0x1, VC1_MB_INFO_SKIP_OVERFLAG_MB_6_SHIFT)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_6_RANGE                    _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_6_ROW                      0

#define VC1_MB_INFO_SKIP_OVERFLAG_MB_7_SHIFT                    _MK_SHIFT_CONST(23)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_7_FIELD                    _MK_FIELD_CONST(0x1, VC1_MB_INFO_SKIP_OVERFLAG_MB_7_SHIFT)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_7_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_7_ROW                      0

#define VC1_MB_INFO_SKIP_OVERFLAG_MB_8_SHIFT                    _MK_SHIFT_CONST(24)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_8_FIELD                    _MK_FIELD_CONST(0x1, VC1_MB_INFO_SKIP_OVERFLAG_MB_8_SHIFT)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_8_RANGE                    _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_8_ROW                      0

#define VC1_MB_INFO_SKIP_OVERFLAG_MB_9_SHIFT                    _MK_SHIFT_CONST(25)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_9_FIELD                    _MK_FIELD_CONST(0x1, VC1_MB_INFO_SKIP_OVERFLAG_MB_9_SHIFT)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_9_RANGE                    _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_9_ROW                      0

#define VC1_MB_INFO_SKIP_OVERFLAG_MB_10_SHIFT                   _MK_SHIFT_CONST(26)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_10_FIELD                   _MK_FIELD_CONST(0x1, VC1_MB_INFO_SKIP_OVERFLAG_MB_10_SHIFT)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_10_RANGE                   _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(26)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_10_ROW                     0

#define VC1_MB_INFO_SKIP_OVERFLAG_MB_11_SHIFT                   _MK_SHIFT_CONST(27)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_11_FIELD                   _MK_FIELD_CONST(0x1, VC1_MB_INFO_SKIP_OVERFLAG_MB_11_SHIFT)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_11_RANGE                   _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_11_ROW                     0

#define VC1_MB_INFO_SKIP_OVERFLAG_MB_12_SHIFT                   _MK_SHIFT_CONST(28)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_12_FIELD                   _MK_FIELD_CONST(0x1, VC1_MB_INFO_SKIP_OVERFLAG_MB_12_SHIFT)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_12_RANGE                   _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_12_ROW                     0

#define VC1_MB_INFO_SKIP_OVERFLAG_MB_13_SHIFT                   _MK_SHIFT_CONST(29)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_13_FIELD                   _MK_FIELD_CONST(0x1, VC1_MB_INFO_SKIP_OVERFLAG_MB_13_SHIFT)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_13_RANGE                   _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_13_ROW                     0

#define VC1_MB_INFO_SKIP_OVERFLAG_MB_14_SHIFT                   _MK_SHIFT_CONST(30)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_14_FIELD                   _MK_FIELD_CONST(0x1, VC1_MB_INFO_SKIP_OVERFLAG_MB_14_SHIFT)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_14_RANGE                   _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_14_ROW                     0

#define VC1_MB_INFO_SKIP_OVERFLAG_MB_15_SHIFT                   _MK_SHIFT_CONST(31)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_15_FIELD                   _MK_FIELD_CONST(0x1, VC1_MB_INFO_SKIP_OVERFLAG_MB_15_SHIFT)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_15_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define VC1_MB_INFO_SKIP_OVERFLAG_MB_15_ROW                     0

#define VC1_MB_INFO_DATA_SHIFT                  _MK_SHIFT_CONST(0)
#define VC1_MB_INFO_DATA_FIELD                  _MK_FIELD_CONST(0xffffffff, VC1_MB_INFO_DATA_SHIFT)
#define VC1_MB_INFO_DATA_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define VC1_MB_INFO_DATA_ROW                    0


// Packet VC1_MB_PRED_PKT0
#define VC1_MB_PRED_PKT0_SIZE 32

#define VC1_MB_PRED_PKT0_AC1_SHIFT                      _MK_SHIFT_CONST(0)
#define VC1_MB_PRED_PKT0_AC1_FIELD                      _MK_FIELD_CONST(0x7ff, VC1_MB_PRED_PKT0_AC1_SHIFT)
#define VC1_MB_PRED_PKT0_AC1_RANGE                      _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(0)
#define VC1_MB_PRED_PKT0_AC1_ROW                        0

#define VC1_MB_PRED_PKT0_AC2_SHIFT                      _MK_SHIFT_CONST(11)
#define VC1_MB_PRED_PKT0_AC2_FIELD                      _MK_FIELD_CONST(0x7ff, VC1_MB_PRED_PKT0_AC2_SHIFT)
#define VC1_MB_PRED_PKT0_AC2_RANGE                      _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(11)
#define VC1_MB_PRED_PKT0_AC2_ROW                        0

#define VC1_MB_PRED_PKT0_BLK_3_CODED_STATUS_SHIFT                       _MK_SHIFT_CONST(22)
#define VC1_MB_PRED_PKT0_BLK_3_CODED_STATUS_FIELD                       _MK_FIELD_CONST(0x1, VC1_MB_PRED_PKT0_BLK_3_CODED_STATUS_SHIFT)
#define VC1_MB_PRED_PKT0_BLK_3_CODED_STATUS_RANGE                       _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define VC1_MB_PRED_PKT0_BLK_3_CODED_STATUS_ROW                 0

#define VC1_MB_PRED_PKT0_BLK_2_CODED_STATUS_SHIFT                       _MK_SHIFT_CONST(23)
#define VC1_MB_PRED_PKT0_BLK_2_CODED_STATUS_FIELD                       _MK_FIELD_CONST(0x1, VC1_MB_PRED_PKT0_BLK_2_CODED_STATUS_SHIFT)
#define VC1_MB_PRED_PKT0_BLK_2_CODED_STATUS_RANGE                       _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define VC1_MB_PRED_PKT0_BLK_2_CODED_STATUS_ROW                 0

#define VC1_MB_PRED_PKT0_CHROMA_INTRA_STATUS_SHIFT                      _MK_SHIFT_CONST(24)
#define VC1_MB_PRED_PKT0_CHROMA_INTRA_STATUS_FIELD                      _MK_FIELD_CONST(0x1, VC1_MB_PRED_PKT0_CHROMA_INTRA_STATUS_SHIFT)
#define VC1_MB_PRED_PKT0_CHROMA_INTRA_STATUS_RANGE                      _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define VC1_MB_PRED_PKT0_CHROMA_INTRA_STATUS_ROW                        0

#define VC1_MB_PRED_PKT0_BLK_3_INTRA_STATUS_SHIFT                       _MK_SHIFT_CONST(25)
#define VC1_MB_PRED_PKT0_BLK_3_INTRA_STATUS_FIELD                       _MK_FIELD_CONST(0x1, VC1_MB_PRED_PKT0_BLK_3_INTRA_STATUS_SHIFT)
#define VC1_MB_PRED_PKT0_BLK_3_INTRA_STATUS_RANGE                       _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define VC1_MB_PRED_PKT0_BLK_3_INTRA_STATUS_ROW                 0

#define VC1_MB_PRED_PKT0_BLK_2_INTRA_STATUS_SHIFT                       _MK_SHIFT_CONST(26)
#define VC1_MB_PRED_PKT0_BLK_2_INTRA_STATUS_FIELD                       _MK_FIELD_CONST(0x1, VC1_MB_PRED_PKT0_BLK_2_INTRA_STATUS_SHIFT)
#define VC1_MB_PRED_PKT0_BLK_2_INTRA_STATUS_RANGE                       _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(26)
#define VC1_MB_PRED_PKT0_BLK_2_INTRA_STATUS_ROW                 0

#define VC1_MB_PRED_PKT0_MQUANT_SHIFT                   _MK_SHIFT_CONST(27)
#define VC1_MB_PRED_PKT0_MQUANT_FIELD                   _MK_FIELD_CONST(0x1f, VC1_MB_PRED_PKT0_MQUANT_SHIFT)
#define VC1_MB_PRED_PKT0_MQUANT_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(27)
#define VC1_MB_PRED_PKT0_MQUANT_ROW                     0

#define VC1_MB_PRED_PKT0_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define VC1_MB_PRED_PKT0_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, VC1_MB_PRED_PKT0_DATA_SHIFT)
#define VC1_MB_PRED_PKT0_DATA_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define VC1_MB_PRED_PKT0_DATA_ROW                       0


// Packet VC1_MB_PRED_PKT1
#define VC1_MB_PRED_PKT1_SIZE 32

#define VC1_MB_PRED_PKT1_AC1_SHIFT                      _MK_SHIFT_CONST(0)
#define VC1_MB_PRED_PKT1_AC1_FIELD                      _MK_FIELD_CONST(0x7ff, VC1_MB_PRED_PKT1_AC1_SHIFT)
#define VC1_MB_PRED_PKT1_AC1_RANGE                      _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(0)
#define VC1_MB_PRED_PKT1_AC1_ROW                        0

#define VC1_MB_PRED_PKT1_AC2_SHIFT                      _MK_SHIFT_CONST(11)
#define VC1_MB_PRED_PKT1_AC2_FIELD                      _MK_FIELD_CONST(0x7ff, VC1_MB_PRED_PKT1_AC2_SHIFT)
#define VC1_MB_PRED_PKT1_AC2_RANGE                      _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(11)
#define VC1_MB_PRED_PKT1_AC2_ROW                        0

#define VC1_MB_PRED_PKT1_MB_HALF_QP_SHIFT                       _MK_SHIFT_CONST(22)
#define VC1_MB_PRED_PKT1_MB_HALF_QP_FIELD                       _MK_FIELD_CONST(0x1, VC1_MB_PRED_PKT1_MB_HALF_QP_SHIFT)
#define VC1_MB_PRED_PKT1_MB_HALF_QP_RANGE                       _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define VC1_MB_PRED_PKT1_MB_HALF_QP_ROW                 0

#define VC1_MB_PRED_PKT1_OVERFLAGMB_SHIFT                       _MK_SHIFT_CONST(23)
#define VC1_MB_PRED_PKT1_OVERFLAGMB_FIELD                       _MK_FIELD_CONST(0x1, VC1_MB_PRED_PKT1_OVERFLAGMB_SHIFT)
#define VC1_MB_PRED_PKT1_OVERFLAGMB_RANGE                       _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define VC1_MB_PRED_PKT1_OVERFLAGMB_ROW                 0

#define VC1_MB_PRED_PKT1_RESERVED_SHIFT                 _MK_SHIFT_CONST(24)
#define VC1_MB_PRED_PKT1_RESERVED_FIELD                 _MK_FIELD_CONST(0xff, VC1_MB_PRED_PKT1_RESERVED_SHIFT)
#define VC1_MB_PRED_PKT1_RESERVED_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(24)
#define VC1_MB_PRED_PKT1_RESERVED_ROW                   0

#define VC1_MB_PRED_PKT1_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define VC1_MB_PRED_PKT1_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, VC1_MB_PRED_PKT1_DATA_SHIFT)
#define VC1_MB_PRED_PKT1_DATA_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define VC1_MB_PRED_PKT1_DATA_ROW                       0


// Packet VC1_LMV
#define VC1_LMV_SIZE 160

#define VC1_LMV_MVX_Y3_FY_MSB_SHIFT                     _MK_SHIFT_CONST(0)
#define VC1_LMV_MVX_Y3_FY_MSB_FIELD                     _MK_FIELD_CONST(0xff, VC1_LMV_MVX_Y3_FY_MSB_SHIFT)
#define VC1_LMV_MVX_Y3_FY_MSB_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define VC1_LMV_MVX_Y3_FY_MSB_ROW                       0

#define VC1_LMV_CBP_Y2_SHIFT                    _MK_SHIFT_CONST(8)
#define VC1_LMV_CBP_Y2_FIELD                    _MK_FIELD_CONST(0x3, VC1_LMV_CBP_Y2_SHIFT)
#define VC1_LMV_CBP_Y2_RANGE                    _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(8)
#define VC1_LMV_CBP_Y2_ROW                      0

#define VC1_LMV_CBP_Y3_SHIFT                    _MK_SHIFT_CONST(10)
#define VC1_LMV_CBP_Y3_FIELD                    _MK_FIELD_CONST(0x3, VC1_LMV_CBP_Y3_SHIFT)
#define VC1_LMV_CBP_Y3_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(10)
#define VC1_LMV_CBP_Y3_ROW                      0

#define VC1_LMV_CBP_U_SHIFT                     _MK_SHIFT_CONST(12)
#define VC1_LMV_CBP_U_FIELD                     _MK_FIELD_CONST(0x3, VC1_LMV_CBP_U_SHIFT)
#define VC1_LMV_CBP_U_RANGE                     _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(12)
#define VC1_LMV_CBP_U_ROW                       0

#define VC1_LMV_CBP_V_SHIFT                     _MK_SHIFT_CONST(14)
#define VC1_LMV_CBP_V_FIELD                     _MK_FIELD_CONST(0x3, VC1_LMV_CBP_V_SHIFT)
#define VC1_LMV_CBP_V_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(14)
#define VC1_LMV_CBP_V_ROW                       0

#define VC1_LMV_TT_Y2_SHIFT                     _MK_SHIFT_CONST(16)
#define VC1_LMV_TT_Y2_FIELD                     _MK_FIELD_CONST(0x3, VC1_LMV_TT_Y2_SHIFT)
#define VC1_LMV_TT_Y2_RANGE                     _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(16)
#define VC1_LMV_TT_Y2_ROW                       0

#define VC1_LMV_TT_Y3_SHIFT                     _MK_SHIFT_CONST(18)
#define VC1_LMV_TT_Y3_FIELD                     _MK_FIELD_CONST(0x3, VC1_LMV_TT_Y3_SHIFT)
#define VC1_LMV_TT_Y3_RANGE                     _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(18)
#define VC1_LMV_TT_Y3_ROW                       0

#define VC1_LMV_TT_U_SHIFT                      _MK_SHIFT_CONST(20)
#define VC1_LMV_TT_U_FIELD                      _MK_FIELD_CONST(0x3, VC1_LMV_TT_U_SHIFT)
#define VC1_LMV_TT_U_RANGE                      _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(20)
#define VC1_LMV_TT_U_ROW                        0

#define VC1_LMV_TT_V_SHIFT                      _MK_SHIFT_CONST(22)
#define VC1_LMV_TT_V_FIELD                      _MK_FIELD_CONST(0x3, VC1_LMV_TT_V_SHIFT)
#define VC1_LMV_TT_V_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(22)
#define VC1_LMV_TT_V_ROW                        0

#define VC1_LMV_FIELDTX_SHIFT                   _MK_SHIFT_CONST(24)
#define VC1_LMV_FIELDTX_FIELD                   _MK_FIELD_CONST(0x1, VC1_LMV_FIELDTX_SHIFT)
#define VC1_LMV_FIELDTX_RANGE                   _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define VC1_LMV_FIELDTX_ROW                     0

#define VC1_LMV_BTYPE_Y1_SHIFT                  _MK_SHIFT_CONST(25)
#define VC1_LMV_BTYPE_Y1_FIELD                  _MK_FIELD_CONST(0x1, VC1_LMV_BTYPE_Y1_SHIFT)
#define VC1_LMV_BTYPE_Y1_RANGE                  _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define VC1_LMV_BTYPE_Y1_ROW                    0

#define VC1_LMV_BTYPE_Y2_SHIFT                  _MK_SHIFT_CONST(26)
#define VC1_LMV_BTYPE_Y2_FIELD                  _MK_FIELD_CONST(0x1, VC1_LMV_BTYPE_Y2_SHIFT)
#define VC1_LMV_BTYPE_Y2_RANGE                  _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(26)
#define VC1_LMV_BTYPE_Y2_ROW                    0

#define VC1_LMV_BTYPE_Y3_SHIFT                  _MK_SHIFT_CONST(27)
#define VC1_LMV_BTYPE_Y3_FIELD                  _MK_FIELD_CONST(0x1, VC1_LMV_BTYPE_Y3_SHIFT)
#define VC1_LMV_BTYPE_Y3_RANGE                  _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define VC1_LMV_BTYPE_Y3_ROW                    0

#define VC1_LMV_BTYPE_UV_SHIFT                  _MK_SHIFT_CONST(28)
#define VC1_LMV_BTYPE_UV_FIELD                  _MK_FIELD_CONST(0x1, VC1_LMV_BTYPE_UV_SHIFT)
#define VC1_LMV_BTYPE_UV_RANGE                  _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define VC1_LMV_BTYPE_UV_ROW                    0

#define VC1_LMV_MV_TYPE_SHIFT                   _MK_SHIFT_CONST(29)
#define VC1_LMV_MV_TYPE_FIELD                   _MK_FIELD_CONST(0x7, VC1_LMV_MV_TYPE_SHIFT)
#define VC1_LMV_MV_TYPE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(29)
#define VC1_LMV_MV_TYPE_ROW                     0
#define VC1_LMV_MV_TYPE_INTRA                   _MK_ENUM_CONST(0)
#define VC1_LMV_MV_TYPE_FOUR_MV                 _MK_ENUM_CONST(4)
#define VC1_LMV_MV_TYPE_ONE_MV_FORWARD                  _MK_ENUM_CONST(5)
#define VC1_LMV_MV_TYPE_ONE_MV_BACKWARD                 _MK_ENUM_CONST(6)
#define VC1_LMV_MV_TYPE_ONE_MV_BI                       _MK_ENUM_CONST(7)
#define VC1_LMV_MV_TYPE_USE_EXT                 _MK_ENUM_CONST(1)

#define VC1_LMV_H_BNDRY_SHIFT                   _MK_SHIFT_CONST(32)
#define VC1_LMV_H_BNDRY_FIELD                   _MK_FIELD_CONST(0xffff, VC1_LMV_H_BNDRY_SHIFT)
#define VC1_LMV_H_BNDRY_RANGE                   _MK_SHIFT_CONST(47):_MK_SHIFT_CONST(32)
#define VC1_LMV_H_BNDRY_ROW                     0

#define VC1_LMV_V_BNDRY_SHIFT                   _MK_SHIFT_CONST(48)
#define VC1_LMV_V_BNDRY_FIELD                   _MK_FIELD_CONST(0xffff, VC1_LMV_V_BNDRY_SHIFT)
#define VC1_LMV_V_BNDRY_RANGE                   _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(48)
#define VC1_LMV_V_BNDRY_ROW                     0

#define VC1_LMV_MVY_Y2_FUV_MSB_SHIFT                    _MK_SHIFT_CONST(64)
#define VC1_LMV_MVY_Y2_FUV_MSB_FIELD                    _MK_FIELD_CONST(0x7, VC1_LMV_MVY_Y2_FUV_MSB_SHIFT)
#define VC1_LMV_MVY_Y2_FUV_MSB_RANGE                    _MK_SHIFT_CONST(66):_MK_SHIFT_CONST(64)
#define VC1_LMV_MVY_Y2_FUV_MSB_ROW                      0

#define VC1_LMV_MVX_Y2_FUV_SHIFT                        _MK_SHIFT_CONST(67)
#define VC1_LMV_MVX_Y2_FUV_FIELD                        _MK_FIELD_CONST(0x1fff, VC1_LMV_MVX_Y2_FUV_SHIFT)
#define VC1_LMV_MVX_Y2_FUV_RANGE                        _MK_SHIFT_CONST(79):_MK_SHIFT_CONST(67)
#define VC1_LMV_MVX_Y2_FUV_ROW                  0

#define VC1_LMV_MVY_Y3_FY_SHIFT                 _MK_SHIFT_CONST(80)
#define VC1_LMV_MVY_Y3_FY_FIELD                 _MK_FIELD_CONST(0x7ff, VC1_LMV_MVY_Y3_FY_SHIFT)
#define VC1_LMV_MVY_Y3_FY_RANGE                 _MK_SHIFT_CONST(90):_MK_SHIFT_CONST(80)
#define VC1_LMV_MVY_Y3_FY_ROW                   0

#define VC1_LMV_MVX_Y3_FY_LSB_SHIFT                     _MK_SHIFT_CONST(91)
#define VC1_LMV_MVX_Y3_FY_LSB_FIELD                     _MK_FIELD_CONST(0x1f, VC1_LMV_MVX_Y3_FY_LSB_SHIFT)
#define VC1_LMV_MVX_Y3_FY_LSB_RANGE                     _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(91)
#define VC1_LMV_MVX_Y3_FY_LSB_ROW                       0

#define VC1_LMV_MVY_UV_BY_SHIFT                 _MK_SHIFT_CONST(96)
#define VC1_LMV_MVY_UV_BY_FIELD                 _MK_FIELD_CONST(0x7ff, VC1_LMV_MVY_UV_BY_SHIFT)
#define VC1_LMV_MVY_UV_BY_RANGE                 _MK_SHIFT_CONST(106):_MK_SHIFT_CONST(96)
#define VC1_LMV_MVY_UV_BY_ROW                   0

#define VC1_LMV_MVX_UV_BY_SHIFT                 _MK_SHIFT_CONST(107)
#define VC1_LMV_MVX_UV_BY_FIELD                 _MK_FIELD_CONST(0x1fff, VC1_LMV_MVX_UV_BY_SHIFT)
#define VC1_LMV_MVX_UV_BY_RANGE                 _MK_SHIFT_CONST(119):_MK_SHIFT_CONST(107)
#define VC1_LMV_MVX_UV_BY_ROW                   0

#define VC1_LMV_MVY_Y2_FUV_LSB_SHIFT                    _MK_SHIFT_CONST(120)
#define VC1_LMV_MVY_Y2_FUV_LSB_FIELD                    _MK_FIELD_CONST(0xff, VC1_LMV_MVY_Y2_FUV_LSB_SHIFT)
#define VC1_LMV_MVY_Y2_FUV_LSB_RANGE                    _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(120)
#define VC1_LMV_MVY_Y2_FUV_LSB_ROW                      0

#define VC1_LMV_REFSTRUCT_Y2_SHIFT                      _MK_SHIFT_CONST(34)
#define VC1_LMV_REFSTRUCT_Y2_FIELD                      _MK_FIELD_CONST(0x1, VC1_LMV_REFSTRUCT_Y2_SHIFT)
#define VC1_LMV_REFSTRUCT_Y2_RANGE                      _MK_SHIFT_CONST(34):_MK_SHIFT_CONST(34)
#define VC1_LMV_REFSTRUCT_Y2_ROW                        0

#define VC1_LMV_REFSTRUCT_Y3_SHIFT                      _MK_SHIFT_CONST(35)
#define VC1_LMV_REFSTRUCT_Y3_FIELD                      _MK_FIELD_CONST(0x1, VC1_LMV_REFSTRUCT_Y3_SHIFT)
#define VC1_LMV_REFSTRUCT_Y3_RANGE                      _MK_SHIFT_CONST(35):_MK_SHIFT_CONST(35)
#define VC1_LMV_REFSTRUCT_Y3_ROW                        0

#define VC1_LMV_REFSTRUCT_UV_SHIFT                      _MK_SHIFT_CONST(38)
#define VC1_LMV_REFSTRUCT_UV_FIELD                      _MK_FIELD_CONST(0x1, VC1_LMV_REFSTRUCT_UV_SHIFT)
#define VC1_LMV_REFSTRUCT_UV_RANGE                      _MK_SHIFT_CONST(38):_MK_SHIFT_CONST(38)
#define VC1_LMV_REFSTRUCT_UV_ROW                        0

#define VC1_LMV_V_BNDRY_EXT_SHIFT                       _MK_SHIFT_CONST(16)
#define VC1_LMV_V_BNDRY_EXT_FIELD                       _MK_FIELD_CONST(0xff, VC1_LMV_V_BNDRY_EXT_SHIFT)
#define VC1_LMV_V_BNDRY_EXT_RANGE                       _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define VC1_LMV_V_BNDRY_EXT_ROW                 0

#define VC1_LMV_MVY_UV_BY_11_SHIFT                      _MK_SHIFT_CONST(16)
#define VC1_LMV_MVY_UV_BY_11_FIELD                      _MK_FIELD_CONST(0x1, VC1_LMV_MVY_UV_BY_11_SHIFT)
#define VC1_LMV_MVY_UV_BY_11_RANGE                      _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define VC1_LMV_MVY_UV_BY_11_ROW                        0

#define VC1_LMV_MVY_Y2_FUV_11_SHIFT                     _MK_SHIFT_CONST(17)
#define VC1_LMV_MVY_Y2_FUV_11_FIELD                     _MK_FIELD_CONST(0x1, VC1_LMV_MVY_Y2_FUV_11_SHIFT)
#define VC1_LMV_MVY_Y2_FUV_11_RANGE                     _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(17)
#define VC1_LMV_MVY_Y2_FUV_11_ROW                       0

#define VC1_LMV_MVY_Y3_FY_11_SHIFT                      _MK_SHIFT_CONST(18)
#define VC1_LMV_MVY_Y3_FY_11_FIELD                      _MK_FIELD_CONST(0x1, VC1_LMV_MVY_Y3_FY_11_SHIFT)
#define VC1_LMV_MVY_Y3_FY_11_RANGE                      _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define VC1_LMV_MVY_Y3_FY_11_ROW                        0

#define VC1_LMV_MVY_YBOTTOM_RIGHT_11_SHIFT                      _MK_SHIFT_CONST(19)
#define VC1_LMV_MVY_YBOTTOM_RIGHT_11_FIELD                      _MK_FIELD_CONST(0x1, VC1_LMV_MVY_YBOTTOM_RIGHT_11_SHIFT)
#define VC1_LMV_MVY_YBOTTOM_RIGHT_11_RANGE                      _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define VC1_LMV_MVY_YBOTTOM_RIGHT_11_ROW                        0

#define VC1_LMV_RSVD0_SHIFT                     _MK_SHIFT_CONST(128)
#define VC1_LMV_RSVD0_FIELD                     _MK_FIELD_CONST(0x3, VC1_LMV_RSVD0_SHIFT)
#define VC1_LMV_RSVD0_RANGE                     _MK_SHIFT_CONST(129):_MK_SHIFT_CONST(128)
#define VC1_LMV_RSVD0_ROW                       0

#define VC1_LMV_MV_FIELDS_SHIFT                 _MK_SHIFT_CONST(130)
#define VC1_LMV_MV_FIELDS_FIELD                 _MK_FIELD_CONST(0xf, VC1_LMV_MV_FIELDS_SHIFT)
#define VC1_LMV_MV_FIELDS_RANGE                 _MK_SHIFT_CONST(133):_MK_SHIFT_CONST(130)
#define VC1_LMV_MV_FIELDS_ROW                   0

#define VC1_LMV_MB_TYPE_EXT_SHIFT                       _MK_SHIFT_CONST(134)
#define VC1_LMV_MB_TYPE_EXT_FIELD                       _MK_FIELD_CONST(0x3, VC1_LMV_MB_TYPE_EXT_SHIFT)
#define VC1_LMV_MB_TYPE_EXT_RANGE                       _MK_SHIFT_CONST(135):_MK_SHIFT_CONST(134)
#define VC1_LMV_MB_TYPE_EXT_ROW                 0

#define VC1_LMV_MVY_YBOTTOM_RIGHT_SHIFT                 _MK_SHIFT_CONST(136)
#define VC1_LMV_MVY_YBOTTOM_RIGHT_FIELD                 _MK_FIELD_CONST(0x7ff, VC1_LMV_MVY_YBOTTOM_RIGHT_SHIFT)
#define VC1_LMV_MVY_YBOTTOM_RIGHT_RANGE                 _MK_SHIFT_CONST(146):_MK_SHIFT_CONST(136)
#define VC1_LMV_MVY_YBOTTOM_RIGHT_ROW                   0

#define VC1_LMV_MVX_YBOTTOM_RIGHT_SHIFT                 _MK_SHIFT_CONST(147)
#define VC1_LMV_MVX_YBOTTOM_RIGHT_FIELD                 _MK_FIELD_CONST(0x1fff, VC1_LMV_MVX_YBOTTOM_RIGHT_SHIFT)
#define VC1_LMV_MVX_YBOTTOM_RIGHT_RANGE                 _MK_SHIFT_CONST(159):_MK_SHIFT_CONST(147)
#define VC1_LMV_MVX_YBOTTOM_RIGHT_ROW                   0


// Packet VC1_FMV
#define VC1_FMV_SIZE 32

#define VC1_FMV_MVX_SHIFT                       _MK_SHIFT_CONST(0)
#define VC1_FMV_MVX_FIELD                       _MK_FIELD_CONST(0xffff, VC1_FMV_MVX_SHIFT)
#define VC1_FMV_MVX_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define VC1_FMV_MVX_ROW                 0

#define VC1_FMV_MVY_SHIFT                       _MK_SHIFT_CONST(16)
#define VC1_FMV_MVY_FIELD                       _MK_FIELD_CONST(0xffff, VC1_FMV_MVY_SHIFT)
#define VC1_FMV_MVY_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(16)
#define VC1_FMV_MVY_ROW                 0


// Packet VC1_FMV_INTERLACED
#define VC1_FMV_INTERLACED_SIZE 63

#define VC1_FMV_INTERLACED_MVX_SHIFT                    _MK_SHIFT_CONST(0)
#define VC1_FMV_INTERLACED_MVX_FIELD                    _MK_FIELD_CONST(0x3fff, VC1_FMV_INTERLACED_MVX_SHIFT)
#define VC1_FMV_INTERLACED_MVX_RANGE                    _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(0)
#define VC1_FMV_INTERLACED_MVX_ROW                      0

#define VC1_FMV_INTERLACED_MVY_SHIFT                    _MK_SHIFT_CONST(16)
#define VC1_FMV_INTERLACED_MVY_FIELD                    _MK_FIELD_CONST(0x3fff, VC1_FMV_INTERLACED_MVY_SHIFT)
#define VC1_FMV_INTERLACED_MVY_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define VC1_FMV_INTERLACED_MVY_ROW                      0

#define VC1_FMV_INTERLACED_REF_POLARITY_TOP_FLD_SHIFT                   _MK_SHIFT_CONST(30)
#define VC1_FMV_INTERLACED_REF_POLARITY_TOP_FLD_FIELD                   _MK_FIELD_CONST(0x1, VC1_FMV_INTERLACED_REF_POLARITY_TOP_FLD_SHIFT)
#define VC1_FMV_INTERLACED_REF_POLARITY_TOP_FLD_RANGE                   _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define VC1_FMV_INTERLACED_REF_POLARITY_TOP_FLD_ROW                     0
#define VC1_FMV_INTERLACED_REF_POLARITY_TOP_FLD_SAME_PARITY                     _MK_ENUM_CONST(0)
#define VC1_FMV_INTERLACED_REF_POLARITY_TOP_FLD_OPPOSITE_PARITY                 _MK_ENUM_CONST(1)

#define VC1_FMV_INTERLACED_MVX_BOT_FLD_SHIFT                    _MK_SHIFT_CONST(32)
#define VC1_FMV_INTERLACED_MVX_BOT_FLD_FIELD                    _MK_FIELD_CONST(0x3fff, VC1_FMV_INTERLACED_MVX_BOT_FLD_SHIFT)
#define VC1_FMV_INTERLACED_MVX_BOT_FLD_RANGE                    _MK_SHIFT_CONST(45):_MK_SHIFT_CONST(32)
#define VC1_FMV_INTERLACED_MVX_BOT_FLD_ROW                      0

#define VC1_FMV_INTERLACED_MVY_BOT_FLD_SHIFT                    _MK_SHIFT_CONST(48)
#define VC1_FMV_INTERLACED_MVY_BOT_FLD_FIELD                    _MK_FIELD_CONST(0x3fff, VC1_FMV_INTERLACED_MVY_BOT_FLD_SHIFT)
#define VC1_FMV_INTERLACED_MVY_BOT_FLD_RANGE                    _MK_SHIFT_CONST(61):_MK_SHIFT_CONST(48)
#define VC1_FMV_INTERLACED_MVY_BOT_FLD_ROW                      0

#define VC1_FMV_INTERLACED_REF_POLARITY_BOT_FLD_SHIFT                   _MK_SHIFT_CONST(62)
#define VC1_FMV_INTERLACED_REF_POLARITY_BOT_FLD_FIELD                   _MK_FIELD_CONST(0x1, VC1_FMV_INTERLACED_REF_POLARITY_BOT_FLD_SHIFT)
#define VC1_FMV_INTERLACED_REF_POLARITY_BOT_FLD_RANGE                   _MK_SHIFT_CONST(62):_MK_SHIFT_CONST(62)
#define VC1_FMV_INTERLACED_REF_POLARITY_BOT_FLD_ROW                     0
#define VC1_FMV_INTERLACED_REF_POLARITY_BOT_FLD_SAME_PARITY                     _MK_ENUM_CONST(0)
#define VC1_FMV_INTERLACED_REF_POLARITY_BOT_FLD_OPPOSITE_PARITY                 _MK_ENUM_CONST(1)


// Packet VC1_FMV_INTERLACED_FIELD
#define VC1_FMV_INTERLACED_FIELD_SIZE 31

#define VC1_FMV_INTERLACED_FIELD_MVX_SHIFT                      _MK_SHIFT_CONST(0)
#define VC1_FMV_INTERLACED_FIELD_MVX_FIELD                      _MK_FIELD_CONST(0x3fff, VC1_FMV_INTERLACED_FIELD_MVX_SHIFT)
#define VC1_FMV_INTERLACED_FIELD_MVX_RANGE                      _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(0)
#define VC1_FMV_INTERLACED_FIELD_MVX_ROW                        0

#define VC1_FMV_INTERLACED_FIELD_MVY_SHIFT                      _MK_SHIFT_CONST(16)
#define VC1_FMV_INTERLACED_FIELD_MVY_FIELD                      _MK_FIELD_CONST(0x3fff, VC1_FMV_INTERLACED_FIELD_MVY_SHIFT)
#define VC1_FMV_INTERLACED_FIELD_MVY_RANGE                      _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define VC1_FMV_INTERLACED_FIELD_MVY_ROW                        0

#define VC1_FMV_INTERLACED_FIELD_REF_POLARITY_SHIFT                     _MK_SHIFT_CONST(30)
#define VC1_FMV_INTERLACED_FIELD_REF_POLARITY_FIELD                     _MK_FIELD_CONST(0x1, VC1_FMV_INTERLACED_FIELD_REF_POLARITY_SHIFT)
#define VC1_FMV_INTERLACED_FIELD_REF_POLARITY_RANGE                     _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define VC1_FMV_INTERLACED_FIELD_REF_POLARITY_ROW                       0
#define VC1_FMV_INTERLACED_FIELD_REF_POLARITY_SAME_PARITY                       _MK_ENUM_CONST(0)
#define VC1_FMV_INTERLACED_FIELD_REF_POLARITY_OPPOSITE_PARITY                   _MK_ENUM_CONST(1)


// Packet VP8_FMV
#define VP8_FMV_SIZE 256

#define VP8_FMV_MB_TYPE_SHIFT                   _MK_SHIFT_CONST(0)
#define VP8_FMV_MB_TYPE_FIELD                   _MK_FIELD_CONST(0x1, VP8_FMV_MB_TYPE_SHIFT)
#define VP8_FMV_MB_TYPE_RANGE                   _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define VP8_FMV_MB_TYPE_ROW                     0
#define VP8_FMV_MB_TYPE_INTER                   _MK_ENUM_CONST(0)
#define VP8_FMV_MB_TYPE_INTRA                   _MK_ENUM_CONST(1)

#define VP8_FMV_SEGMENT_ID_SHIFT                        _MK_SHIFT_CONST(1)
#define VP8_FMV_SEGMENT_ID_FIELD                        _MK_FIELD_CONST(0x3, VP8_FMV_SEGMENT_ID_SHIFT)
#define VP8_FMV_SEGMENT_ID_RANGE                        _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define VP8_FMV_SEGMENT_ID_ROW                  0

#define VP8_FMV_MB_SKIP_COEFF_SHIFT                     _MK_SHIFT_CONST(3)
#define VP8_FMV_MB_SKIP_COEFF_FIELD                     _MK_FIELD_CONST(0x1, VP8_FMV_MB_SKIP_COEFF_SHIFT)
#define VP8_FMV_MB_SKIP_COEFF_RANGE                     _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define VP8_FMV_MB_SKIP_COEFF_ROW                       0

#define VP8_FMV_MV_PARTITION_SHIFT                      _MK_SHIFT_CONST(4)
#define VP8_FMV_MV_PARTITION_FIELD                      _MK_FIELD_CONST(0x7, VP8_FMV_MV_PARTITION_SHIFT)
#define VP8_FMV_MV_PARTITION_RANGE                      _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(4)
#define VP8_FMV_MV_PARTITION_ROW                        0
#define VP8_FMV_MV_PARTITION_TOP_BOTTOM                 _MK_ENUM_CONST(0)
#define VP8_FMV_MV_PARTITION_LEFT_RIGHT                 _MK_ENUM_CONST(1)
#define VP8_FMV_MV_PARTITION_MV4                        _MK_ENUM_CONST(2)
#define VP8_FMV_MV_PARTITION_MV16                       _MK_ENUM_CONST(3)

#define VP8_FMV_MV_SPLIT_SHIFT                  _MK_SHIFT_CONST(7)
#define VP8_FMV_MV_SPLIT_FIELD                  _MK_FIELD_CONST(0x1, VP8_FMV_MV_SPLIT_SHIFT)
#define VP8_FMV_MV_SPLIT_RANGE                  _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define VP8_FMV_MV_SPLIT_ROW                    0

#define VP8_FMV_REF_FRAME_SHIFT                 _MK_SHIFT_CONST(8)
#define VP8_FMV_REF_FRAME_FIELD                 _MK_FIELD_CONST(0x3, VP8_FMV_REF_FRAME_SHIFT)
#define VP8_FMV_REF_FRAME_RANGE                 _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(8)
#define VP8_FMV_REF_FRAME_ROW                   0

#define VP8_FMV_CHROMA_INTRA_PRED_MODE_SHIFT                    _MK_SHIFT_CONST(10)
#define VP8_FMV_CHROMA_INTRA_PRED_MODE_FIELD                    _MK_FIELD_CONST(0x3, VP8_FMV_CHROMA_INTRA_PRED_MODE_SHIFT)
#define VP8_FMV_CHROMA_INTRA_PRED_MODE_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(10)
#define VP8_FMV_CHROMA_INTRA_PRED_MODE_ROW                      0

#define VP8_FMV_LUMA_INTRA_PRED_MODE_SHIFT                      _MK_SHIFT_CONST(12)
#define VP8_FMV_LUMA_INTRA_PRED_MODE_FIELD                      _MK_FIELD_CONST(0x7, VP8_FMV_LUMA_INTRA_PRED_MODE_SHIFT)
#define VP8_FMV_LUMA_INTRA_PRED_MODE_RANGE                      _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define VP8_FMV_LUMA_INTRA_PRED_MODE_ROW                        0

#define VP8_FMV_MV_MODE_SHIFT                   _MK_SHIFT_CONST(12)
#define VP8_FMV_MV_MODE_FIELD                   _MK_FIELD_CONST(0x7, VP8_FMV_MV_MODE_SHIFT)
#define VP8_FMV_MV_MODE_RANGE                   _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define VP8_FMV_MV_MODE_ROW                     0

#define VP8_FMV_LUMA_BMODE_0_SHIFT                      _MK_SHIFT_CONST(15)
#define VP8_FMV_LUMA_BMODE_0_FIELD                      _MK_FIELD_CONST(0xf, VP8_FMV_LUMA_BMODE_0_SHIFT)
#define VP8_FMV_LUMA_BMODE_0_RANGE                      _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(15)
#define VP8_FMV_LUMA_BMODE_0_ROW                        0

#define VP8_FMV_LUMA_BMODE_1_SHIFT                      _MK_SHIFT_CONST(19)
#define VP8_FMV_LUMA_BMODE_1_FIELD                      _MK_FIELD_CONST(0xf, VP8_FMV_LUMA_BMODE_1_SHIFT)
#define VP8_FMV_LUMA_BMODE_1_RANGE                      _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(19)
#define VP8_FMV_LUMA_BMODE_1_ROW                        0

#define VP8_FMV_LUMA_BMODE_2_SHIFT                      _MK_SHIFT_CONST(23)
#define VP8_FMV_LUMA_BMODE_2_FIELD                      _MK_FIELD_CONST(0xf, VP8_FMV_LUMA_BMODE_2_SHIFT)
#define VP8_FMV_LUMA_BMODE_2_RANGE                      _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(23)
#define VP8_FMV_LUMA_BMODE_2_ROW                        0

#define VP8_FMV_LUMA_BMODE_3_SHIFT                      _MK_SHIFT_CONST(27)
#define VP8_FMV_LUMA_BMODE_3_FIELD                      _MK_FIELD_CONST(0xf, VP8_FMV_LUMA_BMODE_3_SHIFT)
#define VP8_FMV_LUMA_BMODE_3_RANGE                      _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(27)
#define VP8_FMV_LUMA_BMODE_3_ROW                        0

#define VP8_FMV_LUMA_BMODE_4_SHIFT                      _MK_SHIFT_CONST(31)
#define VP8_FMV_LUMA_BMODE_4_FIELD                      _MK_FIELD_CONST(0xf, VP8_FMV_LUMA_BMODE_4_SHIFT)
#define VP8_FMV_LUMA_BMODE_4_RANGE                      _MK_SHIFT_CONST(34):_MK_SHIFT_CONST(31)
#define VP8_FMV_LUMA_BMODE_4_ROW                        0

#define VP8_FMV_LUMA_BMODE_5_SHIFT                      _MK_SHIFT_CONST(35)
#define VP8_FMV_LUMA_BMODE_5_FIELD                      _MK_FIELD_CONST(0xf, VP8_FMV_LUMA_BMODE_5_SHIFT)
#define VP8_FMV_LUMA_BMODE_5_RANGE                      _MK_SHIFT_CONST(38):_MK_SHIFT_CONST(35)
#define VP8_FMV_LUMA_BMODE_5_ROW                        0

#define VP8_FMV_LUMA_BMODE_6_SHIFT                      _MK_SHIFT_CONST(39)
#define VP8_FMV_LUMA_BMODE_6_FIELD                      _MK_FIELD_CONST(0xf, VP8_FMV_LUMA_BMODE_6_SHIFT)
#define VP8_FMV_LUMA_BMODE_6_RANGE                      _MK_SHIFT_CONST(42):_MK_SHIFT_CONST(39)
#define VP8_FMV_LUMA_BMODE_6_ROW                        0

#define VP8_FMV_LUMA_BMODE_7_SHIFT                      _MK_SHIFT_CONST(43)
#define VP8_FMV_LUMA_BMODE_7_FIELD                      _MK_FIELD_CONST(0xf, VP8_FMV_LUMA_BMODE_7_SHIFT)
#define VP8_FMV_LUMA_BMODE_7_RANGE                      _MK_SHIFT_CONST(46):_MK_SHIFT_CONST(43)
#define VP8_FMV_LUMA_BMODE_7_ROW                        0

#define VP8_FMV_LUMA_BMODE_8_SHIFT                      _MK_SHIFT_CONST(47)
#define VP8_FMV_LUMA_BMODE_8_FIELD                      _MK_FIELD_CONST(0xf, VP8_FMV_LUMA_BMODE_8_SHIFT)
#define VP8_FMV_LUMA_BMODE_8_RANGE                      _MK_SHIFT_CONST(50):_MK_SHIFT_CONST(47)
#define VP8_FMV_LUMA_BMODE_8_ROW                        0

#define VP8_FMV_LUMA_BMODE_9_SHIFT                      _MK_SHIFT_CONST(51)
#define VP8_FMV_LUMA_BMODE_9_FIELD                      _MK_FIELD_CONST(0xf, VP8_FMV_LUMA_BMODE_9_SHIFT)
#define VP8_FMV_LUMA_BMODE_9_RANGE                      _MK_SHIFT_CONST(54):_MK_SHIFT_CONST(51)
#define VP8_FMV_LUMA_BMODE_9_ROW                        0

#define VP8_FMV_LUMA_BMODE_10_SHIFT                     _MK_SHIFT_CONST(55)
#define VP8_FMV_LUMA_BMODE_10_FIELD                     _MK_FIELD_CONST(0xf, VP8_FMV_LUMA_BMODE_10_SHIFT)
#define VP8_FMV_LUMA_BMODE_10_RANGE                     _MK_SHIFT_CONST(58):_MK_SHIFT_CONST(55)
#define VP8_FMV_LUMA_BMODE_10_ROW                       0

#define VP8_FMV_LUMA_BMODE_11_SHIFT                     _MK_SHIFT_CONST(59)
#define VP8_FMV_LUMA_BMODE_11_FIELD                     _MK_FIELD_CONST(0xf, VP8_FMV_LUMA_BMODE_11_SHIFT)
#define VP8_FMV_LUMA_BMODE_11_RANGE                     _MK_SHIFT_CONST(62):_MK_SHIFT_CONST(59)
#define VP8_FMV_LUMA_BMODE_11_ROW                       0

#define VP8_FMV_LUMA_BMODE_12_SHIFT                     _MK_SHIFT_CONST(63)
#define VP8_FMV_LUMA_BMODE_12_FIELD                     _MK_FIELD_CONST(0xf, VP8_FMV_LUMA_BMODE_12_SHIFT)
#define VP8_FMV_LUMA_BMODE_12_RANGE                     _MK_SHIFT_CONST(66):_MK_SHIFT_CONST(63)
#define VP8_FMV_LUMA_BMODE_12_ROW                       0

#define VP8_FMV_LUMA_BMODE_13_SHIFT                     _MK_SHIFT_CONST(67)
#define VP8_FMV_LUMA_BMODE_13_FIELD                     _MK_FIELD_CONST(0xf, VP8_FMV_LUMA_BMODE_13_SHIFT)
#define VP8_FMV_LUMA_BMODE_13_RANGE                     _MK_SHIFT_CONST(70):_MK_SHIFT_CONST(67)
#define VP8_FMV_LUMA_BMODE_13_ROW                       0

#define VP8_FMV_LUMA_BMODE_14_SHIFT                     _MK_SHIFT_CONST(71)
#define VP8_FMV_LUMA_BMODE_14_FIELD                     _MK_FIELD_CONST(0xf, VP8_FMV_LUMA_BMODE_14_SHIFT)
#define VP8_FMV_LUMA_BMODE_14_RANGE                     _MK_SHIFT_CONST(74):_MK_SHIFT_CONST(71)
#define VP8_FMV_LUMA_BMODE_14_ROW                       0

#define VP8_FMV_LUMA_BMODE_15_SHIFT                     _MK_SHIFT_CONST(75)
#define VP8_FMV_LUMA_BMODE_15_FIELD                     _MK_FIELD_CONST(0xf, VP8_FMV_LUMA_BMODE_15_SHIFT)
#define VP8_FMV_LUMA_BMODE_15_RANGE                     _MK_SHIFT_CONST(78):_MK_SHIFT_CONST(75)
#define VP8_FMV_LUMA_BMODE_15_ROW                       0

#define VP8_FMV_RESERVED_SHIFT                  _MK_SHIFT_CONST(79)
#define VP8_FMV_RESERVED_FIELD                  _MK_FIELD_CONST(0x1ffff, VP8_FMV_RESERVED_SHIFT)
#define VP8_FMV_RESERVED_RANGE                  _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(79)
#define VP8_FMV_RESERVED_ROW                    0

#define VP8_FMV_CHROMA_MVX_0_SHIFT                      _MK_SHIFT_CONST(128)
#define VP8_FMV_CHROMA_MVX_0_FIELD                      _MK_FIELD_CONST(0xffff, VP8_FMV_CHROMA_MVX_0_SHIFT)
#define VP8_FMV_CHROMA_MVX_0_RANGE                      _MK_SHIFT_CONST(143):_MK_SHIFT_CONST(128)
#define VP8_FMV_CHROMA_MVX_0_ROW                        0

#define VP8_FMV_CHROMA_MVY_0_SHIFT                      _MK_SHIFT_CONST(144)
#define VP8_FMV_CHROMA_MVY_0_FIELD                      _MK_FIELD_CONST(0xffff, VP8_FMV_CHROMA_MVY_0_SHIFT)
#define VP8_FMV_CHROMA_MVY_0_RANGE                      _MK_SHIFT_CONST(159):_MK_SHIFT_CONST(144)
#define VP8_FMV_CHROMA_MVY_0_ROW                        0

#define VP8_FMV_CHROMA_MVX_1_SHIFT                      _MK_SHIFT_CONST(160)
#define VP8_FMV_CHROMA_MVX_1_FIELD                      _MK_FIELD_CONST(0xffff, VP8_FMV_CHROMA_MVX_1_SHIFT)
#define VP8_FMV_CHROMA_MVX_1_RANGE                      _MK_SHIFT_CONST(175):_MK_SHIFT_CONST(160)
#define VP8_FMV_CHROMA_MVX_1_ROW                        0

#define VP8_FMV_CHROMA_MVY_1_SHIFT                      _MK_SHIFT_CONST(176)
#define VP8_FMV_CHROMA_MVY_1_FIELD                      _MK_FIELD_CONST(0xffff, VP8_FMV_CHROMA_MVY_1_SHIFT)
#define VP8_FMV_CHROMA_MVY_1_RANGE                      _MK_SHIFT_CONST(191):_MK_SHIFT_CONST(176)
#define VP8_FMV_CHROMA_MVY_1_ROW                        0

#define VP8_FMV_CHROMA_MVX_2_SHIFT                      _MK_SHIFT_CONST(192)
#define VP8_FMV_CHROMA_MVX_2_FIELD                      _MK_FIELD_CONST(0xffff, VP8_FMV_CHROMA_MVX_2_SHIFT)
#define VP8_FMV_CHROMA_MVX_2_RANGE                      _MK_SHIFT_CONST(207):_MK_SHIFT_CONST(192)
#define VP8_FMV_CHROMA_MVX_2_ROW                        0

#define VP8_FMV_CHROMA_MVY_2_SHIFT                      _MK_SHIFT_CONST(208)
#define VP8_FMV_CHROMA_MVY_2_FIELD                      _MK_FIELD_CONST(0xffff, VP8_FMV_CHROMA_MVY_2_SHIFT)
#define VP8_FMV_CHROMA_MVY_2_RANGE                      _MK_SHIFT_CONST(223):_MK_SHIFT_CONST(208)
#define VP8_FMV_CHROMA_MVY_2_ROW                        0

#define VP8_FMV_CHROMA_MVX_3_SHIFT                      _MK_SHIFT_CONST(224)
#define VP8_FMV_CHROMA_MVX_3_FIELD                      _MK_FIELD_CONST(0xffff, VP8_FMV_CHROMA_MVX_3_SHIFT)
#define VP8_FMV_CHROMA_MVX_3_RANGE                      _MK_SHIFT_CONST(239):_MK_SHIFT_CONST(224)
#define VP8_FMV_CHROMA_MVX_3_ROW                        0

#define VP8_FMV_CHROMA_MVY_3_SHIFT                      _MK_SHIFT_CONST(240)
#define VP8_FMV_CHROMA_MVY_3_FIELD                      _MK_FIELD_CONST(0xffff, VP8_FMV_CHROMA_MVY_3_SHIFT)
#define VP8_FMV_CHROMA_MVY_3_RANGE                      _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(240)
#define VP8_FMV_CHROMA_MVY_3_ROW                        0


// Packet LL_HEADER
#define LL_HEADER_SIZE 32

#define LL_HEADER_SIZE_SHIFT                    _MK_SHIFT_CONST(0)
#define LL_HEADER_SIZE_FIELD                    _MK_FIELD_CONST(0xffffff, LL_HEADER_SIZE_SHIFT)
#define LL_HEADER_SIZE_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(0)
#define LL_HEADER_SIZE_ROW                      0

#define LL_HEADER_FLAGS_SHIFT                   _MK_SHIFT_CONST(24)
#define LL_HEADER_FLAGS_FIELD                   _MK_FIELD_CONST(0xff, LL_HEADER_FLAGS_SHIFT)
#define LL_HEADER_FLAGS_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(24)
#define LL_HEADER_FLAGS_ROW                     0


// Packet LL_FLAGS
#define LL_FLAGS_SIZE 8

#define LL_FLAGS_ENTRY_TYPE_SHIFT                       _MK_SHIFT_CONST(0)
#define LL_FLAGS_ENTRY_TYPE_FIELD                       _MK_FIELD_CONST(0x7, LL_FLAGS_ENTRY_TYPE_SHIFT)
#define LL_FLAGS_ENTRY_TYPE_RANGE                       _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define LL_FLAGS_ENTRY_TYPE_ROW                 0
#define LL_FLAGS_ENTRY_TYPE_CIPHER_NO_PADDING                   _MK_ENUM_CONST(0)
#define LL_FLAGS_ENTRY_TYPE_IV                  _MK_ENUM_CONST(1)
#define LL_FLAGS_ENTRY_TYPE_CLEAR                       _MK_ENUM_CONST(2)
#define LL_FLAGS_ENTRY_TYPE_CIPHER_WITH_PADDING                 _MK_ENUM_CONST(3)

#define LL_FLAGS_SLICE_END_SHIFT                        _MK_SHIFT_CONST(4)
#define LL_FLAGS_SLICE_END_FIELD                        _MK_FIELD_CONST(0x1, LL_FLAGS_SLICE_END_SHIFT)
#define LL_FLAGS_SLICE_END_RANGE                        _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define LL_FLAGS_SLICE_END_ROW                  0

#define LL_FLAGS_SAMPLE_END_SHIFT                       _MK_SHIFT_CONST(5)
#define LL_FLAGS_SAMPLE_END_FIELD                       _MK_FIELD_CONST(0x1, LL_FLAGS_SAMPLE_END_SHIFT)
#define LL_FLAGS_SAMPLE_END_RANGE                       _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define LL_FLAGS_SAMPLE_END_ROW                 0

#define LL_FLAGS_SAMPLE_START_SHIFT                     _MK_SHIFT_CONST(6)
#define LL_FLAGS_SAMPLE_START_FIELD                     _MK_FIELD_CONST(0x1, LL_FLAGS_SAMPLE_START_SHIFT)
#define LL_FLAGS_SAMPLE_START_RANGE                     _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define LL_FLAGS_SAMPLE_START_ROW                       0

#define LL_FLAGS_LAST_SHIFT                     _MK_SHIFT_CONST(7)
#define LL_FLAGS_LAST_FIELD                     _MK_FIELD_CONST(0x1, LL_FLAGS_LAST_SHIFT)
#define LL_FLAGS_LAST_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define LL_FLAGS_LAST_ROW                       0


// Packet DEC_REF_PIC_MARKING_IDR
#define DEC_REF_PIC_MARKING_IDR_SIZE 2

#define DEC_REF_PIC_MARKING_IDR_NO_OUTPUT_OF_PRIOR_PICS_FLAG_SHIFT                      _MK_SHIFT_CONST(0)
#define DEC_REF_PIC_MARKING_IDR_NO_OUTPUT_OF_PRIOR_PICS_FLAG_FIELD                      _MK_FIELD_CONST(0x1, DEC_REF_PIC_MARKING_IDR_NO_OUTPUT_OF_PRIOR_PICS_FLAG_SHIFT)
#define DEC_REF_PIC_MARKING_IDR_NO_OUTPUT_OF_PRIOR_PICS_FLAG_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define DEC_REF_PIC_MARKING_IDR_NO_OUTPUT_OF_PRIOR_PICS_FLAG_ROW                        0

#define DEC_REF_PIC_MARKING_IDR_LONG_TERM_REFERENCE_FLAG_SHIFT                  _MK_SHIFT_CONST(1)
#define DEC_REF_PIC_MARKING_IDR_LONG_TERM_REFERENCE_FLAG_FIELD                  _MK_FIELD_CONST(0x1, DEC_REF_PIC_MARKING_IDR_LONG_TERM_REFERENCE_FLAG_SHIFT)
#define DEC_REF_PIC_MARKING_IDR_LONG_TERM_REFERENCE_FLAG_RANGE                  _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define DEC_REF_PIC_MARKING_IDR_LONG_TERM_REFERENCE_FLAG_ROW                    0


// Packet DEC_REF_PIC_MARKING_NON_IDR
#define DEC_REF_PIC_MARKING_NON_IDR_SIZE 28

#define DEC_REF_PIC_MARKING_NON_IDR_MEMORY_MANAGEMENT_CONTROL_OPERATION_SHIFT                   _MK_SHIFT_CONST(0)
#define DEC_REF_PIC_MARKING_NON_IDR_MEMORY_MANAGEMENT_CONTROL_OPERATION_FIELD                   _MK_FIELD_CONST(0x7, DEC_REF_PIC_MARKING_NON_IDR_MEMORY_MANAGEMENT_CONTROL_OPERATION_SHIFT)
#define DEC_REF_PIC_MARKING_NON_IDR_MEMORY_MANAGEMENT_CONTROL_OPERATION_RANGE                   _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define DEC_REF_PIC_MARKING_NON_IDR_MEMORY_MANAGEMENT_CONTROL_OPERATION_ROW                     0

#define DEC_REF_PIC_MARKING_NON_IDR_DIFFERENCE_OF_PIC_NUMS_MINUS1_SHIFT                 _MK_SHIFT_CONST(4)
#define DEC_REF_PIC_MARKING_NON_IDR_DIFFERENCE_OF_PIC_NUMS_MINUS1_FIELD                 _MK_FIELD_CONST(0x3ffff, DEC_REF_PIC_MARKING_NON_IDR_DIFFERENCE_OF_PIC_NUMS_MINUS1_SHIFT)
#define DEC_REF_PIC_MARKING_NON_IDR_DIFFERENCE_OF_PIC_NUMS_MINUS1_RANGE                 _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(4)
#define DEC_REF_PIC_MARKING_NON_IDR_DIFFERENCE_OF_PIC_NUMS_MINUS1_ROW                   0

#define DEC_REF_PIC_MARKING_NON_IDR_LONG_TERM_FRAME_IDX_SHIFT                   _MK_SHIFT_CONST(22)
#define DEC_REF_PIC_MARKING_NON_IDR_LONG_TERM_FRAME_IDX_FIELD                   _MK_FIELD_CONST(0x3f, DEC_REF_PIC_MARKING_NON_IDR_LONG_TERM_FRAME_IDX_SHIFT)
#define DEC_REF_PIC_MARKING_NON_IDR_LONG_TERM_FRAME_IDX_RANGE                   _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(22)
#define DEC_REF_PIC_MARKING_NON_IDR_LONG_TERM_FRAME_IDX_ROW                     0

#define DEC_REF_PIC_MARKING_NON_IDR_LONG_TERM_PIC_NUM_SHIFT                     _MK_SHIFT_CONST(4)
#define DEC_REF_PIC_MARKING_NON_IDR_LONG_TERM_PIC_NUM_FIELD                     _MK_FIELD_CONST(0x3ffff, DEC_REF_PIC_MARKING_NON_IDR_LONG_TERM_PIC_NUM_SHIFT)
#define DEC_REF_PIC_MARKING_NON_IDR_LONG_TERM_PIC_NUM_RANGE                     _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(4)
#define DEC_REF_PIC_MARKING_NON_IDR_LONG_TERM_PIC_NUM_ROW                       0

#define DEC_REF_PIC_MARKING_NON_IDR_MAX_LONG_TERM_FRAME_IDX_PLUS1_SHIFT                 _MK_SHIFT_CONST(22)
#define DEC_REF_PIC_MARKING_NON_IDR_MAX_LONG_TERM_FRAME_IDX_PLUS1_FIELD                 _MK_FIELD_CONST(0x3f, DEC_REF_PIC_MARKING_NON_IDR_MAX_LONG_TERM_FRAME_IDX_PLUS1_SHIFT)
#define DEC_REF_PIC_MARKING_NON_IDR_MAX_LONG_TERM_FRAME_IDX_PLUS1_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(22)
#define DEC_REF_PIC_MARKING_NON_IDR_MAX_LONG_TERM_FRAME_IDX_PLUS1_ROW                   0


// Register ARVDE_SXE_COMMAND_0
#define ARVDE_SXE_COMMAND_0                     _MK_ADDR_CONST(0x0)
#define ARVDE_SXE_COMMAND_0_SECURE                      0x0
#define ARVDE_SXE_COMMAND_0_WORD_COUNT                  0x1
#define ARVDE_SXE_COMMAND_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_COMMAND_0_RESET_MASK                  _MK_MASK_CONST(0xf01fffff)
#define ARVDE_SXE_COMMAND_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_COMMAND_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_COMMAND_0_READ_MASK                   _MK_MASK_CONST(0xf01fffff)
#define ARVDE_SXE_COMMAND_0_WRITE_MASK                  _MK_MASK_CONST(0xf01fffff)
#define ARVDE_SXE_COMMAND_0_OPCODE_SHIFT                        _MK_SHIFT_CONST(28)
#define ARVDE_SXE_COMMAND_0_OPCODE_FIELD                        _MK_FIELD_CONST(0xf, ARVDE_SXE_COMMAND_0_OPCODE_SHIFT)
#define ARVDE_SXE_COMMAND_0_OPCODE_RANGE                        31:28
#define ARVDE_SXE_COMMAND_0_OPCODE_WOFFSET                      0x0
#define ARVDE_SXE_COMMAND_0_OPCODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_COMMAND_0_OPCODE_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define ARVDE_SXE_COMMAND_0_OPCODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_COMMAND_0_OPCODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_COMMAND_0_SKIP_DMA_CONFIG_SHIFT                       _MK_SHIFT_CONST(20)
#define ARVDE_SXE_COMMAND_0_SKIP_DMA_CONFIG_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_SXE_COMMAND_0_SKIP_DMA_CONFIG_SHIFT)
#define ARVDE_SXE_COMMAND_0_SKIP_DMA_CONFIG_RANGE                       20:20
#define ARVDE_SXE_COMMAND_0_SKIP_DMA_CONFIG_WOFFSET                     0x0
#define ARVDE_SXE_COMMAND_0_SKIP_DMA_CONFIG_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_COMMAND_0_SKIP_DMA_CONFIG_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_COMMAND_0_SKIP_DMA_CONFIG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_COMMAND_0_SKIP_DMA_CONFIG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_SXE_COMMAND_0_PAUSE_MID_1ST_SLC_SHIFT                     _MK_SHIFT_CONST(19)
#define ARVDE_SXE_COMMAND_0_PAUSE_MID_1ST_SLC_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_COMMAND_0_PAUSE_MID_1ST_SLC_SHIFT)
#define ARVDE_SXE_COMMAND_0_PAUSE_MID_1ST_SLC_RANGE                     19:19
#define ARVDE_SXE_COMMAND_0_PAUSE_MID_1ST_SLC_WOFFSET                   0x0
#define ARVDE_SXE_COMMAND_0_PAUSE_MID_1ST_SLC_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_COMMAND_0_PAUSE_MID_1ST_SLC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_COMMAND_0_PAUSE_MID_1ST_SLC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_COMMAND_0_PAUSE_MID_1ST_SLC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_COMMAND_0_DIS_COEFF_PARSING_SHIFT                     _MK_SHIFT_CONST(18)
#define ARVDE_SXE_COMMAND_0_DIS_COEFF_PARSING_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_COMMAND_0_DIS_COEFF_PARSING_SHIFT)
#define ARVDE_SXE_COMMAND_0_DIS_COEFF_PARSING_RANGE                     18:18
#define ARVDE_SXE_COMMAND_0_DIS_COEFF_PARSING_WOFFSET                   0x0
#define ARVDE_SXE_COMMAND_0_DIS_COEFF_PARSING_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_COMMAND_0_DIS_COEFF_PARSING_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_COMMAND_0_DIS_COEFF_PARSING_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_COMMAND_0_DIS_COEFF_PARSING_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_COMMAND_0_FIRST_SLICE_SHIFT                   _MK_SHIFT_CONST(17)
#define ARVDE_SXE_COMMAND_0_FIRST_SLICE_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_COMMAND_0_FIRST_SLICE_SHIFT)
#define ARVDE_SXE_COMMAND_0_FIRST_SLICE_RANGE                   17:17
#define ARVDE_SXE_COMMAND_0_FIRST_SLICE_WOFFSET                 0x0
#define ARVDE_SXE_COMMAND_0_FIRST_SLICE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_COMMAND_0_FIRST_SLICE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_COMMAND_0_FIRST_SLICE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_COMMAND_0_FIRST_SLICE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_COMMAND_0_UNIT_FLAG_SHIFT                     _MK_SHIFT_CONST(16)
#define ARVDE_SXE_COMMAND_0_UNIT_FLAG_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_COMMAND_0_UNIT_FLAG_SHIFT)
#define ARVDE_SXE_COMMAND_0_UNIT_FLAG_RANGE                     16:16
#define ARVDE_SXE_COMMAND_0_UNIT_FLAG_WOFFSET                   0x0
#define ARVDE_SXE_COMMAND_0_UNIT_FLAG_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_COMMAND_0_UNIT_FLAG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_COMMAND_0_UNIT_FLAG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_COMMAND_0_UNIT_FLAG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_COMMAND_0_NUM_UNITS_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_SXE_COMMAND_0_NUM_UNITS_FIELD                     _MK_FIELD_CONST(0xffff, ARVDE_SXE_COMMAND_0_NUM_UNITS_SHIFT)
#define ARVDE_SXE_COMMAND_0_NUM_UNITS_RANGE                     15:0
#define ARVDE_SXE_COMMAND_0_NUM_UNITS_WOFFSET                   0x0
#define ARVDE_SXE_COMMAND_0_NUM_UNITS_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_COMMAND_0_NUM_UNITS_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_COMMAND_0_NUM_UNITS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_COMMAND_0_NUM_UNITS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_CMDSTATUS_0
#define ARVDE_SXE_CMDSTATUS_0                   _MK_ADDR_CONST(0x4)
#define ARVDE_SXE_CMDSTATUS_0_SECURE                    0x0
#define ARVDE_SXE_CMDSTATUS_0_WORD_COUNT                        0x1
#define ARVDE_SXE_CMDSTATUS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_RESET_MASK                        _MK_MASK_CONST(0xf7ff001)
#define ARVDE_SXE_CMDSTATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_READ_MASK                         _MK_MASK_CONST(0xf7ff001)
#define ARVDE_SXE_CMDSTATUS_0_WRITE_MASK                        _MK_MASK_CONST(0xf000000)
#define ARVDE_SXE_CMDSTATUS_0_CMD_IGNORED_SHIFT                 _MK_SHIFT_CONST(27)
#define ARVDE_SXE_CMDSTATUS_0_CMD_IGNORED_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_CMDSTATUS_0_CMD_IGNORED_SHIFT)
#define ARVDE_SXE_CMDSTATUS_0_CMD_IGNORED_RANGE                 27:27
#define ARVDE_SXE_CMDSTATUS_0_CMD_IGNORED_WOFFSET                       0x0
#define ARVDE_SXE_CMDSTATUS_0_CMD_IGNORED_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_CMD_IGNORED_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CMDSTATUS_0_CMD_IGNORED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_CMD_IGNORED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_CMDSTATUS_0_H264_SLCH_ERROR_SHIFT                     _MK_SHIFT_CONST(26)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLCH_ERROR_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_CMDSTATUS_0_H264_SLCH_ERROR_SHIFT)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLCH_ERROR_RANGE                     26:26
#define ARVDE_SXE_CMDSTATUS_0_H264_SLCH_ERROR_WOFFSET                   0x0
#define ARVDE_SXE_CMDSTATUS_0_H264_SLCH_ERROR_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLCH_ERROR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLCH_ERROR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLCH_ERROR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_CMDSTATUS_0_H264_SLCD_ERROR_SHIFT                     _MK_SHIFT_CONST(25)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLCD_ERROR_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_CMDSTATUS_0_H264_SLCD_ERROR_SHIFT)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLCD_ERROR_RANGE                     25:25
#define ARVDE_SXE_CMDSTATUS_0_H264_SLCD_ERROR_WOFFSET                   0x0
#define ARVDE_SXE_CMDSTATUS_0_H264_SLCD_ERROR_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLCD_ERROR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLCD_ERROR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLCD_ERROR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_CMDSTATUS_0_VC1_MB_ERROR_SHIFT                        _MK_SHIFT_CONST(24)
#define ARVDE_SXE_CMDSTATUS_0_VC1_MB_ERROR_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_CMDSTATUS_0_VC1_MB_ERROR_SHIFT)
#define ARVDE_SXE_CMDSTATUS_0_VC1_MB_ERROR_RANGE                        24:24
#define ARVDE_SXE_CMDSTATUS_0_VC1_MB_ERROR_WOFFSET                      0x0
#define ARVDE_SXE_CMDSTATUS_0_VC1_MB_ERROR_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_VC1_MB_ERROR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CMDSTATUS_0_VC1_MB_ERROR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_VC1_MB_ERROR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_CMDSTATUS_0_H264_FIRST_MB_ADDRESS_VLD_SHIFT                   _MK_SHIFT_CONST(22)
#define ARVDE_SXE_CMDSTATUS_0_H264_FIRST_MB_ADDRESS_VLD_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_CMDSTATUS_0_H264_FIRST_MB_ADDRESS_VLD_SHIFT)
#define ARVDE_SXE_CMDSTATUS_0_H264_FIRST_MB_ADDRESS_VLD_RANGE                   22:22
#define ARVDE_SXE_CMDSTATUS_0_H264_FIRST_MB_ADDRESS_VLD_WOFFSET                 0x0
#define ARVDE_SXE_CMDSTATUS_0_H264_FIRST_MB_ADDRESS_VLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_H264_FIRST_MB_ADDRESS_VLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CMDSTATUS_0_H264_FIRST_MB_ADDRESS_VLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_H264_FIRST_MB_ADDRESS_VLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_CMDSTATUS_0_MPEG2_FIRST_MB_ADDRESS_VLD_SHIFT                  _MK_SHIFT_CONST(22)
#define ARVDE_SXE_CMDSTATUS_0_MPEG2_FIRST_MB_ADDRESS_VLD_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_CMDSTATUS_0_MPEG2_FIRST_MB_ADDRESS_VLD_SHIFT)
#define ARVDE_SXE_CMDSTATUS_0_MPEG2_FIRST_MB_ADDRESS_VLD_RANGE                  22:22
#define ARVDE_SXE_CMDSTATUS_0_MPEG2_FIRST_MB_ADDRESS_VLD_WOFFSET                        0x0
#define ARVDE_SXE_CMDSTATUS_0_MPEG2_FIRST_MB_ADDRESS_VLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_MPEG2_FIRST_MB_ADDRESS_VLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CMDSTATUS_0_MPEG2_FIRST_MB_ADDRESS_VLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_MPEG2_FIRST_MB_ADDRESS_VLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_HEADER_CMD_SHIFT                 _MK_SHIFT_CONST(21)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_HEADER_CMD_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_CMDSTATUS_0_H264_SLC_HEADER_CMD_SHIFT)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_HEADER_CMD_RANGE                 21:21
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_HEADER_CMD_WOFFSET                       0x0
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_HEADER_CMD_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_HEADER_CMD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_HEADER_CMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_HEADER_CMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_DATA_CMD_SHIFT                   _MK_SHIFT_CONST(20)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_DATA_CMD_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_CMDSTATUS_0_H264_SLC_DATA_CMD_SHIFT)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_DATA_CMD_RANGE                   20:20
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_DATA_CMD_WOFFSET                 0x0
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_DATA_CMD_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_DATA_CMD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_DATA_CMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_DATA_CMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_CMDSTATUS_0_VC1_BFRAME_CMD_SHIFT                      _MK_SHIFT_CONST(19)
#define ARVDE_SXE_CMDSTATUS_0_VC1_BFRAME_CMD_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_CMDSTATUS_0_VC1_BFRAME_CMD_SHIFT)
#define ARVDE_SXE_CMDSTATUS_0_VC1_BFRAME_CMD_RANGE                      19:19
#define ARVDE_SXE_CMDSTATUS_0_VC1_BFRAME_CMD_WOFFSET                    0x0
#define ARVDE_SXE_CMDSTATUS_0_VC1_BFRAME_CMD_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_VC1_BFRAME_CMD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CMDSTATUS_0_VC1_BFRAME_CMD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_VC1_BFRAME_CMD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_CMDSTATUS_0_VC1_PFRAME_CMD_SHIFT                      _MK_SHIFT_CONST(18)
#define ARVDE_SXE_CMDSTATUS_0_VC1_PFRAME_CMD_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_CMDSTATUS_0_VC1_PFRAME_CMD_SHIFT)
#define ARVDE_SXE_CMDSTATUS_0_VC1_PFRAME_CMD_RANGE                      18:18
#define ARVDE_SXE_CMDSTATUS_0_VC1_PFRAME_CMD_WOFFSET                    0x0
#define ARVDE_SXE_CMDSTATUS_0_VC1_PFRAME_CMD_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_VC1_PFRAME_CMD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CMDSTATUS_0_VC1_PFRAME_CMD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_VC1_PFRAME_CMD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_CMDSTATUS_0_VC1_IFRAME_CMD_SHIFT                      _MK_SHIFT_CONST(17)
#define ARVDE_SXE_CMDSTATUS_0_VC1_IFRAME_CMD_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_CMDSTATUS_0_VC1_IFRAME_CMD_SHIFT)
#define ARVDE_SXE_CMDSTATUS_0_VC1_IFRAME_CMD_RANGE                      17:17
#define ARVDE_SXE_CMDSTATUS_0_VC1_IFRAME_CMD_WOFFSET                    0x0
#define ARVDE_SXE_CMDSTATUS_0_VC1_IFRAME_CMD_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_VC1_IFRAME_CMD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CMDSTATUS_0_VC1_IFRAME_CMD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_VC1_IFRAME_CMD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_CMDSTATUS_0_UNIT_FLAG_SHIFT                   _MK_SHIFT_CONST(16)
#define ARVDE_SXE_CMDSTATUS_0_UNIT_FLAG_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_CMDSTATUS_0_UNIT_FLAG_SHIFT)
#define ARVDE_SXE_CMDSTATUS_0_UNIT_FLAG_RANGE                   16:16
#define ARVDE_SXE_CMDSTATUS_0_UNIT_FLAG_WOFFSET                 0x0
#define ARVDE_SXE_CMDSTATUS_0_UNIT_FLAG_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_UNIT_FLAG_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CMDSTATUS_0_UNIT_FLAG_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_UNIT_FLAG_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_PARAMS2_VLD_SHIFT                        _MK_SHIFT_CONST(15)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_PARAMS2_VLD_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_CMDSTATUS_0_H264_SLC_PARAMS2_VLD_SHIFT)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_PARAMS2_VLD_RANGE                        15:15
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_PARAMS2_VLD_WOFFSET                      0x0
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_PARAMS2_VLD_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_PARAMS2_VLD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_PARAMS2_VLD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_PARAMS2_VLD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_PARAMS_VLD_SHIFT                 _MK_SHIFT_CONST(14)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_PARAMS_VLD_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_CMDSTATUS_0_H264_SLC_PARAMS_VLD_SHIFT)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_PARAMS_VLD_RANGE                 14:14
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_PARAMS_VLD_WOFFSET                       0x0
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_PARAMS_VLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_PARAMS_VLD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_PARAMS_VLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_H264_SLC_PARAMS_VLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_CMDSTATUS_0_VC1_PBIFRAME_CMD_SHIFT                    _MK_SHIFT_CONST(13)
#define ARVDE_SXE_CMDSTATUS_0_VC1_PBIFRAME_CMD_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_CMDSTATUS_0_VC1_PBIFRAME_CMD_SHIFT)
#define ARVDE_SXE_CMDSTATUS_0_VC1_PBIFRAME_CMD_RANGE                    13:13
#define ARVDE_SXE_CMDSTATUS_0_VC1_PBIFRAME_CMD_WOFFSET                  0x0
#define ARVDE_SXE_CMDSTATUS_0_VC1_PBIFRAME_CMD_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_VC1_PBIFRAME_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CMDSTATUS_0_VC1_PBIFRAME_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_VC1_PBIFRAME_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_CMDSTATUS_0_VC1_PBIFIELD_CMD_SHIFT                    _MK_SHIFT_CONST(12)
#define ARVDE_SXE_CMDSTATUS_0_VC1_PBIFIELD_CMD_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_CMDSTATUS_0_VC1_PBIFIELD_CMD_SHIFT)
#define ARVDE_SXE_CMDSTATUS_0_VC1_PBIFIELD_CMD_RANGE                    12:12
#define ARVDE_SXE_CMDSTATUS_0_VC1_PBIFIELD_CMD_WOFFSET                  0x0
#define ARVDE_SXE_CMDSTATUS_0_VC1_PBIFIELD_CMD_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_VC1_PBIFIELD_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CMDSTATUS_0_VC1_PBIFIELD_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_VC1_PBIFIELD_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_CMDSTATUS_0_BUSY_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_SXE_CMDSTATUS_0_BUSY_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_CMDSTATUS_0_BUSY_SHIFT)
#define ARVDE_SXE_CMDSTATUS_0_BUSY_RANGE                        0:0
#define ARVDE_SXE_CMDSTATUS_0_BUSY_WOFFSET                      0x0
#define ARVDE_SXE_CMDSTATUS_0_BUSY_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_BUSY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CMDSTATUS_0_BUSY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_CMDSTATUS_0_BUSY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_INTR_ENABLE_0
#define ARVDE_SXE_INTR_ENABLE_0                 _MK_ADDR_CONST(0x8)
#define ARVDE_SXE_INTR_ENABLE_0_SECURE                  0x0
#define ARVDE_SXE_INTR_ENABLE_0_WORD_COUNT                      0x1
#define ARVDE_SXE_INTR_ENABLE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_ENABLE_0_RESET_MASK                      _MK_MASK_CONST(0x7f)
#define ARVDE_SXE_INTR_ENABLE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_ENABLE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_ENABLE_0_READ_MASK                       _MK_MASK_CONST(0x7f)
#define ARVDE_SXE_INTR_ENABLE_0_WRITE_MASK                      _MK_MASK_CONST(0x7f)
#define ARVDE_SXE_INTR_ENABLE_0_SEEKHEADER_HDR_ABSENT_SHIFT                     _MK_SHIFT_CONST(6)
#define ARVDE_SXE_INTR_ENABLE_0_SEEKHEADER_HDR_ABSENT_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_INTR_ENABLE_0_SEEKHEADER_HDR_ABSENT_SHIFT)
#define ARVDE_SXE_INTR_ENABLE_0_SEEKHEADER_HDR_ABSENT_RANGE                     6:6
#define ARVDE_SXE_INTR_ENABLE_0_SEEKHEADER_HDR_ABSENT_WOFFSET                   0x0
#define ARVDE_SXE_INTR_ENABLE_0_SEEKHEADER_HDR_ABSENT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_ENABLE_0_SEEKHEADER_HDR_ABSENT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_INTR_ENABLE_0_SEEKHEADER_HDR_ABSENT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_ENABLE_0_SEEKHEADER_HDR_ABSENT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_INTR_ENABLE_0_UNKNOWN_NAL_TYPE_SHIFT                  _MK_SHIFT_CONST(5)
#define ARVDE_SXE_INTR_ENABLE_0_UNKNOWN_NAL_TYPE_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_INTR_ENABLE_0_UNKNOWN_NAL_TYPE_SHIFT)
#define ARVDE_SXE_INTR_ENABLE_0_UNKNOWN_NAL_TYPE_RANGE                  5:5
#define ARVDE_SXE_INTR_ENABLE_0_UNKNOWN_NAL_TYPE_WOFFSET                        0x0
#define ARVDE_SXE_INTR_ENABLE_0_UNKNOWN_NAL_TYPE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_ENABLE_0_UNKNOWN_NAL_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_INTR_ENABLE_0_UNKNOWN_NAL_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_ENABLE_0_UNKNOWN_NAL_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_INTR_ENABLE_0_MB_ERROR_SHIFT                  _MK_SHIFT_CONST(4)
#define ARVDE_SXE_INTR_ENABLE_0_MB_ERROR_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_INTR_ENABLE_0_MB_ERROR_SHIFT)
#define ARVDE_SXE_INTR_ENABLE_0_MB_ERROR_RANGE                  4:4
#define ARVDE_SXE_INTR_ENABLE_0_MB_ERROR_WOFFSET                        0x0
#define ARVDE_SXE_INTR_ENABLE_0_MB_ERROR_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_ENABLE_0_MB_ERROR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_INTR_ENABLE_0_MB_ERROR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_ENABLE_0_MB_ERROR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_INTR_ENABLE_0_END_OF_SLICE_SHIFT                      _MK_SHIFT_CONST(3)
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_SLICE_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_INTR_ENABLE_0_END_OF_SLICE_SHIFT)
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_SLICE_RANGE                      3:3
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_SLICE_WOFFSET                    0x0
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_SLICE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_SLICE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_SLICE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_SLICE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_INTR_ENABLE_0_END_OF_REQUEST_SHIFT                    _MK_SHIFT_CONST(2)
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_REQUEST_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_INTR_ENABLE_0_END_OF_REQUEST_SHIFT)
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_REQUEST_RANGE                    2:2
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_REQUEST_WOFFSET                  0x0
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_REQUEST_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_REQUEST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_REQUEST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_REQUEST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_INTR_ENABLE_0_END_OF_ROW_SHIFT                        _MK_SHIFT_CONST(1)
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_ROW_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_INTR_ENABLE_0_END_OF_ROW_SHIFT)
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_ROW_RANGE                        1:1
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_ROW_WOFFSET                      0x0
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_ROW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_ROW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_ROW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_ROW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_INTR_ENABLE_0_END_OF_FRAME_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_FRAME_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_INTR_ENABLE_0_END_OF_FRAME_SHIFT)
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_FRAME_RANGE                      0:0
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_FRAME_WOFFSET                    0x0
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_FRAME_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_FRAME_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_FRAME_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_ENABLE_0_END_OF_FRAME_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_INTR_STATUS_0
#define ARVDE_SXE_INTR_STATUS_0                 _MK_ADDR_CONST(0xc)
#define ARVDE_SXE_INTR_STATUS_0_SECURE                  0x0
#define ARVDE_SXE_INTR_STATUS_0_WORD_COUNT                      0x1
#define ARVDE_SXE_INTR_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0x7f)
#define ARVDE_SXE_INTR_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_STATUS_0_READ_MASK                       _MK_MASK_CONST(0x7f)
#define ARVDE_SXE_INTR_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x7f)
#define ARVDE_SXE_INTR_STATUS_0_SEEKHEADER_HDR_ABSENT_SHIFT                     _MK_SHIFT_CONST(6)
#define ARVDE_SXE_INTR_STATUS_0_SEEKHEADER_HDR_ABSENT_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_INTR_STATUS_0_SEEKHEADER_HDR_ABSENT_SHIFT)
#define ARVDE_SXE_INTR_STATUS_0_SEEKHEADER_HDR_ABSENT_RANGE                     6:6
#define ARVDE_SXE_INTR_STATUS_0_SEEKHEADER_HDR_ABSENT_WOFFSET                   0x0
#define ARVDE_SXE_INTR_STATUS_0_SEEKHEADER_HDR_ABSENT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_STATUS_0_SEEKHEADER_HDR_ABSENT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_INTR_STATUS_0_SEEKHEADER_HDR_ABSENT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_STATUS_0_SEEKHEADER_HDR_ABSENT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_INTR_STATUS_0_UNKNOWN_NAL_TYPE_SHIFT                  _MK_SHIFT_CONST(5)
#define ARVDE_SXE_INTR_STATUS_0_UNKNOWN_NAL_TYPE_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_INTR_STATUS_0_UNKNOWN_NAL_TYPE_SHIFT)
#define ARVDE_SXE_INTR_STATUS_0_UNKNOWN_NAL_TYPE_RANGE                  5:5
#define ARVDE_SXE_INTR_STATUS_0_UNKNOWN_NAL_TYPE_WOFFSET                        0x0
#define ARVDE_SXE_INTR_STATUS_0_UNKNOWN_NAL_TYPE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_STATUS_0_UNKNOWN_NAL_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_INTR_STATUS_0_UNKNOWN_NAL_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_STATUS_0_UNKNOWN_NAL_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_INTR_STATUS_0_MB_ERROR_SHIFT                  _MK_SHIFT_CONST(4)
#define ARVDE_SXE_INTR_STATUS_0_MB_ERROR_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_INTR_STATUS_0_MB_ERROR_SHIFT)
#define ARVDE_SXE_INTR_STATUS_0_MB_ERROR_RANGE                  4:4
#define ARVDE_SXE_INTR_STATUS_0_MB_ERROR_WOFFSET                        0x0
#define ARVDE_SXE_INTR_STATUS_0_MB_ERROR_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_STATUS_0_MB_ERROR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_INTR_STATUS_0_MB_ERROR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_STATUS_0_MB_ERROR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_INTR_STATUS_0_END_OF_SLICE_SHIFT                      _MK_SHIFT_CONST(3)
#define ARVDE_SXE_INTR_STATUS_0_END_OF_SLICE_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_INTR_STATUS_0_END_OF_SLICE_SHIFT)
#define ARVDE_SXE_INTR_STATUS_0_END_OF_SLICE_RANGE                      3:3
#define ARVDE_SXE_INTR_STATUS_0_END_OF_SLICE_WOFFSET                    0x0
#define ARVDE_SXE_INTR_STATUS_0_END_OF_SLICE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_STATUS_0_END_OF_SLICE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_INTR_STATUS_0_END_OF_SLICE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_STATUS_0_END_OF_SLICE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_INTR_STATUS_0_END_OF_REQUEST_SHIFT                    _MK_SHIFT_CONST(2)
#define ARVDE_SXE_INTR_STATUS_0_END_OF_REQUEST_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_INTR_STATUS_0_END_OF_REQUEST_SHIFT)
#define ARVDE_SXE_INTR_STATUS_0_END_OF_REQUEST_RANGE                    2:2
#define ARVDE_SXE_INTR_STATUS_0_END_OF_REQUEST_WOFFSET                  0x0
#define ARVDE_SXE_INTR_STATUS_0_END_OF_REQUEST_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_STATUS_0_END_OF_REQUEST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_INTR_STATUS_0_END_OF_REQUEST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_STATUS_0_END_OF_REQUEST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_INTR_STATUS_0_END_OF_ROW_SHIFT                        _MK_SHIFT_CONST(1)
#define ARVDE_SXE_INTR_STATUS_0_END_OF_ROW_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_INTR_STATUS_0_END_OF_ROW_SHIFT)
#define ARVDE_SXE_INTR_STATUS_0_END_OF_ROW_RANGE                        1:1
#define ARVDE_SXE_INTR_STATUS_0_END_OF_ROW_WOFFSET                      0x0
#define ARVDE_SXE_INTR_STATUS_0_END_OF_ROW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_STATUS_0_END_OF_ROW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_INTR_STATUS_0_END_OF_ROW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_STATUS_0_END_OF_ROW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_INTR_STATUS_0_END_OF_FRAME_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_SXE_INTR_STATUS_0_END_OF_FRAME_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_INTR_STATUS_0_END_OF_FRAME_SHIFT)
#define ARVDE_SXE_INTR_STATUS_0_END_OF_FRAME_RANGE                      0:0
#define ARVDE_SXE_INTR_STATUS_0_END_OF_FRAME_WOFFSET                    0x0
#define ARVDE_SXE_INTR_STATUS_0_END_OF_FRAME_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_STATUS_0_END_OF_FRAME_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_INTR_STATUS_0_END_OF_FRAME_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_INTR_STATUS_0_END_OF_FRAME_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_SEQ_CONFIG_0
#define ARVDE_SXE_SEQ_CONFIG_0                  _MK_ADDR_CONST(0x10)
#define ARVDE_SXE_SEQ_CONFIG_0_SECURE                   0x0
#define ARVDE_SXE_SEQ_CONFIG_0_WORD_COUNT                       0x1
#define ARVDE_SXE_SEQ_CONFIG_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_SEQ_CONFIG_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_SEQ_CONFIG_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_SEQ_CONFIG_0_NEWSEQ_EXT_SHIFT                 _MK_SHIFT_CONST(31)
#define ARVDE_SXE_SEQ_CONFIG_0_NEWSEQ_EXT_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_SEQ_CONFIG_0_NEWSEQ_EXT_SHIFT)
#define ARVDE_SXE_SEQ_CONFIG_0_NEWSEQ_EXT_RANGE                 31:31
#define ARVDE_SXE_SEQ_CONFIG_0_NEWSEQ_EXT_WOFFSET                       0x0
#define ARVDE_SXE_SEQ_CONFIG_0_NEWSEQ_EXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_NEWSEQ_EXT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_SEQ_CONFIG_0_NEWSEQ_EXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_NEWSEQ_EXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_SEQ_CONFIG_0_EN_REF_IDX_CHK_SHIFT                     _MK_SHIFT_CONST(30)
#define ARVDE_SXE_SEQ_CONFIG_0_EN_REF_IDX_CHK_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_SEQ_CONFIG_0_EN_REF_IDX_CHK_SHIFT)
#define ARVDE_SXE_SEQ_CONFIG_0_EN_REF_IDX_CHK_RANGE                     30:30
#define ARVDE_SXE_SEQ_CONFIG_0_EN_REF_IDX_CHK_WOFFSET                   0x0
#define ARVDE_SXE_SEQ_CONFIG_0_EN_REF_IDX_CHK_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_EN_REF_IDX_CHK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_SEQ_CONFIG_0_EN_REF_IDX_CHK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_EN_REF_IDX_CHK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_SEQ_CONFIG_0_NEWMB_EXT_SHIFT                  _MK_SHIFT_CONST(29)
#define ARVDE_SXE_SEQ_CONFIG_0_NEWMB_EXT_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_SEQ_CONFIG_0_NEWMB_EXT_SHIFT)
#define ARVDE_SXE_SEQ_CONFIG_0_NEWMB_EXT_RANGE                  29:29
#define ARVDE_SXE_SEQ_CONFIG_0_NEWMB_EXT_WOFFSET                        0x0
#define ARVDE_SXE_SEQ_CONFIG_0_NEWMB_EXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_NEWMB_EXT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_SEQ_CONFIG_0_NEWMB_EXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_NEWMB_EXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_WIDTH_MSB_SHIFT                  _MK_SHIFT_CONST(28)
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_WIDTH_MSB_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_SEQ_CONFIG_0_PICTURE_WIDTH_MSB_SHIFT)
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_WIDTH_MSB_RANGE                  28:28
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_WIDTH_MSB_WOFFSET                        0x0
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_WIDTH_MSB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_WIDTH_MSB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_WIDTH_MSB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_WIDTH_MSB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_HEIGHT_MSB_SHIFT                 _MK_SHIFT_CONST(27)
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_HEIGHT_MSB_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_SEQ_CONFIG_0_PICTURE_HEIGHT_MSB_SHIFT)
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_HEIGHT_MSB_RANGE                 27:27
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_HEIGHT_MSB_WOFFSET                       0x0
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_HEIGHT_MSB_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_HEIGHT_MSB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_HEIGHT_MSB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_HEIGHT_MSB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_SEQ_CONFIG_0_VC1_PROFILE_SHIFT                        _MK_SHIFT_CONST(25)
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_PROFILE_FIELD                        _MK_FIELD_CONST(0x3, ARVDE_SXE_SEQ_CONFIG_0_VC1_PROFILE_SHIFT)
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_PROFILE_RANGE                        26:25
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_PROFILE_WOFFSET                      0x0
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_PROFILE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_PROFILE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_PROFILE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_PROFILE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_PROFILE_SIMPLE_MAIN                  _MK_ENUM_CONST(0)
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_PROFILE_AP                   _MK_ENUM_CONST(1)

#define ARVDE_SXE_SEQ_CONFIG_0_BSE_ENDIAN_SEL_SHIFT                     _MK_SHIFT_CONST(24)
#define ARVDE_SXE_SEQ_CONFIG_0_BSE_ENDIAN_SEL_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_SEQ_CONFIG_0_BSE_ENDIAN_SEL_SHIFT)
#define ARVDE_SXE_SEQ_CONFIG_0_BSE_ENDIAN_SEL_RANGE                     24:24
#define ARVDE_SXE_SEQ_CONFIG_0_BSE_ENDIAN_SEL_WOFFSET                   0x0
#define ARVDE_SXE_SEQ_CONFIG_0_BSE_ENDIAN_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_BSE_ENDIAN_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_SEQ_CONFIG_0_BSE_ENDIAN_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_BSE_ENDIAN_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_SEQ_CONFIG_0_MILD_ERROR_BYPASS_SHIFT                  _MK_SHIFT_CONST(23)
#define ARVDE_SXE_SEQ_CONFIG_0_MILD_ERROR_BYPASS_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_SEQ_CONFIG_0_MILD_ERROR_BYPASS_SHIFT)
#define ARVDE_SXE_SEQ_CONFIG_0_MILD_ERROR_BYPASS_RANGE                  23:23
#define ARVDE_SXE_SEQ_CONFIG_0_MILD_ERROR_BYPASS_WOFFSET                        0x0
#define ARVDE_SXE_SEQ_CONFIG_0_MILD_ERROR_BYPASS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_MILD_ERROR_BYPASS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_SEQ_CONFIG_0_MILD_ERROR_BYPASS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_MILD_ERROR_BYPASS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_SEQ_CONFIG_0_VC1_PAYLOAD_SAVE_SHIFT                   _MK_SHIFT_CONST(22)
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_PAYLOAD_SAVE_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_SEQ_CONFIG_0_VC1_PAYLOAD_SAVE_SHIFT)
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_PAYLOAD_SAVE_RANGE                   22:22
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_PAYLOAD_SAVE_WOFFSET                 0x0
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_PAYLOAD_SAVE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_PAYLOAD_SAVE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_PAYLOAD_SAVE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_PAYLOAD_SAVE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_SEQ_CONFIG_0_VC1_SYNCMARKER_SHIFT                     _MK_SHIFT_CONST(21)
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_SYNCMARKER_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_SEQ_CONFIG_0_VC1_SYNCMARKER_SHIFT)
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_SYNCMARKER_RANGE                     21:21
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_SYNCMARKER_WOFFSET                   0x0
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_SYNCMARKER_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_SYNCMARKER_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_SYNCMARKER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_SYNCMARKER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_SEQ_CONFIG_0_VC1_DQUANT_SHIFT                 _MK_SHIFT_CONST(19)
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_DQUANT_FIELD                 _MK_FIELD_CONST(0x3, ARVDE_SXE_SEQ_CONFIG_0_VC1_DQUANT_SHIFT)
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_DQUANT_RANGE                 20:19
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_DQUANT_WOFFSET                       0x0
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_DQUANT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_DQUANT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_DQUANT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_VC1_DQUANT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_WIDTH_SHIFT                      _MK_SHIFT_CONST(11)
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_WIDTH_FIELD                      _MK_FIELD_CONST(0xff, ARVDE_SXE_SEQ_CONFIG_0_PICTURE_WIDTH_SHIFT)
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_WIDTH_RANGE                      18:11
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_WIDTH_WOFFSET                    0x0
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_WIDTH_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_HEIGHT_SHIFT                     _MK_SHIFT_CONST(3)
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_HEIGHT_FIELD                     _MK_FIELD_CONST(0xff, ARVDE_SXE_SEQ_CONFIG_0_PICTURE_HEIGHT_SHIFT)
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_HEIGHT_RANGE                     10:3
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_HEIGHT_WOFFSET                   0x0
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_HEIGHT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_HEIGHT_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_HEIGHT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_PICTURE_HEIGHT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_SEQ_CONFIG_0_VIDEO_STANDARD_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_SXE_SEQ_CONFIG_0_VIDEO_STANDARD_FIELD                     _MK_FIELD_CONST(0x7, ARVDE_SXE_SEQ_CONFIG_0_VIDEO_STANDARD_SHIFT)
#define ARVDE_SXE_SEQ_CONFIG_0_VIDEO_STANDARD_RANGE                     2:0
#define ARVDE_SXE_SEQ_CONFIG_0_VIDEO_STANDARD_WOFFSET                   0x0
#define ARVDE_SXE_SEQ_CONFIG_0_VIDEO_STANDARD_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_VIDEO_STANDARD_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define ARVDE_SXE_SEQ_CONFIG_0_VIDEO_STANDARD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_VIDEO_STANDARD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_0_VIDEO_STANDARD_JPEG                      _MK_ENUM_CONST(0)
#define ARVDE_SXE_SEQ_CONFIG_0_VIDEO_STANDARD_MPEG1                     _MK_ENUM_CONST(1)
#define ARVDE_SXE_SEQ_CONFIG_0_VIDEO_STANDARD_MPEG2                     _MK_ENUM_CONST(2)
#define ARVDE_SXE_SEQ_CONFIG_0_VIDEO_STANDARD_CODEC_EXT                 _MK_ENUM_CONST(3)
#define ARVDE_SXE_SEQ_CONFIG_0_VIDEO_STANDARD_MPEG4_V2                  _MK_ENUM_CONST(4)
#define ARVDE_SXE_SEQ_CONFIG_0_VIDEO_STANDARD_H264                      _MK_ENUM_CONST(5)
#define ARVDE_SXE_SEQ_CONFIG_0_VIDEO_STANDARD_VC1                       _MK_ENUM_CONST(6)
#define ARVDE_SXE_SEQ_CONFIG_0_VIDEO_STANDARD_H263                      _MK_ENUM_CONST(7)


// Register ARVDE_SXE_SPARE_0
#define ARVDE_SXE_SPARE_0                       _MK_ADDR_CONST(0x14)
#define ARVDE_SXE_SPARE_0_SECURE                        0x0
#define ARVDE_SXE_SPARE_0_WORD_COUNT                    0x1
#define ARVDE_SXE_SPARE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SPARE_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_SPARE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SPARE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SPARE_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_SPARE_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_SPARE_0_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_SXE_SPARE_0_VAL_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_SXE_SPARE_0_VAL_SHIFT)
#define ARVDE_SXE_SPARE_0_VAL_RANGE                     31:0
#define ARVDE_SXE_SPARE_0_VAL_WOFFSET                   0x0
#define ARVDE_SXE_SPARE_0_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SPARE_0_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_SPARE_0_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SPARE_0_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 24 [0x18]

// Reserved address 28 [0x1c]

// Register ARVDE_SXE_VC1_PIC_CONFIG_0
#define ARVDE_SXE_VC1_PIC_CONFIG_0                      _MK_ADDR_CONST(0x20)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_SECURE                       0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_0_WORD_COUNT                   0x1
#define ARVDE_SXE_VC1_PIC_CONFIG_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_CONDOVER_SOME_SHIFT                  _MK_SHIFT_CONST(31)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_CONDOVER_SOME_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_VC1_PIC_CONFIG_0_CONDOVER_SOME_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_CONDOVER_SOME_RANGE                  31:31
#define ARVDE_SXE_VC1_PIC_CONFIG_0_CONDOVER_SOME_WOFFSET                        0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_0_CONDOVER_SOME_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_CONDOVER_SOME_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_CONDOVER_SOME_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_CONDOVER_SOME_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_0_OVERLAP_FLAG_SHIFT                   _MK_SHIFT_CONST(30)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_OVERLAP_FLAG_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_VC1_PIC_CONFIG_0_OVERLAP_FLAG_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_OVERLAP_FLAG_RANGE                   30:30
#define ARVDE_SXE_VC1_PIC_CONFIG_0_OVERLAP_FLAG_WOFFSET                 0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_0_OVERLAP_FLAG_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_OVERLAP_FLAG_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_OVERLAP_FLAG_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_OVERLAP_FLAG_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_0_PARSE_ACPRED_SHIFT                   _MK_SHIFT_CONST(29)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PARSE_ACPRED_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_VC1_PIC_CONFIG_0_PARSE_ACPRED_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PARSE_ACPRED_RANGE                   29:29
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PARSE_ACPRED_WOFFSET                 0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PARSE_ACPRED_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PARSE_ACPRED_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PARSE_ACPRED_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PARSE_ACPRED_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_0_PARSE_OVERFLAGMB_SHIFT                       _MK_SHIFT_CONST(28)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PARSE_OVERFLAGMB_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_SXE_VC1_PIC_CONFIG_0_PARSE_OVERFLAGMB_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PARSE_OVERFLAGMB_RANGE                       28:28
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PARSE_OVERFLAGMB_WOFFSET                     0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PARSE_OVERFLAGMB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PARSE_OVERFLAGMB_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PARSE_OVERFLAGMB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PARSE_OVERFLAGMB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_0_TTFRM_SHIFT                  _MK_SHIFT_CONST(26)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_TTFRM_FIELD                  _MK_FIELD_CONST(0x3, ARVDE_SXE_VC1_PIC_CONFIG_0_TTFRM_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_TTFRM_RANGE                  27:26
#define ARVDE_SXE_VC1_PIC_CONFIG_0_TTFRM_WOFFSET                        0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_0_TTFRM_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_TTFRM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_TTFRM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_TTFRM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_0_TTMBF_SHIFT                  _MK_SHIFT_CONST(25)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_TTMBF_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_VC1_PIC_CONFIG_0_TTMBF_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_TTMBF_RANGE                  25:25
#define ARVDE_SXE_VC1_PIC_CONFIG_0_TTMBF_WOFFSET                        0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_0_TTMBF_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_TTMBF_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_TTMBF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_TTMBF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_0_HALFQP_SHIFT                 _MK_SHIFT_CONST(24)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_HALFQP_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_VC1_PIC_CONFIG_0_HALFQP_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_HALFQP_RANGE                 24:24
#define ARVDE_SXE_VC1_PIC_CONFIG_0_HALFQP_WOFFSET                       0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_0_HALFQP_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_HALFQP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_HALFQP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_HALFQP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_0_PQUANT_SHIFT                 _MK_SHIFT_CONST(19)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PQUANT_FIELD                 _MK_FIELD_CONST(0x1f, ARVDE_SXE_VC1_PIC_CONFIG_0_PQUANT_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PQUANT_RANGE                 23:19
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PQUANT_WOFFSET                       0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PQUANT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PQUANT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PQUANT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PQUANT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_0_BFRAC_DENOMINATOR_SHIFT                      _MK_SHIFT_CONST(16)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_BFRAC_DENOMINATOR_FIELD                      _MK_FIELD_CONST(0x7, ARVDE_SXE_VC1_PIC_CONFIG_0_BFRAC_DENOMINATOR_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_BFRAC_DENOMINATOR_RANGE                      18:16
#define ARVDE_SXE_VC1_PIC_CONFIG_0_BFRAC_DENOMINATOR_WOFFSET                    0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_0_BFRAC_DENOMINATOR_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_BFRAC_DENOMINATOR_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_BFRAC_DENOMINATOR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_BFRAC_DENOMINATOR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_0_BFRAC_NUMERATOR_SHIFT                        _MK_SHIFT_CONST(13)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_BFRAC_NUMERATOR_FIELD                        _MK_FIELD_CONST(0x7, ARVDE_SXE_VC1_PIC_CONFIG_0_BFRAC_NUMERATOR_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_BFRAC_NUMERATOR_RANGE                        15:13
#define ARVDE_SXE_VC1_PIC_CONFIG_0_BFRAC_NUMERATOR_WOFFSET                      0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_0_BFRAC_NUMERATOR_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_BFRAC_NUMERATOR_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_BFRAC_NUMERATOR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_BFRAC_NUMERATOR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_0_HALFPEL_FLAG_SHIFT                   _MK_SHIFT_CONST(12)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_HALFPEL_FLAG_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_VC1_PIC_CONFIG_0_HALFPEL_FLAG_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_HALFPEL_FLAG_RANGE                   12:12
#define ARVDE_SXE_VC1_PIC_CONFIG_0_HALFPEL_FLAG_WOFFSET                 0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_0_HALFPEL_FLAG_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_HALFPEL_FLAG_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_HALFPEL_FLAG_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_HALFPEL_FLAG_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_0_MVRANGE_SHIFT                        _MK_SHIFT_CONST(10)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_MVRANGE_FIELD                        _MK_FIELD_CONST(0x3, ARVDE_SXE_VC1_PIC_CONFIG_0_MVRANGE_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_MVRANGE_RANGE                        11:10
#define ARVDE_SXE_VC1_PIC_CONFIG_0_MVRANGE_WOFFSET                      0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_0_MVRANGE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_MVRANGE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_MVRANGE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_MVRANGE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_0_CBPTAB_SHIFT                 _MK_SHIFT_CONST(8)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_CBPTAB_FIELD                 _MK_FIELD_CONST(0x3, ARVDE_SXE_VC1_PIC_CONFIG_0_CBPTAB_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_CBPTAB_RANGE                 9:8
#define ARVDE_SXE_VC1_PIC_CONFIG_0_CBPTAB_WOFFSET                       0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_0_CBPTAB_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_CBPTAB_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_CBPTAB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_CBPTAB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_0_MVTAB_SHIFT                  _MK_SHIFT_CONST(6)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_MVTAB_FIELD                  _MK_FIELD_CONST(0x3, ARVDE_SXE_VC1_PIC_CONFIG_0_MVTAB_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_MVTAB_RANGE                  7:6
#define ARVDE_SXE_VC1_PIC_CONFIG_0_MVTAB_WOFFSET                        0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_0_MVTAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_MVTAB_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_MVTAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_MVTAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_SKIPMB_SHIFT                   _MK_SHIFT_CONST(5)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_SKIPMB_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_SKIPMB_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_SKIPMB_RANGE                   5:5
#define ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_SKIPMB_WOFFSET                 0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_SKIPMB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_SKIPMB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_SKIPMB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_SKIPMB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_DIRECTMB_SHIFT                 _MK_SHIFT_CONST(4)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_DIRECTMB_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_DIRECTMB_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_DIRECTMB_RANGE                 4:4
#define ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_DIRECTMB_WOFFSET                       0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_DIRECTMB_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_DIRECTMB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_DIRECTMB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_DIRECTMB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_MVTYPEMB_SHIFT                 _MK_SHIFT_CONST(3)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_MVTYPEMB_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_MVTYPEMB_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_MVTYPEMB_RANGE                 3:3
#define ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_MVTYPEMB_WOFFSET                       0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_MVTYPEMB_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_MVTYPEMB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_MVTYPEMB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_IMODE_MVTYPEMB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_0_MVMODE_SHIFT                 _MK_SHIFT_CONST(2)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_MVMODE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_VC1_PIC_CONFIG_0_MVMODE_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_MVMODE_RANGE                 2:2
#define ARVDE_SXE_VC1_PIC_CONFIG_0_MVMODE_WOFFSET                       0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_0_MVMODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_MVMODE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_MVMODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_MVMODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_0_PICTURE_TYPE_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PICTURE_TYPE_FIELD                   _MK_FIELD_CONST(0x3, ARVDE_SXE_VC1_PIC_CONFIG_0_PICTURE_TYPE_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PICTURE_TYPE_RANGE                   1:0
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PICTURE_TYPE_WOFFSET                 0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PICTURE_TYPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PICTURE_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PICTURE_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PICTURE_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PICTURE_TYPE_I                       _MK_ENUM_CONST(0)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PICTURE_TYPE_P                       _MK_ENUM_CONST(1)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PICTURE_TYPE_B                       _MK_ENUM_CONST(2)
#define ARVDE_SXE_VC1_PIC_CONFIG_0_PICTURE_TYPE_BI                      _MK_ENUM_CONST(3)


// Register ARVDE_SXE_VC1_PIC_QUANT_PARAM_0
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0                 _MK_ADDR_CONST(0x24)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_SECURE                  0x0
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_WORD_COUNT                      0x1
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_RESET_MASK                      _MK_MASK_CONST(0x1fff)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_READ_MASK                       _MK_MASK_CONST(0x1fff)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_WRITE_MASK                      _MK_MASK_CONST(0x1fff)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_ALTPQUANT_SHIFT                 _MK_SHIFT_CONST(8)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_ALTPQUANT_FIELD                 _MK_FIELD_CONST(0x1f, ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_ALTPQUANT_SHIFT)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_ALTPQUANT_RANGE                 12:8
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_ALTPQUANT_WOFFSET                       0x0
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_ALTPQUANT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_ALTPQUANT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_ALTPQUANT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_ALTPQUANT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQBILEVEL_SHIFT                 _MK_SHIFT_CONST(7)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQBILEVEL_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQBILEVEL_SHIFT)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQBILEVEL_RANGE                 7:7
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQBILEVEL_WOFFSET                       0x0
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQBILEVEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQBILEVEL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQBILEVEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQBILEVEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQDBEDGE_SHIFT                  _MK_SHIFT_CONST(5)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQDBEDGE_FIELD                  _MK_FIELD_CONST(0x3, ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQDBEDGE_SHIFT)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQDBEDGE_RANGE                  6:5
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQDBEDGE_WOFFSET                        0x0
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQDBEDGE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQDBEDGE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQDBEDGE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQDBEDGE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQSBEDGE_SHIFT                  _MK_SHIFT_CONST(3)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQSBEDGE_FIELD                  _MK_FIELD_CONST(0x3, ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQSBEDGE_SHIFT)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQSBEDGE_RANGE                  4:3
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQSBEDGE_WOFFSET                        0x0
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQSBEDGE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQSBEDGE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQSBEDGE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQSBEDGE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQPROFILE_SHIFT                 _MK_SHIFT_CONST(1)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQPROFILE_FIELD                 _MK_FIELD_CONST(0x3, ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQPROFILE_SHIFT)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQPROFILE_RANGE                 2:1
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQPROFILE_WOFFSET                       0x0
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQPROFILE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQPROFILE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQPROFILE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQPROFILE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQUANTFRM_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQUANTFRM_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQUANTFRM_SHIFT)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQUANTFRM_RANGE                 0:0
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQUANTFRM_WOFFSET                       0x0
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQUANTFRM_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQUANTFRM_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQUANTFRM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_QUANT_PARAM_0_DQUANTFRM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0                       _MK_ADDR_CONST(0x28)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_SECURE                        0x0
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_WORD_COUNT                    0x1
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_RESET_MASK                    _MK_MASK_CONST(0xc3fffff)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_READ_MASK                     _MK_MASK_CONST(0xc3fffff)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_WRITE_MASK                    _MK_MASK_CONST(0xc3fc000)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_PROCESS_SHIFT                 _MK_SHIFT_CONST(27)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_PROCESS_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_PROCESS_SHIFT)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_PROCESS_RANGE                 27:27
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_PROCESS_WOFFSET                       0x0
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_PROCESS_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_PROCESS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_PROCESS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_PROCESS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_PREFETCH_SHIFT                        _MK_SHIFT_CONST(26)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_PREFETCH_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_PREFETCH_SHIFT)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_PREFETCH_RANGE                        26:26
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_PREFETCH_WOFFSET                      0x0
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_PREFETCH_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_PREFETCH_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_PREFETCH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_PREFETCH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_ERROR_SHIFT                   _MK_SHIFT_CONST(21)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_ERROR_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_ERROR_SHIFT)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_ERROR_RANGE                   21:21
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_ERROR_WOFFSET                 0x0
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_ERROR_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_ERROR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_ERROR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_ERROR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MV0_SHIFT                     _MK_SHIFT_CONST(20)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MV0_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MV0_SHIFT)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MV0_RANGE                     20:20
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MV0_WOFFSET                   0x0
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MV0_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MV0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MV0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MV0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_STOP_SHIFT                    _MK_SHIFT_CONST(19)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_STOP_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_STOP_SHIFT)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_STOP_RANGE                    19:19
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_STOP_WOFFSET                  0x0
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_STOP_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_STOP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_STOP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_STOP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_BTYPE_SHIFT                   _MK_SHIFT_CONST(16)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_BTYPE_FIELD                   _MK_FIELD_CONST(0x3, ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_BTYPE_SHIFT)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_BTYPE_RANGE                   17:16
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_BTYPE_WOFFSET                 0x0
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_BTYPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_BTYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_BTYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_BTYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MBTYPE_SHIFT                  _MK_SHIFT_CONST(14)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MBTYPE_FIELD                  _MK_FIELD_CONST(0x3, ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MBTYPE_SHIFT)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MBTYPE_RANGE                  15:14
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MBTYPE_WOFFSET                        0x0
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MBTYPE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MBTYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MBTYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MBTYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_cID_SHIFT                     _MK_SHIFT_CONST(14)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_cID_FIELD                     _MK_FIELD_CONST(0x1f, ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_cID_SHIFT)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_cID_RANGE                     18:14
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_cID_WOFFSET                   0x0
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_cID_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_cID_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_cID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_cID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MB_X_POS_SHIFT                        _MK_SHIFT_CONST(7)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MB_X_POS_FIELD                        _MK_FIELD_CONST(0x7f, ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MB_X_POS_SHIFT)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MB_X_POS_RANGE                        13:7
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MB_X_POS_WOFFSET                      0x0
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MB_X_POS_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MB_X_POS_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MB_X_POS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MB_X_POS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MB_Y_POS_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MB_Y_POS_FIELD                        _MK_FIELD_CONST(0x7f, ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MB_Y_POS_SHIFT)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MB_Y_POS_RANGE                        6:0
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MB_Y_POS_WOFFSET                      0x0
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MB_Y_POS_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MB_Y_POS_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MB_Y_POS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0_MB_Y_POS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_VC1_PIC_MBINFO_BADDR_0
#define ARVDE_SXE_VC1_PIC_MBINFO_BADDR_0                        _MK_ADDR_CONST(0x2c)
#define ARVDE_SXE_VC1_PIC_MBINFO_BADDR_0_SECURE                         0x0
#define ARVDE_SXE_VC1_PIC_MBINFO_BADDR_0_WORD_COUNT                     0x1
#define ARVDE_SXE_VC1_PIC_MBINFO_BADDR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_MBINFO_BADDR_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_VC1_PIC_MBINFO_BADDR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_MBINFO_BADDR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_MBINFO_BADDR_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_VC1_PIC_MBINFO_BADDR_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_VC1_PIC_MBINFO_BADDR_0_MBINFO_BASE_ADDR_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_SXE_VC1_PIC_MBINFO_BADDR_0_MBINFO_BASE_ADDR_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_SXE_VC1_PIC_MBINFO_BADDR_0_MBINFO_BASE_ADDR_SHIFT)
#define ARVDE_SXE_VC1_PIC_MBINFO_BADDR_0_MBINFO_BASE_ADDR_RANGE                 15:0
#define ARVDE_SXE_VC1_PIC_MBINFO_BADDR_0_MBINFO_BASE_ADDR_WOFFSET                       0x0
#define ARVDE_SXE_VC1_PIC_MBINFO_BADDR_0_MBINFO_BASE_ADDR_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_MBINFO_BADDR_0_MBINFO_BASE_ADDR_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_VC1_PIC_MBINFO_BADDR_0_MBINFO_BASE_ADDR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_MBINFO_BADDR_0_MBINFO_BASE_ADDR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_VC1_SEQ_MBPRED_BADDR_0
#define ARVDE_SXE_VC1_SEQ_MBPRED_BADDR_0                        _MK_ADDR_CONST(0x30)
#define ARVDE_SXE_VC1_SEQ_MBPRED_BADDR_0_SECURE                         0x0
#define ARVDE_SXE_VC1_SEQ_MBPRED_BADDR_0_WORD_COUNT                     0x1
#define ARVDE_SXE_VC1_SEQ_MBPRED_BADDR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_SEQ_MBPRED_BADDR_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_VC1_SEQ_MBPRED_BADDR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_SEQ_MBPRED_BADDR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_SEQ_MBPRED_BADDR_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_VC1_SEQ_MBPRED_BADDR_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_VC1_SEQ_MBPRED_BADDR_0_MBPRED_BASE_ADDR_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_SXE_VC1_SEQ_MBPRED_BADDR_0_MBPRED_BASE_ADDR_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_SXE_VC1_SEQ_MBPRED_BADDR_0_MBPRED_BASE_ADDR_SHIFT)
#define ARVDE_SXE_VC1_SEQ_MBPRED_BADDR_0_MBPRED_BASE_ADDR_RANGE                 15:0
#define ARVDE_SXE_VC1_SEQ_MBPRED_BADDR_0_MBPRED_BASE_ADDR_WOFFSET                       0x0
#define ARVDE_SXE_VC1_SEQ_MBPRED_BADDR_0_MBPRED_BASE_ADDR_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_SEQ_MBPRED_BADDR_0_MBPRED_BASE_ADDR_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_VC1_SEQ_MBPRED_BADDR_0_MBPRED_BASE_ADDR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_SEQ_MBPRED_BADDR_0_MBPRED_BASE_ADDR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_SEQ_PAYLOAD_BADDR_0
#define ARVDE_SXE_SEQ_PAYLOAD_BADDR_0                   _MK_ADDR_CONST(0x34)
#define ARVDE_SXE_SEQ_PAYLOAD_BADDR_0_SECURE                    0x0
#define ARVDE_SXE_SEQ_PAYLOAD_BADDR_0_WORD_COUNT                        0x1
#define ARVDE_SXE_SEQ_PAYLOAD_BADDR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_PAYLOAD_BADDR_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_SEQ_PAYLOAD_BADDR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_PAYLOAD_BADDR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_PAYLOAD_BADDR_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_SEQ_PAYLOAD_BADDR_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_SEQ_PAYLOAD_BADDR_0_PAYLOAD_BASE_ADDR_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_SXE_SEQ_PAYLOAD_BADDR_0_PAYLOAD_BASE_ADDR_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_SXE_SEQ_PAYLOAD_BADDR_0_PAYLOAD_BASE_ADDR_SHIFT)
#define ARVDE_SXE_SEQ_PAYLOAD_BADDR_0_PAYLOAD_BASE_ADDR_RANGE                   15:0
#define ARVDE_SXE_SEQ_PAYLOAD_BADDR_0_PAYLOAD_BASE_ADDR_WOFFSET                 0x0
#define ARVDE_SXE_SEQ_PAYLOAD_BADDR_0_PAYLOAD_BASE_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_PAYLOAD_BADDR_0_PAYLOAD_BASE_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_SEQ_PAYLOAD_BADDR_0_PAYLOAD_BASE_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_PAYLOAD_BADDR_0_PAYLOAD_BASE_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_VC1_SLC_CONFIG_0
#define ARVDE_SXE_VC1_SLC_CONFIG_0                      _MK_ADDR_CONST(0x38)
#define ARVDE_SXE_VC1_SLC_CONFIG_0_SECURE                       0x0
#define ARVDE_SXE_VC1_SLC_CONFIG_0_WORD_COUNT                   0x1
#define ARVDE_SXE_VC1_SLC_CONFIG_0_RESET_VAL                    _MK_MASK_CONST(0x1ff)
#define ARVDE_SXE_VC1_SLC_CONFIG_0_RESET_MASK                   _MK_MASK_CONST(0x1ff)
#define ARVDE_SXE_VC1_SLC_CONFIG_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_SLC_CONFIG_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_SLC_CONFIG_0_READ_MASK                    _MK_MASK_CONST(0x1ff)
#define ARVDE_SXE_VC1_SLC_CONFIG_0_WRITE_MASK                   _MK_MASK_CONST(0x1ff)
#define ARVDE_SXE_VC1_SLC_CONFIG_0_LAST_MB_ROW_Y_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_SXE_VC1_SLC_CONFIG_0_LAST_MB_ROW_Y_FIELD                  _MK_FIELD_CONST(0x1ff, ARVDE_SXE_VC1_SLC_CONFIG_0_LAST_MB_ROW_Y_SHIFT)
#define ARVDE_SXE_VC1_SLC_CONFIG_0_LAST_MB_ROW_Y_RANGE                  8:0
#define ARVDE_SXE_VC1_SLC_CONFIG_0_LAST_MB_ROW_Y_WOFFSET                        0x0
#define ARVDE_SXE_VC1_SLC_CONFIG_0_LAST_MB_ROW_Y_DEFAULT                        _MK_MASK_CONST(0x1ff)
#define ARVDE_SXE_VC1_SLC_CONFIG_0_LAST_MB_ROW_Y_DEFAULT_MASK                   _MK_MASK_CONST(0x1ff)
#define ARVDE_SXE_VC1_SLC_CONFIG_0_LAST_MB_ROW_Y_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_SLC_CONFIG_0_LAST_MB_ROW_Y_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_VC1_PIC_CONFIG_AP_0
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0                   _MK_ADDR_CONST(0x3c)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_SECURE                    0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_WORD_COUNT                        0x1
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_RESET_MASK                        _MK_MASK_CONST(0xfffff)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_READ_MASK                         _MK_MASK_CONST(0xfffff)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_WRITE_MASK                        _MK_MASK_CONST(0xfffff)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PARSE_FIELDTX_SHIFT                       _MK_SHIFT_CONST(19)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PARSE_FIELDTX_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PARSE_FIELDTX_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PARSE_FIELDTX_RANGE                       19:19
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PARSE_FIELDTX_WOFFSET                     0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PARSE_FIELDTX_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PARSE_FIELDTX_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PARSE_FIELDTX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PARSE_FIELDTX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PARSE_FORWARDMB_SHIFT                     _MK_SHIFT_CONST(18)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PARSE_FORWARDMB_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PARSE_FORWARDMB_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PARSE_FORWARDMB_RANGE                     18:18
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PARSE_FORWARDMB_WOFFSET                   0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PARSE_FORWARDMB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PARSE_FORWARDMB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PARSE_FORWARDMB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PARSE_FORWARDMB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_DMVRANGE_SHIFT                    _MK_SHIFT_CONST(16)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_DMVRANGE_FIELD                    _MK_FIELD_CONST(0x3, ARVDE_SXE_VC1_PIC_CONFIG_AP_0_DMVRANGE_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_DMVRANGE_RANGE                    17:16
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_DMVRANGE_WOFFSET                  0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_DMVRANGE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_DMVRANGE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_DMVRANGE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_DMVRANGE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_NUMREF_SHIFT                      _MK_SHIFT_CONST(15)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_NUMREF_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_VC1_PIC_CONFIG_AP_0_NUMREF_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_NUMREF_RANGE                      15:15
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_NUMREF_WOFFSET                    0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_NUMREF_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_NUMREF_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_NUMREF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_NUMREF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_IMVTAB_SHIFT                      _MK_SHIFT_CONST(12)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_IMVTAB_FIELD                      _MK_FIELD_CONST(0x7, ARVDE_SXE_VC1_PIC_CONFIG_AP_0_IMVTAB_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_IMVTAB_RANGE                      14:12
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_IMVTAB_WOFFSET                    0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_IMVTAB_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_IMVTAB_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_IMVTAB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_IMVTAB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MVBPTAB4_SHIFT                    _MK_SHIFT_CONST(10)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MVBPTAB4_FIELD                    _MK_FIELD_CONST(0x3, ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MVBPTAB4_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MVBPTAB4_RANGE                    11:10
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MVBPTAB4_WOFFSET                  0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MVBPTAB4_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MVBPTAB4_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MVBPTAB4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MVBPTAB4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MVBPTAB2_SHIFT                    _MK_SHIFT_CONST(8)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MVBPTAB2_FIELD                    _MK_FIELD_CONST(0x3, ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MVBPTAB2_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MVBPTAB2_RANGE                    9:8
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MVBPTAB2_WOFFSET                  0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MVBPTAB2_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MVBPTAB2_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MVBPTAB2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MVBPTAB2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_ICBPTAB_SHIFT                     _MK_SHIFT_CONST(5)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_ICBPTAB_FIELD                     _MK_FIELD_CONST(0x7, ARVDE_SXE_VC1_PIC_CONFIG_AP_0_ICBPTAB_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_ICBPTAB_RANGE                     7:5
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_ICBPTAB_WOFFSET                   0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_ICBPTAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_ICBPTAB_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_ICBPTAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_ICBPTAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MBMODETAB_SHIFT                   _MK_SHIFT_CONST(2)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MBMODETAB_FIELD                   _MK_FIELD_CONST(0x7, ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MBMODETAB_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MBMODETAB_RANGE                   4:2
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MBMODETAB_WOFFSET                 0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MBMODETAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MBMODETAB_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MBMODETAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_MBMODETAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PICTURE_MODE_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PICTURE_MODE_FIELD                        _MK_FIELD_CONST(0x3, ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PICTURE_MODE_SHIFT)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PICTURE_MODE_RANGE                        1:0
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PICTURE_MODE_WOFFSET                      0x0
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PICTURE_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PICTURE_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PICTURE_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PICTURE_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PICTURE_MODE_PROGRESSIVE                  _MK_ENUM_CONST(0)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PICTURE_MODE_INTERLACED_FRAME                     _MK_ENUM_CONST(1)
#define ARVDE_SXE_VC1_PIC_CONFIG_AP_0_PICTURE_MODE_INTERLACED_FIELD                     _MK_ENUM_CONST(2)


// Register ARVDE_SXE_H264_SEQ_PARAMS_0
#define ARVDE_SXE_H264_SEQ_PARAMS_0                     _MK_ADDR_CONST(0x40)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_SECURE                      0x0
#define ARVDE_SXE_H264_SEQ_PARAMS_0_WORD_COUNT                  0x1
#define ARVDE_SXE_H264_SEQ_PARAMS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_RESET_MASK                  _MK_MASK_CONST(0x7ffffff)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_READ_MASK                   _MK_MASK_CONST(0x7ffffff)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_WRITE_MASK                  _MK_MASK_CONST(0x7ffffff)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_ALLOW_NAL_UNIT_TYPE_14_20_SHIFT                     _MK_SHIFT_CONST(26)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_ALLOW_NAL_UNIT_TYPE_14_20_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_SEQ_PARAMS_0_ALLOW_NAL_UNIT_TYPE_14_20_SHIFT)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_ALLOW_NAL_UNIT_TYPE_14_20_RANGE                     26:26
#define ARVDE_SXE_H264_SEQ_PARAMS_0_ALLOW_NAL_UNIT_TYPE_14_20_WOFFSET                   0x0
#define ARVDE_SXE_H264_SEQ_PARAMS_0_ALLOW_NAL_UNIT_TYPE_14_20_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_ALLOW_NAL_UNIT_TYPE_14_20_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_ALLOW_NAL_UNIT_TYPE_14_20_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_ALLOW_NAL_UNIT_TYPE_14_20_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_SEQ_PARAMS_0_CHROMA_FORMAT_IDC_MINUS1_SHIFT                      _MK_SHIFT_CONST(24)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_CHROMA_FORMAT_IDC_MINUS1_FIELD                      _MK_FIELD_CONST(0x3, ARVDE_SXE_H264_SEQ_PARAMS_0_CHROMA_FORMAT_IDC_MINUS1_SHIFT)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_CHROMA_FORMAT_IDC_MINUS1_RANGE                      25:24
#define ARVDE_SXE_H264_SEQ_PARAMS_0_CHROMA_FORMAT_IDC_MINUS1_WOFFSET                    0x0
#define ARVDE_SXE_H264_SEQ_PARAMS_0_CHROMA_FORMAT_IDC_MINUS1_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_CHROMA_FORMAT_IDC_MINUS1_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_CHROMA_FORMAT_IDC_MINUS1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_CHROMA_FORMAT_IDC_MINUS1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_CHROMA_FORMAT_IDC_MINUS1_C420                       _MK_ENUM_CONST(0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_CHROMA_FORMAT_IDC_MINUS1_C422                       _MK_ENUM_CONST(1)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_CHROMA_FORMAT_IDC_MINUS1_C444                       _MK_ENUM_CONST(2)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_CHROMA_FORMAT_IDC_MINUS1_MONOCHROME                 _MK_ENUM_CONST(3)

#define ARVDE_SXE_H264_SEQ_PARAMS_0_DIRECT_8x8_INFERENCE_FLAG_SHIFT                     _MK_SHIFT_CONST(23)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_DIRECT_8x8_INFERENCE_FLAG_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_SEQ_PARAMS_0_DIRECT_8x8_INFERENCE_FLAG_SHIFT)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_DIRECT_8x8_INFERENCE_FLAG_RANGE                     23:23
#define ARVDE_SXE_H264_SEQ_PARAMS_0_DIRECT_8x8_INFERENCE_FLAG_WOFFSET                   0x0
#define ARVDE_SXE_H264_SEQ_PARAMS_0_DIRECT_8x8_INFERENCE_FLAG_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_DIRECT_8x8_INFERENCE_FLAG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_DIRECT_8x8_INFERENCE_FLAG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_DIRECT_8x8_INFERENCE_FLAG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_SEQ_PARAMS_0_MB_ADAPTIVE_FRAME_FIELD_FLAG_SHIFT                  _MK_SHIFT_CONST(22)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_MB_ADAPTIVE_FRAME_FIELD_FLAG_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_SEQ_PARAMS_0_MB_ADAPTIVE_FRAME_FIELD_FLAG_SHIFT)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_MB_ADAPTIVE_FRAME_FIELD_FLAG_RANGE                  22:22
#define ARVDE_SXE_H264_SEQ_PARAMS_0_MB_ADAPTIVE_FRAME_FIELD_FLAG_WOFFSET                        0x0
#define ARVDE_SXE_H264_SEQ_PARAMS_0_MB_ADAPTIVE_FRAME_FIELD_FLAG_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_MB_ADAPTIVE_FRAME_FIELD_FLAG_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_MB_ADAPTIVE_FRAME_FIELD_FLAG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_MB_ADAPTIVE_FRAME_FIELD_FLAG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_SEQ_PARAMS_0_NOT_FRAME_MBS_ONLY_FLAG_SHIFT                       _MK_SHIFT_CONST(21)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_NOT_FRAME_MBS_ONLY_FLAG_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_SEQ_PARAMS_0_NOT_FRAME_MBS_ONLY_FLAG_SHIFT)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_NOT_FRAME_MBS_ONLY_FLAG_RANGE                       21:21
#define ARVDE_SXE_H264_SEQ_PARAMS_0_NOT_FRAME_MBS_ONLY_FLAG_WOFFSET                     0x0
#define ARVDE_SXE_H264_SEQ_PARAMS_0_NOT_FRAME_MBS_ONLY_FLAG_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_NOT_FRAME_MBS_ONLY_FLAG_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_NOT_FRAME_MBS_ONLY_FLAG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_NOT_FRAME_MBS_ONLY_FLAG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_PROFILE_SHIFT                    _MK_SHIFT_CONST(17)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_PROFILE_FIELD                    _MK_FIELD_CONST(0xf, ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_PROFILE_SHIFT)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_PROFILE_RANGE                    20:17
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_PROFILE_WOFFSET                  0x0
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_PROFILE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_PROFILE_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_PROFILE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_PROFILE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_PROFILE_BASELINE                 _MK_ENUM_CONST(0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_PROFILE_MAIN                     _MK_ENUM_CONST(1)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_PROFILE_HIGH                     _MK_ENUM_CONST(2)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_PROFILE_INVALID                  _MK_ENUM_CONST(3)

#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_LEVEL_SHIFT                      _MK_SHIFT_CONST(13)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_LEVEL_FIELD                      _MK_FIELD_CONST(0xf, ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_LEVEL_SHIFT)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_LEVEL_RANGE                      16:13
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_LEVEL_WOFFSET                    0x0
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_LEVEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_LEVEL_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_LEVEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_LEVEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_LEVEL_L10                        _MK_ENUM_CONST(0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_LEVEL_L1B                        _MK_ENUM_CONST(1)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_LEVEL_L11                        _MK_ENUM_CONST(2)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_LEVEL_L12                        _MK_ENUM_CONST(3)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_LEVEL_L13                        _MK_ENUM_CONST(4)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_LEVEL_L20                        _MK_ENUM_CONST(5)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_LEVEL_L21                        _MK_ENUM_CONST(6)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_LEVEL_L22                        _MK_ENUM_CONST(7)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_LEVEL_L30                        _MK_ENUM_CONST(8)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_LEVEL_L31                        _MK_ENUM_CONST(9)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_LEVEL_L32                        _MK_ENUM_CONST(10)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_LEVEL_L40                        _MK_ENUM_CONST(11)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_LEVEL_L41                        _MK_ENUM_CONST(12)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_LEVEL_L42                        _MK_ENUM_CONST(13)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_LEVEL_L50                        _MK_ENUM_CONST(14)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_BIT_STREAM_LEVEL_L51                        _MK_ENUM_CONST(15)

#define ARVDE_SXE_H264_SEQ_PARAMS_0_DELTA_PIC_ORDER_ALWAYS_0_FLAG_SHIFT                 _MK_SHIFT_CONST(12)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_DELTA_PIC_ORDER_ALWAYS_0_FLAG_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_SEQ_PARAMS_0_DELTA_PIC_ORDER_ALWAYS_0_FLAG_SHIFT)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_DELTA_PIC_ORDER_ALWAYS_0_FLAG_RANGE                 12:12
#define ARVDE_SXE_H264_SEQ_PARAMS_0_DELTA_PIC_ORDER_ALWAYS_0_FLAG_WOFFSET                       0x0
#define ARVDE_SXE_H264_SEQ_PARAMS_0_DELTA_PIC_ORDER_ALWAYS_0_FLAG_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_DELTA_PIC_ORDER_ALWAYS_0_FLAG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_DELTA_PIC_ORDER_ALWAYS_0_FLAG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_DELTA_PIC_ORDER_ALWAYS_0_FLAG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_SEQ_PARAMS_0_NUMBITS_PIC_ORDER_CNT_LSB_SHIFT                     _MK_SHIFT_CONST(7)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_NUMBITS_PIC_ORDER_CNT_LSB_FIELD                     _MK_FIELD_CONST(0x1f, ARVDE_SXE_H264_SEQ_PARAMS_0_NUMBITS_PIC_ORDER_CNT_LSB_SHIFT)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_NUMBITS_PIC_ORDER_CNT_LSB_RANGE                     11:7
#define ARVDE_SXE_H264_SEQ_PARAMS_0_NUMBITS_PIC_ORDER_CNT_LSB_WOFFSET                   0x0
#define ARVDE_SXE_H264_SEQ_PARAMS_0_NUMBITS_PIC_ORDER_CNT_LSB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_NUMBITS_PIC_ORDER_CNT_LSB_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_NUMBITS_PIC_ORDER_CNT_LSB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_NUMBITS_PIC_ORDER_CNT_LSB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_SEQ_PARAMS_0_PIC_ORDER_CNT_TYPE_SHIFT                    _MK_SHIFT_CONST(5)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_PIC_ORDER_CNT_TYPE_FIELD                    _MK_FIELD_CONST(0x3, ARVDE_SXE_H264_SEQ_PARAMS_0_PIC_ORDER_CNT_TYPE_SHIFT)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_PIC_ORDER_CNT_TYPE_RANGE                    6:5
#define ARVDE_SXE_H264_SEQ_PARAMS_0_PIC_ORDER_CNT_TYPE_WOFFSET                  0x0
#define ARVDE_SXE_H264_SEQ_PARAMS_0_PIC_ORDER_CNT_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_PIC_ORDER_CNT_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_PIC_ORDER_CNT_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_PIC_ORDER_CNT_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_SEQ_PARAMS_0_NUMBITS_FRAME_NUM_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_NUMBITS_FRAME_NUM_FIELD                     _MK_FIELD_CONST(0x1f, ARVDE_SXE_H264_SEQ_PARAMS_0_NUMBITS_FRAME_NUM_SHIFT)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_NUMBITS_FRAME_NUM_RANGE                     4:0
#define ARVDE_SXE_H264_SEQ_PARAMS_0_NUMBITS_FRAME_NUM_WOFFSET                   0x0
#define ARVDE_SXE_H264_SEQ_PARAMS_0_NUMBITS_FRAME_NUM_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_NUMBITS_FRAME_NUM_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_NUMBITS_FRAME_NUM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SEQ_PARAMS_0_NUMBITS_FRAME_NUM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_H264_PIC_PARAMS_0
#define ARVDE_SXE_H264_PIC_PARAMS_0                     _MK_ADDR_CONST(0x44)
#define ARVDE_SXE_H264_PIC_PARAMS_0_SECURE                      0x0
#define ARVDE_SXE_H264_PIC_PARAMS_0_WORD_COUNT                  0x1
#define ARVDE_SXE_H264_PIC_PARAMS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_PARAMS_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_PIC_PARAMS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_PARAMS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_PARAMS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_PIC_PARAMS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_PIC_PARAMS_0_PIC_INIT_QP_SHIFT                   _MK_SHIFT_CONST(25)
#define ARVDE_SXE_H264_PIC_PARAMS_0_PIC_INIT_QP_FIELD                   _MK_FIELD_CONST(0x7f, ARVDE_SXE_H264_PIC_PARAMS_0_PIC_INIT_QP_SHIFT)
#define ARVDE_SXE_H264_PIC_PARAMS_0_PIC_INIT_QP_RANGE                   31:25
#define ARVDE_SXE_H264_PIC_PARAMS_0_PIC_INIT_QP_WOFFSET                 0x0
#define ARVDE_SXE_H264_PIC_PARAMS_0_PIC_INIT_QP_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_PARAMS_0_PIC_INIT_QP_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define ARVDE_SXE_H264_PIC_PARAMS_0_PIC_INIT_QP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_PARAMS_0_PIC_INIT_QP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_PIC_PARAMS_0_NUMBITS_SLICE_GROUP_CHANGE_CYC_SHIFT                        _MK_SHIFT_CONST(9)
#define ARVDE_SXE_H264_PIC_PARAMS_0_NUMBITS_SLICE_GROUP_CHANGE_CYC_FIELD                        _MK_FIELD_CONST(0xffff, ARVDE_SXE_H264_PIC_PARAMS_0_NUMBITS_SLICE_GROUP_CHANGE_CYC_SHIFT)
#define ARVDE_SXE_H264_PIC_PARAMS_0_NUMBITS_SLICE_GROUP_CHANGE_CYC_RANGE                        24:9
#define ARVDE_SXE_H264_PIC_PARAMS_0_NUMBITS_SLICE_GROUP_CHANGE_CYC_WOFFSET                      0x0
#define ARVDE_SXE_H264_PIC_PARAMS_0_NUMBITS_SLICE_GROUP_CHANGE_CYC_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_PARAMS_0_NUMBITS_SLICE_GROUP_CHANGE_CYC_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_H264_PIC_PARAMS_0_NUMBITS_SLICE_GROUP_CHANGE_CYC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_PARAMS_0_NUMBITS_SLICE_GROUP_CHANGE_CYC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_PIC_PARAMS_0_SLICE_GROUP_MAP_TYPE_SHIFT                  _MK_SHIFT_CONST(6)
#define ARVDE_SXE_H264_PIC_PARAMS_0_SLICE_GROUP_MAP_TYPE_FIELD                  _MK_FIELD_CONST(0x7, ARVDE_SXE_H264_PIC_PARAMS_0_SLICE_GROUP_MAP_TYPE_SHIFT)
#define ARVDE_SXE_H264_PIC_PARAMS_0_SLICE_GROUP_MAP_TYPE_RANGE                  8:6
#define ARVDE_SXE_H264_PIC_PARAMS_0_SLICE_GROUP_MAP_TYPE_WOFFSET                        0x0
#define ARVDE_SXE_H264_PIC_PARAMS_0_SLICE_GROUP_MAP_TYPE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_PARAMS_0_SLICE_GROUP_MAP_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define ARVDE_SXE_H264_PIC_PARAMS_0_SLICE_GROUP_MAP_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_PARAMS_0_SLICE_GROUP_MAP_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_PIC_PARAMS_0_NUM_SLICE_GROUPS_MINUS1_SHIFT                       _MK_SHIFT_CONST(3)
#define ARVDE_SXE_H264_PIC_PARAMS_0_NUM_SLICE_GROUPS_MINUS1_FIELD                       _MK_FIELD_CONST(0x7, ARVDE_SXE_H264_PIC_PARAMS_0_NUM_SLICE_GROUPS_MINUS1_SHIFT)
#define ARVDE_SXE_H264_PIC_PARAMS_0_NUM_SLICE_GROUPS_MINUS1_RANGE                       5:3
#define ARVDE_SXE_H264_PIC_PARAMS_0_NUM_SLICE_GROUPS_MINUS1_WOFFSET                     0x0
#define ARVDE_SXE_H264_PIC_PARAMS_0_NUM_SLICE_GROUPS_MINUS1_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_PARAMS_0_NUM_SLICE_GROUPS_MINUS1_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define ARVDE_SXE_H264_PIC_PARAMS_0_NUM_SLICE_GROUPS_MINUS1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_PARAMS_0_NUM_SLICE_GROUPS_MINUS1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_PIC_PARAMS_0_DEBLOCK_FILTER_CTRL_PRESENT_FLAG_SHIFT                      _MK_SHIFT_CONST(2)
#define ARVDE_SXE_H264_PIC_PARAMS_0_DEBLOCK_FILTER_CTRL_PRESENT_FLAG_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_PIC_PARAMS_0_DEBLOCK_FILTER_CTRL_PRESENT_FLAG_SHIFT)
#define ARVDE_SXE_H264_PIC_PARAMS_0_DEBLOCK_FILTER_CTRL_PRESENT_FLAG_RANGE                      2:2
#define ARVDE_SXE_H264_PIC_PARAMS_0_DEBLOCK_FILTER_CTRL_PRESENT_FLAG_WOFFSET                    0x0
#define ARVDE_SXE_H264_PIC_PARAMS_0_DEBLOCK_FILTER_CTRL_PRESENT_FLAG_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_PARAMS_0_DEBLOCK_FILTER_CTRL_PRESENT_FLAG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_PIC_PARAMS_0_DEBLOCK_FILTER_CTRL_PRESENT_FLAG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_PARAMS_0_DEBLOCK_FILTER_CTRL_PRESENT_FLAG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_PIC_PARAMS_0_REDUNDANT_PIC_CNT_PRESENT_FLAG_SHIFT                        _MK_SHIFT_CONST(1)
#define ARVDE_SXE_H264_PIC_PARAMS_0_REDUNDANT_PIC_CNT_PRESENT_FLAG_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_PIC_PARAMS_0_REDUNDANT_PIC_CNT_PRESENT_FLAG_SHIFT)
#define ARVDE_SXE_H264_PIC_PARAMS_0_REDUNDANT_PIC_CNT_PRESENT_FLAG_RANGE                        1:1
#define ARVDE_SXE_H264_PIC_PARAMS_0_REDUNDANT_PIC_CNT_PRESENT_FLAG_WOFFSET                      0x0
#define ARVDE_SXE_H264_PIC_PARAMS_0_REDUNDANT_PIC_CNT_PRESENT_FLAG_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_PARAMS_0_REDUNDANT_PIC_CNT_PRESENT_FLAG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_PIC_PARAMS_0_REDUNDANT_PIC_CNT_PRESENT_FLAG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_PARAMS_0_REDUNDANT_PIC_CNT_PRESENT_FLAG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_PIC_PARAMS_0_REDUNDANT_PIC_CNTP_RESENT_FLAG_SHIFT                        _MK_SHIFT_CONST(1)
#define ARVDE_SXE_H264_PIC_PARAMS_0_REDUNDANT_PIC_CNTP_RESENT_FLAG_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_PIC_PARAMS_0_REDUNDANT_PIC_CNTP_RESENT_FLAG_SHIFT)
#define ARVDE_SXE_H264_PIC_PARAMS_0_REDUNDANT_PIC_CNTP_RESENT_FLAG_RANGE                        1:1
#define ARVDE_SXE_H264_PIC_PARAMS_0_REDUNDANT_PIC_CNTP_RESENT_FLAG_WOFFSET                      0x0
#define ARVDE_SXE_H264_PIC_PARAMS_0_REDUNDANT_PIC_CNTP_RESENT_FLAG_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_PARAMS_0_REDUNDANT_PIC_CNTP_RESENT_FLAG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_PIC_PARAMS_0_REDUNDANT_PIC_CNTP_RESENT_FLAG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_PARAMS_0_REDUNDANT_PIC_CNTP_RESENT_FLAG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_PIC_PARAMS_0_PIC_ORDER_PRESENT_FLAG_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_SXE_H264_PIC_PARAMS_0_PIC_ORDER_PRESENT_FLAG_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_PIC_PARAMS_0_PIC_ORDER_PRESENT_FLAG_SHIFT)
#define ARVDE_SXE_H264_PIC_PARAMS_0_PIC_ORDER_PRESENT_FLAG_RANGE                        0:0
#define ARVDE_SXE_H264_PIC_PARAMS_0_PIC_ORDER_PRESENT_FLAG_WOFFSET                      0x0
#define ARVDE_SXE_H264_PIC_PARAMS_0_PIC_ORDER_PRESENT_FLAG_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_PARAMS_0_PIC_ORDER_PRESENT_FLAG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_PIC_PARAMS_0_PIC_ORDER_PRESENT_FLAG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_PARAMS_0_PIC_ORDER_PRESENT_FLAG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_H264_PIC_CONFIG_0
#define ARVDE_SXE_H264_PIC_CONFIG_0                     _MK_ADDR_CONST(0x48)
#define ARVDE_SXE_H264_PIC_CONFIG_0_SECURE                      0x0
#define ARVDE_SXE_H264_PIC_CONFIG_0_WORD_COUNT                  0x1
#define ARVDE_SXE_H264_PIC_CONFIG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_CONFIG_0_RESET_MASK                  _MK_MASK_CONST(0x7ffffff)
#define ARVDE_SXE_H264_PIC_CONFIG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_CONFIG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_CONFIG_0_READ_MASK                   _MK_MASK_CONST(0x7ffffff)
#define ARVDE_SXE_H264_PIC_CONFIG_0_WRITE_MASK                  _MK_MASK_CONST(0x7ffffff)
#define ARVDE_SXE_H264_PIC_CONFIG_0_SECOND_CHROMA_QP_INDEX_OFFSET_SHIFT                 _MK_SHIFT_CONST(22)
#define ARVDE_SXE_H264_PIC_CONFIG_0_SECOND_CHROMA_QP_INDEX_OFFSET_FIELD                 _MK_FIELD_CONST(0x1f, ARVDE_SXE_H264_PIC_CONFIG_0_SECOND_CHROMA_QP_INDEX_OFFSET_SHIFT)
#define ARVDE_SXE_H264_PIC_CONFIG_0_SECOND_CHROMA_QP_INDEX_OFFSET_RANGE                 26:22
#define ARVDE_SXE_H264_PIC_CONFIG_0_SECOND_CHROMA_QP_INDEX_OFFSET_WOFFSET                       0x0
#define ARVDE_SXE_H264_PIC_CONFIG_0_SECOND_CHROMA_QP_INDEX_OFFSET_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_CONFIG_0_SECOND_CHROMA_QP_INDEX_OFFSET_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define ARVDE_SXE_H264_PIC_CONFIG_0_SECOND_CHROMA_QP_INDEX_OFFSET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_CONFIG_0_SECOND_CHROMA_QP_INDEX_OFFSET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_PIC_CONFIG_0_TRANSFORM_8x8_MODE_FLAG_SHIFT                       _MK_SHIFT_CONST(21)
#define ARVDE_SXE_H264_PIC_CONFIG_0_TRANSFORM_8x8_MODE_FLAG_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_PIC_CONFIG_0_TRANSFORM_8x8_MODE_FLAG_SHIFT)
#define ARVDE_SXE_H264_PIC_CONFIG_0_TRANSFORM_8x8_MODE_FLAG_RANGE                       21:21
#define ARVDE_SXE_H264_PIC_CONFIG_0_TRANSFORM_8x8_MODE_FLAG_WOFFSET                     0x0
#define ARVDE_SXE_H264_PIC_CONFIG_0_TRANSFORM_8x8_MODE_FLAG_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_CONFIG_0_TRANSFORM_8x8_MODE_FLAG_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_PIC_CONFIG_0_TRANSFORM_8x8_MODE_FLAG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_CONFIG_0_TRANSFORM_8x8_MODE_FLAG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_PIC_CONFIG_0_ENTROPY_CODING_MODE_FLAG_SHIFT                      _MK_SHIFT_CONST(20)
#define ARVDE_SXE_H264_PIC_CONFIG_0_ENTROPY_CODING_MODE_FLAG_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_PIC_CONFIG_0_ENTROPY_CODING_MODE_FLAG_SHIFT)
#define ARVDE_SXE_H264_PIC_CONFIG_0_ENTROPY_CODING_MODE_FLAG_RANGE                      20:20
#define ARVDE_SXE_H264_PIC_CONFIG_0_ENTROPY_CODING_MODE_FLAG_WOFFSET                    0x0
#define ARVDE_SXE_H264_PIC_CONFIG_0_ENTROPY_CODING_MODE_FLAG_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_CONFIG_0_ENTROPY_CODING_MODE_FLAG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_PIC_CONFIG_0_ENTROPY_CODING_MODE_FLAG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_CONFIG_0_ENTROPY_CODING_MODE_FLAG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_PIC_CONFIG_0_WEIGHTED_BIPRED_IDC_SHIFT                   _MK_SHIFT_CONST(18)
#define ARVDE_SXE_H264_PIC_CONFIG_0_WEIGHTED_BIPRED_IDC_FIELD                   _MK_FIELD_CONST(0x3, ARVDE_SXE_H264_PIC_CONFIG_0_WEIGHTED_BIPRED_IDC_SHIFT)
#define ARVDE_SXE_H264_PIC_CONFIG_0_WEIGHTED_BIPRED_IDC_RANGE                   19:18
#define ARVDE_SXE_H264_PIC_CONFIG_0_WEIGHTED_BIPRED_IDC_WOFFSET                 0x0
#define ARVDE_SXE_H264_PIC_CONFIG_0_WEIGHTED_BIPRED_IDC_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_CONFIG_0_WEIGHTED_BIPRED_IDC_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define ARVDE_SXE_H264_PIC_CONFIG_0_WEIGHTED_BIPRED_IDC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_CONFIG_0_WEIGHTED_BIPRED_IDC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_PIC_CONFIG_0_WEIGHTED_PRED_FLAG_SHIFT                    _MK_SHIFT_CONST(17)
#define ARVDE_SXE_H264_PIC_CONFIG_0_WEIGHTED_PRED_FLAG_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_PIC_CONFIG_0_WEIGHTED_PRED_FLAG_SHIFT)
#define ARVDE_SXE_H264_PIC_CONFIG_0_WEIGHTED_PRED_FLAG_RANGE                    17:17
#define ARVDE_SXE_H264_PIC_CONFIG_0_WEIGHTED_PRED_FLAG_WOFFSET                  0x0
#define ARVDE_SXE_H264_PIC_CONFIG_0_WEIGHTED_PRED_FLAG_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_CONFIG_0_WEIGHTED_PRED_FLAG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_PIC_CONFIG_0_WEIGHTED_PRED_FLAG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_CONFIG_0_WEIGHTED_PRED_FLAG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_PIC_CONFIG_0_UNKNOWN_NAL_SKIP_FLAG_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_SXE_H264_PIC_CONFIG_0_UNKNOWN_NAL_SKIP_FLAG_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_PIC_CONFIG_0_UNKNOWN_NAL_SKIP_FLAG_SHIFT)
#define ARVDE_SXE_H264_PIC_CONFIG_0_UNKNOWN_NAL_SKIP_FLAG_RANGE                 16:16
#define ARVDE_SXE_H264_PIC_CONFIG_0_UNKNOWN_NAL_SKIP_FLAG_WOFFSET                       0x0
#define ARVDE_SXE_H264_PIC_CONFIG_0_UNKNOWN_NAL_SKIP_FLAG_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_CONFIG_0_UNKNOWN_NAL_SKIP_FLAG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_PIC_CONFIG_0_UNKNOWN_NAL_SKIP_FLAG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_CONFIG_0_UNKNOWN_NAL_SKIP_FLAG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_PIC_CONFIG_0_CONSTRAINED_INTRA_PRED_FLAG_SHIFT                   _MK_SHIFT_CONST(15)
#define ARVDE_SXE_H264_PIC_CONFIG_0_CONSTRAINED_INTRA_PRED_FLAG_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_PIC_CONFIG_0_CONSTRAINED_INTRA_PRED_FLAG_SHIFT)
#define ARVDE_SXE_H264_PIC_CONFIG_0_CONSTRAINED_INTRA_PRED_FLAG_RANGE                   15:15
#define ARVDE_SXE_H264_PIC_CONFIG_0_CONSTRAINED_INTRA_PRED_FLAG_WOFFSET                 0x0
#define ARVDE_SXE_H264_PIC_CONFIG_0_CONSTRAINED_INTRA_PRED_FLAG_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_CONFIG_0_CONSTRAINED_INTRA_PRED_FLAG_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_PIC_CONFIG_0_CONSTRAINED_INTRA_PRED_FLAG_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_CONFIG_0_CONSTRAINED_INTRA_PRED_FLAG_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_PIC_CONFIG_0_CONTAINED_INTRA_PRED_FLAG_SHIFT                     _MK_SHIFT_CONST(15)
#define ARVDE_SXE_H264_PIC_CONFIG_0_CONTAINED_INTRA_PRED_FLAG_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_PIC_CONFIG_0_CONTAINED_INTRA_PRED_FLAG_SHIFT)
#define ARVDE_SXE_H264_PIC_CONFIG_0_CONTAINED_INTRA_PRED_FLAG_RANGE                     15:15
#define ARVDE_SXE_H264_PIC_CONFIG_0_CONTAINED_INTRA_PRED_FLAG_WOFFSET                   0x0
#define ARVDE_SXE_H264_PIC_CONFIG_0_CONTAINED_INTRA_PRED_FLAG_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_CONFIG_0_CONTAINED_INTRA_PRED_FLAG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_PIC_CONFIG_0_CONTAINED_INTRA_PRED_FLAG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_CONFIG_0_CONTAINED_INTRA_PRED_FLAG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_PIC_CONFIG_0_NUM_REFIDXL1_ACTIVE_MINUS1_SHIFT                    _MK_SHIFT_CONST(10)
#define ARVDE_SXE_H264_PIC_CONFIG_0_NUM_REFIDXL1_ACTIVE_MINUS1_FIELD                    _MK_FIELD_CONST(0x1f, ARVDE_SXE_H264_PIC_CONFIG_0_NUM_REFIDXL1_ACTIVE_MINUS1_SHIFT)
#define ARVDE_SXE_H264_PIC_CONFIG_0_NUM_REFIDXL1_ACTIVE_MINUS1_RANGE                    14:10
#define ARVDE_SXE_H264_PIC_CONFIG_0_NUM_REFIDXL1_ACTIVE_MINUS1_WOFFSET                  0x0
#define ARVDE_SXE_H264_PIC_CONFIG_0_NUM_REFIDXL1_ACTIVE_MINUS1_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_CONFIG_0_NUM_REFIDXL1_ACTIVE_MINUS1_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define ARVDE_SXE_H264_PIC_CONFIG_0_NUM_REFIDXL1_ACTIVE_MINUS1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_CONFIG_0_NUM_REFIDXL1_ACTIVE_MINUS1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_PIC_CONFIG_0_NUM_REFIDXL0_ACTIVE_MINUS1_SHIFT                    _MK_SHIFT_CONST(5)
#define ARVDE_SXE_H264_PIC_CONFIG_0_NUM_REFIDXL0_ACTIVE_MINUS1_FIELD                    _MK_FIELD_CONST(0x1f, ARVDE_SXE_H264_PIC_CONFIG_0_NUM_REFIDXL0_ACTIVE_MINUS1_SHIFT)
#define ARVDE_SXE_H264_PIC_CONFIG_0_NUM_REFIDXL0_ACTIVE_MINUS1_RANGE                    9:5
#define ARVDE_SXE_H264_PIC_CONFIG_0_NUM_REFIDXL0_ACTIVE_MINUS1_WOFFSET                  0x0
#define ARVDE_SXE_H264_PIC_CONFIG_0_NUM_REFIDXL0_ACTIVE_MINUS1_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_CONFIG_0_NUM_REFIDXL0_ACTIVE_MINUS1_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define ARVDE_SXE_H264_PIC_CONFIG_0_NUM_REFIDXL0_ACTIVE_MINUS1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_CONFIG_0_NUM_REFIDXL0_ACTIVE_MINUS1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_PIC_CONFIG_0_CHROMA_QP_INDEX_OFFSET_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_SXE_H264_PIC_CONFIG_0_CHROMA_QP_INDEX_OFFSET_FIELD                        _MK_FIELD_CONST(0x1f, ARVDE_SXE_H264_PIC_CONFIG_0_CHROMA_QP_INDEX_OFFSET_SHIFT)
#define ARVDE_SXE_H264_PIC_CONFIG_0_CHROMA_QP_INDEX_OFFSET_RANGE                        4:0
#define ARVDE_SXE_H264_PIC_CONFIG_0_CHROMA_QP_INDEX_OFFSET_WOFFSET                      0x0
#define ARVDE_SXE_H264_PIC_CONFIG_0_CHROMA_QP_INDEX_OFFSET_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_CONFIG_0_CHROMA_QP_INDEX_OFFSET_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define ARVDE_SXE_H264_PIC_CONFIG_0_CHROMA_QP_INDEX_OFFSET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_PIC_CONFIG_0_CHROMA_QP_INDEX_OFFSET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_H264_NEWMB_TMPLT_0
#define ARVDE_SXE_H264_NEWMB_TMPLT_0                    _MK_ADDR_CONST(0x4c)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_SECURE                     0x0
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_WORD_COUNT                         0x1
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_RESET_MASK                         _MK_MASK_CONST(0xf000000)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_READ_MASK                  _MK_MASK_CONST(0xf000000)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_WRITE_MASK                         _MK_MASK_CONST(0xf000000)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PROCESS_MVP_SHIFT                  _MK_SHIFT_CONST(27)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PROCESS_MVP_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_NEWMB_TMPLT_0_PROCESS_MVP_SHIFT)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PROCESS_MVP_RANGE                  27:27
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PROCESS_MVP_WOFFSET                        0x0
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PROCESS_MVP_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PROCESS_MVP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PROCESS_MVP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PROCESS_MVP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PROCESS_BSC_SHIFT                  _MK_SHIFT_CONST(26)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PROCESS_BSC_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_NEWMB_TMPLT_0_PROCESS_BSC_SHIFT)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PROCESS_BSC_RANGE                  26:26
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PROCESS_BSC_WOFFSET                        0x0
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PROCESS_BSC_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PROCESS_BSC_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PROCESS_BSC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PROCESS_BSC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PREFETCH_FMV_SHIFT                 _MK_SHIFT_CONST(25)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PREFETCH_FMV_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_NEWMB_TMPLT_0_PREFETCH_FMV_SHIFT)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PREFETCH_FMV_RANGE                 25:25
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PREFETCH_FMV_WOFFSET                       0x0
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PREFETCH_FMV_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PREFETCH_FMV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PREFETCH_FMV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PREFETCH_FMV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PREFETCH_CMV_SHIFT                 _MK_SHIFT_CONST(24)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PREFETCH_CMV_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_NEWMB_TMPLT_0_PREFETCH_CMV_SHIFT)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PREFETCH_CMV_RANGE                 24:24
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PREFETCH_CMV_WOFFSET                       0x0
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PREFETCH_CMV_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PREFETCH_CMV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PREFETCH_CMV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NEWMB_TMPLT_0_PREFETCH_CMV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_H264_MBFLUSH_TMPLT_0
#define ARVDE_SXE_H264_MBFLUSH_TMPLT_0                  _MK_ADDR_CONST(0x50)
#define ARVDE_SXE_H264_MBFLUSH_TMPLT_0_SECURE                   0x0
#define ARVDE_SXE_H264_MBFLUSH_TMPLT_0_WORD_COUNT                       0x1
#define ARVDE_SXE_H264_MBFLUSH_TMPLT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_MBFLUSH_TMPLT_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_MBFLUSH_TMPLT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_MBFLUSH_TMPLT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_MBFLUSH_TMPLT_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_MBFLUSH_TMPLT_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_MBFLUSH_TMPLT_0_Reserved_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_SXE_H264_MBFLUSH_TMPLT_0_Reserved_FIELD                   _MK_FIELD_CONST(0xffffffff, ARVDE_SXE_H264_MBFLUSH_TMPLT_0_Reserved_SHIFT)
#define ARVDE_SXE_H264_MBFLUSH_TMPLT_0_Reserved_RANGE                   31:0
#define ARVDE_SXE_H264_MBFLUSH_TMPLT_0_Reserved_WOFFSET                 0x0
#define ARVDE_SXE_H264_MBFLUSH_TMPLT_0_Reserved_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_MBFLUSH_TMPLT_0_Reserved_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_MBFLUSH_TMPLT_0_Reserved_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_MBFLUSH_TMPLT_0_Reserved_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_H264_MB2SLCGRPMAP_BADDR_0
#define ARVDE_SXE_H264_MB2SLCGRPMAP_BADDR_0                     _MK_ADDR_CONST(0x54)
#define ARVDE_SXE_H264_MB2SLCGRPMAP_BADDR_0_SECURE                      0x0
#define ARVDE_SXE_H264_MB2SLCGRPMAP_BADDR_0_WORD_COUNT                  0x1
#define ARVDE_SXE_H264_MB2SLCGRPMAP_BADDR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_MB2SLCGRPMAP_BADDR_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_H264_MB2SLCGRPMAP_BADDR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_MB2SLCGRPMAP_BADDR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_MB2SLCGRPMAP_BADDR_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_H264_MB2SLCGRPMAP_BADDR_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_H264_MB2SLCGRPMAP_BADDR_0_MB2SLICEGROUPMAP_BASE_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_SXE_H264_MB2SLCGRPMAP_BADDR_0_MB2SLICEGROUPMAP_BASE_ADDR_FIELD                    _MK_FIELD_CONST(0xffff, ARVDE_SXE_H264_MB2SLCGRPMAP_BADDR_0_MB2SLICEGROUPMAP_BASE_ADDR_SHIFT)
#define ARVDE_SXE_H264_MB2SLCGRPMAP_BADDR_0_MB2SLICEGROUPMAP_BASE_ADDR_RANGE                    15:0
#define ARVDE_SXE_H264_MB2SLCGRPMAP_BADDR_0_MB2SLICEGROUPMAP_BASE_ADDR_WOFFSET                  0x0
#define ARVDE_SXE_H264_MB2SLCGRPMAP_BADDR_0_MB2SLICEGROUPMAP_BASE_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_MB2SLCGRPMAP_BADDR_0_MB2SLICEGROUPMAP_BASE_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_H264_MB2SLCGRPMAP_BADDR_0_MB2SLICEGROUPMAP_BASE_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_MB2SLCGRPMAP_BADDR_0_MB2SLICEGROUPMAP_BASE_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_H264_MBINFO_BADDR_0
#define ARVDE_SXE_H264_MBINFO_BADDR_0                   _MK_ADDR_CONST(0x58)
#define ARVDE_SXE_H264_MBINFO_BADDR_0_SECURE                    0x0
#define ARVDE_SXE_H264_MBINFO_BADDR_0_WORD_COUNT                        0x1
#define ARVDE_SXE_H264_MBINFO_BADDR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_MBINFO_BADDR_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_H264_MBINFO_BADDR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_MBINFO_BADDR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_MBINFO_BADDR_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_H264_MBINFO_BADDR_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_H264_MBINFO_BADDR_0_MBINFO_BASE_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_SXE_H264_MBINFO_BADDR_0_MBINFO_BASE_ADDR_FIELD                    _MK_FIELD_CONST(0xffff, ARVDE_SXE_H264_MBINFO_BADDR_0_MBINFO_BASE_ADDR_SHIFT)
#define ARVDE_SXE_H264_MBINFO_BADDR_0_MBINFO_BASE_ADDR_RANGE                    15:0
#define ARVDE_SXE_H264_MBINFO_BADDR_0_MBINFO_BASE_ADDR_WOFFSET                  0x0
#define ARVDE_SXE_H264_MBINFO_BADDR_0_MBINFO_BASE_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_MBINFO_BADDR_0_MBINFO_BASE_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_H264_MBINFO_BADDR_0_MBINFO_BASE_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_MBINFO_BADDR_0_MBINFO_BASE_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_H264_REFPICLISTS_BADDR_0
#define ARVDE_SXE_H264_REFPICLISTS_BADDR_0                      _MK_ADDR_CONST(0x5c)
#define ARVDE_SXE_H264_REFPICLISTS_BADDR_0_SECURE                       0x0
#define ARVDE_SXE_H264_REFPICLISTS_BADDR_0_WORD_COUNT                   0x1
#define ARVDE_SXE_H264_REFPICLISTS_BADDR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_REFPICLISTS_BADDR_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_H264_REFPICLISTS_BADDR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_REFPICLISTS_BADDR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_REFPICLISTS_BADDR_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_H264_REFPICLISTS_BADDR_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_H264_REFPICLISTS_BADDR_0_REF_PIC_LISTS_BASE_ADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_SXE_H264_REFPICLISTS_BADDR_0_REF_PIC_LISTS_BASE_ADDR_FIELD                        _MK_FIELD_CONST(0xffff, ARVDE_SXE_H264_REFPICLISTS_BADDR_0_REF_PIC_LISTS_BASE_ADDR_SHIFT)
#define ARVDE_SXE_H264_REFPICLISTS_BADDR_0_REF_PIC_LISTS_BASE_ADDR_RANGE                        15:0
#define ARVDE_SXE_H264_REFPICLISTS_BADDR_0_REF_PIC_LISTS_BASE_ADDR_WOFFSET                      0x0
#define ARVDE_SXE_H264_REFPICLISTS_BADDR_0_REF_PIC_LISTS_BASE_ADDR_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_REFPICLISTS_BADDR_0_REF_PIC_LISTS_BASE_ADDR_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_H264_REFPICLISTS_BADDR_0_REF_PIC_LISTS_BASE_ADDR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_REFPICLISTS_BADDR_0_REF_PIC_LISTS_BASE_ADDR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_H264_SLC_PARAMS_0
#define ARVDE_SXE_H264_SLC_PARAMS_0                     _MK_ADDR_CONST(0x60)
#define ARVDE_SXE_H264_SLC_PARAMS_0_SECURE                      0x0
#define ARVDE_SXE_H264_SLC_PARAMS_0_WORD_COUNT                  0x1
#define ARVDE_SXE_H264_SLC_PARAMS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_SLC_PARAMS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_SLC_PARAMS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_SLC_PARAMS_0_NUM_REF_IDX_L1_ACTIVE_MINUS1_SHIFT                  _MK_SHIFT_CONST(27)
#define ARVDE_SXE_H264_SLC_PARAMS_0_NUM_REF_IDX_L1_ACTIVE_MINUS1_FIELD                  _MK_FIELD_CONST(0x1f, ARVDE_SXE_H264_SLC_PARAMS_0_NUM_REF_IDX_L1_ACTIVE_MINUS1_SHIFT)
#define ARVDE_SXE_H264_SLC_PARAMS_0_NUM_REF_IDX_L1_ACTIVE_MINUS1_RANGE                  31:27
#define ARVDE_SXE_H264_SLC_PARAMS_0_NUM_REF_IDX_L1_ACTIVE_MINUS1_WOFFSET                        0x0
#define ARVDE_SXE_H264_SLC_PARAMS_0_NUM_REF_IDX_L1_ACTIVE_MINUS1_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS_0_NUM_REF_IDX_L1_ACTIVE_MINUS1_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define ARVDE_SXE_H264_SLC_PARAMS_0_NUM_REF_IDX_L1_ACTIVE_MINUS1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS_0_NUM_REF_IDX_L1_ACTIVE_MINUS1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_SLC_PARAMS_0_NUM_REF_IDX_L0_ACTIVE_MINUS1_SHIFT                  _MK_SHIFT_CONST(22)
#define ARVDE_SXE_H264_SLC_PARAMS_0_NUM_REF_IDX_L0_ACTIVE_MINUS1_FIELD                  _MK_FIELD_CONST(0x1f, ARVDE_SXE_H264_SLC_PARAMS_0_NUM_REF_IDX_L0_ACTIVE_MINUS1_SHIFT)
#define ARVDE_SXE_H264_SLC_PARAMS_0_NUM_REF_IDX_L0_ACTIVE_MINUS1_RANGE                  26:22
#define ARVDE_SXE_H264_SLC_PARAMS_0_NUM_REF_IDX_L0_ACTIVE_MINUS1_WOFFSET                        0x0
#define ARVDE_SXE_H264_SLC_PARAMS_0_NUM_REF_IDX_L0_ACTIVE_MINUS1_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS_0_NUM_REF_IDX_L0_ACTIVE_MINUS1_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define ARVDE_SXE_H264_SLC_PARAMS_0_NUM_REF_IDX_L0_ACTIVE_MINUS1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS_0_NUM_REF_IDX_L0_ACTIVE_MINUS1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_SLC_PARAMS_0_SLICE_QPY_SHIFT                     _MK_SHIFT_CONST(16)
#define ARVDE_SXE_H264_SLC_PARAMS_0_SLICE_QPY_FIELD                     _MK_FIELD_CONST(0x3f, ARVDE_SXE_H264_SLC_PARAMS_0_SLICE_QPY_SHIFT)
#define ARVDE_SXE_H264_SLC_PARAMS_0_SLICE_QPY_RANGE                     21:16
#define ARVDE_SXE_H264_SLC_PARAMS_0_SLICE_QPY_WOFFSET                   0x0
#define ARVDE_SXE_H264_SLC_PARAMS_0_SLICE_QPY_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS_0_SLICE_QPY_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define ARVDE_SXE_H264_SLC_PARAMS_0_SLICE_QPY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS_0_SLICE_QPY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_SLC_PARAMS_0_FIRST_MB_ADDRESS_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_SXE_H264_SLC_PARAMS_0_FIRST_MB_ADDRESS_FIELD                      _MK_FIELD_CONST(0xffff, ARVDE_SXE_H264_SLC_PARAMS_0_FIRST_MB_ADDRESS_SHIFT)
#define ARVDE_SXE_H264_SLC_PARAMS_0_FIRST_MB_ADDRESS_RANGE                      15:0
#define ARVDE_SXE_H264_SLC_PARAMS_0_FIRST_MB_ADDRESS_WOFFSET                    0x0
#define ARVDE_SXE_H264_SLC_PARAMS_0_FIRST_MB_ADDRESS_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS_0_FIRST_MB_ADDRESS_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_H264_SLC_PARAMS_0_FIRST_MB_ADDRESS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS_0_FIRST_MB_ADDRESS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_H264_SLC_CONFIG_0
#define ARVDE_SXE_H264_SLC_CONFIG_0                     _MK_ADDR_CONST(0x64)
#define ARVDE_SXE_H264_SLC_CONFIG_0_SECURE                      0x0
#define ARVDE_SXE_H264_SLC_CONFIG_0_WORD_COUNT                  0x1
#define ARVDE_SXE_H264_SLC_CONFIG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_CONFIG_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_SLC_CONFIG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_CONFIG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_CONFIG_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_SLC_CONFIG_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_SLC_CONFIG_0_PPS_ID_SHIFT                        _MK_SHIFT_CONST(24)
#define ARVDE_SXE_H264_SLC_CONFIG_0_PPS_ID_FIELD                        _MK_FIELD_CONST(0xff, ARVDE_SXE_H264_SLC_CONFIG_0_PPS_ID_SHIFT)
#define ARVDE_SXE_H264_SLC_CONFIG_0_PPS_ID_RANGE                        31:24
#define ARVDE_SXE_H264_SLC_CONFIG_0_PPS_ID_WOFFSET                      0x0
#define ARVDE_SXE_H264_SLC_CONFIG_0_PPS_ID_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_CONFIG_0_PPS_ID_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define ARVDE_SXE_H264_SLC_CONFIG_0_PPS_ID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_CONFIG_0_PPS_ID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_SLC_CONFIG_0_CABAC_INIT_IDC_SHIFT                        _MK_SHIFT_CONST(22)
#define ARVDE_SXE_H264_SLC_CONFIG_0_CABAC_INIT_IDC_FIELD                        _MK_FIELD_CONST(0x3, ARVDE_SXE_H264_SLC_CONFIG_0_CABAC_INIT_IDC_SHIFT)
#define ARVDE_SXE_H264_SLC_CONFIG_0_CABAC_INIT_IDC_RANGE                        23:22
#define ARVDE_SXE_H264_SLC_CONFIG_0_CABAC_INIT_IDC_WOFFSET                      0x0
#define ARVDE_SXE_H264_SLC_CONFIG_0_CABAC_INIT_IDC_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_CONFIG_0_CABAC_INIT_IDC_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define ARVDE_SXE_H264_SLC_CONFIG_0_CABAC_INIT_IDC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_CONFIG_0_CABAC_INIT_IDC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_SLC_CONFIG_0_BOTTOM_FIELD_FLAG_SHIFT                     _MK_SHIFT_CONST(21)
#define ARVDE_SXE_H264_SLC_CONFIG_0_BOTTOM_FIELD_FLAG_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_SLC_CONFIG_0_BOTTOM_FIELD_FLAG_SHIFT)
#define ARVDE_SXE_H264_SLC_CONFIG_0_BOTTOM_FIELD_FLAG_RANGE                     21:21
#define ARVDE_SXE_H264_SLC_CONFIG_0_BOTTOM_FIELD_FLAG_WOFFSET                   0x0
#define ARVDE_SXE_H264_SLC_CONFIG_0_BOTTOM_FIELD_FLAG_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_CONFIG_0_BOTTOM_FIELD_FLAG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_SLC_CONFIG_0_BOTTOM_FIELD_FLAG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_CONFIG_0_BOTTOM_FIELD_FLAG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_SLC_CONFIG_0_MBAFFFRAMEFLAG_SHIFT                        _MK_SHIFT_CONST(20)
#define ARVDE_SXE_H264_SLC_CONFIG_0_MBAFFFRAMEFLAG_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_SLC_CONFIG_0_MBAFFFRAMEFLAG_SHIFT)
#define ARVDE_SXE_H264_SLC_CONFIG_0_MBAFFFRAMEFLAG_RANGE                        20:20
#define ARVDE_SXE_H264_SLC_CONFIG_0_MBAFFFRAMEFLAG_WOFFSET                      0x0
#define ARVDE_SXE_H264_SLC_CONFIG_0_MBAFFFRAMEFLAG_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_CONFIG_0_MBAFFFRAMEFLAG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_SLC_CONFIG_0_MBAFFFRAMEFLAG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_CONFIG_0_MBAFFFRAMEFLAG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_SLC_CONFIG_0_FIELD_PIC_FLAG_SHIFT                        _MK_SHIFT_CONST(19)
#define ARVDE_SXE_H264_SLC_CONFIG_0_FIELD_PIC_FLAG_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_SLC_CONFIG_0_FIELD_PIC_FLAG_SHIFT)
#define ARVDE_SXE_H264_SLC_CONFIG_0_FIELD_PIC_FLAG_RANGE                        19:19
#define ARVDE_SXE_H264_SLC_CONFIG_0_FIELD_PIC_FLAG_WOFFSET                      0x0
#define ARVDE_SXE_H264_SLC_CONFIG_0_FIELD_PIC_FLAG_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_CONFIG_0_FIELD_PIC_FLAG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_SLC_CONFIG_0_FIELD_PIC_FLAG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_CONFIG_0_FIELD_PIC_FLAG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_SLC_CONFIG_0_SLICE_TYPE_SHIFT                    _MK_SHIFT_CONST(16)
#define ARVDE_SXE_H264_SLC_CONFIG_0_SLICE_TYPE_FIELD                    _MK_FIELD_CONST(0x7, ARVDE_SXE_H264_SLC_CONFIG_0_SLICE_TYPE_SHIFT)
#define ARVDE_SXE_H264_SLC_CONFIG_0_SLICE_TYPE_RANGE                    18:16
#define ARVDE_SXE_H264_SLC_CONFIG_0_SLICE_TYPE_WOFFSET                  0x0
#define ARVDE_SXE_H264_SLC_CONFIG_0_SLICE_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_CONFIG_0_SLICE_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define ARVDE_SXE_H264_SLC_CONFIG_0_SLICE_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_CONFIG_0_SLICE_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_CONFIG_0_SLICE_TYPE_P_SLICE                  _MK_ENUM_CONST(0)
#define ARVDE_SXE_H264_SLC_CONFIG_0_SLICE_TYPE_B_SLICE                  _MK_ENUM_CONST(1)
#define ARVDE_SXE_H264_SLC_CONFIG_0_SLICE_TYPE_I_SLICE                  _MK_ENUM_CONST(2)
#define ARVDE_SXE_H264_SLC_CONFIG_0_SLICE_TYPE_SP_SLICE                 _MK_ENUM_CONST(3)
#define ARVDE_SXE_H264_SLC_CONFIG_0_SLICE_TYPE_SI_SLICE                 _MK_ENUM_CONST(4)

#define ARVDE_SXE_H264_SLC_CONFIG_0_SLICE_ID_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_SXE_H264_SLC_CONFIG_0_SLICE_ID_FIELD                      _MK_FIELD_CONST(0xffff, ARVDE_SXE_H264_SLC_CONFIG_0_SLICE_ID_SHIFT)
#define ARVDE_SXE_H264_SLC_CONFIG_0_SLICE_ID_RANGE                      15:0
#define ARVDE_SXE_H264_SLC_CONFIG_0_SLICE_ID_WOFFSET                    0x0
#define ARVDE_SXE_H264_SLC_CONFIG_0_SLICE_ID_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_CONFIG_0_SLICE_ID_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_H264_SLC_CONFIG_0_SLICE_ID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_CONFIG_0_SLICE_ID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_H264_BIT_STREAM_INFO_0
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0                        _MK_ADDR_CONST(0x68)
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_SECURE                         0x0
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_WORD_COUNT                     0x1
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_RESET_MASK                     _MK_MASK_CONST(0x3ffffff)
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_READ_MASK                      _MK_MASK_CONST(0x3ffffff)
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_WRITE_MASK                     _MK_MASK_CONST(0x3ffffff)
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_LENGTH_SIZE_SHIFT                      _MK_SHIFT_CONST(24)
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_LENGTH_SIZE_FIELD                      _MK_FIELD_CONST(0x3, ARVDE_SXE_H264_BIT_STREAM_INFO_0_LENGTH_SIZE_SHIFT)
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_LENGTH_SIZE_RANGE                      25:24
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_LENGTH_SIZE_WOFFSET                    0x0
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_LENGTH_SIZE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_LENGTH_SIZE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_LENGTH_SIZE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_LENGTH_SIZE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_BYTE_STREAM_FORMAT_SHIFT                       _MK_SHIFT_CONST(23)
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_BYTE_STREAM_FORMAT_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_BIT_STREAM_INFO_0_BYTE_STREAM_FORMAT_SHIFT)
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_BYTE_STREAM_FORMAT_RANGE                       23:23
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_BYTE_STREAM_FORMAT_WOFFSET                     0x0
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_BYTE_STREAM_FORMAT_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_BYTE_STREAM_FORMAT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_BYTE_STREAM_FORMAT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_BYTE_STREAM_FORMAT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_STREAM_SIZE_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_STREAM_SIZE_FIELD                      _MK_FIELD_CONST(0x7fffff, ARVDE_SXE_H264_BIT_STREAM_INFO_0_STREAM_SIZE_SHIFT)
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_STREAM_SIZE_RANGE                      22:0
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_STREAM_SIZE_WOFFSET                    0x0
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_STREAM_SIZE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_STREAM_SIZE_DEFAULT_MASK                       _MK_MASK_CONST(0x7fffff)
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_STREAM_SIZE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_BIT_STREAM_INFO_0_STREAM_SIZE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_H264_STREAM_START_ADDR_0
#define ARVDE_SXE_H264_STREAM_START_ADDR_0                      _MK_ADDR_CONST(0x6c)
#define ARVDE_SXE_H264_STREAM_START_ADDR_0_SECURE                       0x0
#define ARVDE_SXE_H264_STREAM_START_ADDR_0_WORD_COUNT                   0x1
#define ARVDE_SXE_H264_STREAM_START_ADDR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_STREAM_START_ADDR_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_STREAM_START_ADDR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_STREAM_START_ADDR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_STREAM_START_ADDR_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_STREAM_START_ADDR_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_STREAM_START_ADDR_0_STREAM_START_ADDR_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_SXE_H264_STREAM_START_ADDR_0_STREAM_START_ADDR_FIELD                      _MK_FIELD_CONST(0xffffffff, ARVDE_SXE_H264_STREAM_START_ADDR_0_STREAM_START_ADDR_SHIFT)
#define ARVDE_SXE_H264_STREAM_START_ADDR_0_STREAM_START_ADDR_RANGE                      31:0
#define ARVDE_SXE_H264_STREAM_START_ADDR_0_STREAM_START_ADDR_WOFFSET                    0x0
#define ARVDE_SXE_H264_STREAM_START_ADDR_0_STREAM_START_ADDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_STREAM_START_ADDR_0_STREAM_START_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_STREAM_START_ADDR_0_STREAM_START_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_STREAM_START_ADDR_0_STREAM_START_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_H264_META_DATA_BADDR_0
#define ARVDE_SXE_H264_META_DATA_BADDR_0                        _MK_ADDR_CONST(0x70)
#define ARVDE_SXE_H264_META_DATA_BADDR_0_SECURE                         0x0
#define ARVDE_SXE_H264_META_DATA_BADDR_0_WORD_COUNT                     0x1
#define ARVDE_SXE_H264_META_DATA_BADDR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_META_DATA_BADDR_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_H264_META_DATA_BADDR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_META_DATA_BADDR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_META_DATA_BADDR_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_H264_META_DATA_BADDR_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_H264_META_DATA_BADDR_0_META_DATA_BASE_ADDR_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_SXE_H264_META_DATA_BADDR_0_META_DATA_BASE_ADDR_FIELD                      _MK_FIELD_CONST(0xffff, ARVDE_SXE_H264_META_DATA_BADDR_0_META_DATA_BASE_ADDR_SHIFT)
#define ARVDE_SXE_H264_META_DATA_BADDR_0_META_DATA_BASE_ADDR_RANGE                      15:0
#define ARVDE_SXE_H264_META_DATA_BADDR_0_META_DATA_BASE_ADDR_WOFFSET                    0x0
#define ARVDE_SXE_H264_META_DATA_BADDR_0_META_DATA_BASE_ADDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_META_DATA_BADDR_0_META_DATA_BASE_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_H264_META_DATA_BADDR_0_META_DATA_BASE_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_META_DATA_BADDR_0_META_DATA_BASE_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_H264_WEIGHTTABLE_BADDR_0
#define ARVDE_SXE_H264_WEIGHTTABLE_BADDR_0                      _MK_ADDR_CONST(0x74)
#define ARVDE_SXE_H264_WEIGHTTABLE_BADDR_0_SECURE                       0x0
#define ARVDE_SXE_H264_WEIGHTTABLE_BADDR_0_WORD_COUNT                   0x1
#define ARVDE_SXE_H264_WEIGHTTABLE_BADDR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_WEIGHTTABLE_BADDR_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_H264_WEIGHTTABLE_BADDR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_WEIGHTTABLE_BADDR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_WEIGHTTABLE_BADDR_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_H264_WEIGHTTABLE_BADDR_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_H264_WEIGHTTABLE_BADDR_0_WEIGHT_TABLE_BASE_ADDR_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_SXE_H264_WEIGHTTABLE_BADDR_0_WEIGHT_TABLE_BASE_ADDR_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_SXE_H264_WEIGHTTABLE_BADDR_0_WEIGHT_TABLE_BASE_ADDR_SHIFT)
#define ARVDE_SXE_H264_WEIGHTTABLE_BADDR_0_WEIGHT_TABLE_BASE_ADDR_RANGE                 15:0
#define ARVDE_SXE_H264_WEIGHTTABLE_BADDR_0_WEIGHT_TABLE_BASE_ADDR_WOFFSET                       0x0
#define ARVDE_SXE_H264_WEIGHTTABLE_BADDR_0_WEIGHT_TABLE_BASE_ADDR_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_WEIGHTTABLE_BADDR_0_WEIGHT_TABLE_BASE_ADDR_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_H264_WEIGHTTABLE_BADDR_0_WEIGHT_TABLE_BASE_ADDR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_WEIGHTTABLE_BADDR_0_WEIGHT_TABLE_BASE_ADDR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_H264_SLC_PARAMS2_0
#define ARVDE_SXE_H264_SLC_PARAMS2_0                    _MK_ADDR_CONST(0x78)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_SECURE                     0x0
#define ARVDE_SXE_H264_SLC_PARAMS2_0_WORD_COUNT                         0x1
#define ARVDE_SXE_H264_SLC_PARAMS2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_RESET_MASK                         _MK_MASK_CONST(0x7fff8008)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_READ_MASK                  _MK_MASK_CONST(0x7fff8008)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_DRPM_WORDS_SHIFT                   _MK_SHIFT_CONST(25)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_DRPM_WORDS_FIELD                   _MK_FIELD_CONST(0x3f, ARVDE_SXE_H264_SLC_PARAMS2_0_DRPM_WORDS_SHIFT)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_DRPM_WORDS_RANGE                   30:25
#define ARVDE_SXE_H264_SLC_PARAMS2_0_DRPM_WORDS_WOFFSET                 0x0
#define ARVDE_SXE_H264_SLC_PARAMS2_0_DRPM_WORDS_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_DRPM_WORDS_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_DRPM_WORDS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_DRPM_WORDS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_SLC_PARAMS2_0_BETA_SHIFT                 _MK_SHIFT_CONST(21)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_BETA_FIELD                 _MK_FIELD_CONST(0xf, ARVDE_SXE_H264_SLC_PARAMS2_0_BETA_SHIFT)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_BETA_RANGE                 24:21
#define ARVDE_SXE_H264_SLC_PARAMS2_0_BETA_WOFFSET                       0x0
#define ARVDE_SXE_H264_SLC_PARAMS2_0_BETA_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_BETA_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_BETA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_BETA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_SLC_PARAMS2_0_ALPHA_SHIFT                        _MK_SHIFT_CONST(17)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_ALPHA_FIELD                        _MK_FIELD_CONST(0xf, ARVDE_SXE_H264_SLC_PARAMS2_0_ALPHA_SHIFT)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_ALPHA_RANGE                        20:17
#define ARVDE_SXE_H264_SLC_PARAMS2_0_ALPHA_WOFFSET                      0x0
#define ARVDE_SXE_H264_SLC_PARAMS2_0_ALPHA_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_ALPHA_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_ALPHA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_ALPHA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_SLC_PARAMS2_0_DISABLE_DB_SHIFT                   _MK_SHIFT_CONST(15)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_DISABLE_DB_FIELD                   _MK_FIELD_CONST(0x3, ARVDE_SXE_H264_SLC_PARAMS2_0_DISABLE_DB_SHIFT)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_DISABLE_DB_RANGE                   16:15
#define ARVDE_SXE_H264_SLC_PARAMS2_0_DISABLE_DB_WOFFSET                 0x0
#define ARVDE_SXE_H264_SLC_PARAMS2_0_DISABLE_DB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_DISABLE_DB_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_DISABLE_DB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_DISABLE_DB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_SLC_PARAMS2_0_DIRECT_SP_SHIFT                    _MK_SHIFT_CONST(3)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_DIRECT_SP_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_SLC_PARAMS2_0_DIRECT_SP_SHIFT)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_DIRECT_SP_RANGE                    3:3
#define ARVDE_SXE_H264_SLC_PARAMS2_0_DIRECT_SP_WOFFSET                  0x0
#define ARVDE_SXE_H264_SLC_PARAMS2_0_DIRECT_SP_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_DIRECT_SP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_DIRECT_SP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS2_0_DIRECT_SP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_H264_DEC_REF_PIC_MARKING_ADDR_0
#define ARVDE_SXE_H264_DEC_REF_PIC_MARKING_ADDR_0                       _MK_ADDR_CONST(0x7c)
#define ARVDE_SXE_H264_DEC_REF_PIC_MARKING_ADDR_0_SECURE                        0x0
#define ARVDE_SXE_H264_DEC_REF_PIC_MARKING_ADDR_0_WORD_COUNT                    0x1
#define ARVDE_SXE_H264_DEC_REF_PIC_MARKING_ADDR_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_DEC_REF_PIC_MARKING_ADDR_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_DEC_REF_PIC_MARKING_ADDR_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_DEC_REF_PIC_MARKING_ADDR_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_DEC_REF_PIC_MARKING_ADDR_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_DEC_REF_PIC_MARKING_ADDR_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_DEC_REF_PIC_MARKING_ADDR_0_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_SXE_H264_DEC_REF_PIC_MARKING_ADDR_0_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, ARVDE_SXE_H264_DEC_REF_PIC_MARKING_ADDR_0_ADDR_SHIFT)
#define ARVDE_SXE_H264_DEC_REF_PIC_MARKING_ADDR_0_ADDR_RANGE                    31:0
#define ARVDE_SXE_H264_DEC_REF_PIC_MARKING_ADDR_0_ADDR_WOFFSET                  0x0
#define ARVDE_SXE_H264_DEC_REF_PIC_MARKING_ADDR_0_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_DEC_REF_PIC_MARKING_ADDR_0_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_DEC_REF_PIC_MARKING_ADDR_0_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_DEC_REF_PIC_MARKING_ADDR_0_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_H264_SLC_PARAMS3_0
#define ARVDE_SXE_H264_SLC_PARAMS3_0                    _MK_ADDR_CONST(0x80)
#define ARVDE_SXE_H264_SLC_PARAMS3_0_SECURE                     0x0
#define ARVDE_SXE_H264_SLC_PARAMS3_0_WORD_COUNT                         0x1
#define ARVDE_SXE_H264_SLC_PARAMS3_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS3_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_SLC_PARAMS3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS3_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_SLC_PARAMS3_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS3_0_FRAME_NUM_SHIFT                    _MK_SHIFT_CONST(16)
#define ARVDE_SXE_H264_SLC_PARAMS3_0_FRAME_NUM_FIELD                    _MK_FIELD_CONST(0xffff, ARVDE_SXE_H264_SLC_PARAMS3_0_FRAME_NUM_SHIFT)
#define ARVDE_SXE_H264_SLC_PARAMS3_0_FRAME_NUM_RANGE                    31:16
#define ARVDE_SXE_H264_SLC_PARAMS3_0_FRAME_NUM_WOFFSET                  0x0
#define ARVDE_SXE_H264_SLC_PARAMS3_0_FRAME_NUM_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS3_0_FRAME_NUM_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_H264_SLC_PARAMS3_0_FRAME_NUM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS3_0_FRAME_NUM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_SLC_PARAMS3_0_IDR_PIC_ID_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_SXE_H264_SLC_PARAMS3_0_IDR_PIC_ID_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_SXE_H264_SLC_PARAMS3_0_IDR_PIC_ID_SHIFT)
#define ARVDE_SXE_H264_SLC_PARAMS3_0_IDR_PIC_ID_RANGE                   15:0
#define ARVDE_SXE_H264_SLC_PARAMS3_0_IDR_PIC_ID_WOFFSET                 0x0
#define ARVDE_SXE_H264_SLC_PARAMS3_0_IDR_PIC_ID_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS3_0_IDR_PIC_ID_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_H264_SLC_PARAMS3_0_IDR_PIC_ID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS3_0_IDR_PIC_ID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_H264_SLC_PARAMS4_0
#define ARVDE_SXE_H264_SLC_PARAMS4_0                    _MK_ADDR_CONST(0x84)
#define ARVDE_SXE_H264_SLC_PARAMS4_0_SECURE                     0x0
#define ARVDE_SXE_H264_SLC_PARAMS4_0_WORD_COUNT                         0x1
#define ARVDE_SXE_H264_SLC_PARAMS4_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS4_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_SLC_PARAMS4_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS4_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS4_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_SLC_PARAMS4_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS4_0_DELTA_PIC_ORDER_CNT_BOTTOM_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_SXE_H264_SLC_PARAMS4_0_DELTA_PIC_ORDER_CNT_BOTTOM_FIELD                   _MK_FIELD_CONST(0xffffffff, ARVDE_SXE_H264_SLC_PARAMS4_0_DELTA_PIC_ORDER_CNT_BOTTOM_SHIFT)
#define ARVDE_SXE_H264_SLC_PARAMS4_0_DELTA_PIC_ORDER_CNT_BOTTOM_RANGE                   31:0
#define ARVDE_SXE_H264_SLC_PARAMS4_0_DELTA_PIC_ORDER_CNT_BOTTOM_WOFFSET                 0x0
#define ARVDE_SXE_H264_SLC_PARAMS4_0_DELTA_PIC_ORDER_CNT_BOTTOM_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS4_0_DELTA_PIC_ORDER_CNT_BOTTOM_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_SLC_PARAMS4_0_DELTA_PIC_ORDER_CNT_BOTTOM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS4_0_DELTA_PIC_ORDER_CNT_BOTTOM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_H264_SLC_PARAMS5_0
#define ARVDE_SXE_H264_SLC_PARAMS5_0                    _MK_ADDR_CONST(0x88)
#define ARVDE_SXE_H264_SLC_PARAMS5_0_SECURE                     0x0
#define ARVDE_SXE_H264_SLC_PARAMS5_0_WORD_COUNT                         0x1
#define ARVDE_SXE_H264_SLC_PARAMS5_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS5_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_SLC_PARAMS5_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS5_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS5_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_SLC_PARAMS5_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS5_0_DELTA_PIC_ORDER_CNT_0_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_SXE_H264_SLC_PARAMS5_0_DELTA_PIC_ORDER_CNT_0_FIELD                        _MK_FIELD_CONST(0xffffffff, ARVDE_SXE_H264_SLC_PARAMS5_0_DELTA_PIC_ORDER_CNT_0_SHIFT)
#define ARVDE_SXE_H264_SLC_PARAMS5_0_DELTA_PIC_ORDER_CNT_0_RANGE                        31:0
#define ARVDE_SXE_H264_SLC_PARAMS5_0_DELTA_PIC_ORDER_CNT_0_WOFFSET                      0x0
#define ARVDE_SXE_H264_SLC_PARAMS5_0_DELTA_PIC_ORDER_CNT_0_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS5_0_DELTA_PIC_ORDER_CNT_0_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_SLC_PARAMS5_0_DELTA_PIC_ORDER_CNT_0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS5_0_DELTA_PIC_ORDER_CNT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_H264_SLC_PARAMS6_0
#define ARVDE_SXE_H264_SLC_PARAMS6_0                    _MK_ADDR_CONST(0x8c)
#define ARVDE_SXE_H264_SLC_PARAMS6_0_SECURE                     0x0
#define ARVDE_SXE_H264_SLC_PARAMS6_0_WORD_COUNT                         0x1
#define ARVDE_SXE_H264_SLC_PARAMS6_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS6_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_SLC_PARAMS6_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS6_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS6_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_SLC_PARAMS6_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS6_0_DELTA_PIC_ORDER_CNT_1_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_SXE_H264_SLC_PARAMS6_0_DELTA_PIC_ORDER_CNT_1_FIELD                        _MK_FIELD_CONST(0xffffffff, ARVDE_SXE_H264_SLC_PARAMS6_0_DELTA_PIC_ORDER_CNT_1_SHIFT)
#define ARVDE_SXE_H264_SLC_PARAMS6_0_DELTA_PIC_ORDER_CNT_1_RANGE                        31:0
#define ARVDE_SXE_H264_SLC_PARAMS6_0_DELTA_PIC_ORDER_CNT_1_WOFFSET                      0x0
#define ARVDE_SXE_H264_SLC_PARAMS6_0_DELTA_PIC_ORDER_CNT_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS6_0_DELTA_PIC_ORDER_CNT_1_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_H264_SLC_PARAMS6_0_DELTA_PIC_ORDER_CNT_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS6_0_DELTA_PIC_ORDER_CNT_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_H264_SLC_PARAMS7_0
#define ARVDE_SXE_H264_SLC_PARAMS7_0                    _MK_ADDR_CONST(0x90)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_SECURE                     0x0
#define ARVDE_SXE_H264_SLC_PARAMS7_0_WORD_COUNT                         0x1
#define ARVDE_SXE_H264_SLC_PARAMS7_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_RESET_MASK                         _MK_MASK_CONST(0x3ffffff)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_READ_MASK                  _MK_MASK_CONST(0x3ffffff)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_REDUNDANT_PIC_CNT_SHIFT                    _MK_SHIFT_CONST(19)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_REDUNDANT_PIC_CNT_FIELD                    _MK_FIELD_CONST(0x7f, ARVDE_SXE_H264_SLC_PARAMS7_0_REDUNDANT_PIC_CNT_SHIFT)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_REDUNDANT_PIC_CNT_RANGE                    25:19
#define ARVDE_SXE_H264_SLC_PARAMS7_0_REDUNDANT_PIC_CNT_WOFFSET                  0x0
#define ARVDE_SXE_H264_SLC_PARAMS7_0_REDUNDANT_PIC_CNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_REDUNDANT_PIC_CNT_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_REDUNDANT_PIC_CNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_REDUNDANT_PIC_CNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_SLC_PARAMS7_0_INTER_VIEW_FLAG_SHIFT                      _MK_SHIFT_CONST(18)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_INTER_VIEW_FLAG_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_SLC_PARAMS7_0_INTER_VIEW_FLAG_SHIFT)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_INTER_VIEW_FLAG_RANGE                      18:18
#define ARVDE_SXE_H264_SLC_PARAMS7_0_INTER_VIEW_FLAG_WOFFSET                    0x0
#define ARVDE_SXE_H264_SLC_PARAMS7_0_INTER_VIEW_FLAG_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_INTER_VIEW_FLAG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_INTER_VIEW_FLAG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_INTER_VIEW_FLAG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_SLC_PARAMS7_0_ANCHOR_PIC_FLAG_SHIFT                      _MK_SHIFT_CONST(17)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_ANCHOR_PIC_FLAG_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_SLC_PARAMS7_0_ANCHOR_PIC_FLAG_SHIFT)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_ANCHOR_PIC_FLAG_RANGE                      17:17
#define ARVDE_SXE_H264_SLC_PARAMS7_0_ANCHOR_PIC_FLAG_WOFFSET                    0x0
#define ARVDE_SXE_H264_SLC_PARAMS7_0_ANCHOR_PIC_FLAG_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_ANCHOR_PIC_FLAG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_ANCHOR_PIC_FLAG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_ANCHOR_PIC_FLAG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_SLC_PARAMS7_0_NON_IDR_FLAG_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_NON_IDR_FLAG_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_SLC_PARAMS7_0_NON_IDR_FLAG_SHIFT)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_NON_IDR_FLAG_RANGE                 16:16
#define ARVDE_SXE_H264_SLC_PARAMS7_0_NON_IDR_FLAG_WOFFSET                       0x0
#define ARVDE_SXE_H264_SLC_PARAMS7_0_NON_IDR_FLAG_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_NON_IDR_FLAG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_NON_IDR_FLAG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_NON_IDR_FLAG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_SLC_PARAMS7_0_PIC_ORDER_CNT_LSB_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_PIC_ORDER_CNT_LSB_FIELD                    _MK_FIELD_CONST(0xffff, ARVDE_SXE_H264_SLC_PARAMS7_0_PIC_ORDER_CNT_LSB_SHIFT)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_PIC_ORDER_CNT_LSB_RANGE                    15:0
#define ARVDE_SXE_H264_SLC_PARAMS7_0_PIC_ORDER_CNT_LSB_WOFFSET                  0x0
#define ARVDE_SXE_H264_SLC_PARAMS7_0_PIC_ORDER_CNT_LSB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_PIC_ORDER_CNT_LSB_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_PIC_ORDER_CNT_LSB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS7_0_PIC_ORDER_CNT_LSB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_H264_SLC_PARAMS8_0
#define ARVDE_SXE_H264_SLC_PARAMS8_0                    _MK_ADDR_CONST(0x94)
#define ARVDE_SXE_H264_SLC_PARAMS8_0_SECURE                     0x0
#define ARVDE_SXE_H264_SLC_PARAMS8_0_WORD_COUNT                         0x1
#define ARVDE_SXE_H264_SLC_PARAMS8_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS8_0_RESET_MASK                         _MK_MASK_CONST(0x1ffff)
#define ARVDE_SXE_H264_SLC_PARAMS8_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS8_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS8_0_READ_MASK                  _MK_MASK_CONST(0x1ffff)
#define ARVDE_SXE_H264_SLC_PARAMS8_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS8_0_SLICE_GROUP_CHANGE_CYCLE_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_SXE_H264_SLC_PARAMS8_0_SLICE_GROUP_CHANGE_CYCLE_FIELD                     _MK_FIELD_CONST(0x1ffff, ARVDE_SXE_H264_SLC_PARAMS8_0_SLICE_GROUP_CHANGE_CYCLE_SHIFT)
#define ARVDE_SXE_H264_SLC_PARAMS8_0_SLICE_GROUP_CHANGE_CYCLE_RANGE                     16:0
#define ARVDE_SXE_H264_SLC_PARAMS8_0_SLICE_GROUP_CHANGE_CYCLE_WOFFSET                   0x0
#define ARVDE_SXE_H264_SLC_PARAMS8_0_SLICE_GROUP_CHANGE_CYCLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS8_0_SLICE_GROUP_CHANGE_CYCLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1ffff)
#define ARVDE_SXE_H264_SLC_PARAMS8_0_SLICE_GROUP_CHANGE_CYCLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_SLC_PARAMS8_0_SLICE_GROUP_CHANGE_CYCLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 152 [0x98]

// Reserved address 156 [0x9c]

// Reserved address 160 [0xa0]

// Reserved address 164 [0xa4]

// Reserved address 168 [0xa8]

// Reserved address 172 [0xac]

// Reserved address 176 [0xb0]

// Reserved address 180 [0xb4]

// Reserved address 184 [0xb8]

// Reserved address 188 [0xbc]

// Register ARVDE_SXE_ERROR_STATUS_0
#define ARVDE_SXE_ERROR_STATUS_0                        _MK_ADDR_CONST(0xc0)
#define ARVDE_SXE_ERROR_STATUS_0_SECURE                         0x0
#define ARVDE_SXE_ERROR_STATUS_0_WORD_COUNT                     0x1
#define ARVDE_SXE_ERROR_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_ERROR_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_ERROR_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_ERROR_STATUS_0_MPEG2_SXE_ERROR_SHIFT                  _MK_SHIFT_CONST(31)
#define ARVDE_SXE_ERROR_STATUS_0_MPEG2_SXE_ERROR_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_MPEG2_SXE_ERROR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_MPEG2_SXE_ERROR_RANGE                  31:31
#define ARVDE_SXE_ERROR_STATUS_0_MPEG2_SXE_ERROR_WOFFSET                        0x0
#define ARVDE_SXE_ERROR_STATUS_0_MPEG2_SXE_ERROR_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_MPEG2_SXE_ERROR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_MPEG2_SXE_ERROR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_MPEG2_SXE_ERROR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_H264_END_OF_PIC_ERROR_SHIFT                    _MK_SHIFT_CONST(30)
#define ARVDE_SXE_ERROR_STATUS_0_H264_END_OF_PIC_ERROR_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_H264_END_OF_PIC_ERROR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_H264_END_OF_PIC_ERROR_RANGE                    30:30
#define ARVDE_SXE_ERROR_STATUS_0_H264_END_OF_PIC_ERROR_WOFFSET                  0x0
#define ARVDE_SXE_ERROR_STATUS_0_H264_END_OF_PIC_ERROR_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_H264_END_OF_PIC_ERROR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_H264_END_OF_PIC_ERROR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_H264_END_OF_PIC_ERROR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_NAL_TYPE_INFO_ERROR_SHIFT                      _MK_SHIFT_CONST(29)
#define ARVDE_SXE_ERROR_STATUS_0_NAL_TYPE_INFO_ERROR_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_NAL_TYPE_INFO_ERROR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_NAL_TYPE_INFO_ERROR_RANGE                      29:29
#define ARVDE_SXE_ERROR_STATUS_0_NAL_TYPE_INFO_ERROR_WOFFSET                    0x0
#define ARVDE_SXE_ERROR_STATUS_0_NAL_TYPE_INFO_ERROR_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_NAL_TYPE_INFO_ERROR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_NAL_TYPE_INFO_ERROR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_NAL_TYPE_INFO_ERROR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_FIRST_MB_IN_SLICE_ERROR_SHIFT                  _MK_SHIFT_CONST(28)
#define ARVDE_SXE_ERROR_STATUS_0_FIRST_MB_IN_SLICE_ERROR_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_FIRST_MB_IN_SLICE_ERROR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_FIRST_MB_IN_SLICE_ERROR_RANGE                  28:28
#define ARVDE_SXE_ERROR_STATUS_0_FIRST_MB_IN_SLICE_ERROR_WOFFSET                        0x0
#define ARVDE_SXE_ERROR_STATUS_0_FIRST_MB_IN_SLICE_ERROR_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_FIRST_MB_IN_SLICE_ERROR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_FIRST_MB_IN_SLICE_ERROR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_FIRST_MB_IN_SLICE_ERROR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_FIRST_NAL_OF_PIC_ERROR_SHIFT                   _MK_SHIFT_CONST(27)
#define ARVDE_SXE_ERROR_STATUS_0_FIRST_NAL_OF_PIC_ERROR_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_FIRST_NAL_OF_PIC_ERROR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_FIRST_NAL_OF_PIC_ERROR_RANGE                   27:27
#define ARVDE_SXE_ERROR_STATUS_0_FIRST_NAL_OF_PIC_ERROR_WOFFSET                 0x0
#define ARVDE_SXE_ERROR_STATUS_0_FIRST_NAL_OF_PIC_ERROR_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_FIRST_NAL_OF_PIC_ERROR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_FIRST_NAL_OF_PIC_ERROR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_FIRST_NAL_OF_PIC_ERROR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_SLICE_QP_DELTA_ERROR_SHIFT                     _MK_SHIFT_CONST(26)
#define ARVDE_SXE_ERROR_STATUS_0_SLICE_QP_DELTA_ERROR_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_SLICE_QP_DELTA_ERROR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_SLICE_QP_DELTA_ERROR_RANGE                     26:26
#define ARVDE_SXE_ERROR_STATUS_0_SLICE_QP_DELTA_ERROR_WOFFSET                   0x0
#define ARVDE_SXE_ERROR_STATUS_0_SLICE_QP_DELTA_ERROR_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_SLICE_QP_DELTA_ERROR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_SLICE_QP_DELTA_ERROR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_SLICE_QP_DELTA_ERROR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_DEBLOCK_FILTER_PARAMS_ERR_SHIFT                        _MK_SHIFT_CONST(25)
#define ARVDE_SXE_ERROR_STATUS_0_DEBLOCK_FILTER_PARAMS_ERR_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_DEBLOCK_FILTER_PARAMS_ERR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_DEBLOCK_FILTER_PARAMS_ERR_RANGE                        25:25
#define ARVDE_SXE_ERROR_STATUS_0_DEBLOCK_FILTER_PARAMS_ERR_WOFFSET                      0x0
#define ARVDE_SXE_ERROR_STATUS_0_DEBLOCK_FILTER_PARAMS_ERR_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_DEBLOCK_FILTER_PARAMS_ERR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_DEBLOCK_FILTER_PARAMS_ERR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_DEBLOCK_FILTER_PARAMS_ERR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_REF_PIC_REORDER_ERROR_SHIFT                    _MK_SHIFT_CONST(24)
#define ARVDE_SXE_ERROR_STATUS_0_REF_PIC_REORDER_ERROR_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_REF_PIC_REORDER_ERROR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_REF_PIC_REORDER_ERROR_RANGE                    24:24
#define ARVDE_SXE_ERROR_STATUS_0_REF_PIC_REORDER_ERROR_WOFFSET                  0x0
#define ARVDE_SXE_ERROR_STATUS_0_REF_PIC_REORDER_ERROR_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_REF_PIC_REORDER_ERROR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_REF_PIC_REORDER_ERROR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_REF_PIC_REORDER_ERROR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_NUM_REF_IDX_ACTIVE_MINUS1_ERR_SHIFT                    _MK_SHIFT_CONST(23)
#define ARVDE_SXE_ERROR_STATUS_0_NUM_REF_IDX_ACTIVE_MINUS1_ERR_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_NUM_REF_IDX_ACTIVE_MINUS1_ERR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_NUM_REF_IDX_ACTIVE_MINUS1_ERR_RANGE                    23:23
#define ARVDE_SXE_ERROR_STATUS_0_NUM_REF_IDX_ACTIVE_MINUS1_ERR_WOFFSET                  0x0
#define ARVDE_SXE_ERROR_STATUS_0_NUM_REF_IDX_ACTIVE_MINUS1_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_NUM_REF_IDX_ACTIVE_MINUS1_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_NUM_REF_IDX_ACTIVE_MINUS1_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_NUM_REF_IDX_ACTIVE_MINUS1_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_DELTA_PIC_ORDER_CNT_ERR_SHIFT                  _MK_SHIFT_CONST(22)
#define ARVDE_SXE_ERROR_STATUS_0_DELTA_PIC_ORDER_CNT_ERR_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_DELTA_PIC_ORDER_CNT_ERR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_DELTA_PIC_ORDER_CNT_ERR_RANGE                  22:22
#define ARVDE_SXE_ERROR_STATUS_0_DELTA_PIC_ORDER_CNT_ERR_WOFFSET                        0x0
#define ARVDE_SXE_ERROR_STATUS_0_DELTA_PIC_ORDER_CNT_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_DELTA_PIC_ORDER_CNT_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_DELTA_PIC_ORDER_CNT_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_DELTA_PIC_ORDER_CNT_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_PIC_SYNTAX_OUT_RANGE_SHIFT                     _MK_SHIFT_CONST(21)
#define ARVDE_SXE_ERROR_STATUS_0_PIC_SYNTAX_OUT_RANGE_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_PIC_SYNTAX_OUT_RANGE_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_PIC_SYNTAX_OUT_RANGE_RANGE                     21:21
#define ARVDE_SXE_ERROR_STATUS_0_PIC_SYNTAX_OUT_RANGE_WOFFSET                   0x0
#define ARVDE_SXE_ERROR_STATUS_0_PIC_SYNTAX_OUT_RANGE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_PIC_SYNTAX_OUT_RANGE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_PIC_SYNTAX_OUT_RANGE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_PIC_SYNTAX_OUT_RANGE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_SLICE_TYPE_ERROR_SHIFT                 _MK_SHIFT_CONST(20)
#define ARVDE_SXE_ERROR_STATUS_0_SLICE_TYPE_ERROR_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_SLICE_TYPE_ERROR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_SLICE_TYPE_ERROR_RANGE                 20:20
#define ARVDE_SXE_ERROR_STATUS_0_SLICE_TYPE_ERROR_WOFFSET                       0x0
#define ARVDE_SXE_ERROR_STATUS_0_SLICE_TYPE_ERROR_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_SLICE_TYPE_ERROR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_SLICE_TYPE_ERROR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_SLICE_TYPE_ERROR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_NEXT_MBADDR_ERROR_SHIFT                        _MK_SHIFT_CONST(19)
#define ARVDE_SXE_ERROR_STATUS_0_NEXT_MBADDR_ERROR_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_NEXT_MBADDR_ERROR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_NEXT_MBADDR_ERROR_RANGE                        19:19
#define ARVDE_SXE_ERROR_STATUS_0_NEXT_MBADDR_ERROR_WOFFSET                      0x0
#define ARVDE_SXE_ERROR_STATUS_0_NEXT_MBADDR_ERROR_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_NEXT_MBADDR_ERROR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_NEXT_MBADDR_ERROR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_NEXT_MBADDR_ERROR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_MORE_RBSP_ERROR_SHIFT                  _MK_SHIFT_CONST(18)
#define ARVDE_SXE_ERROR_STATUS_0_MORE_RBSP_ERROR_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_MORE_RBSP_ERROR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_MORE_RBSP_ERROR_RANGE                  18:18
#define ARVDE_SXE_ERROR_STATUS_0_MORE_RBSP_ERROR_WOFFSET                        0x0
#define ARVDE_SXE_ERROR_STATUS_0_MORE_RBSP_ERROR_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_MORE_RBSP_ERROR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_MORE_RBSP_ERROR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_MORE_RBSP_ERROR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_INTRA_CHROMA_PRED_ERROR_SHIFT                  _MK_SHIFT_CONST(17)
#define ARVDE_SXE_ERROR_STATUS_0_INTRA_CHROMA_PRED_ERROR_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_INTRA_CHROMA_PRED_ERROR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_INTRA_CHROMA_PRED_ERROR_RANGE                  17:17
#define ARVDE_SXE_ERROR_STATUS_0_INTRA_CHROMA_PRED_ERROR_WOFFSET                        0x0
#define ARVDE_SXE_ERROR_STATUS_0_INTRA_CHROMA_PRED_ERROR_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_INTRA_CHROMA_PRED_ERROR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_INTRA_CHROMA_PRED_ERROR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_INTRA_CHROMA_PRED_ERROR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_INTRA_PRED_ERROR_SHIFT                 _MK_SHIFT_CONST(17)
#define ARVDE_SXE_ERROR_STATUS_0_INTRA_PRED_ERROR_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_INTRA_PRED_ERROR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_INTRA_PRED_ERROR_RANGE                 17:17
#define ARVDE_SXE_ERROR_STATUS_0_INTRA_PRED_ERROR_WOFFSET                       0x0
#define ARVDE_SXE_ERROR_STATUS_0_INTRA_PRED_ERROR_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_INTRA_PRED_ERROR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_INTRA_PRED_ERROR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_INTRA_PRED_ERROR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_MB_SKIP_RUN_ERROR_SHIFT                        _MK_SHIFT_CONST(16)
#define ARVDE_SXE_ERROR_STATUS_0_MB_SKIP_RUN_ERROR_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_MB_SKIP_RUN_ERROR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_MB_SKIP_RUN_ERROR_RANGE                        16:16
#define ARVDE_SXE_ERROR_STATUS_0_MB_SKIP_RUN_ERROR_WOFFSET                      0x0
#define ARVDE_SXE_ERROR_STATUS_0_MB_SKIP_RUN_ERROR_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_MB_SKIP_RUN_ERROR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_MB_SKIP_RUN_ERROR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_MB_SKIP_RUN_ERROR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_MB_QP_DELTA_ERROR_SHIFT                        _MK_SHIFT_CONST(15)
#define ARVDE_SXE_ERROR_STATUS_0_MB_QP_DELTA_ERROR_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_MB_QP_DELTA_ERROR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_MB_QP_DELTA_ERROR_RANGE                        15:15
#define ARVDE_SXE_ERROR_STATUS_0_MB_QP_DELTA_ERROR_WOFFSET                      0x0
#define ARVDE_SXE_ERROR_STATUS_0_MB_QP_DELTA_ERROR_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_MB_QP_DELTA_ERROR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_MB_QP_DELTA_ERROR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_MB_QP_DELTA_ERROR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_CODED_BLOCK_PATTERN_ERR_SHIFT                  _MK_SHIFT_CONST(14)
#define ARVDE_SXE_ERROR_STATUS_0_CODED_BLOCK_PATTERN_ERR_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_CODED_BLOCK_PATTERN_ERR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_CODED_BLOCK_PATTERN_ERR_RANGE                  14:14
#define ARVDE_SXE_ERROR_STATUS_0_CODED_BLOCK_PATTERN_ERR_WOFFSET                        0x0
#define ARVDE_SXE_ERROR_STATUS_0_CODED_BLOCK_PATTERN_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_CODED_BLOCK_PATTERN_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_CODED_BLOCK_PATTERN_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_CODED_BLOCK_PATTERN_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_MVD_LX_ERROR_SHIFT                     _MK_SHIFT_CONST(13)
#define ARVDE_SXE_ERROR_STATUS_0_MVD_LX_ERROR_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_MVD_LX_ERROR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_MVD_LX_ERROR_RANGE                     13:13
#define ARVDE_SXE_ERROR_STATUS_0_MVD_LX_ERROR_WOFFSET                   0x0
#define ARVDE_SXE_ERROR_STATUS_0_MVD_LX_ERROR_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_MVD_LX_ERROR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_MVD_LX_ERROR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_MVD_LX_ERROR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_REF_IDX_LX_ERROR_SHIFT                 _MK_SHIFT_CONST(12)
#define ARVDE_SXE_ERROR_STATUS_0_REF_IDX_LX_ERROR_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_REF_IDX_LX_ERROR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_REF_IDX_LX_ERROR_RANGE                 12:12
#define ARVDE_SXE_ERROR_STATUS_0_REF_IDX_LX_ERROR_WOFFSET                       0x0
#define ARVDE_SXE_ERROR_STATUS_0_REF_IDX_LX_ERROR_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_REF_IDX_LX_ERROR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_REF_IDX_LX_ERROR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_REF_IDX_LX_ERROR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_MBTYPE_ERROR_SHIFT                     _MK_SHIFT_CONST(11)
#define ARVDE_SXE_ERROR_STATUS_0_MBTYPE_ERROR_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_MBTYPE_ERROR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_MBTYPE_ERROR_RANGE                     11:11
#define ARVDE_SXE_ERROR_STATUS_0_MBTYPE_ERROR_WOFFSET                   0x0
#define ARVDE_SXE_ERROR_STATUS_0_MBTYPE_ERROR_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_MBTYPE_ERROR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_MBTYPE_ERROR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_MBTYPE_ERROR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_RDWITH0RUN_SHIFT                    _MK_SHIFT_CONST(10)
#define ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_RDWITH0RUN_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_RDWITH0RUN_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_RDWITH0RUN_RANGE                    10:10
#define ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_RDWITH0RUN_WOFFSET                  0x0
#define ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_RDWITH0RUN_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_RDWITH0RUN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_RDWITH0RUN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_RDWITH0RUN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_MBE_SHIFT                   _MK_SHIFT_CONST(9)
#define ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_MBE_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_MBE_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_MBE_RANGE                   9:9
#define ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_MBE_WOFFSET                 0x0
#define ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_MBE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_MBE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_MBE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_MBE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_BSE_SHIFT                   _MK_SHIFT_CONST(8)
#define ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_BSE_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_BSE_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_BSE_RANGE                   8:8
#define ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_BSE_WOFFSET                 0x0
#define ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_BSE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_BSE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_BSE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_ERROR_FROM_BSE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_FLUSH_COUNT_ERROR_SHIFT                        _MK_SHIFT_CONST(7)
#define ARVDE_SXE_ERROR_STATUS_0_FLUSH_COUNT_ERROR_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_FLUSH_COUNT_ERROR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_FLUSH_COUNT_ERROR_RANGE                        7:7
#define ARVDE_SXE_ERROR_STATUS_0_FLUSH_COUNT_ERROR_WOFFSET                      0x0
#define ARVDE_SXE_ERROR_STATUS_0_FLUSH_COUNT_ERROR_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_FLUSH_COUNT_ERROR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_FLUSH_COUNT_ERROR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_FLUSH_COUNT_ERROR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_STRING_PTR_ERROR_SHIFT                 _MK_SHIFT_CONST(6)
#define ARVDE_SXE_ERROR_STATUS_0_STRING_PTR_ERROR_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_STRING_PTR_ERROR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_STRING_PTR_ERROR_RANGE                 6:6
#define ARVDE_SXE_ERROR_STATUS_0_STRING_PTR_ERROR_WOFFSET                       0x0
#define ARVDE_SXE_ERROR_STATUS_0_STRING_PTR_ERROR_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_STRING_PTR_ERROR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_STRING_PTR_ERROR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_STRING_PTR_ERROR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_SYNCMARKER_ERROR_SHIFT                 _MK_SHIFT_CONST(5)
#define ARVDE_SXE_ERROR_STATUS_0_SYNCMARKER_ERROR_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_SYNCMARKER_ERROR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_SYNCMARKER_ERROR_RANGE                 5:5
#define ARVDE_SXE_ERROR_STATUS_0_SYNCMARKER_ERROR_WOFFSET                       0x0
#define ARVDE_SXE_ERROR_STATUS_0_SYNCMARKER_ERROR_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_SYNCMARKER_ERROR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_SYNCMARKER_ERROR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_SYNCMARKER_ERROR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_MQUANT_ERROR_SHIFT                     _MK_SHIFT_CONST(4)
#define ARVDE_SXE_ERROR_STATUS_0_MQUANT_ERROR_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_MQUANT_ERROR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_MQUANT_ERROR_RANGE                     4:4
#define ARVDE_SXE_ERROR_STATUS_0_MQUANT_ERROR_WOFFSET                   0x0
#define ARVDE_SXE_ERROR_STATUS_0_MQUANT_ERROR_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_MQUANT_ERROR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_MQUANT_ERROR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_MQUANT_ERROR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_TTMB_VLD_ERROR_SHIFT                   _MK_SHIFT_CONST(3)
#define ARVDE_SXE_ERROR_STATUS_0_TTMB_VLD_ERROR_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_TTMB_VLD_ERROR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_TTMB_VLD_ERROR_RANGE                   3:3
#define ARVDE_SXE_ERROR_STATUS_0_TTMB_VLD_ERROR_WOFFSET                 0x0
#define ARVDE_SXE_ERROR_STATUS_0_TTMB_VLD_ERROR_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_TTMB_VLD_ERROR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_TTMB_VLD_ERROR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_TTMB_VLD_ERROR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_BMV2_INTRA_ERROR_SHIFT                 _MK_SHIFT_CONST(2)
#define ARVDE_SXE_ERROR_STATUS_0_BMV2_INTRA_ERROR_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_BMV2_INTRA_ERROR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_BMV2_INTRA_ERROR_RANGE                 2:2
#define ARVDE_SXE_ERROR_STATUS_0_BMV2_INTRA_ERROR_WOFFSET                       0x0
#define ARVDE_SXE_ERROR_STATUS_0_BMV2_INTRA_ERROR_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_BMV2_INTRA_ERROR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_BMV2_INTRA_ERROR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_BMV2_INTRA_ERROR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_MV_VLD_Error_SHIFT                     _MK_SHIFT_CONST(1)
#define ARVDE_SXE_ERROR_STATUS_0_MV_VLD_Error_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_MV_VLD_Error_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_MV_VLD_Error_RANGE                     1:1
#define ARVDE_SXE_ERROR_STATUS_0_MV_VLD_Error_WOFFSET                   0x0
#define ARVDE_SXE_ERROR_STATUS_0_MV_VLD_Error_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_MV_VLD_Error_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_MV_VLD_Error_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_MV_VLD_Error_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_STATUS_0_CBPCY_VLD_ERROR_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_SXE_ERROR_STATUS_0_CBPCY_VLD_ERROR_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_STATUS_0_CBPCY_VLD_ERROR_SHIFT)
#define ARVDE_SXE_ERROR_STATUS_0_CBPCY_VLD_ERROR_RANGE                  0:0
#define ARVDE_SXE_ERROR_STATUS_0_CBPCY_VLD_ERROR_WOFFSET                        0x0
#define ARVDE_SXE_ERROR_STATUS_0_CBPCY_VLD_ERROR_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_CBPCY_VLD_ERROR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_STATUS_0_CBPCY_VLD_ERROR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_STATUS_0_CBPCY_VLD_ERROR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_ERROR_MBCNT_0
#define ARVDE_SXE_ERROR_MBCNT_0                 _MK_ADDR_CONST(0xc4)
#define ARVDE_SXE_ERROR_MBCNT_0_SECURE                  0x0
#define ARVDE_SXE_ERROR_MBCNT_0_WORD_COUNT                      0x1
#define ARVDE_SXE_ERROR_MBCNT_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_MBCNT_0_RESET_MASK                      _MK_MASK_CONST(0x3ffffff)
#define ARVDE_SXE_ERROR_MBCNT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_MBCNT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_MBCNT_0_READ_MASK                       _MK_MASK_CONST(0x3ffffff)
#define ARVDE_SXE_ERROR_MBCNT_0_WRITE_MASK                      _MK_MASK_CONST(0x1ffffff)
#define ARVDE_SXE_ERROR_MBCNT_0_PENDING_MB_COUNT_MSB_SHIFT                      _MK_SHIFT_CONST(25)
#define ARVDE_SXE_ERROR_MBCNT_0_PENDING_MB_COUNT_MSB_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_MBCNT_0_PENDING_MB_COUNT_MSB_SHIFT)
#define ARVDE_SXE_ERROR_MBCNT_0_PENDING_MB_COUNT_MSB_RANGE                      25:25
#define ARVDE_SXE_ERROR_MBCNT_0_PENDING_MB_COUNT_MSB_WOFFSET                    0x0
#define ARVDE_SXE_ERROR_MBCNT_0_PENDING_MB_COUNT_MSB_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_MBCNT_0_PENDING_MB_COUNT_MSB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_MBCNT_0_PENDING_MB_COUNT_MSB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_MBCNT_0_PENDING_MB_COUNT_MSB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_MBCNT_0_CURRENT_MB_COUNT_MSB_SHIFT                      _MK_SHIFT_CONST(24)
#define ARVDE_SXE_ERROR_MBCNT_0_CURRENT_MB_COUNT_MSB_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_ERROR_MBCNT_0_CURRENT_MB_COUNT_MSB_SHIFT)
#define ARVDE_SXE_ERROR_MBCNT_0_CURRENT_MB_COUNT_MSB_RANGE                      24:24
#define ARVDE_SXE_ERROR_MBCNT_0_CURRENT_MB_COUNT_MSB_WOFFSET                    0x0
#define ARVDE_SXE_ERROR_MBCNT_0_CURRENT_MB_COUNT_MSB_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_MBCNT_0_CURRENT_MB_COUNT_MSB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERROR_MBCNT_0_CURRENT_MB_COUNT_MSB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_MBCNT_0_CURRENT_MB_COUNT_MSB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSX_MSB_SHIFT                  _MK_SHIFT_CONST(20)
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSX_MSB_FIELD                  _MK_FIELD_CONST(0xf, ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSX_MSB_SHIFT)
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSX_MSB_RANGE                  23:20
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSX_MSB_WOFFSET                        0x0
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSX_MSB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSX_MSB_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSX_MSB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSX_MSB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSY_MSB_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSY_MSB_FIELD                  _MK_FIELD_CONST(0xf, ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSY_MSB_SHIFT)
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSY_MSB_RANGE                  19:16
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSY_MSB_WOFFSET                        0x0
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSY_MSB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSY_MSB_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSY_MSB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSY_MSB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSX_SHIFT                      _MK_SHIFT_CONST(8)
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSX_FIELD                      _MK_FIELD_CONST(0xff, ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSX_SHIFT)
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSX_RANGE                      15:8
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSX_WOFFSET                    0x0
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSX_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSX_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSY_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSY_FIELD                      _MK_FIELD_CONST(0xff, ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSY_SHIFT)
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSY_RANGE                      7:0
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSY_WOFFSET                    0x0
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSY_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSY_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERROR_MBCNT_0_ERROR_MBPOSY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_MBCNT_STATUS_0
#define ARVDE_SXE_MBCNT_STATUS_0                        _MK_ADDR_CONST(0xc8)
#define ARVDE_SXE_MBCNT_STATUS_0_SECURE                         0x0
#define ARVDE_SXE_MBCNT_STATUS_0_WORD_COUNT                     0x1
#define ARVDE_SXE_MBCNT_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBCNT_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_MBCNT_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBCNT_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBCNT_STATUS_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_MBCNT_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_MBCNT_STATUS_0_PENDING_MB_COUNT_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_SXE_MBCNT_STATUS_0_PENDING_MB_COUNT_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_SXE_MBCNT_STATUS_0_PENDING_MB_COUNT_SHIFT)
#define ARVDE_SXE_MBCNT_STATUS_0_PENDING_MB_COUNT_RANGE                 31:16
#define ARVDE_SXE_MBCNT_STATUS_0_PENDING_MB_COUNT_WOFFSET                       0x0
#define ARVDE_SXE_MBCNT_STATUS_0_PENDING_MB_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBCNT_STATUS_0_PENDING_MB_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_MBCNT_STATUS_0_PENDING_MB_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBCNT_STATUS_0_PENDING_MB_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MBCNT_STATUS_0_CURRENT_MB_COUNT_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_SXE_MBCNT_STATUS_0_CURRENT_MB_COUNT_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_SXE_MBCNT_STATUS_0_CURRENT_MB_COUNT_SHIFT)
#define ARVDE_SXE_MBCNT_STATUS_0_CURRENT_MB_COUNT_RANGE                 15:0
#define ARVDE_SXE_MBCNT_STATUS_0_CURRENT_MB_COUNT_WOFFSET                       0x0
#define ARVDE_SXE_MBCNT_STATUS_0_CURRENT_MB_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBCNT_STATUS_0_CURRENT_MB_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_MBCNT_STATUS_0_CURRENT_MB_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBCNT_STATUS_0_CURRENT_MB_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_MBE_IF_STATUS_0
#define ARVDE_SXE_MBE_IF_STATUS_0                       _MK_ADDR_CONST(0xcc)
#define ARVDE_SXE_MBE_IF_STATUS_0_SECURE                        0x0
#define ARVDE_SXE_MBE_IF_STATUS_0_WORD_COUNT                    0x1
#define ARVDE_SXE_MBE_IF_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0xfc000000)
#define ARVDE_SXE_MBE_IF_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_MBE_IF_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBE_IF_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBE_IF_STATUS_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_MBE_IF_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBE_IF_STATUS_0_VC1_IB_FRAME_SM_IDLE_SHIFT                    _MK_SHIFT_CONST(31)
#define ARVDE_SXE_MBE_IF_STATUS_0_VC1_IB_FRAME_SM_IDLE_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_MBE_IF_STATUS_0_VC1_IB_FRAME_SM_IDLE_SHIFT)
#define ARVDE_SXE_MBE_IF_STATUS_0_VC1_IB_FRAME_SM_IDLE_RANGE                    31:31
#define ARVDE_SXE_MBE_IF_STATUS_0_VC1_IB_FRAME_SM_IDLE_WOFFSET                  0x0
#define ARVDE_SXE_MBE_IF_STATUS_0_VC1_IB_FRAME_SM_IDLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MBE_IF_STATUS_0_VC1_IB_FRAME_SM_IDLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MBE_IF_STATUS_0_VC1_IB_FRAME_SM_IDLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBE_IF_STATUS_0_VC1_IB_FRAME_SM_IDLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MBE_IF_STATUS_0_VC1_IP_FRAME_SM_IDLE_SHIFT                    _MK_SHIFT_CONST(30)
#define ARVDE_SXE_MBE_IF_STATUS_0_VC1_IP_FRAME_SM_IDLE_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_MBE_IF_STATUS_0_VC1_IP_FRAME_SM_IDLE_SHIFT)
#define ARVDE_SXE_MBE_IF_STATUS_0_VC1_IP_FRAME_SM_IDLE_RANGE                    30:30
#define ARVDE_SXE_MBE_IF_STATUS_0_VC1_IP_FRAME_SM_IDLE_WOFFSET                  0x0
#define ARVDE_SXE_MBE_IF_STATUS_0_VC1_IP_FRAME_SM_IDLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MBE_IF_STATUS_0_VC1_IP_FRAME_SM_IDLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MBE_IF_STATUS_0_VC1_IP_FRAME_SM_IDLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBE_IF_STATUS_0_VC1_IP_FRAME_SM_IDLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MBE_IF_STATUS_0_H264_SLC_HEADER_IDLE_SHIFT                    _MK_SHIFT_CONST(29)
#define ARVDE_SXE_MBE_IF_STATUS_0_H264_SLC_HEADER_IDLE_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_MBE_IF_STATUS_0_H264_SLC_HEADER_IDLE_SHIFT)
#define ARVDE_SXE_MBE_IF_STATUS_0_H264_SLC_HEADER_IDLE_RANGE                    29:29
#define ARVDE_SXE_MBE_IF_STATUS_0_H264_SLC_HEADER_IDLE_WOFFSET                  0x0
#define ARVDE_SXE_MBE_IF_STATUS_0_H264_SLC_HEADER_IDLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MBE_IF_STATUS_0_H264_SLC_HEADER_IDLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MBE_IF_STATUS_0_H264_SLC_HEADER_IDLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBE_IF_STATUS_0_H264_SLC_HEADER_IDLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MBE_IF_STATUS_0_H264_SLC_DATA_IDLE_SHIFT                      _MK_SHIFT_CONST(28)
#define ARVDE_SXE_MBE_IF_STATUS_0_H264_SLC_DATA_IDLE_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_MBE_IF_STATUS_0_H264_SLC_DATA_IDLE_SHIFT)
#define ARVDE_SXE_MBE_IF_STATUS_0_H264_SLC_DATA_IDLE_RANGE                      28:28
#define ARVDE_SXE_MBE_IF_STATUS_0_H264_SLC_DATA_IDLE_WOFFSET                    0x0
#define ARVDE_SXE_MBE_IF_STATUS_0_H264_SLC_DATA_IDLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MBE_IF_STATUS_0_H264_SLC_DATA_IDLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MBE_IF_STATUS_0_H264_SLC_DATA_IDLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBE_IF_STATUS_0_H264_SLC_DATA_IDLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MBE_IF_STATUS_0_BSE_IF_SM_IDLE_SHIFT                  _MK_SHIFT_CONST(27)
#define ARVDE_SXE_MBE_IF_STATUS_0_BSE_IF_SM_IDLE_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_MBE_IF_STATUS_0_BSE_IF_SM_IDLE_SHIFT)
#define ARVDE_SXE_MBE_IF_STATUS_0_BSE_IF_SM_IDLE_RANGE                  27:27
#define ARVDE_SXE_MBE_IF_STATUS_0_BSE_IF_SM_IDLE_WOFFSET                        0x0
#define ARVDE_SXE_MBE_IF_STATUS_0_BSE_IF_SM_IDLE_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MBE_IF_STATUS_0_BSE_IF_SM_IDLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MBE_IF_STATUS_0_BSE_IF_SM_IDLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBE_IF_STATUS_0_BSE_IF_SM_IDLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MBE_IF_STATUS_0_MBE_IF_SM_IDLE_SHIFT                  _MK_SHIFT_CONST(26)
#define ARVDE_SXE_MBE_IF_STATUS_0_MBE_IF_SM_IDLE_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_MBE_IF_STATUS_0_MBE_IF_SM_IDLE_SHIFT)
#define ARVDE_SXE_MBE_IF_STATUS_0_MBE_IF_SM_IDLE_RANGE                  26:26
#define ARVDE_SXE_MBE_IF_STATUS_0_MBE_IF_SM_IDLE_WOFFSET                        0x0
#define ARVDE_SXE_MBE_IF_STATUS_0_MBE_IF_SM_IDLE_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MBE_IF_STATUS_0_MBE_IF_SM_IDLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MBE_IF_STATUS_0_MBE_IF_SM_IDLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBE_IF_STATUS_0_MBE_IF_SM_IDLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MBE_IF_STATUS_0_MVINFO_PEND_STATE_SHIFT                       _MK_SHIFT_CONST(25)
#define ARVDE_SXE_MBE_IF_STATUS_0_MVINFO_PEND_STATE_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_SXE_MBE_IF_STATUS_0_MVINFO_PEND_STATE_SHIFT)
#define ARVDE_SXE_MBE_IF_STATUS_0_MVINFO_PEND_STATE_RANGE                       25:25
#define ARVDE_SXE_MBE_IF_STATUS_0_MVINFO_PEND_STATE_WOFFSET                     0x0
#define ARVDE_SXE_MBE_IF_STATUS_0_MVINFO_PEND_STATE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBE_IF_STATUS_0_MVINFO_PEND_STATE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MBE_IF_STATUS_0_MVINFO_PEND_STATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBE_IF_STATUS_0_MVINFO_PEND_STATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MBE_IF_STATUS_0_MBE_SXE_CMD_BUSY_SHIFT                        _MK_SHIFT_CONST(24)
#define ARVDE_SXE_MBE_IF_STATUS_0_MBE_SXE_CMD_BUSY_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_MBE_IF_STATUS_0_MBE_SXE_CMD_BUSY_SHIFT)
#define ARVDE_SXE_MBE_IF_STATUS_0_MBE_SXE_CMD_BUSY_RANGE                        24:24
#define ARVDE_SXE_MBE_IF_STATUS_0_MBE_SXE_CMD_BUSY_WOFFSET                      0x0
#define ARVDE_SXE_MBE_IF_STATUS_0_MBE_SXE_CMD_BUSY_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBE_IF_STATUS_0_MBE_SXE_CMD_BUSY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MBE_IF_STATUS_0_MBE_SXE_CMD_BUSY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBE_IF_STATUS_0_MBE_SXE_CMD_BUSY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MBE_IF_STATUS_0_H264_MBE_CMD_SHIFT                    _MK_SHIFT_CONST(20)
#define ARVDE_SXE_MBE_IF_STATUS_0_H264_MBE_CMD_FIELD                    _MK_FIELD_CONST(0xf, ARVDE_SXE_MBE_IF_STATUS_0_H264_MBE_CMD_SHIFT)
#define ARVDE_SXE_MBE_IF_STATUS_0_H264_MBE_CMD_RANGE                    23:20
#define ARVDE_SXE_MBE_IF_STATUS_0_H264_MBE_CMD_WOFFSET                  0x0
#define ARVDE_SXE_MBE_IF_STATUS_0_H264_MBE_CMD_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBE_IF_STATUS_0_H264_MBE_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define ARVDE_SXE_MBE_IF_STATUS_0_H264_MBE_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBE_IF_STATUS_0_H264_MBE_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MBE_IF_STATUS_0_VC1_MBE_CMD_SHIFT                     _MK_SHIFT_CONST(16)
#define ARVDE_SXE_MBE_IF_STATUS_0_VC1_MBE_CMD_FIELD                     _MK_FIELD_CONST(0xf, ARVDE_SXE_MBE_IF_STATUS_0_VC1_MBE_CMD_SHIFT)
#define ARVDE_SXE_MBE_IF_STATUS_0_VC1_MBE_CMD_RANGE                     19:16
#define ARVDE_SXE_MBE_IF_STATUS_0_VC1_MBE_CMD_WOFFSET                   0x0
#define ARVDE_SXE_MBE_IF_STATUS_0_VC1_MBE_CMD_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBE_IF_STATUS_0_VC1_MBE_CMD_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define ARVDE_SXE_MBE_IF_STATUS_0_VC1_MBE_CMD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBE_IF_STATUS_0_VC1_MBE_CMD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MBE_IF_STATUS_0_MB_X_CNT_SHIFT                        _MK_SHIFT_CONST(8)
#define ARVDE_SXE_MBE_IF_STATUS_0_MB_X_CNT_FIELD                        _MK_FIELD_CONST(0xff, ARVDE_SXE_MBE_IF_STATUS_0_MB_X_CNT_SHIFT)
#define ARVDE_SXE_MBE_IF_STATUS_0_MB_X_CNT_RANGE                        15:8
#define ARVDE_SXE_MBE_IF_STATUS_0_MB_X_CNT_WOFFSET                      0x0
#define ARVDE_SXE_MBE_IF_STATUS_0_MB_X_CNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBE_IF_STATUS_0_MB_X_CNT_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define ARVDE_SXE_MBE_IF_STATUS_0_MB_X_CNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBE_IF_STATUS_0_MB_X_CNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MBE_IF_STATUS_0_MB_Y_CNT_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_SXE_MBE_IF_STATUS_0_MB_Y_CNT_FIELD                        _MK_FIELD_CONST(0xff, ARVDE_SXE_MBE_IF_STATUS_0_MB_Y_CNT_SHIFT)
#define ARVDE_SXE_MBE_IF_STATUS_0_MB_Y_CNT_RANGE                        7:0
#define ARVDE_SXE_MBE_IF_STATUS_0_MB_Y_CNT_WOFFSET                      0x0
#define ARVDE_SXE_MBE_IF_STATUS_0_MB_Y_CNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBE_IF_STATUS_0_MB_Y_CNT_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define ARVDE_SXE_MBE_IF_STATUS_0_MB_Y_CNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MBE_IF_STATUS_0_MB_Y_CNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_SEEKHEADER_ADDR_STATUS_0
#define ARVDE_SXE_SEEKHEADER_ADDR_STATUS_0                      _MK_ADDR_CONST(0xd0)
#define ARVDE_SXE_SEEKHEADER_ADDR_STATUS_0_SECURE                       0x0
#define ARVDE_SXE_SEEKHEADER_ADDR_STATUS_0_WORD_COUNT                   0x1
#define ARVDE_SXE_SEEKHEADER_ADDR_STATUS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEEKHEADER_ADDR_STATUS_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_SEEKHEADER_ADDR_STATUS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEEKHEADER_ADDR_STATUS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEEKHEADER_ADDR_STATUS_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_SEEKHEADER_ADDR_STATUS_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEEKHEADER_ADDR_STATUS_0_START_BYTE_ADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_SXE_SEEKHEADER_ADDR_STATUS_0_START_BYTE_ADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, ARVDE_SXE_SEEKHEADER_ADDR_STATUS_0_START_BYTE_ADDR_SHIFT)
#define ARVDE_SXE_SEEKHEADER_ADDR_STATUS_0_START_BYTE_ADDR_RANGE                        31:0
#define ARVDE_SXE_SEEKHEADER_ADDR_STATUS_0_START_BYTE_ADDR_WOFFSET                      0x0
#define ARVDE_SXE_SEEKHEADER_ADDR_STATUS_0_START_BYTE_ADDR_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEEKHEADER_ADDR_STATUS_0_START_BYTE_ADDR_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_SEEKHEADER_ADDR_STATUS_0_START_BYTE_ADDR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEEKHEADER_ADDR_STATUS_0_START_BYTE_ADDR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_SEEKHEADER_CMD_STATUS_0
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0                       _MK_ADDR_CONST(0xd4)
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_SECURE                        0x0
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_WORD_COUNT                    0x1
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x37fffff)
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x37fffff)
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_PAT_00_ENABLE_SHIFT                   _MK_SHIFT_CONST(25)
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_PAT_00_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_PAT_00_ENABLE_SHIFT)
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_PAT_00_ENABLE_RANGE                   25:25
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_PAT_00_ENABLE_WOFFSET                 0x0
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_PAT_00_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_PAT_00_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_PAT_00_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_PAT_00_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_PAT_01_ENABLE_SHIFT                   _MK_SHIFT_CONST(24)
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_PAT_01_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_PAT_01_ENABLE_SHIFT)
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_PAT_01_ENABLE_RANGE                   24:24
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_PAT_01_ENABLE_WOFFSET                 0x0
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_PAT_01_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_PAT_01_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_PAT_01_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_PAT_01_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_MAX_BYTE_COUNT_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_MAX_BYTE_COUNT_FIELD                  _MK_FIELD_CONST(0x7fffff, ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_MAX_BYTE_COUNT_SHIFT)
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_MAX_BYTE_COUNT_RANGE                  22:0
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_MAX_BYTE_COUNT_WOFFSET                        0x0
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_MAX_BYTE_COUNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_MAX_BYTE_COUNT_DEFAULT_MASK                   _MK_MASK_CONST(0x7fffff)
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_MAX_BYTE_COUNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEEKHEADER_CMD_STATUS_0_MAX_BYTE_COUNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_H264_NAL_TYPE_STATUS_0
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0                        _MK_ADDR_CONST(0xd8)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_SECURE                         0x0
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_WORD_COUNT                     0x1
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x7fffffff)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x7fffffff)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_VIEW_ID_SHIFT                  _MK_SHIFT_CONST(21)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_VIEW_ID_FIELD                  _MK_FIELD_CONST(0x3ff, ARVDE_SXE_H264_NAL_TYPE_STATUS_0_VIEW_ID_SHIFT)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_VIEW_ID_RANGE                  30:21
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_VIEW_ID_WOFFSET                        0x0
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_VIEW_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_VIEW_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x3ff)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_VIEW_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_VIEW_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_UNKNOWN_NAL_TYPE_CNT_SHIFT                     _MK_SHIFT_CONST(16)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_UNKNOWN_NAL_TYPE_CNT_FIELD                     _MK_FIELD_CONST(0x1f, ARVDE_SXE_H264_NAL_TYPE_STATUS_0_UNKNOWN_NAL_TYPE_CNT_SHIFT)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_UNKNOWN_NAL_TYPE_CNT_RANGE                     20:16
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_UNKNOWN_NAL_TYPE_CNT_WOFFSET                   0x0
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_UNKNOWN_NAL_TYPE_CNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_UNKNOWN_NAL_TYPE_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_UNKNOWN_NAL_TYPE_CNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_UNKNOWN_NAL_TYPE_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_TYPE_INFO_SHIFT                       _MK_SHIFT_CONST(8)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_TYPE_INFO_FIELD                       _MK_FIELD_CONST(0xff, ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_TYPE_INFO_SHIFT)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_TYPE_INFO_RANGE                       15:8
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_TYPE_INFO_WOFFSET                     0x0
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_TYPE_INFO_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_TYPE_INFO_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_TYPE_INFO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_TYPE_INFO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_TYPE_INFO_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_TYPE_INFO_FIELD                       _MK_FIELD_CONST(0xff, ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_TYPE_INFO_SHIFT)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_TYPE_INFO_RANGE                       7:0
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_TYPE_INFO_WOFFSET                     0x0
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_TYPE_INFO_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_TYPE_INFO_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_TYPE_INFO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_TYPE_INFO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_FORBIDDEN_ZERO_BIT_SHIFT                  _MK_SHIFT_CONST(15)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_FORBIDDEN_ZERO_BIT_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_FORBIDDEN_ZERO_BIT_SHIFT)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_FORBIDDEN_ZERO_BIT_RANGE                  15:15
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_FORBIDDEN_ZERO_BIT_WOFFSET                        0x0
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_FORBIDDEN_ZERO_BIT_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_FORBIDDEN_ZERO_BIT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_FORBIDDEN_ZERO_BIT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_FORBIDDEN_ZERO_BIT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_REF_IDC_SHIFT                 _MK_SHIFT_CONST(13)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_REF_IDC_FIELD                 _MK_FIELD_CONST(0x3, ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_REF_IDC_SHIFT)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_REF_IDC_RANGE                 14:13
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_REF_IDC_WOFFSET                       0x0
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_REF_IDC_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_REF_IDC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_REF_IDC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_REF_IDC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_UNIT_TYPE_SHIFT                       _MK_SHIFT_CONST(8)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_UNIT_TYPE_FIELD                       _MK_FIELD_CONST(0x1f, ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_UNIT_TYPE_SHIFT)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_UNIT_TYPE_RANGE                       12:8
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_UNIT_TYPE_WOFFSET                     0x0
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_UNIT_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_UNIT_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_UNIT_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_PREV_NAL_UNIT_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_FORBIDDEN_ZERO_BIT_SHIFT                  _MK_SHIFT_CONST(7)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_FORBIDDEN_ZERO_BIT_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_FORBIDDEN_ZERO_BIT_SHIFT)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_FORBIDDEN_ZERO_BIT_RANGE                  7:7
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_FORBIDDEN_ZERO_BIT_WOFFSET                        0x0
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_FORBIDDEN_ZERO_BIT_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_FORBIDDEN_ZERO_BIT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_FORBIDDEN_ZERO_BIT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_FORBIDDEN_ZERO_BIT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_REF_IDC_SHIFT                 _MK_SHIFT_CONST(5)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_REF_IDC_FIELD                 _MK_FIELD_CONST(0x3, ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_REF_IDC_SHIFT)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_REF_IDC_RANGE                 6:5
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_REF_IDC_WOFFSET                       0x0
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_REF_IDC_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_REF_IDC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_REF_IDC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_REF_IDC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_UNIT_TYPE_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_UNIT_TYPE_FIELD                       _MK_FIELD_CONST(0x1f, ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_UNIT_TYPE_SHIFT)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_UNIT_TYPE_RANGE                       4:0
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_UNIT_TYPE_WOFFSET                     0x0
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_UNIT_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_UNIT_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_UNIT_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_H264_NAL_TYPE_STATUS_0_CURR_NAL_UNIT_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_ERR_ENABLE_0
#define ARVDE_SXE_ERR_ENABLE_0                  _MK_ADDR_CONST(0xdc)
#define ARVDE_SXE_ERR_ENABLE_0_SECURE                   0x0
#define ARVDE_SXE_ERR_ENABLE_0_WORD_COUNT                       0x1
#define ARVDE_SXE_ERR_ENABLE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_RESET_MASK                       _MK_MASK_CONST(0xf7ffffef)
#define ARVDE_SXE_ERR_ENABLE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_READ_MASK                        _MK_MASK_CONST(0xf7ffffef)
#define ARVDE_SXE_ERR_ENABLE_0_WRITE_MASK                       _MK_MASK_CONST(0xf7ffffef)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_RANGE                    0:0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_WOFFSET                  0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES9_INVLD_INTRA_PRED_MODE_SHIFT                   _MK_SHIFT_CONST(1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES9_INVLD_INTRA_PRED_MODE_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXES9_INVLD_INTRA_PRED_MODE_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES9_INVLD_INTRA_PRED_MODE_RANGE                   1:1
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES9_INVLD_INTRA_PRED_MODE_WOFFSET                 0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES9_INVLD_INTRA_PRED_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES9_INVLD_INTRA_PRED_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES9_INVLD_INTRA_PRED_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES9_INVLD_INTRA_PRED_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_SHIFT                 _MK_SHIFT_CONST(2)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_RANGE                 2:2
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_WOFFSET                       0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES15_INVLD_REF_IDX_LX_SHIFT                       _MK_SHIFT_CONST(3)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES15_INVLD_REF_IDX_LX_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXES15_INVLD_REF_IDX_LX_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES15_INVLD_REF_IDX_LX_RANGE                       3:3
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES15_INVLD_REF_IDX_LX_WOFFSET                     0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES15_INVLD_REF_IDX_LX_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES15_INVLD_REF_IDX_LX_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES15_INVLD_REF_IDX_LX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXES15_INVLD_REF_IDX_LX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_SHIFT                    _MK_SHIFT_CONST(5)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_RANGE                    5:5
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_WOFFSET                  0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_SHIFT                  _MK_SHIFT_CONST(6)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_RANGE                  6:6
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_WOFFSET                        0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_SHIFT                 _MK_SHIFT_CONST(7)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_RANGE                 7:7
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_WOFFSET                       0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_SHIFT                 _MK_SHIFT_CONST(8)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_RANGE                 8:8
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_WOFFSET                       0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP6_UNSUP_NALU_TYPE_SHIFT                 _MK_SHIFT_CONST(9)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP6_UNSUP_NALU_TYPE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXEP6_UNSUP_NALU_TYPE_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP6_UNSUP_NALU_TYPE_RANGE                 9:9
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP6_UNSUP_NALU_TYPE_WOFFSET                       0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP6_UNSUP_NALU_TYPE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP6_UNSUP_NALU_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP6_UNSUP_NALU_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP6_UNSUP_NALU_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP8_ASO_IN_NON_BP_SHIFT                   _MK_SHIFT_CONST(10)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP8_ASO_IN_NON_BP_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXEP8_ASO_IN_NON_BP_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP8_ASO_IN_NON_BP_RANGE                   10:10
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP8_ASO_IN_NON_BP_WOFFSET                 0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP8_ASO_IN_NON_BP_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP8_ASO_IN_NON_BP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP8_ASO_IN_NON_BP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP8_ASO_IN_NON_BP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_SHIFT                      _MK_SHIFT_CONST(11)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_RANGE                      11:11
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_WOFFSET                    0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_SHIFT                       _MK_SHIFT_CONST(12)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_RANGE                       12:12
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_WOFFSET                     0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_SHIFT                       _MK_SHIFT_CONST(13)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_RANGE                       13:13
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_WOFFSET                     0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_SHIFT                       _MK_SHIFT_CONST(14)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_RANGE                       14:14
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_WOFFSET                     0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_SHIFT                      _MK_SHIFT_CONST(15)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_RANGE                      15:15
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_WOFFSET                    0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_SHIFT                    _MK_SHIFT_CONST(16)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_RANGE                    16:16
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_WOFFSET                  0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP25_SLICE_QPY_OO_RANGE_SHIFT                     _MK_SHIFT_CONST(17)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP25_SLICE_QPY_OO_RANGE_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXEP25_SLICE_QPY_OO_RANGE_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP25_SLICE_QPY_OO_RANGE_RANGE                     17:17
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP25_SLICE_QPY_OO_RANGE_WOFFSET                   0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP25_SLICE_QPY_OO_RANGE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP25_SLICE_QPY_OO_RANGE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP25_SLICE_QPY_OO_RANGE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP25_SLICE_QPY_OO_RANGE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_SHIFT                        _MK_SHIFT_CONST(18)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_RANGE                        18:18
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_WOFFSET                      0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_SHIFT                 _MK_SHIFT_CONST(19)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_RANGE                 19:19
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_WOFFSET                       0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_SHIFT                        _MK_SHIFT_CONST(20)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_RANGE                        20:20
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_WOFFSET                      0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP29_INCONSISTENT_PPS_ID_SHIFT                    _MK_SHIFT_CONST(21)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP29_INCONSISTENT_PPS_ID_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXEP29_INCONSISTENT_PPS_ID_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP29_INCONSISTENT_PPS_ID_RANGE                    21:21
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP29_INCONSISTENT_PPS_ID_WOFFSET                  0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP29_INCONSISTENT_PPS_ID_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP29_INCONSISTENT_PPS_ID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP29_INCONSISTENT_PPS_ID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP29_INCONSISTENT_PPS_ID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_SHIFT                    _MK_SHIFT_CONST(22)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_RANGE                    22:22
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_WOFFSET                  0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_SHIFT                 _MK_SHIFT_CONST(23)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_RANGE                 23:23
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_WOFFSET                       0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_SHIFT                        _MK_SHIFT_CONST(24)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_RANGE                        24:24
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_WOFFSET                      0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_SHIFT                 _MK_SHIFT_CONST(25)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_RANGE                 25:25
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_WOFFSET                       0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_SHIFT                 _MK_SHIFT_CONST(26)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_RANGE                 26:26
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_WOFFSET                       0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_SHIFT                        _MK_SHIFT_CONST(28)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_RANGE                        28:28
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_WOFFSET                      0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_SHIFT                  _MK_SHIFT_CONST(29)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_RANGE                  29:29
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_WOFFSET                        0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_SHIFT                 _MK_SHIFT_CONST(30)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_RANGE                 30:30
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_WOFFSET                       0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_SHIFT                    _MK_SHIFT_CONST(31)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_RANGE                    31:31
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_WOFFSET                  0x0
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_SHIFT                       _MK_SHIFT_CONST(13)
#define ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_RANGE                       13:13
#define ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_WOFFSET                     0x0
#define ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_SHIFT                 _MK_SHIFT_CONST(14)
#define ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_RANGE                 14:14
#define ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_WOFFSET                       0x0
#define ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_SHIFT                    _MK_SHIFT_CONST(15)
#define ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_SHIFT)
#define ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_RANGE                    15:15
#define ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_WOFFSET                  0x0
#define ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_ENABLE_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_ERR_STATUS_0
#define ARVDE_SXE_ERR_STATUS_0                  _MK_ADDR_CONST(0xe0)
#define ARVDE_SXE_ERR_STATUS_0_SECURE                   0x0
#define ARVDE_SXE_ERR_STATUS_0_WORD_COUNT                       0x1
#define ARVDE_SXE_ERR_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_ERR_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_ERR_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_RANGE                    0:0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_WOFFSET                  0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXES9_INVLD_INTRA_PRED_MODE_SHIFT                   _MK_SHIFT_CONST(1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES9_INVLD_INTRA_PRED_MODE_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXES9_INVLD_INTRA_PRED_MODE_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES9_INVLD_INTRA_PRED_MODE_RANGE                   1:1
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES9_INVLD_INTRA_PRED_MODE_WOFFSET                 0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES9_INVLD_INTRA_PRED_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES9_INVLD_INTRA_PRED_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES9_INVLD_INTRA_PRED_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES9_INVLD_INTRA_PRED_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_SHIFT                 _MK_SHIFT_CONST(2)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_RANGE                 2:2
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_WOFFSET                       0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXES15_INVLD_REF_IDX_LX_SHIFT                       _MK_SHIFT_CONST(3)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES15_INVLD_REF_IDX_LX_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXES15_INVLD_REF_IDX_LX_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES15_INVLD_REF_IDX_LX_RANGE                       3:3
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES15_INVLD_REF_IDX_LX_WOFFSET                     0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES15_INVLD_REF_IDX_LX_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES15_INVLD_REF_IDX_LX_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES15_INVLD_REF_IDX_LX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXES15_INVLD_REF_IDX_LX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP1_FORBIDDEN_ZERO_BIT_NE0_SHIFT                  _MK_SHIFT_CONST(4)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP1_FORBIDDEN_ZERO_BIT_NE0_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP1_FORBIDDEN_ZERO_BIT_NE0_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP1_FORBIDDEN_ZERO_BIT_NE0_RANGE                  4:4
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP1_FORBIDDEN_ZERO_BIT_NE0_WOFFSET                        0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP1_FORBIDDEN_ZERO_BIT_NE0_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP1_FORBIDDEN_ZERO_BIT_NE0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP1_FORBIDDEN_ZERO_BIT_NE0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP1_FORBIDDEN_ZERO_BIT_NE0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_SHIFT                    _MK_SHIFT_CONST(5)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_RANGE                    5:5
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_WOFFSET                  0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_SHIFT                  _MK_SHIFT_CONST(6)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_RANGE                  6:6
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_WOFFSET                        0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_SHIFT                 _MK_SHIFT_CONST(7)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_RANGE                 7:7
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_WOFFSET                       0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_SHIFT                 _MK_SHIFT_CONST(8)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_RANGE                 8:8
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_WOFFSET                       0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP6_UNSUP_NALU_TYPE_SHIFT                 _MK_SHIFT_CONST(9)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP6_UNSUP_NALU_TYPE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP6_UNSUP_NALU_TYPE_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP6_UNSUP_NALU_TYPE_RANGE                 9:9
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP6_UNSUP_NALU_TYPE_WOFFSET                       0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP6_UNSUP_NALU_TYPE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP6_UNSUP_NALU_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP6_UNSUP_NALU_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP6_UNSUP_NALU_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP8_ASO_IN_NON_BP_SHIFT                   _MK_SHIFT_CONST(10)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP8_ASO_IN_NON_BP_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP8_ASO_IN_NON_BP_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP8_ASO_IN_NON_BP_RANGE                   10:10
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP8_ASO_IN_NON_BP_WOFFSET                 0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP8_ASO_IN_NON_BP_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP8_ASO_IN_NON_BP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP8_ASO_IN_NON_BP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP8_ASO_IN_NON_BP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_SHIFT                      _MK_SHIFT_CONST(11)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_RANGE                      11:11
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_WOFFSET                    0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_SHIFT                       _MK_SHIFT_CONST(12)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_RANGE                       12:12
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_WOFFSET                     0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_SHIFT                       _MK_SHIFT_CONST(13)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_RANGE                       13:13
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_WOFFSET                     0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_SHIFT                       _MK_SHIFT_CONST(14)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_RANGE                       14:14
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_WOFFSET                     0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_SHIFT                      _MK_SHIFT_CONST(15)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_RANGE                      15:15
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_WOFFSET                    0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_SHIFT                    _MK_SHIFT_CONST(16)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_RANGE                    16:16
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_WOFFSET                  0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP25_SLICE_QPY_OO_RANGE_SHIFT                     _MK_SHIFT_CONST(17)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP25_SLICE_QPY_OO_RANGE_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP25_SLICE_QPY_OO_RANGE_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP25_SLICE_QPY_OO_RANGE_RANGE                     17:17
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP25_SLICE_QPY_OO_RANGE_WOFFSET                   0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP25_SLICE_QPY_OO_RANGE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP25_SLICE_QPY_OO_RANGE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP25_SLICE_QPY_OO_RANGE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP25_SLICE_QPY_OO_RANGE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_SHIFT                        _MK_SHIFT_CONST(18)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_RANGE                        18:18
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_WOFFSET                      0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_SHIFT                 _MK_SHIFT_CONST(19)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_RANGE                 19:19
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_WOFFSET                       0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_SHIFT                        _MK_SHIFT_CONST(20)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_RANGE                        20:20
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_WOFFSET                      0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP29_INCONSISTENT_PPS_ID_SHIFT                    _MK_SHIFT_CONST(21)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP29_INCONSISTENT_PPS_ID_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP29_INCONSISTENT_PPS_ID_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP29_INCONSISTENT_PPS_ID_RANGE                    21:21
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP29_INCONSISTENT_PPS_ID_WOFFSET                  0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP29_INCONSISTENT_PPS_ID_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP29_INCONSISTENT_PPS_ID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP29_INCONSISTENT_PPS_ID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP29_INCONSISTENT_PPS_ID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_SHIFT                    _MK_SHIFT_CONST(22)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_RANGE                    22:22
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_WOFFSET                  0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_SHIFT                 _MK_SHIFT_CONST(23)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_RANGE                 23:23
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_WOFFSET                       0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_SHIFT                        _MK_SHIFT_CONST(24)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_RANGE                        24:24
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_WOFFSET                      0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_SHIFT                 _MK_SHIFT_CONST(25)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_RANGE                 25:25
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_WOFFSET                       0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_SHIFT                 _MK_SHIFT_CONST(26)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_RANGE                 26:26
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_WOFFSET                       0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP39_TO_42_INVLD_REORDERING_CMD_LIST_SHIFT                        _MK_SHIFT_CONST(27)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP39_TO_42_INVLD_REORDERING_CMD_LIST_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP39_TO_42_INVLD_REORDERING_CMD_LIST_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP39_TO_42_INVLD_REORDERING_CMD_LIST_RANGE                        27:27
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP39_TO_42_INVLD_REORDERING_CMD_LIST_WOFFSET                      0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP39_TO_42_INVLD_REORDERING_CMD_LIST_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP39_TO_42_INVLD_REORDERING_CMD_LIST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP39_TO_42_INVLD_REORDERING_CMD_LIST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP39_TO_42_INVLD_REORDERING_CMD_LIST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_SHIFT                        _MK_SHIFT_CONST(28)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_RANGE                        28:28
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_WOFFSET                      0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_SHIFT                  _MK_SHIFT_CONST(29)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_RANGE                  29:29
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_WOFFSET                        0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_SHIFT                 _MK_SHIFT_CONST(30)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_RANGE                 30:30
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_WOFFSET                       0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_SHIFT                    _MK_SHIFT_CONST(31)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_RANGE                    31:31
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_WOFFSET                  0x0
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_SHIFT                       _MK_SHIFT_CONST(13)
#define ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_RANGE                       13:13
#define ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_WOFFSET                     0x0
#define ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_SHIFT                 _MK_SHIFT_CONST(14)
#define ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_RANGE                 14:14
#define ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_WOFFSET                       0x0
#define ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_SHIFT                    _MK_SHIFT_CONST(15)
#define ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_SHIFT)
#define ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_RANGE                    15:15
#define ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_WOFFSET                  0x0
#define ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_STATUS_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_CYA_ERR_LOG_0
#define ARVDE_SXE_CYA_ERR_LOG_0                 _MK_ADDR_CONST(0xe4)
#define ARVDE_SXE_CYA_ERR_LOG_0_SECURE                  0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_WORD_COUNT                      0x1
#define ARVDE_SXE_CYA_ERR_LOG_0_RESET_VAL                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_CYA_ERR_LOG_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_CYA_ERR_LOG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_CYA_ERR_LOG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_CYA_ERR_LOG_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_CYA_ERR_LOG_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_RANGE                   0:0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_WOFFSET                 0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_DEFAULT                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_SW_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES7_MB_QP_DELTA_OO_RANGE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES9_INVLD_INTRA_PRED_MODE_SHIFT                  _MK_SHIFT_CONST(1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES9_INVLD_INTRA_PRED_MODE_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES9_INVLD_INTRA_PRED_MODE_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES9_INVLD_INTRA_PRED_MODE_RANGE                  1:1
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES9_INVLD_INTRA_PRED_MODE_WOFFSET                        0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES9_INVLD_INTRA_PRED_MODE_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES9_INVLD_INTRA_PRED_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES9_INVLD_INTRA_PRED_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES9_INVLD_INTRA_PRED_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_SHIFT                        _MK_SHIFT_CONST(2)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_RANGE                        2:2
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_WOFFSET                      0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES10_11_REF_IDX_LX_OO_RANGE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES15_INVLD_REF_IDX_LX_SHIFT                      _MK_SHIFT_CONST(3)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES15_INVLD_REF_IDX_LX_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES15_INVLD_REF_IDX_LX_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES15_INVLD_REF_IDX_LX_RANGE                      3:3
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES15_INVLD_REF_IDX_LX_WOFFSET                    0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES15_INVLD_REF_IDX_LX_DEFAULT                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES15_INVLD_REF_IDX_LX_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES15_INVLD_REF_IDX_LX_SW_DEFAULT                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXES15_INVLD_REF_IDX_LX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP1_FORBIDDEN_ZERO_BIT_NE0_SHIFT                 _MK_SHIFT_CONST(4)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP1_FORBIDDEN_ZERO_BIT_NE0_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP1_FORBIDDEN_ZERO_BIT_NE0_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP1_FORBIDDEN_ZERO_BIT_NE0_RANGE                 4:4
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP1_FORBIDDEN_ZERO_BIT_NE0_WOFFSET                       0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP1_FORBIDDEN_ZERO_BIT_NE0_DEFAULT                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP1_FORBIDDEN_ZERO_BIT_NE0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP1_FORBIDDEN_ZERO_BIT_NE0_SW_DEFAULT                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP1_FORBIDDEN_ZERO_BIT_NE0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_SHIFT                   _MK_SHIFT_CONST(5)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_RANGE                   5:5
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_WOFFSET                 0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_DEFAULT                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_SW_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP2_INCONSISTENT_NAL_REF_IDC_EQ0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_SHIFT                 _MK_SHIFT_CONST(6)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_RANGE                 6:6
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_WOFFSET                       0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_DEFAULT                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_SW_DEFAULT                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP3_BAD_NAL_REF_IDC_FOR_NALU_TYPE5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_SHIFT                        _MK_SHIFT_CONST(7)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_RANGE                        7:7
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_WOFFSET                      0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP4_BAD_NAL_REF_IDC_FOR_NALU_TYPE12_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_SHIFT                        _MK_SHIFT_CONST(8)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_RANGE                        8:8
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_WOFFSET                      0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP5_INCONSISTENT_NALU_TYPE5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP6_UNSUP_NALU_TYPE_SHIFT                        _MK_SHIFT_CONST(9)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP6_UNSUP_NALU_TYPE_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP6_UNSUP_NALU_TYPE_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP6_UNSUP_NALU_TYPE_RANGE                        9:9
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP6_UNSUP_NALU_TYPE_WOFFSET                      0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP6_UNSUP_NALU_TYPE_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP6_UNSUP_NALU_TYPE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP6_UNSUP_NALU_TYPE_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP6_UNSUP_NALU_TYPE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP8_ASO_IN_NON_BP_SHIFT                  _MK_SHIFT_CONST(10)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP8_ASO_IN_NON_BP_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP8_ASO_IN_NON_BP_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP8_ASO_IN_NON_BP_RANGE                  10:10
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP8_ASO_IN_NON_BP_WOFFSET                        0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP8_ASO_IN_NON_BP_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP8_ASO_IN_NON_BP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP8_ASO_IN_NON_BP_SW_DEFAULT                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP8_ASO_IN_NON_BP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_SHIFT                     _MK_SHIFT_CONST(11)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_RANGE                     11:11
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_WOFFSET                   0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_SW_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP9_FIRST_MB_IN_SLICE_OO_RANGE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_SHIFT                      _MK_SHIFT_CONST(12)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_RANGE                      12:12
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_WOFFSET                    0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_DEFAULT                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_SW_DEFAULT                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP11_INCONSISTENT_SLICE_TYPE5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_SHIFT                      _MK_SHIFT_CONST(13)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_RANGE                      13:13
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_WOFFSET                    0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_DEFAULT                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_SW_DEFAULT                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP12_INCONSISTENT_SLICE_TYPE6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_SHIFT                      _MK_SHIFT_CONST(14)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_RANGE                      14:14
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_WOFFSET                    0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_DEFAULT                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_SW_DEFAULT                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP13_INCONSISTENT_SLICE_TYPE7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_SHIFT                     _MK_SHIFT_CONST(15)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_RANGE                     15:15
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_WOFFSET                   0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_SW_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP14_SLICE_HDR_PPS_ID_OO_RANGE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_SHIFT                   _MK_SHIFT_CONST(16)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_RANGE                   16:16
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_WOFFSET                 0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_DEFAULT                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_SW_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP15_IDR_PIC_ID_OO_RANGE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP25_SLICE_QPY_OO_RANGE_SHIFT                    _MK_SHIFT_CONST(17)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP25_SLICE_QPY_OO_RANGE_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP25_SLICE_QPY_OO_RANGE_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP25_SLICE_QPY_OO_RANGE_RANGE                    17:17
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP25_SLICE_QPY_OO_RANGE_WOFFSET                  0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP25_SLICE_QPY_OO_RANGE_DEFAULT                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP25_SLICE_QPY_OO_RANGE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP25_SLICE_QPY_OO_RANGE_SW_DEFAULT                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP25_SLICE_QPY_OO_RANGE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_SHIFT                       _MK_SHIFT_CONST(18)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_RANGE                       18:18
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_WOFFSET                     0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_DEFAULT                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_SW_DEFAULT                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP24_SLICE_QP_DELTA_OO_RANGE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_SHIFT                        _MK_SHIFT_CONST(19)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_RANGE                        19:19
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_WOFFSET                      0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP26_DISABLE_DEBLOCKING_FILTER_IDC_OO_RANGE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_SHIFT                       _MK_SHIFT_CONST(20)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_RANGE                       20:20
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_WOFFSET                     0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_DEFAULT                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_SW_DEFAULT                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP27_28_SLICE_ALPHA_OR_BETA_OO_RANGE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP29_INCONSISTENT_PPS_ID_SHIFT                   _MK_SHIFT_CONST(21)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP29_INCONSISTENT_PPS_ID_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP29_INCONSISTENT_PPS_ID_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP29_INCONSISTENT_PPS_ID_RANGE                   21:21
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP29_INCONSISTENT_PPS_ID_WOFFSET                 0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP29_INCONSISTENT_PPS_ID_DEFAULT                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP29_INCONSISTENT_PPS_ID_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP29_INCONSISTENT_PPS_ID_SW_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP29_INCONSISTENT_PPS_ID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_SHIFT                   _MK_SHIFT_CONST(22)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_RANGE                   22:22
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_WOFFSET                 0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_DEFAULT                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_SW_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP30_INCONSISTENT_FIELD_PIC_FLAG_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_SHIFT                        _MK_SHIFT_CONST(23)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_RANGE                        23:23
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_WOFFSET                      0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP31_INCONSISTENT_FRAME_NUM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_SHIFT                       _MK_SHIFT_CONST(24)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_RANGE                       24:24
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_WOFFSET                     0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_DEFAULT                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_SW_DEFAULT                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP32_INCONSISTENT_IDR_PIC_ID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_SHIFT                        _MK_SHIFT_CONST(25)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_RANGE                        25:25
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_WOFFSET                      0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP33_INCONSISTENT_PIC_ORDER_CNT_LSB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_SHIFT                        _MK_SHIFT_CONST(26)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_RANGE                        26:26
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_WOFFSET                      0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP34_35_36_INCONSISTENT_DELTA_PIC_ORDER_CNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP39_TO_42_INVLD_REORDERING_CMD_LIST_SHIFT                       _MK_SHIFT_CONST(27)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP39_TO_42_INVLD_REORDERING_CMD_LIST_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP39_TO_42_INVLD_REORDERING_CMD_LIST_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP39_TO_42_INVLD_REORDERING_CMD_LIST_RANGE                       27:27
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP39_TO_42_INVLD_REORDERING_CMD_LIST_WOFFSET                     0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP39_TO_42_INVLD_REORDERING_CMD_LIST_DEFAULT                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP39_TO_42_INVLD_REORDERING_CMD_LIST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP39_TO_42_INVLD_REORDERING_CMD_LIST_SW_DEFAULT                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP39_TO_42_INVLD_REORDERING_CMD_LIST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_SHIFT                       _MK_SHIFT_CONST(28)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_RANGE                       28:28
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_WOFFSET                     0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_DEFAULT                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_SW_DEFAULT                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP48_NUM_REF_IDX_LX_OO_RANGE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_SHIFT                 _MK_SHIFT_CONST(29)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_RANGE                 29:29
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_WOFFSET                       0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_DEFAULT                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_SW_DEFAULT                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP49_BAD_FILLER_DATA_TRAILING_BITS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_SHIFT                        _MK_SHIFT_CONST(30)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_RANGE                        30:30
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_WOFFSET                      0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP50_INCONSISTENT_NON_IDR_FLAG_AND_NAL_INFO_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_SHIFT                   _MK_SHIFT_CONST(31)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_RANGE                   31:31
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_WOFFSET                 0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_DEFAULT                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_SW_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_H264_SXEP44_REORDERED_PICTURE_NOT_FOUND_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_SHIFT                      _MK_SHIFT_CONST(13)
#define ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_RANGE                      13:13
#define ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_WOFFSET                    0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_DEFAULT                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_SW_DEFAULT                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_SHIFT                        _MK_SHIFT_CONST(14)
#define ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_RANGE                        14:14
#define ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_WOFFSET                      0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_SHIFT                   _MK_SHIFT_CONST(15)
#define ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_SHIFT)
#define ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_RANGE                   15:15
#define ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_WOFFSET                 0x0
#define ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_DEFAULT                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_SW_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_CYA_ERR_LOG_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)


// Register ARVDE_SXE_ERR_POS_0
#define ARVDE_SXE_ERR_POS_0                     _MK_ADDR_CONST(0xe8)
#define ARVDE_SXE_ERR_POS_0_SECURE                      0x0
#define ARVDE_SXE_ERR_POS_0_WORD_COUNT                  0x1
#define ARVDE_SXE_ERR_POS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_POS_0_RESET_MASK                  _MK_MASK_CONST(0x80000000)
#define ARVDE_SXE_ERR_POS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_POS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_POS_0_READ_MASK                   _MK_MASK_CONST(0x9fffffff)
#define ARVDE_SXE_ERR_POS_0_WRITE_MASK                  _MK_MASK_CONST(0x80000000)
#define ARVDE_SXE_ERR_POS_0_ERR_MB_Y_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_SXE_ERR_POS_0_ERR_MB_Y_FIELD                      _MK_FIELD_CONST(0xfff, ARVDE_SXE_ERR_POS_0_ERR_MB_Y_SHIFT)
#define ARVDE_SXE_ERR_POS_0_ERR_MB_Y_RANGE                      11:0
#define ARVDE_SXE_ERR_POS_0_ERR_MB_Y_WOFFSET                    0x0
#define ARVDE_SXE_ERR_POS_0_ERR_MB_Y_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_POS_0_ERR_MB_Y_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_POS_0_ERR_MB_Y_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_POS_0_ERR_MB_Y_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_POS_0_ERR_MB_X_SHIFT                      _MK_SHIFT_CONST(12)
#define ARVDE_SXE_ERR_POS_0_ERR_MB_X_FIELD                      _MK_FIELD_CONST(0xfff, ARVDE_SXE_ERR_POS_0_ERR_MB_X_SHIFT)
#define ARVDE_SXE_ERR_POS_0_ERR_MB_X_RANGE                      23:12
#define ARVDE_SXE_ERR_POS_0_ERR_MB_X_WOFFSET                    0x0
#define ARVDE_SXE_ERR_POS_0_ERR_MB_X_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_POS_0_ERR_MB_X_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_POS_0_ERR_MB_X_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_POS_0_ERR_MB_X_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_POS_0_ERR_COND_IDX_SHIFT                  _MK_SHIFT_CONST(24)
#define ARVDE_SXE_ERR_POS_0_ERR_COND_IDX_FIELD                  _MK_FIELD_CONST(0x1f, ARVDE_SXE_ERR_POS_0_ERR_COND_IDX_SHIFT)
#define ARVDE_SXE_ERR_POS_0_ERR_COND_IDX_RANGE                  28:24
#define ARVDE_SXE_ERR_POS_0_ERR_COND_IDX_WOFFSET                        0x0
#define ARVDE_SXE_ERR_POS_0_ERR_COND_IDX_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_POS_0_ERR_COND_IDX_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_POS_0_ERR_COND_IDX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_POS_0_ERR_COND_IDX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_POS_0_VALID_SHIFT                 _MK_SHIFT_CONST(31)
#define ARVDE_SXE_ERR_POS_0_VALID_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_POS_0_VALID_SHIFT)
#define ARVDE_SXE_ERR_POS_0_VALID_RANGE                 31:31
#define ARVDE_SXE_ERR_POS_0_VALID_WOFFSET                       0x0
#define ARVDE_SXE_ERR_POS_0_VALID_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_POS_0_VALID_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_POS_0_VALID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_POS_0_VALID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_ERR_LOG_CTL_0
#define ARVDE_SXE_ERR_LOG_CTL_0                 _MK_ADDR_CONST(0xec)
#define ARVDE_SXE_ERR_LOG_CTL_0_SECURE                  0x0
#define ARVDE_SXE_ERR_LOG_CTL_0_WORD_COUNT                      0x1
#define ARVDE_SXE_ERR_LOG_CTL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_LOG_CTL_0_RESET_MASK                      _MK_MASK_CONST(0xff0001)
#define ARVDE_SXE_ERR_LOG_CTL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_LOG_CTL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_LOG_CTL_0_READ_MASK                       _MK_MASK_CONST(0xff0001)
#define ARVDE_SXE_ERR_LOG_CTL_0_WRITE_MASK                      _MK_MASK_CONST(0xff0001)
#define ARVDE_SXE_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_SXE_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_SHIFT)
#define ARVDE_SXE_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_RANGE                  0:0
#define ARVDE_SXE_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_WOFFSET                        0x0
#define ARVDE_SXE_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_SXE_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_FIELD                  _MK_FIELD_CONST(0xff, ARVDE_SXE_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_SHIFT)
#define ARVDE_SXE_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_RANGE                  23:16
#define ARVDE_SXE_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_WOFFSET                        0x0
#define ARVDE_SXE_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define ARVDE_SXE_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_POWER_CTRL_REG_0
#define ARVDE_SXE_POWER_CTRL_REG_0                      _MK_ADDR_CONST(0xf0)
#define ARVDE_SXE_POWER_CTRL_REG_0_SECURE                       0x0
#define ARVDE_SXE_POWER_CTRL_REG_0_WORD_COUNT                   0x1
#define ARVDE_SXE_POWER_CTRL_REG_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_POWER_CTRL_REG_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define ARVDE_SXE_POWER_CTRL_REG_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_POWER_CTRL_REG_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_POWER_CTRL_REG_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define ARVDE_SXE_POWER_CTRL_REG_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define ARVDE_SXE_POWER_CTRL_REG_0_IDLE_ENABLE_SHIFT                    _MK_SHIFT_CONST(3)
#define ARVDE_SXE_POWER_CTRL_REG_0_IDLE_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_POWER_CTRL_REG_0_IDLE_ENABLE_SHIFT)
#define ARVDE_SXE_POWER_CTRL_REG_0_IDLE_ENABLE_RANGE                    3:3
#define ARVDE_SXE_POWER_CTRL_REG_0_IDLE_ENABLE_WOFFSET                  0x0
#define ARVDE_SXE_POWER_CTRL_REG_0_IDLE_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_POWER_CTRL_REG_0_IDLE_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_POWER_CTRL_REG_0_IDLE_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_POWER_CTRL_REG_0_IDLE_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_POWER_CTRL_REG_0_IDLE_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_SXE_POWER_CTRL_REG_0_IDLE_COUNT_FIELD                     _MK_FIELD_CONST(0x7, ARVDE_SXE_POWER_CTRL_REG_0_IDLE_COUNT_SHIFT)
#define ARVDE_SXE_POWER_CTRL_REG_0_IDLE_COUNT_RANGE                     2:0
#define ARVDE_SXE_POWER_CTRL_REG_0_IDLE_COUNT_WOFFSET                   0x0
#define ARVDE_SXE_POWER_CTRL_REG_0_IDLE_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_POWER_CTRL_REG_0_IDLE_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define ARVDE_SXE_POWER_CTRL_REG_0_IDLE_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_POWER_CTRL_REG_0_IDLE_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_SOFT_INIT_CMD_0
#define ARVDE_SXE_SOFT_INIT_CMD_0                       _MK_ADDR_CONST(0xf4)
#define ARVDE_SXE_SOFT_INIT_CMD_0_SECURE                        0x0
#define ARVDE_SXE_SOFT_INIT_CMD_0_WORD_COUNT                    0x1
#define ARVDE_SXE_SOFT_INIT_CMD_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SOFT_INIT_CMD_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_SOFT_INIT_CMD_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SOFT_INIT_CMD_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SOFT_INIT_CMD_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_SOFT_INIT_CMD_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_SOFT_INIT_CMD_0_SXE_SOFT_INIT_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_SXE_SOFT_INIT_CMD_0_SXE_SOFT_INIT_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_SOFT_INIT_CMD_0_SXE_SOFT_INIT_SHIFT)
#define ARVDE_SXE_SOFT_INIT_CMD_0_SXE_SOFT_INIT_RANGE                   0:0
#define ARVDE_SXE_SOFT_INIT_CMD_0_SXE_SOFT_INIT_WOFFSET                 0x0
#define ARVDE_SXE_SOFT_INIT_CMD_0_SXE_SOFT_INIT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SOFT_INIT_CMD_0_SXE_SOFT_INIT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_SOFT_INIT_CMD_0_SXE_SOFT_INIT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SOFT_INIT_CMD_0_SXE_SOFT_INIT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_TEST_BUS_SEL_REG_0
#define ARVDE_SXE_TEST_BUS_SEL_REG_0                    _MK_ADDR_CONST(0xf8)
#define ARVDE_SXE_TEST_BUS_SEL_REG_0_SECURE                     0x0
#define ARVDE_SXE_TEST_BUS_SEL_REG_0_WORD_COUNT                         0x1
#define ARVDE_SXE_TEST_BUS_SEL_REG_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_TEST_BUS_SEL_REG_0_RESET_MASK                         _MK_MASK_CONST(0x1f)
#define ARVDE_SXE_TEST_BUS_SEL_REG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_TEST_BUS_SEL_REG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_TEST_BUS_SEL_REG_0_READ_MASK                  _MK_MASK_CONST(0x1f)
#define ARVDE_SXE_TEST_BUS_SEL_REG_0_WRITE_MASK                         _MK_MASK_CONST(0x1f)
#define ARVDE_SXE_TEST_BUS_SEL_REG_0_TEST_BUS_BLK_SEL_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_SXE_TEST_BUS_SEL_REG_0_TEST_BUS_BLK_SEL_FIELD                     _MK_FIELD_CONST(0x1f, ARVDE_SXE_TEST_BUS_SEL_REG_0_TEST_BUS_BLK_SEL_SHIFT)
#define ARVDE_SXE_TEST_BUS_SEL_REG_0_TEST_BUS_BLK_SEL_RANGE                     4:0
#define ARVDE_SXE_TEST_BUS_SEL_REG_0_TEST_BUS_BLK_SEL_WOFFSET                   0x0
#define ARVDE_SXE_TEST_BUS_SEL_REG_0_TEST_BUS_BLK_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_TEST_BUS_SEL_REG_0_TEST_BUS_BLK_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define ARVDE_SXE_TEST_BUS_SEL_REG_0_TEST_BUS_BLK_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_TEST_BUS_SEL_REG_0_TEST_BUS_BLK_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_TEST_BUS_DOUT_REG_0
#define ARVDE_SXE_TEST_BUS_DOUT_REG_0                   _MK_ADDR_CONST(0xfc)
#define ARVDE_SXE_TEST_BUS_DOUT_REG_0_SECURE                    0x0
#define ARVDE_SXE_TEST_BUS_DOUT_REG_0_WORD_COUNT                        0x1
#define ARVDE_SXE_TEST_BUS_DOUT_REG_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_TEST_BUS_DOUT_REG_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_TEST_BUS_DOUT_REG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_TEST_BUS_DOUT_REG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_TEST_BUS_DOUT_REG_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_TEST_BUS_DOUT_REG_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_TEST_BUS_DOUT_REG_0_TEST_BUS_DATA_OUT_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_SXE_TEST_BUS_DOUT_REG_0_TEST_BUS_DATA_OUT_FIELD                   _MK_FIELD_CONST(0xffffffff, ARVDE_SXE_TEST_BUS_DOUT_REG_0_TEST_BUS_DATA_OUT_SHIFT)
#define ARVDE_SXE_TEST_BUS_DOUT_REG_0_TEST_BUS_DATA_OUT_RANGE                   31:0
#define ARVDE_SXE_TEST_BUS_DOUT_REG_0_TEST_BUS_DATA_OUT_WOFFSET                 0x0
#define ARVDE_SXE_TEST_BUS_DOUT_REG_0_TEST_BUS_DATA_OUT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_TEST_BUS_DOUT_REG_0_TEST_BUS_DATA_OUT_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_SXE_TEST_BUS_DOUT_REG_0_TEST_BUS_DATA_OUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_TEST_BUS_DOUT_REG_0_TEST_BUS_DATA_OUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_MPEG2_PIC_PARAMS_0
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0                    _MK_ADDR_CONST(0x100)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_SECURE                     0x0
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_WORD_COUNT                         0x1
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_RESET_MASK                         _MK_MASK_CONST(0x3000000)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_READ_MASK                  _MK_MASK_CONST(0x3ffffff)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_WRITE_MASK                         _MK_MASK_CONST(0x3ffffff)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_PICTURE_CODING_TYPE_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_PICTURE_CODING_TYPE_FIELD                  _MK_FIELD_CONST(0x7, ARVDE_SXE_MPEG2_PIC_PARAMS_0_PICTURE_CODING_TYPE_SHIFT)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_PICTURE_CODING_TYPE_RANGE                  2:0
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_PICTURE_CODING_TYPE_WOFFSET                        0x0
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_PICTURE_CODING_TYPE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_PICTURE_CODING_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_PICTURE_CODING_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_PICTURE_CODING_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_PICTURE_CODING_TYPE_I                      _MK_ENUM_CONST(1)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_PICTURE_CODING_TYPE_P                      _MK_ENUM_CONST(2)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_PICTURE_CODING_TYPE_B                      _MK_ENUM_CONST(3)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_PICTURE_CODING_TYPE_D                      _MK_ENUM_CONST(4)

#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_0_0_SHIFT                   _MK_SHIFT_CONST(3)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_0_0_FIELD                   _MK_FIELD_CONST(0xf, ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_0_0_SHIFT)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_0_0_RANGE                   6:3
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_0_0_WOFFSET                 0x0
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_0_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_0_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_0_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_0_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FORWARD_F_CODE_SHIFT                       _MK_SHIFT_CONST(3)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FORWARD_F_CODE_FIELD                       _MK_FIELD_CONST(0xf, ARVDE_SXE_MPEG2_PIC_PARAMS_0_FORWARD_F_CODE_SHIFT)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FORWARD_F_CODE_RANGE                       6:3
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FORWARD_F_CODE_WOFFSET                     0x0
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FORWARD_F_CODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FORWARD_F_CODE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FORWARD_F_CODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FORWARD_F_CODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_0_1_SHIFT                   _MK_SHIFT_CONST(7)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_0_1_FIELD                   _MK_FIELD_CONST(0xf, ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_0_1_SHIFT)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_0_1_RANGE                   10:7
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_0_1_WOFFSET                 0x0
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_0_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_0_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_0_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_0_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FULL_PEL_FWD_VECTOR_SHIFT                  _MK_SHIFT_CONST(7)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FULL_PEL_FWD_VECTOR_FIELD                  _MK_FIELD_CONST(0xf, ARVDE_SXE_MPEG2_PIC_PARAMS_0_FULL_PEL_FWD_VECTOR_SHIFT)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FULL_PEL_FWD_VECTOR_RANGE                  10:7
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FULL_PEL_FWD_VECTOR_WOFFSET                        0x0
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FULL_PEL_FWD_VECTOR_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FULL_PEL_FWD_VECTOR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FULL_PEL_FWD_VECTOR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FULL_PEL_FWD_VECTOR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_1_0_SHIFT                   _MK_SHIFT_CONST(11)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_1_0_FIELD                   _MK_FIELD_CONST(0xf, ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_1_0_SHIFT)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_1_0_RANGE                   14:11
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_1_0_WOFFSET                 0x0
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_1_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_1_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_1_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_1_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_BACKWARD_F_CODE_SHIFT                      _MK_SHIFT_CONST(11)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_BACKWARD_F_CODE_FIELD                      _MK_FIELD_CONST(0xf, ARVDE_SXE_MPEG2_PIC_PARAMS_0_BACKWARD_F_CODE_SHIFT)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_BACKWARD_F_CODE_RANGE                      14:11
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_BACKWARD_F_CODE_WOFFSET                    0x0
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_BACKWARD_F_CODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_BACKWARD_F_CODE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_BACKWARD_F_CODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_BACKWARD_F_CODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_1_1_SHIFT                   _MK_SHIFT_CONST(15)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_1_1_FIELD                   _MK_FIELD_CONST(0xf, ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_1_1_SHIFT)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_1_1_RANGE                   18:15
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_1_1_WOFFSET                 0x0
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_1_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_1_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_1_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_F_CODE_1_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FULL_PEL_BWD_VECTOR_SHIFT                  _MK_SHIFT_CONST(15)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FULL_PEL_BWD_VECTOR_FIELD                  _MK_FIELD_CONST(0xf, ARVDE_SXE_MPEG2_PIC_PARAMS_0_FULL_PEL_BWD_VECTOR_SHIFT)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FULL_PEL_BWD_VECTOR_RANGE                  18:15
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FULL_PEL_BWD_VECTOR_WOFFSET                        0x0
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FULL_PEL_BWD_VECTOR_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FULL_PEL_BWD_VECTOR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FULL_PEL_BWD_VECTOR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FULL_PEL_BWD_VECTOR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_PICTURE_STRUCTURE_SHIFT                    _MK_SHIFT_CONST(19)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_PICTURE_STRUCTURE_FIELD                    _MK_FIELD_CONST(0x3, ARVDE_SXE_MPEG2_PIC_PARAMS_0_PICTURE_STRUCTURE_SHIFT)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_PICTURE_STRUCTURE_RANGE                    20:19
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_PICTURE_STRUCTURE_WOFFSET                  0x0
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_PICTURE_STRUCTURE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_PICTURE_STRUCTURE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_PICTURE_STRUCTURE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_PICTURE_STRUCTURE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_PICTURE_STRUCTURE_TOP_FIELD                        _MK_ENUM_CONST(1)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_PICTURE_STRUCTURE_BOTTOM_FIELD                     _MK_ENUM_CONST(2)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_PICTURE_STRUCTURE_FRAME_PICTURE                    _MK_ENUM_CONST(3)

#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FRAME_PRED_FRAME_DCT_SHIFT                 _MK_SHIFT_CONST(21)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FRAME_PRED_FRAME_DCT_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_MPEG2_PIC_PARAMS_0_FRAME_PRED_FRAME_DCT_SHIFT)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FRAME_PRED_FRAME_DCT_RANGE                 21:21
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FRAME_PRED_FRAME_DCT_WOFFSET                       0x0
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FRAME_PRED_FRAME_DCT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FRAME_PRED_FRAME_DCT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FRAME_PRED_FRAME_DCT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_FRAME_PRED_FRAME_DCT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_CONCEALMENT_MOTION_VECTORS_SHIFT                   _MK_SHIFT_CONST(22)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_CONCEALMENT_MOTION_VECTORS_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_MPEG2_PIC_PARAMS_0_CONCEALMENT_MOTION_VECTORS_SHIFT)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_CONCEALMENT_MOTION_VECTORS_RANGE                   22:22
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_CONCEALMENT_MOTION_VECTORS_WOFFSET                 0x0
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_CONCEALMENT_MOTION_VECTORS_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_CONCEALMENT_MOTION_VECTORS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_CONCEALMENT_MOTION_VECTORS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_CONCEALMENT_MOTION_VECTORS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_HW_ERRORCONCEALMENT_ENB_SHIFT                      _MK_SHIFT_CONST(23)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_HW_ERRORCONCEALMENT_ENB_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_MPEG2_PIC_PARAMS_0_HW_ERRORCONCEALMENT_ENB_SHIFT)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_HW_ERRORCONCEALMENT_ENB_RANGE                      23:23
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_HW_ERRORCONCEALMENT_ENB_WOFFSET                    0x0
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_HW_ERRORCONCEALMENT_ENB_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_HW_ERRORCONCEALMENT_ENB_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_HW_ERRORCONCEALMENT_ENB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_HW_ERRORCONCEALMENT_ENB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_HW_ERRORCONCEALMENT_ENB_DIS                        _MK_ENUM_CONST(0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_HW_ERRORCONCEALMENT_ENB_ENB                        _MK_ENUM_CONST(1)

#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_ALLOW_MULT_ROWS_PER_SLICE_SHIFT                    _MK_SHIFT_CONST(24)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_ALLOW_MULT_ROWS_PER_SLICE_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_MPEG2_PIC_PARAMS_0_ALLOW_MULT_ROWS_PER_SLICE_SHIFT)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_ALLOW_MULT_ROWS_PER_SLICE_RANGE                    24:24
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_ALLOW_MULT_ROWS_PER_SLICE_WOFFSET                  0x0
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_ALLOW_MULT_ROWS_PER_SLICE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_ALLOW_MULT_ROWS_PER_SLICE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_ALLOW_MULT_ROWS_PER_SLICE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_ALLOW_MULT_ROWS_PER_SLICE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_ALLOW_MB_STUFFING_SHIFT                    _MK_SHIFT_CONST(25)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_ALLOW_MB_STUFFING_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_MPEG2_PIC_PARAMS_0_ALLOW_MB_STUFFING_SHIFT)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_ALLOW_MB_STUFFING_RANGE                    25:25
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_ALLOW_MB_STUFFING_WOFFSET                  0x0
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_ALLOW_MB_STUFFING_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_ALLOW_MB_STUFFING_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_ALLOW_MB_STUFFING_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_PIC_PARAMS_0_ALLOW_MB_STUFFING_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_REWIND_NUW_MB_0
#define ARVDE_SXE_REWIND_NUW_MB_0                       _MK_ADDR_CONST(0x104)
#define ARVDE_SXE_REWIND_NUW_MB_0_SECURE                        0x0
#define ARVDE_SXE_REWIND_NUW_MB_0_WORD_COUNT                    0x1
#define ARVDE_SXE_REWIND_NUW_MB_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_REWIND_NUW_MB_0_RESET_MASK                    _MK_MASK_CONST(0xfff)
#define ARVDE_SXE_REWIND_NUW_MB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_REWIND_NUW_MB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_REWIND_NUW_MB_0_READ_MASK                     _MK_MASK_CONST(0xfff)
#define ARVDE_SXE_REWIND_NUW_MB_0_WRITE_MASK                    _MK_MASK_CONST(0xfff)
#define ARVDE_SXE_REWIND_NUW_MB_0_EC_REWIND_NUM_MB_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_SXE_REWIND_NUW_MB_0_EC_REWIND_NUM_MB_FIELD                        _MK_FIELD_CONST(0xfff, ARVDE_SXE_REWIND_NUW_MB_0_EC_REWIND_NUM_MB_SHIFT)
#define ARVDE_SXE_REWIND_NUW_MB_0_EC_REWIND_NUM_MB_RANGE                        11:0
#define ARVDE_SXE_REWIND_NUW_MB_0_EC_REWIND_NUM_MB_WOFFSET                      0x0
#define ARVDE_SXE_REWIND_NUW_MB_0_EC_REWIND_NUM_MB_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_REWIND_NUW_MB_0_EC_REWIND_NUM_MB_DEFAULT_MASK                 _MK_MASK_CONST(0xfff)
#define ARVDE_SXE_REWIND_NUW_MB_0_EC_REWIND_NUM_MB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_REWIND_NUW_MB_0_EC_REWIND_NUM_MB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_MPEG2_SLICE_INFO_0
#define ARVDE_SXE_MPEG2_SLICE_INFO_0                    _MK_ADDR_CONST(0x108)
#define ARVDE_SXE_MPEG2_SLICE_INFO_0_SECURE                     0x0
#define ARVDE_SXE_MPEG2_SLICE_INFO_0_WORD_COUNT                         0x1
#define ARVDE_SXE_MPEG2_SLICE_INFO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_SLICE_INFO_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_SLICE_INFO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_SLICE_INFO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_SLICE_INFO_0_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define ARVDE_SXE_MPEG2_SLICE_INFO_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_SLICE_INFO_0_SLICE_START_MBX_POS_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_SXE_MPEG2_SLICE_INFO_0_SLICE_START_MBX_POS_FIELD                  _MK_FIELD_CONST(0xfff, ARVDE_SXE_MPEG2_SLICE_INFO_0_SLICE_START_MBX_POS_SHIFT)
#define ARVDE_SXE_MPEG2_SLICE_INFO_0_SLICE_START_MBX_POS_RANGE                  11:0
#define ARVDE_SXE_MPEG2_SLICE_INFO_0_SLICE_START_MBX_POS_WOFFSET                        0x0
#define ARVDE_SXE_MPEG2_SLICE_INFO_0_SLICE_START_MBX_POS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_SLICE_INFO_0_SLICE_START_MBX_POS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_SLICE_INFO_0_SLICE_START_MBX_POS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_SLICE_INFO_0_SLICE_START_MBX_POS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_SLICE_INFO_0_SLICE_START_MBY_POS_SHIFT                  _MK_SHIFT_CONST(12)
#define ARVDE_SXE_MPEG2_SLICE_INFO_0_SLICE_START_MBY_POS_FIELD                  _MK_FIELD_CONST(0xfff, ARVDE_SXE_MPEG2_SLICE_INFO_0_SLICE_START_MBY_POS_SHIFT)
#define ARVDE_SXE_MPEG2_SLICE_INFO_0_SLICE_START_MBY_POS_RANGE                  23:12
#define ARVDE_SXE_MPEG2_SLICE_INFO_0_SLICE_START_MBY_POS_WOFFSET                        0x0
#define ARVDE_SXE_MPEG2_SLICE_INFO_0_SLICE_START_MBY_POS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_SLICE_INFO_0_SLICE_START_MBY_POS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_SLICE_INFO_0_SLICE_START_MBY_POS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_SLICE_INFO_0_SLICE_START_MBY_POS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_MPEG2_ERROR_STATUS_0
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0                  _MK_ADDR_CONST(0x10c)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_SECURE                   0x0
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_WORD_COUNT                       0x1
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE0_INVLD_VLC_MBA_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE0_INVLD_VLC_MBA_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE0_INVLD_VLC_MBA_SHIFT)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE0_INVLD_VLC_MBA_RANGE                   0:0
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE0_INVLD_VLC_MBA_WOFFSET                 0x0
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE0_INVLD_VLC_MBA_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE0_INVLD_VLC_MBA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE0_INVLD_VLC_MBA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE0_INVLD_VLC_MBA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE1_INVLD_VLC_I_MB_TYPE_SHIFT                     _MK_SHIFT_CONST(1)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE1_INVLD_VLC_I_MB_TYPE_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE1_INVLD_VLC_I_MB_TYPE_SHIFT)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE1_INVLD_VLC_I_MB_TYPE_RANGE                     1:1
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE1_INVLD_VLC_I_MB_TYPE_WOFFSET                   0x0
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE1_INVLD_VLC_I_MB_TYPE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE1_INVLD_VLC_I_MB_TYPE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE1_INVLD_VLC_I_MB_TYPE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE1_INVLD_VLC_I_MB_TYPE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE2_INVLD_VLC_P_MB_TYPE_SHIFT                     _MK_SHIFT_CONST(2)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE2_INVLD_VLC_P_MB_TYPE_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE2_INVLD_VLC_P_MB_TYPE_SHIFT)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE2_INVLD_VLC_P_MB_TYPE_RANGE                     2:2
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE2_INVLD_VLC_P_MB_TYPE_WOFFSET                   0x0
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE2_INVLD_VLC_P_MB_TYPE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE2_INVLD_VLC_P_MB_TYPE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE2_INVLD_VLC_P_MB_TYPE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE2_INVLD_VLC_P_MB_TYPE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE3_INVLD_VLC_B_MB_TYPE_SHIFT                     _MK_SHIFT_CONST(3)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE3_INVLD_VLC_B_MB_TYPE_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE3_INVLD_VLC_B_MB_TYPE_SHIFT)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE3_INVLD_VLC_B_MB_TYPE_RANGE                     3:3
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE3_INVLD_VLC_B_MB_TYPE_WOFFSET                   0x0
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE3_INVLD_VLC_B_MB_TYPE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE3_INVLD_VLC_B_MB_TYPE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE3_INVLD_VLC_B_MB_TYPE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE3_INVLD_VLC_B_MB_TYPE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE4_INVLD_VLC_CBP_SHIFT                   _MK_SHIFT_CONST(4)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE4_INVLD_VLC_CBP_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE4_INVLD_VLC_CBP_SHIFT)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE4_INVLD_VLC_CBP_RANGE                   4:4
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE4_INVLD_VLC_CBP_WOFFSET                 0x0
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE4_INVLD_VLC_CBP_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE4_INVLD_VLC_CBP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE4_INVLD_VLC_CBP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE4_INVLD_VLC_CBP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE5_INVLD_MOTIONC_CODE_SHIFT                      _MK_SHIFT_CONST(5)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE5_INVLD_MOTIONC_CODE_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE5_INVLD_MOTIONC_CODE_SHIFT)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE5_INVLD_MOTIONC_CODE_RANGE                      5:5
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE5_INVLD_MOTIONC_CODE_WOFFSET                    0x0
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE5_INVLD_MOTIONC_CODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE5_INVLD_MOTIONC_CODE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE5_INVLD_MOTIONC_CODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE5_INVLD_MOTIONC_CODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE6_INVLD_MB_CNT_SHIFT                    _MK_SHIFT_CONST(6)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE6_INVLD_MB_CNT_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE6_INVLD_MB_CNT_SHIFT)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE6_INVLD_MB_CNT_RANGE                    6:6
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE6_INVLD_MB_CNT_WOFFSET                  0x0
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE6_INVLD_MB_CNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE6_INVLD_MB_CNT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE6_INVLD_MB_CNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE6_INVLD_MB_CNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE7_MISSING_SLICE_START_CODE_SHIFT                        _MK_SHIFT_CONST(7)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE7_MISSING_SLICE_START_CODE_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE7_MISSING_SLICE_START_CODE_SHIFT)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE7_MISSING_SLICE_START_CODE_RANGE                        7:7
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE7_MISSING_SLICE_START_CODE_WOFFSET                      0x0
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE7_MISSING_SLICE_START_CODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE7_MISSING_SLICE_START_CODE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE7_MISSING_SLICE_START_CODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE7_MISSING_SLICE_START_CODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE8_SLICE_START_CODE_Y_POS_ERR_SHIFT                      _MK_SHIFT_CONST(8)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE8_SLICE_START_CODE_Y_POS_ERR_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE8_SLICE_START_CODE_Y_POS_ERR_SHIFT)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE8_SLICE_START_CODE_Y_POS_ERR_RANGE                      8:8
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE8_SLICE_START_CODE_Y_POS_ERR_WOFFSET                    0x0
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE8_SLICE_START_CODE_Y_POS_ERR_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE8_SLICE_START_CODE_Y_POS_ERR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE8_SLICE_START_CODE_Y_POS_ERR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE8_SLICE_START_CODE_Y_POS_ERR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE9_SLICE_START_CODE_X_POS_ERR_SHIFT                      _MK_SHIFT_CONST(9)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE9_SLICE_START_CODE_X_POS_ERR_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE9_SLICE_START_CODE_X_POS_ERR_SHIFT)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE9_SLICE_START_CODE_X_POS_ERR_RANGE                      9:9
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE9_SLICE_START_CODE_X_POS_ERR_WOFFSET                    0x0
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE9_SLICE_START_CODE_X_POS_ERR_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE9_SLICE_START_CODE_X_POS_ERR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE9_SLICE_START_CODE_X_POS_ERR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE9_SLICE_START_CODE_X_POS_ERR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE10_SKIPPED_MB_I_PIC_SHIFT                       _MK_SHIFT_CONST(10)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE10_SKIPPED_MB_I_PIC_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE10_SKIPPED_MB_I_PIC_SHIFT)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE10_SKIPPED_MB_I_PIC_RANGE                       10:10
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE10_SKIPPED_MB_I_PIC_WOFFSET                     0x0
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE10_SKIPPED_MB_I_PIC_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE10_SKIPPED_MB_I_PIC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE10_SKIPPED_MB_I_PIC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE10_SKIPPED_MB_I_PIC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE11_SKIPPED_MB_AFTER_I_MB_SHIFT                  _MK_SHIFT_CONST(11)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE11_SKIPPED_MB_AFTER_I_MB_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE11_SKIPPED_MB_AFTER_I_MB_SHIFT)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE11_SKIPPED_MB_AFTER_I_MB_RANGE                  11:11
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE11_SKIPPED_MB_AFTER_I_MB_WOFFSET                        0x0
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE11_SKIPPED_MB_AFTER_I_MB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE11_SKIPPED_MB_AFTER_I_MB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE11_SKIPPED_MB_AFTER_I_MB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE11_SKIPPED_MB_AFTER_I_MB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE12_ILLEGAL_MOTION_TYPE_SHIFT                    _MK_SHIFT_CONST(12)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE12_ILLEGAL_MOTION_TYPE_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE12_ILLEGAL_MOTION_TYPE_SHIFT)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE12_ILLEGAL_MOTION_TYPE_RANGE                    12:12
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE12_ILLEGAL_MOTION_TYPE_WOFFSET                  0x0
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE12_ILLEGAL_MOTION_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE12_ILLEGAL_MOTION_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE12_ILLEGAL_MOTION_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE12_ILLEGAL_MOTION_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_SHIFT                       _MK_SHIFT_CONST(13)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_SHIFT)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_RANGE                       13:13
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_WOFFSET                     0x0
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE13_ILLEGAL_NON_I_MB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_SHIFT                 _MK_SHIFT_CONST(14)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_SHIFT)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_RANGE                 14:14
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_WOFFSET                       0x0
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE14_X_DATA_AT_END_OF_SLICE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_SHIFT                    _MK_SHIFT_CONST(15)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_SHIFT)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_RANGE                    15:15
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_WOFFSET                  0x0
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MPEG2_ERROR_STATUS_0_MPEG2_SXE15_ILLEGAL_MB_STUFFING_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_SEQ_CONFIG_EXT_0
#define ARVDE_SXE_SEQ_CONFIG_EXT_0                      _MK_ADDR_CONST(0x110)
#define ARVDE_SXE_SEQ_CONFIG_EXT_0_SECURE                       0x0
#define ARVDE_SXE_SEQ_CONFIG_EXT_0_WORD_COUNT                   0x1
#define ARVDE_SXE_SEQ_CONFIG_EXT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_EXT_0_RESET_MASK                   _MK_MASK_CONST(0x1f)
#define ARVDE_SXE_SEQ_CONFIG_EXT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_EXT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_EXT_0_READ_MASK                    _MK_MASK_CONST(0x1f)
#define ARVDE_SXE_SEQ_CONFIG_EXT_0_WRITE_MASK                   _MK_MASK_CONST(0x1f)
#define ARVDE_SXE_SEQ_CONFIG_EXT_0_VIDEO_STANDARD_EXT_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_SXE_SEQ_CONFIG_EXT_0_VIDEO_STANDARD_EXT_FIELD                     _MK_FIELD_CONST(0x1f, ARVDE_SXE_SEQ_CONFIG_EXT_0_VIDEO_STANDARD_EXT_SHIFT)
#define ARVDE_SXE_SEQ_CONFIG_EXT_0_VIDEO_STANDARD_EXT_RANGE                     4:0
#define ARVDE_SXE_SEQ_CONFIG_EXT_0_VIDEO_STANDARD_EXT_WOFFSET                   0x0
#define ARVDE_SXE_SEQ_CONFIG_EXT_0_VIDEO_STANDARD_EXT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_EXT_0_VIDEO_STANDARD_EXT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define ARVDE_SXE_SEQ_CONFIG_EXT_0_VIDEO_STANDARD_EXT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_EXT_0_VIDEO_STANDARD_EXT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_SEQ_CONFIG_EXT_0_VIDEO_STANDARD_EXT_VP8                       _MK_ENUM_CONST(8)


// Register ARVDE_SXE_MVC_SEQ_PARAMS_0
#define ARVDE_SXE_MVC_SEQ_PARAMS_0                      _MK_ADDR_CONST(0x114)
#define ARVDE_SXE_MVC_SEQ_PARAMS_0_SECURE                       0x0
#define ARVDE_SXE_MVC_SEQ_PARAMS_0_WORD_COUNT                   0x1
#define ARVDE_SXE_MVC_SEQ_PARAMS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MVC_SEQ_PARAMS_0_RESET_MASK                   _MK_MASK_CONST(0x3ff)
#define ARVDE_SXE_MVC_SEQ_PARAMS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MVC_SEQ_PARAMS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MVC_SEQ_PARAMS_0_READ_MASK                    _MK_MASK_CONST(0x3ff)
#define ARVDE_SXE_MVC_SEQ_PARAMS_0_WRITE_MASK                   _MK_MASK_CONST(0x3ff)
#define ARVDE_SXE_MVC_SEQ_PARAMS_0_NUM_VIEWS_MINUS1_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_SXE_MVC_SEQ_PARAMS_0_NUM_VIEWS_MINUS1_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_SXE_MVC_SEQ_PARAMS_0_NUM_VIEWS_MINUS1_SHIFT)
#define ARVDE_SXE_MVC_SEQ_PARAMS_0_NUM_VIEWS_MINUS1_RANGE                       9:0
#define ARVDE_SXE_MVC_SEQ_PARAMS_0_NUM_VIEWS_MINUS1_WOFFSET                     0x0
#define ARVDE_SXE_MVC_SEQ_PARAMS_0_NUM_VIEWS_MINUS1_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MVC_SEQ_PARAMS_0_NUM_VIEWS_MINUS1_DEFAULT_MASK                        _MK_MASK_CONST(0x3ff)
#define ARVDE_SXE_MVC_SEQ_PARAMS_0_NUM_VIEWS_MINUS1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MVC_SEQ_PARAMS_0_NUM_VIEWS_MINUS1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0
#define ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0                 _MK_ADDR_CONST(0x118)
#define ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0_SECURE                  0x0
#define ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0_WORD_COUNT                      0x1
#define ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0_RESET_MASK                      _MK_MASK_CONST(0xff)
#define ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0_NUM_INTER_VIEW_REFS_LIST0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0_NUM_INTER_VIEW_REFS_LIST0_FIELD                 _MK_FIELD_CONST(0xf, ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0_NUM_INTER_VIEW_REFS_LIST0_SHIFT)
#define ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0_NUM_INTER_VIEW_REFS_LIST0_RANGE                 3:0
#define ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0_NUM_INTER_VIEW_REFS_LIST0_WOFFSET                       0x0
#define ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0_NUM_INTER_VIEW_REFS_LIST0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0_NUM_INTER_VIEW_REFS_LIST0_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0_NUM_INTER_VIEW_REFS_LIST0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0_NUM_INTER_VIEW_REFS_LIST0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0_NUM_INTER_VIEW_REFS_LIST1_SHIFT                 _MK_SHIFT_CONST(4)
#define ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0_NUM_INTER_VIEW_REFS_LIST1_FIELD                 _MK_FIELD_CONST(0xf, ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0_NUM_INTER_VIEW_REFS_LIST1_SHIFT)
#define ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0_NUM_INTER_VIEW_REFS_LIST1_RANGE                 7:4
#define ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0_NUM_INTER_VIEW_REFS_LIST1_WOFFSET                       0x0
#define ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0_NUM_INTER_VIEW_REFS_LIST1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0_NUM_INTER_VIEW_REFS_LIST1_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0_NUM_INTER_VIEW_REFS_LIST1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0_NUM_INTER_VIEW_REFS_LIST1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_SXE_MVC_PIC_REF_LIST_BADDR_0
#define ARVDE_SXE_MVC_PIC_REF_LIST_BADDR_0                      _MK_ADDR_CONST(0x11c)
#define ARVDE_SXE_MVC_PIC_REF_LIST_BADDR_0_SECURE                       0x0
#define ARVDE_SXE_MVC_PIC_REF_LIST_BADDR_0_WORD_COUNT                   0x1
#define ARVDE_SXE_MVC_PIC_REF_LIST_BADDR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MVC_PIC_REF_LIST_BADDR_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_MVC_PIC_REF_LIST_BADDR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MVC_PIC_REF_LIST_BADDR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MVC_PIC_REF_LIST_BADDR_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_MVC_PIC_REF_LIST_BADDR_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_MVC_PIC_REF_LIST_BADDR_0_REF_LIST_BASE_ADDR_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_SXE_MVC_PIC_REF_LIST_BADDR_0_REF_LIST_BASE_ADDR_FIELD                     _MK_FIELD_CONST(0xffff, ARVDE_SXE_MVC_PIC_REF_LIST_BADDR_0_REF_LIST_BASE_ADDR_SHIFT)
#define ARVDE_SXE_MVC_PIC_REF_LIST_BADDR_0_REF_LIST_BASE_ADDR_RANGE                     15:0
#define ARVDE_SXE_MVC_PIC_REF_LIST_BADDR_0_REF_LIST_BASE_ADDR_WOFFSET                   0x0
#define ARVDE_SXE_MVC_PIC_REF_LIST_BADDR_0_REF_LIST_BASE_ADDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MVC_PIC_REF_LIST_BADDR_0_REF_LIST_BASE_ADDR_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define ARVDE_SXE_MVC_PIC_REF_LIST_BADDR_0_REF_LIST_BASE_ADDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_SXE_MVC_PIC_REF_LIST_BADDR_0_REF_LIST_BASE_ADDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Packet SXECMD
#define SXECMD_SIZE 32

#define SXECMD_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define SXECMD_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, SXECMD_OPCODE_SHIFT)
#define SXECMD_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define SXECMD_OPCODE_ROW                       0
#define SXECMD_OPCODE_NEWPIC                    _MK_ENUM_CONST(2)
#define SXECMD_OPCODE_PIC_CONTINUE                      _MK_ENUM_CONST(3)
#define SXECMD_OPCODE_DECODE_SLICE                      _MK_ENUM_CONST(4)
#define SXECMD_OPCODE_SLICE_CONTINUE                    _MK_ENUM_CONST(5)
#define SXECMD_OPCODE_CONCEAL_CONTINUE                  _MK_ENUM_CONST(6)
#define SXECMD_OPCODE_NEXT_SLICE_ADDR_DECODE                    _MK_ENUM_CONST(7)
#define SXECMD_OPCODE_NEXT_SLICE_ADDR_DECODE_CONTINUE                   _MK_ENUM_CONST(8)

#define SXECMD_UNIT_SHIFT                       _MK_SHIFT_CONST(16)
#define SXECMD_UNIT_FIELD                       _MK_FIELD_CONST(0x1, SXECMD_UNIT_SHIFT)
#define SXECMD_UNIT_RANGE                       _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define SXECMD_UNIT_ROW                 0

#define SXECMD_COUNT_SHIFT                      _MK_SHIFT_CONST(0)
#define SXECMD_COUNT_FIELD                      _MK_FIELD_CONST(0xffff, SXECMD_COUNT_SHIFT)
#define SXECMD_COUNT_RANGE                      _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define SXECMD_COUNT_ROW                        0


// Packet SXE_NEWPIC_VC1
#define SXE_NEWPIC_VC1_SIZE 32

#define SXE_NEWPIC_VC1_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define SXE_NEWPIC_VC1_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, SXE_NEWPIC_VC1_OPCODE_SHIFT)
#define SXE_NEWPIC_VC1_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define SXE_NEWPIC_VC1_OPCODE_ROW                       0
#define SXE_NEWPIC_VC1_OPCODE_NEWPIC                    _MK_ENUM_CONST(2)

#define SXE_NEWPIC_VC1_ZERO_SHIFT                       _MK_SHIFT_CONST(16)
#define SXE_NEWPIC_VC1_ZERO_FIELD                       _MK_FIELD_CONST(0x1, SXE_NEWPIC_VC1_ZERO_SHIFT)
#define SXE_NEWPIC_VC1_ZERO_RANGE                       _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define SXE_NEWPIC_VC1_ZERO_ROW                 0

#define SXE_NEWPIC_VC1_COUNT_SHIFT                      _MK_SHIFT_CONST(0)
#define SXE_NEWPIC_VC1_COUNT_FIELD                      _MK_FIELD_CONST(0xffff, SXE_NEWPIC_VC1_COUNT_SHIFT)
#define SXE_NEWPIC_VC1_COUNT_RANGE                      _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define SXE_NEWPIC_VC1_COUNT_ROW                        0


// Packet SXEP_NEWPIC_H264
#define SXEP_NEWPIC_H264_SIZE 32

#define SXEP_NEWPIC_H264_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define SXEP_NEWPIC_H264_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, SXEP_NEWPIC_H264_OPCODE_SHIFT)
#define SXEP_NEWPIC_H264_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define SXEP_NEWPIC_H264_OPCODE_ROW                     0
#define SXEP_NEWPIC_H264_OPCODE_NEWPIC                  _MK_ENUM_CONST(2)

#define SXEP_NEWPIC_H264_UNIT_SHIFT                     _MK_SHIFT_CONST(16)
#define SXEP_NEWPIC_H264_UNIT_FIELD                     _MK_FIELD_CONST(0x1, SXEP_NEWPIC_H264_UNIT_SHIFT)
#define SXEP_NEWPIC_H264_UNIT_RANGE                     _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define SXEP_NEWPIC_H264_UNIT_ROW                       0

#define SXEP_NEWPIC_H264_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define SXEP_NEWPIC_H264_COUNT_FIELD                    _MK_FIELD_CONST(0xffff, SXEP_NEWPIC_H264_COUNT_SHIFT)
#define SXEP_NEWPIC_H264_COUNT_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define SXEP_NEWPIC_H264_COUNT_ROW                      0


// Packet SXE_PIC_CONTINUE_VC1
#define SXE_PIC_CONTINUE_VC1_SIZE 32

#define SXE_PIC_CONTINUE_VC1_OPCODE_SHIFT                       _MK_SHIFT_CONST(28)
#define SXE_PIC_CONTINUE_VC1_OPCODE_FIELD                       _MK_FIELD_CONST(0xf, SXE_PIC_CONTINUE_VC1_OPCODE_SHIFT)
#define SXE_PIC_CONTINUE_VC1_OPCODE_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define SXE_PIC_CONTINUE_VC1_OPCODE_ROW                 0
#define SXE_PIC_CONTINUE_VC1_OPCODE_PIC_CONTINUE                        _MK_ENUM_CONST(3)

#define SXE_PIC_CONTINUE_VC1_ZERO_SHIFT                 _MK_SHIFT_CONST(16)
#define SXE_PIC_CONTINUE_VC1_ZERO_FIELD                 _MK_FIELD_CONST(0x1, SXE_PIC_CONTINUE_VC1_ZERO_SHIFT)
#define SXE_PIC_CONTINUE_VC1_ZERO_RANGE                 _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define SXE_PIC_CONTINUE_VC1_ZERO_ROW                   0

#define SXE_PIC_CONTINUE_VC1_COUNT_SHIFT                        _MK_SHIFT_CONST(0)
#define SXE_PIC_CONTINUE_VC1_COUNT_FIELD                        _MK_FIELD_CONST(0xffff, SXE_PIC_CONTINUE_VC1_COUNT_SHIFT)
#define SXE_PIC_CONTINUE_VC1_COUNT_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define SXE_PIC_CONTINUE_VC1_COUNT_ROW                  0


// Packet SXEP_PIC_CONTINUE_H264
#define SXEP_PIC_CONTINUE_H264_SIZE 32

#define SXEP_PIC_CONTINUE_H264_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define SXEP_PIC_CONTINUE_H264_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, SXEP_PIC_CONTINUE_H264_OPCODE_SHIFT)
#define SXEP_PIC_CONTINUE_H264_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define SXEP_PIC_CONTINUE_H264_OPCODE_ROW                       0
#define SXEP_PIC_CONTINUE_H264_OPCODE_PIC_CONTINUE                      _MK_ENUM_CONST(3)

#define SXEP_PIC_CONTINUE_H264_UNIT_SHIFT                       _MK_SHIFT_CONST(16)
#define SXEP_PIC_CONTINUE_H264_UNIT_FIELD                       _MK_FIELD_CONST(0x1, SXEP_PIC_CONTINUE_H264_UNIT_SHIFT)
#define SXEP_PIC_CONTINUE_H264_UNIT_RANGE                       _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define SXEP_PIC_CONTINUE_H264_UNIT_ROW                 0

#define SXEP_PIC_CONTINUE_H264_COUNT_SHIFT                      _MK_SHIFT_CONST(0)
#define SXEP_PIC_CONTINUE_H264_COUNT_FIELD                      _MK_FIELD_CONST(0xffff, SXEP_PIC_CONTINUE_H264_COUNT_SHIFT)
#define SXEP_PIC_CONTINUE_H264_COUNT_RANGE                      _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define SXEP_PIC_CONTINUE_H264_COUNT_ROW                        0


// Packet SXES_DECODE_SLICE_H264
#define SXES_DECODE_SLICE_H264_SIZE 32

#define SXES_DECODE_SLICE_H264_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define SXES_DECODE_SLICE_H264_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, SXES_DECODE_SLICE_H264_OPCODE_SHIFT)
#define SXES_DECODE_SLICE_H264_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define SXES_DECODE_SLICE_H264_OPCODE_ROW                       0
#define SXES_DECODE_SLICE_H264_OPCODE_DECODE_SLICE                      _MK_ENUM_CONST(4)

#define SXES_DECODE_SLICE_H264_ZERO_SHIFT                       _MK_SHIFT_CONST(16)
#define SXES_DECODE_SLICE_H264_ZERO_FIELD                       _MK_FIELD_CONST(0x1, SXES_DECODE_SLICE_H264_ZERO_SHIFT)
#define SXES_DECODE_SLICE_H264_ZERO_RANGE                       _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define SXES_DECODE_SLICE_H264_ZERO_ROW                 0

#define SXES_DECODE_SLICE_H264_COUNT_SHIFT                      _MK_SHIFT_CONST(0)
#define SXES_DECODE_SLICE_H264_COUNT_FIELD                      _MK_FIELD_CONST(0xffff, SXES_DECODE_SLICE_H264_COUNT_SHIFT)
#define SXES_DECODE_SLICE_H264_COUNT_RANGE                      _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define SXES_DECODE_SLICE_H264_COUNT_ROW                        0


// Packet SXES_SLICE_CONTINUE_H264
#define SXES_SLICE_CONTINUE_H264_SIZE 32

#define SXES_SLICE_CONTINUE_H264_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define SXES_SLICE_CONTINUE_H264_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, SXES_SLICE_CONTINUE_H264_OPCODE_SHIFT)
#define SXES_SLICE_CONTINUE_H264_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define SXES_SLICE_CONTINUE_H264_OPCODE_ROW                     0
#define SXES_SLICE_CONTINUE_H264_OPCODE_SLICE_CONTINUE                  _MK_ENUM_CONST(5)

#define SXES_SLICE_CONTINUE_H264_ZERO_SHIFT                     _MK_SHIFT_CONST(16)
#define SXES_SLICE_CONTINUE_H264_ZERO_FIELD                     _MK_FIELD_CONST(0x1, SXES_SLICE_CONTINUE_H264_ZERO_SHIFT)
#define SXES_SLICE_CONTINUE_H264_ZERO_RANGE                     _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define SXES_SLICE_CONTINUE_H264_ZERO_ROW                       0

#define SXES_SLICE_CONTINUE_H264_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define SXES_SLICE_CONTINUE_H264_COUNT_FIELD                    _MK_FIELD_CONST(0xffff, SXES_SLICE_CONTINUE_H264_COUNT_SHIFT)
#define SXES_SLICE_CONTINUE_H264_COUNT_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define SXES_SLICE_CONTINUE_H264_COUNT_ROW                      0


// Register ARVDE_BSEV_ICMDQUE_WR_0
#define ARVDE_BSEV_ICMDQUE_WR_0                 _MK_ADDR_CONST(0x1000)
#define ARVDE_BSEV_ICMDQUE_WR_0_SECURE                  0x0
#define ARVDE_BSEV_ICMDQUE_WR_0_WORD_COUNT                      0x1
#define ARVDE_BSEV_ICMDQUE_WR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ICMDQUE_WR_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ICMDQUE_WR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ICMDQUE_WR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ICMDQUE_WR_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_ICMDQUE_WR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_ICMDQUE_WR_0_ICMDQUE_WDATA_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_ICMDQUE_WR_0_ICMDQUE_WDATA_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_ICMDQUE_WR_0_ICMDQUE_WDATA_SHIFT)
#define ARVDE_BSEV_ICMDQUE_WR_0_ICMDQUE_WDATA_RANGE                     31:0
#define ARVDE_BSEV_ICMDQUE_WR_0_ICMDQUE_WDATA_WOFFSET                   0x0
#define ARVDE_BSEV_ICMDQUE_WR_0_ICMDQUE_WDATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ICMDQUE_WR_0_ICMDQUE_WDATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ICMDQUE_WR_0_ICMDQUE_WDATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ICMDQUE_WR_0_ICMDQUE_WDATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_NEW_STREAM_ADDR_0
#define ARVDE_BSEV_NEW_STREAM_ADDR_0                    _MK_ADDR_CONST(0x1004)
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_SECURE                     0x0
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_WORD_COUNT                         0x1
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_NEW_DMA_ADDR_SHIFT                 _MK_SHIFT_CONST(10)
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_NEW_DMA_ADDR_FIELD                 _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_NEW_STREAM_ADDR_0_NEW_DMA_ADDR_SHIFT)
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_NEW_DMA_ADDR_RANGE                 31:10
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_NEW_DMA_ADDR_WOFFSET                       0x0
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_NEW_DMA_ADDR_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_NEW_DMA_ADDR_DEFAULT_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_NEW_DMA_ADDR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_NEW_DMA_ADDR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_NEW_STREAM_ADDR_0_NEW_ADDR_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_NEW_ADDR_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_NEW_STREAM_ADDR_0_NEW_ADDR_SHIFT)
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_NEW_ADDR_RANGE                     31:0
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_NEW_ADDR_WOFFSET                   0x0
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_NEW_ADDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_NEW_ADDR_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_NEW_ADDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_NEW_ADDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_NEW_STREAM_ADDR_0_VP8_LL_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_VP8_LL_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_NEW_STREAM_ADDR_0_VP8_LL_SHIFT)
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_VP8_LL_RANGE                       0:0
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_VP8_LL_WOFFSET                     0x0
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_VP8_LL_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_VP8_LL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_VP8_LL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_VP8_LL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_VP8_LL_HDR                 _MK_ENUM_CONST(0)
#define ARVDE_BSEV_NEW_STREAM_ADDR_0_VP8_LL_COEF                        _MK_ENUM_CONST(1)


// Register ARVDE_BSEV_CMDQUE_CONTROL_0
#define ARVDE_BSEV_CMDQUE_CONTROL_0                     _MK_ADDR_CONST(0x1008)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_SECURE                      0x0
#define ARVDE_BSEV_CMDQUE_CONTROL_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_CMDQUE_CONTROL_0_RESET_VAL                   _MK_MASK_CONST(0x703)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_RESET_MASK                  _MK_MASK_CONST(0x7f3f)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_READ_MASK                   _MK_MASK_CONST(0x7f3f)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_WRITE_MASK                  _MK_MASK_CONST(0x3f3f)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_FUSE2ALL_VP8_ENB_SHIFT                      _MK_SHIFT_CONST(14)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_FUSE2ALL_VP8_ENB_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_CMDQUE_CONTROL_0_FUSE2ALL_VP8_ENB_SHIFT)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_FUSE2ALL_VP8_ENB_RANGE                      14:14
#define ARVDE_BSEV_CMDQUE_CONTROL_0_FUSE2ALL_VP8_ENB_WOFFSET                    0x0
#define ARVDE_BSEV_CMDQUE_CONTROL_0_FUSE2ALL_VP8_ENB_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_FUSE2ALL_VP8_ENB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_FUSE2ALL_VP8_ENB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_FUSE2ALL_VP8_ENB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_CMDQUE_CONTROL_0_DBG_WR_THRU_ENB_SHIFT                       _MK_SHIFT_CONST(13)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_DBG_WR_THRU_ENB_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_CMDQUE_CONTROL_0_DBG_WR_THRU_ENB_SHIFT)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_DBG_WR_THRU_ENB_RANGE                       13:13
#define ARVDE_BSEV_CMDQUE_CONTROL_0_DBG_WR_THRU_ENB_WOFFSET                     0x0
#define ARVDE_BSEV_CMDQUE_CONTROL_0_DBG_WR_THRU_ENB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_DBG_WR_THRU_ENB_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_DBG_WR_THRU_ENB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_DBG_WR_THRU_ENB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_CMDQUE_CONTROL_0_BITSTREAM_STORE_SHIFT                       _MK_SHIFT_CONST(12)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_BITSTREAM_STORE_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_CMDQUE_CONTROL_0_BITSTREAM_STORE_SHIFT)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_BITSTREAM_STORE_RANGE                       12:12
#define ARVDE_BSEV_CMDQUE_CONTROL_0_BITSTREAM_STORE_WOFFSET                     0x0
#define ARVDE_BSEV_CMDQUE_CONTROL_0_BITSTREAM_STORE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_BITSTREAM_STORE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_BITSTREAM_STORE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_BITSTREAM_STORE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_BITSTREAM_STORE_CONTIGUOUS                  _MK_ENUM_CONST(0)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_BITSTREAM_STORE_LINKED_LIST                 _MK_ENUM_CONST(1)

#define ARVDE_BSEV_CMDQUE_CONTROL_0_BSE_IDLE_ENB_SHIFT                  _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_BSE_IDLE_ENB_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_CMDQUE_CONTROL_0_BSE_IDLE_ENB_SHIFT)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_BSE_IDLE_ENB_RANGE                  11:11
#define ARVDE_BSEV_CMDQUE_CONTROL_0_BSE_IDLE_ENB_WOFFSET                        0x0
#define ARVDE_BSEV_CMDQUE_CONTROL_0_BSE_IDLE_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_BSE_IDLE_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_BSE_IDLE_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_BSE_IDLE_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_CMDQUE_CONTROL_0_BSE_IDLE_CNT_SHIFT                  _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_BSE_IDLE_CNT_FIELD                  _MK_FIELD_CONST(0x7, ARVDE_BSEV_CMDQUE_CONTROL_0_BSE_IDLE_CNT_SHIFT)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_BSE_IDLE_CNT_RANGE                  10:8
#define ARVDE_BSEV_CMDQUE_CONTROL_0_BSE_IDLE_CNT_WOFFSET                        0x0
#define ARVDE_BSEV_CMDQUE_CONTROL_0_BSE_IDLE_CNT_DEFAULT                        _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_BSE_IDLE_CNT_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_BSE_IDLE_CNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_BSE_IDLE_CNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_CMDQUE_CONTROL_0_DST_STM_SEL_SHIFT                   _MK_SHIFT_CONST(5)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_DST_STM_SEL_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_BSEV_CMDQUE_CONTROL_0_DST_STM_SEL_SHIFT)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_DST_STM_SEL_RANGE                   5:5
#define ARVDE_BSEV_CMDQUE_CONTROL_0_DST_STM_SEL_WOFFSET                 0x0
#define ARVDE_BSEV_CMDQUE_CONTROL_0_DST_STM_SEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_DST_STM_SEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_DST_STM_SEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_DST_STM_SEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_CMDQUE_CONTROL_0_SRC_STM_SEL_SHIFT                   _MK_SHIFT_CONST(4)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_SRC_STM_SEL_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_BSEV_CMDQUE_CONTROL_0_SRC_STM_SEL_SHIFT)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_SRC_STM_SEL_RANGE                   4:4
#define ARVDE_BSEV_CMDQUE_CONTROL_0_SRC_STM_SEL_WOFFSET                 0x0
#define ARVDE_BSEV_CMDQUE_CONTROL_0_SRC_STM_SEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_SRC_STM_SEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_SRC_STM_SEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_SRC_STM_SEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_CMDQUE_CONTROL_0_FLOWCTRL_ENB_SHIFT                  _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_FLOWCTRL_ENB_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_CMDQUE_CONTROL_0_FLOWCTRL_ENB_SHIFT)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_FLOWCTRL_ENB_RANGE                  3:3
#define ARVDE_BSEV_CMDQUE_CONTROL_0_FLOWCTRL_ENB_WOFFSET                        0x0
#define ARVDE_BSEV_CMDQUE_CONTROL_0_FLOWCTRL_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_FLOWCTRL_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_FLOWCTRL_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_FLOWCTRL_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_CMDQUE_CONTROL_0_ERROR_FLUSH_ENB_SHIFT                       _MK_SHIFT_CONST(2)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_ERROR_FLUSH_ENB_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_CMDQUE_CONTROL_0_ERROR_FLUSH_ENB_SHIFT)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_ERROR_FLUSH_ENB_RANGE                       2:2
#define ARVDE_BSEV_CMDQUE_CONTROL_0_ERROR_FLUSH_ENB_WOFFSET                     0x0
#define ARVDE_BSEV_CMDQUE_CONTROL_0_ERROR_FLUSH_ENB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_ERROR_FLUSH_ENB_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_ERROR_FLUSH_ENB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_ERROR_FLUSH_ENB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_CMDQUE_CONTROL_0_ICMDQUE_ENB_SHIFT                   _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_ICMDQUE_ENB_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_BSEV_CMDQUE_CONTROL_0_ICMDQUE_ENB_SHIFT)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_ICMDQUE_ENB_RANGE                   1:1
#define ARVDE_BSEV_CMDQUE_CONTROL_0_ICMDQUE_ENB_WOFFSET                 0x0
#define ARVDE_BSEV_CMDQUE_CONTROL_0_ICMDQUE_ENB_DEFAULT                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_ICMDQUE_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_ICMDQUE_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_ICMDQUE_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_CMDQUE_CONTROL_0_UCMDQUE_ENB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_UCMDQUE_ENB_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_BSEV_CMDQUE_CONTROL_0_UCMDQUE_ENB_SHIFT)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_UCMDQUE_ENB_RANGE                   0:0
#define ARVDE_BSEV_CMDQUE_CONTROL_0_UCMDQUE_ENB_WOFFSET                 0x0
#define ARVDE_BSEV_CMDQUE_CONTROL_0_UCMDQUE_ENB_DEFAULT                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_UCMDQUE_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_UCMDQUE_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CMDQUE_CONTROL_0_UCMDQUE_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_CUR_LL_ID_0
#define ARVDE_BSEV_CUR_LL_ID_0                  _MK_ADDR_CONST(0x100c)
#define ARVDE_BSEV_CUR_LL_ID_0_SECURE                   0x0
#define ARVDE_BSEV_CUR_LL_ID_0_WORD_COUNT                       0x1
#define ARVDE_BSEV_CUR_LL_ID_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CUR_LL_ID_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_CUR_LL_ID_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CUR_LL_ID_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CUR_LL_ID_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_CUR_LL_ID_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_CUR_LL_ID_0_ID_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_CUR_LL_ID_0_ID_FIELD                 _MK_FIELD_CONST(0xff, ARVDE_BSEV_CUR_LL_ID_0_ID_SHIFT)
#define ARVDE_BSEV_CUR_LL_ID_0_ID_RANGE                 7:0
#define ARVDE_BSEV_CUR_LL_ID_0_ID_WOFFSET                       0x0
#define ARVDE_BSEV_CUR_LL_ID_0_ID_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CUR_LL_ID_0_ID_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_CUR_LL_ID_0_ID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CUR_LL_ID_0_ID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_CUR_BYTE_ADDR_0
#define ARVDE_BSEV_CUR_BYTE_ADDR_0                      _MK_ADDR_CONST(0x1010)
#define ARVDE_BSEV_CUR_BYTE_ADDR_0_SECURE                       0x0
#define ARVDE_BSEV_CUR_BYTE_ADDR_0_WORD_COUNT                   0x1
#define ARVDE_BSEV_CUR_BYTE_ADDR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CUR_BYTE_ADDR_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_CUR_BYTE_ADDR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CUR_BYTE_ADDR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CUR_BYTE_ADDR_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_CUR_BYTE_ADDR_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_CUR_BYTE_ADDR_0_CURRENT_ADDR_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_CUR_BYTE_ADDR_0_CURRENT_ADDR_FIELD                   _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_CUR_BYTE_ADDR_0_CURRENT_ADDR_SHIFT)
#define ARVDE_BSEV_CUR_BYTE_ADDR_0_CURRENT_ADDR_RANGE                   31:0
#define ARVDE_BSEV_CUR_BYTE_ADDR_0_CURRENT_ADDR_WOFFSET                 0x0
#define ARVDE_BSEV_CUR_BYTE_ADDR_0_CURRENT_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CUR_BYTE_ADDR_0_CURRENT_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_CUR_BYTE_ADDR_0_CURRENT_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CUR_BYTE_ADDR_0_CURRENT_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_CUR_BITPTR_BLOCK_0
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0                   _MK_ADDR_CONST(0x1014)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_SECURE                    0x0
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_WORD_COUNT                        0x1
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_RESET_VAL                         _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_RESET_MASK                        _MK_MASK_CONST(0xfffffe3f)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_READ_MASK                         _MK_MASK_CONST(0xfffffe3f)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_WRITE_MASK                        _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_MCU_CNT_SHIFT                     _MK_SHIFT_CONST(12)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_MCU_CNT_FIELD                     _MK_FIELD_CONST(0xfffff, ARVDE_BSEV_CUR_BITPTR_BLOCK_0_MCU_CNT_SHIFT)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_MCU_CNT_RANGE                     31:12
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_MCU_CNT_WOFFSET                   0x0
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_MCU_CNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_MCU_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_MCU_CNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_MCU_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_BLOCK_CNT_SHIFT                   _MK_SHIFT_CONST(9)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_BLOCK_CNT_FIELD                   _MK_FIELD_CONST(0x7, ARVDE_BSEV_CUR_BITPTR_BLOCK_0_BLOCK_CNT_SHIFT)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_BLOCK_CNT_RANGE                   11:9
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_BLOCK_CNT_WOFFSET                 0x0
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_BLOCK_CNT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_BLOCK_CNT_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_BLOCK_CNT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_BLOCK_CNT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_STUFF_BYTE_STAT_SHIFT                     _MK_SHIFT_CONST(4)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_STUFF_BYTE_STAT_FIELD                     _MK_FIELD_CONST(0x3, ARVDE_BSEV_CUR_BITPTR_BLOCK_0_STUFF_BYTE_STAT_SHIFT)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_STUFF_BYTE_STAT_RANGE                     5:4
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_STUFF_BYTE_STAT_WOFFSET                   0x0
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_STUFF_BYTE_STAT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_STUFF_BYTE_STAT_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_STUFF_BYTE_STAT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_STUFF_BYTE_STAT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_DBG_DMA_SUSPEND_SHIFT                     _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_DBG_DMA_SUSPEND_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_CUR_BITPTR_BLOCK_0_DBG_DMA_SUSPEND_SHIFT)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_DBG_DMA_SUSPEND_RANGE                     3:3
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_DBG_DMA_SUSPEND_WOFFSET                   0x0
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_DBG_DMA_SUSPEND_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_DBG_DMA_SUSPEND_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_DBG_DMA_SUSPEND_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_DBG_DMA_SUSPEND_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_CUR_BITPTR_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_CUR_BITPTR_FIELD                  _MK_FIELD_CONST(0x7, ARVDE_BSEV_CUR_BITPTR_BLOCK_0_CUR_BITPTR_SHIFT)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_CUR_BITPTR_RANGE                  2:0
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_CUR_BITPTR_WOFFSET                        0x0
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_CUR_BITPTR_DEFAULT                        _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_CUR_BITPTR_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_CUR_BITPTR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CUR_BITPTR_BLOCK_0_CUR_BITPTR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_INTR_STATUS_0
#define ARVDE_BSEV_INTR_STATUS_0                        _MK_ADDR_CONST(0x1018)
#define ARVDE_BSEV_INTR_STATUS_0_SECURE                         0x0
#define ARVDE_BSEV_INTR_STATUS_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_INTR_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x158)
#define ARVDE_BSEV_INTR_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_INTR_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_INTR_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x7ff802)
#define ARVDE_BSEV_INTR_STATUS_0_INTRME_TAG_SHIFT                       _MK_SHIFT_CONST(24)
#define ARVDE_BSEV_INTR_STATUS_0_INTRME_TAG_FIELD                       _MK_FIELD_CONST(0xff, ARVDE_BSEV_INTR_STATUS_0_INTRME_TAG_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_INTRME_TAG_RANGE                       31:24
#define ARVDE_BSEV_INTR_STATUS_0_INTRME_TAG_WOFFSET                     0x0
#define ARVDE_BSEV_INTR_STATUS_0_INTRME_TAG_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_INTRME_TAG_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_INTR_STATUS_0_INTRME_TAG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_INTRME_TAG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_MEMDMA_BUSY_SHIFT                      _MK_SHIFT_CONST(23)
#define ARVDE_BSEV_INTR_STATUS_0_MEMDMA_BUSY_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_MEMDMA_BUSY_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_MEMDMA_BUSY_RANGE                      23:23
#define ARVDE_BSEV_INTR_STATUS_0_MEMDMA_BUSY_WOFFSET                    0x0
#define ARVDE_BSEV_INTR_STATUS_0_MEMDMA_BUSY_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_MEMDMA_BUSY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_MEMDMA_BUSY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_MEMDMA_BUSY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_DMA_ADDR_ERROR_SHIFT                   _MK_SHIFT_CONST(22)
#define ARVDE_BSEV_INTR_STATUS_0_DMA_ADDR_ERROR_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_DMA_ADDR_ERROR_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_DMA_ADDR_ERROR_RANGE                   22:22
#define ARVDE_BSEV_INTR_STATUS_0_DMA_ADDR_ERROR_WOFFSET                 0x0
#define ARVDE_BSEV_INTR_STATUS_0_DMA_ADDR_ERROR_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_DMA_ADDR_ERROR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_DMA_ADDR_ERROR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_DMA_ADDR_ERROR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_DMA_WRITE_SUSPEND_SHIFT                        _MK_SHIFT_CONST(22)
#define ARVDE_BSEV_INTR_STATUS_0_DMA_WRITE_SUSPEND_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_DMA_WRITE_SUSPEND_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_DMA_WRITE_SUSPEND_RANGE                        22:22
#define ARVDE_BSEV_INTR_STATUS_0_DMA_WRITE_SUSPEND_WOFFSET                      0x0
#define ARVDE_BSEV_INTR_STATUS_0_DMA_WRITE_SUSPEND_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_DMA_WRITE_SUSPEND_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_DMA_WRITE_SUSPEND_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_DMA_WRITE_SUSPEND_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_STREAM_ERROR_SHIFT                     _MK_SHIFT_CONST(21)
#define ARVDE_BSEV_INTR_STATUS_0_STREAM_ERROR_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_STREAM_ERROR_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_STREAM_ERROR_RANGE                     21:21
#define ARVDE_BSEV_INTR_STATUS_0_STREAM_ERROR_WOFFSET                   0x0
#define ARVDE_BSEV_INTR_STATUS_0_STREAM_ERROR_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_STREAM_ERROR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_STREAM_ERROR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_STREAM_ERROR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_CMDQUE_WARNING_SHIFT                   _MK_SHIFT_CONST(20)
#define ARVDE_BSEV_INTR_STATUS_0_CMDQUE_WARNING_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_CMDQUE_WARNING_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_CMDQUE_WARNING_RANGE                   20:20
#define ARVDE_BSEV_INTR_STATUS_0_CMDQUE_WARNING_WOFFSET                 0x0
#define ARVDE_BSEV_INTR_STATUS_0_CMDQUE_WARNING_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_CMDQUE_WARNING_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_CMDQUE_WARNING_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_CMDQUE_WARNING_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_CMDQUE_ERROR_SHIFT                     _MK_SHIFT_CONST(19)
#define ARVDE_BSEV_INTR_STATUS_0_CMDQUE_ERROR_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_CMDQUE_ERROR_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_CMDQUE_ERROR_RANGE                     19:19
#define ARVDE_BSEV_INTR_STATUS_0_CMDQUE_ERROR_WOFFSET                   0x0
#define ARVDE_BSEV_INTR_STATUS_0_CMDQUE_ERROR_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_CMDQUE_ERROR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_CMDQUE_ERROR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_CMDQUE_ERROR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_OFLOW_ERROR_SHIFT                      _MK_SHIFT_CONST(18)
#define ARVDE_BSEV_INTR_STATUS_0_OFLOW_ERROR_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_OFLOW_ERROR_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_OFLOW_ERROR_RANGE                      18:18
#define ARVDE_BSEV_INTR_STATUS_0_OFLOW_ERROR_WOFFSET                    0x0
#define ARVDE_BSEV_INTR_STATUS_0_OFLOW_ERROR_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_OFLOW_ERROR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_OFLOW_ERROR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_OFLOW_ERROR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_SECLOOP_AIQ_ERROR_SHIFT                        _MK_SHIFT_CONST(17)
#define ARVDE_BSEV_INTR_STATUS_0_SECLOOP_AIQ_ERROR_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_SECLOOP_AIQ_ERROR_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_SECLOOP_AIQ_ERROR_RANGE                        17:17
#define ARVDE_BSEV_INTR_STATUS_0_SECLOOP_AIQ_ERROR_WOFFSET                      0x0
#define ARVDE_BSEV_INTR_STATUS_0_SECLOOP_AIQ_ERROR_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_SECLOOP_AIQ_ERROR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_SECLOOP_AIQ_ERROR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_SECLOOP_AIQ_ERROR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_SEC2KB_BIQ_ERROR_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_INTR_STATUS_0_SEC2KB_BIQ_ERROR_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_SEC2KB_BIQ_ERROR_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_SEC2KB_BIQ_ERROR_RANGE                 16:16
#define ARVDE_BSEV_INTR_STATUS_0_SEC2KB_BIQ_ERROR_WOFFSET                       0x0
#define ARVDE_BSEV_INTR_STATUS_0_SEC2KB_BIQ_ERROR_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_SEC2KB_BIQ_ERROR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_SEC2KB_BIQ_ERROR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_SEC2KB_BIQ_ERROR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_SEC_INVLD_NSIZE_ERROR_SHIFT                    _MK_SHIFT_CONST(15)
#define ARVDE_BSEV_INTR_STATUS_0_SEC_INVLD_NSIZE_ERROR_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_SEC_INVLD_NSIZE_ERROR_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_SEC_INVLD_NSIZE_ERROR_RANGE                    15:15
#define ARVDE_BSEV_INTR_STATUS_0_SEC_INVLD_NSIZE_ERROR_WOFFSET                  0x0
#define ARVDE_BSEV_INTR_STATUS_0_SEC_INVLD_NSIZE_ERROR_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_SEC_INVLD_NSIZE_ERROR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_SEC_INVLD_NSIZE_ERROR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_SEC_INVLD_NSIZE_ERROR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_PRIM_INVLD_IPCM_ERROR_SHIFT                    _MK_SHIFT_CONST(14)
#define ARVDE_BSEV_INTR_STATUS_0_PRIM_INVLD_IPCM_ERROR_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_PRIM_INVLD_IPCM_ERROR_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_PRIM_INVLD_IPCM_ERROR_RANGE                    14:14
#define ARVDE_BSEV_INTR_STATUS_0_PRIM_INVLD_IPCM_ERROR_WOFFSET                  0x0
#define ARVDE_BSEV_INTR_STATUS_0_PRIM_INVLD_IPCM_ERROR_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_PRIM_INVLD_IPCM_ERROR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_PRIM_INVLD_IPCM_ERROR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_PRIM_INVLD_IPCM_ERROR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_MARKER_ERROR_SHIFT                     _MK_SHIFT_CONST(13)
#define ARVDE_BSEV_INTR_STATUS_0_MARKER_ERROR_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_MARKER_ERROR_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_MARKER_ERROR_RANGE                     13:13
#define ARVDE_BSEV_INTR_STATUS_0_MARKER_ERROR_WOFFSET                   0x0
#define ARVDE_BSEV_INTR_STATUS_0_MARKER_ERROR_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_MARKER_ERROR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_MARKER_ERROR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_MARKER_ERROR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_RMINT_IPCMVAL_ERROR_SHIFT                      _MK_SHIFT_CONST(12)
#define ARVDE_BSEV_INTR_STATUS_0_RMINT_IPCMVAL_ERROR_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_RMINT_IPCMVAL_ERROR_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_RMINT_IPCMVAL_ERROR_RANGE                      12:12
#define ARVDE_BSEV_INTR_STATUS_0_RMINT_IPCMVAL_ERROR_WOFFSET                    0x0
#define ARVDE_BSEV_INTR_STATUS_0_RMINT_IPCMVAL_ERROR_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_RMINT_IPCMVAL_ERROR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_RMINT_IPCMVAL_ERROR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_RMINT_IPCMVAL_ERROR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_VP8_LL_DATA_DEFICIT_SHIFT                      _MK_SHIFT_CONST(12)
#define ARVDE_BSEV_INTR_STATUS_0_VP8_LL_DATA_DEFICIT_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_VP8_LL_DATA_DEFICIT_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_VP8_LL_DATA_DEFICIT_RANGE                      12:12
#define ARVDE_BSEV_INTR_STATUS_0_VP8_LL_DATA_DEFICIT_WOFFSET                    0x0
#define ARVDE_BSEV_INTR_STATUS_0_VP8_LL_DATA_DEFICIT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_VP8_LL_DATA_DEFICIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_VP8_LL_DATA_DEFICIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_VP8_LL_DATA_DEFICIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_INTERME_CMD_SHIFT                      _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_INTR_STATUS_0_INTERME_CMD_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_INTERME_CMD_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_INTERME_CMD_RANGE                      11:11
#define ARVDE_BSEV_INTR_STATUS_0_INTERME_CMD_WOFFSET                    0x0
#define ARVDE_BSEV_INTR_STATUS_0_INTERME_CMD_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_INTERME_CMD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_INTERME_CMD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_INTERME_CMD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_LONG_RESTART_SHIFT                     _MK_SHIFT_CONST(10)
#define ARVDE_BSEV_INTR_STATUS_0_LONG_RESTART_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_LONG_RESTART_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_LONG_RESTART_RANGE                     10:10
#define ARVDE_BSEV_INTR_STATUS_0_LONG_RESTART_WOFFSET                   0x0
#define ARVDE_BSEV_INTR_STATUS_0_LONG_RESTART_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_LONG_RESTART_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_LONG_RESTART_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_LONG_RESTART_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_WEIGHT_TABLE_ERROR_SHIFT                       _MK_SHIFT_CONST(10)
#define ARVDE_BSEV_INTR_STATUS_0_WEIGHT_TABLE_ERROR_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_WEIGHT_TABLE_ERROR_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_WEIGHT_TABLE_ERROR_RANGE                       10:10
#define ARVDE_BSEV_INTR_STATUS_0_WEIGHT_TABLE_ERROR_WOFFSET                     0x0
#define ARVDE_BSEV_INTR_STATUS_0_WEIGHT_TABLE_ERROR_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_WEIGHT_TABLE_ERROR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_WEIGHT_TABLE_ERROR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_WEIGHT_TABLE_ERROR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_DMA_BUSY_SHIFT                 _MK_SHIFT_CONST(9)
#define ARVDE_BSEV_INTR_STATUS_0_DMA_BUSY_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_DMA_BUSY_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_DMA_BUSY_RANGE                 9:9
#define ARVDE_BSEV_INTR_STATUS_0_DMA_BUSY_WOFFSET                       0x0
#define ARVDE_BSEV_INTR_STATUS_0_DMA_BUSY_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_DMA_BUSY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_DMA_BUSY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_DMA_BUSY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_BLKBUFF_EMPTY_SHIFT                    _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_INTR_STATUS_0_BLKBUFF_EMPTY_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_BLKBUFF_EMPTY_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_BLKBUFF_EMPTY_RANGE                    8:8
#define ARVDE_BSEV_INTR_STATUS_0_BLKBUFF_EMPTY_WOFFSET                  0x0
#define ARVDE_BSEV_INTR_STATUS_0_BLKBUFF_EMPTY_DEFAULT                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_BLKBUFF_EMPTY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_BLKBUFF_EMPTY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_BLKBUFF_EMPTY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_BLKBUFF_FULL_SHIFT                     _MK_SHIFT_CONST(7)
#define ARVDE_BSEV_INTR_STATUS_0_BLKBUFF_FULL_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_BLKBUFF_FULL_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_BLKBUFF_FULL_RANGE                     7:7
#define ARVDE_BSEV_INTR_STATUS_0_BLKBUFF_FULL_WOFFSET                   0x0
#define ARVDE_BSEV_INTR_STATUS_0_BLKBUFF_FULL_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_BLKBUFF_FULL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_BLKBUFF_FULL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_BLKBUFF_FULL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_RLTQUE_EMPTY_SHIFT                     _MK_SHIFT_CONST(6)
#define ARVDE_BSEV_INTR_STATUS_0_RLTQUE_EMPTY_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_RLTQUE_EMPTY_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_RLTQUE_EMPTY_RANGE                     6:6
#define ARVDE_BSEV_INTR_STATUS_0_RLTQUE_EMPTY_WOFFSET                   0x0
#define ARVDE_BSEV_INTR_STATUS_0_RLTQUE_EMPTY_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_RLTQUE_EMPTY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_RLTQUE_EMPTY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_RLTQUE_EMPTY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_RLTQUE_FULL_SHIFT                      _MK_SHIFT_CONST(5)
#define ARVDE_BSEV_INTR_STATUS_0_RLTQUE_FULL_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_RLTQUE_FULL_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_RLTQUE_FULL_RANGE                      5:5
#define ARVDE_BSEV_INTR_STATUS_0_RLTQUE_FULL_WOFFSET                    0x0
#define ARVDE_BSEV_INTR_STATUS_0_RLTQUE_FULL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_RLTQUE_FULL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_RLTQUE_FULL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_RLTQUE_FULL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_UCQ_EMPTY_SHIFT                        _MK_SHIFT_CONST(4)
#define ARVDE_BSEV_INTR_STATUS_0_UCQ_EMPTY_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_UCQ_EMPTY_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_UCQ_EMPTY_RANGE                        4:4
#define ARVDE_BSEV_INTR_STATUS_0_UCQ_EMPTY_WOFFSET                      0x0
#define ARVDE_BSEV_INTR_STATUS_0_UCQ_EMPTY_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_UCQ_EMPTY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_UCQ_EMPTY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_UCQ_EMPTY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_ICQ_EMPTY_SHIFT                        _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_INTR_STATUS_0_ICQ_EMPTY_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_ICQ_EMPTY_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_ICQ_EMPTY_RANGE                        3:3
#define ARVDE_BSEV_INTR_STATUS_0_ICQ_EMPTY_WOFFSET                      0x0
#define ARVDE_BSEV_INTR_STATUS_0_ICQ_EMPTY_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_ICQ_EMPTY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_ICQ_EMPTY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_ICQ_EMPTY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_ICQ_FULL_SHIFT                 _MK_SHIFT_CONST(2)
#define ARVDE_BSEV_INTR_STATUS_0_ICQ_FULL_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_ICQ_FULL_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_ICQ_FULL_RANGE                 2:2
#define ARVDE_BSEV_INTR_STATUS_0_ICQ_FULL_WOFFSET                       0x0
#define ARVDE_BSEV_INTR_STATUS_0_ICQ_FULL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_ICQ_FULL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_ICQ_FULL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_ICQ_FULL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_DMA_SUSPEND_SHIFT                      _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_INTR_STATUS_0_DMA_SUSPEND_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_DMA_SUSPEND_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_DMA_SUSPEND_RANGE                      1:1
#define ARVDE_BSEV_INTR_STATUS_0_DMA_SUSPEND_WOFFSET                    0x0
#define ARVDE_BSEV_INTR_STATUS_0_DMA_SUSPEND_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_DMA_SUSPEND_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_DMA_SUSPEND_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_DMA_SUSPEND_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_STATUS_0_ENGINE_BUSY_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_INTR_STATUS_0_ENGINE_BUSY_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_STATUS_0_ENGINE_BUSY_SHIFT)
#define ARVDE_BSEV_INTR_STATUS_0_ENGINE_BUSY_RANGE                      0:0
#define ARVDE_BSEV_INTR_STATUS_0_ENGINE_BUSY_WOFFSET                    0x0
#define ARVDE_BSEV_INTR_STATUS_0_ENGINE_BUSY_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_ENGINE_BUSY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_STATUS_0_ENGINE_BUSY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_STATUS_0_ENGINE_BUSY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_RLTQUE_READ_0
#define ARVDE_BSEV_RLTQUE_READ_0                        _MK_ADDR_CONST(0x101c)
#define ARVDE_BSEV_RLTQUE_READ_0_SECURE                         0x0
#define ARVDE_BSEV_RLTQUE_READ_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_RLTQUE_READ_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_RLTQUE_READ_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_RLTQUE_READ_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_RLTQUE_READ_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_RLTQUE_READ_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_RLTQUE_READ_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_RLTQUE_READ_0_RLTQUE_RDATA_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_RLTQUE_READ_0_RLTQUE_RDATA_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_RLTQUE_READ_0_RLTQUE_RDATA_SHIFT)
#define ARVDE_BSEV_RLTQUE_READ_0_RLTQUE_RDATA_RANGE                     31:0
#define ARVDE_BSEV_RLTQUE_READ_0_RLTQUE_RDATA_WOFFSET                   0x0
#define ARVDE_BSEV_RLTQUE_READ_0_RLTQUE_RDATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_RLTQUE_READ_0_RLTQUE_RDATA_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_RLTQUE_READ_0_RLTQUE_RDATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_RLTQUE_READ_0_RLTQUE_RDATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VDE_PPCBP_0
#define ARVDE_BSEV_VDE_PPCBP_0                  _MK_ADDR_CONST(0x1020)
#define ARVDE_BSEV_VDE_PPCBP_0_SECURE                   0x0
#define ARVDE_BSEV_VDE_PPCBP_0_WORD_COUNT                       0x1
#define ARVDE_BSEV_VDE_PPCBP_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_PPCBP_0_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_BSEV_VDE_PPCBP_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_PPCBP_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_PPCBP_0_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_BSEV_VDE_PPCBP_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_PPCBP_0_VDE_PPCBP_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VDE_PPCBP_0_VDE_PPCBP_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_BSEV_VDE_PPCBP_0_VDE_PPCBP_SHIFT)
#define ARVDE_BSEV_VDE_PPCBP_0_VDE_PPCBP_RANGE                  23:0
#define ARVDE_BSEV_VDE_PPCBP_0_VDE_PPCBP_WOFFSET                        0x0
#define ARVDE_BSEV_VDE_PPCBP_0_VDE_PPCBP_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_PPCBP_0_VDE_PPCBP_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_BSEV_VDE_PPCBP_0_VDE_PPCBP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_PPCBP_0_VDE_PPCBP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VDE_TRANS_TYPE_0
#define ARVDE_BSEV_VDE_TRANS_TYPE_0                     _MK_ADDR_CONST(0x1024)
#define ARVDE_BSEV_VDE_TRANS_TYPE_0_SECURE                      0x0
#define ARVDE_BSEV_VDE_TRANS_TYPE_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VDE_TRANS_TYPE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_TRANS_TYPE_0_RESET_MASK                  _MK_MASK_CONST(0x80000fff)
#define ARVDE_BSEV_VDE_TRANS_TYPE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_TRANS_TYPE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_TRANS_TYPE_0_READ_MASK                   _MK_MASK_CONST(0x80000fff)
#define ARVDE_BSEV_VDE_TRANS_TYPE_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_TRANS_TYPE_0_RBSP_DATA_SHIFT                     _MK_SHIFT_CONST(31)
#define ARVDE_BSEV_VDE_TRANS_TYPE_0_RBSP_DATA_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_VDE_TRANS_TYPE_0_RBSP_DATA_SHIFT)
#define ARVDE_BSEV_VDE_TRANS_TYPE_0_RBSP_DATA_RANGE                     31:31
#define ARVDE_BSEV_VDE_TRANS_TYPE_0_RBSP_DATA_WOFFSET                   0x0
#define ARVDE_BSEV_VDE_TRANS_TYPE_0_RBSP_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_TRANS_TYPE_0_RBSP_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_VDE_TRANS_TYPE_0_RBSP_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_TRANS_TYPE_0_RBSP_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VDE_TRANS_TYPE_0_VDE_TTYPE_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VDE_TRANS_TYPE_0_VDE_TTYPE_FIELD                     _MK_FIELD_CONST(0xfff, ARVDE_BSEV_VDE_TRANS_TYPE_0_VDE_TTYPE_SHIFT)
#define ARVDE_BSEV_VDE_TRANS_TYPE_0_VDE_TTYPE_RANGE                     11:0
#define ARVDE_BSEV_VDE_TRANS_TYPE_0_VDE_TTYPE_WOFFSET                   0x0
#define ARVDE_BSEV_VDE_TRANS_TYPE_0_VDE_TTYPE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_TRANS_TYPE_0_VDE_TTYPE_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define ARVDE_BSEV_VDE_TRANS_TYPE_0_VDE_TTYPE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_TRANS_TYPE_0_VDE_TTYPE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_BSE_CMD_PKT_EXT_0
#define ARVDE_BSEV_BSE_CMD_PKT_EXT_0                    _MK_ADDR_CONST(0x1028)
#define ARVDE_BSEV_BSE_CMD_PKT_EXT_0_SECURE                     0x0
#define ARVDE_BSEV_BSE_CMD_PKT_EXT_0_WORD_COUNT                         0x1
#define ARVDE_BSEV_BSE_CMD_PKT_EXT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CMD_PKT_EXT_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_BSE_CMD_PKT_EXT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CMD_PKT_EXT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CMD_PKT_EXT_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_BSE_CMD_PKT_EXT_0_WRITE_MASK                         _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_BSE_CMD_PKT_EXT_0_VRAM_CLR_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_BSE_CMD_PKT_EXT_0_VRAM_CLR_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_BSE_CMD_PKT_EXT_0_VRAM_CLR_SHIFT)
#define ARVDE_BSEV_BSE_CMD_PKT_EXT_0_VRAM_CLR_RANGE                     0:0
#define ARVDE_BSEV_BSE_CMD_PKT_EXT_0_VRAM_CLR_WOFFSET                   0x0
#define ARVDE_BSEV_BSE_CMD_PKT_EXT_0_VRAM_CLR_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CMD_PKT_EXT_0_VRAM_CLR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_BSE_CMD_PKT_EXT_0_VRAM_CLR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CMD_PKT_EXT_0_VRAM_CLR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_BSE_CMD_PKT_EXT_0_NEW_MB_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_BSE_CMD_PKT_EXT_0_NEW_MB_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_BSE_CMD_PKT_EXT_0_NEW_MB_SHIFT)
#define ARVDE_BSEV_BSE_CMD_PKT_EXT_0_NEW_MB_RANGE                       1:1
#define ARVDE_BSEV_BSE_CMD_PKT_EXT_0_NEW_MB_WOFFSET                     0x0
#define ARVDE_BSEV_BSE_CMD_PKT_EXT_0_NEW_MB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CMD_PKT_EXT_0_NEW_MB_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_BSE_CMD_PKT_EXT_0_NEW_MB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CMD_PKT_EXT_0_NEW_MB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_INTR_ENABLE_0
#define ARVDE_BSEV_INTR_ENABLE_0                        _MK_ADDR_CONST(0x1040)
#define ARVDE_BSEV_INTR_ENABLE_0_SECURE                         0x0
#define ARVDE_BSEV_INTR_ENABLE_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_INTR_ENABLE_0_RESET_VAL                      _MK_MASK_CONST(0x1100)
#define ARVDE_BSEV_INTR_ENABLE_0_RESET_MASK                     _MK_MASK_CONST(0x40113f)
#define ARVDE_BSEV_INTR_ENABLE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_ENABLE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_ENABLE_0_READ_MASK                      _MK_MASK_CONST(0x40113f)
#define ARVDE_BSEV_INTR_ENABLE_0_WRITE_MASK                     _MK_MASK_CONST(0x40113f)
#define ARVDE_BSEV_INTR_ENABLE_0_DMA_WRITE_SUSPEND_SHIFT                        _MK_SHIFT_CONST(22)
#define ARVDE_BSEV_INTR_ENABLE_0_DMA_WRITE_SUSPEND_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_ENABLE_0_DMA_WRITE_SUSPEND_SHIFT)
#define ARVDE_BSEV_INTR_ENABLE_0_DMA_WRITE_SUSPEND_RANGE                        22:22
#define ARVDE_BSEV_INTR_ENABLE_0_DMA_WRITE_SUSPEND_WOFFSET                      0x0
#define ARVDE_BSEV_INTR_ENABLE_0_DMA_WRITE_SUSPEND_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_ENABLE_0_DMA_WRITE_SUSPEND_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_ENABLE_0_DMA_WRITE_SUSPEND_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_ENABLE_0_DMA_WRITE_SUSPEND_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_ENABLE_0_VP8_LL_DATA_DEFICIT_SHIFT                      _MK_SHIFT_CONST(12)
#define ARVDE_BSEV_INTR_ENABLE_0_VP8_LL_DATA_DEFICIT_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_ENABLE_0_VP8_LL_DATA_DEFICIT_SHIFT)
#define ARVDE_BSEV_INTR_ENABLE_0_VP8_LL_DATA_DEFICIT_RANGE                      12:12
#define ARVDE_BSEV_INTR_ENABLE_0_VP8_LL_DATA_DEFICIT_WOFFSET                    0x0
#define ARVDE_BSEV_INTR_ENABLE_0_VP8_LL_DATA_DEFICIT_DEFAULT                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_ENABLE_0_VP8_LL_DATA_DEFICIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_ENABLE_0_VP8_LL_DATA_DEFICIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_ENABLE_0_VP8_LL_DATA_DEFICIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_ENABLE_0_MARKER_ERROR_BYPASS_SHIFT                      _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_INTR_ENABLE_0_MARKER_ERROR_BYPASS_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_ENABLE_0_MARKER_ERROR_BYPASS_SHIFT)
#define ARVDE_BSEV_INTR_ENABLE_0_MARKER_ERROR_BYPASS_RANGE                      8:8
#define ARVDE_BSEV_INTR_ENABLE_0_MARKER_ERROR_BYPASS_WOFFSET                    0x0
#define ARVDE_BSEV_INTR_ENABLE_0_MARKER_ERROR_BYPASS_DEFAULT                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_ENABLE_0_MARKER_ERROR_BYPASS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_ENABLE_0_MARKER_ERROR_BYPASS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_ENABLE_0_MARKER_ERROR_BYPASS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_ENABLE_0_INTR_ERR_ENB_SHIFT                     _MK_SHIFT_CONST(5)
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_ERR_ENB_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_ENABLE_0_INTR_ERR_ENB_SHIFT)
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_ERR_ENB_RANGE                     5:5
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_ERR_ENB_WOFFSET                   0x0
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_ERR_ENB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_ERR_ENB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_ERR_ENB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_ERR_ENB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_ENABLE_0_INTRME_ENB_SHIFT                       _MK_SHIFT_CONST(4)
#define ARVDE_BSEV_INTR_ENABLE_0_INTRME_ENB_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_ENABLE_0_INTRME_ENB_SHIFT)
#define ARVDE_BSEV_INTR_ENABLE_0_INTRME_ENB_RANGE                       4:4
#define ARVDE_BSEV_INTR_ENABLE_0_INTRME_ENB_WOFFSET                     0x0
#define ARVDE_BSEV_INTR_ENABLE_0_INTRME_ENB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_ENABLE_0_INTRME_ENB_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_ENABLE_0_INTRME_ENB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_ENABLE_0_INTRME_ENB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_ENABLE_0_INTR_RLTFULL_ENB_SHIFT                 _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_RLTFULL_ENB_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_ENABLE_0_INTR_RLTFULL_ENB_SHIFT)
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_RLTFULL_ENB_RANGE                 3:3
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_RLTFULL_ENB_WOFFSET                       0x0
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_RLTFULL_ENB_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_RLTFULL_ENB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_RLTFULL_ENB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_RLTFULL_ENB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_ENABLE_0_INTR_ICQFULL_ENB_SHIFT                 _MK_SHIFT_CONST(2)
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_ICQFULL_ENB_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_ENABLE_0_INTR_ICQFULL_ENB_SHIFT)
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_ICQFULL_ENB_RANGE                 2:2
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_ICQFULL_ENB_WOFFSET                       0x0
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_ICQFULL_ENB_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_ICQFULL_ENB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_ICQFULL_ENB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_ICQFULL_ENB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_ENABLE_0_INTR_EOS_ENB_SHIFT                     _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_EOS_ENB_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_ENABLE_0_INTR_EOS_ENB_SHIFT)
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_EOS_ENB_RANGE                     1:1
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_EOS_ENB_WOFFSET                   0x0
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_EOS_ENB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_EOS_ENB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_EOS_ENB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_EOS_ENB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_INTR_ENABLE_0_INTR_BLKDONE_ENB_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_BLKDONE_ENB_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_INTR_ENABLE_0_INTR_BLKDONE_ENB_SHIFT)
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_BLKDONE_ENB_RANGE                 0:0
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_BLKDONE_ENB_WOFFSET                       0x0
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_BLKDONE_ENB_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_BLKDONE_ENB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_BLKDONE_ENB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_INTR_ENABLE_0_INTR_BLKDONE_ENB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_BSE_CONFIG_0
#define ARVDE_BSEV_BSE_CONFIG_0                 _MK_ADDR_CONST(0x1044)
#define ARVDE_BSEV_BSE_CONFIG_0_SECURE                  0x0
#define ARVDE_BSEV_BSE_CONFIG_0_WORD_COUNT                      0x1
#define ARVDE_BSEV_BSE_CONFIG_0_RESET_VAL                       _MK_MASK_CONST(0xffff0d28)
#define ARVDE_BSEV_BSE_CONFIG_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_BSE_CONFIG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CONFIG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CONFIG_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_BSE_CONFIG_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_BSE_CONFIG_0_RESTART_INTERVAL_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_BSE_CONFIG_0_RESTART_INTERVAL_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_BSE_CONFIG_0_RESTART_INTERVAL_SHIFT)
#define ARVDE_BSEV_BSE_CONFIG_0_RESTART_INTERVAL_RANGE                  31:16
#define ARVDE_BSEV_BSE_CONFIG_0_RESTART_INTERVAL_WOFFSET                        0x0
#define ARVDE_BSEV_BSE_CONFIG_0_RESTART_INTERVAL_DEFAULT                        _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_BSE_CONFIG_0_RESTART_INTERVAL_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_BSE_CONFIG_0_RESTART_INTERVAL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CONFIG_0_RESTART_INTERVAL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_BSE_CONFIG_0_VLD_VRAMTAB_SEL_SHIFT                   _MK_SHIFT_CONST(15)
#define ARVDE_BSEV_BSE_CONFIG_0_VLD_VRAMTAB_SEL_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_BSEV_BSE_CONFIG_0_VLD_VRAMTAB_SEL_SHIFT)
#define ARVDE_BSEV_BSE_CONFIG_0_VLD_VRAMTAB_SEL_RANGE                   15:15
#define ARVDE_BSEV_BSE_CONFIG_0_VLD_VRAMTAB_SEL_WOFFSET                 0x0
#define ARVDE_BSEV_BSE_CONFIG_0_VLD_VRAMTAB_SEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CONFIG_0_VLD_VRAMTAB_SEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_BSE_CONFIG_0_VLD_VRAMTAB_SEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CONFIG_0_VLD_VRAMTAB_SEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_BSE_CONFIG_0_DEFAULT_VLC_TABLE_SHIFT                 _MK_SHIFT_CONST(14)
#define ARVDE_BSEV_BSE_CONFIG_0_DEFAULT_VLC_TABLE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_BSE_CONFIG_0_DEFAULT_VLC_TABLE_SHIFT)
#define ARVDE_BSEV_BSE_CONFIG_0_DEFAULT_VLC_TABLE_RANGE                 14:14
#define ARVDE_BSEV_BSE_CONFIG_0_DEFAULT_VLC_TABLE_WOFFSET                       0x0
#define ARVDE_BSEV_BSE_CONFIG_0_DEFAULT_VLC_TABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CONFIG_0_DEFAULT_VLC_TABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_BSE_CONFIG_0_DEFAULT_VLC_TABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CONFIG_0_DEFAULT_VLC_TABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_BSE_CONFIG_0_IPCMVAL_CHK_DIS_SHIFT                   _MK_SHIFT_CONST(13)
#define ARVDE_BSEV_BSE_CONFIG_0_IPCMVAL_CHK_DIS_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_BSEV_BSE_CONFIG_0_IPCMVAL_CHK_DIS_SHIFT)
#define ARVDE_BSEV_BSE_CONFIG_0_IPCMVAL_CHK_DIS_RANGE                   13:13
#define ARVDE_BSEV_BSE_CONFIG_0_IPCMVAL_CHK_DIS_WOFFSET                 0x0
#define ARVDE_BSEV_BSE_CONFIG_0_IPCMVAL_CHK_DIS_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CONFIG_0_IPCMVAL_CHK_DIS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_BSE_CONFIG_0_IPCMVAL_CHK_DIS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CONFIG_0_IPCMVAL_CHK_DIS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_BSE_CONFIG_0_BYTECNT_ENB_SHIFT                       _MK_SHIFT_CONST(12)
#define ARVDE_BSEV_BSE_CONFIG_0_BYTECNT_ENB_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_BSE_CONFIG_0_BYTECNT_ENB_SHIFT)
#define ARVDE_BSEV_BSE_CONFIG_0_BYTECNT_ENB_RANGE                       12:12
#define ARVDE_BSEV_BSE_CONFIG_0_BYTECNT_ENB_WOFFSET                     0x0
#define ARVDE_BSEV_BSE_CONFIG_0_BYTECNT_ENB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CONFIG_0_BYTECNT_ENB_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_BSE_CONFIG_0_BYTECNT_ENB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CONFIG_0_BYTECNT_ENB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_BSE_CONFIG_0_WRBITS_VALUE_SHIFT                      _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_BSE_CONFIG_0_WRBITS_VALUE_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_BSE_CONFIG_0_WRBITS_VALUE_SHIFT)
#define ARVDE_BSEV_BSE_CONFIG_0_WRBITS_VALUE_RANGE                      11:11
#define ARVDE_BSEV_BSE_CONFIG_0_WRBITS_VALUE_WOFFSET                    0x0
#define ARVDE_BSEV_BSE_CONFIG_0_WRBITS_VALUE_DEFAULT                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_BSE_CONFIG_0_WRBITS_VALUE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_BSE_CONFIG_0_WRBITS_VALUE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CONFIG_0_WRBITS_VALUE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_BSE_CONFIG_0_ENDIAN_ENB_SHIFT                        _MK_SHIFT_CONST(10)
#define ARVDE_BSEV_BSE_CONFIG_0_ENDIAN_ENB_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_BSE_CONFIG_0_ENDIAN_ENB_SHIFT)
#define ARVDE_BSEV_BSE_CONFIG_0_ENDIAN_ENB_RANGE                        10:10
#define ARVDE_BSEV_BSE_CONFIG_0_ENDIAN_ENB_WOFFSET                      0x0
#define ARVDE_BSEV_BSE_CONFIG_0_ENDIAN_ENB_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_BSE_CONFIG_0_ENDIAN_ENB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_BSE_CONFIG_0_ENDIAN_ENB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CONFIG_0_ENDIAN_ENB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_BSE_CONFIG_0_RM_CHECK_ENB_SHIFT                      _MK_SHIFT_CONST(9)
#define ARVDE_BSEV_BSE_CONFIG_0_RM_CHECK_ENB_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_BSE_CONFIG_0_RM_CHECK_ENB_SHIFT)
#define ARVDE_BSEV_BSE_CONFIG_0_RM_CHECK_ENB_RANGE                      9:9
#define ARVDE_BSEV_BSE_CONFIG_0_RM_CHECK_ENB_WOFFSET                    0x0
#define ARVDE_BSEV_BSE_CONFIG_0_RM_CHECK_ENB_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CONFIG_0_RM_CHECK_ENB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_BSE_CONFIG_0_RM_CHECK_ENB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CONFIG_0_RM_CHECK_ENB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_BSE_CONFIG_0_STUFFED_ENB_SHIFT                       _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_BSE_CONFIG_0_STUFFED_ENB_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_BSE_CONFIG_0_STUFFED_ENB_SHIFT)
#define ARVDE_BSEV_BSE_CONFIG_0_STUFFED_ENB_RANGE                       8:8
#define ARVDE_BSEV_BSE_CONFIG_0_STUFFED_ENB_WOFFSET                     0x0
#define ARVDE_BSEV_BSE_CONFIG_0_STUFFED_ENB_DEFAULT                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_BSE_CONFIG_0_STUFFED_ENB_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_BSE_CONFIG_0_STUFFED_ENB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CONFIG_0_STUFFED_ENB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_BSE_CONFIG_0_SIGN_READ_ENB_SHIFT                     _MK_SHIFT_CONST(7)
#define ARVDE_BSEV_BSE_CONFIG_0_SIGN_READ_ENB_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_BSE_CONFIG_0_SIGN_READ_ENB_SHIFT)
#define ARVDE_BSEV_BSE_CONFIG_0_SIGN_READ_ENB_RANGE                     7:7
#define ARVDE_BSEV_BSE_CONFIG_0_SIGN_READ_ENB_WOFFSET                   0x0
#define ARVDE_BSEV_BSE_CONFIG_0_SIGN_READ_ENB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CONFIG_0_SIGN_READ_ENB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_BSE_CONFIG_0_SIGN_READ_ENB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CONFIG_0_SIGN_READ_ENB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_BSE_CONFIG_0_ESC_PAT_ENB_SHIFT                       _MK_SHIFT_CONST(6)
#define ARVDE_BSEV_BSE_CONFIG_0_ESC_PAT_ENB_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_BSE_CONFIG_0_ESC_PAT_ENB_SHIFT)
#define ARVDE_BSEV_BSE_CONFIG_0_ESC_PAT_ENB_RANGE                       6:6
#define ARVDE_BSEV_BSE_CONFIG_0_ESC_PAT_ENB_WOFFSET                     0x0
#define ARVDE_BSEV_BSE_CONFIG_0_ESC_PAT_ENB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CONFIG_0_ESC_PAT_ENB_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_BSE_CONFIG_0_ESC_PAT_ENB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CONFIG_0_ESC_PAT_ENB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_BSE_CONFIG_0_EOB_PAT_ENB_SHIFT                       _MK_SHIFT_CONST(5)
#define ARVDE_BSEV_BSE_CONFIG_0_EOB_PAT_ENB_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_BSE_CONFIG_0_EOB_PAT_ENB_SHIFT)
#define ARVDE_BSEV_BSE_CONFIG_0_EOB_PAT_ENB_RANGE                       5:5
#define ARVDE_BSEV_BSE_CONFIG_0_EOB_PAT_ENB_WOFFSET                     0x0
#define ARVDE_BSEV_BSE_CONFIG_0_EOB_PAT_ENB_DEFAULT                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_BSE_CONFIG_0_EOB_PAT_ENB_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_BSE_CONFIG_0_EOB_PAT_ENB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CONFIG_0_EOB_PAT_ENB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_BSE_CONFIG_0_BSE_MODE_SEL_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_BSE_CONFIG_0_BSE_MODE_SEL_FIELD                      _MK_FIELD_CONST(0x1f, ARVDE_BSEV_BSE_CONFIG_0_BSE_MODE_SEL_SHIFT)
#define ARVDE_BSEV_BSE_CONFIG_0_BSE_MODE_SEL_RANGE                      4:0
#define ARVDE_BSEV_BSE_CONFIG_0_BSE_MODE_SEL_WOFFSET                    0x0
#define ARVDE_BSEV_BSE_CONFIG_0_BSE_MODE_SEL_DEFAULT                    _MK_MASK_CONST(0x8)
#define ARVDE_BSEV_BSE_CONFIG_0_BSE_MODE_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define ARVDE_BSEV_BSE_CONFIG_0_BSE_MODE_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CONFIG_0_BSE_MODE_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_CONFIG_0_BSE_MODE_SEL_AES                        _MK_ENUM_CONST(0)
#define ARVDE_BSEV_BSE_CONFIG_0_BSE_MODE_SEL_MP3_2                      _MK_ENUM_CONST(4)
#define ARVDE_BSEV_BSE_CONFIG_0_BSE_MODE_SEL_AAC_2                      _MK_ENUM_CONST(5)
#define ARVDE_BSEV_BSE_CONFIG_0_BSE_MODE_SEL_MP3_ACC_4                  _MK_ENUM_CONST(6)
#define ARVDE_BSEV_BSE_CONFIG_0_BSE_MODE_SEL_JPEGD                      _MK_ENUM_CONST(8)
#define ARVDE_BSEV_BSE_CONFIG_0_BSE_MODE_SEL_MPEG1                      _MK_ENUM_CONST(9)
#define ARVDE_BSEV_BSE_CONFIG_0_BSE_MODE_SEL_MPEG2                      _MK_ENUM_CONST(10)
#define ARVDE_BSEV_BSE_CONFIG_0_BSE_MODE_SEL_MPEG4_VLC                  _MK_ENUM_CONST(11)
#define ARVDE_BSEV_BSE_CONFIG_0_BSE_MODE_SEL_MPEG4_RVLC                 _MK_ENUM_CONST(12)
#define ARVDE_BSEV_BSE_CONFIG_0_BSE_MODE_SEL_H264                       _MK_ENUM_CONST(13)
#define ARVDE_BSEV_BSE_CONFIG_0_BSE_MODE_SEL_VC1                        _MK_ENUM_CONST(14)
#define ARVDE_BSEV_BSE_CONFIG_0_BSE_MODE_SEL_VP8                        _MK_ENUM_CONST(15)
#define ARVDE_BSEV_BSE_CONFIG_0_BSE_MODE_SEL_JPEGE                      _MK_ENUM_CONST(16)


// Register ARVDE_BSEV_EOB_ESC_PAT_0
#define ARVDE_BSEV_EOB_ESC_PAT_0                        _MK_ADDR_CONST(0x1048)
#define ARVDE_BSEV_EOB_ESC_PAT_0_SECURE                         0x0
#define ARVDE_BSEV_EOB_ESC_PAT_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_EOB_ESC_PAT_0_RESET_VAL                      _MK_MASK_CONST(0x7fe07ff)
#define ARVDE_BSEV_EOB_ESC_PAT_0_RESET_MASK                     _MK_MASK_CONST(0x7ff07ff)
#define ARVDE_BSEV_EOB_ESC_PAT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_EOB_ESC_PAT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_EOB_ESC_PAT_0_READ_MASK                      _MK_MASK_CONST(0x7ff07ff)
#define ARVDE_BSEV_EOB_ESC_PAT_0_WRITE_MASK                     _MK_MASK_CONST(0x7ff07ff)
#define ARVDE_BSEV_EOB_ESC_PAT_0_ESC_PATTERN_SHIFT                      _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_EOB_ESC_PAT_0_ESC_PATTERN_FIELD                      _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_EOB_ESC_PAT_0_ESC_PATTERN_SHIFT)
#define ARVDE_BSEV_EOB_ESC_PAT_0_ESC_PATTERN_RANGE                      26:16
#define ARVDE_BSEV_EOB_ESC_PAT_0_ESC_PATTERN_WOFFSET                    0x0
#define ARVDE_BSEV_EOB_ESC_PAT_0_ESC_PATTERN_DEFAULT                    _MK_MASK_CONST(0x7fe)
#define ARVDE_BSEV_EOB_ESC_PAT_0_ESC_PATTERN_DEFAULT_MASK                       _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_EOB_ESC_PAT_0_ESC_PATTERN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_EOB_ESC_PAT_0_ESC_PATTERN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_EOB_ESC_PAT_0_EOB_PATTERN_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_EOB_ESC_PAT_0_EOB_PATTERN_FIELD                      _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_EOB_ESC_PAT_0_EOB_PATTERN_SHIFT)
#define ARVDE_BSEV_EOB_ESC_PAT_0_EOB_PATTERN_RANGE                      10:0
#define ARVDE_BSEV_EOB_ESC_PAT_0_EOB_PATTERN_WOFFSET                    0x0
#define ARVDE_BSEV_EOB_ESC_PAT_0_EOB_PATTERN_DEFAULT                    _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_EOB_ESC_PAT_0_EOB_PATTERN_DEFAULT_MASK                       _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_EOB_ESC_PAT_0_EOB_PATTERN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_EOB_ESC_PAT_0_EOB_PATTERN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_PRIM_SPECIAL_0
#define ARVDE_BSEV_PRIM_SPECIAL_0                       _MK_ADDR_CONST(0x104c)
#define ARVDE_BSEV_PRIM_SPECIAL_0_SECURE                        0x0
#define ARVDE_BSEV_PRIM_SPECIAL_0_WORD_COUNT                    0x1
#define ARVDE_BSEV_PRIM_SPECIAL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_PRIM_SPECIAL_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_PRIM_SPECIAL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_PRIM_SPECIAL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_PRIM_SPECIAL_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_PRIM_SPECIAL_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_PRIM_SPECIAL_0_PRIM_SPECIAL_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_PRIM_SPECIAL_0_PRIM_SPECIAL_FIELD                    _MK_FIELD_CONST(0xffff, ARVDE_BSEV_PRIM_SPECIAL_0_PRIM_SPECIAL_SHIFT)
#define ARVDE_BSEV_PRIM_SPECIAL_0_PRIM_SPECIAL_RANGE                    15:0
#define ARVDE_BSEV_PRIM_SPECIAL_0_PRIM_SPECIAL_WOFFSET                  0x0
#define ARVDE_BSEV_PRIM_SPECIAL_0_PRIM_SPECIAL_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_PRIM_SPECIAL_0_PRIM_SPECIAL_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_PRIM_SPECIAL_0_PRIM_SPECIAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_PRIM_SPECIAL_0_PRIM_SPECIAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_JPEG_CONFIG_0
#define ARVDE_BSEV_JPEG_CONFIG_0                        _MK_ADDR_CONST(0x1050)
#define ARVDE_BSEV_JPEG_CONFIG_0_SECURE                         0x0
#define ARVDE_BSEV_JPEG_CONFIG_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_JPEG_CONFIG_0_RESET_VAL                      _MK_MASK_CONST(0x7701)
#define ARVDE_BSEV_JPEG_CONFIG_0_RESET_MASK                     _MK_MASK_CONST(0xfff7)
#define ARVDE_BSEV_JPEG_CONFIG_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPEG_CONFIG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPEG_CONFIG_0_READ_MASK                      _MK_MASK_CONST(0xfff7)
#define ARVDE_BSEV_JPEG_CONFIG_0_WRITE_MASK                     _MK_MASK_CONST(0xfff7)
#define ARVDE_BSEV_JPEG_CONFIG_0_COMP2_TAB_SEL_SHIFT                    _MK_SHIFT_CONST(12)
#define ARVDE_BSEV_JPEG_CONFIG_0_COMP2_TAB_SEL_FIELD                    _MK_FIELD_CONST(0xf, ARVDE_BSEV_JPEG_CONFIG_0_COMP2_TAB_SEL_SHIFT)
#define ARVDE_BSEV_JPEG_CONFIG_0_COMP2_TAB_SEL_RANGE                    15:12
#define ARVDE_BSEV_JPEG_CONFIG_0_COMP2_TAB_SEL_WOFFSET                  0x0
#define ARVDE_BSEV_JPEG_CONFIG_0_COMP2_TAB_SEL_DEFAULT                  _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_JPEG_CONFIG_0_COMP2_TAB_SEL_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define ARVDE_BSEV_JPEG_CONFIG_0_COMP2_TAB_SEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPEG_CONFIG_0_COMP2_TAB_SEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_JPEG_CONFIG_0_COMP1_TAB_SEL_SHIFT                    _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_JPEG_CONFIG_0_COMP1_TAB_SEL_FIELD                    _MK_FIELD_CONST(0xf, ARVDE_BSEV_JPEG_CONFIG_0_COMP1_TAB_SEL_SHIFT)
#define ARVDE_BSEV_JPEG_CONFIG_0_COMP1_TAB_SEL_RANGE                    11:8
#define ARVDE_BSEV_JPEG_CONFIG_0_COMP1_TAB_SEL_WOFFSET                  0x0
#define ARVDE_BSEV_JPEG_CONFIG_0_COMP1_TAB_SEL_DEFAULT                  _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_JPEG_CONFIG_0_COMP1_TAB_SEL_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define ARVDE_BSEV_JPEG_CONFIG_0_COMP1_TAB_SEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPEG_CONFIG_0_COMP1_TAB_SEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_JPEG_CONFIG_0_COMP0_TAB_SEL_SHIFT                    _MK_SHIFT_CONST(4)
#define ARVDE_BSEV_JPEG_CONFIG_0_COMP0_TAB_SEL_FIELD                    _MK_FIELD_CONST(0xf, ARVDE_BSEV_JPEG_CONFIG_0_COMP0_TAB_SEL_SHIFT)
#define ARVDE_BSEV_JPEG_CONFIG_0_COMP0_TAB_SEL_RANGE                    7:4
#define ARVDE_BSEV_JPEG_CONFIG_0_COMP0_TAB_SEL_WOFFSET                  0x0
#define ARVDE_BSEV_JPEG_CONFIG_0_COMP0_TAB_SEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPEG_CONFIG_0_COMP0_TAB_SEL_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define ARVDE_BSEV_JPEG_CONFIG_0_COMP0_TAB_SEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPEG_CONFIG_0_COMP0_TAB_SEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_JPEG_CONFIG_0_JPEG_COMP_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_JPEG_CONFIG_0_JPEG_COMP_FIELD                        _MK_FIELD_CONST(0x7, ARVDE_BSEV_JPEG_CONFIG_0_JPEG_COMP_SHIFT)
#define ARVDE_BSEV_JPEG_CONFIG_0_JPEG_COMP_RANGE                        2:0
#define ARVDE_BSEV_JPEG_CONFIG_0_JPEG_COMP_WOFFSET                      0x0
#define ARVDE_BSEV_JPEG_CONFIG_0_JPEG_COMP_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_JPEG_CONFIG_0_JPEG_COMP_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_JPEG_CONFIG_0_JPEG_COMP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPEG_CONFIG_0_JPEG_COMP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_EOS_BOUNDARY_0
#define ARVDE_BSEV_EOS_BOUNDARY_0                       _MK_ADDR_CONST(0x1054)
#define ARVDE_BSEV_EOS_BOUNDARY_0_SECURE                        0x0
#define ARVDE_BSEV_EOS_BOUNDARY_0_WORD_COUNT                    0x1
#define ARVDE_BSEV_EOS_BOUNDARY_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_EOS_BOUNDARY_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_EOS_BOUNDARY_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_EOS_BOUNDARY_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_EOS_BOUNDARY_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_EOS_BOUNDARY_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_EOS_BOUNDARY_0_EOS_BOUNDARY_SHIFT                    _MK_SHIFT_CONST(10)
#define ARVDE_BSEV_EOS_BOUNDARY_0_EOS_BOUNDARY_FIELD                    _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_EOS_BOUNDARY_0_EOS_BOUNDARY_SHIFT)
#define ARVDE_BSEV_EOS_BOUNDARY_0_EOS_BOUNDARY_RANGE                    31:10
#define ARVDE_BSEV_EOS_BOUNDARY_0_EOS_BOUNDARY_WOFFSET                  0x0
#define ARVDE_BSEV_EOS_BOUNDARY_0_EOS_BOUNDARY_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_EOS_BOUNDARY_0_EOS_BOUNDARY_DEFAULT_MASK                     _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_EOS_BOUNDARY_0_EOS_BOUNDARY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_EOS_BOUNDARY_0_EOS_BOUNDARY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_EOS_BOUNDARY_0_BOUNDARY_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_EOS_BOUNDARY_0_BOUNDARY_FIELD                        _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_EOS_BOUNDARY_0_BOUNDARY_SHIFT)
#define ARVDE_BSEV_EOS_BOUNDARY_0_BOUNDARY_RANGE                        31:0
#define ARVDE_BSEV_EOS_BOUNDARY_0_BOUNDARY_WOFFSET                      0x0
#define ARVDE_BSEV_EOS_BOUNDARY_0_BOUNDARY_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_EOS_BOUNDARY_0_BOUNDARY_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_EOS_BOUNDARY_0_BOUNDARY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_EOS_BOUNDARY_0_BOUNDARY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SEC_BASE0_0
#define ARVDE_BSEV_SEC_BASE0_0                  _MK_ADDR_CONST(0x1058)
#define ARVDE_BSEV_SEC_BASE0_0_SECURE                   0x0
#define ARVDE_BSEV_SEC_BASE0_0_WORD_COUNT                       0x1
#define ARVDE_BSEV_SEC_BASE0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SEC_BASE0_0_RESET_MASK                       _MK_MASK_CONST(0x7f7f7f7f)
#define ARVDE_BSEV_SEC_BASE0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SEC_BASE0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SEC_BASE0_0_READ_MASK                        _MK_MASK_CONST(0x7f7f7f7f)
#define ARVDE_BSEV_SEC_BASE0_0_WRITE_MASK                       _MK_MASK_CONST(0x7f7f7f7f)
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB3_SHIFT                      _MK_SHIFT_CONST(24)
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB3_FIELD                      _MK_FIELD_CONST(0x7f, ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB3_SHIFT)
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB3_RANGE                      30:24
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB3_WOFFSET                    0x0
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB3_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB3_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB2_SHIFT                      _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB2_FIELD                      _MK_FIELD_CONST(0x7f, ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB2_SHIFT)
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB2_RANGE                      22:16
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB2_WOFFSET                    0x0
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB2_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB2_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB1_SHIFT                      _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB1_FIELD                      _MK_FIELD_CONST(0x7f, ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB1_SHIFT)
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB1_RANGE                      14:8
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB1_WOFFSET                    0x0
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB1_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB1_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB0_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB0_FIELD                      _MK_FIELD_CONST(0x7f, ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB0_SHIFT)
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB0_RANGE                      6:0
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB0_WOFFSET                    0x0
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB0_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB0_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SEC_BASE0_0_SEC_BASE_TAB0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SEC_BASE1_0
#define ARVDE_BSEV_SEC_BASE1_0                  _MK_ADDR_CONST(0x105c)
#define ARVDE_BSEV_SEC_BASE1_0_SECURE                   0x0
#define ARVDE_BSEV_SEC_BASE1_0_WORD_COUNT                       0x1
#define ARVDE_BSEV_SEC_BASE1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SEC_BASE1_0_RESET_MASK                       _MK_MASK_CONST(0x7f7f7f7f)
#define ARVDE_BSEV_SEC_BASE1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SEC_BASE1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SEC_BASE1_0_READ_MASK                        _MK_MASK_CONST(0x7f7f7f7f)
#define ARVDE_BSEV_SEC_BASE1_0_WRITE_MASK                       _MK_MASK_CONST(0x7f7f7f7f)
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB7_SHIFT                      _MK_SHIFT_CONST(24)
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB7_FIELD                      _MK_FIELD_CONST(0x7f, ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB7_SHIFT)
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB7_RANGE                      30:24
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB7_WOFFSET                    0x0
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB7_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB7_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB6_SHIFT                      _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB6_FIELD                      _MK_FIELD_CONST(0x7f, ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB6_SHIFT)
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB6_RANGE                      22:16
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB6_WOFFSET                    0x0
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB6_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB6_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB5_SHIFT                      _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB5_FIELD                      _MK_FIELD_CONST(0x7f, ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB5_SHIFT)
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB5_RANGE                      14:8
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB5_WOFFSET                    0x0
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB5_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB5_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB4_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB4_FIELD                      _MK_FIELD_CONST(0x7f, ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB4_SHIFT)
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB4_RANGE                      6:0
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB4_WOFFSET                    0x0
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB4_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB4_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SEC_BASE1_0_SEC_BASE_TAB4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_EXTQUAN_BASE_0
#define ARVDE_BSEV_EXTQUAN_BASE_0                       _MK_ADDR_CONST(0x1060)
#define ARVDE_BSEV_EXTQUAN_BASE_0_SECURE                        0x0
#define ARVDE_BSEV_EXTQUAN_BASE_0_WORD_COUNT                    0x1
#define ARVDE_BSEV_EXTQUAN_BASE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_EXTQUAN_BASE_0_RESET_MASK                    _MK_MASK_CONST(0x3ff)
#define ARVDE_BSEV_EXTQUAN_BASE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_EXTQUAN_BASE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_EXTQUAN_BASE_0_READ_MASK                     _MK_MASK_CONST(0x3ff)
#define ARVDE_BSEV_EXTQUAN_BASE_0_WRITE_MASK                    _MK_MASK_CONST(0x3ff)
#define ARVDE_BSEV_EXTQUAN_BASE_0_EXTQUAN_BASE_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_EXTQUAN_BASE_0_EXTQUAN_BASE_FIELD                    _MK_FIELD_CONST(0x3ff, ARVDE_BSEV_EXTQUAN_BASE_0_EXTQUAN_BASE_SHIFT)
#define ARVDE_BSEV_EXTQUAN_BASE_0_EXTQUAN_BASE_RANGE                    9:0
#define ARVDE_BSEV_EXTQUAN_BASE_0_EXTQUAN_BASE_WOFFSET                  0x0
#define ARVDE_BSEV_EXTQUAN_BASE_0_EXTQUAN_BASE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_EXTQUAN_BASE_0_EXTQUAN_BASE_DEFAULT_MASK                     _MK_MASK_CONST(0x3ff)
#define ARVDE_BSEV_EXTQUAN_BASE_0_EXTQUAN_BASE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_EXTQUAN_BASE_0_EXTQUAN_BASE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_MJPEG_DC_PRED_0_0
#define ARVDE_BSEV_MJPEG_DC_PRED_0_0                    _MK_ADDR_CONST(0x1064)
#define ARVDE_BSEV_MJPEG_DC_PRED_0_0_SECURE                     0x0
#define ARVDE_BSEV_MJPEG_DC_PRED_0_0_WORD_COUNT                         0x1
#define ARVDE_BSEV_MJPEG_DC_PRED_0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MJPEG_DC_PRED_0_0_RESET_MASK                         _MK_MASK_CONST(0xfff0fff)
#define ARVDE_BSEV_MJPEG_DC_PRED_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MJPEG_DC_PRED_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MJPEG_DC_PRED_0_0_READ_MASK                  _MK_MASK_CONST(0xfff0fff)
#define ARVDE_BSEV_MJPEG_DC_PRED_0_0_WRITE_MASK                         _MK_MASK_CONST(0xfff0fff)
#define ARVDE_BSEV_MJPEG_DC_PRED_0_0_CB_DC_PRED_SHIFT                   _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_MJPEG_DC_PRED_0_0_CB_DC_PRED_FIELD                   _MK_FIELD_CONST(0xfff, ARVDE_BSEV_MJPEG_DC_PRED_0_0_CB_DC_PRED_SHIFT)
#define ARVDE_BSEV_MJPEG_DC_PRED_0_0_CB_DC_PRED_RANGE                   27:16
#define ARVDE_BSEV_MJPEG_DC_PRED_0_0_CB_DC_PRED_WOFFSET                 0x0
#define ARVDE_BSEV_MJPEG_DC_PRED_0_0_CB_DC_PRED_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MJPEG_DC_PRED_0_0_CB_DC_PRED_DEFAULT_MASK                    _MK_MASK_CONST(0xfff)
#define ARVDE_BSEV_MJPEG_DC_PRED_0_0_CB_DC_PRED_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MJPEG_DC_PRED_0_0_CB_DC_PRED_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_MJPEG_DC_PRED_0_0_Y_DC_PRED_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_MJPEG_DC_PRED_0_0_Y_DC_PRED_FIELD                    _MK_FIELD_CONST(0xfff, ARVDE_BSEV_MJPEG_DC_PRED_0_0_Y_DC_PRED_SHIFT)
#define ARVDE_BSEV_MJPEG_DC_PRED_0_0_Y_DC_PRED_RANGE                    11:0
#define ARVDE_BSEV_MJPEG_DC_PRED_0_0_Y_DC_PRED_WOFFSET                  0x0
#define ARVDE_BSEV_MJPEG_DC_PRED_0_0_Y_DC_PRED_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MJPEG_DC_PRED_0_0_Y_DC_PRED_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define ARVDE_BSEV_MJPEG_DC_PRED_0_0_Y_DC_PRED_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MJPEG_DC_PRED_0_0_Y_DC_PRED_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_MJPEG_DC_PRED_1_0
#define ARVDE_BSEV_MJPEG_DC_PRED_1_0                    _MK_ADDR_CONST(0x1068)
#define ARVDE_BSEV_MJPEG_DC_PRED_1_0_SECURE                     0x0
#define ARVDE_BSEV_MJPEG_DC_PRED_1_0_WORD_COUNT                         0x1
#define ARVDE_BSEV_MJPEG_DC_PRED_1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MJPEG_DC_PRED_1_0_RESET_MASK                         _MK_MASK_CONST(0xfff)
#define ARVDE_BSEV_MJPEG_DC_PRED_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MJPEG_DC_PRED_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MJPEG_DC_PRED_1_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ARVDE_BSEV_MJPEG_DC_PRED_1_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ARVDE_BSEV_MJPEG_DC_PRED_1_0_CR_DC_PRED_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_MJPEG_DC_PRED_1_0_CR_DC_PRED_FIELD                   _MK_FIELD_CONST(0xfff, ARVDE_BSEV_MJPEG_DC_PRED_1_0_CR_DC_PRED_SHIFT)
#define ARVDE_BSEV_MJPEG_DC_PRED_1_0_CR_DC_PRED_RANGE                   11:0
#define ARVDE_BSEV_MJPEG_DC_PRED_1_0_CR_DC_PRED_WOFFSET                 0x0
#define ARVDE_BSEV_MJPEG_DC_PRED_1_0_CR_DC_PRED_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MJPEG_DC_PRED_1_0_CR_DC_PRED_DEFAULT_MASK                    _MK_MASK_CONST(0xfff)
#define ARVDE_BSEV_MJPEG_DC_PRED_1_0_CR_DC_PRED_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MJPEG_DC_PRED_1_0_CR_DC_PRED_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0                 _MK_ADDR_CONST(0x106c)
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_SECURE                  0x0
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_WORD_COUNT                      0x1
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_RESET_VAL                       _MK_MASK_CONST(0x10)
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_RESET_MASK                      _MK_MASK_CONST(0x1f)
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_READ_MASK                       _MK_MASK_CONST(0x1f)
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_WRITE_MASK                      _MK_MASK_CONST(0x1f)
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_SBYTE_ERR_BYPASS_SHIFT                  _MK_SHIFT_CONST(4)
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_SBYTE_ERR_BYPASS_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_SBYTE_ERR_BYPASS_SHIFT)
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_SBYTE_ERR_BYPASS_RANGE                  4:4
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_SBYTE_ERR_BYPASS_WOFFSET                        0x0
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_SBYTE_ERR_BYPASS_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_SBYTE_ERR_BYPASS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_SBYTE_ERR_BYPASS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_SBYTE_ERR_BYPASS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_RATE_ALLOC_SCHEME_SHIFT                 _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_RATE_ALLOC_SCHEME_FIELD                 _MK_FIELD_CONST(0x7, ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_RATE_ALLOC_SCHEME_SHIFT)
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_RATE_ALLOC_SCHEME_RANGE                 3:1
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_RATE_ALLOC_SCHEME_WOFFSET                       0x0
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_RATE_ALLOC_SCHEME_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_RATE_ALLOC_SCHEME_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_RATE_ALLOC_SCHEME_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_RATE_ALLOC_SCHEME_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_RATE_ALLOC_ENB_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_RATE_ALLOC_ENB_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_RATE_ALLOC_ENB_SHIFT)
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_RATE_ALLOC_ENB_RANGE                    0:0
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_RATE_ALLOC_ENB_WOFFSET                  0x0
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_RATE_ALLOC_ENB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_RATE_ALLOC_ENB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_RATE_ALLOC_ENB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0_RATE_ALLOC_ENB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_JPE_PREQUANT_CFG_0
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0                   _MK_ADDR_CONST(0x1070)
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_SECURE                    0x0
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_WORD_COUNT                        0x1
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_RESET_MASK                        _MK_MASK_CONST(0xfff007f)
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_READ_MASK                         _MK_MASK_CONST(0xfff007f)
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_WRITE_MASK                        _MK_MASK_CONST(0xfff007f)
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_TH_MAG_SHIFT                     _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_TH_MAG_FIELD                     _MK_FIELD_CONST(0xfff, ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_TH_MAG_SHIFT)
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_TH_MAG_RANGE                     27:16
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_TH_MAG_WOFFSET                   0x0
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_TH_MAG_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_TH_MAG_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_TH_MAG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_TH_MAG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_TH_INDEX_SHIFT                   _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_TH_INDEX_FIELD                   _MK_FIELD_CONST(0x3f, ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_TH_INDEX_SHIFT)
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_TH_INDEX_RANGE                   6:1
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_TH_INDEX_WOFFSET                 0x0
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_TH_INDEX_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_TH_INDEX_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_TH_INDEX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_TH_INDEX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_ENB_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_ENB_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_ENB_SHIFT)
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_ENB_RANGE                        0:0
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_ENB_WOFFSET                      0x0
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_ENB_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_ENB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_ENB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_PREQUANT_CFG_0_PREQUANT_ENB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_JPE_LUMA_RATE_CTR_0
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0                  _MK_ADDR_CONST(0x1074)
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_SECURE                   0x0
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_WORD_COUNT                       0x1
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_RESET_MASK                       _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_READ_MASK                        _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_WRITE_MASK                       _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_ZRL_LUMA_BIT_LEN_SHIFT                   _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_ZRL_LUMA_BIT_LEN_FIELD                   _MK_FIELD_CONST(0xf, ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_ZRL_LUMA_BIT_LEN_SHIFT)
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_ZRL_LUMA_BIT_LEN_RANGE                   19:16
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_ZRL_LUMA_BIT_LEN_WOFFSET                 0x0
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_ZRL_LUMA_BIT_LEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_ZRL_LUMA_BIT_LEN_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_ZRL_LUMA_BIT_LEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_ZRL_LUMA_BIT_LEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_EOB_LUMA_BIT_LEN_SHIFT                   _MK_SHIFT_CONST(12)
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_EOB_LUMA_BIT_LEN_FIELD                   _MK_FIELD_CONST(0xf, ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_EOB_LUMA_BIT_LEN_SHIFT)
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_EOB_LUMA_BIT_LEN_RANGE                   15:12
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_EOB_LUMA_BIT_LEN_WOFFSET                 0x0
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_EOB_LUMA_BIT_LEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_EOB_LUMA_BIT_LEN_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_EOB_LUMA_BIT_LEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_EOB_LUMA_BIT_LEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_T_LUMA_BITS_BLK_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_T_LUMA_BITS_BLK_FIELD                    _MK_FIELD_CONST(0xfff, ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_T_LUMA_BITS_BLK_SHIFT)
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_T_LUMA_BITS_BLK_RANGE                    11:0
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_T_LUMA_BITS_BLK_WOFFSET                  0x0
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_T_LUMA_BITS_BLK_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_T_LUMA_BITS_BLK_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_T_LUMA_BITS_BLK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_LUMA_RATE_CTR_0_T_LUMA_BITS_BLK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0                        _MK_ADDR_CONST(0x1078)
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_SECURE                         0x0
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_RESET_MASK                     _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_READ_MASK                      _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_WRITE_MASK                     _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_ZRL_CHROMA_BIT_LEN_SHIFT                       _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_ZRL_CHROMA_BIT_LEN_FIELD                       _MK_FIELD_CONST(0xf, ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_ZRL_CHROMA_BIT_LEN_SHIFT)
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_ZRL_CHROMA_BIT_LEN_RANGE                       19:16
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_ZRL_CHROMA_BIT_LEN_WOFFSET                     0x0
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_ZRL_CHROMA_BIT_LEN_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_ZRL_CHROMA_BIT_LEN_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_ZRL_CHROMA_BIT_LEN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_ZRL_CHROMA_BIT_LEN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_EOB_CHROMA_BIT_LEN_SHIFT                       _MK_SHIFT_CONST(12)
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_EOB_CHROMA_BIT_LEN_FIELD                       _MK_FIELD_CONST(0xf, ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_EOB_CHROMA_BIT_LEN_SHIFT)
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_EOB_CHROMA_BIT_LEN_RANGE                       15:12
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_EOB_CHROMA_BIT_LEN_WOFFSET                     0x0
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_EOB_CHROMA_BIT_LEN_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_EOB_CHROMA_BIT_LEN_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_EOB_CHROMA_BIT_LEN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_EOB_CHROMA_BIT_LEN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_T_CHROMA_BITS_BLK_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_T_CHROMA_BITS_BLK_FIELD                        _MK_FIELD_CONST(0xfff, ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_T_CHROMA_BITS_BLK_SHIFT)
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_T_CHROMA_BITS_BLK_RANGE                        11:0
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_T_CHROMA_BITS_BLK_WOFFSET                      0x0
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_T_CHROMA_BITS_BLK_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_T_CHROMA_BITS_BLK_DEFAULT_MASK                 _MK_MASK_CONST(0xfff)
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_T_CHROMA_BITS_BLK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0_T_CHROMA_BITS_BLK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_JPE_RESIDUE_BCNT_0
#define ARVDE_BSEV_JPE_RESIDUE_BCNT_0                   _MK_ADDR_CONST(0x107c)
#define ARVDE_BSEV_JPE_RESIDUE_BCNT_0_SECURE                    0x0
#define ARVDE_BSEV_JPE_RESIDUE_BCNT_0_WORD_COUNT                        0x1
#define ARVDE_BSEV_JPE_RESIDUE_BCNT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_RESIDUE_BCNT_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_JPE_RESIDUE_BCNT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_RESIDUE_BCNT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_RESIDUE_BCNT_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_JPE_RESIDUE_BCNT_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_JPE_RESIDUE_BCNT_0_JPE_RESIDUE_CNT_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_JPE_RESIDUE_BCNT_0_JPE_RESIDUE_CNT_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_JPE_RESIDUE_BCNT_0_JPE_RESIDUE_CNT_SHIFT)
#define ARVDE_BSEV_JPE_RESIDUE_BCNT_0_JPE_RESIDUE_CNT_RANGE                     31:0
#define ARVDE_BSEV_JPE_RESIDUE_BCNT_0_JPE_RESIDUE_CNT_WOFFSET                   0x0
#define ARVDE_BSEV_JPE_RESIDUE_BCNT_0_JPE_RESIDUE_CNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_RESIDUE_BCNT_0_JPE_RESIDUE_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_JPE_RESIDUE_BCNT_0_JPE_RESIDUE_CNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_RESIDUE_BCNT_0_JPE_RESIDUE_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_JPE_STUFFBYTE_CNT_0
#define ARVDE_BSEV_JPE_STUFFBYTE_CNT_0                  _MK_ADDR_CONST(0x1080)
#define ARVDE_BSEV_JPE_STUFFBYTE_CNT_0_SECURE                   0x0
#define ARVDE_BSEV_JPE_STUFFBYTE_CNT_0_WORD_COUNT                       0x1
#define ARVDE_BSEV_JPE_STUFFBYTE_CNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_STUFFBYTE_CNT_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_JPE_STUFFBYTE_CNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_STUFFBYTE_CNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_STUFFBYTE_CNT_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_JPE_STUFFBYTE_CNT_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_JPE_STUFFBYTE_CNT_0_JPE_STUFFBYTE_CNT_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_JPE_STUFFBYTE_CNT_0_JPE_STUFFBYTE_CNT_FIELD                  _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_JPE_STUFFBYTE_CNT_0_JPE_STUFFBYTE_CNT_SHIFT)
#define ARVDE_BSEV_JPE_STUFFBYTE_CNT_0_JPE_STUFFBYTE_CNT_RANGE                  31:0
#define ARVDE_BSEV_JPE_STUFFBYTE_CNT_0_JPE_STUFFBYTE_CNT_WOFFSET                        0x0
#define ARVDE_BSEV_JPE_STUFFBYTE_CNT_0_JPE_STUFFBYTE_CNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_STUFFBYTE_CNT_0_JPE_STUFFBYTE_CNT_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_JPE_STUFFBYTE_CNT_0_JPE_STUFFBYTE_CNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_STUFFBYTE_CNT_0_JPE_STUFFBYTE_CNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_JPE_TRUNCATED_BCNT_0
#define ARVDE_BSEV_JPE_TRUNCATED_BCNT_0                 _MK_ADDR_CONST(0x1084)
#define ARVDE_BSEV_JPE_TRUNCATED_BCNT_0_SECURE                  0x0
#define ARVDE_BSEV_JPE_TRUNCATED_BCNT_0_WORD_COUNT                      0x1
#define ARVDE_BSEV_JPE_TRUNCATED_BCNT_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_TRUNCATED_BCNT_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_JPE_TRUNCATED_BCNT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_TRUNCATED_BCNT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_TRUNCATED_BCNT_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_JPE_TRUNCATED_BCNT_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_JPE_TRUNCATED_BCNT_0_JPE_TRUNCATED_BCNT_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_JPE_TRUNCATED_BCNT_0_JPE_TRUNCATED_BCNT_FIELD                        _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_JPE_TRUNCATED_BCNT_0_JPE_TRUNCATED_BCNT_SHIFT)
#define ARVDE_BSEV_JPE_TRUNCATED_BCNT_0_JPE_TRUNCATED_BCNT_RANGE                        31:0
#define ARVDE_BSEV_JPE_TRUNCATED_BCNT_0_JPE_TRUNCATED_BCNT_WOFFSET                      0x0
#define ARVDE_BSEV_JPE_TRUNCATED_BCNT_0_JPE_TRUNCATED_BCNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_TRUNCATED_BCNT_0_JPE_TRUNCATED_BCNT_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_JPE_TRUNCATED_BCNT_0_JPE_TRUNCATED_BCNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_JPE_TRUNCATED_BCNT_0_JPE_TRUNCATED_BCNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VDE_SEQ_CONFIG_0
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0                     _MK_ADDR_CONST(0x1088)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_SECURE                      0x0
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_RESET_MASK                  _MK_MASK_CONST(0x1e07fff8)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_READ_MASK                   _MK_MASK_CONST(0x1e07fff8)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_WRITE_MASK                  _MK_MASK_CONST(0x1e07fff8)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_WIDTH_MSB_SHIFT                 _MK_SHIFT_CONST(28)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_WIDTH_MSB_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_WIDTH_MSB_SHIFT)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_WIDTH_MSB_RANGE                 28:28
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_WIDTH_MSB_WOFFSET                       0x0
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_WIDTH_MSB_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_WIDTH_MSB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_WIDTH_MSB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_WIDTH_MSB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_HEIGHT_MSB_SHIFT                        _MK_SHIFT_CONST(27)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_HEIGHT_MSB_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_HEIGHT_MSB_SHIFT)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_HEIGHT_MSB_RANGE                        27:27
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_HEIGHT_MSB_WOFFSET                      0x0
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_HEIGHT_MSB_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_HEIGHT_MSB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_HEIGHT_MSB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_HEIGHT_MSB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_H264_PROFILE_SHIFT                  _MK_SHIFT_CONST(25)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_H264_PROFILE_FIELD                  _MK_FIELD_CONST(0x3, ARVDE_BSEV_VDE_SEQ_CONFIG_0_H264_PROFILE_SHIFT)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_H264_PROFILE_RANGE                  26:25
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_H264_PROFILE_WOFFSET                        0x0
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_H264_PROFILE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_H264_PROFILE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_H264_PROFILE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_H264_PROFILE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_H264_PROFILE_BASELINE                       _MK_ENUM_CONST(0)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_H264_PROFILE_MAIN                   _MK_ENUM_CONST(1)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_H264_PROFILE_HIGH                   _MK_ENUM_CONST(2)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_H264_PROFILE_INVALID                        _MK_ENUM_CONST(3)

#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_VC1_PROFILE_SHIFT                   _MK_SHIFT_CONST(25)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_VC1_PROFILE_FIELD                   _MK_FIELD_CONST(0x3, ARVDE_BSEV_VDE_SEQ_CONFIG_0_VC1_PROFILE_SHIFT)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_VC1_PROFILE_RANGE                   26:25
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_VC1_PROFILE_WOFFSET                 0x0
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_VC1_PROFILE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_VC1_PROFILE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_VC1_PROFILE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_VC1_PROFILE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_VC1_PROFILE_SIMPLE_MAIN                     _MK_ENUM_CONST(0)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_VC1_PROFILE_AP                      _MK_ENUM_CONST(1)

#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_WIDTH_SHIFT                     _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_WIDTH_FIELD                     _MK_FIELD_CONST(0xff, ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_WIDTH_SHIFT)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_WIDTH_RANGE                     18:11
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_WIDTH_WOFFSET                   0x0
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_WIDTH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_HEIGHT_SHIFT                    _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_HEIGHT_FIELD                    _MK_FIELD_CONST(0xff, ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_HEIGHT_SHIFT)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_HEIGHT_RANGE                    10:3
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_HEIGHT_WOFFSET                  0x0
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_HEIGHT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_HEIGHT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_HEIGHT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_SEQ_CONFIG_0_PIC_HEIGHT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VDE_SXE_CONFIG_0
#define ARVDE_BSEV_VDE_SXE_CONFIG_0                     _MK_ADDR_CONST(0x108c)
#define ARVDE_BSEV_VDE_SXE_CONFIG_0_SECURE                      0x0
#define ARVDE_BSEV_VDE_SXE_CONFIG_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VDE_SXE_CONFIG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_SXE_CONFIG_0_RESET_MASK                  _MK_MASK_CONST(0x80000001)
#define ARVDE_BSEV_VDE_SXE_CONFIG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_SXE_CONFIG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_SXE_CONFIG_0_READ_MASK                   _MK_MASK_CONST(0x80000001)
#define ARVDE_BSEV_VDE_SXE_CONFIG_0_WRITE_MASK                  _MK_MASK_CONST(0x80000001)
#define ARVDE_BSEV_VDE_SXE_CONFIG_0_PRED_LOAD_DIS_SHIFT                 _MK_SHIFT_CONST(31)
#define ARVDE_BSEV_VDE_SXE_CONFIG_0_PRED_LOAD_DIS_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_VDE_SXE_CONFIG_0_PRED_LOAD_DIS_SHIFT)
#define ARVDE_BSEV_VDE_SXE_CONFIG_0_PRED_LOAD_DIS_RANGE                 31:31
#define ARVDE_BSEV_VDE_SXE_CONFIG_0_PRED_LOAD_DIS_WOFFSET                       0x0
#define ARVDE_BSEV_VDE_SXE_CONFIG_0_PRED_LOAD_DIS_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_SXE_CONFIG_0_PRED_LOAD_DIS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_VDE_SXE_CONFIG_0_PRED_LOAD_DIS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_SXE_CONFIG_0_PRED_LOAD_DIS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VDE_SXE_CONFIG_0_SXE_MUX_ENB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VDE_SXE_CONFIG_0_SXE_MUX_ENB_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_BSEV_VDE_SXE_CONFIG_0_SXE_MUX_ENB_SHIFT)
#define ARVDE_BSEV_VDE_SXE_CONFIG_0_SXE_MUX_ENB_RANGE                   0:0
#define ARVDE_BSEV_VDE_SXE_CONFIG_0_SXE_MUX_ENB_WOFFSET                 0x0
#define ARVDE_BSEV_VDE_SXE_CONFIG_0_SXE_MUX_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_SXE_CONFIG_0_SXE_MUX_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_VDE_SXE_CONFIG_0_SXE_MUX_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VDE_SXE_CONFIG_0_SXE_MUX_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PIC_CONFIG_0
#define ARVDE_BSEV_VC1_PIC_CONFIG_0                     _MK_ADDR_CONST(0x1090)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_RESET_MASK                  _MK_MASK_CONST(0xfff1fff)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_READ_MASK                   _MK_MASK_CONST(0xfff1fff)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_WRITE_MASK                  _MK_MASK_CONST(0xfff1fff)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_PICTURE_MODE_SHIFT                  _MK_SHIFT_CONST(26)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_PICTURE_MODE_FIELD                  _MK_FIELD_CONST(0x3, ARVDE_BSEV_VC1_PIC_CONFIG_0_PICTURE_MODE_SHIFT)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_PICTURE_MODE_RANGE                  27:26
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_PICTURE_MODE_WOFFSET                        0x0
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_PICTURE_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_PICTURE_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_PICTURE_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_PICTURE_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PIC_CONFIG_0_DC_DEFAULT_SHIFT                    _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_DC_DEFAULT_FIELD                    _MK_FIELD_CONST(0x3ff, ARVDE_BSEV_VC1_PIC_CONFIG_0_DC_DEFAULT_SHIFT)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_DC_DEFAULT_RANGE                    25:16
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_DC_DEFAULT_WOFFSET                  0x0
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_DC_DEFAULT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_DC_DEFAULT_DEFAULT_MASK                     _MK_MASK_CONST(0x3ff)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_DC_DEFAULT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_DC_DEFAULT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PIC_CONFIG_0_AC_INTER_TAB_SEL_SHIFT                      _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_AC_INTER_TAB_SEL_FIELD                      _MK_FIELD_CONST(0x3, ARVDE_BSEV_VC1_PIC_CONFIG_0_AC_INTER_TAB_SEL_SHIFT)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_AC_INTER_TAB_SEL_RANGE                      12:11
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_AC_INTER_TAB_SEL_WOFFSET                    0x0
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_AC_INTER_TAB_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_AC_INTER_TAB_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_AC_INTER_TAB_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_AC_INTER_TAB_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_AC_INTER_TAB_SEL_HIGH_RATE                  _MK_ENUM_CONST(0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_AC_INTER_TAB_SEL_HIGH_MOTION                        _MK_ENUM_CONST(1)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_AC_INTER_TAB_SEL_MID_RATE                   _MK_ENUM_CONST(2)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_AC_INTER_TAB_SEL_LOW_MOTION                 _MK_ENUM_CONST(3)

#define ARVDE_BSEV_VC1_PIC_CONFIG_0_AC_INTRA_TAB_SEL_SHIFT                      _MK_SHIFT_CONST(9)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_AC_INTRA_TAB_SEL_FIELD                      _MK_FIELD_CONST(0x3, ARVDE_BSEV_VC1_PIC_CONFIG_0_AC_INTRA_TAB_SEL_SHIFT)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_AC_INTRA_TAB_SEL_RANGE                      10:9
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_AC_INTRA_TAB_SEL_WOFFSET                    0x0
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_AC_INTRA_TAB_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_AC_INTRA_TAB_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_AC_INTRA_TAB_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_AC_INTRA_TAB_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_AC_INTRA_TAB_SEL_HIGH_RATE                  _MK_ENUM_CONST(0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_AC_INTRA_TAB_SEL_HIGH_MOTION                        _MK_ENUM_CONST(1)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_AC_INTRA_TAB_SEL_MID_RATE                   _MK_ENUM_CONST(2)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_AC_INTRA_TAB_SEL_LOW_MOTION                 _MK_ENUM_CONST(3)

#define ARVDE_BSEV_VC1_PIC_CONFIG_0_DC_TAB_SEL_SHIFT                    _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_DC_TAB_SEL_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_BSEV_VC1_PIC_CONFIG_0_DC_TAB_SEL_SHIFT)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_DC_TAB_SEL_RANGE                    8:8
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_DC_TAB_SEL_WOFFSET                  0x0
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_DC_TAB_SEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_DC_TAB_SEL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_DC_TAB_SEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_DC_TAB_SEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PIC_CONFIG_0_ESC_MODE3_SEL_SHIFT                 _MK_SHIFT_CONST(7)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_ESC_MODE3_SEL_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_VC1_PIC_CONFIG_0_ESC_MODE3_SEL_SHIFT)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_ESC_MODE3_SEL_RANGE                 7:7
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_ESC_MODE3_SEL_WOFFSET                       0x0
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_ESC_MODE3_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_ESC_MODE3_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_ESC_MODE3_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_ESC_MODE3_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PIC_CONFIG_0_TTBLK_TAB_SEL_SHIFT                 _MK_SHIFT_CONST(5)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_TTBLK_TAB_SEL_FIELD                 _MK_FIELD_CONST(0x3, ARVDE_BSEV_VC1_PIC_CONFIG_0_TTBLK_TAB_SEL_SHIFT)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_TTBLK_TAB_SEL_RANGE                 6:5
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_TTBLK_TAB_SEL_WOFFSET                       0x0
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_TTBLK_TAB_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_TTBLK_TAB_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_TTBLK_TAB_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_TTBLK_TAB_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PIC_CONFIG_0_TTFRM_SHIFT                 _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_TTFRM_FIELD                 _MK_FIELD_CONST(0x3, ARVDE_BSEV_VC1_PIC_CONFIG_0_TTFRM_SHIFT)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_TTFRM_RANGE                 4:3
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_TTFRM_WOFFSET                       0x0
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_TTFRM_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_TTFRM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_TTFRM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_TTFRM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PIC_CONFIG_0_TTMBF_SHIFT                 _MK_SHIFT_CONST(2)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_TTMBF_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_VC1_PIC_CONFIG_0_TTMBF_SHIFT)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_TTMBF_RANGE                 2:2
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_TTMBF_WOFFSET                       0x0
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_TTMBF_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_TTMBF_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_TTMBF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_TTMBF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PIC_CONFIG_0_UNIFORM_QUAN_SHIFT                  _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_UNIFORM_QUAN_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_VC1_PIC_CONFIG_0_UNIFORM_QUAN_SHIFT)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_UNIFORM_QUAN_RANGE                  1:1
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_UNIFORM_QUAN_WOFFSET                        0x0
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_UNIFORM_QUAN_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_UNIFORM_QUAN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_UNIFORM_QUAN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_UNIFORM_QUAN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PIC_CONFIG_0_PIC_TYPE_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_PIC_TYPE_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_VC1_PIC_CONFIG_0_PIC_TYPE_SHIFT)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_PIC_TYPE_RANGE                      0:0
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_PIC_TYPE_WOFFSET                    0x0
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_PIC_TYPE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_PIC_TYPE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_PIC_TYPE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PIC_CONFIG_0_PIC_TYPE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_A_BASE_0
#define ARVDE_BSEV_VC1_PRED_A_BASE_0                    _MK_ADDR_CONST(0x1094)
#define ARVDE_BSEV_VC1_PRED_A_BASE_0_SECURE                     0x0
#define ARVDE_BSEV_VC1_PRED_A_BASE_0_WORD_COUNT                         0x1
#define ARVDE_BSEV_VC1_PRED_A_BASE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A_BASE_0_RESET_MASK                         _MK_MASK_CONST(0x3ff)
#define ARVDE_BSEV_VC1_PRED_A_BASE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A_BASE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A_BASE_0_READ_MASK                  _MK_MASK_CONST(0x3ff)
#define ARVDE_BSEV_VC1_PRED_A_BASE_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff)
#define ARVDE_BSEV_VC1_PRED_A_BASE_0_VC1_PRED_A_BASE_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_A_BASE_0_VC1_PRED_A_BASE_FIELD                      _MK_FIELD_CONST(0x3ff, ARVDE_BSEV_VC1_PRED_A_BASE_0_VC1_PRED_A_BASE_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A_BASE_0_VC1_PRED_A_BASE_RANGE                      9:0
#define ARVDE_BSEV_VC1_PRED_A_BASE_0_VC1_PRED_A_BASE_WOFFSET                    0x0
#define ARVDE_BSEV_VC1_PRED_A_BASE_0_VC1_PRED_A_BASE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A_BASE_0_VC1_PRED_A_BASE_DEFAULT_MASK                       _MK_MASK_CONST(0x3ff)
#define ARVDE_BSEV_VC1_PRED_A_BASE_0_VC1_PRED_A_BASE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A_BASE_0_VC1_PRED_A_BASE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_H264_IPCM_BASE_0
#define ARVDE_BSEV_H264_IPCM_BASE_0                     _MK_ADDR_CONST(0x1098)
#define ARVDE_BSEV_H264_IPCM_BASE_0_SECURE                      0x0
#define ARVDE_BSEV_H264_IPCM_BASE_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_H264_IPCM_BASE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_IPCM_BASE_0_RESET_MASK                  _MK_MASK_CONST(0xfff)
#define ARVDE_BSEV_H264_IPCM_BASE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_IPCM_BASE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_IPCM_BASE_0_READ_MASK                   _MK_MASK_CONST(0xfff)
#define ARVDE_BSEV_H264_IPCM_BASE_0_WRITE_MASK                  _MK_MASK_CONST(0xfff)
#define ARVDE_BSEV_H264_IPCM_BASE_0_H264_IPCM_BASE_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_H264_IPCM_BASE_0_H264_IPCM_BASE_FIELD                        _MK_FIELD_CONST(0xfff, ARVDE_BSEV_H264_IPCM_BASE_0_H264_IPCM_BASE_SHIFT)
#define ARVDE_BSEV_H264_IPCM_BASE_0_H264_IPCM_BASE_RANGE                        11:0
#define ARVDE_BSEV_H264_IPCM_BASE_0_H264_IPCM_BASE_WOFFSET                      0x0
#define ARVDE_BSEV_H264_IPCM_BASE_0_H264_IPCM_BASE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_IPCM_BASE_0_H264_IPCM_BASE_DEFAULT_MASK                 _MK_MASK_CONST(0xfff)
#define ARVDE_BSEV_H264_IPCM_BASE_0_H264_IPCM_BASE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_IPCM_BASE_0_H264_IPCM_BASE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_H264_NNZ_BASE_0
#define ARVDE_BSEV_H264_NNZ_BASE_0                      _MK_ADDR_CONST(0x109c)
#define ARVDE_BSEV_H264_NNZ_BASE_0_SECURE                       0x0
#define ARVDE_BSEV_H264_NNZ_BASE_0_WORD_COUNT                   0x1
#define ARVDE_BSEV_H264_NNZ_BASE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_BASE_0_RESET_MASK                   _MK_MASK_CONST(0x3fff)
#define ARVDE_BSEV_H264_NNZ_BASE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_BASE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_BASE_0_READ_MASK                    _MK_MASK_CONST(0x3fff)
#define ARVDE_BSEV_H264_NNZ_BASE_0_WRITE_MASK                   _MK_MASK_CONST(0x3fff)
#define ARVDE_BSEV_H264_NNZ_BASE_0_H264_NNZ_BASE_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_H264_NNZ_BASE_0_H264_NNZ_BASE_FIELD                  _MK_FIELD_CONST(0x3fff, ARVDE_BSEV_H264_NNZ_BASE_0_H264_NNZ_BASE_SHIFT)
#define ARVDE_BSEV_H264_NNZ_BASE_0_H264_NNZ_BASE_RANGE                  13:0
#define ARVDE_BSEV_H264_NNZ_BASE_0_H264_NNZ_BASE_WOFFSET                        0x0
#define ARVDE_BSEV_H264_NNZ_BASE_0_H264_NNZ_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_BASE_0_H264_NNZ_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3fff)
#define ARVDE_BSEV_H264_NNZ_BASE_0_H264_NNZ_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_BASE_0_H264_NNZ_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_IRAM_ACCESS_CFG_0
#define ARVDE_BSEV_IRAM_ACCESS_CFG_0                    _MK_ADDR_CONST(0x10a0)
#define ARVDE_BSEV_IRAM_ACCESS_CFG_0_SECURE                     0x0
#define ARVDE_BSEV_IRAM_ACCESS_CFG_0_WORD_COUNT                         0x1
#define ARVDE_BSEV_IRAM_ACCESS_CFG_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_IRAM_ACCESS_CFG_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_IRAM_ACCESS_CFG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_IRAM_ACCESS_CFG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_IRAM_ACCESS_CFG_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_IRAM_ACCESS_CFG_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_IRAM_ACCESS_CFG_0_IRAM_BASE_ADR_SHIFT                        _MK_SHIFT_CONST(4)
#define ARVDE_BSEV_IRAM_ACCESS_CFG_0_IRAM_BASE_ADR_FIELD                        _MK_FIELD_CONST(0xfffffff, ARVDE_BSEV_IRAM_ACCESS_CFG_0_IRAM_BASE_ADR_SHIFT)
#define ARVDE_BSEV_IRAM_ACCESS_CFG_0_IRAM_BASE_ADR_RANGE                        31:4
#define ARVDE_BSEV_IRAM_ACCESS_CFG_0_IRAM_BASE_ADR_WOFFSET                      0x0
#define ARVDE_BSEV_IRAM_ACCESS_CFG_0_IRAM_BASE_ADR_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_IRAM_ACCESS_CFG_0_IRAM_BASE_ADR_DEFAULT_MASK                 _MK_MASK_CONST(0xfffffff)
#define ARVDE_BSEV_IRAM_ACCESS_CFG_0_IRAM_BASE_ADR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_IRAM_ACCESS_CFG_0_IRAM_BASE_ADR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_IRAM_ACCESS_CFG_0_IRAM_INCR_SHIFT_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_IRAM_ACCESS_CFG_0_IRAM_INCR_SHIFT_FIELD                      _MK_FIELD_CONST(0xf, ARVDE_BSEV_IRAM_ACCESS_CFG_0_IRAM_INCR_SHIFT_SHIFT)
#define ARVDE_BSEV_IRAM_ACCESS_CFG_0_IRAM_INCR_SHIFT_RANGE                      3:0
#define ARVDE_BSEV_IRAM_ACCESS_CFG_0_IRAM_INCR_SHIFT_WOFFSET                    0x0
#define ARVDE_BSEV_IRAM_ACCESS_CFG_0_IRAM_INCR_SHIFT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_IRAM_ACCESS_CFG_0_IRAM_INCR_SHIFT_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define ARVDE_BSEV_IRAM_ACCESS_CFG_0_IRAM_INCR_SHIFT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_IRAM_ACCESS_CFG_0_IRAM_INCR_SHIFT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_H264_PIC_CONFIG_0
#define ARVDE_BSEV_H264_PIC_CONFIG_0                    _MK_ADDR_CONST(0x10a4)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_SECURE                     0x0
#define ARVDE_BSEV_H264_PIC_CONFIG_0_WORD_COUNT                         0x1
#define ARVDE_BSEV_H264_PIC_CONFIG_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_WRITE_MASK                         _MK_MASK_CONST(0xf)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_TRANSFORM_8x8_MODE_FLAG_SHIFT                      _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_TRANSFORM_8x8_MODE_FLAG_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_H264_PIC_CONFIG_0_TRANSFORM_8x8_MODE_FLAG_SHIFT)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_TRANSFORM_8x8_MODE_FLAG_RANGE                      3:3
#define ARVDE_BSEV_H264_PIC_CONFIG_0_TRANSFORM_8x8_MODE_FLAG_WOFFSET                    0x0
#define ARVDE_BSEV_H264_PIC_CONFIG_0_TRANSFORM_8x8_MODE_FLAG_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_TRANSFORM_8x8_MODE_FLAG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_TRANSFORM_8x8_MODE_FLAG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_TRANSFORM_8x8_MODE_FLAG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_H264_PIC_CONFIG_0_SCALING_MATRIX_PRESENT_SHIFT                       _MK_SHIFT_CONST(2)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_SCALING_MATRIX_PRESENT_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_H264_PIC_CONFIG_0_SCALING_MATRIX_PRESENT_SHIFT)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_SCALING_MATRIX_PRESENT_RANGE                       2:2
#define ARVDE_BSEV_H264_PIC_CONFIG_0_SCALING_MATRIX_PRESENT_WOFFSET                     0x0
#define ARVDE_BSEV_H264_PIC_CONFIG_0_SCALING_MATRIX_PRESENT_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_SCALING_MATRIX_PRESENT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_SCALING_MATRIX_PRESENT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_SCALING_MATRIX_PRESENT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_H264_PIC_CONFIG_0_MONOCHROME_SHIFT                   _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_MONOCHROME_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_BSEV_H264_PIC_CONFIG_0_MONOCHROME_SHIFT)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_MONOCHROME_RANGE                   1:1
#define ARVDE_BSEV_H264_PIC_CONFIG_0_MONOCHROME_WOFFSET                 0x0
#define ARVDE_BSEV_H264_PIC_CONFIG_0_MONOCHROME_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_MONOCHROME_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_MONOCHROME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_MONOCHROME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_H264_PIC_CONFIG_0_CODING_MODE_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_CODING_MODE_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_H264_PIC_CONFIG_0_CODING_MODE_SHIFT)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_CODING_MODE_RANGE                  0:0
#define ARVDE_BSEV_H264_PIC_CONFIG_0_CODING_MODE_WOFFSET                        0x0
#define ARVDE_BSEV_H264_PIC_CONFIG_0_CODING_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_CODING_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_CODING_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_CODING_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_CODING_MODE_CAVLC                  _MK_ENUM_CONST(0)
#define ARVDE_BSEV_H264_PIC_CONFIG_0_CODING_MODE_CABAC                  _MK_ENUM_CONST(1)


// Register ARVDE_BSEV_H264_SLICE_INFO_0
#define ARVDE_BSEV_H264_SLICE_INFO_0                    _MK_ADDR_CONST(0x10a8)
#define ARVDE_BSEV_H264_SLICE_INFO_0_SECURE                     0x0
#define ARVDE_BSEV_H264_SLICE_INFO_0_WORD_COUNT                         0x1
#define ARVDE_BSEV_H264_SLICE_INFO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_SLICE_INFO_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_H264_SLICE_INFO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_SLICE_INFO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_SLICE_INFO_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_H264_SLICE_INFO_0_WRITE_MASK                         _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_H264_SLICE_INFO_0_MBAFFFRAMEFLAG_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_H264_SLICE_INFO_0_MBAFFFRAMEFLAG_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_H264_SLICE_INFO_0_MBAFFFRAMEFLAG_SHIFT)
#define ARVDE_BSEV_H264_SLICE_INFO_0_MBAFFFRAMEFLAG_RANGE                       1:1
#define ARVDE_BSEV_H264_SLICE_INFO_0_MBAFFFRAMEFLAG_WOFFSET                     0x0
#define ARVDE_BSEV_H264_SLICE_INFO_0_MBAFFFRAMEFLAG_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_SLICE_INFO_0_MBAFFFRAMEFLAG_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_H264_SLICE_INFO_0_MBAFFFRAMEFLAG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_SLICE_INFO_0_MBAFFFRAMEFLAG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_H264_SLICE_INFO_0_FIELD_PIC_FLAG_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_H264_SLICE_INFO_0_FIELD_PIC_FLAG_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_H264_SLICE_INFO_0_FIELD_PIC_FLAG_SHIFT)
#define ARVDE_BSEV_H264_SLICE_INFO_0_FIELD_PIC_FLAG_RANGE                       0:0
#define ARVDE_BSEV_H264_SLICE_INFO_0_FIELD_PIC_FLAG_WOFFSET                     0x0
#define ARVDE_BSEV_H264_SLICE_INFO_0_FIELD_PIC_FLAG_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_SLICE_INFO_0_FIELD_PIC_FLAG_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_H264_SLICE_INFO_0_FIELD_PIC_FLAG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_SLICE_INFO_0_FIELD_PIC_FLAG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_H264_CABAC_BASE_0
#define ARVDE_BSEV_H264_CABAC_BASE_0                    _MK_ADDR_CONST(0x10ac)
#define ARVDE_BSEV_H264_CABAC_BASE_0_SECURE                     0x0
#define ARVDE_BSEV_H264_CABAC_BASE_0_WORD_COUNT                         0x1
#define ARVDE_BSEV_H264_CABAC_BASE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_CABAC_BASE_0_RESET_MASK                         _MK_MASK_CONST(0xfff)
#define ARVDE_BSEV_H264_CABAC_BASE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_CABAC_BASE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_CABAC_BASE_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ARVDE_BSEV_H264_CABAC_BASE_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ARVDE_BSEV_H264_CABAC_BASE_0_H264_CABAC_BASE_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_H264_CABAC_BASE_0_H264_CABAC_BASE_FIELD                      _MK_FIELD_CONST(0xfff, ARVDE_BSEV_H264_CABAC_BASE_0_H264_CABAC_BASE_SHIFT)
#define ARVDE_BSEV_H264_CABAC_BASE_0_H264_CABAC_BASE_RANGE                      11:0
#define ARVDE_BSEV_H264_CABAC_BASE_0_H264_CABAC_BASE_WOFFSET                    0x0
#define ARVDE_BSEV_H264_CABAC_BASE_0_H264_CABAC_BASE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_CABAC_BASE_0_H264_CABAC_BASE_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define ARVDE_BSEV_H264_CABAC_BASE_0_H264_CABAC_BASE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_CABAC_BASE_0_H264_CABAC_BASE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_BIT_STREAM_INFO_0
#define ARVDE_BSEV_BIT_STREAM_INFO_0                    _MK_ADDR_CONST(0x10b0)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_SECURE                     0x0
#define ARVDE_BSEV_BIT_STREAM_INFO_0_WORD_COUNT                         0x1
#define ARVDE_BSEV_BIT_STREAM_INFO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_RESET_MASK                         _MK_MASK_CONST(0x7ffffff)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_READ_MASK                  _MK_MASK_CONST(0x7ffffff)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_WRITE_MASK                         _MK_MASK_CONST(0x7ffffff)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_SEQUENCE_END_FLUSH_SHIFT                   _MK_SHIFT_CONST(26)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_SEQUENCE_END_FLUSH_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_BSEV_BIT_STREAM_INFO_0_SEQUENCE_END_FLUSH_SHIFT)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_SEQUENCE_END_FLUSH_RANGE                   26:26
#define ARVDE_BSEV_BIT_STREAM_INFO_0_SEQUENCE_END_FLUSH_WOFFSET                 0x0
#define ARVDE_BSEV_BIT_STREAM_INFO_0_SEQUENCE_END_FLUSH_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_SEQUENCE_END_FLUSH_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_SEQUENCE_END_FLUSH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_SEQUENCE_END_FLUSH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_BIT_STREAM_INFO_0_LENGTH_SIZE_SHIFT                  _MK_SHIFT_CONST(24)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_LENGTH_SIZE_FIELD                  _MK_FIELD_CONST(0x3, ARVDE_BSEV_BIT_STREAM_INFO_0_LENGTH_SIZE_SHIFT)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_LENGTH_SIZE_RANGE                  25:24
#define ARVDE_BSEV_BIT_STREAM_INFO_0_LENGTH_SIZE_WOFFSET                        0x0
#define ARVDE_BSEV_BIT_STREAM_INFO_0_LENGTH_SIZE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_LENGTH_SIZE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_LENGTH_SIZE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_LENGTH_SIZE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_BIT_STREAM_INFO_0_BYTE_STREAM_FORMAT_SHIFT                   _MK_SHIFT_CONST(23)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_BYTE_STREAM_FORMAT_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_BSEV_BIT_STREAM_INFO_0_BYTE_STREAM_FORMAT_SHIFT)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_BYTE_STREAM_FORMAT_RANGE                   23:23
#define ARVDE_BSEV_BIT_STREAM_INFO_0_BYTE_STREAM_FORMAT_WOFFSET                 0x0
#define ARVDE_BSEV_BIT_STREAM_INFO_0_BYTE_STREAM_FORMAT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_BYTE_STREAM_FORMAT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_BYTE_STREAM_FORMAT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_BYTE_STREAM_FORMAT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_BYTE_STREAM_FORMAT_NON_BYTE_STREAM                 _MK_ENUM_CONST(0)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_BYTE_STREAM_FORMAT_BYTE_STREAM                     _MK_ENUM_CONST(1)

#define ARVDE_BSEV_BIT_STREAM_INFO_0_STREAM_SIZE_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_STREAM_SIZE_FIELD                  _MK_FIELD_CONST(0x7fffff, ARVDE_BSEV_BIT_STREAM_INFO_0_STREAM_SIZE_SHIFT)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_STREAM_SIZE_RANGE                  22:0
#define ARVDE_BSEV_BIT_STREAM_INFO_0_STREAM_SIZE_WOFFSET                        0x0
#define ARVDE_BSEV_BIT_STREAM_INFO_0_STREAM_SIZE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_STREAM_SIZE_DEFAULT_MASK                   _MK_MASK_CONST(0x7fffff)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_STREAM_SIZE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BIT_STREAM_INFO_0_STREAM_SIZE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_MPEG2_PIC_CONFIG_0
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0                   _MK_ADDR_CONST(0x10b4)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_SECURE                    0x0
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_WORD_COUNT                        0x1
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_RESET_MASK                        _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_READ_MASK                         _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_WRITE_MASK                        _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_INTRA_DC_PRECISION_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_INTRA_DC_PRECISION_FIELD                  _MK_FIELD_CONST(0x3, ARVDE_BSEV_MPEG2_PIC_CONFIG_0_INTRA_DC_PRECISION_SHIFT)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_INTRA_DC_PRECISION_RANGE                  1:0
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_INTRA_DC_PRECISION_WOFFSET                        0x0
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_INTRA_DC_PRECISION_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_INTRA_DC_PRECISION_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_INTRA_DC_PRECISION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_INTRA_DC_PRECISION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_INTRA_VLC_FORMAT_SHIFT                    _MK_SHIFT_CONST(2)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_INTRA_VLC_FORMAT_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_BSEV_MPEG2_PIC_CONFIG_0_INTRA_VLC_FORMAT_SHIFT)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_INTRA_VLC_FORMAT_RANGE                    2:2
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_INTRA_VLC_FORMAT_WOFFSET                  0x0
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_INTRA_VLC_FORMAT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_INTRA_VLC_FORMAT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_INTRA_VLC_FORMAT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_INTRA_VLC_FORMAT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_ALTERNATE_SCAN_SHIFT                      _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_ALTERNATE_SCAN_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_MPEG2_PIC_CONFIG_0_ALTERNATE_SCAN_SHIFT)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_ALTERNATE_SCAN_RANGE                      3:3
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_ALTERNATE_SCAN_WOFFSET                    0x0
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_ALTERNATE_SCAN_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_ALTERNATE_SCAN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_ALTERNATE_SCAN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_ALTERNATE_SCAN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_LOAD_INTRA_QUANTISER_MATRIX_SHIFT                 _MK_SHIFT_CONST(4)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_LOAD_INTRA_QUANTISER_MATRIX_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_MPEG2_PIC_CONFIG_0_LOAD_INTRA_QUANTISER_MATRIX_SHIFT)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_LOAD_INTRA_QUANTISER_MATRIX_RANGE                 4:4
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_LOAD_INTRA_QUANTISER_MATRIX_WOFFSET                       0x0
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_LOAD_INTRA_QUANTISER_MATRIX_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_LOAD_INTRA_QUANTISER_MATRIX_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_LOAD_INTRA_QUANTISER_MATRIX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_LOAD_INTRA_QUANTISER_MATRIX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_LOAD_NON_INTRA_QUANTISER_MATRIX_SHIFT                     _MK_SHIFT_CONST(5)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_LOAD_NON_INTRA_QUANTISER_MATRIX_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_MPEG2_PIC_CONFIG_0_LOAD_NON_INTRA_QUANTISER_MATRIX_SHIFT)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_LOAD_NON_INTRA_QUANTISER_MATRIX_RANGE                     5:5
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_LOAD_NON_INTRA_QUANTISER_MATRIX_WOFFSET                   0x0
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_LOAD_NON_INTRA_QUANTISER_MATRIX_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_LOAD_NON_INTRA_QUANTISER_MATRIX_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_LOAD_NON_INTRA_QUANTISER_MATRIX_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_LOAD_NON_INTRA_QUANTISER_MATRIX_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_Q_SCALE_TYPE_SHIFT                        _MK_SHIFT_CONST(6)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_Q_SCALE_TYPE_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_MPEG2_PIC_CONFIG_0_Q_SCALE_TYPE_SHIFT)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_Q_SCALE_TYPE_RANGE                        6:6
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_Q_SCALE_TYPE_WOFFSET                      0x0
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_Q_SCALE_TYPE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_Q_SCALE_TYPE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_Q_SCALE_TYPE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_PIC_CONFIG_0_Q_SCALE_TYPE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_LAST_MB_BYTE_ADDR_0
#define ARVDE_BSEV_LAST_MB_BYTE_ADDR_0                  _MK_ADDR_CONST(0x10b8)
#define ARVDE_BSEV_LAST_MB_BYTE_ADDR_0_SECURE                   0x0
#define ARVDE_BSEV_LAST_MB_BYTE_ADDR_0_WORD_COUNT                       0x1
#define ARVDE_BSEV_LAST_MB_BYTE_ADDR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LAST_MB_BYTE_ADDR_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_LAST_MB_BYTE_ADDR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LAST_MB_BYTE_ADDR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LAST_MB_BYTE_ADDR_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_LAST_MB_BYTE_ADDR_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LAST_MB_BYTE_ADDR_0_LAST_MB_ADDR_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_LAST_MB_BYTE_ADDR_0_LAST_MB_ADDR_FIELD                       _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_LAST_MB_BYTE_ADDR_0_LAST_MB_ADDR_SHIFT)
#define ARVDE_BSEV_LAST_MB_BYTE_ADDR_0_LAST_MB_ADDR_RANGE                       31:0
#define ARVDE_BSEV_LAST_MB_BYTE_ADDR_0_LAST_MB_ADDR_WOFFSET                     0x0
#define ARVDE_BSEV_LAST_MB_BYTE_ADDR_0_LAST_MB_ADDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LAST_MB_BYTE_ADDR_0_LAST_MB_ADDR_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_LAST_MB_BYTE_ADDR_0_LAST_MB_ADDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LAST_MB_BYTE_ADDR_0_LAST_MB_ADDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_LAST_MB_STATUS_0
#define ARVDE_BSEV_LAST_MB_STATUS_0                     _MK_ADDR_CONST(0x10bc)
#define ARVDE_BSEV_LAST_MB_STATUS_0_SECURE                      0x0
#define ARVDE_BSEV_LAST_MB_STATUS_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_LAST_MB_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LAST_MB_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0xff07)
#define ARVDE_BSEV_LAST_MB_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LAST_MB_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LAST_MB_STATUS_0_READ_MASK                   _MK_MASK_CONST(0xff07)
#define ARVDE_BSEV_LAST_MB_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LAST_MB_STATUS_0_LAST_MB_LL_ID_SHIFT                 _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_LAST_MB_STATUS_0_LAST_MB_LL_ID_FIELD                 _MK_FIELD_CONST(0xff, ARVDE_BSEV_LAST_MB_STATUS_0_LAST_MB_LL_ID_SHIFT)
#define ARVDE_BSEV_LAST_MB_STATUS_0_LAST_MB_LL_ID_RANGE                 15:8
#define ARVDE_BSEV_LAST_MB_STATUS_0_LAST_MB_LL_ID_WOFFSET                       0x0
#define ARVDE_BSEV_LAST_MB_STATUS_0_LAST_MB_LL_ID_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LAST_MB_STATUS_0_LAST_MB_LL_ID_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_LAST_MB_STATUS_0_LAST_MB_LL_ID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LAST_MB_STATUS_0_LAST_MB_LL_ID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_LAST_MB_STATUS_0_LAST_MB_BITPTR_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_LAST_MB_STATUS_0_LAST_MB_BITPTR_FIELD                        _MK_FIELD_CONST(0x7, ARVDE_BSEV_LAST_MB_STATUS_0_LAST_MB_BITPTR_SHIFT)
#define ARVDE_BSEV_LAST_MB_STATUS_0_LAST_MB_BITPTR_RANGE                        2:0
#define ARVDE_BSEV_LAST_MB_STATUS_0_LAST_MB_BITPTR_WOFFSET                      0x0
#define ARVDE_BSEV_LAST_MB_STATUS_0_LAST_MB_BITPTR_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LAST_MB_STATUS_0_LAST_MB_BITPTR_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_LAST_MB_STATUS_0_LAST_MB_BITPTR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LAST_MB_STATUS_0_LAST_MB_BITPTR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_H264_BYTES_LEFT_0
#define ARVDE_BSEV_H264_BYTES_LEFT_0                    _MK_ADDR_CONST(0x10c0)
#define ARVDE_BSEV_H264_BYTES_LEFT_0_SECURE                     0x0
#define ARVDE_BSEV_H264_BYTES_LEFT_0_WORD_COUNT                         0x1
#define ARVDE_BSEV_H264_BYTES_LEFT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_BYTES_LEFT_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_H264_BYTES_LEFT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_BYTES_LEFT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_BYTES_LEFT_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_H264_BYTES_LEFT_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_H264_BYTES_LEFT_0_NUM_BYTES_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_H264_BYTES_LEFT_0_NUM_BYTES_FIELD                    _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_H264_BYTES_LEFT_0_NUM_BYTES_SHIFT)
#define ARVDE_BSEV_H264_BYTES_LEFT_0_NUM_BYTES_RANGE                    31:0
#define ARVDE_BSEV_H264_BYTES_LEFT_0_NUM_BYTES_WOFFSET                  0x0
#define ARVDE_BSEV_H264_BYTES_LEFT_0_NUM_BYTES_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_BYTES_LEFT_0_NUM_BYTES_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_H264_BYTES_LEFT_0_NUM_BYTES_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_BYTES_LEFT_0_NUM_BYTES_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_FIFO_CONTROL_0
#define ARVDE_BSEV_FIFO_CONTROL_0                       _MK_ADDR_CONST(0x10c4)
#define ARVDE_BSEV_FIFO_CONTROL_0_SECURE                        0x0
#define ARVDE_BSEV_FIFO_CONTROL_0_WORD_COUNT                    0x1
#define ARVDE_BSEV_FIFO_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0xfff)
#define ARVDE_BSEV_FIFO_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0xfff)
#define ARVDE_BSEV_FIFO_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_ICQ_FLUSH_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_FIFO_CONTROL_0_ICQ_FLUSH_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_FIFO_CONTROL_0_ICQ_FLUSH_SHIFT)
#define ARVDE_BSEV_FIFO_CONTROL_0_ICQ_FLUSH_RANGE                       0:0
#define ARVDE_BSEV_FIFO_CONTROL_0_ICQ_FLUSH_WOFFSET                     0x0
#define ARVDE_BSEV_FIFO_CONTROL_0_ICQ_FLUSH_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_ICQ_FLUSH_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_FIFO_CONTROL_0_ICQ_FLUSH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_ICQ_FLUSH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_ICQ_FLUSH_NOP                 _MK_ENUM_CONST(0)
#define ARVDE_BSEV_FIFO_CONTROL_0_ICQ_FLUSH_FLUSH                       _MK_ENUM_CONST(1)

#define ARVDE_BSEV_FIFO_CONTROL_0_UCQ_FLUSH_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_FIFO_CONTROL_0_UCQ_FLUSH_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_FIFO_CONTROL_0_UCQ_FLUSH_SHIFT)
#define ARVDE_BSEV_FIFO_CONTROL_0_UCQ_FLUSH_RANGE                       1:1
#define ARVDE_BSEV_FIFO_CONTROL_0_UCQ_FLUSH_WOFFSET                     0x0
#define ARVDE_BSEV_FIFO_CONTROL_0_UCQ_FLUSH_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_UCQ_FLUSH_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_FIFO_CONTROL_0_UCQ_FLUSH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_UCQ_FLUSH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_UCQ_FLUSH_NOP                 _MK_ENUM_CONST(0)
#define ARVDE_BSEV_FIFO_CONTROL_0_UCQ_FLUSH_FLUSH                       _MK_ENUM_CONST(1)

#define ARVDE_BSEV_FIFO_CONTROL_0_RLTQ_FLUSH_SHIFT                      _MK_SHIFT_CONST(2)
#define ARVDE_BSEV_FIFO_CONTROL_0_RLTQ_FLUSH_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_FIFO_CONTROL_0_RLTQ_FLUSH_SHIFT)
#define ARVDE_BSEV_FIFO_CONTROL_0_RLTQ_FLUSH_RANGE                      2:2
#define ARVDE_BSEV_FIFO_CONTROL_0_RLTQ_FLUSH_WOFFSET                    0x0
#define ARVDE_BSEV_FIFO_CONTROL_0_RLTQ_FLUSH_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_RLTQ_FLUSH_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_FIFO_CONTROL_0_RLTQ_FLUSH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_RLTQ_FLUSH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_RLTQ_FLUSH_NOP                        _MK_ENUM_CONST(0)
#define ARVDE_BSEV_FIFO_CONTROL_0_RLTQ_FLUSH_FLUSH                      _MK_ENUM_CONST(1)

#define ARVDE_BSEV_FIFO_CONTROL_0_SXECMDQ_FLUSH_SHIFT                   _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_FIFO_CONTROL_0_SXECMDQ_FLUSH_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_BSEV_FIFO_CONTROL_0_SXECMDQ_FLUSH_SHIFT)
#define ARVDE_BSEV_FIFO_CONTROL_0_SXECMDQ_FLUSH_RANGE                   3:3
#define ARVDE_BSEV_FIFO_CONTROL_0_SXECMDQ_FLUSH_WOFFSET                 0x0
#define ARVDE_BSEV_FIFO_CONTROL_0_SXECMDQ_FLUSH_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_SXECMDQ_FLUSH_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_FIFO_CONTROL_0_SXECMDQ_FLUSH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_SXECMDQ_FLUSH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_SXECMDQ_FLUSH_NOP                     _MK_ENUM_CONST(0)
#define ARVDE_BSEV_FIFO_CONTROL_0_SXECMDQ_FLUSH_FLUSH                   _MK_ENUM_CONST(1)

#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_RDATA_FLUSH_SHIFT                 _MK_SHIFT_CONST(4)
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_RDATA_FLUSH_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_FIFO_CONTROL_0_DMA_RDATA_FLUSH_SHIFT)
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_RDATA_FLUSH_RANGE                 4:4
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_RDATA_FLUSH_WOFFSET                       0x0
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_RDATA_FLUSH_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_RDATA_FLUSH_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_RDATA_FLUSH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_RDATA_FLUSH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_RDATA_FLUSH_NOP                   _MK_ENUM_CONST(0)
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_RDATA_FLUSH_FLUSH                 _MK_ENUM_CONST(1)

#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_LL_REQ_FLUSH_SHIFT                        _MK_SHIFT_CONST(5)
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_LL_REQ_FLUSH_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_FIFO_CONTROL_0_DMA_LL_REQ_FLUSH_SHIFT)
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_LL_REQ_FLUSH_RANGE                        5:5
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_LL_REQ_FLUSH_WOFFSET                      0x0
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_LL_REQ_FLUSH_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_LL_REQ_FLUSH_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_LL_REQ_FLUSH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_LL_REQ_FLUSH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_LL_REQ_FLUSH_NOP                  _MK_ENUM_CONST(0)
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_LL_REQ_FLUSH_FLUSH                        _MK_ENUM_CONST(1)

#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_ARB_REQ_FLUSH_SHIFT                       _MK_SHIFT_CONST(6)
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_ARB_REQ_FLUSH_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_FIFO_CONTROL_0_DMA_ARB_REQ_FLUSH_SHIFT)
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_ARB_REQ_FLUSH_RANGE                       6:6
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_ARB_REQ_FLUSH_WOFFSET                     0x0
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_ARB_REQ_FLUSH_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_ARB_REQ_FLUSH_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_ARB_REQ_FLUSH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_ARB_REQ_FLUSH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_ARB_REQ_FLUSH_NOP                 _MK_ENUM_CONST(0)
#define ARVDE_BSEV_FIFO_CONTROL_0_DMA_ARB_REQ_FLUSH_FLUSH                       _MK_ENUM_CONST(1)

#define ARVDE_BSEV_FIFO_CONTROL_0_MEMDMA_FLUSH_SHIFT                    _MK_SHIFT_CONST(7)
#define ARVDE_BSEV_FIFO_CONTROL_0_MEMDMA_FLUSH_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_BSEV_FIFO_CONTROL_0_MEMDMA_FLUSH_SHIFT)
#define ARVDE_BSEV_FIFO_CONTROL_0_MEMDMA_FLUSH_RANGE                    7:7
#define ARVDE_BSEV_FIFO_CONTROL_0_MEMDMA_FLUSH_WOFFSET                  0x0
#define ARVDE_BSEV_FIFO_CONTROL_0_MEMDMA_FLUSH_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_MEMDMA_FLUSH_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_FIFO_CONTROL_0_MEMDMA_FLUSH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_MEMDMA_FLUSH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_MEMDMA_FLUSH_NOP                      _MK_ENUM_CONST(0)
#define ARVDE_BSEV_FIFO_CONTROL_0_MEMDMA_FLUSH_FLUSH                    _MK_ENUM_CONST(1)

#define ARVDE_BSEV_FIFO_CONTROL_0_CBC_RLT_FLUSH_SHIFT                   _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_FIFO_CONTROL_0_CBC_RLT_FLUSH_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_BSEV_FIFO_CONTROL_0_CBC_RLT_FLUSH_SHIFT)
#define ARVDE_BSEV_FIFO_CONTROL_0_CBC_RLT_FLUSH_RANGE                   8:8
#define ARVDE_BSEV_FIFO_CONTROL_0_CBC_RLT_FLUSH_WOFFSET                 0x0
#define ARVDE_BSEV_FIFO_CONTROL_0_CBC_RLT_FLUSH_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_CBC_RLT_FLUSH_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_FIFO_CONTROL_0_CBC_RLT_FLUSH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_CBC_RLT_FLUSH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_CBC_RLT_FLUSH_NOP                     _MK_ENUM_CONST(0)
#define ARVDE_BSEV_FIFO_CONTROL_0_CBC_RLT_FLUSH_FLUSH                   _MK_ENUM_CONST(1)

#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_CURROW_FLUSH_SHIFT                     _MK_SHIFT_CONST(9)
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_CURROW_FLUSH_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_CURROW_FLUSH_SHIFT)
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_CURROW_FLUSH_RANGE                     9:9
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_CURROW_FLUSH_WOFFSET                   0x0
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_CURROW_FLUSH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_CURROW_FLUSH_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_CURROW_FLUSH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_CURROW_FLUSH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_CURROW_FLUSH_NOP                       _MK_ENUM_CONST(0)
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_CURROW_FLUSH_FLUSH                     _MK_ENUM_CONST(1)

#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_TOPNBR_FLUSH_SHIFT                     _MK_SHIFT_CONST(10)
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_TOPNBR_FLUSH_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_TOPNBR_FLUSH_SHIFT)
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_TOPNBR_FLUSH_RANGE                     10:10
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_TOPNBR_FLUSH_WOFFSET                   0x0
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_TOPNBR_FLUSH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_TOPNBR_FLUSH_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_TOPNBR_FLUSH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_TOPNBR_FLUSH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_TOPNBR_FLUSH_NOP                       _MK_ENUM_CONST(0)
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_TOPNBR_FLUSH_FLUSH                     _MK_ENUM_CONST(1)

#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_LFTNBR_FLUSH_SHIFT                     _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_LFTNBR_FLUSH_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_LFTNBR_FLUSH_SHIFT)
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_LFTNBR_FLUSH_RANGE                     11:11
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_LFTNBR_FLUSH_WOFFSET                   0x0
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_LFTNBR_FLUSH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_LFTNBR_FLUSH_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_LFTNBR_FLUSH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_LFTNBR_FLUSH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_LFTNBR_FLUSH_NOP                       _MK_ENUM_CONST(0)
#define ARVDE_BSEV_FIFO_CONTROL_0_VC1_BP_LFTNBR_FLUSH_FLUSH                     _MK_ENUM_CONST(1)


// Register ARVDE_BSEV_SECURE_DEST_ADDR_0
#define ARVDE_BSEV_SECURE_DEST_ADDR_0                   _MK_ADDR_CONST(0x1100)
#define ARVDE_BSEV_SECURE_DEST_ADDR_0_SECURE                    0x0
#define ARVDE_BSEV_SECURE_DEST_ADDR_0_WORD_COUNT                        0x1
#define ARVDE_BSEV_SECURE_DEST_ADDR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_DEST_ADDR_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_DEST_ADDR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_DEST_ADDR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_DEST_ADDR_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_DEST_ADDR_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_DEST_ADDR_0_SECURE_DEST_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SECURE_DEST_ADDR_0_SECURE_DEST_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_SECURE_DEST_ADDR_0_SECURE_DEST_ADDR_SHIFT)
#define ARVDE_BSEV_SECURE_DEST_ADDR_0_SECURE_DEST_ADDR_RANGE                    31:0
#define ARVDE_BSEV_SECURE_DEST_ADDR_0_SECURE_DEST_ADDR_WOFFSET                  0x0
#define ARVDE_BSEV_SECURE_DEST_ADDR_0_SECURE_DEST_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_DEST_ADDR_0_SECURE_DEST_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_DEST_ADDR_0_SECURE_DEST_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_DEST_ADDR_0_SECURE_DEST_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SECURE_INPUT_SELECT_0
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0                        _MK_ADDR_CONST(0x1104)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE                         0x0
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_RESET_VAL                      _MK_MASK_CONST(0x10800000)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_RESET_MASK                     _MK_MASK_CONST(0xffff1fff)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_READ_MASK                      _MK_MASK_CONST(0xffff1fff)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_WRITE_MASK                     _MK_MASK_CONST(0xffff1fff)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_INPUT_ALG_SEL_SHIFT                     _MK_SHIFT_CONST(28)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_INPUT_ALG_SEL_FIELD                     _MK_FIELD_CONST(0xf, ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_INPUT_ALG_SEL_SHIFT)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_INPUT_ALG_SEL_RANGE                     31:28
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_INPUT_ALG_SEL_WOFFSET                   0x0
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_INPUT_ALG_SEL_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_INPUT_ALG_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_INPUT_ALG_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_INPUT_ALG_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_INPUT_ALG_SEL_CLEAR                     _MK_ENUM_CONST(0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_INPUT_ALG_SEL_AES                       _MK_ENUM_CONST(1)

#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_KEY_LENGTH_SHIFT                        _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_KEY_LENGTH_FIELD                        _MK_FIELD_CONST(0xfff, ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_KEY_LENGTH_SHIFT)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_KEY_LENGTH_RANGE                        27:16
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_KEY_LENGTH_WOFFSET                      0x0
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_KEY_LENGTH_DEFAULT                      _MK_MASK_CONST(0x80)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_KEY_LENGTH_DEFAULT_MASK                 _MK_MASK_CONST(0xfff)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_KEY_LENGTH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_KEY_LENGTH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_MTM2KEY_ENB_SHIFT                       _MK_SHIFT_CONST(12)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_MTM2KEY_ENB_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_MTM2KEY_ENB_SHIFT)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_MTM2KEY_ENB_RANGE                       12:12
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_MTM2KEY_ENB_WOFFSET                     0x0
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_MTM2KEY_ENB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_MTM2KEY_ENB_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_MTM2KEY_ENB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_MTM2KEY_ENB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_RNG_ENB_SHIFT                   _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_RNG_ENB_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_RNG_ENB_SHIFT)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_RNG_ENB_RANGE                   11:11
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_RNG_ENB_WOFFSET                 0x0
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_RNG_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_RNG_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_RNG_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_RNG_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_IV_SELECT_SHIFT                 _MK_SHIFT_CONST(10)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_IV_SELECT_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_IV_SELECT_SHIFT)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_IV_SELECT_RANGE                 10:10
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_IV_SELECT_WOFFSET                       0x0
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_IV_SELECT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_IV_SELECT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_IV_SELECT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_IV_SELECT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_IV_SELECT_ORIGINAL                      _MK_ENUM_CONST(0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_IV_SELECT_UPDATED                       _MK_ENUM_CONST(1)

#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_CORE_SEL_SHIFT                  _MK_SHIFT_CONST(9)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_CORE_SEL_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_CORE_SEL_SHIFT)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_CORE_SEL_RANGE                  9:9
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_CORE_SEL_WOFFSET                        0x0
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_CORE_SEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_CORE_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_CORE_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_CORE_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_CORE_SEL_REVERSE                        _MK_ENUM_CONST(0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_CORE_SEL_DIRECT                 _MK_ENUM_CONST(1)

#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_VCTRAM_SEL_SHIFT                        _MK_SHIFT_CONST(7)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_VCTRAM_SEL_FIELD                        _MK_FIELD_CONST(0x3, ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_VCTRAM_SEL_SHIFT)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_VCTRAM_SEL_RANGE                        8:7
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_VCTRAM_SEL_WOFFSET                      0x0
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_VCTRAM_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_VCTRAM_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_VCTRAM_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_VCTRAM_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_VCTRAM_SEL_OFB_CNTR                     _MK_ENUM_CONST(0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_VCTRAM_SEL_RESERVED                     _MK_ENUM_CONST(1)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_VCTRAM_SEL_CBC_DIRECT                   _MK_ENUM_CONST(2)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_VCTRAM_SEL_CBC_REVERSE                  _MK_ENUM_CONST(3)

#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_INPUT_SEL_SHIFT                 _MK_SHIFT_CONST(5)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_INPUT_SEL_FIELD                 _MK_FIELD_CONST(0x3, ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_INPUT_SEL_SHIFT)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_INPUT_SEL_RANGE                 6:5
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_INPUT_SEL_WOFFSET                       0x0
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_INPUT_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_INPUT_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_INPUT_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_INPUT_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_INPUT_SEL_ECB_CBC                       _MK_ENUM_CONST(0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_INPUT_SEL_RSVD                  _MK_ENUM_CONST(1)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_INPUT_SEL_OFB                   _MK_ENUM_CONST(2)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_INPUT_SEL_CNTR                  _MK_ENUM_CONST(3)

#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_XOR_POS_SHIFT                   _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_XOR_POS_FIELD                   _MK_FIELD_CONST(0x3, ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_XOR_POS_SHIFT)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_XOR_POS_RANGE                   4:3
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_XOR_POS_WOFFSET                 0x0
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_XOR_POS_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_XOR_POS_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_XOR_POS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_XOR_POS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_XOR_POS_BYPASS                  _MK_ENUM_CONST(0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_XOR_POS_BYPASS1                 _MK_ENUM_CONST(1)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_XOR_POS_TOP                     _MK_ENUM_CONST(2)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_XOR_POS_BOTTOM                  _MK_ENUM_CONST(3)

#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_HASH_ENB_SHIFT                  _MK_SHIFT_CONST(2)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_HASH_ENB_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_HASH_ENB_SHIFT)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_HASH_ENB_RANGE                  2:2
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_HASH_ENB_WOFFSET                        0x0
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_HASH_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_HASH_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_HASH_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_HASH_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_HASH_DEST_SHIFT                 _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_HASH_DEST_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_HASH_DEST_SHIFT)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_HASH_DEST_RANGE                 1:1
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_HASH_DEST_WOFFSET                       0x0
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_HASH_DEST_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_HASH_DEST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_HASH_DEST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_HASH_DEST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_HASH_DEST_HASH_RESULT                   _MK_ENUM_CONST(0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_SECURE_HASH_DEST_MEM                   _MK_ENUM_CONST(1)

#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_ON_THE_FLY_ENB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_ON_THE_FLY_ENB_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_INPUT_SELECT_0_ON_THE_FLY_ENB_SHIFT)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_ON_THE_FLY_ENB_RANGE                   0:0
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_ON_THE_FLY_ENB_WOFFSET                 0x0
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_ON_THE_FLY_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_ON_THE_FLY_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_ON_THE_FLY_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_INPUT_SELECT_0_ON_THE_FLY_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SECURE_CONFIG_0
#define ARVDE_BSEV_SECURE_CONFIG_0                      _MK_ADDR_CONST(0x1108)
#define ARVDE_BSEV_SECURE_CONFIG_0_SECURE                       0x0
#define ARVDE_BSEV_SECURE_CONFIG_0_WORD_COUNT                   0x1
#define ARVDE_BSEV_SECURE_CONFIG_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_CONFIG_0_RESET_MASK                   _MK_MASK_CONST(0x7dffffff)
#define ARVDE_BSEV_SECURE_CONFIG_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_CONFIG_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_CONFIG_0_READ_MASK                    _MK_MASK_CONST(0x7dffffff)
#define ARVDE_BSEV_SECURE_CONFIG_0_WRITE_MASK                   _MK_MASK_CONST(0x7dffffff)
#define ARVDE_BSEV_SECURE_CONFIG_0_SECURE_MTM2KEY_INDEX_SHIFT                   _MK_SHIFT_CONST(26)
#define ARVDE_BSEV_SECURE_CONFIG_0_SECURE_MTM2KEY_INDEX_FIELD                   _MK_FIELD_CONST(0x1f, ARVDE_BSEV_SECURE_CONFIG_0_SECURE_MTM2KEY_INDEX_SHIFT)
#define ARVDE_BSEV_SECURE_CONFIG_0_SECURE_MTM2KEY_INDEX_RANGE                   30:26
#define ARVDE_BSEV_SECURE_CONFIG_0_SECURE_MTM2KEY_INDEX_WOFFSET                 0x0
#define ARVDE_BSEV_SECURE_CONFIG_0_SECURE_MTM2KEY_INDEX_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_CONFIG_0_SECURE_MTM2KEY_INDEX_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define ARVDE_BSEV_SECURE_CONFIG_0_SECURE_MTM2KEY_INDEX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_CONFIG_0_SECURE_MTM2KEY_INDEX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_CONFIG_0_SECURE_KEY_INDEX_SHIFT                       _MK_SHIFT_CONST(20)
#define ARVDE_BSEV_SECURE_CONFIG_0_SECURE_KEY_INDEX_FIELD                       _MK_FIELD_CONST(0x1f, ARVDE_BSEV_SECURE_CONFIG_0_SECURE_KEY_INDEX_SHIFT)
#define ARVDE_BSEV_SECURE_CONFIG_0_SECURE_KEY_INDEX_RANGE                       24:20
#define ARVDE_BSEV_SECURE_CONFIG_0_SECURE_KEY_INDEX_WOFFSET                     0x0
#define ARVDE_BSEV_SECURE_CONFIG_0_SECURE_KEY_INDEX_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_CONFIG_0_SECURE_KEY_INDEX_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define ARVDE_BSEV_SECURE_CONFIG_0_SECURE_KEY_INDEX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_CONFIG_0_SECURE_KEY_INDEX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_CONFIG_0_SECURE_BLOCK_CNT_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SECURE_CONFIG_0_SECURE_BLOCK_CNT_FIELD                       _MK_FIELD_CONST(0xfffff, ARVDE_BSEV_SECURE_CONFIG_0_SECURE_BLOCK_CNT_SHIFT)
#define ARVDE_BSEV_SECURE_CONFIG_0_SECURE_BLOCK_CNT_RANGE                       19:0
#define ARVDE_BSEV_SECURE_CONFIG_0_SECURE_BLOCK_CNT_WOFFSET                     0x0
#define ARVDE_BSEV_SECURE_CONFIG_0_SECURE_BLOCK_CNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_CONFIG_0_SECURE_BLOCK_CNT_DEFAULT_MASK                        _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_SECURE_CONFIG_0_SECURE_BLOCK_CNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_CONFIG_0_SECURE_BLOCK_CNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SECURE_CONFIG_EXT_0
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0                  _MK_ADDR_CONST(0x110c)
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE                   0x0
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_WORD_COUNT                       0x1
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_RESET_VAL                        _MK_MASK_CONST(0x10000)
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_RESET_MASK                       _MK_MASK_CONST(0xffff8000)
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_READ_MASK                        _MK_MASK_CONST(0xffff8000)
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_WRITE_MASK                       _MK_MASK_CONST(0xffff8000)
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_OFFSET_CNT_SHIFT                  _MK_SHIFT_CONST(24)
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_OFFSET_CNT_FIELD                  _MK_FIELD_CONST(0xff, ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_OFFSET_CNT_SHIFT)
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_OFFSET_CNT_RANGE                  31:24
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_OFFSET_CNT_WOFFSET                        0x0
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_OFFSET_CNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_OFFSET_CNT_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_OFFSET_CNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_OFFSET_CNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_CTR_CNTN_SHIFT                    _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_CTR_CNTN_FIELD                    _MK_FIELD_CONST(0xff, ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_CTR_CNTN_SHIFT)
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_CTR_CNTN_RANGE                    23:16
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_CTR_CNTN_WOFFSET                  0x0
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_CTR_CNTN_DEFAULT                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_CTR_CNTN_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_CTR_CNTN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_CTR_CNTN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_KEY_SCH_DIS_SHIFT                 _MK_SHIFT_CONST(15)
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_KEY_SCH_DIS_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_KEY_SCH_DIS_SHIFT)
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_KEY_SCH_DIS_RANGE                 15:15
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_KEY_SCH_DIS_WOFFSET                       0x0
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_KEY_SCH_DIS_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_KEY_SCH_DIS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_KEY_SCH_DIS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_CONFIG_EXT_0_SECURE_KEY_SCH_DIS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SECURE_SECURITY_0
#define ARVDE_BSEV_SECURE_SECURITY_0                    _MK_ADDR_CONST(0x1110)
#define ARVDE_BSEV_SECURE_SECURITY_0_SECURE                     0x0
#define ARVDE_BSEV_SECURE_SECURITY_0_WORD_COUNT                         0x1
#define ARVDE_BSEV_SECURE_SECURITY_0_RESET_VAL                  _MK_MASK_CONST(0x6)
#define ARVDE_BSEV_SECURE_SECURITY_0_RESET_MASK                         _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_SECURE_SECURITY_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SECURITY_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SECURITY_0_READ_MASK                  _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_SECURE_SECURITY_0_WRITE_MASK                         _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_SECURE_SECURITY_0_NON_SEC_SIG_ENB_MTM_SHIFT                  _MK_SHIFT_CONST(2)
#define ARVDE_BSEV_SECURE_SECURITY_0_NON_SEC_SIG_ENB_MTM_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SECURITY_0_NON_SEC_SIG_ENB_MTM_SHIFT)
#define ARVDE_BSEV_SECURE_SECURITY_0_NON_SEC_SIG_ENB_MTM_RANGE                  2:2
#define ARVDE_BSEV_SECURE_SECURITY_0_NON_SEC_SIG_ENB_MTM_WOFFSET                        0x0
#define ARVDE_BSEV_SECURE_SECURITY_0_NON_SEC_SIG_ENB_MTM_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SECURITY_0_NON_SEC_SIG_ENB_MTM_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SECURITY_0_NON_SEC_SIG_ENB_MTM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SECURITY_0_NON_SEC_SIG_ENB_MTM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SECURITY_0_KEY_SCHED_READ_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_SECURE_SECURITY_0_KEY_SCHED_READ_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SECURITY_0_KEY_SCHED_READ_SHIFT)
#define ARVDE_BSEV_SECURE_SECURITY_0_KEY_SCHED_READ_RANGE                       1:1
#define ARVDE_BSEV_SECURE_SECURITY_0_KEY_SCHED_READ_WOFFSET                     0x0
#define ARVDE_BSEV_SECURE_SECURITY_0_KEY_SCHED_READ_DEFAULT                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SECURITY_0_KEY_SCHED_READ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SECURITY_0_KEY_SCHED_READ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SECURITY_0_KEY_SCHED_READ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SECURITY_0_SECURE_ENG_DIS_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SECURE_SECURITY_0_SECURE_ENG_DIS_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SECURITY_0_SECURE_ENG_DIS_SHIFT)
#define ARVDE_BSEV_SECURE_SECURITY_0_SECURE_ENG_DIS_RANGE                       0:0
#define ARVDE_BSEV_SECURE_SECURITY_0_SECURE_ENG_DIS_WOFFSET                     0x0
#define ARVDE_BSEV_SECURE_SECURITY_0_SECURE_ENG_DIS_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SECURITY_0_SECURE_ENG_DIS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SECURITY_0_SECURE_ENG_DIS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SECURITY_0_SECURE_ENG_DIS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SECURE_SECURITY_EXT_0
#define ARVDE_BSEV_SECURE_SECURITY_EXT_0                        _MK_ADDR_CONST(0x1114)
#define ARVDE_BSEV_SECURE_SECURITY_EXT_0_SECURE                         0x0
#define ARVDE_BSEV_SECURE_SECURITY_EXT_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_SECURE_SECURITY_EXT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SECURITY_EXT_0_RESET_MASK                     _MK_MASK_CONST(0x6)
#define ARVDE_BSEV_SECURE_SECURITY_EXT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SECURITY_EXT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SECURITY_EXT_0_READ_MASK                      _MK_MASK_CONST(0x6)
#define ARVDE_BSEV_SECURE_SECURITY_EXT_0_WRITE_MASK                     _MK_MASK_CONST(0x6)
#define ARVDE_BSEV_SECURE_SECURITY_EXT_0_SECURE_DEC_RATE_UPD_SHIFT                      _MK_SHIFT_CONST(2)
#define ARVDE_BSEV_SECURE_SECURITY_EXT_0_SECURE_DEC_RATE_UPD_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SECURITY_EXT_0_SECURE_DEC_RATE_UPD_SHIFT)
#define ARVDE_BSEV_SECURE_SECURITY_EXT_0_SECURE_DEC_RATE_UPD_RANGE                      2:2
#define ARVDE_BSEV_SECURE_SECURITY_EXT_0_SECURE_DEC_RATE_UPD_WOFFSET                    0x0
#define ARVDE_BSEV_SECURE_SECURITY_EXT_0_SECURE_DEC_RATE_UPD_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SECURITY_EXT_0_SECURE_DEC_RATE_UPD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SECURITY_EXT_0_SECURE_DEC_RATE_UPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SECURITY_EXT_0_SECURE_DEC_RATE_UPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SECURITY_EXT_0_SECURE_ENC_RATE_UPD_SHIFT                      _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_SECURE_SECURITY_EXT_0_SECURE_ENC_RATE_UPD_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SECURITY_EXT_0_SECURE_ENC_RATE_UPD_SHIFT)
#define ARVDE_BSEV_SECURE_SECURITY_EXT_0_SECURE_ENC_RATE_UPD_RANGE                      1:1
#define ARVDE_BSEV_SECURE_SECURITY_EXT_0_SECURE_ENC_RATE_UPD_WOFFSET                    0x0
#define ARVDE_BSEV_SECURE_SECURITY_EXT_0_SECURE_ENC_RATE_UPD_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SECURITY_EXT_0_SECURE_ENC_RATE_UPD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SECURITY_EXT_0_SECURE_ENC_RATE_UPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SECURITY_EXT_0_SECURE_ENC_RATE_UPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SECURE_RATE_CTL_0
#define ARVDE_BSEV_SECURE_RATE_CTL_0                    _MK_ADDR_CONST(0x1118)
#define ARVDE_BSEV_SECURE_RATE_CTL_0_SECURE                     0x0
#define ARVDE_BSEV_SECURE_RATE_CTL_0_WORD_COUNT                         0x1
#define ARVDE_BSEV_SECURE_RATE_CTL_0_RESET_VAL                  _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_SECURE_RATE_CTL_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_SECURE_RATE_CTL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_RATE_CTL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_RATE_CTL_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_SECURE_RATE_CTL_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_SECURE_RATE_CTL_0_SECURE_DEC_RATIO_SHIFT                     _MK_SHIFT_CONST(4)
#define ARVDE_BSEV_SECURE_RATE_CTL_0_SECURE_DEC_RATIO_FIELD                     _MK_FIELD_CONST(0xf, ARVDE_BSEV_SECURE_RATE_CTL_0_SECURE_DEC_RATIO_SHIFT)
#define ARVDE_BSEV_SECURE_RATE_CTL_0_SECURE_DEC_RATIO_RANGE                     7:4
#define ARVDE_BSEV_SECURE_RATE_CTL_0_SECURE_DEC_RATIO_WOFFSET                   0x0
#define ARVDE_BSEV_SECURE_RATE_CTL_0_SECURE_DEC_RATIO_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_RATE_CTL_0_SECURE_DEC_RATIO_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define ARVDE_BSEV_SECURE_RATE_CTL_0_SECURE_DEC_RATIO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_RATE_CTL_0_SECURE_DEC_RATIO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_RATE_CTL_0_SECURE_ENC_RATIO_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SECURE_RATE_CTL_0_SECURE_ENC_RATIO_FIELD                     _MK_FIELD_CONST(0xf, ARVDE_BSEV_SECURE_RATE_CTL_0_SECURE_ENC_RATIO_SHIFT)
#define ARVDE_BSEV_SECURE_RATE_CTL_0_SECURE_ENC_RATIO_RANGE                     3:0
#define ARVDE_BSEV_SECURE_RATE_CTL_0_SECURE_ENC_RATIO_WOFFSET                   0x0
#define ARVDE_BSEV_SECURE_RATE_CTL_0_SECURE_ENC_RATIO_DEFAULT                   _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_SECURE_RATE_CTL_0_SECURE_ENC_RATIO_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define ARVDE_BSEV_SECURE_RATE_CTL_0_SECURE_ENC_RATIO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_RATE_CTL_0_SECURE_ENC_RATIO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 4380 [0x111c]

// Register ARVDE_BSEV_SECURE_HASH_RESULT0_0
#define ARVDE_BSEV_SECURE_HASH_RESULT0_0                        _MK_ADDR_CONST(0x1120)
#define ARVDE_BSEV_SECURE_HASH_RESULT0_0_SECURE                         0x0
#define ARVDE_BSEV_SECURE_HASH_RESULT0_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_SECURE_HASH_RESULT0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_HASH_RESULT0_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_HASH_RESULT0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_HASH_RESULT0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_HASH_RESULT0_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_HASH_RESULT0_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_HASH_RESULT0_0_SECURE_HASH_RESULT0_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SECURE_HASH_RESULT0_0_SECURE_HASH_RESULT0_FIELD                      _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_SECURE_HASH_RESULT0_0_SECURE_HASH_RESULT0_SHIFT)
#define ARVDE_BSEV_SECURE_HASH_RESULT0_0_SECURE_HASH_RESULT0_RANGE                      31:0
#define ARVDE_BSEV_SECURE_HASH_RESULT0_0_SECURE_HASH_RESULT0_WOFFSET                    0x0
#define ARVDE_BSEV_SECURE_HASH_RESULT0_0_SECURE_HASH_RESULT0_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_HASH_RESULT0_0_SECURE_HASH_RESULT0_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_HASH_RESULT0_0_SECURE_HASH_RESULT0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_HASH_RESULT0_0_SECURE_HASH_RESULT0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SECURE_HASH_RESULT1_0
#define ARVDE_BSEV_SECURE_HASH_RESULT1_0                        _MK_ADDR_CONST(0x1124)
#define ARVDE_BSEV_SECURE_HASH_RESULT1_0_SECURE                         0x0
#define ARVDE_BSEV_SECURE_HASH_RESULT1_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_SECURE_HASH_RESULT1_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_HASH_RESULT1_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_HASH_RESULT1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_HASH_RESULT1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_HASH_RESULT1_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_HASH_RESULT1_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_HASH_RESULT1_0_SECURE_HASH_RESULT1_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SECURE_HASH_RESULT1_0_SECURE_HASH_RESULT1_FIELD                      _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_SECURE_HASH_RESULT1_0_SECURE_HASH_RESULT1_SHIFT)
#define ARVDE_BSEV_SECURE_HASH_RESULT1_0_SECURE_HASH_RESULT1_RANGE                      31:0
#define ARVDE_BSEV_SECURE_HASH_RESULT1_0_SECURE_HASH_RESULT1_WOFFSET                    0x0
#define ARVDE_BSEV_SECURE_HASH_RESULT1_0_SECURE_HASH_RESULT1_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_HASH_RESULT1_0_SECURE_HASH_RESULT1_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_HASH_RESULT1_0_SECURE_HASH_RESULT1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_HASH_RESULT1_0_SECURE_HASH_RESULT1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SECURE_HASH_RESULT2_0
#define ARVDE_BSEV_SECURE_HASH_RESULT2_0                        _MK_ADDR_CONST(0x1128)
#define ARVDE_BSEV_SECURE_HASH_RESULT2_0_SECURE                         0x0
#define ARVDE_BSEV_SECURE_HASH_RESULT2_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_SECURE_HASH_RESULT2_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_HASH_RESULT2_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_HASH_RESULT2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_HASH_RESULT2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_HASH_RESULT2_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_HASH_RESULT2_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_HASH_RESULT2_0_SECURE_HASH_RESULT2_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SECURE_HASH_RESULT2_0_SECURE_HASH_RESULT2_FIELD                      _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_SECURE_HASH_RESULT2_0_SECURE_HASH_RESULT2_SHIFT)
#define ARVDE_BSEV_SECURE_HASH_RESULT2_0_SECURE_HASH_RESULT2_RANGE                      31:0
#define ARVDE_BSEV_SECURE_HASH_RESULT2_0_SECURE_HASH_RESULT2_WOFFSET                    0x0
#define ARVDE_BSEV_SECURE_HASH_RESULT2_0_SECURE_HASH_RESULT2_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_HASH_RESULT2_0_SECURE_HASH_RESULT2_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_HASH_RESULT2_0_SECURE_HASH_RESULT2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_HASH_RESULT2_0_SECURE_HASH_RESULT2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SECURE_HASH_RESULT3_0
#define ARVDE_BSEV_SECURE_HASH_RESULT3_0                        _MK_ADDR_CONST(0x112c)
#define ARVDE_BSEV_SECURE_HASH_RESULT3_0_SECURE                         0x0
#define ARVDE_BSEV_SECURE_HASH_RESULT3_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_SECURE_HASH_RESULT3_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_HASH_RESULT3_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_HASH_RESULT3_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_HASH_RESULT3_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_HASH_RESULT3_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_HASH_RESULT3_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_HASH_RESULT3_0_SECURE_HASH_RESULT3_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SECURE_HASH_RESULT3_0_SECURE_HASH_RESULT3_FIELD                      _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_SECURE_HASH_RESULT3_0_SECURE_HASH_RESULT3_SHIFT)
#define ARVDE_BSEV_SECURE_HASH_RESULT3_0_SECURE_HASH_RESULT3_RANGE                      31:0
#define ARVDE_BSEV_SECURE_HASH_RESULT3_0_SECURE_HASH_RESULT3_WOFFSET                    0x0
#define ARVDE_BSEV_SECURE_HASH_RESULT3_0_SECURE_HASH_RESULT3_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_HASH_RESULT3_0_SECURE_HASH_RESULT3_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_HASH_RESULT3_0_SECURE_HASH_RESULT3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_HASH_RESULT3_0_SECURE_HASH_RESULT3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SECURE_COUNTER_0_0
#define ARVDE_BSEV_SECURE_COUNTER_0_0                   _MK_ADDR_CONST(0x1130)
#define ARVDE_BSEV_SECURE_COUNTER_0_0_SECURE                    0x0
#define ARVDE_BSEV_SECURE_COUNTER_0_0_WORD_COUNT                        0x1
#define ARVDE_BSEV_SECURE_COUNTER_0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_COUNTER_0_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_COUNTER_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_COUNTER_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_COUNTER_0_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_COUNTER_0_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_COUNTER_0_0_SECURE_COUNTER_0_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SECURE_COUNTER_0_0_SECURE_COUNTER_0_FIELD                    _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_SECURE_COUNTER_0_0_SECURE_COUNTER_0_SHIFT)
#define ARVDE_BSEV_SECURE_COUNTER_0_0_SECURE_COUNTER_0_RANGE                    31:0
#define ARVDE_BSEV_SECURE_COUNTER_0_0_SECURE_COUNTER_0_WOFFSET                  0x0
#define ARVDE_BSEV_SECURE_COUNTER_0_0_SECURE_COUNTER_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_COUNTER_0_0_SECURE_COUNTER_0_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_COUNTER_0_0_SECURE_COUNTER_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_COUNTER_0_0_SECURE_COUNTER_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SECURE_COUNTER_1_0
#define ARVDE_BSEV_SECURE_COUNTER_1_0                   _MK_ADDR_CONST(0x1134)
#define ARVDE_BSEV_SECURE_COUNTER_1_0_SECURE                    0x0
#define ARVDE_BSEV_SECURE_COUNTER_1_0_WORD_COUNT                        0x1
#define ARVDE_BSEV_SECURE_COUNTER_1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_COUNTER_1_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_COUNTER_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_COUNTER_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_COUNTER_1_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_COUNTER_1_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_COUNTER_1_0_SECURE_COUNTER_1_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SECURE_COUNTER_1_0_SECURE_COUNTER_1_FIELD                    _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_SECURE_COUNTER_1_0_SECURE_COUNTER_1_SHIFT)
#define ARVDE_BSEV_SECURE_COUNTER_1_0_SECURE_COUNTER_1_RANGE                    31:0
#define ARVDE_BSEV_SECURE_COUNTER_1_0_SECURE_COUNTER_1_WOFFSET                  0x0
#define ARVDE_BSEV_SECURE_COUNTER_1_0_SECURE_COUNTER_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_COUNTER_1_0_SECURE_COUNTER_1_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_COUNTER_1_0_SECURE_COUNTER_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_COUNTER_1_0_SECURE_COUNTER_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SECURE_COUNTER_2_0
#define ARVDE_BSEV_SECURE_COUNTER_2_0                   _MK_ADDR_CONST(0x1138)
#define ARVDE_BSEV_SECURE_COUNTER_2_0_SECURE                    0x0
#define ARVDE_BSEV_SECURE_COUNTER_2_0_WORD_COUNT                        0x1
#define ARVDE_BSEV_SECURE_COUNTER_2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_COUNTER_2_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_COUNTER_2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_COUNTER_2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_COUNTER_2_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_COUNTER_2_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_COUNTER_2_0_SECURE_COUNTER_2_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SECURE_COUNTER_2_0_SECURE_COUNTER_2_FIELD                    _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_SECURE_COUNTER_2_0_SECURE_COUNTER_2_SHIFT)
#define ARVDE_BSEV_SECURE_COUNTER_2_0_SECURE_COUNTER_2_RANGE                    31:0
#define ARVDE_BSEV_SECURE_COUNTER_2_0_SECURE_COUNTER_2_WOFFSET                  0x0
#define ARVDE_BSEV_SECURE_COUNTER_2_0_SECURE_COUNTER_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_COUNTER_2_0_SECURE_COUNTER_2_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_COUNTER_2_0_SECURE_COUNTER_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_COUNTER_2_0_SECURE_COUNTER_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SECURE_COUNTER_3_0
#define ARVDE_BSEV_SECURE_COUNTER_3_0                   _MK_ADDR_CONST(0x113c)
#define ARVDE_BSEV_SECURE_COUNTER_3_0_SECURE                    0x0
#define ARVDE_BSEV_SECURE_COUNTER_3_0_WORD_COUNT                        0x1
#define ARVDE_BSEV_SECURE_COUNTER_3_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_COUNTER_3_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_COUNTER_3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_COUNTER_3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_COUNTER_3_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_COUNTER_3_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_COUNTER_3_0_SECURE_COUNTER_3_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SECURE_COUNTER_3_0_SECURE_COUNTER_3_FIELD                    _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_SECURE_COUNTER_3_0_SECURE_COUNTER_3_SHIFT)
#define ARVDE_BSEV_SECURE_COUNTER_3_0_SECURE_COUNTER_3_RANGE                    31:0
#define ARVDE_BSEV_SECURE_COUNTER_3_0_SECURE_COUNTER_3_WOFFSET                  0x0
#define ARVDE_BSEV_SECURE_COUNTER_3_0_SECURE_COUNTER_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_COUNTER_3_0_SECURE_COUNTER_3_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_COUNTER_3_0_SECURE_COUNTER_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_COUNTER_3_0_SECURE_COUNTER_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SECURE_SEC_SEL0_0
#define ARVDE_BSEV_SECURE_SEC_SEL0_0                    _MK_ADDR_CONST(0x1140)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_SECURE                     0x0
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_WORD_COUNT                         0x1
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_RESET_VAL                  _MK_MASK_CONST(0x1f)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_OTF_KEY_ONLY0_SHIFT                        _MK_SHIFT_CONST(5)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_OTF_KEY_ONLY0_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL0_0_OTF_KEY_ONLY0_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_OTF_KEY_ONLY0_RANGE                        5:5
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_OTF_KEY_ONLY0_WOFFSET                      0x0
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_OTF_KEY_ONLY0_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_OTF_KEY_ONLY0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_OTF_KEY_ONLY0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_OTF_KEY_ONLY0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL0_0_NON_SEC_SIGNAL_ENB0_SHIFT                  _MK_SHIFT_CONST(4)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_NON_SEC_SIGNAL_ENB0_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL0_0_NON_SEC_SIGNAL_ENB0_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_NON_SEC_SIGNAL_ENB0_RANGE                  4:4
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_NON_SEC_SIGNAL_ENB0_WOFFSET                        0x0
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_NON_SEC_SIGNAL_ENB0_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_NON_SEC_SIGNAL_ENB0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_NON_SEC_SIGNAL_ENB0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_NON_SEC_SIGNAL_ENB0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL0_0_IVUPDATE_ENB0_SHIFT                        _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_IVUPDATE_ENB0_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL0_0_IVUPDATE_ENB0_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_IVUPDATE_ENB0_RANGE                        3:3
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_IVUPDATE_ENB0_WOFFSET                      0x0
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_IVUPDATE_ENB0_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_IVUPDATE_ENB0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_IVUPDATE_ENB0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_IVUPDATE_ENB0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL0_0_IVREAD_ENB0_SHIFT                  _MK_SHIFT_CONST(2)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_IVREAD_ENB0_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL0_0_IVREAD_ENB0_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_IVREAD_ENB0_RANGE                  2:2
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_IVREAD_ENB0_WOFFSET                        0x0
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_IVREAD_ENB0_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_IVREAD_ENB0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_IVREAD_ENB0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_IVREAD_ENB0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL0_0_KEYUPDATE_ENB0_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_KEYUPDATE_ENB0_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL0_0_KEYUPDATE_ENB0_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_KEYUPDATE_ENB0_RANGE                       1:1
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_KEYUPDATE_ENB0_WOFFSET                     0x0
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_KEYUPDATE_ENB0_DEFAULT                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_KEYUPDATE_ENB0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_KEYUPDATE_ENB0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_KEYUPDATE_ENB0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL0_0_KEYREAD_ENB0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_KEYREAD_ENB0_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL0_0_KEYREAD_ENB0_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_KEYREAD_ENB0_RANGE                 0:0
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_KEYREAD_ENB0_WOFFSET                       0x0
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_KEYREAD_ENB0_DEFAULT                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_KEYREAD_ENB0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_KEYREAD_ENB0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL0_0_KEYREAD_ENB0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SECURE_SEC_SEL1_0
#define ARVDE_BSEV_SECURE_SEC_SEL1_0                    _MK_ADDR_CONST(0x1144)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_SECURE                     0x0
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_WORD_COUNT                         0x1
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_RESET_VAL                  _MK_MASK_CONST(0x1f)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_OTF_KEY_ONLY1_SHIFT                        _MK_SHIFT_CONST(5)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_OTF_KEY_ONLY1_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL1_0_OTF_KEY_ONLY1_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_OTF_KEY_ONLY1_RANGE                        5:5
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_OTF_KEY_ONLY1_WOFFSET                      0x0
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_OTF_KEY_ONLY1_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_OTF_KEY_ONLY1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_OTF_KEY_ONLY1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_OTF_KEY_ONLY1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL1_0_NON_SEC_SIGNAL_ENB1_SHIFT                  _MK_SHIFT_CONST(4)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_NON_SEC_SIGNAL_ENB1_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL1_0_NON_SEC_SIGNAL_ENB1_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_NON_SEC_SIGNAL_ENB1_RANGE                  4:4
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_NON_SEC_SIGNAL_ENB1_WOFFSET                        0x0
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_NON_SEC_SIGNAL_ENB1_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_NON_SEC_SIGNAL_ENB1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_NON_SEC_SIGNAL_ENB1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_NON_SEC_SIGNAL_ENB1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL1_0_IVUPDATE_ENB1_SHIFT                        _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_IVUPDATE_ENB1_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL1_0_IVUPDATE_ENB1_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_IVUPDATE_ENB1_RANGE                        3:3
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_IVUPDATE_ENB1_WOFFSET                      0x0
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_IVUPDATE_ENB1_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_IVUPDATE_ENB1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_IVUPDATE_ENB1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_IVUPDATE_ENB1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL1_0_IVREAD_ENB1_SHIFT                  _MK_SHIFT_CONST(2)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_IVREAD_ENB1_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL1_0_IVREAD_ENB1_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_IVREAD_ENB1_RANGE                  2:2
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_IVREAD_ENB1_WOFFSET                        0x0
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_IVREAD_ENB1_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_IVREAD_ENB1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_IVREAD_ENB1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_IVREAD_ENB1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL1_0_KEYUPDATE_ENB1_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_KEYUPDATE_ENB1_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL1_0_KEYUPDATE_ENB1_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_KEYUPDATE_ENB1_RANGE                       1:1
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_KEYUPDATE_ENB1_WOFFSET                     0x0
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_KEYUPDATE_ENB1_DEFAULT                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_KEYUPDATE_ENB1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_KEYUPDATE_ENB1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_KEYUPDATE_ENB1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL1_0_KEYREAD_ENB1_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_KEYREAD_ENB1_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL1_0_KEYREAD_ENB1_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_KEYREAD_ENB1_RANGE                 0:0
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_KEYREAD_ENB1_WOFFSET                       0x0
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_KEYREAD_ENB1_DEFAULT                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_KEYREAD_ENB1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_KEYREAD_ENB1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL1_0_KEYREAD_ENB1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SECURE_SEC_SEL2_0
#define ARVDE_BSEV_SECURE_SEC_SEL2_0                    _MK_ADDR_CONST(0x1148)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_SECURE                     0x0
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_WORD_COUNT                         0x1
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_RESET_VAL                  _MK_MASK_CONST(0x1f)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_OTF_KEY_ONLY2_SHIFT                        _MK_SHIFT_CONST(5)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_OTF_KEY_ONLY2_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL2_0_OTF_KEY_ONLY2_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_OTF_KEY_ONLY2_RANGE                        5:5
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_OTF_KEY_ONLY2_WOFFSET                      0x0
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_OTF_KEY_ONLY2_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_OTF_KEY_ONLY2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_OTF_KEY_ONLY2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_OTF_KEY_ONLY2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL2_0_NON_SEC_SIGNAL_ENB2_SHIFT                  _MK_SHIFT_CONST(4)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_NON_SEC_SIGNAL_ENB2_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL2_0_NON_SEC_SIGNAL_ENB2_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_NON_SEC_SIGNAL_ENB2_RANGE                  4:4
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_NON_SEC_SIGNAL_ENB2_WOFFSET                        0x0
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_NON_SEC_SIGNAL_ENB2_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_NON_SEC_SIGNAL_ENB2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_NON_SEC_SIGNAL_ENB2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_NON_SEC_SIGNAL_ENB2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL2_0_IVUPDATE_ENB2_SHIFT                        _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_IVUPDATE_ENB2_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL2_0_IVUPDATE_ENB2_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_IVUPDATE_ENB2_RANGE                        3:3
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_IVUPDATE_ENB2_WOFFSET                      0x0
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_IVUPDATE_ENB2_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_IVUPDATE_ENB2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_IVUPDATE_ENB2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_IVUPDATE_ENB2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL2_0_IVREAD_ENB2_SHIFT                  _MK_SHIFT_CONST(2)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_IVREAD_ENB2_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL2_0_IVREAD_ENB2_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_IVREAD_ENB2_RANGE                  2:2
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_IVREAD_ENB2_WOFFSET                        0x0
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_IVREAD_ENB2_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_IVREAD_ENB2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_IVREAD_ENB2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_IVREAD_ENB2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL2_0_KEYUPDATE_ENB2_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_KEYUPDATE_ENB2_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL2_0_KEYUPDATE_ENB2_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_KEYUPDATE_ENB2_RANGE                       1:1
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_KEYUPDATE_ENB2_WOFFSET                     0x0
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_KEYUPDATE_ENB2_DEFAULT                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_KEYUPDATE_ENB2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_KEYUPDATE_ENB2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_KEYUPDATE_ENB2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL2_0_KEYREAD_ENB2_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_KEYREAD_ENB2_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL2_0_KEYREAD_ENB2_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_KEYREAD_ENB2_RANGE                 0:0
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_KEYREAD_ENB2_WOFFSET                       0x0
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_KEYREAD_ENB2_DEFAULT                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_KEYREAD_ENB2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_KEYREAD_ENB2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL2_0_KEYREAD_ENB2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SECURE_SEC_SEL3_0
#define ARVDE_BSEV_SECURE_SEC_SEL3_0                    _MK_ADDR_CONST(0x114c)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_SECURE                     0x0
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_WORD_COUNT                         0x1
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_RESET_VAL                  _MK_MASK_CONST(0x1f)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_OTF_KEY_ONLY3_SHIFT                        _MK_SHIFT_CONST(5)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_OTF_KEY_ONLY3_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL3_0_OTF_KEY_ONLY3_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_OTF_KEY_ONLY3_RANGE                        5:5
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_OTF_KEY_ONLY3_WOFFSET                      0x0
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_OTF_KEY_ONLY3_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_OTF_KEY_ONLY3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_OTF_KEY_ONLY3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_OTF_KEY_ONLY3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL3_0_NON_SEC_SIGNAL_ENB3_SHIFT                  _MK_SHIFT_CONST(4)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_NON_SEC_SIGNAL_ENB3_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL3_0_NON_SEC_SIGNAL_ENB3_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_NON_SEC_SIGNAL_ENB3_RANGE                  4:4
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_NON_SEC_SIGNAL_ENB3_WOFFSET                        0x0
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_NON_SEC_SIGNAL_ENB3_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_NON_SEC_SIGNAL_ENB3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_NON_SEC_SIGNAL_ENB3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_NON_SEC_SIGNAL_ENB3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL3_0_IVUPDATE_ENB3_SHIFT                        _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_IVUPDATE_ENB3_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL3_0_IVUPDATE_ENB3_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_IVUPDATE_ENB3_RANGE                        3:3
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_IVUPDATE_ENB3_WOFFSET                      0x0
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_IVUPDATE_ENB3_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_IVUPDATE_ENB3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_IVUPDATE_ENB3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_IVUPDATE_ENB3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL3_0_IVREAD_ENB3_SHIFT                  _MK_SHIFT_CONST(2)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_IVREAD_ENB3_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL3_0_IVREAD_ENB3_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_IVREAD_ENB3_RANGE                  2:2
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_IVREAD_ENB3_WOFFSET                        0x0
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_IVREAD_ENB3_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_IVREAD_ENB3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_IVREAD_ENB3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_IVREAD_ENB3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL3_0_KEYUPDATE_ENB3_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_KEYUPDATE_ENB3_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL3_0_KEYUPDATE_ENB3_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_KEYUPDATE_ENB3_RANGE                       1:1
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_KEYUPDATE_ENB3_WOFFSET                     0x0
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_KEYUPDATE_ENB3_DEFAULT                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_KEYUPDATE_ENB3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_KEYUPDATE_ENB3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_KEYUPDATE_ENB3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL3_0_KEYREAD_ENB3_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_KEYREAD_ENB3_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL3_0_KEYREAD_ENB3_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_KEYREAD_ENB3_RANGE                 0:0
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_KEYREAD_ENB3_WOFFSET                       0x0
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_KEYREAD_ENB3_DEFAULT                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_KEYREAD_ENB3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_KEYREAD_ENB3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL3_0_KEYREAD_ENB3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SECURE_SEC_SEL4_0
#define ARVDE_BSEV_SECURE_SEC_SEL4_0                    _MK_ADDR_CONST(0x1150)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_SECURE                     0x0
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_WORD_COUNT                         0x1
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_RESET_VAL                  _MK_MASK_CONST(0x1f)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_OTF_KEY_ONLY4_SHIFT                        _MK_SHIFT_CONST(5)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_OTF_KEY_ONLY4_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL4_0_OTF_KEY_ONLY4_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_OTF_KEY_ONLY4_RANGE                        5:5
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_OTF_KEY_ONLY4_WOFFSET                      0x0
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_OTF_KEY_ONLY4_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_OTF_KEY_ONLY4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_OTF_KEY_ONLY4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_OTF_KEY_ONLY4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL4_0_NON_SEC_SIGNAL_ENB4_SHIFT                  _MK_SHIFT_CONST(4)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_NON_SEC_SIGNAL_ENB4_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL4_0_NON_SEC_SIGNAL_ENB4_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_NON_SEC_SIGNAL_ENB4_RANGE                  4:4
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_NON_SEC_SIGNAL_ENB4_WOFFSET                        0x0
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_NON_SEC_SIGNAL_ENB4_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_NON_SEC_SIGNAL_ENB4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_NON_SEC_SIGNAL_ENB4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_NON_SEC_SIGNAL_ENB4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL4_0_IVUPDATE_ENB4_SHIFT                        _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_IVUPDATE_ENB4_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL4_0_IVUPDATE_ENB4_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_IVUPDATE_ENB4_RANGE                        3:3
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_IVUPDATE_ENB4_WOFFSET                      0x0
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_IVUPDATE_ENB4_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_IVUPDATE_ENB4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_IVUPDATE_ENB4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_IVUPDATE_ENB4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL4_0_IVREAD_ENB4_SHIFT                  _MK_SHIFT_CONST(2)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_IVREAD_ENB4_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL4_0_IVREAD_ENB4_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_IVREAD_ENB4_RANGE                  2:2
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_IVREAD_ENB4_WOFFSET                        0x0
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_IVREAD_ENB4_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_IVREAD_ENB4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_IVREAD_ENB4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_IVREAD_ENB4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL4_0_KEYUPDATE_ENB4_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_KEYUPDATE_ENB4_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL4_0_KEYUPDATE_ENB4_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_KEYUPDATE_ENB4_RANGE                       1:1
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_KEYUPDATE_ENB4_WOFFSET                     0x0
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_KEYUPDATE_ENB4_DEFAULT                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_KEYUPDATE_ENB4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_KEYUPDATE_ENB4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_KEYUPDATE_ENB4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL4_0_KEYREAD_ENB4_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_KEYREAD_ENB4_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL4_0_KEYREAD_ENB4_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_KEYREAD_ENB4_RANGE                 0:0
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_KEYREAD_ENB4_WOFFSET                       0x0
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_KEYREAD_ENB4_DEFAULT                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_KEYREAD_ENB4_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_KEYREAD_ENB4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL4_0_KEYREAD_ENB4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SECURE_SEC_SEL5_0
#define ARVDE_BSEV_SECURE_SEC_SEL5_0                    _MK_ADDR_CONST(0x1154)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_SECURE                     0x0
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_WORD_COUNT                         0x1
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_RESET_VAL                  _MK_MASK_CONST(0x1f)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_OTF_KEY_ONLY5_SHIFT                        _MK_SHIFT_CONST(5)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_OTF_KEY_ONLY5_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL5_0_OTF_KEY_ONLY5_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_OTF_KEY_ONLY5_RANGE                        5:5
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_OTF_KEY_ONLY5_WOFFSET                      0x0
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_OTF_KEY_ONLY5_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_OTF_KEY_ONLY5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_OTF_KEY_ONLY5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_OTF_KEY_ONLY5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL5_0_NON_SEC_SIGNAL_ENB5_SHIFT                  _MK_SHIFT_CONST(4)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_NON_SEC_SIGNAL_ENB5_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL5_0_NON_SEC_SIGNAL_ENB5_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_NON_SEC_SIGNAL_ENB5_RANGE                  4:4
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_NON_SEC_SIGNAL_ENB5_WOFFSET                        0x0
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_NON_SEC_SIGNAL_ENB5_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_NON_SEC_SIGNAL_ENB5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_NON_SEC_SIGNAL_ENB5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_NON_SEC_SIGNAL_ENB5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL5_0_IVUPDATE_ENB5_SHIFT                        _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_IVUPDATE_ENB5_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL5_0_IVUPDATE_ENB5_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_IVUPDATE_ENB5_RANGE                        3:3
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_IVUPDATE_ENB5_WOFFSET                      0x0
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_IVUPDATE_ENB5_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_IVUPDATE_ENB5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_IVUPDATE_ENB5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_IVUPDATE_ENB5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL5_0_IVREAD_ENB5_SHIFT                  _MK_SHIFT_CONST(2)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_IVREAD_ENB5_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL5_0_IVREAD_ENB5_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_IVREAD_ENB5_RANGE                  2:2
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_IVREAD_ENB5_WOFFSET                        0x0
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_IVREAD_ENB5_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_IVREAD_ENB5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_IVREAD_ENB5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_IVREAD_ENB5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL5_0_KEYUPDATE_ENB5_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_KEYUPDATE_ENB5_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL5_0_KEYUPDATE_ENB5_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_KEYUPDATE_ENB5_RANGE                       1:1
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_KEYUPDATE_ENB5_WOFFSET                     0x0
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_KEYUPDATE_ENB5_DEFAULT                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_KEYUPDATE_ENB5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_KEYUPDATE_ENB5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_KEYUPDATE_ENB5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL5_0_KEYREAD_ENB5_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_KEYREAD_ENB5_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL5_0_KEYREAD_ENB5_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_KEYREAD_ENB5_RANGE                 0:0
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_KEYREAD_ENB5_WOFFSET                       0x0
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_KEYREAD_ENB5_DEFAULT                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_KEYREAD_ENB5_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_KEYREAD_ENB5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL5_0_KEYREAD_ENB5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SECURE_SEC_SEL6_0
#define ARVDE_BSEV_SECURE_SEC_SEL6_0                    _MK_ADDR_CONST(0x1158)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_SECURE                     0x0
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_WORD_COUNT                         0x1
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_RESET_VAL                  _MK_MASK_CONST(0x1f)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_OTF_KEY_ONLY6_SHIFT                        _MK_SHIFT_CONST(5)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_OTF_KEY_ONLY6_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL6_0_OTF_KEY_ONLY6_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_OTF_KEY_ONLY6_RANGE                        5:5
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_OTF_KEY_ONLY6_WOFFSET                      0x0
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_OTF_KEY_ONLY6_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_OTF_KEY_ONLY6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_OTF_KEY_ONLY6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_OTF_KEY_ONLY6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL6_0_NON_SEC_SIGNAL_ENB6_SHIFT                  _MK_SHIFT_CONST(4)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_NON_SEC_SIGNAL_ENB6_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL6_0_NON_SEC_SIGNAL_ENB6_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_NON_SEC_SIGNAL_ENB6_RANGE                  4:4
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_NON_SEC_SIGNAL_ENB6_WOFFSET                        0x0
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_NON_SEC_SIGNAL_ENB6_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_NON_SEC_SIGNAL_ENB6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_NON_SEC_SIGNAL_ENB6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_NON_SEC_SIGNAL_ENB6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL6_0_IVUPDATE_ENB6_SHIFT                        _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_IVUPDATE_ENB6_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL6_0_IVUPDATE_ENB6_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_IVUPDATE_ENB6_RANGE                        3:3
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_IVUPDATE_ENB6_WOFFSET                      0x0
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_IVUPDATE_ENB6_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_IVUPDATE_ENB6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_IVUPDATE_ENB6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_IVUPDATE_ENB6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL6_0_IVREAD_ENB6_SHIFT                  _MK_SHIFT_CONST(2)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_IVREAD_ENB6_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL6_0_IVREAD_ENB6_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_IVREAD_ENB6_RANGE                  2:2
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_IVREAD_ENB6_WOFFSET                        0x0
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_IVREAD_ENB6_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_IVREAD_ENB6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_IVREAD_ENB6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_IVREAD_ENB6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL6_0_KEYUPDATE_ENB6_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_KEYUPDATE_ENB6_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL6_0_KEYUPDATE_ENB6_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_KEYUPDATE_ENB6_RANGE                       1:1
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_KEYUPDATE_ENB6_WOFFSET                     0x0
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_KEYUPDATE_ENB6_DEFAULT                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_KEYUPDATE_ENB6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_KEYUPDATE_ENB6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_KEYUPDATE_ENB6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL6_0_KEYREAD_ENB6_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_KEYREAD_ENB6_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL6_0_KEYREAD_ENB6_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_KEYREAD_ENB6_RANGE                 0:0
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_KEYREAD_ENB6_WOFFSET                       0x0
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_KEYREAD_ENB6_DEFAULT                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_KEYREAD_ENB6_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_KEYREAD_ENB6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL6_0_KEYREAD_ENB6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SECURE_SEC_SEL7_0
#define ARVDE_BSEV_SECURE_SEC_SEL7_0                    _MK_ADDR_CONST(0x115c)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_SECURE                     0x0
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_WORD_COUNT                         0x1
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_RESET_VAL                  _MK_MASK_CONST(0x1f)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_OTF_KEY_ONLY7_SHIFT                        _MK_SHIFT_CONST(5)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_OTF_KEY_ONLY7_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL7_0_OTF_KEY_ONLY7_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_OTF_KEY_ONLY7_RANGE                        5:5
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_OTF_KEY_ONLY7_WOFFSET                      0x0
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_OTF_KEY_ONLY7_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_OTF_KEY_ONLY7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_OTF_KEY_ONLY7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_OTF_KEY_ONLY7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL7_0_NON_SEC_SIGNAL_ENB7_SHIFT                  _MK_SHIFT_CONST(4)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_NON_SEC_SIGNAL_ENB7_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL7_0_NON_SEC_SIGNAL_ENB7_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_NON_SEC_SIGNAL_ENB7_RANGE                  4:4
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_NON_SEC_SIGNAL_ENB7_WOFFSET                        0x0
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_NON_SEC_SIGNAL_ENB7_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_NON_SEC_SIGNAL_ENB7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_NON_SEC_SIGNAL_ENB7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_NON_SEC_SIGNAL_ENB7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL7_0_IVUPDATE_ENB7_SHIFT                        _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_IVUPDATE_ENB7_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL7_0_IVUPDATE_ENB7_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_IVUPDATE_ENB7_RANGE                        3:3
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_IVUPDATE_ENB7_WOFFSET                      0x0
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_IVUPDATE_ENB7_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_IVUPDATE_ENB7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_IVUPDATE_ENB7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_IVUPDATE_ENB7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL7_0_IVREAD_ENB7_SHIFT                  _MK_SHIFT_CONST(2)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_IVREAD_ENB7_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL7_0_IVREAD_ENB7_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_IVREAD_ENB7_RANGE                  2:2
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_IVREAD_ENB7_WOFFSET                        0x0
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_IVREAD_ENB7_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_IVREAD_ENB7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_IVREAD_ENB7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_IVREAD_ENB7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL7_0_KEYUPDATE_ENB7_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_KEYUPDATE_ENB7_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL7_0_KEYUPDATE_ENB7_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_KEYUPDATE_ENB7_RANGE                       1:1
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_KEYUPDATE_ENB7_WOFFSET                     0x0
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_KEYUPDATE_ENB7_DEFAULT                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_KEYUPDATE_ENB7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_KEYUPDATE_ENB7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_KEYUPDATE_ENB7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_SEC_SEL7_0_KEYREAD_ENB7_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_KEYREAD_ENB7_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_SEC_SEL7_0_KEYREAD_ENB7_SHIFT)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_KEYREAD_ENB7_RANGE                 0:0
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_KEYREAD_ENB7_WOFFSET                       0x0
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_KEYREAD_ENB7_DEFAULT                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_KEYREAD_ENB7_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_KEYREAD_ENB7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_SEC_SEL7_0_KEYREAD_ENB7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SECURE_ERROR_ENABLE_0
#define ARVDE_BSEV_SECURE_ERROR_ENABLE_0                        _MK_ADDR_CONST(0x1160)
#define ARVDE_BSEV_SECURE_ERROR_ENABLE_0_SECURE                         0x0
#define ARVDE_BSEV_SECURE_ERROR_ENABLE_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_SECURE_ERROR_ENABLE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_ERROR_ENABLE_0_RESET_MASK                     _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_SECURE_ERROR_ENABLE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_ERROR_ENABLE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_ERROR_ENABLE_0_READ_MASK                      _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_SECURE_ERROR_ENABLE_0_WRITE_MASK                     _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_SECURE_ERROR_ENABLE_0_MTM2KEY_WR_ERR_ENB_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_SECURE_ERROR_ENABLE_0_MTM2KEY_WR_ERR_ENB_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_ERROR_ENABLE_0_MTM2KEY_WR_ERR_ENB_SHIFT)
#define ARVDE_BSEV_SECURE_ERROR_ENABLE_0_MTM2KEY_WR_ERR_ENB_RANGE                       1:1
#define ARVDE_BSEV_SECURE_ERROR_ENABLE_0_MTM2KEY_WR_ERR_ENB_WOFFSET                     0x0
#define ARVDE_BSEV_SECURE_ERROR_ENABLE_0_MTM2KEY_WR_ERR_ENB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_ERROR_ENABLE_0_MTM2KEY_WR_ERR_ENB_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_ERROR_ENABLE_0_MTM2KEY_WR_ERR_ENB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_ERROR_ENABLE_0_MTM2KEY_WR_ERR_ENB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_ERROR_ENABLE_0_MTM2KEY_CNT_ERR_ENB_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SECURE_ERROR_ENABLE_0_MTM2KEY_CNT_ERR_ENB_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_ERROR_ENABLE_0_MTM2KEY_CNT_ERR_ENB_SHIFT)
#define ARVDE_BSEV_SECURE_ERROR_ENABLE_0_MTM2KEY_CNT_ERR_ENB_RANGE                      0:0
#define ARVDE_BSEV_SECURE_ERROR_ENABLE_0_MTM2KEY_CNT_ERR_ENB_WOFFSET                    0x0
#define ARVDE_BSEV_SECURE_ERROR_ENABLE_0_MTM2KEY_CNT_ERR_ENB_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_ERROR_ENABLE_0_MTM2KEY_CNT_ERR_ENB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_ERROR_ENABLE_0_MTM2KEY_CNT_ERR_ENB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_ERROR_ENABLE_0_MTM2KEY_CNT_ERR_ENB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SECURE_ERROR_STATUS_0
#define ARVDE_BSEV_SECURE_ERROR_STATUS_0                        _MK_ADDR_CONST(0x1164)
#define ARVDE_BSEV_SECURE_ERROR_STATUS_0_SECURE                         0x0
#define ARVDE_BSEV_SECURE_ERROR_STATUS_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_SECURE_ERROR_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_ERROR_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_SECURE_ERROR_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_ERROR_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_ERROR_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_SECURE_ERROR_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_SECURE_ERROR_STATUS_0_MTM2KEY_WR_ERR_SHIFT                   _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_SECURE_ERROR_STATUS_0_MTM2KEY_WR_ERR_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_ERROR_STATUS_0_MTM2KEY_WR_ERR_SHIFT)
#define ARVDE_BSEV_SECURE_ERROR_STATUS_0_MTM2KEY_WR_ERR_RANGE                   1:1
#define ARVDE_BSEV_SECURE_ERROR_STATUS_0_MTM2KEY_WR_ERR_WOFFSET                 0x0
#define ARVDE_BSEV_SECURE_ERROR_STATUS_0_MTM2KEY_WR_ERR_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_ERROR_STATUS_0_MTM2KEY_WR_ERR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_ERROR_STATUS_0_MTM2KEY_WR_ERR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_ERROR_STATUS_0_MTM2KEY_WR_ERR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_ERROR_STATUS_0_MTM2KEY_CNT_ERR_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SECURE_ERROR_STATUS_0_MTM2KEY_CNT_ERR_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_ERROR_STATUS_0_MTM2KEY_CNT_ERR_SHIFT)
#define ARVDE_BSEV_SECURE_ERROR_STATUS_0_MTM2KEY_CNT_ERR_RANGE                  0:0
#define ARVDE_BSEV_SECURE_ERROR_STATUS_0_MTM2KEY_CNT_ERR_WOFFSET                        0x0
#define ARVDE_BSEV_SECURE_ERROR_STATUS_0_MTM2KEY_CNT_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_ERROR_STATUS_0_MTM2KEY_CNT_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_ERROR_STATUS_0_MTM2KEY_CNT_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_ERROR_STATUS_0_MTM2KEY_CNT_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SECURE_KEYTAB_WDATA_0
#define ARVDE_BSEV_SECURE_KEYTAB_WDATA_0                        _MK_ADDR_CONST(0x1168)
#define ARVDE_BSEV_SECURE_KEYTAB_WDATA_0_SECURE                         0x0
#define ARVDE_BSEV_SECURE_KEYTAB_WDATA_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_SECURE_KEYTAB_WDATA_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_KEYTAB_WDATA_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_KEYTAB_WDATA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_KEYTAB_WDATA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_KEYTAB_WDATA_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_KEYTAB_WDATA_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_KEYTAB_WDATA_0_KEYTAB_WDATA_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SECURE_KEYTAB_WDATA_0_KEYTAB_WDATA_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_SECURE_KEYTAB_WDATA_0_KEYTAB_WDATA_SHIFT)
#define ARVDE_BSEV_SECURE_KEYTAB_WDATA_0_KEYTAB_WDATA_RANGE                     31:0
#define ARVDE_BSEV_SECURE_KEYTAB_WDATA_0_KEYTAB_WDATA_WOFFSET                   0x0
#define ARVDE_BSEV_SECURE_KEYTAB_WDATA_0_KEYTAB_WDATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_KEYTAB_WDATA_0_KEYTAB_WDATA_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SECURE_KEYTAB_WDATA_0_KEYTAB_WDATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_KEYTAB_WDATA_0_KEYTAB_WDATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SECURE_KEYTAB_WADDR_0
#define ARVDE_BSEV_SECURE_KEYTAB_WADDR_0                        _MK_ADDR_CONST(0x116c)
#define ARVDE_BSEV_SECURE_KEYTAB_WADDR_0_SECURE                         0x0
#define ARVDE_BSEV_SECURE_KEYTAB_WADDR_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_SECURE_KEYTAB_WADDR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_KEYTAB_WADDR_0_RESET_MASK                     _MK_MASK_CONST(0x1ff)
#define ARVDE_BSEV_SECURE_KEYTAB_WADDR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_KEYTAB_WADDR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_KEYTAB_WADDR_0_READ_MASK                      _MK_MASK_CONST(0x1ff)
#define ARVDE_BSEV_SECURE_KEYTAB_WADDR_0_WRITE_MASK                     _MK_MASK_CONST(0x1ff)
#define ARVDE_BSEV_SECURE_KEYTAB_WADDR_0_KEY_SLOT_SHIFT                 _MK_SHIFT_CONST(4)
#define ARVDE_BSEV_SECURE_KEYTAB_WADDR_0_KEY_SLOT_FIELD                 _MK_FIELD_CONST(0x1f, ARVDE_BSEV_SECURE_KEYTAB_WADDR_0_KEY_SLOT_SHIFT)
#define ARVDE_BSEV_SECURE_KEYTAB_WADDR_0_KEY_SLOT_RANGE                 8:4
#define ARVDE_BSEV_SECURE_KEYTAB_WADDR_0_KEY_SLOT_WOFFSET                       0x0
#define ARVDE_BSEV_SECURE_KEYTAB_WADDR_0_KEY_SLOT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_KEYTAB_WADDR_0_KEY_SLOT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define ARVDE_BSEV_SECURE_KEYTAB_WADDR_0_KEY_SLOT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_KEYTAB_WADDR_0_KEY_SLOT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_KEYTAB_WADDR_0_ENTRY_DW_LOC_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SECURE_KEYTAB_WADDR_0_ENTRY_DW_LOC_FIELD                     _MK_FIELD_CONST(0xf, ARVDE_BSEV_SECURE_KEYTAB_WADDR_0_ENTRY_DW_LOC_SHIFT)
#define ARVDE_BSEV_SECURE_KEYTAB_WADDR_0_ENTRY_DW_LOC_RANGE                     3:0
#define ARVDE_BSEV_SECURE_KEYTAB_WADDR_0_ENTRY_DW_LOC_WOFFSET                   0x0
#define ARVDE_BSEV_SECURE_KEYTAB_WADDR_0_ENTRY_DW_LOC_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_KEYTAB_WADDR_0_ENTRY_DW_LOC_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define ARVDE_BSEV_SECURE_KEYTAB_WADDR_0_ENTRY_DW_LOC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_KEYTAB_WADDR_0_ENTRY_DW_LOC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0                      _MK_ADDR_CONST(0x1170)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_SECURE                       0x0
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_WORD_COUNT                   0x1
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_RESET_VAL                    _MK_MASK_CONST(0x3c1)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_RESET_MASK                   _MK_MASK_CONST(0x3ff)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_READ_MASK                    _MK_MASK_CONST(0x3ff)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_WRITE_MASK                   _MK_MASK_CONST(0x3ff)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTR_INC_BLK_SIZE_SHIFT                       _MK_SHIFT_CONST(6)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTR_INC_BLK_SIZE_FIELD                       _MK_FIELD_CONST(0xf, ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTR_INC_BLK_SIZE_SHIFT)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTR_INC_BLK_SIZE_RANGE                       9:6
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTR_INC_BLK_SIZE_WOFFSET                     0x0
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTR_INC_BLK_SIZE_DEFAULT                     _MK_MASK_CONST(0xf)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTR_INC_BLK_SIZE_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTR_INC_BLK_SIZE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTR_INC_BLK_SIZE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_PADDING_TYPE_SHIFT                   _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_PADDING_TYPE_FIELD                   _MK_FIELD_CONST(0x7, ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_PADDING_TYPE_SHIFT)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_PADDING_TYPE_RANGE                   5:3
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_PADDING_TYPE_WOFFSET                 0x0
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_PADDING_TYPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_PADDING_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_PADDING_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_PADDING_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_PADDING_TYPE_RFC_2630                        _MK_ENUM_CONST(0)

#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTS_CONTROL_SHIFT                    _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTS_CONTROL_FIELD                    _MK_FIELD_CONST(0x3, ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTS_CONTROL_SHIFT)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTS_CONTROL_RANGE                    2:1
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTS_CONTROL_WOFFSET                  0x0
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTS_CONTROL_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTS_CONTROL_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTS_CONTROL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTS_CONTROL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTS_CONTROL_DISABLE                  _MK_ENUM_CONST(0)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTS_CONTROL_ENABLE                   _MK_ENUM_CONST(1)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTS_CONTROL_ENABLE_ALWAYS                    _MK_ENUM_CONST(2)

#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTR_CARRY_ENABLE_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTR_CARRY_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTR_CARRY_ENABLE_SHIFT)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTR_CARRY_ENABLE_RANGE                       0:0
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTR_CARRY_ENABLE_WOFFSET                     0x0
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTR_CARRY_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTR_CARRY_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTR_CARRY_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0_CTR_CARRY_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_CYA_SECURE_0
#define ARVDE_BSEV_CYA_SECURE_0                 _MK_ADDR_CONST(0x1174)
#define ARVDE_BSEV_CYA_SECURE_0_SECURE                  0x0
#define ARVDE_BSEV_CYA_SECURE_0_WORD_COUNT                      0x1
#define ARVDE_BSEV_CYA_SECURE_0_RESET_VAL                       _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_CYA_SECURE_0_RESET_MASK                      _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_CYA_SECURE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CYA_SECURE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CYA_SECURE_0_READ_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_CYA_SECURE_0_WRITE_MASK                      _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_CYA_SECURE_0_ALLOW_READ_NALS_FROM_NON_TZ_SHIFT                       _MK_SHIFT_CONST(2)
#define ARVDE_BSEV_CYA_SECURE_0_ALLOW_READ_NALS_FROM_NON_TZ_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_CYA_SECURE_0_ALLOW_READ_NALS_FROM_NON_TZ_SHIFT)
#define ARVDE_BSEV_CYA_SECURE_0_ALLOW_READ_NALS_FROM_NON_TZ_RANGE                       2:2
#define ARVDE_BSEV_CYA_SECURE_0_ALLOW_READ_NALS_FROM_NON_TZ_WOFFSET                     0x0
#define ARVDE_BSEV_CYA_SECURE_0_ALLOW_READ_NALS_FROM_NON_TZ_DEFAULT                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_SECURE_0_ALLOW_READ_NALS_FROM_NON_TZ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_SECURE_0_ALLOW_READ_NALS_FROM_NON_TZ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CYA_SECURE_0_ALLOW_READ_NALS_FROM_NON_TZ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_CYA_SECURE_0_ALLOW_READBITS_ON_CLEAR_SHIFT                   _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_CYA_SECURE_0_ALLOW_READBITS_ON_CLEAR_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_BSEV_CYA_SECURE_0_ALLOW_READBITS_ON_CLEAR_SHIFT)
#define ARVDE_BSEV_CYA_SECURE_0_ALLOW_READBITS_ON_CLEAR_RANGE                   1:1
#define ARVDE_BSEV_CYA_SECURE_0_ALLOW_READBITS_ON_CLEAR_WOFFSET                 0x0
#define ARVDE_BSEV_CYA_SECURE_0_ALLOW_READBITS_ON_CLEAR_DEFAULT                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_SECURE_0_ALLOW_READBITS_ON_CLEAR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_SECURE_0_ALLOW_READBITS_ON_CLEAR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CYA_SECURE_0_ALLOW_READBITS_ON_CLEAR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_CYA_SECURE_0_ALLOW_READBITS_ON_ALL_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_CYA_SECURE_0_ALLOW_READBITS_ON_ALL_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_CYA_SECURE_0_ALLOW_READBITS_ON_ALL_SHIFT)
#define ARVDE_BSEV_CYA_SECURE_0_ALLOW_READBITS_ON_ALL_RANGE                     0:0
#define ARVDE_BSEV_CYA_SECURE_0_ALLOW_READBITS_ON_ALL_WOFFSET                   0x0
#define ARVDE_BSEV_CYA_SECURE_0_ALLOW_READBITS_ON_ALL_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_SECURE_0_ALLOW_READBITS_ON_ALL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_SECURE_0_ALLOW_READBITS_ON_ALL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_CYA_SECURE_0_ALLOW_READBITS_ON_ALL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VPR_CONFIG_0
#define ARVDE_BSEV_VPR_CONFIG_0                 _MK_ADDR_CONST(0x1178)
#define ARVDE_BSEV_VPR_CONFIG_0_SECURE                  0x0
#define ARVDE_BSEV_VPR_CONFIG_0_WORD_COUNT                      0x1
#define ARVDE_BSEV_VPR_CONFIG_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VPR_CONFIG_0_RESET_MASK                      _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_VPR_CONFIG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VPR_CONFIG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VPR_CONFIG_0_READ_MASK                       _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_VPR_CONFIG_0_WRITE_MASK                      _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_VPR_CONFIG_0_SECURE_STICKY_SHIFT                     _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_VPR_CONFIG_0_SECURE_STICKY_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_VPR_CONFIG_0_SECURE_STICKY_SHIFT)
#define ARVDE_BSEV_VPR_CONFIG_0_SECURE_STICKY_RANGE                     1:1
#define ARVDE_BSEV_VPR_CONFIG_0_SECURE_STICKY_WOFFSET                   0x0
#define ARVDE_BSEV_VPR_CONFIG_0_SECURE_STICKY_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VPR_CONFIG_0_SECURE_STICKY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_VPR_CONFIG_0_SECURE_STICKY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VPR_CONFIG_0_SECURE_STICKY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VPR_CONFIG_0_ON_THE_FLY_STICKY_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VPR_CONFIG_0_ON_THE_FLY_STICKY_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_VPR_CONFIG_0_ON_THE_FLY_STICKY_SHIFT)
#define ARVDE_BSEV_VPR_CONFIG_0_ON_THE_FLY_STICKY_RANGE                 0:0
#define ARVDE_BSEV_VPR_CONFIG_0_ON_THE_FLY_STICKY_WOFFSET                       0x0
#define ARVDE_BSEV_VPR_CONFIG_0_ON_THE_FLY_STICKY_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VPR_CONFIG_0_ON_THE_FLY_STICKY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_VPR_CONFIG_0_ON_THE_FLY_STICKY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VPR_CONFIG_0_ON_THE_FLY_STICKY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_TZ_VPR_CONFIG_0
#define ARVDE_BSEV_TZ_VPR_CONFIG_0                      _MK_ADDR_CONST(0x117c)
#define ARVDE_BSEV_TZ_VPR_CONFIG_0_SECURE                       0x0
#define ARVDE_BSEV_TZ_VPR_CONFIG_0_WORD_COUNT                   0x1
#define ARVDE_BSEV_TZ_VPR_CONFIG_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_TZ_VPR_CONFIG_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_TZ_VPR_CONFIG_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_TZ_VPR_CONFIG_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_TZ_VPR_CONFIG_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_TZ_VPR_CONFIG_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_TZ_VPR_CONFIG_0_TZ_SECURE_FLAG_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_TZ_VPR_CONFIG_0_TZ_SECURE_FLAG_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_TZ_VPR_CONFIG_0_TZ_SECURE_FLAG_SHIFT)
#define ARVDE_BSEV_TZ_VPR_CONFIG_0_TZ_SECURE_FLAG_RANGE                 0:0
#define ARVDE_BSEV_TZ_VPR_CONFIG_0_TZ_SECURE_FLAG_WOFFSET                       0x0
#define ARVDE_BSEV_TZ_VPR_CONFIG_0_TZ_SECURE_FLAG_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_TZ_VPR_CONFIG_0_TZ_SECURE_FLAG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_TZ_VPR_CONFIG_0_TZ_SECURE_FLAG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_TZ_VPR_CONFIG_0_TZ_SECURE_FLAG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 4480 [0x1180]

// Reserved address 4484 [0x1184]

// Reserved address 4488 [0x1188]

// Reserved address 4492 [0x118c]

// Reserved address 4496 [0x1190]

// Reserved address 4500 [0x1194]

// Reserved address 4504 [0x1198]

// Reserved address 4508 [0x119c]

// Register ARVDE_BSEV_ERR_ENABLE_0
#define ARVDE_BSEV_ERR_ENABLE_0                 _MK_ADDR_CONST(0x11a0)
#define ARVDE_BSEV_ERR_ENABLE_0_SECURE                  0x0
#define ARVDE_BSEV_ERR_ENABLE_0_WORD_COUNT                      0x1
#define ARVDE_BSEV_ERR_ENABLE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_RESET_MASK                      _MK_MASK_CONST(0x1ff)
#define ARVDE_BSEV_ERR_ENABLE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_READ_MASK                       _MK_MASK_CONST(0x1ff)
#define ARVDE_BSEV_ERR_ENABLE_0_WRITE_MASK                      _MK_MASK_CONST(0x1ff)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_SHIFT)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_RANGE                      0:0
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_WOFFSET                    0x0
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV5_LEVEL_PREFIX_GT15_SHIFT                      _MK_SHIFT_CONST(2)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV5_LEVEL_PREFIX_GT15_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV5_LEVEL_PREFIX_GT15_SHIFT)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV5_LEVEL_PREFIX_GT15_RANGE                      2:2
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV5_LEVEL_PREFIX_GT15_WOFFSET                    0x0
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV5_LEVEL_PREFIX_GT15_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV5_LEVEL_PREFIX_GT15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV5_LEVEL_PREFIX_GT15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV5_LEVEL_PREFIX_GT15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV8_IQ_COEFF_OO_RANGE_SHIFT                      _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV8_IQ_COEFF_OO_RANGE_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV8_IQ_COEFF_OO_RANGE_SHIFT)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV8_IQ_COEFF_OO_RANGE_RANGE                      3:3
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV8_IQ_COEFF_OO_RANGE_WOFFSET                    0x0
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV8_IQ_COEFF_OO_RANGE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV8_IQ_COEFF_OO_RANGE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV8_IQ_COEFF_OO_RANGE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV8_IQ_COEFF_OO_RANGE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_SHIFT                     _MK_SHIFT_CONST(4)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_SHIFT)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_RANGE                     4:4
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_WOFFSET                   0x0
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_SHIFT                       _MK_SHIFT_CONST(5)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_SHIFT)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_RANGE                       5:5
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_WOFFSET                     0x0
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_SHIFT                  _MK_SHIFT_CONST(7)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_SHIFT)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_RANGE                  7:7
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_WOFFSET                        0x0
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_SHIFT                  _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_SHIFT)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_RANGE                  8:8
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_WOFFSET                        0x0
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_SHIFT                 _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_SHIFT)
#define ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_RANGE                 1:1
#define ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_WOFFSET                       0x0
#define ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV3_INVLD_QFS_RANGE_SHIFT                       _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV3_INVLD_QFS_RANGE_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV3_INVLD_QFS_RANGE_SHIFT)
#define ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV3_INVLD_QFS_RANGE_RANGE                       3:3
#define ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV3_INVLD_QFS_RANGE_WOFFSET                     0x0
#define ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV3_INVLD_QFS_RANGE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV3_INVLD_QFS_RANGE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV3_INVLD_QFS_RANGE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV3_INVLD_QFS_RANGE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_SHIFT                    _MK_SHIFT_CONST(6)
#define ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_SHIFT)
#define ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_RANGE                    6:6
#define ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_WOFFSET                  0x0
#define ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_ENABLE_0_VP8_BSEV0_INVLD_COEFF_VALUE_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_ERR_ENABLE_0_VP8_BSEV0_INVLD_COEFF_VALUE_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_ENABLE_0_VP8_BSEV0_INVLD_COEFF_VALUE_SHIFT)
#define ARVDE_BSEV_ERR_ENABLE_0_VP8_BSEV0_INVLD_COEFF_VALUE_RANGE                       0:0
#define ARVDE_BSEV_ERR_ENABLE_0_VP8_BSEV0_INVLD_COEFF_VALUE_WOFFSET                     0x0
#define ARVDE_BSEV_ERR_ENABLE_0_VP8_BSEV0_INVLD_COEFF_VALUE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_VP8_BSEV0_INVLD_COEFF_VALUE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_ENABLE_0_VP8_BSEV0_INVLD_COEFF_VALUE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_VP8_BSEV0_INVLD_COEFF_VALUE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_ENABLE_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_SHIFT                     _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_ERR_ENABLE_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_ENABLE_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_SHIFT)
#define ARVDE_BSEV_ERR_ENABLE_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_RANGE                     1:1
#define ARVDE_BSEV_ERR_ENABLE_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_WOFFSET                   0x0
#define ARVDE_BSEV_ERR_ENABLE_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_ENABLE_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_ENABLE_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_ERR_STATUS_0
#define ARVDE_BSEV_ERR_STATUS_0                 _MK_ADDR_CONST(0x11a4)
#define ARVDE_BSEV_ERR_STATUS_0_SECURE                  0x0
#define ARVDE_BSEV_ERR_STATUS_0_WORD_COUNT                      0x1
#define ARVDE_BSEV_ERR_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0x1ff)
#define ARVDE_BSEV_ERR_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_READ_MASK                       _MK_MASK_CONST(0x1ff)
#define ARVDE_BSEV_ERR_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x1ff)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_STATUS_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_SHIFT)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_RANGE                      0:0
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_WOFFSET                    0x0
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV2_IPCMVAL_ERROR_SHIFT                  _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV2_IPCMVAL_ERROR_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_STATUS_0_H264_BSEV2_IPCMVAL_ERROR_SHIFT)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV2_IPCMVAL_ERROR_RANGE                  1:1
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV2_IPCMVAL_ERROR_WOFFSET                        0x0
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV2_IPCMVAL_ERROR_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV2_IPCMVAL_ERROR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV2_IPCMVAL_ERROR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV2_IPCMVAL_ERROR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV5_LEVEL_PREFIX_GT15_SHIFT                      _MK_SHIFT_CONST(2)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV5_LEVEL_PREFIX_GT15_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_STATUS_0_H264_BSEV5_LEVEL_PREFIX_GT15_SHIFT)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV5_LEVEL_PREFIX_GT15_RANGE                      2:2
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV5_LEVEL_PREFIX_GT15_WOFFSET                    0x0
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV5_LEVEL_PREFIX_GT15_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV5_LEVEL_PREFIX_GT15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV5_LEVEL_PREFIX_GT15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV5_LEVEL_PREFIX_GT15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV8_IQ_COEFF_OO_RANGE_SHIFT                      _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV8_IQ_COEFF_OO_RANGE_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_STATUS_0_H264_BSEV8_IQ_COEFF_OO_RANGE_SHIFT)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV8_IQ_COEFF_OO_RANGE_RANGE                      3:3
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV8_IQ_COEFF_OO_RANGE_WOFFSET                    0x0
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV8_IQ_COEFF_OO_RANGE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV8_IQ_COEFF_OO_RANGE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV8_IQ_COEFF_OO_RANGE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV8_IQ_COEFF_OO_RANGE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_SHIFT                     _MK_SHIFT_CONST(4)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_STATUS_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_SHIFT)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_RANGE                     4:4
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_WOFFSET                   0x0
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_SHIFT                       _MK_SHIFT_CONST(5)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_STATUS_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_SHIFT)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_RANGE                       5:5
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_WOFFSET                     0x0
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV13_MARKER_ERROR_SHIFT                  _MK_SHIFT_CONST(6)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV13_MARKER_ERROR_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_STATUS_0_H264_BSEV13_MARKER_ERROR_SHIFT)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV13_MARKER_ERROR_RANGE                  6:6
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV13_MARKER_ERROR_WOFFSET                        0x0
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV13_MARKER_ERROR_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV13_MARKER_ERROR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV13_MARKER_ERROR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV13_MARKER_ERROR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_SHIFT                  _MK_SHIFT_CONST(7)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_STATUS_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_SHIFT)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_RANGE                  7:7
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_WOFFSET                        0x0
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_SHIFT                  _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_STATUS_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_SHIFT)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_RANGE                  8:8
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_WOFFSET                        0x0
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_SHIFT                 _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_SHIFT)
#define ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_RANGE                 1:1
#define ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_WOFFSET                       0x0
#define ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV3_INVLD_QFS_RANGE_SHIFT                       _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV3_INVLD_QFS_RANGE_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV3_INVLD_QFS_RANGE_SHIFT)
#define ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV3_INVLD_QFS_RANGE_RANGE                       3:3
#define ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV3_INVLD_QFS_RANGE_WOFFSET                     0x0
#define ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV3_INVLD_QFS_RANGE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV3_INVLD_QFS_RANGE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV3_INVLD_QFS_RANGE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV3_INVLD_QFS_RANGE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_SHIFT                    _MK_SHIFT_CONST(6)
#define ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_SHIFT)
#define ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_RANGE                    6:6
#define ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_WOFFSET                  0x0
#define ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_STATUS_0_VP8_BSEV0_INVLD_COEFF_VALUE_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_ERR_STATUS_0_VP8_BSEV0_INVLD_COEFF_VALUE_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_STATUS_0_VP8_BSEV0_INVLD_COEFF_VALUE_SHIFT)
#define ARVDE_BSEV_ERR_STATUS_0_VP8_BSEV0_INVLD_COEFF_VALUE_RANGE                       0:0
#define ARVDE_BSEV_ERR_STATUS_0_VP8_BSEV0_INVLD_COEFF_VALUE_WOFFSET                     0x0
#define ARVDE_BSEV_ERR_STATUS_0_VP8_BSEV0_INVLD_COEFF_VALUE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_VP8_BSEV0_INVLD_COEFF_VALUE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_STATUS_0_VP8_BSEV0_INVLD_COEFF_VALUE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_VP8_BSEV0_INVLD_COEFF_VALUE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_STATUS_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_SHIFT                     _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_ERR_STATUS_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_STATUS_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_SHIFT)
#define ARVDE_BSEV_ERR_STATUS_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_RANGE                     1:1
#define ARVDE_BSEV_ERR_STATUS_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_WOFFSET                   0x0
#define ARVDE_BSEV_ERR_STATUS_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_STATUS_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_STATUS_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_CYA_ERR_LOG_0
#define ARVDE_BSEV_CYA_ERR_LOG_0                        _MK_ADDR_CONST(0x11a8)
#define ARVDE_BSEV_CYA_ERR_LOG_0_SECURE                         0x0
#define ARVDE_BSEV_CYA_ERR_LOG_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_CYA_ERR_LOG_0_RESET_VAL                      _MK_MASK_CONST(0x1ff)
#define ARVDE_BSEV_CYA_ERR_LOG_0_RESET_MASK                     _MK_MASK_CONST(0x1ff)
#define ARVDE_BSEV_CYA_ERR_LOG_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x1ff)
#define ARVDE_BSEV_CYA_ERR_LOG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define ARVDE_BSEV_CYA_ERR_LOG_0_READ_MASK                      _MK_MASK_CONST(0x1ff)
#define ARVDE_BSEV_CYA_ERR_LOG_0_WRITE_MASK                     _MK_MASK_CONST(0x1ff)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_SHIFT)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_RANGE                     0:0
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_WOFFSET                   0x0
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_SW_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV1_PCM_ALGN_BIT_NOT0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)

#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV2_IPCMVAL_ERROR_SHIFT                 _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV2_IPCMVAL_ERROR_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV2_IPCMVAL_ERROR_SHIFT)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV2_IPCMVAL_ERROR_RANGE                 1:1
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV2_IPCMVAL_ERROR_WOFFSET                       0x0
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV2_IPCMVAL_ERROR_DEFAULT                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV2_IPCMVAL_ERROR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV2_IPCMVAL_ERROR_SW_DEFAULT                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV2_IPCMVAL_ERROR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV5_LEVEL_PREFIX_GT15_SHIFT                     _MK_SHIFT_CONST(2)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV5_LEVEL_PREFIX_GT15_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV5_LEVEL_PREFIX_GT15_SHIFT)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV5_LEVEL_PREFIX_GT15_RANGE                     2:2
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV5_LEVEL_PREFIX_GT15_WOFFSET                   0x0
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV5_LEVEL_PREFIX_GT15_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV5_LEVEL_PREFIX_GT15_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV5_LEVEL_PREFIX_GT15_SW_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV5_LEVEL_PREFIX_GT15_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)

#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV8_IQ_COEFF_OO_RANGE_SHIFT                     _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV8_IQ_COEFF_OO_RANGE_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV8_IQ_COEFF_OO_RANGE_SHIFT)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV8_IQ_COEFF_OO_RANGE_RANGE                     3:3
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV8_IQ_COEFF_OO_RANGE_WOFFSET                   0x0
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV8_IQ_COEFF_OO_RANGE_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV8_IQ_COEFF_OO_RANGE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV8_IQ_COEFF_OO_RANGE_SW_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV8_IQ_COEFF_OO_RANGE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)

#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_SHIFT                    _MK_SHIFT_CONST(4)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_SHIFT)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_RANGE                    4:4
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_WOFFSET                  0x0
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_DEFAULT                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_SW_DEFAULT                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV9_INTRA16X16_DC_BIQ_OO_RANGE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)

#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_SHIFT                      _MK_SHIFT_CONST(5)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_SHIFT)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_RANGE                      5:5
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_WOFFSET                    0x0
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_DEFAULT                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_SW_DEFAULT                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV12_INVLD_3BYTE_SEQ_IN_NALU_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)

#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV13_MARKER_ERROR_SHIFT                 _MK_SHIFT_CONST(6)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV13_MARKER_ERROR_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV13_MARKER_ERROR_SHIFT)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV13_MARKER_ERROR_RANGE                 6:6
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV13_MARKER_ERROR_WOFFSET                       0x0
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV13_MARKER_ERROR_DEFAULT                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV13_MARKER_ERROR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV13_MARKER_ERROR_SW_DEFAULT                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV13_MARKER_ERROR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_SHIFT                 _MK_SHIFT_CONST(7)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_SHIFT)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_RANGE                 7:7
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_WOFFSET                       0x0
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_DEFAULT                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_SW_DEFAULT                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV16_CABAC_COEFF_OO_RANGE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_SHIFT                 _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_SHIFT)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_RANGE                 8:8
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_WOFFSET                       0x0
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_DEFAULT                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_SW_DEFAULT                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_H264_BSEV17_WEIGHT_PRED_OO_RANGE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

#define ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_SHIFT                        _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_SHIFT)
#define ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_RANGE                        1:1
#define ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_WOFFSET                      0x0
#define ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV3_INVLD_QFS_RANGE_SHIFT                      _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV3_INVLD_QFS_RANGE_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV3_INVLD_QFS_RANGE_SHIFT)
#define ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV3_INVLD_QFS_RANGE_RANGE                      3:3
#define ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV3_INVLD_QFS_RANGE_WOFFSET                    0x0
#define ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV3_INVLD_QFS_RANGE_DEFAULT                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV3_INVLD_QFS_RANGE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV3_INVLD_QFS_RANGE_SW_DEFAULT                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV3_INVLD_QFS_RANGE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)

#define ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_SHIFT                   _MK_SHIFT_CONST(6)
#define ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_SHIFT)
#define ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_RANGE                   6:6
#define ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_WOFFSET                 0x0
#define ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_DEFAULT                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_SW_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)

#define ARVDE_BSEV_CYA_ERR_LOG_0_VP8_BSEV0_INVLD_COEFF_VALUE_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_CYA_ERR_LOG_0_VP8_BSEV0_INVLD_COEFF_VALUE_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_CYA_ERR_LOG_0_VP8_BSEV0_INVLD_COEFF_VALUE_SHIFT)
#define ARVDE_BSEV_CYA_ERR_LOG_0_VP8_BSEV0_INVLD_COEFF_VALUE_RANGE                      0:0
#define ARVDE_BSEV_CYA_ERR_LOG_0_VP8_BSEV0_INVLD_COEFF_VALUE_WOFFSET                    0x0
#define ARVDE_BSEV_CYA_ERR_LOG_0_VP8_BSEV0_INVLD_COEFF_VALUE_DEFAULT                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_VP8_BSEV0_INVLD_COEFF_VALUE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_VP8_BSEV0_INVLD_COEFF_VALUE_SW_DEFAULT                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_VP8_BSEV0_INVLD_COEFF_VALUE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)

#define ARVDE_BSEV_CYA_ERR_LOG_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_SHIFT                    _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_BSEV_CYA_ERR_LOG_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_SHIFT)
#define ARVDE_BSEV_CYA_ERR_LOG_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_RANGE                    1:1
#define ARVDE_BSEV_CYA_ERR_LOG_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_WOFFSET                  0x0
#define ARVDE_BSEV_CYA_ERR_LOG_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_DEFAULT                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_SW_DEFAULT                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_CYA_ERR_LOG_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)


// Register ARVDE_BSEV_ERR_POS_0
#define ARVDE_BSEV_ERR_POS_0                    _MK_ADDR_CONST(0x11ac)
#define ARVDE_BSEV_ERR_POS_0_SECURE                     0x0
#define ARVDE_BSEV_ERR_POS_0_WORD_COUNT                         0x1
#define ARVDE_BSEV_ERR_POS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_POS_0_RESET_MASK                         _MK_MASK_CONST(0x80000000)
#define ARVDE_BSEV_ERR_POS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_POS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_POS_0_READ_MASK                  _MK_MASK_CONST(0x9fffffff)
#define ARVDE_BSEV_ERR_POS_0_WRITE_MASK                         _MK_MASK_CONST(0x80000000)
#define ARVDE_BSEV_ERR_POS_0_ERR_MB_Y_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_ERR_POS_0_ERR_MB_Y_FIELD                     _MK_FIELD_CONST(0xfff, ARVDE_BSEV_ERR_POS_0_ERR_MB_Y_SHIFT)
#define ARVDE_BSEV_ERR_POS_0_ERR_MB_Y_RANGE                     11:0
#define ARVDE_BSEV_ERR_POS_0_ERR_MB_Y_WOFFSET                   0x0
#define ARVDE_BSEV_ERR_POS_0_ERR_MB_Y_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_POS_0_ERR_MB_Y_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_POS_0_ERR_MB_Y_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_POS_0_ERR_MB_Y_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_POS_0_ERR_MB_X_SHIFT                     _MK_SHIFT_CONST(12)
#define ARVDE_BSEV_ERR_POS_0_ERR_MB_X_FIELD                     _MK_FIELD_CONST(0xfff, ARVDE_BSEV_ERR_POS_0_ERR_MB_X_SHIFT)
#define ARVDE_BSEV_ERR_POS_0_ERR_MB_X_RANGE                     23:12
#define ARVDE_BSEV_ERR_POS_0_ERR_MB_X_WOFFSET                   0x0
#define ARVDE_BSEV_ERR_POS_0_ERR_MB_X_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_POS_0_ERR_MB_X_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_POS_0_ERR_MB_X_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_POS_0_ERR_MB_X_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_POS_0_ERR_COND_IDX_SHIFT                 _MK_SHIFT_CONST(24)
#define ARVDE_BSEV_ERR_POS_0_ERR_COND_IDX_FIELD                 _MK_FIELD_CONST(0x1f, ARVDE_BSEV_ERR_POS_0_ERR_COND_IDX_SHIFT)
#define ARVDE_BSEV_ERR_POS_0_ERR_COND_IDX_RANGE                 28:24
#define ARVDE_BSEV_ERR_POS_0_ERR_COND_IDX_WOFFSET                       0x0
#define ARVDE_BSEV_ERR_POS_0_ERR_COND_IDX_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_POS_0_ERR_COND_IDX_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_POS_0_ERR_COND_IDX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_POS_0_ERR_COND_IDX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_POS_0_VALID_SHIFT                        _MK_SHIFT_CONST(31)
#define ARVDE_BSEV_ERR_POS_0_VALID_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_POS_0_VALID_SHIFT)
#define ARVDE_BSEV_ERR_POS_0_VALID_RANGE                        31:31
#define ARVDE_BSEV_ERR_POS_0_VALID_WOFFSET                      0x0
#define ARVDE_BSEV_ERR_POS_0_VALID_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_POS_0_VALID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_POS_0_VALID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_POS_0_VALID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_ERR_LOG_CTL_0
#define ARVDE_BSEV_ERR_LOG_CTL_0                        _MK_ADDR_CONST(0x11b0)
#define ARVDE_BSEV_ERR_LOG_CTL_0_SECURE                         0x0
#define ARVDE_BSEV_ERR_LOG_CTL_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_ERR_LOG_CTL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_LOG_CTL_0_RESET_MASK                     _MK_MASK_CONST(0xff0001)
#define ARVDE_BSEV_ERR_LOG_CTL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_LOG_CTL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_LOG_CTL_0_READ_MASK                      _MK_MASK_CONST(0xff0001)
#define ARVDE_BSEV_ERR_LOG_CTL_0_WRITE_MASK                     _MK_MASK_CONST(0xff0001)
#define ARVDE_BSEV_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_SHIFT)
#define ARVDE_BSEV_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_RANGE                 0:0
#define ARVDE_BSEV_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_WOFFSET                       0x0
#define ARVDE_BSEV_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_FIELD                 _MK_FIELD_CONST(0xff, ARVDE_BSEV_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_SHIFT)
#define ARVDE_BSEV_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_RANGE                 23:16
#define ARVDE_BSEV_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_WOFFSET                       0x0
#define ARVDE_BSEV_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_MPEG2_ERROR_STATUS_0
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0                 _MK_ADDR_CONST(0x11b4)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_SECURE                  0x0
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_WORD_COUNT                      0x1
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_READ_MASK                       _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV0_INVLD_COEFF_RUN_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV0_INVLD_COEFF_RUN_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV0_INVLD_COEFF_RUN_SHIFT)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV0_INVLD_COEFF_RUN_RANGE                       0:0
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV0_INVLD_COEFF_RUN_WOFFSET                     0x0
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV0_INVLD_COEFF_RUN_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV0_INVLD_COEFF_RUN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV0_INVLD_COEFF_RUN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV0_INVLD_COEFF_RUN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_SHIFT                 _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_SHIFT)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_RANGE                 1:1
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_WOFFSET                       0x0
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV1_UNEXPECTED_START_CODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV2_INVLD_ESC_CODE_SHIFT                        _MK_SHIFT_CONST(2)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV2_INVLD_ESC_CODE_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV2_INVLD_ESC_CODE_SHIFT)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV2_INVLD_ESC_CODE_RANGE                        2:2
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV2_INVLD_ESC_CODE_WOFFSET                      0x0
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV2_INVLD_ESC_CODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV2_INVLD_ESC_CODE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV2_INVLD_ESC_CODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV2_INVLD_ESC_CODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV3_INVLD_QFS_RANGE_SHIFT                       _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV3_INVLD_QFS_RANGE_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV3_INVLD_QFS_RANGE_SHIFT)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV3_INVLD_QFS_RANGE_RANGE                       3:3
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV3_INVLD_QFS_RANGE_WOFFSET                     0x0
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV3_INVLD_QFS_RANGE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV3_INVLD_QFS_RANGE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV3_INVLD_QFS_RANGE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV3_INVLD_QFS_RANGE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV4_INVLD_DCT_COEFS_TAB_B_14_SHIFT                      _MK_SHIFT_CONST(4)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV4_INVLD_DCT_COEFS_TAB_B_14_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV4_INVLD_DCT_COEFS_TAB_B_14_SHIFT)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV4_INVLD_DCT_COEFS_TAB_B_14_RANGE                      4:4
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV4_INVLD_DCT_COEFS_TAB_B_14_WOFFSET                    0x0
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV4_INVLD_DCT_COEFS_TAB_B_14_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV4_INVLD_DCT_COEFS_TAB_B_14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV4_INVLD_DCT_COEFS_TAB_B_14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV4_INVLD_DCT_COEFS_TAB_B_14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV5_INVLD_DCT_COEFS_TAB_B_15_SHIFT                      _MK_SHIFT_CONST(5)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV5_INVLD_DCT_COEFS_TAB_B_15_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV5_INVLD_DCT_COEFS_TAB_B_15_SHIFT)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV5_INVLD_DCT_COEFS_TAB_B_15_RANGE                      5:5
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV5_INVLD_DCT_COEFS_TAB_B_15_WOFFSET                    0x0
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV5_INVLD_DCT_COEFS_TAB_B_15_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV5_INVLD_DCT_COEFS_TAB_B_15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV5_INVLD_DCT_COEFS_TAB_B_15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV5_INVLD_DCT_COEFS_TAB_B_15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_SHIFT                    _MK_SHIFT_CONST(6)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_SHIFT)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_RANGE                    6:6
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_WOFFSET                  0x0
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_MPEG2_ERROR_STATUS_0_MPEG2_BSEV6_INVLD_ESC_CODE_100_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VP8_ERROR_STATUS_0
#define ARVDE_BSEV_VP8_ERROR_STATUS_0                   _MK_ADDR_CONST(0x11b8)
#define ARVDE_BSEV_VP8_ERROR_STATUS_0_SECURE                    0x0
#define ARVDE_BSEV_VP8_ERROR_STATUS_0_WORD_COUNT                        0x1
#define ARVDE_BSEV_VP8_ERROR_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_ERROR_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_VP8_ERROR_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_ERROR_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_ERROR_STATUS_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_VP8_ERROR_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_VP8_ERROR_STATUS_0_VP8_BSEV0_INVLD_COEFF_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VP8_ERROR_STATUS_0_VP8_BSEV0_INVLD_COEFF_VALUE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_VP8_ERROR_STATUS_0_VP8_BSEV0_INVLD_COEFF_VALUE_SHIFT)
#define ARVDE_BSEV_VP8_ERROR_STATUS_0_VP8_BSEV0_INVLD_COEFF_VALUE_RANGE                 0:0
#define ARVDE_BSEV_VP8_ERROR_STATUS_0_VP8_BSEV0_INVLD_COEFF_VALUE_WOFFSET                       0x0
#define ARVDE_BSEV_VP8_ERROR_STATUS_0_VP8_BSEV0_INVLD_COEFF_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_ERROR_STATUS_0_VP8_BSEV0_INVLD_COEFF_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_VP8_ERROR_STATUS_0_VP8_BSEV0_INVLD_COEFF_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_ERROR_STATUS_0_VP8_BSEV0_INVLD_COEFF_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VP8_ERROR_STATUS_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_VP8_ERROR_STATUS_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_VP8_ERROR_STATUS_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_SHIFT)
#define ARVDE_BSEV_VP8_ERROR_STATUS_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_RANGE                       1:1
#define ARVDE_BSEV_VP8_ERROR_STATUS_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_WOFFSET                     0x0
#define ARVDE_BSEV_VP8_ERROR_STATUS_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_ERROR_STATUS_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_VP8_ERROR_STATUS_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_ERROR_STATUS_0_VP8_BSEV1_INVLD_LAST_BLK_COEF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 4540 [0x11bc]

// Register ARVDE_BSEV_BSE_TEST_SEL_0
#define ARVDE_BSEV_BSE_TEST_SEL_0                       _MK_ADDR_CONST(0x11c0)
#define ARVDE_BSEV_BSE_TEST_SEL_0_SECURE                        0x0
#define ARVDE_BSEV_BSE_TEST_SEL_0_WORD_COUNT                    0x1
#define ARVDE_BSEV_BSE_TEST_SEL_0_RESET_VAL                     _MK_MASK_CONST(0xc0)
#define ARVDE_BSEV_BSE_TEST_SEL_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_BSE_TEST_SEL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_TEST_SEL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_TEST_SEL_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_BSE_TEST_SEL_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_BSE_TEST_SEL_0_BSE_TEST_SEL_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_BSE_TEST_SEL_0_BSE_TEST_SEL_FIELD                    _MK_FIELD_CONST(0x3f, ARVDE_BSEV_BSE_TEST_SEL_0_BSE_TEST_SEL_SHIFT)
#define ARVDE_BSEV_BSE_TEST_SEL_0_BSE_TEST_SEL_RANGE                    5:0
#define ARVDE_BSEV_BSE_TEST_SEL_0_BSE_TEST_SEL_WOFFSET                  0x0
#define ARVDE_BSEV_BSE_TEST_SEL_0_BSE_TEST_SEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_TEST_SEL_0_BSE_TEST_SEL_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_BSE_TEST_SEL_0_BSE_TEST_SEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_TEST_SEL_0_BSE_TEST_SEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_BSE_TEST_SEL_0_BSEV_PERF_MODE_SHIFT                  _MK_SHIFT_CONST(6)
#define ARVDE_BSEV_BSE_TEST_SEL_0_BSEV_PERF_MODE_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_BSEV_BSE_TEST_SEL_0_BSEV_PERF_MODE_SHIFT)
#define ARVDE_BSEV_BSE_TEST_SEL_0_BSEV_PERF_MODE_RANGE                  6:6
#define ARVDE_BSEV_BSE_TEST_SEL_0_BSEV_PERF_MODE_WOFFSET                        0x0
#define ARVDE_BSEV_BSE_TEST_SEL_0_BSEV_PERF_MODE_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_BSE_TEST_SEL_0_BSEV_PERF_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_BSE_TEST_SEL_0_BSEV_PERF_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_TEST_SEL_0_BSEV_PERF_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_BSE_TEST_SEL_0_POSTBUFFER_START_CODE_CHECK_SHIFT                     _MK_SHIFT_CONST(7)
#define ARVDE_BSEV_BSE_TEST_SEL_0_POSTBUFFER_START_CODE_CHECK_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_BSE_TEST_SEL_0_POSTBUFFER_START_CODE_CHECK_SHIFT)
#define ARVDE_BSEV_BSE_TEST_SEL_0_POSTBUFFER_START_CODE_CHECK_RANGE                     7:7
#define ARVDE_BSEV_BSE_TEST_SEL_0_POSTBUFFER_START_CODE_CHECK_WOFFSET                   0x0
#define ARVDE_BSEV_BSE_TEST_SEL_0_POSTBUFFER_START_CODE_CHECK_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_BSE_TEST_SEL_0_POSTBUFFER_START_CODE_CHECK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_BSE_TEST_SEL_0_POSTBUFFER_START_CODE_CHECK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_BSE_TEST_SEL_0_POSTBUFFER_START_CODE_CHECK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_SPARE_0
#define ARVDE_BSEV_SPARE_0                      _MK_ADDR_CONST(0x11c4)
#define ARVDE_BSEV_SPARE_0_SECURE                       0x0
#define ARVDE_BSEV_SPARE_0_WORD_COUNT                   0x1
#define ARVDE_BSEV_SPARE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SPARE_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SPARE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SPARE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SPARE_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SPARE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SPARE_0_VAL_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_SPARE_0_VAL_FIELD                    _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_SPARE_0_VAL_SHIFT)
#define ARVDE_BSEV_SPARE_0_VAL_RANGE                    31:0
#define ARVDE_BSEV_SPARE_0_VAL_WOFFSET                  0x0
#define ARVDE_BSEV_SPARE_0_VAL_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SPARE_0_VAL_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_SPARE_0_VAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_SPARE_0_VAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 4552 [0x11c8]

// Register ARVDE_BSEV_DBG_TEST_BUS_READ_0
#define ARVDE_BSEV_DBG_TEST_BUS_READ_0                  _MK_ADDR_CONST(0x11cc)
#define ARVDE_BSEV_DBG_TEST_BUS_READ_0_SECURE                   0x0
#define ARVDE_BSEV_DBG_TEST_BUS_READ_0_WORD_COUNT                       0x1
#define ARVDE_BSEV_DBG_TEST_BUS_READ_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_TEST_BUS_READ_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_TEST_BUS_READ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_TEST_BUS_READ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_TEST_BUS_READ_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_TEST_BUS_READ_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_TEST_BUS_READ_0_DBG_TEST_BUS_RDATA_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_TEST_BUS_READ_0_DBG_TEST_BUS_RDATA_FIELD                 _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_TEST_BUS_READ_0_DBG_TEST_BUS_RDATA_SHIFT)
#define ARVDE_BSEV_DBG_TEST_BUS_READ_0_DBG_TEST_BUS_RDATA_RANGE                 31:0
#define ARVDE_BSEV_DBG_TEST_BUS_READ_0_DBG_TEST_BUS_RDATA_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_TEST_BUS_READ_0_DBG_TEST_BUS_RDATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_TEST_BUS_READ_0_DBG_TEST_BUS_RDATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_TEST_BUS_READ_0_DBG_TEST_BUS_RDATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_TEST_BUS_READ_0_DBG_TEST_BUS_RDATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 4560 [0x11d0]

// Reserved address 4564 [0x11d4]

// Reserved address 4568 [0x11d8]

// Reserved address 4572 [0x11dc]

// Reserved address 4576 [0x11e0]

// Reserved address 4580 [0x11e4]

// Reserved address 4584 [0x11e8]

// Reserved address 4588 [0x11ec]

// Register ARVDE_BSEV_DBG_BLK_STATUS_0
#define ARVDE_BSEV_DBG_BLK_STATUS_0                     _MK_ADDR_CONST(0x11f0)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_SECURE                      0x0
#define ARVDE_BSEV_DBG_BLK_STATUS_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_BLK_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x3fff)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x3fff)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_EMPTY_SHIFT                       _MK_SHIFT_CONST(13)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_EMPTY_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_EMPTY_SHIFT)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_EMPTY_RANGE                       13:13
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_EMPTY_WOFFSET                     0x0
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_EMPTY_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_EMPTY_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_EMPTY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_EMPTY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_FULL_SHIFT                        _MK_SHIFT_CONST(12)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_FULL_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_FULL_SHIFT)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_FULL_RANGE                        12:12
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_FULL_WOFFSET                      0x0
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_FULL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_FULL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_FULL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_FULL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_SHIFT                     _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_FIELD                     _MK_FIELD_CONST(0xf, ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_SHIFT)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_RANGE                     11:8
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_PPCBP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_BTYPE_SHIFT                     _MK_SHIFT_CONST(6)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_BTYPE_FIELD                     _MK_FIELD_CONST(0x3, ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_BTYPE_SHIFT)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_BTYPE_RANGE                     7:6
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_BTYPE_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_BTYPE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_BTYPE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_BTYPE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_BTYPE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_TTYPE_SHIFT                     _MK_SHIFT_CONST(4)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_TTYPE_FIELD                     _MK_FIELD_CONST(0x3, ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_TTYPE_SHIFT)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_TTYPE_RANGE                     5:4
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_TTYPE_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_TTYPE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_TTYPE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_TTYPE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_TTYPE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_EMPTY_SHIFT                     _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_EMPTY_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_EMPTY_SHIFT)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_EMPTY_RANGE                     3:3
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_EMPTY_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_EMPTY_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_EMPTY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_EMPTY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_EMPTY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_FULL_SHIFT                      _MK_SHIFT_CONST(2)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_FULL_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_FULL_SHIFT)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_FULL_RANGE                      2:2
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_FULL_WOFFSET                    0x0
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_FULL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_FULL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_FULL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_FULL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_PONG_SHIFT                      _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_PONG_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_PONG_SHIFT)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_PONG_RANGE                      1:1
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_PONG_WOFFSET                    0x0
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_PONG_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_PONG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_PONG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_PONG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_PING_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_PING_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_PING_SHIFT)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_PING_RANGE                      0:0
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_PING_WOFFSET                    0x0
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_PING_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_PING_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_PING_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_STATUS_0_DBG_BLKBUFF_PING_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_ICQ_RDATA_0
#define ARVDE_BSEV_DBG_ICQ_RDATA_0                      _MK_ADDR_CONST(0x11f4)
#define ARVDE_BSEV_DBG_ICQ_RDATA_0_SECURE                       0x0
#define ARVDE_BSEV_DBG_ICQ_RDATA_0_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_ICQ_RDATA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_ICQ_RDATA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_ICQ_RDATA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_ICQ_RDATA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_ICQ_RDATA_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_ICQ_RDATA_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_ICQ_RDATA_0_DBG_ICQ_RDATA_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_ICQ_RDATA_0_DBG_ICQ_RDATA_FIELD                  _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_ICQ_RDATA_0_DBG_ICQ_RDATA_SHIFT)
#define ARVDE_BSEV_DBG_ICQ_RDATA_0_DBG_ICQ_RDATA_RANGE                  31:0
#define ARVDE_BSEV_DBG_ICQ_RDATA_0_DBG_ICQ_RDATA_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_ICQ_RDATA_0_DBG_ICQ_RDATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_ICQ_RDATA_0_DBG_ICQ_RDATA_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_ICQ_RDATA_0_DBG_ICQ_RDATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_ICQ_RDATA_0_DBG_ICQ_RDATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_UCQ_RDATA_0
#define ARVDE_BSEV_DBG_UCQ_RDATA_0                      _MK_ADDR_CONST(0x11f8)
#define ARVDE_BSEV_DBG_UCQ_RDATA_0_SECURE                       0x0
#define ARVDE_BSEV_DBG_UCQ_RDATA_0_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_UCQ_RDATA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_UCQ_RDATA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_UCQ_RDATA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_UCQ_RDATA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_UCQ_RDATA_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_UCQ_RDATA_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_UCQ_RDATA_0_DBG_UCQ_RDATA_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_UCQ_RDATA_0_DBG_UCQ_RDATA_FIELD                  _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_UCQ_RDATA_0_DBG_UCQ_RDATA_SHIFT)
#define ARVDE_BSEV_DBG_UCQ_RDATA_0_DBG_UCQ_RDATA_RANGE                  31:0
#define ARVDE_BSEV_DBG_UCQ_RDATA_0_DBG_UCQ_RDATA_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_UCQ_RDATA_0_DBG_UCQ_RDATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_UCQ_RDATA_0_DBG_UCQ_RDATA_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_UCQ_RDATA_0_DBG_UCQ_RDATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_UCQ_RDATA_0_DBG_UCQ_RDATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_RLT_RDATA_0
#define ARVDE_BSEV_DBG_RLT_RDATA_0                      _MK_ADDR_CONST(0x11fc)
#define ARVDE_BSEV_DBG_RLT_RDATA_0_SECURE                       0x0
#define ARVDE_BSEV_DBG_RLT_RDATA_0_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_RLT_RDATA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_RLT_RDATA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_RLT_RDATA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_RLT_RDATA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_RLT_RDATA_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_RLT_RDATA_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_RLT_RDATA_0_DBG_RLT_RDATA_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_RLT_RDATA_0_DBG_RLT_RDATA_FIELD                  _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_RLT_RDATA_0_DBG_RLT_RDATA_SHIFT)
#define ARVDE_BSEV_DBG_RLT_RDATA_0_DBG_RLT_RDATA_RANGE                  31:0
#define ARVDE_BSEV_DBG_RLT_RDATA_0_DBG_RLT_RDATA_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_RLT_RDATA_0_DBG_RLT_RDATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_RLT_RDATA_0_DBG_RLT_RDATA_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_RLT_RDATA_0_DBG_RLT_RDATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_RLT_RDATA_0_DBG_RLT_RDATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_0
#define ARVDE_BSEV_DBG_PRIM_TAB_0                       _MK_ADDR_CONST(0x1200)
#define ARVDE_BSEV_DBG_PRIM_TAB_0_SECURE                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_0_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_0_DBG_PRIM_TAB_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_0_DBG_PRIM_TAB_FIELD                    _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_0_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_0_DBG_PRIM_TAB_RANGE                    15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_0_DBG_PRIM_TAB_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_0_DBG_PRIM_TAB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_0_DBG_PRIM_TAB_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_0_DBG_PRIM_TAB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_0_DBG_PRIM_TAB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB
#define ARVDE_BSEV_DBG_PRIM_TAB                 _MK_ADDR_CONST(0x1200)
#define ARVDE_BSEV_DBG_PRIM_TAB_SECURE                  0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_WORD_COUNT                      0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_READ_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_DBG_PRIM_TAB_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_DBG_PRIM_TAB_FIELD                      _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_DBG_PRIM_TAB_RANGE                      15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_DBG_PRIM_TAB_WOFFSET                    0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_DBG_PRIM_TAB_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_DBG_PRIM_TAB_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_DBG_PRIM_TAB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_DBG_PRIM_TAB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_1
#define ARVDE_BSEV_DBG_PRIM_TAB_1                       _MK_ADDR_CONST(0x1204)
#define ARVDE_BSEV_DBG_PRIM_TAB_1_SECURE                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_1_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_1_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_1_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_1_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_1_READ_MASK                     _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_1_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_1_DBG_PRIM_TAB_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_1_DBG_PRIM_TAB_FIELD                    _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_1_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_1_DBG_PRIM_TAB_RANGE                    15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_1_DBG_PRIM_TAB_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_1_DBG_PRIM_TAB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_1_DBG_PRIM_TAB_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_1_DBG_PRIM_TAB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_1_DBG_PRIM_TAB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_2
#define ARVDE_BSEV_DBG_PRIM_TAB_2                       _MK_ADDR_CONST(0x1208)
#define ARVDE_BSEV_DBG_PRIM_TAB_2_SECURE                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_2_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_2_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_2_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_2_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_2_READ_MASK                     _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_2_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_2_DBG_PRIM_TAB_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_2_DBG_PRIM_TAB_FIELD                    _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_2_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_2_DBG_PRIM_TAB_RANGE                    15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_2_DBG_PRIM_TAB_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_2_DBG_PRIM_TAB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_2_DBG_PRIM_TAB_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_2_DBG_PRIM_TAB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_2_DBG_PRIM_TAB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_3
#define ARVDE_BSEV_DBG_PRIM_TAB_3                       _MK_ADDR_CONST(0x120c)
#define ARVDE_BSEV_DBG_PRIM_TAB_3_SECURE                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_3_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_3_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_3_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_3_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_3_READ_MASK                     _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_3_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_3_DBG_PRIM_TAB_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_3_DBG_PRIM_TAB_FIELD                    _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_3_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_3_DBG_PRIM_TAB_RANGE                    15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_3_DBG_PRIM_TAB_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_3_DBG_PRIM_TAB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_3_DBG_PRIM_TAB_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_3_DBG_PRIM_TAB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_3_DBG_PRIM_TAB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_4
#define ARVDE_BSEV_DBG_PRIM_TAB_4                       _MK_ADDR_CONST(0x1210)
#define ARVDE_BSEV_DBG_PRIM_TAB_4_SECURE                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_4_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_4_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_4_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_4_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_4_READ_MASK                     _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_4_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_4_DBG_PRIM_TAB_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_4_DBG_PRIM_TAB_FIELD                    _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_4_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_4_DBG_PRIM_TAB_RANGE                    15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_4_DBG_PRIM_TAB_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_4_DBG_PRIM_TAB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_4_DBG_PRIM_TAB_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_4_DBG_PRIM_TAB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_4_DBG_PRIM_TAB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_5
#define ARVDE_BSEV_DBG_PRIM_TAB_5                       _MK_ADDR_CONST(0x1214)
#define ARVDE_BSEV_DBG_PRIM_TAB_5_SECURE                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_5_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_5_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_5_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_5_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_5_READ_MASK                     _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_5_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_5_DBG_PRIM_TAB_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_5_DBG_PRIM_TAB_FIELD                    _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_5_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_5_DBG_PRIM_TAB_RANGE                    15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_5_DBG_PRIM_TAB_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_5_DBG_PRIM_TAB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_5_DBG_PRIM_TAB_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_5_DBG_PRIM_TAB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_5_DBG_PRIM_TAB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_6
#define ARVDE_BSEV_DBG_PRIM_TAB_6                       _MK_ADDR_CONST(0x1218)
#define ARVDE_BSEV_DBG_PRIM_TAB_6_SECURE                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_6_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_6_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_6_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_6_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_6_READ_MASK                     _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_6_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_6_DBG_PRIM_TAB_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_6_DBG_PRIM_TAB_FIELD                    _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_6_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_6_DBG_PRIM_TAB_RANGE                    15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_6_DBG_PRIM_TAB_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_6_DBG_PRIM_TAB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_6_DBG_PRIM_TAB_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_6_DBG_PRIM_TAB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_6_DBG_PRIM_TAB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_7
#define ARVDE_BSEV_DBG_PRIM_TAB_7                       _MK_ADDR_CONST(0x121c)
#define ARVDE_BSEV_DBG_PRIM_TAB_7_SECURE                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_7_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_7_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_7_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_7_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_7_READ_MASK                     _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_7_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_7_DBG_PRIM_TAB_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_7_DBG_PRIM_TAB_FIELD                    _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_7_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_7_DBG_PRIM_TAB_RANGE                    15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_7_DBG_PRIM_TAB_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_7_DBG_PRIM_TAB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_7_DBG_PRIM_TAB_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_7_DBG_PRIM_TAB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_7_DBG_PRIM_TAB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_8
#define ARVDE_BSEV_DBG_PRIM_TAB_8                       _MK_ADDR_CONST(0x1220)
#define ARVDE_BSEV_DBG_PRIM_TAB_8_SECURE                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_8_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_8_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_8_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_8_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_8_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_8_READ_MASK                     _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_8_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_8_DBG_PRIM_TAB_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_8_DBG_PRIM_TAB_FIELD                    _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_8_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_8_DBG_PRIM_TAB_RANGE                    15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_8_DBG_PRIM_TAB_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_8_DBG_PRIM_TAB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_8_DBG_PRIM_TAB_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_8_DBG_PRIM_TAB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_8_DBG_PRIM_TAB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_9
#define ARVDE_BSEV_DBG_PRIM_TAB_9                       _MK_ADDR_CONST(0x1224)
#define ARVDE_BSEV_DBG_PRIM_TAB_9_SECURE                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_9_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_9_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_9_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_9_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_9_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_9_READ_MASK                     _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_9_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_9_DBG_PRIM_TAB_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_9_DBG_PRIM_TAB_FIELD                    _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_9_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_9_DBG_PRIM_TAB_RANGE                    15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_9_DBG_PRIM_TAB_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_9_DBG_PRIM_TAB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_9_DBG_PRIM_TAB_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_9_DBG_PRIM_TAB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_9_DBG_PRIM_TAB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_10
#define ARVDE_BSEV_DBG_PRIM_TAB_10                      _MK_ADDR_CONST(0x1228)
#define ARVDE_BSEV_DBG_PRIM_TAB_10_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_10_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_10_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_10_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_10_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_10_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_10_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_10_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_10_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_10_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_10_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_10_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_10_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_10_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_10_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_10_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_10_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_11
#define ARVDE_BSEV_DBG_PRIM_TAB_11                      _MK_ADDR_CONST(0x122c)
#define ARVDE_BSEV_DBG_PRIM_TAB_11_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_11_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_11_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_11_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_11_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_11_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_11_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_11_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_11_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_11_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_11_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_11_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_11_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_11_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_11_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_11_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_11_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_12
#define ARVDE_BSEV_DBG_PRIM_TAB_12                      _MK_ADDR_CONST(0x1230)
#define ARVDE_BSEV_DBG_PRIM_TAB_12_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_12_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_12_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_12_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_12_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_12_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_12_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_12_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_12_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_12_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_12_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_12_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_12_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_12_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_12_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_12_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_12_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_13
#define ARVDE_BSEV_DBG_PRIM_TAB_13                      _MK_ADDR_CONST(0x1234)
#define ARVDE_BSEV_DBG_PRIM_TAB_13_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_13_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_13_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_13_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_13_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_13_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_13_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_13_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_13_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_13_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_13_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_13_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_13_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_13_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_13_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_13_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_13_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_14
#define ARVDE_BSEV_DBG_PRIM_TAB_14                      _MK_ADDR_CONST(0x1238)
#define ARVDE_BSEV_DBG_PRIM_TAB_14_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_14_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_14_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_14_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_14_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_14_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_14_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_14_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_14_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_14_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_14_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_14_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_14_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_14_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_14_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_14_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_14_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_15
#define ARVDE_BSEV_DBG_PRIM_TAB_15                      _MK_ADDR_CONST(0x123c)
#define ARVDE_BSEV_DBG_PRIM_TAB_15_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_15_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_15_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_15_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_15_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_15_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_15_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_15_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_15_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_15_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_15_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_15_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_15_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_15_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_15_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_15_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_15_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_16
#define ARVDE_BSEV_DBG_PRIM_TAB_16                      _MK_ADDR_CONST(0x1240)
#define ARVDE_BSEV_DBG_PRIM_TAB_16_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_16_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_16_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_16_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_16_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_16_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_16_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_16_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_16_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_16_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_16_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_16_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_16_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_16_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_16_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_16_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_16_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_17
#define ARVDE_BSEV_DBG_PRIM_TAB_17                      _MK_ADDR_CONST(0x1244)
#define ARVDE_BSEV_DBG_PRIM_TAB_17_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_17_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_17_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_17_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_17_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_17_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_17_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_17_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_17_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_17_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_17_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_17_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_17_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_17_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_17_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_17_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_17_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_18
#define ARVDE_BSEV_DBG_PRIM_TAB_18                      _MK_ADDR_CONST(0x1248)
#define ARVDE_BSEV_DBG_PRIM_TAB_18_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_18_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_18_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_18_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_18_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_18_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_18_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_18_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_18_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_18_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_18_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_18_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_18_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_18_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_18_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_18_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_18_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_19
#define ARVDE_BSEV_DBG_PRIM_TAB_19                      _MK_ADDR_CONST(0x124c)
#define ARVDE_BSEV_DBG_PRIM_TAB_19_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_19_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_19_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_19_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_19_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_19_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_19_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_19_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_19_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_19_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_19_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_19_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_19_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_19_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_19_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_19_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_19_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_20
#define ARVDE_BSEV_DBG_PRIM_TAB_20                      _MK_ADDR_CONST(0x1250)
#define ARVDE_BSEV_DBG_PRIM_TAB_20_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_20_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_20_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_20_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_20_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_20_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_20_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_20_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_20_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_20_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_20_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_20_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_20_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_20_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_20_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_20_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_20_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_21
#define ARVDE_BSEV_DBG_PRIM_TAB_21                      _MK_ADDR_CONST(0x1254)
#define ARVDE_BSEV_DBG_PRIM_TAB_21_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_21_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_21_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_21_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_21_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_21_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_21_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_21_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_21_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_21_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_21_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_21_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_21_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_21_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_21_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_21_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_21_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_22
#define ARVDE_BSEV_DBG_PRIM_TAB_22                      _MK_ADDR_CONST(0x1258)
#define ARVDE_BSEV_DBG_PRIM_TAB_22_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_22_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_22_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_22_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_22_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_22_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_22_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_22_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_22_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_22_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_22_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_22_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_22_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_22_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_22_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_22_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_22_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_23
#define ARVDE_BSEV_DBG_PRIM_TAB_23                      _MK_ADDR_CONST(0x125c)
#define ARVDE_BSEV_DBG_PRIM_TAB_23_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_23_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_23_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_23_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_23_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_23_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_23_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_23_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_23_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_23_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_23_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_23_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_23_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_23_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_23_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_23_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_23_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_24
#define ARVDE_BSEV_DBG_PRIM_TAB_24                      _MK_ADDR_CONST(0x1260)
#define ARVDE_BSEV_DBG_PRIM_TAB_24_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_24_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_24_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_24_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_24_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_24_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_24_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_24_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_24_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_24_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_24_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_24_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_24_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_24_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_24_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_24_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_24_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_25
#define ARVDE_BSEV_DBG_PRIM_TAB_25                      _MK_ADDR_CONST(0x1264)
#define ARVDE_BSEV_DBG_PRIM_TAB_25_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_25_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_25_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_25_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_25_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_25_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_25_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_25_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_25_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_25_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_25_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_25_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_25_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_25_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_25_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_25_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_25_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_26
#define ARVDE_BSEV_DBG_PRIM_TAB_26                      _MK_ADDR_CONST(0x1268)
#define ARVDE_BSEV_DBG_PRIM_TAB_26_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_26_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_26_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_26_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_26_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_26_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_26_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_26_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_26_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_26_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_26_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_26_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_26_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_26_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_26_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_26_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_26_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_27
#define ARVDE_BSEV_DBG_PRIM_TAB_27                      _MK_ADDR_CONST(0x126c)
#define ARVDE_BSEV_DBG_PRIM_TAB_27_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_27_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_27_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_27_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_27_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_27_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_27_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_27_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_27_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_27_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_27_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_27_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_27_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_27_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_27_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_27_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_27_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_28
#define ARVDE_BSEV_DBG_PRIM_TAB_28                      _MK_ADDR_CONST(0x1270)
#define ARVDE_BSEV_DBG_PRIM_TAB_28_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_28_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_28_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_28_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_28_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_28_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_28_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_28_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_28_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_28_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_28_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_28_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_28_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_28_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_28_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_28_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_28_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_29
#define ARVDE_BSEV_DBG_PRIM_TAB_29                      _MK_ADDR_CONST(0x1274)
#define ARVDE_BSEV_DBG_PRIM_TAB_29_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_29_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_29_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_29_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_29_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_29_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_29_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_29_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_29_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_29_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_29_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_29_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_29_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_29_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_29_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_29_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_29_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_30
#define ARVDE_BSEV_DBG_PRIM_TAB_30                      _MK_ADDR_CONST(0x1278)
#define ARVDE_BSEV_DBG_PRIM_TAB_30_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_30_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_30_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_30_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_30_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_30_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_30_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_30_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_30_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_30_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_30_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_30_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_30_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_30_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_30_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_30_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_30_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_31
#define ARVDE_BSEV_DBG_PRIM_TAB_31                      _MK_ADDR_CONST(0x127c)
#define ARVDE_BSEV_DBG_PRIM_TAB_31_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_31_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_31_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_31_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_31_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_31_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_31_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_31_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_31_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_31_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_31_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_31_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_31_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_31_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_31_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_31_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_31_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_32
#define ARVDE_BSEV_DBG_PRIM_TAB_32                      _MK_ADDR_CONST(0x1280)
#define ARVDE_BSEV_DBG_PRIM_TAB_32_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_32_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_32_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_32_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_32_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_32_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_32_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_32_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_32_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_32_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_32_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_32_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_32_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_32_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_32_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_32_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_32_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_33
#define ARVDE_BSEV_DBG_PRIM_TAB_33                      _MK_ADDR_CONST(0x1284)
#define ARVDE_BSEV_DBG_PRIM_TAB_33_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_33_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_33_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_33_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_33_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_33_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_33_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_33_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_33_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_33_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_33_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_33_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_33_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_33_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_33_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_33_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_33_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_34
#define ARVDE_BSEV_DBG_PRIM_TAB_34                      _MK_ADDR_CONST(0x1288)
#define ARVDE_BSEV_DBG_PRIM_TAB_34_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_34_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_34_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_34_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_34_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_34_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_34_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_34_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_34_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_34_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_34_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_34_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_34_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_34_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_34_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_34_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_34_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_35
#define ARVDE_BSEV_DBG_PRIM_TAB_35                      _MK_ADDR_CONST(0x128c)
#define ARVDE_BSEV_DBG_PRIM_TAB_35_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_35_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_35_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_35_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_35_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_35_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_35_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_35_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_35_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_35_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_35_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_35_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_35_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_35_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_35_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_35_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_35_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_36
#define ARVDE_BSEV_DBG_PRIM_TAB_36                      _MK_ADDR_CONST(0x1290)
#define ARVDE_BSEV_DBG_PRIM_TAB_36_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_36_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_36_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_36_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_36_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_36_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_36_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_36_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_36_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_36_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_36_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_36_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_36_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_36_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_36_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_36_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_36_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_37
#define ARVDE_BSEV_DBG_PRIM_TAB_37                      _MK_ADDR_CONST(0x1294)
#define ARVDE_BSEV_DBG_PRIM_TAB_37_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_37_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_37_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_37_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_37_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_37_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_37_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_37_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_37_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_37_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_37_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_37_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_37_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_37_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_37_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_37_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_37_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_38
#define ARVDE_BSEV_DBG_PRIM_TAB_38                      _MK_ADDR_CONST(0x1298)
#define ARVDE_BSEV_DBG_PRIM_TAB_38_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_38_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_38_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_38_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_38_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_38_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_38_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_38_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_38_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_38_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_38_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_38_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_38_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_38_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_38_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_38_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_38_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_39
#define ARVDE_BSEV_DBG_PRIM_TAB_39                      _MK_ADDR_CONST(0x129c)
#define ARVDE_BSEV_DBG_PRIM_TAB_39_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_39_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_39_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_39_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_39_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_39_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_39_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_39_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_39_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_39_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_39_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_39_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_39_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_39_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_39_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_39_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_39_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_40
#define ARVDE_BSEV_DBG_PRIM_TAB_40                      _MK_ADDR_CONST(0x12a0)
#define ARVDE_BSEV_DBG_PRIM_TAB_40_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_40_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_40_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_40_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_40_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_40_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_40_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_40_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_40_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_40_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_40_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_40_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_40_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_40_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_40_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_40_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_40_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_41
#define ARVDE_BSEV_DBG_PRIM_TAB_41                      _MK_ADDR_CONST(0x12a4)
#define ARVDE_BSEV_DBG_PRIM_TAB_41_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_41_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_41_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_41_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_41_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_41_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_41_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_41_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_41_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_41_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_41_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_41_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_41_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_41_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_41_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_41_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_41_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_42
#define ARVDE_BSEV_DBG_PRIM_TAB_42                      _MK_ADDR_CONST(0x12a8)
#define ARVDE_BSEV_DBG_PRIM_TAB_42_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_42_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_42_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_42_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_42_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_42_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_42_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_42_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_42_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_42_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_42_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_42_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_42_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_42_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_42_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_42_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_42_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_43
#define ARVDE_BSEV_DBG_PRIM_TAB_43                      _MK_ADDR_CONST(0x12ac)
#define ARVDE_BSEV_DBG_PRIM_TAB_43_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_43_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_43_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_43_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_43_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_43_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_43_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_43_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_43_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_43_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_43_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_43_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_43_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_43_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_43_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_43_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_43_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_44
#define ARVDE_BSEV_DBG_PRIM_TAB_44                      _MK_ADDR_CONST(0x12b0)
#define ARVDE_BSEV_DBG_PRIM_TAB_44_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_44_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_44_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_44_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_44_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_44_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_44_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_44_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_44_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_44_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_44_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_44_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_44_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_44_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_44_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_44_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_44_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_45
#define ARVDE_BSEV_DBG_PRIM_TAB_45                      _MK_ADDR_CONST(0x12b4)
#define ARVDE_BSEV_DBG_PRIM_TAB_45_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_45_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_45_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_45_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_45_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_45_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_45_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_45_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_45_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_45_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_45_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_45_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_45_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_45_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_45_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_45_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_45_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_46
#define ARVDE_BSEV_DBG_PRIM_TAB_46                      _MK_ADDR_CONST(0x12b8)
#define ARVDE_BSEV_DBG_PRIM_TAB_46_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_46_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_46_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_46_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_46_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_46_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_46_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_46_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_46_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_46_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_46_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_46_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_46_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_46_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_46_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_46_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_46_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_47
#define ARVDE_BSEV_DBG_PRIM_TAB_47                      _MK_ADDR_CONST(0x12bc)
#define ARVDE_BSEV_DBG_PRIM_TAB_47_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_47_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_47_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_47_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_47_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_47_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_47_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_47_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_47_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_47_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_47_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_47_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_47_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_47_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_47_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_47_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_47_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_48
#define ARVDE_BSEV_DBG_PRIM_TAB_48                      _MK_ADDR_CONST(0x12c0)
#define ARVDE_BSEV_DBG_PRIM_TAB_48_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_48_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_48_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_48_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_48_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_48_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_48_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_48_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_48_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_48_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_48_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_48_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_48_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_48_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_48_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_48_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_48_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_49
#define ARVDE_BSEV_DBG_PRIM_TAB_49                      _MK_ADDR_CONST(0x12c4)
#define ARVDE_BSEV_DBG_PRIM_TAB_49_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_49_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_49_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_49_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_49_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_49_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_49_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_49_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_49_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_49_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_49_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_49_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_49_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_49_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_49_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_49_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_49_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_50
#define ARVDE_BSEV_DBG_PRIM_TAB_50                      _MK_ADDR_CONST(0x12c8)
#define ARVDE_BSEV_DBG_PRIM_TAB_50_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_50_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_50_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_50_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_50_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_50_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_50_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_50_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_50_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_50_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_50_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_50_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_50_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_50_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_50_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_50_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_50_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_51
#define ARVDE_BSEV_DBG_PRIM_TAB_51                      _MK_ADDR_CONST(0x12cc)
#define ARVDE_BSEV_DBG_PRIM_TAB_51_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_51_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_51_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_51_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_51_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_51_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_51_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_51_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_51_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_51_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_51_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_51_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_51_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_51_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_51_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_51_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_51_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_52
#define ARVDE_BSEV_DBG_PRIM_TAB_52                      _MK_ADDR_CONST(0x12d0)
#define ARVDE_BSEV_DBG_PRIM_TAB_52_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_52_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_52_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_52_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_52_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_52_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_52_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_52_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_52_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_52_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_52_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_52_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_52_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_52_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_52_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_52_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_52_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_53
#define ARVDE_BSEV_DBG_PRIM_TAB_53                      _MK_ADDR_CONST(0x12d4)
#define ARVDE_BSEV_DBG_PRIM_TAB_53_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_53_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_53_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_53_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_53_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_53_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_53_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_53_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_53_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_53_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_53_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_53_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_53_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_53_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_53_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_53_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_53_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_54
#define ARVDE_BSEV_DBG_PRIM_TAB_54                      _MK_ADDR_CONST(0x12d8)
#define ARVDE_BSEV_DBG_PRIM_TAB_54_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_54_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_54_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_54_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_54_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_54_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_54_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_54_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_54_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_54_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_54_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_54_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_54_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_54_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_54_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_54_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_54_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_55
#define ARVDE_BSEV_DBG_PRIM_TAB_55                      _MK_ADDR_CONST(0x12dc)
#define ARVDE_BSEV_DBG_PRIM_TAB_55_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_55_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_55_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_55_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_55_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_55_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_55_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_55_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_55_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_55_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_55_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_55_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_55_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_55_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_55_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_55_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_55_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_56
#define ARVDE_BSEV_DBG_PRIM_TAB_56                      _MK_ADDR_CONST(0x12e0)
#define ARVDE_BSEV_DBG_PRIM_TAB_56_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_56_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_56_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_56_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_56_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_56_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_56_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_56_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_56_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_56_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_56_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_56_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_56_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_56_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_56_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_56_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_56_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_57
#define ARVDE_BSEV_DBG_PRIM_TAB_57                      _MK_ADDR_CONST(0x12e4)
#define ARVDE_BSEV_DBG_PRIM_TAB_57_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_57_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_57_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_57_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_57_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_57_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_57_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_57_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_57_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_57_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_57_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_57_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_57_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_57_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_57_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_57_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_57_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_58
#define ARVDE_BSEV_DBG_PRIM_TAB_58                      _MK_ADDR_CONST(0x12e8)
#define ARVDE_BSEV_DBG_PRIM_TAB_58_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_58_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_58_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_58_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_58_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_58_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_58_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_58_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_58_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_58_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_58_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_58_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_58_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_58_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_58_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_58_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_58_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_59
#define ARVDE_BSEV_DBG_PRIM_TAB_59                      _MK_ADDR_CONST(0x12ec)
#define ARVDE_BSEV_DBG_PRIM_TAB_59_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_59_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_59_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_59_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_59_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_59_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_59_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_59_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_59_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_59_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_59_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_59_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_59_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_59_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_59_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_59_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_59_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_60
#define ARVDE_BSEV_DBG_PRIM_TAB_60                      _MK_ADDR_CONST(0x12f0)
#define ARVDE_BSEV_DBG_PRIM_TAB_60_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_60_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_60_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_60_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_60_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_60_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_60_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_60_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_60_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_60_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_60_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_60_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_60_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_60_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_60_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_60_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_60_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_61
#define ARVDE_BSEV_DBG_PRIM_TAB_61                      _MK_ADDR_CONST(0x12f4)
#define ARVDE_BSEV_DBG_PRIM_TAB_61_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_61_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_61_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_61_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_61_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_61_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_61_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_61_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_61_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_61_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_61_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_61_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_61_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_61_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_61_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_61_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_61_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_62
#define ARVDE_BSEV_DBG_PRIM_TAB_62                      _MK_ADDR_CONST(0x12f8)
#define ARVDE_BSEV_DBG_PRIM_TAB_62_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_62_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_62_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_62_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_62_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_62_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_62_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_62_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_62_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_62_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_62_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_62_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_62_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_62_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_62_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_62_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_62_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_63
#define ARVDE_BSEV_DBG_PRIM_TAB_63                      _MK_ADDR_CONST(0x12fc)
#define ARVDE_BSEV_DBG_PRIM_TAB_63_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_63_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_63_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_63_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_63_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_63_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_63_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_63_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_63_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_63_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_63_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_63_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_63_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_63_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_63_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_63_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_63_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_64
#define ARVDE_BSEV_DBG_PRIM_TAB_64                      _MK_ADDR_CONST(0x1300)
#define ARVDE_BSEV_DBG_PRIM_TAB_64_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_64_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_64_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_64_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_64_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_64_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_64_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_64_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_64_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_64_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_64_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_64_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_64_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_64_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_64_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_64_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_64_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_65
#define ARVDE_BSEV_DBG_PRIM_TAB_65                      _MK_ADDR_CONST(0x1304)
#define ARVDE_BSEV_DBG_PRIM_TAB_65_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_65_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_65_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_65_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_65_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_65_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_65_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_65_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_65_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_65_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_65_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_65_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_65_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_65_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_65_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_65_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_65_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_66
#define ARVDE_BSEV_DBG_PRIM_TAB_66                      _MK_ADDR_CONST(0x1308)
#define ARVDE_BSEV_DBG_PRIM_TAB_66_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_66_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_66_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_66_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_66_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_66_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_66_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_66_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_66_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_66_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_66_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_66_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_66_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_66_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_66_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_66_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_66_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_67
#define ARVDE_BSEV_DBG_PRIM_TAB_67                      _MK_ADDR_CONST(0x130c)
#define ARVDE_BSEV_DBG_PRIM_TAB_67_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_67_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_67_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_67_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_67_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_67_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_67_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_67_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_67_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_67_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_67_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_67_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_67_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_67_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_67_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_67_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_67_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_68
#define ARVDE_BSEV_DBG_PRIM_TAB_68                      _MK_ADDR_CONST(0x1310)
#define ARVDE_BSEV_DBG_PRIM_TAB_68_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_68_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_68_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_68_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_68_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_68_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_68_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_68_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_68_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_68_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_68_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_68_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_68_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_68_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_68_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_68_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_68_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_69
#define ARVDE_BSEV_DBG_PRIM_TAB_69                      _MK_ADDR_CONST(0x1314)
#define ARVDE_BSEV_DBG_PRIM_TAB_69_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_69_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_69_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_69_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_69_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_69_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_69_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_69_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_69_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_69_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_69_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_69_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_69_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_69_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_69_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_69_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_69_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_70
#define ARVDE_BSEV_DBG_PRIM_TAB_70                      _MK_ADDR_CONST(0x1318)
#define ARVDE_BSEV_DBG_PRIM_TAB_70_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_70_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_70_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_70_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_70_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_70_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_70_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_70_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_70_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_70_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_70_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_70_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_70_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_70_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_70_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_70_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_70_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_71
#define ARVDE_BSEV_DBG_PRIM_TAB_71                      _MK_ADDR_CONST(0x131c)
#define ARVDE_BSEV_DBG_PRIM_TAB_71_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_71_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_71_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_71_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_71_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_71_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_71_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_71_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_71_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_71_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_71_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_71_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_71_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_71_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_71_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_71_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_71_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_72
#define ARVDE_BSEV_DBG_PRIM_TAB_72                      _MK_ADDR_CONST(0x1320)
#define ARVDE_BSEV_DBG_PRIM_TAB_72_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_72_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_72_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_72_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_72_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_72_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_72_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_72_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_72_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_72_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_72_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_72_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_72_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_72_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_72_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_72_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_72_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_73
#define ARVDE_BSEV_DBG_PRIM_TAB_73                      _MK_ADDR_CONST(0x1324)
#define ARVDE_BSEV_DBG_PRIM_TAB_73_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_73_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_73_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_73_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_73_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_73_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_73_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_73_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_73_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_73_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_73_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_73_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_73_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_73_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_73_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_73_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_73_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_74
#define ARVDE_BSEV_DBG_PRIM_TAB_74                      _MK_ADDR_CONST(0x1328)
#define ARVDE_BSEV_DBG_PRIM_TAB_74_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_74_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_74_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_74_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_74_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_74_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_74_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_74_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_74_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_74_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_74_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_74_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_74_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_74_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_74_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_74_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_74_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_75
#define ARVDE_BSEV_DBG_PRIM_TAB_75                      _MK_ADDR_CONST(0x132c)
#define ARVDE_BSEV_DBG_PRIM_TAB_75_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_75_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_75_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_75_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_75_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_75_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_75_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_75_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_75_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_75_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_75_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_75_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_75_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_75_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_75_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_75_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_75_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_76
#define ARVDE_BSEV_DBG_PRIM_TAB_76                      _MK_ADDR_CONST(0x1330)
#define ARVDE_BSEV_DBG_PRIM_TAB_76_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_76_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_76_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_76_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_76_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_76_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_76_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_76_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_76_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_76_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_76_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_76_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_76_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_76_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_76_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_76_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_76_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_77
#define ARVDE_BSEV_DBG_PRIM_TAB_77                      _MK_ADDR_CONST(0x1334)
#define ARVDE_BSEV_DBG_PRIM_TAB_77_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_77_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_77_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_77_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_77_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_77_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_77_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_77_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_77_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_77_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_77_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_77_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_77_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_77_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_77_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_77_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_77_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_78
#define ARVDE_BSEV_DBG_PRIM_TAB_78                      _MK_ADDR_CONST(0x1338)
#define ARVDE_BSEV_DBG_PRIM_TAB_78_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_78_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_78_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_78_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_78_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_78_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_78_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_78_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_78_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_78_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_78_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_78_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_78_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_78_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_78_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_78_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_78_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_79
#define ARVDE_BSEV_DBG_PRIM_TAB_79                      _MK_ADDR_CONST(0x133c)
#define ARVDE_BSEV_DBG_PRIM_TAB_79_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_79_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_79_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_79_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_79_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_79_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_79_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_79_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_79_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_79_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_79_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_79_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_79_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_79_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_79_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_79_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_79_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_80
#define ARVDE_BSEV_DBG_PRIM_TAB_80                      _MK_ADDR_CONST(0x1340)
#define ARVDE_BSEV_DBG_PRIM_TAB_80_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_80_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_80_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_80_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_80_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_80_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_80_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_80_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_80_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_80_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_80_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_80_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_80_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_80_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_80_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_80_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_80_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_81
#define ARVDE_BSEV_DBG_PRIM_TAB_81                      _MK_ADDR_CONST(0x1344)
#define ARVDE_BSEV_DBG_PRIM_TAB_81_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_81_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_81_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_81_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_81_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_81_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_81_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_81_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_81_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_81_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_81_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_81_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_81_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_81_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_81_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_81_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_81_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_82
#define ARVDE_BSEV_DBG_PRIM_TAB_82                      _MK_ADDR_CONST(0x1348)
#define ARVDE_BSEV_DBG_PRIM_TAB_82_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_82_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_82_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_82_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_82_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_82_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_82_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_82_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_82_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_82_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_82_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_82_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_82_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_82_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_82_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_82_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_82_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_83
#define ARVDE_BSEV_DBG_PRIM_TAB_83                      _MK_ADDR_CONST(0x134c)
#define ARVDE_BSEV_DBG_PRIM_TAB_83_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_83_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_83_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_83_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_83_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_83_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_83_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_83_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_83_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_83_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_83_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_83_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_83_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_83_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_83_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_83_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_83_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_84
#define ARVDE_BSEV_DBG_PRIM_TAB_84                      _MK_ADDR_CONST(0x1350)
#define ARVDE_BSEV_DBG_PRIM_TAB_84_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_84_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_84_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_84_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_84_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_84_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_84_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_84_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_84_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_84_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_84_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_84_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_84_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_84_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_84_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_84_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_84_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_85
#define ARVDE_BSEV_DBG_PRIM_TAB_85                      _MK_ADDR_CONST(0x1354)
#define ARVDE_BSEV_DBG_PRIM_TAB_85_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_85_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_85_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_85_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_85_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_85_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_85_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_85_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_85_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_85_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_85_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_85_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_85_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_85_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_85_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_85_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_85_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_86
#define ARVDE_BSEV_DBG_PRIM_TAB_86                      _MK_ADDR_CONST(0x1358)
#define ARVDE_BSEV_DBG_PRIM_TAB_86_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_86_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_86_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_86_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_86_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_86_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_86_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_86_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_86_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_86_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_86_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_86_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_86_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_86_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_86_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_86_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_86_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_87
#define ARVDE_BSEV_DBG_PRIM_TAB_87                      _MK_ADDR_CONST(0x135c)
#define ARVDE_BSEV_DBG_PRIM_TAB_87_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_87_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_87_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_87_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_87_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_87_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_87_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_87_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_87_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_87_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_87_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_87_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_87_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_87_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_87_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_87_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_87_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_88
#define ARVDE_BSEV_DBG_PRIM_TAB_88                      _MK_ADDR_CONST(0x1360)
#define ARVDE_BSEV_DBG_PRIM_TAB_88_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_88_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_88_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_88_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_88_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_88_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_88_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_88_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_88_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_88_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_88_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_88_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_88_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_88_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_88_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_88_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_88_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_89
#define ARVDE_BSEV_DBG_PRIM_TAB_89                      _MK_ADDR_CONST(0x1364)
#define ARVDE_BSEV_DBG_PRIM_TAB_89_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_89_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_89_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_89_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_89_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_89_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_89_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_89_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_89_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_89_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_89_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_89_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_89_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_89_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_89_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_89_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_89_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_90
#define ARVDE_BSEV_DBG_PRIM_TAB_90                      _MK_ADDR_CONST(0x1368)
#define ARVDE_BSEV_DBG_PRIM_TAB_90_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_90_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_90_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_90_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_90_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_90_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_90_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_90_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_90_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_90_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_90_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_90_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_90_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_90_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_90_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_90_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_90_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_91
#define ARVDE_BSEV_DBG_PRIM_TAB_91                      _MK_ADDR_CONST(0x136c)
#define ARVDE_BSEV_DBG_PRIM_TAB_91_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_91_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_91_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_91_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_91_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_91_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_91_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_91_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_91_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_91_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_91_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_91_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_91_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_91_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_91_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_91_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_91_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_92
#define ARVDE_BSEV_DBG_PRIM_TAB_92                      _MK_ADDR_CONST(0x1370)
#define ARVDE_BSEV_DBG_PRIM_TAB_92_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_92_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_92_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_92_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_92_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_92_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_92_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_92_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_92_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_92_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_92_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_92_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_92_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_92_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_92_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_92_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_92_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_93
#define ARVDE_BSEV_DBG_PRIM_TAB_93                      _MK_ADDR_CONST(0x1374)
#define ARVDE_BSEV_DBG_PRIM_TAB_93_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_93_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_93_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_93_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_93_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_93_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_93_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_93_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_93_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_93_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_93_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_93_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_93_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_93_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_93_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_93_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_93_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_94
#define ARVDE_BSEV_DBG_PRIM_TAB_94                      _MK_ADDR_CONST(0x1378)
#define ARVDE_BSEV_DBG_PRIM_TAB_94_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_94_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_94_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_94_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_94_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_94_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_94_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_94_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_94_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_94_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_94_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_94_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_94_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_94_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_94_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_94_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_94_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_95
#define ARVDE_BSEV_DBG_PRIM_TAB_95                      _MK_ADDR_CONST(0x137c)
#define ARVDE_BSEV_DBG_PRIM_TAB_95_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_95_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_95_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_95_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_95_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_95_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_95_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_95_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_95_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_95_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_95_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_95_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_95_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_95_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_95_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_95_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_95_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_96
#define ARVDE_BSEV_DBG_PRIM_TAB_96                      _MK_ADDR_CONST(0x1380)
#define ARVDE_BSEV_DBG_PRIM_TAB_96_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_96_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_96_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_96_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_96_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_96_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_96_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_96_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_96_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_96_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_96_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_96_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_96_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_96_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_96_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_96_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_96_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_97
#define ARVDE_BSEV_DBG_PRIM_TAB_97                      _MK_ADDR_CONST(0x1384)
#define ARVDE_BSEV_DBG_PRIM_TAB_97_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_97_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_97_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_97_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_97_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_97_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_97_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_97_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_97_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_97_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_97_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_97_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_97_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_97_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_97_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_97_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_97_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_98
#define ARVDE_BSEV_DBG_PRIM_TAB_98                      _MK_ADDR_CONST(0x1388)
#define ARVDE_BSEV_DBG_PRIM_TAB_98_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_98_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_98_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_98_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_98_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_98_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_98_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_98_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_98_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_98_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_98_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_98_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_98_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_98_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_98_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_98_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_98_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_99
#define ARVDE_BSEV_DBG_PRIM_TAB_99                      _MK_ADDR_CONST(0x138c)
#define ARVDE_BSEV_DBG_PRIM_TAB_99_SECURE                       0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_99_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_99_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_99_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_99_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_99_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_99_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_99_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_99_DBG_PRIM_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_99_DBG_PRIM_TAB_FIELD                   _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_99_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_99_DBG_PRIM_TAB_RANGE                   15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_99_DBG_PRIM_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_99_DBG_PRIM_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_99_DBG_PRIM_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_99_DBG_PRIM_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_99_DBG_PRIM_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_100
#define ARVDE_BSEV_DBG_PRIM_TAB_100                     _MK_ADDR_CONST(0x1390)
#define ARVDE_BSEV_DBG_PRIM_TAB_100_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_100_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_100_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_100_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_100_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_100_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_100_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_100_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_100_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_100_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_100_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_100_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_100_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_100_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_100_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_100_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_100_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_101
#define ARVDE_BSEV_DBG_PRIM_TAB_101                     _MK_ADDR_CONST(0x1394)
#define ARVDE_BSEV_DBG_PRIM_TAB_101_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_101_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_101_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_101_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_101_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_101_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_101_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_101_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_101_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_101_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_101_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_101_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_101_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_101_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_101_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_101_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_101_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_102
#define ARVDE_BSEV_DBG_PRIM_TAB_102                     _MK_ADDR_CONST(0x1398)
#define ARVDE_BSEV_DBG_PRIM_TAB_102_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_102_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_102_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_102_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_102_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_102_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_102_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_102_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_102_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_102_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_102_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_102_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_102_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_102_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_102_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_102_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_102_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_103
#define ARVDE_BSEV_DBG_PRIM_TAB_103                     _MK_ADDR_CONST(0x139c)
#define ARVDE_BSEV_DBG_PRIM_TAB_103_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_103_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_103_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_103_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_103_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_103_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_103_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_103_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_103_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_103_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_103_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_103_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_103_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_103_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_103_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_103_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_103_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_104
#define ARVDE_BSEV_DBG_PRIM_TAB_104                     _MK_ADDR_CONST(0x13a0)
#define ARVDE_BSEV_DBG_PRIM_TAB_104_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_104_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_104_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_104_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_104_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_104_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_104_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_104_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_104_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_104_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_104_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_104_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_104_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_104_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_104_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_104_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_104_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_105
#define ARVDE_BSEV_DBG_PRIM_TAB_105                     _MK_ADDR_CONST(0x13a4)
#define ARVDE_BSEV_DBG_PRIM_TAB_105_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_105_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_105_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_105_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_105_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_105_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_105_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_105_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_105_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_105_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_105_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_105_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_105_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_105_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_105_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_105_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_105_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_106
#define ARVDE_BSEV_DBG_PRIM_TAB_106                     _MK_ADDR_CONST(0x13a8)
#define ARVDE_BSEV_DBG_PRIM_TAB_106_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_106_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_106_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_106_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_106_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_106_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_106_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_106_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_106_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_106_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_106_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_106_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_106_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_106_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_106_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_106_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_106_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_107
#define ARVDE_BSEV_DBG_PRIM_TAB_107                     _MK_ADDR_CONST(0x13ac)
#define ARVDE_BSEV_DBG_PRIM_TAB_107_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_107_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_107_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_107_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_107_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_107_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_107_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_107_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_107_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_107_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_107_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_107_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_107_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_107_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_107_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_107_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_107_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_108
#define ARVDE_BSEV_DBG_PRIM_TAB_108                     _MK_ADDR_CONST(0x13b0)
#define ARVDE_BSEV_DBG_PRIM_TAB_108_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_108_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_108_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_108_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_108_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_108_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_108_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_108_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_108_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_108_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_108_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_108_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_108_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_108_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_108_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_108_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_108_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_109
#define ARVDE_BSEV_DBG_PRIM_TAB_109                     _MK_ADDR_CONST(0x13b4)
#define ARVDE_BSEV_DBG_PRIM_TAB_109_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_109_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_109_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_109_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_109_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_109_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_109_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_109_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_109_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_109_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_109_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_109_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_109_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_109_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_109_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_109_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_109_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_110
#define ARVDE_BSEV_DBG_PRIM_TAB_110                     _MK_ADDR_CONST(0x13b8)
#define ARVDE_BSEV_DBG_PRIM_TAB_110_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_110_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_110_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_110_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_110_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_110_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_110_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_110_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_110_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_110_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_110_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_110_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_110_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_110_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_110_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_110_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_110_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_111
#define ARVDE_BSEV_DBG_PRIM_TAB_111                     _MK_ADDR_CONST(0x13bc)
#define ARVDE_BSEV_DBG_PRIM_TAB_111_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_111_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_111_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_111_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_111_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_111_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_111_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_111_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_111_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_111_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_111_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_111_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_111_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_111_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_111_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_111_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_111_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_112
#define ARVDE_BSEV_DBG_PRIM_TAB_112                     _MK_ADDR_CONST(0x13c0)
#define ARVDE_BSEV_DBG_PRIM_TAB_112_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_112_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_112_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_112_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_112_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_112_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_112_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_112_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_112_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_112_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_112_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_112_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_112_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_112_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_112_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_112_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_112_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_113
#define ARVDE_BSEV_DBG_PRIM_TAB_113                     _MK_ADDR_CONST(0x13c4)
#define ARVDE_BSEV_DBG_PRIM_TAB_113_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_113_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_113_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_113_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_113_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_113_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_113_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_113_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_113_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_113_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_113_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_113_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_113_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_113_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_113_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_113_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_113_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_114
#define ARVDE_BSEV_DBG_PRIM_TAB_114                     _MK_ADDR_CONST(0x13c8)
#define ARVDE_BSEV_DBG_PRIM_TAB_114_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_114_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_114_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_114_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_114_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_114_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_114_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_114_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_114_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_114_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_114_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_114_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_114_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_114_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_114_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_114_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_114_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_115
#define ARVDE_BSEV_DBG_PRIM_TAB_115                     _MK_ADDR_CONST(0x13cc)
#define ARVDE_BSEV_DBG_PRIM_TAB_115_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_115_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_115_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_115_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_115_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_115_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_115_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_115_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_115_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_115_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_115_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_115_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_115_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_115_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_115_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_115_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_115_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_116
#define ARVDE_BSEV_DBG_PRIM_TAB_116                     _MK_ADDR_CONST(0x13d0)
#define ARVDE_BSEV_DBG_PRIM_TAB_116_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_116_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_116_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_116_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_116_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_116_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_116_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_116_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_116_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_116_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_116_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_116_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_116_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_116_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_116_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_116_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_116_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_117
#define ARVDE_BSEV_DBG_PRIM_TAB_117                     _MK_ADDR_CONST(0x13d4)
#define ARVDE_BSEV_DBG_PRIM_TAB_117_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_117_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_117_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_117_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_117_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_117_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_117_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_117_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_117_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_117_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_117_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_117_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_117_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_117_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_117_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_117_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_117_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_118
#define ARVDE_BSEV_DBG_PRIM_TAB_118                     _MK_ADDR_CONST(0x13d8)
#define ARVDE_BSEV_DBG_PRIM_TAB_118_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_118_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_118_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_118_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_118_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_118_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_118_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_118_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_118_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_118_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_118_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_118_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_118_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_118_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_118_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_118_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_118_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_119
#define ARVDE_BSEV_DBG_PRIM_TAB_119                     _MK_ADDR_CONST(0x13dc)
#define ARVDE_BSEV_DBG_PRIM_TAB_119_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_119_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_119_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_119_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_119_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_119_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_119_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_119_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_119_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_119_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_119_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_119_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_119_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_119_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_119_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_119_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_119_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_120
#define ARVDE_BSEV_DBG_PRIM_TAB_120                     _MK_ADDR_CONST(0x13e0)
#define ARVDE_BSEV_DBG_PRIM_TAB_120_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_120_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_120_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_120_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_120_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_120_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_120_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_120_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_120_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_120_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_120_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_120_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_120_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_120_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_120_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_120_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_120_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_121
#define ARVDE_BSEV_DBG_PRIM_TAB_121                     _MK_ADDR_CONST(0x13e4)
#define ARVDE_BSEV_DBG_PRIM_TAB_121_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_121_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_121_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_121_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_121_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_121_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_121_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_121_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_121_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_121_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_121_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_121_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_121_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_121_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_121_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_121_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_121_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_122
#define ARVDE_BSEV_DBG_PRIM_TAB_122                     _MK_ADDR_CONST(0x13e8)
#define ARVDE_BSEV_DBG_PRIM_TAB_122_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_122_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_122_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_122_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_122_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_122_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_122_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_122_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_122_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_122_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_122_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_122_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_122_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_122_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_122_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_122_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_122_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_123
#define ARVDE_BSEV_DBG_PRIM_TAB_123                     _MK_ADDR_CONST(0x13ec)
#define ARVDE_BSEV_DBG_PRIM_TAB_123_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_123_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_123_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_123_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_123_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_123_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_123_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_123_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_123_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_123_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_123_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_123_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_123_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_123_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_123_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_123_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_123_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_124
#define ARVDE_BSEV_DBG_PRIM_TAB_124                     _MK_ADDR_CONST(0x13f0)
#define ARVDE_BSEV_DBG_PRIM_TAB_124_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_124_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_124_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_124_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_124_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_124_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_124_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_124_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_124_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_124_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_124_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_124_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_124_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_124_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_124_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_124_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_124_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_125
#define ARVDE_BSEV_DBG_PRIM_TAB_125                     _MK_ADDR_CONST(0x13f4)
#define ARVDE_BSEV_DBG_PRIM_TAB_125_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_125_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_125_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_125_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_125_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_125_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_125_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_125_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_125_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_125_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_125_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_125_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_125_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_125_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_125_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_125_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_125_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_126
#define ARVDE_BSEV_DBG_PRIM_TAB_126                     _MK_ADDR_CONST(0x13f8)
#define ARVDE_BSEV_DBG_PRIM_TAB_126_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_126_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_126_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_126_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_126_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_126_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_126_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_126_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_126_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_126_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_126_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_126_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_126_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_126_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_126_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_126_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_126_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_PRIM_TAB_127
#define ARVDE_BSEV_DBG_PRIM_TAB_127                     _MK_ADDR_CONST(0x13fc)
#define ARVDE_BSEV_DBG_PRIM_TAB_127_SECURE                      0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_127_WORD_COUNT                  0x1
#define ARVDE_BSEV_DBG_PRIM_TAB_127_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_127_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_127_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_127_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_127_READ_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_DBG_PRIM_TAB_127_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_127_DBG_PRIM_TAB_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_PRIM_TAB_127_DBG_PRIM_TAB_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_PRIM_TAB_127_DBG_PRIM_TAB_SHIFT)
#define ARVDE_BSEV_DBG_PRIM_TAB_127_DBG_PRIM_TAB_RANGE                  15:0
#define ARVDE_BSEV_DBG_PRIM_TAB_127_DBG_PRIM_TAB_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_PRIM_TAB_127_DBG_PRIM_TAB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_127_DBG_PRIM_TAB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_127_DBG_PRIM_TAB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_PRIM_TAB_127_DBG_PRIM_TAB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_0
#define ARVDE_BSEV_DBG_QUAN_TAB_0                       _MK_ADDR_CONST(0x1400)
#define ARVDE_BSEV_DBG_QUAN_TAB_0_SECURE                        0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_0_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_0_READ_MASK                     _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_0_DBG_QUAN_TAB_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_0_DBG_QUAN_TAB_FIELD                    _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_0_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_0_DBG_QUAN_TAB_RANGE                    21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_0_DBG_QUAN_TAB_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_0_DBG_QUAN_TAB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_0_DBG_QUAN_TAB_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_0_DBG_QUAN_TAB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_0_DBG_QUAN_TAB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB
#define ARVDE_BSEV_DBG_QUAN_TAB                 _MK_ADDR_CONST(0x1400)
#define ARVDE_BSEV_DBG_QUAN_TAB_SECURE                  0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_WORD_COUNT                      0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_READ_MASK                       _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_DBG_QUAN_TAB_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_DBG_QUAN_TAB_FIELD                      _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_DBG_QUAN_TAB_RANGE                      21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_DBG_QUAN_TAB_WOFFSET                    0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_DBG_QUAN_TAB_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_DBG_QUAN_TAB_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_DBG_QUAN_TAB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_DBG_QUAN_TAB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_1
#define ARVDE_BSEV_DBG_QUAN_TAB_1                       _MK_ADDR_CONST(0x1404)
#define ARVDE_BSEV_DBG_QUAN_TAB_1_SECURE                        0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_1_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_1_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_1_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_1_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_1_READ_MASK                     _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_1_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_1_DBG_QUAN_TAB_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_1_DBG_QUAN_TAB_FIELD                    _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_1_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_1_DBG_QUAN_TAB_RANGE                    21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_1_DBG_QUAN_TAB_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_1_DBG_QUAN_TAB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_1_DBG_QUAN_TAB_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_1_DBG_QUAN_TAB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_1_DBG_QUAN_TAB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_2
#define ARVDE_BSEV_DBG_QUAN_TAB_2                       _MK_ADDR_CONST(0x1408)
#define ARVDE_BSEV_DBG_QUAN_TAB_2_SECURE                        0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_2_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_2_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_2_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_2_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_2_READ_MASK                     _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_2_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_2_DBG_QUAN_TAB_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_2_DBG_QUAN_TAB_FIELD                    _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_2_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_2_DBG_QUAN_TAB_RANGE                    21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_2_DBG_QUAN_TAB_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_2_DBG_QUAN_TAB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_2_DBG_QUAN_TAB_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_2_DBG_QUAN_TAB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_2_DBG_QUAN_TAB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_3
#define ARVDE_BSEV_DBG_QUAN_TAB_3                       _MK_ADDR_CONST(0x140c)
#define ARVDE_BSEV_DBG_QUAN_TAB_3_SECURE                        0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_3_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_3_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_3_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_3_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_3_READ_MASK                     _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_3_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_3_DBG_QUAN_TAB_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_3_DBG_QUAN_TAB_FIELD                    _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_3_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_3_DBG_QUAN_TAB_RANGE                    21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_3_DBG_QUAN_TAB_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_3_DBG_QUAN_TAB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_3_DBG_QUAN_TAB_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_3_DBG_QUAN_TAB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_3_DBG_QUAN_TAB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_4
#define ARVDE_BSEV_DBG_QUAN_TAB_4                       _MK_ADDR_CONST(0x1410)
#define ARVDE_BSEV_DBG_QUAN_TAB_4_SECURE                        0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_4_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_4_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_4_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_4_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_4_READ_MASK                     _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_4_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_4_DBG_QUAN_TAB_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_4_DBG_QUAN_TAB_FIELD                    _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_4_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_4_DBG_QUAN_TAB_RANGE                    21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_4_DBG_QUAN_TAB_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_4_DBG_QUAN_TAB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_4_DBG_QUAN_TAB_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_4_DBG_QUAN_TAB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_4_DBG_QUAN_TAB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_5
#define ARVDE_BSEV_DBG_QUAN_TAB_5                       _MK_ADDR_CONST(0x1414)
#define ARVDE_BSEV_DBG_QUAN_TAB_5_SECURE                        0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_5_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_5_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_5_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_5_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_5_READ_MASK                     _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_5_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_5_DBG_QUAN_TAB_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_5_DBG_QUAN_TAB_FIELD                    _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_5_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_5_DBG_QUAN_TAB_RANGE                    21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_5_DBG_QUAN_TAB_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_5_DBG_QUAN_TAB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_5_DBG_QUAN_TAB_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_5_DBG_QUAN_TAB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_5_DBG_QUAN_TAB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_6
#define ARVDE_BSEV_DBG_QUAN_TAB_6                       _MK_ADDR_CONST(0x1418)
#define ARVDE_BSEV_DBG_QUAN_TAB_6_SECURE                        0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_6_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_6_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_6_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_6_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_6_READ_MASK                     _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_6_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_6_DBG_QUAN_TAB_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_6_DBG_QUAN_TAB_FIELD                    _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_6_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_6_DBG_QUAN_TAB_RANGE                    21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_6_DBG_QUAN_TAB_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_6_DBG_QUAN_TAB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_6_DBG_QUAN_TAB_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_6_DBG_QUAN_TAB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_6_DBG_QUAN_TAB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_7
#define ARVDE_BSEV_DBG_QUAN_TAB_7                       _MK_ADDR_CONST(0x141c)
#define ARVDE_BSEV_DBG_QUAN_TAB_7_SECURE                        0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_7_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_7_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_7_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_7_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_7_READ_MASK                     _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_7_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_7_DBG_QUAN_TAB_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_7_DBG_QUAN_TAB_FIELD                    _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_7_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_7_DBG_QUAN_TAB_RANGE                    21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_7_DBG_QUAN_TAB_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_7_DBG_QUAN_TAB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_7_DBG_QUAN_TAB_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_7_DBG_QUAN_TAB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_7_DBG_QUAN_TAB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_8
#define ARVDE_BSEV_DBG_QUAN_TAB_8                       _MK_ADDR_CONST(0x1420)
#define ARVDE_BSEV_DBG_QUAN_TAB_8_SECURE                        0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_8_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_8_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_8_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_8_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_8_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_8_READ_MASK                     _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_8_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_8_DBG_QUAN_TAB_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_8_DBG_QUAN_TAB_FIELD                    _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_8_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_8_DBG_QUAN_TAB_RANGE                    21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_8_DBG_QUAN_TAB_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_8_DBG_QUAN_TAB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_8_DBG_QUAN_TAB_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_8_DBG_QUAN_TAB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_8_DBG_QUAN_TAB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_9
#define ARVDE_BSEV_DBG_QUAN_TAB_9                       _MK_ADDR_CONST(0x1424)
#define ARVDE_BSEV_DBG_QUAN_TAB_9_SECURE                        0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_9_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_9_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_9_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_9_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_9_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_9_READ_MASK                     _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_9_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_9_DBG_QUAN_TAB_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_9_DBG_QUAN_TAB_FIELD                    _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_9_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_9_DBG_QUAN_TAB_RANGE                    21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_9_DBG_QUAN_TAB_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_9_DBG_QUAN_TAB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_9_DBG_QUAN_TAB_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_9_DBG_QUAN_TAB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_9_DBG_QUAN_TAB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_10
#define ARVDE_BSEV_DBG_QUAN_TAB_10                      _MK_ADDR_CONST(0x1428)
#define ARVDE_BSEV_DBG_QUAN_TAB_10_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_10_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_10_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_10_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_10_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_10_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_10_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_10_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_10_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_10_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_10_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_10_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_10_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_10_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_10_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_10_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_10_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_11
#define ARVDE_BSEV_DBG_QUAN_TAB_11                      _MK_ADDR_CONST(0x142c)
#define ARVDE_BSEV_DBG_QUAN_TAB_11_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_11_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_11_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_11_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_11_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_11_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_11_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_11_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_11_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_11_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_11_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_11_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_11_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_11_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_11_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_11_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_11_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_12
#define ARVDE_BSEV_DBG_QUAN_TAB_12                      _MK_ADDR_CONST(0x1430)
#define ARVDE_BSEV_DBG_QUAN_TAB_12_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_12_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_12_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_12_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_12_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_12_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_12_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_12_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_12_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_12_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_12_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_12_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_12_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_12_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_12_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_12_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_12_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_13
#define ARVDE_BSEV_DBG_QUAN_TAB_13                      _MK_ADDR_CONST(0x1434)
#define ARVDE_BSEV_DBG_QUAN_TAB_13_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_13_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_13_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_13_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_13_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_13_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_13_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_13_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_13_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_13_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_13_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_13_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_13_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_13_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_13_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_13_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_13_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_14
#define ARVDE_BSEV_DBG_QUAN_TAB_14                      _MK_ADDR_CONST(0x1438)
#define ARVDE_BSEV_DBG_QUAN_TAB_14_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_14_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_14_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_14_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_14_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_14_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_14_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_14_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_14_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_14_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_14_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_14_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_14_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_14_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_14_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_14_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_14_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_15
#define ARVDE_BSEV_DBG_QUAN_TAB_15                      _MK_ADDR_CONST(0x143c)
#define ARVDE_BSEV_DBG_QUAN_TAB_15_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_15_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_15_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_15_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_15_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_15_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_15_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_15_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_15_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_15_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_15_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_15_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_15_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_15_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_15_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_15_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_15_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_16
#define ARVDE_BSEV_DBG_QUAN_TAB_16                      _MK_ADDR_CONST(0x1440)
#define ARVDE_BSEV_DBG_QUAN_TAB_16_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_16_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_16_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_16_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_16_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_16_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_16_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_16_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_16_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_16_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_16_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_16_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_16_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_16_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_16_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_16_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_16_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_17
#define ARVDE_BSEV_DBG_QUAN_TAB_17                      _MK_ADDR_CONST(0x1444)
#define ARVDE_BSEV_DBG_QUAN_TAB_17_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_17_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_17_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_17_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_17_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_17_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_17_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_17_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_17_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_17_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_17_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_17_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_17_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_17_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_17_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_17_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_17_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_18
#define ARVDE_BSEV_DBG_QUAN_TAB_18                      _MK_ADDR_CONST(0x1448)
#define ARVDE_BSEV_DBG_QUAN_TAB_18_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_18_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_18_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_18_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_18_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_18_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_18_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_18_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_18_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_18_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_18_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_18_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_18_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_18_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_18_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_18_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_18_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_19
#define ARVDE_BSEV_DBG_QUAN_TAB_19                      _MK_ADDR_CONST(0x144c)
#define ARVDE_BSEV_DBG_QUAN_TAB_19_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_19_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_19_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_19_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_19_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_19_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_19_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_19_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_19_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_19_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_19_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_19_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_19_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_19_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_19_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_19_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_19_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_20
#define ARVDE_BSEV_DBG_QUAN_TAB_20                      _MK_ADDR_CONST(0x1450)
#define ARVDE_BSEV_DBG_QUAN_TAB_20_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_20_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_20_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_20_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_20_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_20_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_20_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_20_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_20_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_20_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_20_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_20_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_20_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_20_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_20_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_20_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_20_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_21
#define ARVDE_BSEV_DBG_QUAN_TAB_21                      _MK_ADDR_CONST(0x1454)
#define ARVDE_BSEV_DBG_QUAN_TAB_21_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_21_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_21_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_21_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_21_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_21_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_21_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_21_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_21_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_21_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_21_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_21_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_21_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_21_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_21_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_21_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_21_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_22
#define ARVDE_BSEV_DBG_QUAN_TAB_22                      _MK_ADDR_CONST(0x1458)
#define ARVDE_BSEV_DBG_QUAN_TAB_22_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_22_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_22_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_22_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_22_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_22_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_22_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_22_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_22_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_22_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_22_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_22_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_22_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_22_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_22_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_22_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_22_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_23
#define ARVDE_BSEV_DBG_QUAN_TAB_23                      _MK_ADDR_CONST(0x145c)
#define ARVDE_BSEV_DBG_QUAN_TAB_23_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_23_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_23_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_23_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_23_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_23_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_23_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_23_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_23_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_23_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_23_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_23_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_23_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_23_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_23_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_23_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_23_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_24
#define ARVDE_BSEV_DBG_QUAN_TAB_24                      _MK_ADDR_CONST(0x1460)
#define ARVDE_BSEV_DBG_QUAN_TAB_24_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_24_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_24_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_24_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_24_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_24_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_24_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_24_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_24_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_24_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_24_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_24_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_24_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_24_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_24_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_24_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_24_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_25
#define ARVDE_BSEV_DBG_QUAN_TAB_25                      _MK_ADDR_CONST(0x1464)
#define ARVDE_BSEV_DBG_QUAN_TAB_25_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_25_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_25_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_25_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_25_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_25_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_25_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_25_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_25_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_25_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_25_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_25_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_25_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_25_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_25_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_25_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_25_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_26
#define ARVDE_BSEV_DBG_QUAN_TAB_26                      _MK_ADDR_CONST(0x1468)
#define ARVDE_BSEV_DBG_QUAN_TAB_26_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_26_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_26_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_26_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_26_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_26_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_26_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_26_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_26_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_26_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_26_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_26_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_26_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_26_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_26_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_26_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_26_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_27
#define ARVDE_BSEV_DBG_QUAN_TAB_27                      _MK_ADDR_CONST(0x146c)
#define ARVDE_BSEV_DBG_QUAN_TAB_27_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_27_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_27_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_27_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_27_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_27_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_27_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_27_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_27_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_27_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_27_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_27_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_27_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_27_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_27_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_27_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_27_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_28
#define ARVDE_BSEV_DBG_QUAN_TAB_28                      _MK_ADDR_CONST(0x1470)
#define ARVDE_BSEV_DBG_QUAN_TAB_28_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_28_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_28_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_28_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_28_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_28_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_28_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_28_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_28_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_28_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_28_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_28_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_28_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_28_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_28_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_28_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_28_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_29
#define ARVDE_BSEV_DBG_QUAN_TAB_29                      _MK_ADDR_CONST(0x1474)
#define ARVDE_BSEV_DBG_QUAN_TAB_29_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_29_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_29_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_29_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_29_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_29_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_29_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_29_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_29_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_29_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_29_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_29_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_29_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_29_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_29_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_29_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_29_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_30
#define ARVDE_BSEV_DBG_QUAN_TAB_30                      _MK_ADDR_CONST(0x1478)
#define ARVDE_BSEV_DBG_QUAN_TAB_30_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_30_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_30_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_30_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_30_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_30_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_30_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_30_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_30_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_30_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_30_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_30_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_30_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_30_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_30_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_30_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_30_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_31
#define ARVDE_BSEV_DBG_QUAN_TAB_31                      _MK_ADDR_CONST(0x147c)
#define ARVDE_BSEV_DBG_QUAN_TAB_31_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_31_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_31_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_31_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_31_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_31_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_31_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_31_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_31_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_31_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_31_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_31_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_31_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_31_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_31_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_31_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_31_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_32
#define ARVDE_BSEV_DBG_QUAN_TAB_32                      _MK_ADDR_CONST(0x1480)
#define ARVDE_BSEV_DBG_QUAN_TAB_32_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_32_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_32_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_32_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_32_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_32_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_32_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_32_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_32_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_32_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_32_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_32_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_32_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_32_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_32_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_32_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_32_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_33
#define ARVDE_BSEV_DBG_QUAN_TAB_33                      _MK_ADDR_CONST(0x1484)
#define ARVDE_BSEV_DBG_QUAN_TAB_33_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_33_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_33_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_33_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_33_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_33_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_33_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_33_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_33_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_33_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_33_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_33_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_33_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_33_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_33_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_33_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_33_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_34
#define ARVDE_BSEV_DBG_QUAN_TAB_34                      _MK_ADDR_CONST(0x1488)
#define ARVDE_BSEV_DBG_QUAN_TAB_34_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_34_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_34_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_34_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_34_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_34_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_34_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_34_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_34_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_34_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_34_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_34_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_34_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_34_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_34_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_34_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_34_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_35
#define ARVDE_BSEV_DBG_QUAN_TAB_35                      _MK_ADDR_CONST(0x148c)
#define ARVDE_BSEV_DBG_QUAN_TAB_35_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_35_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_35_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_35_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_35_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_35_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_35_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_35_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_35_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_35_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_35_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_35_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_35_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_35_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_35_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_35_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_35_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_36
#define ARVDE_BSEV_DBG_QUAN_TAB_36                      _MK_ADDR_CONST(0x1490)
#define ARVDE_BSEV_DBG_QUAN_TAB_36_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_36_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_36_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_36_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_36_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_36_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_36_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_36_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_36_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_36_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_36_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_36_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_36_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_36_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_36_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_36_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_36_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_37
#define ARVDE_BSEV_DBG_QUAN_TAB_37                      _MK_ADDR_CONST(0x1494)
#define ARVDE_BSEV_DBG_QUAN_TAB_37_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_37_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_37_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_37_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_37_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_37_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_37_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_37_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_37_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_37_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_37_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_37_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_37_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_37_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_37_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_37_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_37_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_38
#define ARVDE_BSEV_DBG_QUAN_TAB_38                      _MK_ADDR_CONST(0x1498)
#define ARVDE_BSEV_DBG_QUAN_TAB_38_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_38_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_38_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_38_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_38_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_38_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_38_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_38_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_38_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_38_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_38_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_38_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_38_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_38_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_38_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_38_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_38_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_39
#define ARVDE_BSEV_DBG_QUAN_TAB_39                      _MK_ADDR_CONST(0x149c)
#define ARVDE_BSEV_DBG_QUAN_TAB_39_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_39_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_39_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_39_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_39_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_39_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_39_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_39_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_39_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_39_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_39_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_39_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_39_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_39_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_39_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_39_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_39_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_40
#define ARVDE_BSEV_DBG_QUAN_TAB_40                      _MK_ADDR_CONST(0x14a0)
#define ARVDE_BSEV_DBG_QUAN_TAB_40_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_40_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_40_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_40_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_40_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_40_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_40_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_40_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_40_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_40_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_40_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_40_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_40_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_40_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_40_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_40_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_40_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_41
#define ARVDE_BSEV_DBG_QUAN_TAB_41                      _MK_ADDR_CONST(0x14a4)
#define ARVDE_BSEV_DBG_QUAN_TAB_41_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_41_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_41_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_41_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_41_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_41_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_41_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_41_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_41_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_41_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_41_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_41_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_41_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_41_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_41_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_41_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_41_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_42
#define ARVDE_BSEV_DBG_QUAN_TAB_42                      _MK_ADDR_CONST(0x14a8)
#define ARVDE_BSEV_DBG_QUAN_TAB_42_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_42_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_42_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_42_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_42_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_42_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_42_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_42_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_42_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_42_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_42_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_42_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_42_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_42_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_42_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_42_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_42_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_43
#define ARVDE_BSEV_DBG_QUAN_TAB_43                      _MK_ADDR_CONST(0x14ac)
#define ARVDE_BSEV_DBG_QUAN_TAB_43_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_43_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_43_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_43_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_43_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_43_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_43_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_43_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_43_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_43_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_43_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_43_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_43_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_43_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_43_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_43_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_43_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_44
#define ARVDE_BSEV_DBG_QUAN_TAB_44                      _MK_ADDR_CONST(0x14b0)
#define ARVDE_BSEV_DBG_QUAN_TAB_44_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_44_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_44_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_44_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_44_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_44_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_44_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_44_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_44_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_44_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_44_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_44_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_44_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_44_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_44_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_44_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_44_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_45
#define ARVDE_BSEV_DBG_QUAN_TAB_45                      _MK_ADDR_CONST(0x14b4)
#define ARVDE_BSEV_DBG_QUAN_TAB_45_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_45_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_45_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_45_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_45_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_45_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_45_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_45_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_45_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_45_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_45_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_45_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_45_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_45_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_45_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_45_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_45_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_46
#define ARVDE_BSEV_DBG_QUAN_TAB_46                      _MK_ADDR_CONST(0x14b8)
#define ARVDE_BSEV_DBG_QUAN_TAB_46_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_46_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_46_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_46_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_46_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_46_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_46_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_46_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_46_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_46_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_46_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_46_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_46_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_46_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_46_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_46_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_46_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_47
#define ARVDE_BSEV_DBG_QUAN_TAB_47                      _MK_ADDR_CONST(0x14bc)
#define ARVDE_BSEV_DBG_QUAN_TAB_47_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_47_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_47_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_47_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_47_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_47_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_47_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_47_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_47_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_47_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_47_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_47_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_47_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_47_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_47_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_47_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_47_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_48
#define ARVDE_BSEV_DBG_QUAN_TAB_48                      _MK_ADDR_CONST(0x14c0)
#define ARVDE_BSEV_DBG_QUAN_TAB_48_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_48_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_48_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_48_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_48_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_48_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_48_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_48_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_48_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_48_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_48_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_48_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_48_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_48_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_48_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_48_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_48_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_49
#define ARVDE_BSEV_DBG_QUAN_TAB_49                      _MK_ADDR_CONST(0x14c4)
#define ARVDE_BSEV_DBG_QUAN_TAB_49_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_49_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_49_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_49_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_49_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_49_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_49_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_49_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_49_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_49_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_49_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_49_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_49_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_49_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_49_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_49_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_49_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_50
#define ARVDE_BSEV_DBG_QUAN_TAB_50                      _MK_ADDR_CONST(0x14c8)
#define ARVDE_BSEV_DBG_QUAN_TAB_50_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_50_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_50_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_50_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_50_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_50_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_50_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_50_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_50_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_50_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_50_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_50_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_50_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_50_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_50_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_50_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_50_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_51
#define ARVDE_BSEV_DBG_QUAN_TAB_51                      _MK_ADDR_CONST(0x14cc)
#define ARVDE_BSEV_DBG_QUAN_TAB_51_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_51_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_51_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_51_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_51_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_51_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_51_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_51_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_51_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_51_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_51_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_51_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_51_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_51_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_51_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_51_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_51_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_52
#define ARVDE_BSEV_DBG_QUAN_TAB_52                      _MK_ADDR_CONST(0x14d0)
#define ARVDE_BSEV_DBG_QUAN_TAB_52_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_52_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_52_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_52_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_52_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_52_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_52_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_52_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_52_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_52_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_52_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_52_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_52_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_52_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_52_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_52_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_52_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_53
#define ARVDE_BSEV_DBG_QUAN_TAB_53                      _MK_ADDR_CONST(0x14d4)
#define ARVDE_BSEV_DBG_QUAN_TAB_53_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_53_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_53_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_53_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_53_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_53_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_53_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_53_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_53_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_53_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_53_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_53_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_53_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_53_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_53_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_53_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_53_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_54
#define ARVDE_BSEV_DBG_QUAN_TAB_54                      _MK_ADDR_CONST(0x14d8)
#define ARVDE_BSEV_DBG_QUAN_TAB_54_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_54_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_54_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_54_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_54_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_54_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_54_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_54_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_54_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_54_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_54_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_54_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_54_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_54_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_54_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_54_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_54_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_55
#define ARVDE_BSEV_DBG_QUAN_TAB_55                      _MK_ADDR_CONST(0x14dc)
#define ARVDE_BSEV_DBG_QUAN_TAB_55_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_55_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_55_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_55_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_55_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_55_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_55_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_55_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_55_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_55_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_55_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_55_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_55_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_55_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_55_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_55_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_55_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_56
#define ARVDE_BSEV_DBG_QUAN_TAB_56                      _MK_ADDR_CONST(0x14e0)
#define ARVDE_BSEV_DBG_QUAN_TAB_56_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_56_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_56_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_56_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_56_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_56_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_56_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_56_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_56_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_56_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_56_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_56_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_56_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_56_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_56_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_56_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_56_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_57
#define ARVDE_BSEV_DBG_QUAN_TAB_57                      _MK_ADDR_CONST(0x14e4)
#define ARVDE_BSEV_DBG_QUAN_TAB_57_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_57_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_57_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_57_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_57_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_57_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_57_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_57_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_57_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_57_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_57_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_57_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_57_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_57_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_57_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_57_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_57_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_58
#define ARVDE_BSEV_DBG_QUAN_TAB_58                      _MK_ADDR_CONST(0x14e8)
#define ARVDE_BSEV_DBG_QUAN_TAB_58_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_58_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_58_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_58_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_58_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_58_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_58_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_58_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_58_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_58_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_58_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_58_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_58_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_58_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_58_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_58_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_58_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_59
#define ARVDE_BSEV_DBG_QUAN_TAB_59                      _MK_ADDR_CONST(0x14ec)
#define ARVDE_BSEV_DBG_QUAN_TAB_59_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_59_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_59_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_59_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_59_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_59_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_59_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_59_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_59_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_59_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_59_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_59_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_59_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_59_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_59_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_59_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_59_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_60
#define ARVDE_BSEV_DBG_QUAN_TAB_60                      _MK_ADDR_CONST(0x14f0)
#define ARVDE_BSEV_DBG_QUAN_TAB_60_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_60_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_60_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_60_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_60_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_60_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_60_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_60_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_60_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_60_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_60_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_60_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_60_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_60_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_60_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_60_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_60_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_61
#define ARVDE_BSEV_DBG_QUAN_TAB_61                      _MK_ADDR_CONST(0x14f4)
#define ARVDE_BSEV_DBG_QUAN_TAB_61_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_61_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_61_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_61_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_61_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_61_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_61_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_61_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_61_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_61_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_61_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_61_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_61_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_61_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_61_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_61_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_61_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_62
#define ARVDE_BSEV_DBG_QUAN_TAB_62                      _MK_ADDR_CONST(0x14f8)
#define ARVDE_BSEV_DBG_QUAN_TAB_62_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_62_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_62_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_62_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_62_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_62_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_62_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_62_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_62_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_62_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_62_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_62_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_62_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_62_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_62_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_62_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_62_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_QUAN_TAB_63
#define ARVDE_BSEV_DBG_QUAN_TAB_63                      _MK_ADDR_CONST(0x14fc)
#define ARVDE_BSEV_DBG_QUAN_TAB_63_SECURE                       0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_63_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_QUAN_TAB_63_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_63_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_63_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_63_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_63_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_DBG_QUAN_TAB_63_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_63_DBG_QUAN_TAB_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_QUAN_TAB_63_DBG_QUAN_TAB_FIELD                   _MK_FIELD_CONST(0x3fffff, ARVDE_BSEV_DBG_QUAN_TAB_63_DBG_QUAN_TAB_SHIFT)
#define ARVDE_BSEV_DBG_QUAN_TAB_63_DBG_QUAN_TAB_RANGE                   21:0
#define ARVDE_BSEV_DBG_QUAN_TAB_63_DBG_QUAN_TAB_WOFFSET                 0x0
#define ARVDE_BSEV_DBG_QUAN_TAB_63_DBG_QUAN_TAB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_63_DBG_QUAN_TAB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_63_DBG_QUAN_TAB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_QUAN_TAB_63_DBG_QUAN_TAB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_0
#define ARVDE_BSEV_DBG_BLK_PING_0                       _MK_ADDR_CONST(0x1500)
#define ARVDE_BSEV_DBG_BLK_PING_0_SECURE                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_0_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_BLK_PING_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_0_DBG_BLK_PING_1_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_0_DBG_BLK_PING_1_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_0_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_0_DBG_BLK_PING_1_RANGE                  31:16
#define ARVDE_BSEV_DBG_BLK_PING_0_DBG_BLK_PING_1_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_0_DBG_BLK_PING_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_0_DBG_BLK_PING_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_0_DBG_BLK_PING_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_0_DBG_BLK_PING_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_0_DBG_BLK_PING_0_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_0_DBG_BLK_PING_0_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_0_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_0_DBG_BLK_PING_0_RANGE                  15:0
#define ARVDE_BSEV_DBG_BLK_PING_0_DBG_BLK_PING_0_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_0_DBG_BLK_PING_0_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_0_DBG_BLK_PING_0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_0_DBG_BLK_PING_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_0_DBG_BLK_PING_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING
#define ARVDE_BSEV_DBG_BLK_PING                 _MK_ADDR_CONST(0x1500)
#define ARVDE_BSEV_DBG_BLK_PING_SECURE                  0x0
#define ARVDE_BSEV_DBG_BLK_PING_WORD_COUNT                      0x1
#define ARVDE_BSEV_DBG_BLK_PING_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_DBG_BLK_PING_1_SHIFT                    _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_DBG_BLK_PING_1_FIELD                    _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_DBG_BLK_PING_1_RANGE                    31:16
#define ARVDE_BSEV_DBG_BLK_PING_DBG_BLK_PING_1_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_BLK_PING_DBG_BLK_PING_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_DBG_BLK_PING_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_DBG_BLK_PING_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_DBG_BLK_PING_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_DBG_BLK_PING_0_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_DBG_BLK_PING_0_FIELD                    _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_DBG_BLK_PING_0_RANGE                    15:0
#define ARVDE_BSEV_DBG_BLK_PING_DBG_BLK_PING_0_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_BLK_PING_DBG_BLK_PING_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_DBG_BLK_PING_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_DBG_BLK_PING_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_DBG_BLK_PING_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_1
#define ARVDE_BSEV_DBG_BLK_PING_1                       _MK_ADDR_CONST(0x1504)
#define ARVDE_BSEV_DBG_BLK_PING_1_SECURE                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_1_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_BLK_PING_1_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_1_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_1_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_1_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_1_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_1_DBG_BLK_PING_1_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_1_DBG_BLK_PING_1_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_1_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_1_DBG_BLK_PING_1_RANGE                  31:16
#define ARVDE_BSEV_DBG_BLK_PING_1_DBG_BLK_PING_1_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_1_DBG_BLK_PING_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_1_DBG_BLK_PING_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_1_DBG_BLK_PING_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_1_DBG_BLK_PING_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_1_DBG_BLK_PING_0_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_1_DBG_BLK_PING_0_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_1_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_1_DBG_BLK_PING_0_RANGE                  15:0
#define ARVDE_BSEV_DBG_BLK_PING_1_DBG_BLK_PING_0_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_1_DBG_BLK_PING_0_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_1_DBG_BLK_PING_0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_1_DBG_BLK_PING_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_1_DBG_BLK_PING_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_2
#define ARVDE_BSEV_DBG_BLK_PING_2                       _MK_ADDR_CONST(0x1508)
#define ARVDE_BSEV_DBG_BLK_PING_2_SECURE                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_2_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_BLK_PING_2_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_2_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_2_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_2_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_2_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_2_DBG_BLK_PING_1_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_2_DBG_BLK_PING_1_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_2_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_2_DBG_BLK_PING_1_RANGE                  31:16
#define ARVDE_BSEV_DBG_BLK_PING_2_DBG_BLK_PING_1_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_2_DBG_BLK_PING_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_2_DBG_BLK_PING_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_2_DBG_BLK_PING_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_2_DBG_BLK_PING_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_2_DBG_BLK_PING_0_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_2_DBG_BLK_PING_0_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_2_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_2_DBG_BLK_PING_0_RANGE                  15:0
#define ARVDE_BSEV_DBG_BLK_PING_2_DBG_BLK_PING_0_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_2_DBG_BLK_PING_0_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_2_DBG_BLK_PING_0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_2_DBG_BLK_PING_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_2_DBG_BLK_PING_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_3
#define ARVDE_BSEV_DBG_BLK_PING_3                       _MK_ADDR_CONST(0x150c)
#define ARVDE_BSEV_DBG_BLK_PING_3_SECURE                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_3_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_BLK_PING_3_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_3_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_3_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_3_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_3_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_3_DBG_BLK_PING_1_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_3_DBG_BLK_PING_1_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_3_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_3_DBG_BLK_PING_1_RANGE                  31:16
#define ARVDE_BSEV_DBG_BLK_PING_3_DBG_BLK_PING_1_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_3_DBG_BLK_PING_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_3_DBG_BLK_PING_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_3_DBG_BLK_PING_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_3_DBG_BLK_PING_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_3_DBG_BLK_PING_0_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_3_DBG_BLK_PING_0_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_3_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_3_DBG_BLK_PING_0_RANGE                  15:0
#define ARVDE_BSEV_DBG_BLK_PING_3_DBG_BLK_PING_0_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_3_DBG_BLK_PING_0_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_3_DBG_BLK_PING_0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_3_DBG_BLK_PING_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_3_DBG_BLK_PING_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_4
#define ARVDE_BSEV_DBG_BLK_PING_4                       _MK_ADDR_CONST(0x1510)
#define ARVDE_BSEV_DBG_BLK_PING_4_SECURE                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_4_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_BLK_PING_4_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_4_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_4_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_4_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_4_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_4_DBG_BLK_PING_1_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_4_DBG_BLK_PING_1_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_4_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_4_DBG_BLK_PING_1_RANGE                  31:16
#define ARVDE_BSEV_DBG_BLK_PING_4_DBG_BLK_PING_1_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_4_DBG_BLK_PING_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_4_DBG_BLK_PING_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_4_DBG_BLK_PING_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_4_DBG_BLK_PING_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_4_DBG_BLK_PING_0_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_4_DBG_BLK_PING_0_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_4_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_4_DBG_BLK_PING_0_RANGE                  15:0
#define ARVDE_BSEV_DBG_BLK_PING_4_DBG_BLK_PING_0_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_4_DBG_BLK_PING_0_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_4_DBG_BLK_PING_0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_4_DBG_BLK_PING_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_4_DBG_BLK_PING_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_5
#define ARVDE_BSEV_DBG_BLK_PING_5                       _MK_ADDR_CONST(0x1514)
#define ARVDE_BSEV_DBG_BLK_PING_5_SECURE                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_5_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_BLK_PING_5_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_5_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_5_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_5_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_5_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_5_DBG_BLK_PING_1_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_5_DBG_BLK_PING_1_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_5_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_5_DBG_BLK_PING_1_RANGE                  31:16
#define ARVDE_BSEV_DBG_BLK_PING_5_DBG_BLK_PING_1_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_5_DBG_BLK_PING_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_5_DBG_BLK_PING_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_5_DBG_BLK_PING_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_5_DBG_BLK_PING_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_5_DBG_BLK_PING_0_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_5_DBG_BLK_PING_0_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_5_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_5_DBG_BLK_PING_0_RANGE                  15:0
#define ARVDE_BSEV_DBG_BLK_PING_5_DBG_BLK_PING_0_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_5_DBG_BLK_PING_0_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_5_DBG_BLK_PING_0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_5_DBG_BLK_PING_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_5_DBG_BLK_PING_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_6
#define ARVDE_BSEV_DBG_BLK_PING_6                       _MK_ADDR_CONST(0x1518)
#define ARVDE_BSEV_DBG_BLK_PING_6_SECURE                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_6_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_BLK_PING_6_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_6_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_6_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_6_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_6_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_6_DBG_BLK_PING_1_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_6_DBG_BLK_PING_1_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_6_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_6_DBG_BLK_PING_1_RANGE                  31:16
#define ARVDE_BSEV_DBG_BLK_PING_6_DBG_BLK_PING_1_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_6_DBG_BLK_PING_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_6_DBG_BLK_PING_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_6_DBG_BLK_PING_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_6_DBG_BLK_PING_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_6_DBG_BLK_PING_0_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_6_DBG_BLK_PING_0_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_6_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_6_DBG_BLK_PING_0_RANGE                  15:0
#define ARVDE_BSEV_DBG_BLK_PING_6_DBG_BLK_PING_0_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_6_DBG_BLK_PING_0_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_6_DBG_BLK_PING_0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_6_DBG_BLK_PING_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_6_DBG_BLK_PING_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_7
#define ARVDE_BSEV_DBG_BLK_PING_7                       _MK_ADDR_CONST(0x151c)
#define ARVDE_BSEV_DBG_BLK_PING_7_SECURE                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_7_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_BLK_PING_7_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_7_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_7_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_7_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_7_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_7_DBG_BLK_PING_1_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_7_DBG_BLK_PING_1_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_7_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_7_DBG_BLK_PING_1_RANGE                  31:16
#define ARVDE_BSEV_DBG_BLK_PING_7_DBG_BLK_PING_1_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_7_DBG_BLK_PING_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_7_DBG_BLK_PING_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_7_DBG_BLK_PING_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_7_DBG_BLK_PING_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_7_DBG_BLK_PING_0_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_7_DBG_BLK_PING_0_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_7_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_7_DBG_BLK_PING_0_RANGE                  15:0
#define ARVDE_BSEV_DBG_BLK_PING_7_DBG_BLK_PING_0_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_7_DBG_BLK_PING_0_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_7_DBG_BLK_PING_0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_7_DBG_BLK_PING_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_7_DBG_BLK_PING_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_8
#define ARVDE_BSEV_DBG_BLK_PING_8                       _MK_ADDR_CONST(0x1520)
#define ARVDE_BSEV_DBG_BLK_PING_8_SECURE                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_8_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_BLK_PING_8_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_8_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_8_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_8_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_8_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_8_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_8_DBG_BLK_PING_1_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_8_DBG_BLK_PING_1_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_8_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_8_DBG_BLK_PING_1_RANGE                  31:16
#define ARVDE_BSEV_DBG_BLK_PING_8_DBG_BLK_PING_1_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_8_DBG_BLK_PING_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_8_DBG_BLK_PING_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_8_DBG_BLK_PING_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_8_DBG_BLK_PING_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_8_DBG_BLK_PING_0_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_8_DBG_BLK_PING_0_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_8_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_8_DBG_BLK_PING_0_RANGE                  15:0
#define ARVDE_BSEV_DBG_BLK_PING_8_DBG_BLK_PING_0_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_8_DBG_BLK_PING_0_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_8_DBG_BLK_PING_0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_8_DBG_BLK_PING_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_8_DBG_BLK_PING_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_9
#define ARVDE_BSEV_DBG_BLK_PING_9                       _MK_ADDR_CONST(0x1524)
#define ARVDE_BSEV_DBG_BLK_PING_9_SECURE                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_9_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_BLK_PING_9_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_9_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_9_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_9_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_9_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_9_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_9_DBG_BLK_PING_1_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_9_DBG_BLK_PING_1_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_9_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_9_DBG_BLK_PING_1_RANGE                  31:16
#define ARVDE_BSEV_DBG_BLK_PING_9_DBG_BLK_PING_1_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_9_DBG_BLK_PING_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_9_DBG_BLK_PING_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_9_DBG_BLK_PING_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_9_DBG_BLK_PING_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_9_DBG_BLK_PING_0_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_9_DBG_BLK_PING_0_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_9_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_9_DBG_BLK_PING_0_RANGE                  15:0
#define ARVDE_BSEV_DBG_BLK_PING_9_DBG_BLK_PING_0_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PING_9_DBG_BLK_PING_0_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_9_DBG_BLK_PING_0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_9_DBG_BLK_PING_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_9_DBG_BLK_PING_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_10
#define ARVDE_BSEV_DBG_BLK_PING_10                      _MK_ADDR_CONST(0x1528)
#define ARVDE_BSEV_DBG_BLK_PING_10_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_10_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PING_10_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_10_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_10_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_10_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_10_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_10_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_10_DBG_BLK_PING_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_10_DBG_BLK_PING_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_10_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_10_DBG_BLK_PING_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PING_10_DBG_BLK_PING_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_10_DBG_BLK_PING_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_10_DBG_BLK_PING_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_10_DBG_BLK_PING_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_10_DBG_BLK_PING_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_10_DBG_BLK_PING_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_10_DBG_BLK_PING_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_10_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_10_DBG_BLK_PING_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PING_10_DBG_BLK_PING_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_10_DBG_BLK_PING_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_10_DBG_BLK_PING_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_10_DBG_BLK_PING_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_10_DBG_BLK_PING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_11
#define ARVDE_BSEV_DBG_BLK_PING_11                      _MK_ADDR_CONST(0x152c)
#define ARVDE_BSEV_DBG_BLK_PING_11_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_11_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PING_11_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_11_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_11_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_11_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_11_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_11_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_11_DBG_BLK_PING_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_11_DBG_BLK_PING_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_11_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_11_DBG_BLK_PING_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PING_11_DBG_BLK_PING_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_11_DBG_BLK_PING_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_11_DBG_BLK_PING_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_11_DBG_BLK_PING_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_11_DBG_BLK_PING_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_11_DBG_BLK_PING_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_11_DBG_BLK_PING_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_11_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_11_DBG_BLK_PING_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PING_11_DBG_BLK_PING_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_11_DBG_BLK_PING_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_11_DBG_BLK_PING_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_11_DBG_BLK_PING_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_11_DBG_BLK_PING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_12
#define ARVDE_BSEV_DBG_BLK_PING_12                      _MK_ADDR_CONST(0x1530)
#define ARVDE_BSEV_DBG_BLK_PING_12_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_12_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PING_12_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_12_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_12_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_12_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_12_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_12_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_12_DBG_BLK_PING_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_12_DBG_BLK_PING_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_12_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_12_DBG_BLK_PING_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PING_12_DBG_BLK_PING_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_12_DBG_BLK_PING_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_12_DBG_BLK_PING_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_12_DBG_BLK_PING_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_12_DBG_BLK_PING_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_12_DBG_BLK_PING_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_12_DBG_BLK_PING_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_12_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_12_DBG_BLK_PING_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PING_12_DBG_BLK_PING_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_12_DBG_BLK_PING_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_12_DBG_BLK_PING_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_12_DBG_BLK_PING_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_12_DBG_BLK_PING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_13
#define ARVDE_BSEV_DBG_BLK_PING_13                      _MK_ADDR_CONST(0x1534)
#define ARVDE_BSEV_DBG_BLK_PING_13_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_13_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PING_13_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_13_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_13_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_13_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_13_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_13_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_13_DBG_BLK_PING_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_13_DBG_BLK_PING_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_13_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_13_DBG_BLK_PING_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PING_13_DBG_BLK_PING_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_13_DBG_BLK_PING_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_13_DBG_BLK_PING_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_13_DBG_BLK_PING_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_13_DBG_BLK_PING_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_13_DBG_BLK_PING_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_13_DBG_BLK_PING_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_13_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_13_DBG_BLK_PING_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PING_13_DBG_BLK_PING_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_13_DBG_BLK_PING_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_13_DBG_BLK_PING_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_13_DBG_BLK_PING_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_13_DBG_BLK_PING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_14
#define ARVDE_BSEV_DBG_BLK_PING_14                      _MK_ADDR_CONST(0x1538)
#define ARVDE_BSEV_DBG_BLK_PING_14_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_14_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PING_14_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_14_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_14_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_14_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_14_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_14_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_14_DBG_BLK_PING_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_14_DBG_BLK_PING_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_14_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_14_DBG_BLK_PING_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PING_14_DBG_BLK_PING_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_14_DBG_BLK_PING_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_14_DBG_BLK_PING_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_14_DBG_BLK_PING_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_14_DBG_BLK_PING_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_14_DBG_BLK_PING_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_14_DBG_BLK_PING_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_14_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_14_DBG_BLK_PING_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PING_14_DBG_BLK_PING_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_14_DBG_BLK_PING_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_14_DBG_BLK_PING_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_14_DBG_BLK_PING_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_14_DBG_BLK_PING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_15
#define ARVDE_BSEV_DBG_BLK_PING_15                      _MK_ADDR_CONST(0x153c)
#define ARVDE_BSEV_DBG_BLK_PING_15_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_15_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PING_15_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_15_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_15_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_15_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_15_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_15_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_15_DBG_BLK_PING_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_15_DBG_BLK_PING_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_15_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_15_DBG_BLK_PING_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PING_15_DBG_BLK_PING_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_15_DBG_BLK_PING_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_15_DBG_BLK_PING_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_15_DBG_BLK_PING_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_15_DBG_BLK_PING_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_15_DBG_BLK_PING_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_15_DBG_BLK_PING_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_15_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_15_DBG_BLK_PING_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PING_15_DBG_BLK_PING_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_15_DBG_BLK_PING_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_15_DBG_BLK_PING_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_15_DBG_BLK_PING_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_15_DBG_BLK_PING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_16
#define ARVDE_BSEV_DBG_BLK_PING_16                      _MK_ADDR_CONST(0x1540)
#define ARVDE_BSEV_DBG_BLK_PING_16_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_16_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PING_16_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_16_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_16_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_16_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_16_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_16_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_16_DBG_BLK_PING_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_16_DBG_BLK_PING_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_16_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_16_DBG_BLK_PING_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PING_16_DBG_BLK_PING_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_16_DBG_BLK_PING_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_16_DBG_BLK_PING_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_16_DBG_BLK_PING_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_16_DBG_BLK_PING_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_16_DBG_BLK_PING_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_16_DBG_BLK_PING_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_16_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_16_DBG_BLK_PING_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PING_16_DBG_BLK_PING_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_16_DBG_BLK_PING_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_16_DBG_BLK_PING_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_16_DBG_BLK_PING_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_16_DBG_BLK_PING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_17
#define ARVDE_BSEV_DBG_BLK_PING_17                      _MK_ADDR_CONST(0x1544)
#define ARVDE_BSEV_DBG_BLK_PING_17_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_17_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PING_17_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_17_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_17_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_17_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_17_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_17_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_17_DBG_BLK_PING_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_17_DBG_BLK_PING_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_17_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_17_DBG_BLK_PING_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PING_17_DBG_BLK_PING_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_17_DBG_BLK_PING_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_17_DBG_BLK_PING_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_17_DBG_BLK_PING_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_17_DBG_BLK_PING_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_17_DBG_BLK_PING_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_17_DBG_BLK_PING_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_17_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_17_DBG_BLK_PING_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PING_17_DBG_BLK_PING_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_17_DBG_BLK_PING_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_17_DBG_BLK_PING_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_17_DBG_BLK_PING_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_17_DBG_BLK_PING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_18
#define ARVDE_BSEV_DBG_BLK_PING_18                      _MK_ADDR_CONST(0x1548)
#define ARVDE_BSEV_DBG_BLK_PING_18_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_18_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PING_18_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_18_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_18_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_18_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_18_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_18_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_18_DBG_BLK_PING_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_18_DBG_BLK_PING_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_18_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_18_DBG_BLK_PING_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PING_18_DBG_BLK_PING_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_18_DBG_BLK_PING_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_18_DBG_BLK_PING_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_18_DBG_BLK_PING_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_18_DBG_BLK_PING_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_18_DBG_BLK_PING_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_18_DBG_BLK_PING_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_18_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_18_DBG_BLK_PING_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PING_18_DBG_BLK_PING_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_18_DBG_BLK_PING_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_18_DBG_BLK_PING_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_18_DBG_BLK_PING_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_18_DBG_BLK_PING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_19
#define ARVDE_BSEV_DBG_BLK_PING_19                      _MK_ADDR_CONST(0x154c)
#define ARVDE_BSEV_DBG_BLK_PING_19_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_19_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PING_19_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_19_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_19_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_19_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_19_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_19_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_19_DBG_BLK_PING_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_19_DBG_BLK_PING_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_19_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_19_DBG_BLK_PING_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PING_19_DBG_BLK_PING_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_19_DBG_BLK_PING_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_19_DBG_BLK_PING_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_19_DBG_BLK_PING_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_19_DBG_BLK_PING_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_19_DBG_BLK_PING_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_19_DBG_BLK_PING_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_19_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_19_DBG_BLK_PING_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PING_19_DBG_BLK_PING_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_19_DBG_BLK_PING_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_19_DBG_BLK_PING_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_19_DBG_BLK_PING_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_19_DBG_BLK_PING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_20
#define ARVDE_BSEV_DBG_BLK_PING_20                      _MK_ADDR_CONST(0x1550)
#define ARVDE_BSEV_DBG_BLK_PING_20_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_20_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PING_20_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_20_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_20_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_20_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_20_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_20_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_20_DBG_BLK_PING_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_20_DBG_BLK_PING_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_20_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_20_DBG_BLK_PING_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PING_20_DBG_BLK_PING_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_20_DBG_BLK_PING_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_20_DBG_BLK_PING_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_20_DBG_BLK_PING_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_20_DBG_BLK_PING_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_20_DBG_BLK_PING_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_20_DBG_BLK_PING_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_20_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_20_DBG_BLK_PING_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PING_20_DBG_BLK_PING_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_20_DBG_BLK_PING_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_20_DBG_BLK_PING_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_20_DBG_BLK_PING_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_20_DBG_BLK_PING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_21
#define ARVDE_BSEV_DBG_BLK_PING_21                      _MK_ADDR_CONST(0x1554)
#define ARVDE_BSEV_DBG_BLK_PING_21_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_21_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PING_21_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_21_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_21_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_21_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_21_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_21_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_21_DBG_BLK_PING_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_21_DBG_BLK_PING_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_21_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_21_DBG_BLK_PING_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PING_21_DBG_BLK_PING_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_21_DBG_BLK_PING_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_21_DBG_BLK_PING_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_21_DBG_BLK_PING_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_21_DBG_BLK_PING_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_21_DBG_BLK_PING_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_21_DBG_BLK_PING_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_21_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_21_DBG_BLK_PING_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PING_21_DBG_BLK_PING_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_21_DBG_BLK_PING_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_21_DBG_BLK_PING_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_21_DBG_BLK_PING_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_21_DBG_BLK_PING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_22
#define ARVDE_BSEV_DBG_BLK_PING_22                      _MK_ADDR_CONST(0x1558)
#define ARVDE_BSEV_DBG_BLK_PING_22_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_22_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PING_22_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_22_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_22_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_22_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_22_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_22_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_22_DBG_BLK_PING_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_22_DBG_BLK_PING_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_22_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_22_DBG_BLK_PING_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PING_22_DBG_BLK_PING_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_22_DBG_BLK_PING_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_22_DBG_BLK_PING_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_22_DBG_BLK_PING_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_22_DBG_BLK_PING_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_22_DBG_BLK_PING_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_22_DBG_BLK_PING_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_22_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_22_DBG_BLK_PING_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PING_22_DBG_BLK_PING_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_22_DBG_BLK_PING_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_22_DBG_BLK_PING_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_22_DBG_BLK_PING_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_22_DBG_BLK_PING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_23
#define ARVDE_BSEV_DBG_BLK_PING_23                      _MK_ADDR_CONST(0x155c)
#define ARVDE_BSEV_DBG_BLK_PING_23_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_23_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PING_23_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_23_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_23_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_23_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_23_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_23_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_23_DBG_BLK_PING_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_23_DBG_BLK_PING_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_23_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_23_DBG_BLK_PING_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PING_23_DBG_BLK_PING_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_23_DBG_BLK_PING_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_23_DBG_BLK_PING_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_23_DBG_BLK_PING_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_23_DBG_BLK_PING_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_23_DBG_BLK_PING_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_23_DBG_BLK_PING_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_23_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_23_DBG_BLK_PING_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PING_23_DBG_BLK_PING_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_23_DBG_BLK_PING_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_23_DBG_BLK_PING_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_23_DBG_BLK_PING_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_23_DBG_BLK_PING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_24
#define ARVDE_BSEV_DBG_BLK_PING_24                      _MK_ADDR_CONST(0x1560)
#define ARVDE_BSEV_DBG_BLK_PING_24_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_24_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PING_24_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_24_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_24_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_24_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_24_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_24_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_24_DBG_BLK_PING_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_24_DBG_BLK_PING_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_24_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_24_DBG_BLK_PING_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PING_24_DBG_BLK_PING_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_24_DBG_BLK_PING_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_24_DBG_BLK_PING_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_24_DBG_BLK_PING_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_24_DBG_BLK_PING_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_24_DBG_BLK_PING_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_24_DBG_BLK_PING_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_24_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_24_DBG_BLK_PING_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PING_24_DBG_BLK_PING_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_24_DBG_BLK_PING_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_24_DBG_BLK_PING_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_24_DBG_BLK_PING_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_24_DBG_BLK_PING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_25
#define ARVDE_BSEV_DBG_BLK_PING_25                      _MK_ADDR_CONST(0x1564)
#define ARVDE_BSEV_DBG_BLK_PING_25_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_25_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PING_25_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_25_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_25_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_25_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_25_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_25_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_25_DBG_BLK_PING_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_25_DBG_BLK_PING_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_25_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_25_DBG_BLK_PING_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PING_25_DBG_BLK_PING_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_25_DBG_BLK_PING_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_25_DBG_BLK_PING_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_25_DBG_BLK_PING_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_25_DBG_BLK_PING_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_25_DBG_BLK_PING_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_25_DBG_BLK_PING_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_25_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_25_DBG_BLK_PING_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PING_25_DBG_BLK_PING_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_25_DBG_BLK_PING_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_25_DBG_BLK_PING_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_25_DBG_BLK_PING_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_25_DBG_BLK_PING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_26
#define ARVDE_BSEV_DBG_BLK_PING_26                      _MK_ADDR_CONST(0x1568)
#define ARVDE_BSEV_DBG_BLK_PING_26_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_26_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PING_26_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_26_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_26_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_26_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_26_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_26_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_26_DBG_BLK_PING_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_26_DBG_BLK_PING_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_26_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_26_DBG_BLK_PING_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PING_26_DBG_BLK_PING_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_26_DBG_BLK_PING_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_26_DBG_BLK_PING_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_26_DBG_BLK_PING_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_26_DBG_BLK_PING_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_26_DBG_BLK_PING_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_26_DBG_BLK_PING_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_26_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_26_DBG_BLK_PING_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PING_26_DBG_BLK_PING_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_26_DBG_BLK_PING_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_26_DBG_BLK_PING_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_26_DBG_BLK_PING_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_26_DBG_BLK_PING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_27
#define ARVDE_BSEV_DBG_BLK_PING_27                      _MK_ADDR_CONST(0x156c)
#define ARVDE_BSEV_DBG_BLK_PING_27_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_27_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PING_27_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_27_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_27_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_27_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_27_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_27_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_27_DBG_BLK_PING_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_27_DBG_BLK_PING_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_27_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_27_DBG_BLK_PING_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PING_27_DBG_BLK_PING_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_27_DBG_BLK_PING_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_27_DBG_BLK_PING_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_27_DBG_BLK_PING_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_27_DBG_BLK_PING_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_27_DBG_BLK_PING_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_27_DBG_BLK_PING_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_27_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_27_DBG_BLK_PING_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PING_27_DBG_BLK_PING_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_27_DBG_BLK_PING_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_27_DBG_BLK_PING_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_27_DBG_BLK_PING_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_27_DBG_BLK_PING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_28
#define ARVDE_BSEV_DBG_BLK_PING_28                      _MK_ADDR_CONST(0x1570)
#define ARVDE_BSEV_DBG_BLK_PING_28_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_28_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PING_28_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_28_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_28_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_28_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_28_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_28_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_28_DBG_BLK_PING_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_28_DBG_BLK_PING_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_28_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_28_DBG_BLK_PING_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PING_28_DBG_BLK_PING_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_28_DBG_BLK_PING_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_28_DBG_BLK_PING_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_28_DBG_BLK_PING_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_28_DBG_BLK_PING_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_28_DBG_BLK_PING_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_28_DBG_BLK_PING_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_28_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_28_DBG_BLK_PING_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PING_28_DBG_BLK_PING_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_28_DBG_BLK_PING_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_28_DBG_BLK_PING_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_28_DBG_BLK_PING_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_28_DBG_BLK_PING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_29
#define ARVDE_BSEV_DBG_BLK_PING_29                      _MK_ADDR_CONST(0x1574)
#define ARVDE_BSEV_DBG_BLK_PING_29_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_29_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PING_29_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_29_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_29_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_29_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_29_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_29_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_29_DBG_BLK_PING_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_29_DBG_BLK_PING_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_29_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_29_DBG_BLK_PING_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PING_29_DBG_BLK_PING_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_29_DBG_BLK_PING_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_29_DBG_BLK_PING_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_29_DBG_BLK_PING_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_29_DBG_BLK_PING_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_29_DBG_BLK_PING_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_29_DBG_BLK_PING_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_29_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_29_DBG_BLK_PING_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PING_29_DBG_BLK_PING_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_29_DBG_BLK_PING_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_29_DBG_BLK_PING_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_29_DBG_BLK_PING_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_29_DBG_BLK_PING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_30
#define ARVDE_BSEV_DBG_BLK_PING_30                      _MK_ADDR_CONST(0x1578)
#define ARVDE_BSEV_DBG_BLK_PING_30_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_30_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PING_30_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_30_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_30_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_30_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_30_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_30_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_30_DBG_BLK_PING_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_30_DBG_BLK_PING_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_30_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_30_DBG_BLK_PING_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PING_30_DBG_BLK_PING_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_30_DBG_BLK_PING_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_30_DBG_BLK_PING_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_30_DBG_BLK_PING_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_30_DBG_BLK_PING_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_30_DBG_BLK_PING_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_30_DBG_BLK_PING_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_30_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_30_DBG_BLK_PING_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PING_30_DBG_BLK_PING_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_30_DBG_BLK_PING_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_30_DBG_BLK_PING_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_30_DBG_BLK_PING_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_30_DBG_BLK_PING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PING_31
#define ARVDE_BSEV_DBG_BLK_PING_31                      _MK_ADDR_CONST(0x157c)
#define ARVDE_BSEV_DBG_BLK_PING_31_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_31_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PING_31_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_31_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_31_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_31_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_31_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PING_31_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_31_DBG_BLK_PING_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PING_31_DBG_BLK_PING_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_31_DBG_BLK_PING_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_31_DBG_BLK_PING_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PING_31_DBG_BLK_PING_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_31_DBG_BLK_PING_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_31_DBG_BLK_PING_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_31_DBG_BLK_PING_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_31_DBG_BLK_PING_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PING_31_DBG_BLK_PING_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PING_31_DBG_BLK_PING_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PING_31_DBG_BLK_PING_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PING_31_DBG_BLK_PING_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PING_31_DBG_BLK_PING_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PING_31_DBG_BLK_PING_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_31_DBG_BLK_PING_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_31_DBG_BLK_PING_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PING_31_DBG_BLK_PING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_0
#define ARVDE_BSEV_DBG_BLK_PONG_0                       _MK_ADDR_CONST(0x1580)
#define ARVDE_BSEV_DBG_BLK_PONG_0_SECURE                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_0_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_BLK_PONG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_0_DBG_BLK_PONG_1_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_0_DBG_BLK_PONG_1_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_0_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_0_DBG_BLK_PONG_1_RANGE                  31:16
#define ARVDE_BSEV_DBG_BLK_PONG_0_DBG_BLK_PONG_1_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_0_DBG_BLK_PONG_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_0_DBG_BLK_PONG_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_0_DBG_BLK_PONG_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_0_DBG_BLK_PONG_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_0_DBG_BLK_PONG_0_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_0_DBG_BLK_PONG_0_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_0_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_0_DBG_BLK_PONG_0_RANGE                  15:0
#define ARVDE_BSEV_DBG_BLK_PONG_0_DBG_BLK_PONG_0_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_0_DBG_BLK_PONG_0_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_0_DBG_BLK_PONG_0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_0_DBG_BLK_PONG_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_0_DBG_BLK_PONG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG
#define ARVDE_BSEV_DBG_BLK_PONG                 _MK_ADDR_CONST(0x1580)
#define ARVDE_BSEV_DBG_BLK_PONG_SECURE                  0x0
#define ARVDE_BSEV_DBG_BLK_PONG_WORD_COUNT                      0x1
#define ARVDE_BSEV_DBG_BLK_PONG_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_DBG_BLK_PONG_1_SHIFT                    _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_DBG_BLK_PONG_1_FIELD                    _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_DBG_BLK_PONG_1_RANGE                    31:16
#define ARVDE_BSEV_DBG_BLK_PONG_DBG_BLK_PONG_1_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_BLK_PONG_DBG_BLK_PONG_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_DBG_BLK_PONG_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_DBG_BLK_PONG_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_DBG_BLK_PONG_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_DBG_BLK_PONG_0_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_DBG_BLK_PONG_0_FIELD                    _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_DBG_BLK_PONG_0_RANGE                    15:0
#define ARVDE_BSEV_DBG_BLK_PONG_DBG_BLK_PONG_0_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_BLK_PONG_DBG_BLK_PONG_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_DBG_BLK_PONG_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_DBG_BLK_PONG_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_DBG_BLK_PONG_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_1
#define ARVDE_BSEV_DBG_BLK_PONG_1                       _MK_ADDR_CONST(0x1584)
#define ARVDE_BSEV_DBG_BLK_PONG_1_SECURE                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_1_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_BLK_PONG_1_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_1_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_1_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_1_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_1_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_1_DBG_BLK_PONG_1_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_1_DBG_BLK_PONG_1_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_1_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_1_DBG_BLK_PONG_1_RANGE                  31:16
#define ARVDE_BSEV_DBG_BLK_PONG_1_DBG_BLK_PONG_1_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_1_DBG_BLK_PONG_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_1_DBG_BLK_PONG_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_1_DBG_BLK_PONG_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_1_DBG_BLK_PONG_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_1_DBG_BLK_PONG_0_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_1_DBG_BLK_PONG_0_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_1_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_1_DBG_BLK_PONG_0_RANGE                  15:0
#define ARVDE_BSEV_DBG_BLK_PONG_1_DBG_BLK_PONG_0_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_1_DBG_BLK_PONG_0_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_1_DBG_BLK_PONG_0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_1_DBG_BLK_PONG_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_1_DBG_BLK_PONG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_2
#define ARVDE_BSEV_DBG_BLK_PONG_2                       _MK_ADDR_CONST(0x1588)
#define ARVDE_BSEV_DBG_BLK_PONG_2_SECURE                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_2_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_BLK_PONG_2_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_2_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_2_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_2_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_2_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_2_DBG_BLK_PONG_1_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_2_DBG_BLK_PONG_1_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_2_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_2_DBG_BLK_PONG_1_RANGE                  31:16
#define ARVDE_BSEV_DBG_BLK_PONG_2_DBG_BLK_PONG_1_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_2_DBG_BLK_PONG_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_2_DBG_BLK_PONG_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_2_DBG_BLK_PONG_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_2_DBG_BLK_PONG_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_2_DBG_BLK_PONG_0_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_2_DBG_BLK_PONG_0_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_2_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_2_DBG_BLK_PONG_0_RANGE                  15:0
#define ARVDE_BSEV_DBG_BLK_PONG_2_DBG_BLK_PONG_0_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_2_DBG_BLK_PONG_0_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_2_DBG_BLK_PONG_0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_2_DBG_BLK_PONG_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_2_DBG_BLK_PONG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_3
#define ARVDE_BSEV_DBG_BLK_PONG_3                       _MK_ADDR_CONST(0x158c)
#define ARVDE_BSEV_DBG_BLK_PONG_3_SECURE                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_3_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_BLK_PONG_3_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_3_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_3_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_3_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_3_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_3_DBG_BLK_PONG_1_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_3_DBG_BLK_PONG_1_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_3_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_3_DBG_BLK_PONG_1_RANGE                  31:16
#define ARVDE_BSEV_DBG_BLK_PONG_3_DBG_BLK_PONG_1_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_3_DBG_BLK_PONG_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_3_DBG_BLK_PONG_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_3_DBG_BLK_PONG_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_3_DBG_BLK_PONG_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_3_DBG_BLK_PONG_0_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_3_DBG_BLK_PONG_0_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_3_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_3_DBG_BLK_PONG_0_RANGE                  15:0
#define ARVDE_BSEV_DBG_BLK_PONG_3_DBG_BLK_PONG_0_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_3_DBG_BLK_PONG_0_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_3_DBG_BLK_PONG_0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_3_DBG_BLK_PONG_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_3_DBG_BLK_PONG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_4
#define ARVDE_BSEV_DBG_BLK_PONG_4                       _MK_ADDR_CONST(0x1590)
#define ARVDE_BSEV_DBG_BLK_PONG_4_SECURE                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_4_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_BLK_PONG_4_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_4_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_4_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_4_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_4_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_4_DBG_BLK_PONG_1_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_4_DBG_BLK_PONG_1_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_4_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_4_DBG_BLK_PONG_1_RANGE                  31:16
#define ARVDE_BSEV_DBG_BLK_PONG_4_DBG_BLK_PONG_1_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_4_DBG_BLK_PONG_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_4_DBG_BLK_PONG_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_4_DBG_BLK_PONG_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_4_DBG_BLK_PONG_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_4_DBG_BLK_PONG_0_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_4_DBG_BLK_PONG_0_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_4_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_4_DBG_BLK_PONG_0_RANGE                  15:0
#define ARVDE_BSEV_DBG_BLK_PONG_4_DBG_BLK_PONG_0_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_4_DBG_BLK_PONG_0_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_4_DBG_BLK_PONG_0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_4_DBG_BLK_PONG_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_4_DBG_BLK_PONG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_5
#define ARVDE_BSEV_DBG_BLK_PONG_5                       _MK_ADDR_CONST(0x1594)
#define ARVDE_BSEV_DBG_BLK_PONG_5_SECURE                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_5_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_BLK_PONG_5_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_5_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_5_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_5_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_5_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_5_DBG_BLK_PONG_1_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_5_DBG_BLK_PONG_1_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_5_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_5_DBG_BLK_PONG_1_RANGE                  31:16
#define ARVDE_BSEV_DBG_BLK_PONG_5_DBG_BLK_PONG_1_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_5_DBG_BLK_PONG_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_5_DBG_BLK_PONG_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_5_DBG_BLK_PONG_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_5_DBG_BLK_PONG_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_5_DBG_BLK_PONG_0_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_5_DBG_BLK_PONG_0_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_5_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_5_DBG_BLK_PONG_0_RANGE                  15:0
#define ARVDE_BSEV_DBG_BLK_PONG_5_DBG_BLK_PONG_0_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_5_DBG_BLK_PONG_0_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_5_DBG_BLK_PONG_0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_5_DBG_BLK_PONG_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_5_DBG_BLK_PONG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_6
#define ARVDE_BSEV_DBG_BLK_PONG_6                       _MK_ADDR_CONST(0x1598)
#define ARVDE_BSEV_DBG_BLK_PONG_6_SECURE                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_6_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_BLK_PONG_6_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_6_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_6_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_6_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_6_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_6_DBG_BLK_PONG_1_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_6_DBG_BLK_PONG_1_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_6_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_6_DBG_BLK_PONG_1_RANGE                  31:16
#define ARVDE_BSEV_DBG_BLK_PONG_6_DBG_BLK_PONG_1_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_6_DBG_BLK_PONG_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_6_DBG_BLK_PONG_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_6_DBG_BLK_PONG_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_6_DBG_BLK_PONG_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_6_DBG_BLK_PONG_0_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_6_DBG_BLK_PONG_0_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_6_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_6_DBG_BLK_PONG_0_RANGE                  15:0
#define ARVDE_BSEV_DBG_BLK_PONG_6_DBG_BLK_PONG_0_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_6_DBG_BLK_PONG_0_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_6_DBG_BLK_PONG_0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_6_DBG_BLK_PONG_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_6_DBG_BLK_PONG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_7
#define ARVDE_BSEV_DBG_BLK_PONG_7                       _MK_ADDR_CONST(0x159c)
#define ARVDE_BSEV_DBG_BLK_PONG_7_SECURE                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_7_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_BLK_PONG_7_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_7_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_7_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_7_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_7_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_7_DBG_BLK_PONG_1_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_7_DBG_BLK_PONG_1_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_7_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_7_DBG_BLK_PONG_1_RANGE                  31:16
#define ARVDE_BSEV_DBG_BLK_PONG_7_DBG_BLK_PONG_1_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_7_DBG_BLK_PONG_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_7_DBG_BLK_PONG_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_7_DBG_BLK_PONG_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_7_DBG_BLK_PONG_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_7_DBG_BLK_PONG_0_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_7_DBG_BLK_PONG_0_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_7_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_7_DBG_BLK_PONG_0_RANGE                  15:0
#define ARVDE_BSEV_DBG_BLK_PONG_7_DBG_BLK_PONG_0_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_7_DBG_BLK_PONG_0_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_7_DBG_BLK_PONG_0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_7_DBG_BLK_PONG_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_7_DBG_BLK_PONG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_8
#define ARVDE_BSEV_DBG_BLK_PONG_8                       _MK_ADDR_CONST(0x15a0)
#define ARVDE_BSEV_DBG_BLK_PONG_8_SECURE                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_8_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_BLK_PONG_8_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_8_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_8_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_8_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_8_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_8_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_8_DBG_BLK_PONG_1_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_8_DBG_BLK_PONG_1_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_8_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_8_DBG_BLK_PONG_1_RANGE                  31:16
#define ARVDE_BSEV_DBG_BLK_PONG_8_DBG_BLK_PONG_1_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_8_DBG_BLK_PONG_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_8_DBG_BLK_PONG_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_8_DBG_BLK_PONG_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_8_DBG_BLK_PONG_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_8_DBG_BLK_PONG_0_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_8_DBG_BLK_PONG_0_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_8_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_8_DBG_BLK_PONG_0_RANGE                  15:0
#define ARVDE_BSEV_DBG_BLK_PONG_8_DBG_BLK_PONG_0_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_8_DBG_BLK_PONG_0_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_8_DBG_BLK_PONG_0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_8_DBG_BLK_PONG_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_8_DBG_BLK_PONG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_9
#define ARVDE_BSEV_DBG_BLK_PONG_9                       _MK_ADDR_CONST(0x15a4)
#define ARVDE_BSEV_DBG_BLK_PONG_9_SECURE                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_9_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_BLK_PONG_9_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_9_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_9_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_9_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_9_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_9_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_9_DBG_BLK_PONG_1_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_9_DBG_BLK_PONG_1_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_9_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_9_DBG_BLK_PONG_1_RANGE                  31:16
#define ARVDE_BSEV_DBG_BLK_PONG_9_DBG_BLK_PONG_1_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_9_DBG_BLK_PONG_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_9_DBG_BLK_PONG_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_9_DBG_BLK_PONG_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_9_DBG_BLK_PONG_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_9_DBG_BLK_PONG_0_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_9_DBG_BLK_PONG_0_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_9_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_9_DBG_BLK_PONG_0_RANGE                  15:0
#define ARVDE_BSEV_DBG_BLK_PONG_9_DBG_BLK_PONG_0_WOFFSET                        0x0
#define ARVDE_BSEV_DBG_BLK_PONG_9_DBG_BLK_PONG_0_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_9_DBG_BLK_PONG_0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_9_DBG_BLK_PONG_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_9_DBG_BLK_PONG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_10
#define ARVDE_BSEV_DBG_BLK_PONG_10                      _MK_ADDR_CONST(0x15a8)
#define ARVDE_BSEV_DBG_BLK_PONG_10_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_10_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PONG_10_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_10_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_10_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_10_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_10_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_10_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_10_DBG_BLK_PONG_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_10_DBG_BLK_PONG_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_10_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_10_DBG_BLK_PONG_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PONG_10_DBG_BLK_PONG_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_10_DBG_BLK_PONG_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_10_DBG_BLK_PONG_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_10_DBG_BLK_PONG_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_10_DBG_BLK_PONG_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_10_DBG_BLK_PONG_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_10_DBG_BLK_PONG_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_10_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_10_DBG_BLK_PONG_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PONG_10_DBG_BLK_PONG_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_10_DBG_BLK_PONG_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_10_DBG_BLK_PONG_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_10_DBG_BLK_PONG_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_10_DBG_BLK_PONG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_11
#define ARVDE_BSEV_DBG_BLK_PONG_11                      _MK_ADDR_CONST(0x15ac)
#define ARVDE_BSEV_DBG_BLK_PONG_11_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_11_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PONG_11_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_11_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_11_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_11_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_11_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_11_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_11_DBG_BLK_PONG_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_11_DBG_BLK_PONG_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_11_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_11_DBG_BLK_PONG_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PONG_11_DBG_BLK_PONG_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_11_DBG_BLK_PONG_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_11_DBG_BLK_PONG_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_11_DBG_BLK_PONG_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_11_DBG_BLK_PONG_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_11_DBG_BLK_PONG_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_11_DBG_BLK_PONG_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_11_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_11_DBG_BLK_PONG_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PONG_11_DBG_BLK_PONG_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_11_DBG_BLK_PONG_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_11_DBG_BLK_PONG_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_11_DBG_BLK_PONG_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_11_DBG_BLK_PONG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_12
#define ARVDE_BSEV_DBG_BLK_PONG_12                      _MK_ADDR_CONST(0x15b0)
#define ARVDE_BSEV_DBG_BLK_PONG_12_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_12_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PONG_12_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_12_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_12_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_12_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_12_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_12_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_12_DBG_BLK_PONG_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_12_DBG_BLK_PONG_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_12_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_12_DBG_BLK_PONG_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PONG_12_DBG_BLK_PONG_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_12_DBG_BLK_PONG_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_12_DBG_BLK_PONG_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_12_DBG_BLK_PONG_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_12_DBG_BLK_PONG_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_12_DBG_BLK_PONG_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_12_DBG_BLK_PONG_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_12_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_12_DBG_BLK_PONG_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PONG_12_DBG_BLK_PONG_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_12_DBG_BLK_PONG_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_12_DBG_BLK_PONG_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_12_DBG_BLK_PONG_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_12_DBG_BLK_PONG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_13
#define ARVDE_BSEV_DBG_BLK_PONG_13                      _MK_ADDR_CONST(0x15b4)
#define ARVDE_BSEV_DBG_BLK_PONG_13_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_13_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PONG_13_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_13_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_13_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_13_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_13_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_13_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_13_DBG_BLK_PONG_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_13_DBG_BLK_PONG_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_13_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_13_DBG_BLK_PONG_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PONG_13_DBG_BLK_PONG_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_13_DBG_BLK_PONG_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_13_DBG_BLK_PONG_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_13_DBG_BLK_PONG_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_13_DBG_BLK_PONG_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_13_DBG_BLK_PONG_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_13_DBG_BLK_PONG_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_13_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_13_DBG_BLK_PONG_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PONG_13_DBG_BLK_PONG_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_13_DBG_BLK_PONG_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_13_DBG_BLK_PONG_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_13_DBG_BLK_PONG_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_13_DBG_BLK_PONG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_14
#define ARVDE_BSEV_DBG_BLK_PONG_14                      _MK_ADDR_CONST(0x15b8)
#define ARVDE_BSEV_DBG_BLK_PONG_14_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_14_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PONG_14_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_14_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_14_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_14_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_14_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_14_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_14_DBG_BLK_PONG_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_14_DBG_BLK_PONG_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_14_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_14_DBG_BLK_PONG_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PONG_14_DBG_BLK_PONG_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_14_DBG_BLK_PONG_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_14_DBG_BLK_PONG_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_14_DBG_BLK_PONG_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_14_DBG_BLK_PONG_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_14_DBG_BLK_PONG_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_14_DBG_BLK_PONG_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_14_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_14_DBG_BLK_PONG_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PONG_14_DBG_BLK_PONG_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_14_DBG_BLK_PONG_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_14_DBG_BLK_PONG_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_14_DBG_BLK_PONG_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_14_DBG_BLK_PONG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_15
#define ARVDE_BSEV_DBG_BLK_PONG_15                      _MK_ADDR_CONST(0x15bc)
#define ARVDE_BSEV_DBG_BLK_PONG_15_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_15_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PONG_15_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_15_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_15_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_15_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_15_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_15_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_15_DBG_BLK_PONG_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_15_DBG_BLK_PONG_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_15_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_15_DBG_BLK_PONG_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PONG_15_DBG_BLK_PONG_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_15_DBG_BLK_PONG_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_15_DBG_BLK_PONG_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_15_DBG_BLK_PONG_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_15_DBG_BLK_PONG_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_15_DBG_BLK_PONG_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_15_DBG_BLK_PONG_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_15_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_15_DBG_BLK_PONG_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PONG_15_DBG_BLK_PONG_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_15_DBG_BLK_PONG_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_15_DBG_BLK_PONG_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_15_DBG_BLK_PONG_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_15_DBG_BLK_PONG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_16
#define ARVDE_BSEV_DBG_BLK_PONG_16                      _MK_ADDR_CONST(0x15c0)
#define ARVDE_BSEV_DBG_BLK_PONG_16_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_16_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PONG_16_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_16_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_16_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_16_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_16_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_16_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_16_DBG_BLK_PONG_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_16_DBG_BLK_PONG_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_16_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_16_DBG_BLK_PONG_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PONG_16_DBG_BLK_PONG_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_16_DBG_BLK_PONG_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_16_DBG_BLK_PONG_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_16_DBG_BLK_PONG_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_16_DBG_BLK_PONG_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_16_DBG_BLK_PONG_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_16_DBG_BLK_PONG_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_16_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_16_DBG_BLK_PONG_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PONG_16_DBG_BLK_PONG_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_16_DBG_BLK_PONG_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_16_DBG_BLK_PONG_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_16_DBG_BLK_PONG_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_16_DBG_BLK_PONG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_17
#define ARVDE_BSEV_DBG_BLK_PONG_17                      _MK_ADDR_CONST(0x15c4)
#define ARVDE_BSEV_DBG_BLK_PONG_17_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_17_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PONG_17_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_17_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_17_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_17_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_17_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_17_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_17_DBG_BLK_PONG_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_17_DBG_BLK_PONG_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_17_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_17_DBG_BLK_PONG_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PONG_17_DBG_BLK_PONG_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_17_DBG_BLK_PONG_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_17_DBG_BLK_PONG_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_17_DBG_BLK_PONG_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_17_DBG_BLK_PONG_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_17_DBG_BLK_PONG_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_17_DBG_BLK_PONG_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_17_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_17_DBG_BLK_PONG_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PONG_17_DBG_BLK_PONG_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_17_DBG_BLK_PONG_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_17_DBG_BLK_PONG_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_17_DBG_BLK_PONG_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_17_DBG_BLK_PONG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_18
#define ARVDE_BSEV_DBG_BLK_PONG_18                      _MK_ADDR_CONST(0x15c8)
#define ARVDE_BSEV_DBG_BLK_PONG_18_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_18_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PONG_18_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_18_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_18_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_18_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_18_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_18_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_18_DBG_BLK_PONG_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_18_DBG_BLK_PONG_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_18_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_18_DBG_BLK_PONG_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PONG_18_DBG_BLK_PONG_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_18_DBG_BLK_PONG_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_18_DBG_BLK_PONG_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_18_DBG_BLK_PONG_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_18_DBG_BLK_PONG_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_18_DBG_BLK_PONG_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_18_DBG_BLK_PONG_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_18_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_18_DBG_BLK_PONG_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PONG_18_DBG_BLK_PONG_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_18_DBG_BLK_PONG_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_18_DBG_BLK_PONG_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_18_DBG_BLK_PONG_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_18_DBG_BLK_PONG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_19
#define ARVDE_BSEV_DBG_BLK_PONG_19                      _MK_ADDR_CONST(0x15cc)
#define ARVDE_BSEV_DBG_BLK_PONG_19_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_19_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PONG_19_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_19_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_19_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_19_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_19_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_19_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_19_DBG_BLK_PONG_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_19_DBG_BLK_PONG_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_19_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_19_DBG_BLK_PONG_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PONG_19_DBG_BLK_PONG_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_19_DBG_BLK_PONG_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_19_DBG_BLK_PONG_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_19_DBG_BLK_PONG_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_19_DBG_BLK_PONG_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_19_DBG_BLK_PONG_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_19_DBG_BLK_PONG_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_19_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_19_DBG_BLK_PONG_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PONG_19_DBG_BLK_PONG_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_19_DBG_BLK_PONG_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_19_DBG_BLK_PONG_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_19_DBG_BLK_PONG_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_19_DBG_BLK_PONG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_20
#define ARVDE_BSEV_DBG_BLK_PONG_20                      _MK_ADDR_CONST(0x15d0)
#define ARVDE_BSEV_DBG_BLK_PONG_20_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_20_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PONG_20_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_20_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_20_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_20_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_20_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_20_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_20_DBG_BLK_PONG_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_20_DBG_BLK_PONG_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_20_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_20_DBG_BLK_PONG_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PONG_20_DBG_BLK_PONG_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_20_DBG_BLK_PONG_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_20_DBG_BLK_PONG_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_20_DBG_BLK_PONG_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_20_DBG_BLK_PONG_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_20_DBG_BLK_PONG_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_20_DBG_BLK_PONG_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_20_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_20_DBG_BLK_PONG_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PONG_20_DBG_BLK_PONG_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_20_DBG_BLK_PONG_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_20_DBG_BLK_PONG_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_20_DBG_BLK_PONG_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_20_DBG_BLK_PONG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_21
#define ARVDE_BSEV_DBG_BLK_PONG_21                      _MK_ADDR_CONST(0x15d4)
#define ARVDE_BSEV_DBG_BLK_PONG_21_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_21_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PONG_21_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_21_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_21_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_21_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_21_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_21_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_21_DBG_BLK_PONG_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_21_DBG_BLK_PONG_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_21_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_21_DBG_BLK_PONG_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PONG_21_DBG_BLK_PONG_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_21_DBG_BLK_PONG_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_21_DBG_BLK_PONG_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_21_DBG_BLK_PONG_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_21_DBG_BLK_PONG_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_21_DBG_BLK_PONG_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_21_DBG_BLK_PONG_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_21_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_21_DBG_BLK_PONG_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PONG_21_DBG_BLK_PONG_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_21_DBG_BLK_PONG_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_21_DBG_BLK_PONG_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_21_DBG_BLK_PONG_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_21_DBG_BLK_PONG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_22
#define ARVDE_BSEV_DBG_BLK_PONG_22                      _MK_ADDR_CONST(0x15d8)
#define ARVDE_BSEV_DBG_BLK_PONG_22_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_22_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PONG_22_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_22_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_22_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_22_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_22_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_22_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_22_DBG_BLK_PONG_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_22_DBG_BLK_PONG_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_22_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_22_DBG_BLK_PONG_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PONG_22_DBG_BLK_PONG_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_22_DBG_BLK_PONG_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_22_DBG_BLK_PONG_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_22_DBG_BLK_PONG_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_22_DBG_BLK_PONG_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_22_DBG_BLK_PONG_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_22_DBG_BLK_PONG_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_22_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_22_DBG_BLK_PONG_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PONG_22_DBG_BLK_PONG_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_22_DBG_BLK_PONG_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_22_DBG_BLK_PONG_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_22_DBG_BLK_PONG_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_22_DBG_BLK_PONG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_23
#define ARVDE_BSEV_DBG_BLK_PONG_23                      _MK_ADDR_CONST(0x15dc)
#define ARVDE_BSEV_DBG_BLK_PONG_23_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_23_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PONG_23_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_23_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_23_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_23_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_23_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_23_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_23_DBG_BLK_PONG_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_23_DBG_BLK_PONG_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_23_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_23_DBG_BLK_PONG_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PONG_23_DBG_BLK_PONG_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_23_DBG_BLK_PONG_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_23_DBG_BLK_PONG_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_23_DBG_BLK_PONG_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_23_DBG_BLK_PONG_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_23_DBG_BLK_PONG_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_23_DBG_BLK_PONG_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_23_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_23_DBG_BLK_PONG_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PONG_23_DBG_BLK_PONG_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_23_DBG_BLK_PONG_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_23_DBG_BLK_PONG_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_23_DBG_BLK_PONG_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_23_DBG_BLK_PONG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_24
#define ARVDE_BSEV_DBG_BLK_PONG_24                      _MK_ADDR_CONST(0x15e0)
#define ARVDE_BSEV_DBG_BLK_PONG_24_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_24_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PONG_24_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_24_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_24_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_24_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_24_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_24_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_24_DBG_BLK_PONG_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_24_DBG_BLK_PONG_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_24_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_24_DBG_BLK_PONG_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PONG_24_DBG_BLK_PONG_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_24_DBG_BLK_PONG_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_24_DBG_BLK_PONG_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_24_DBG_BLK_PONG_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_24_DBG_BLK_PONG_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_24_DBG_BLK_PONG_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_24_DBG_BLK_PONG_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_24_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_24_DBG_BLK_PONG_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PONG_24_DBG_BLK_PONG_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_24_DBG_BLK_PONG_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_24_DBG_BLK_PONG_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_24_DBG_BLK_PONG_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_24_DBG_BLK_PONG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_25
#define ARVDE_BSEV_DBG_BLK_PONG_25                      _MK_ADDR_CONST(0x15e4)
#define ARVDE_BSEV_DBG_BLK_PONG_25_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_25_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PONG_25_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_25_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_25_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_25_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_25_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_25_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_25_DBG_BLK_PONG_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_25_DBG_BLK_PONG_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_25_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_25_DBG_BLK_PONG_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PONG_25_DBG_BLK_PONG_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_25_DBG_BLK_PONG_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_25_DBG_BLK_PONG_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_25_DBG_BLK_PONG_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_25_DBG_BLK_PONG_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_25_DBG_BLK_PONG_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_25_DBG_BLK_PONG_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_25_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_25_DBG_BLK_PONG_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PONG_25_DBG_BLK_PONG_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_25_DBG_BLK_PONG_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_25_DBG_BLK_PONG_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_25_DBG_BLK_PONG_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_25_DBG_BLK_PONG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_26
#define ARVDE_BSEV_DBG_BLK_PONG_26                      _MK_ADDR_CONST(0x15e8)
#define ARVDE_BSEV_DBG_BLK_PONG_26_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_26_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PONG_26_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_26_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_26_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_26_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_26_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_26_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_26_DBG_BLK_PONG_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_26_DBG_BLK_PONG_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_26_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_26_DBG_BLK_PONG_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PONG_26_DBG_BLK_PONG_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_26_DBG_BLK_PONG_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_26_DBG_BLK_PONG_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_26_DBG_BLK_PONG_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_26_DBG_BLK_PONG_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_26_DBG_BLK_PONG_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_26_DBG_BLK_PONG_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_26_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_26_DBG_BLK_PONG_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PONG_26_DBG_BLK_PONG_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_26_DBG_BLK_PONG_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_26_DBG_BLK_PONG_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_26_DBG_BLK_PONG_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_26_DBG_BLK_PONG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_27
#define ARVDE_BSEV_DBG_BLK_PONG_27                      _MK_ADDR_CONST(0x15ec)
#define ARVDE_BSEV_DBG_BLK_PONG_27_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_27_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PONG_27_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_27_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_27_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_27_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_27_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_27_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_27_DBG_BLK_PONG_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_27_DBG_BLK_PONG_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_27_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_27_DBG_BLK_PONG_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PONG_27_DBG_BLK_PONG_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_27_DBG_BLK_PONG_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_27_DBG_BLK_PONG_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_27_DBG_BLK_PONG_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_27_DBG_BLK_PONG_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_27_DBG_BLK_PONG_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_27_DBG_BLK_PONG_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_27_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_27_DBG_BLK_PONG_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PONG_27_DBG_BLK_PONG_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_27_DBG_BLK_PONG_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_27_DBG_BLK_PONG_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_27_DBG_BLK_PONG_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_27_DBG_BLK_PONG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_28
#define ARVDE_BSEV_DBG_BLK_PONG_28                      _MK_ADDR_CONST(0x15f0)
#define ARVDE_BSEV_DBG_BLK_PONG_28_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_28_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PONG_28_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_28_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_28_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_28_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_28_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_28_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_28_DBG_BLK_PONG_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_28_DBG_BLK_PONG_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_28_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_28_DBG_BLK_PONG_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PONG_28_DBG_BLK_PONG_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_28_DBG_BLK_PONG_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_28_DBG_BLK_PONG_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_28_DBG_BLK_PONG_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_28_DBG_BLK_PONG_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_28_DBG_BLK_PONG_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_28_DBG_BLK_PONG_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_28_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_28_DBG_BLK_PONG_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PONG_28_DBG_BLK_PONG_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_28_DBG_BLK_PONG_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_28_DBG_BLK_PONG_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_28_DBG_BLK_PONG_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_28_DBG_BLK_PONG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_29
#define ARVDE_BSEV_DBG_BLK_PONG_29                      _MK_ADDR_CONST(0x15f4)
#define ARVDE_BSEV_DBG_BLK_PONG_29_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_29_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PONG_29_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_29_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_29_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_29_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_29_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_29_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_29_DBG_BLK_PONG_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_29_DBG_BLK_PONG_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_29_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_29_DBG_BLK_PONG_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PONG_29_DBG_BLK_PONG_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_29_DBG_BLK_PONG_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_29_DBG_BLK_PONG_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_29_DBG_BLK_PONG_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_29_DBG_BLK_PONG_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_29_DBG_BLK_PONG_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_29_DBG_BLK_PONG_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_29_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_29_DBG_BLK_PONG_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PONG_29_DBG_BLK_PONG_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_29_DBG_BLK_PONG_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_29_DBG_BLK_PONG_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_29_DBG_BLK_PONG_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_29_DBG_BLK_PONG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_30
#define ARVDE_BSEV_DBG_BLK_PONG_30                      _MK_ADDR_CONST(0x15f8)
#define ARVDE_BSEV_DBG_BLK_PONG_30_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_30_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PONG_30_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_30_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_30_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_30_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_30_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_30_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_30_DBG_BLK_PONG_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_30_DBG_BLK_PONG_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_30_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_30_DBG_BLK_PONG_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PONG_30_DBG_BLK_PONG_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_30_DBG_BLK_PONG_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_30_DBG_BLK_PONG_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_30_DBG_BLK_PONG_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_30_DBG_BLK_PONG_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_30_DBG_BLK_PONG_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_30_DBG_BLK_PONG_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_30_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_30_DBG_BLK_PONG_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PONG_30_DBG_BLK_PONG_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_30_DBG_BLK_PONG_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_30_DBG_BLK_PONG_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_30_DBG_BLK_PONG_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_30_DBG_BLK_PONG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_BLK_PONG_31
#define ARVDE_BSEV_DBG_BLK_PONG_31                      _MK_ADDR_CONST(0x15fc)
#define ARVDE_BSEV_DBG_BLK_PONG_31_SECURE                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_31_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_BLK_PONG_31_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_31_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_31_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_31_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_31_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_BLK_PONG_31_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_31_DBG_BLK_PONG_1_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_DBG_BLK_PONG_31_DBG_BLK_PONG_1_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_31_DBG_BLK_PONG_1_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_31_DBG_BLK_PONG_1_RANGE                 31:16
#define ARVDE_BSEV_DBG_BLK_PONG_31_DBG_BLK_PONG_1_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_31_DBG_BLK_PONG_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_31_DBG_BLK_PONG_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_31_DBG_BLK_PONG_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_31_DBG_BLK_PONG_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_BLK_PONG_31_DBG_BLK_PONG_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_BLK_PONG_31_DBG_BLK_PONG_0_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_BSEV_DBG_BLK_PONG_31_DBG_BLK_PONG_0_SHIFT)
#define ARVDE_BSEV_DBG_BLK_PONG_31_DBG_BLK_PONG_0_RANGE                 15:0
#define ARVDE_BSEV_DBG_BLK_PONG_31_DBG_BLK_PONG_0_WOFFSET                       0x0
#define ARVDE_BSEV_DBG_BLK_PONG_31_DBG_BLK_PONG_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_31_DBG_BLK_PONG_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_31_DBG_BLK_PONG_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_BLK_PONG_31_DBG_BLK_PONG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_0
#define ARVDE_BSEV_DBG_KEY_TAB_0                        _MK_ADDR_CONST(0x1600)
#define ARVDE_BSEV_DBG_KEY_TAB_0_SECURE                         0x0
#define ARVDE_BSEV_DBG_KEY_TAB_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_DBG_KEY_TAB_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_0_DBG_KEY_TAB_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_0_DBG_KEY_TAB_FIELD                      _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_0_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_0_DBG_KEY_TAB_RANGE                      31:0
#define ARVDE_BSEV_DBG_KEY_TAB_0_DBG_KEY_TAB_WOFFSET                    0x0
#define ARVDE_BSEV_DBG_KEY_TAB_0_DBG_KEY_TAB_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_0_DBG_KEY_TAB_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_0_DBG_KEY_TAB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_0_DBG_KEY_TAB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB
#define ARVDE_BSEV_DBG_KEY_TAB                  _MK_ADDR_CONST(0x1600)
#define ARVDE_BSEV_DBG_KEY_TAB_SECURE                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_WORD_COUNT                       0x1
#define ARVDE_BSEV_DBG_KEY_TAB_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_DBG_KEY_TAB_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_DBG_KEY_TAB_FIELD                        _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_DBG_KEY_TAB_RANGE                        31:0
#define ARVDE_BSEV_DBG_KEY_TAB_DBG_KEY_TAB_WOFFSET                      0x0
#define ARVDE_BSEV_DBG_KEY_TAB_DBG_KEY_TAB_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_DBG_KEY_TAB_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_DBG_KEY_TAB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_DBG_KEY_TAB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_1
#define ARVDE_BSEV_DBG_KEY_TAB_1                        _MK_ADDR_CONST(0x1604)
#define ARVDE_BSEV_DBG_KEY_TAB_1_SECURE                         0x0
#define ARVDE_BSEV_DBG_KEY_TAB_1_WORD_COUNT                     0x1
#define ARVDE_BSEV_DBG_KEY_TAB_1_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_1_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_1_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_1_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_1_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_1_DBG_KEY_TAB_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_1_DBG_KEY_TAB_FIELD                      _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_1_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_1_DBG_KEY_TAB_RANGE                      31:0
#define ARVDE_BSEV_DBG_KEY_TAB_1_DBG_KEY_TAB_WOFFSET                    0x0
#define ARVDE_BSEV_DBG_KEY_TAB_1_DBG_KEY_TAB_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_1_DBG_KEY_TAB_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_1_DBG_KEY_TAB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_1_DBG_KEY_TAB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_2
#define ARVDE_BSEV_DBG_KEY_TAB_2                        _MK_ADDR_CONST(0x1608)
#define ARVDE_BSEV_DBG_KEY_TAB_2_SECURE                         0x0
#define ARVDE_BSEV_DBG_KEY_TAB_2_WORD_COUNT                     0x1
#define ARVDE_BSEV_DBG_KEY_TAB_2_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_2_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_2_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_2_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_2_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_2_DBG_KEY_TAB_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_2_DBG_KEY_TAB_FIELD                      _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_2_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_2_DBG_KEY_TAB_RANGE                      31:0
#define ARVDE_BSEV_DBG_KEY_TAB_2_DBG_KEY_TAB_WOFFSET                    0x0
#define ARVDE_BSEV_DBG_KEY_TAB_2_DBG_KEY_TAB_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_2_DBG_KEY_TAB_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_2_DBG_KEY_TAB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_2_DBG_KEY_TAB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_3
#define ARVDE_BSEV_DBG_KEY_TAB_3                        _MK_ADDR_CONST(0x160c)
#define ARVDE_BSEV_DBG_KEY_TAB_3_SECURE                         0x0
#define ARVDE_BSEV_DBG_KEY_TAB_3_WORD_COUNT                     0x1
#define ARVDE_BSEV_DBG_KEY_TAB_3_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_3_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_3_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_3_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_3_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_3_DBG_KEY_TAB_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_3_DBG_KEY_TAB_FIELD                      _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_3_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_3_DBG_KEY_TAB_RANGE                      31:0
#define ARVDE_BSEV_DBG_KEY_TAB_3_DBG_KEY_TAB_WOFFSET                    0x0
#define ARVDE_BSEV_DBG_KEY_TAB_3_DBG_KEY_TAB_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_3_DBG_KEY_TAB_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_3_DBG_KEY_TAB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_3_DBG_KEY_TAB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_4
#define ARVDE_BSEV_DBG_KEY_TAB_4                        _MK_ADDR_CONST(0x1610)
#define ARVDE_BSEV_DBG_KEY_TAB_4_SECURE                         0x0
#define ARVDE_BSEV_DBG_KEY_TAB_4_WORD_COUNT                     0x1
#define ARVDE_BSEV_DBG_KEY_TAB_4_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_4_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_4_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_4_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_4_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_4_DBG_KEY_TAB_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_4_DBG_KEY_TAB_FIELD                      _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_4_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_4_DBG_KEY_TAB_RANGE                      31:0
#define ARVDE_BSEV_DBG_KEY_TAB_4_DBG_KEY_TAB_WOFFSET                    0x0
#define ARVDE_BSEV_DBG_KEY_TAB_4_DBG_KEY_TAB_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_4_DBG_KEY_TAB_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_4_DBG_KEY_TAB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_4_DBG_KEY_TAB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_5
#define ARVDE_BSEV_DBG_KEY_TAB_5                        _MK_ADDR_CONST(0x1614)
#define ARVDE_BSEV_DBG_KEY_TAB_5_SECURE                         0x0
#define ARVDE_BSEV_DBG_KEY_TAB_5_WORD_COUNT                     0x1
#define ARVDE_BSEV_DBG_KEY_TAB_5_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_5_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_5_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_5_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_5_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_5_DBG_KEY_TAB_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_5_DBG_KEY_TAB_FIELD                      _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_5_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_5_DBG_KEY_TAB_RANGE                      31:0
#define ARVDE_BSEV_DBG_KEY_TAB_5_DBG_KEY_TAB_WOFFSET                    0x0
#define ARVDE_BSEV_DBG_KEY_TAB_5_DBG_KEY_TAB_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_5_DBG_KEY_TAB_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_5_DBG_KEY_TAB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_5_DBG_KEY_TAB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_6
#define ARVDE_BSEV_DBG_KEY_TAB_6                        _MK_ADDR_CONST(0x1618)
#define ARVDE_BSEV_DBG_KEY_TAB_6_SECURE                         0x0
#define ARVDE_BSEV_DBG_KEY_TAB_6_WORD_COUNT                     0x1
#define ARVDE_BSEV_DBG_KEY_TAB_6_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_6_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_6_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_6_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_6_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_6_DBG_KEY_TAB_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_6_DBG_KEY_TAB_FIELD                      _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_6_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_6_DBG_KEY_TAB_RANGE                      31:0
#define ARVDE_BSEV_DBG_KEY_TAB_6_DBG_KEY_TAB_WOFFSET                    0x0
#define ARVDE_BSEV_DBG_KEY_TAB_6_DBG_KEY_TAB_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_6_DBG_KEY_TAB_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_6_DBG_KEY_TAB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_6_DBG_KEY_TAB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_7
#define ARVDE_BSEV_DBG_KEY_TAB_7                        _MK_ADDR_CONST(0x161c)
#define ARVDE_BSEV_DBG_KEY_TAB_7_SECURE                         0x0
#define ARVDE_BSEV_DBG_KEY_TAB_7_WORD_COUNT                     0x1
#define ARVDE_BSEV_DBG_KEY_TAB_7_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_7_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_7_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_7_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_7_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_7_DBG_KEY_TAB_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_7_DBG_KEY_TAB_FIELD                      _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_7_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_7_DBG_KEY_TAB_RANGE                      31:0
#define ARVDE_BSEV_DBG_KEY_TAB_7_DBG_KEY_TAB_WOFFSET                    0x0
#define ARVDE_BSEV_DBG_KEY_TAB_7_DBG_KEY_TAB_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_7_DBG_KEY_TAB_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_7_DBG_KEY_TAB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_7_DBG_KEY_TAB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_8
#define ARVDE_BSEV_DBG_KEY_TAB_8                        _MK_ADDR_CONST(0x1620)
#define ARVDE_BSEV_DBG_KEY_TAB_8_SECURE                         0x0
#define ARVDE_BSEV_DBG_KEY_TAB_8_WORD_COUNT                     0x1
#define ARVDE_BSEV_DBG_KEY_TAB_8_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_8_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_8_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_8_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_8_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_8_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_8_DBG_KEY_TAB_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_8_DBG_KEY_TAB_FIELD                      _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_8_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_8_DBG_KEY_TAB_RANGE                      31:0
#define ARVDE_BSEV_DBG_KEY_TAB_8_DBG_KEY_TAB_WOFFSET                    0x0
#define ARVDE_BSEV_DBG_KEY_TAB_8_DBG_KEY_TAB_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_8_DBG_KEY_TAB_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_8_DBG_KEY_TAB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_8_DBG_KEY_TAB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_9
#define ARVDE_BSEV_DBG_KEY_TAB_9                        _MK_ADDR_CONST(0x1624)
#define ARVDE_BSEV_DBG_KEY_TAB_9_SECURE                         0x0
#define ARVDE_BSEV_DBG_KEY_TAB_9_WORD_COUNT                     0x1
#define ARVDE_BSEV_DBG_KEY_TAB_9_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_9_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_9_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_9_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_9_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_9_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_9_DBG_KEY_TAB_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_9_DBG_KEY_TAB_FIELD                      _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_9_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_9_DBG_KEY_TAB_RANGE                      31:0
#define ARVDE_BSEV_DBG_KEY_TAB_9_DBG_KEY_TAB_WOFFSET                    0x0
#define ARVDE_BSEV_DBG_KEY_TAB_9_DBG_KEY_TAB_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_9_DBG_KEY_TAB_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_9_DBG_KEY_TAB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_9_DBG_KEY_TAB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_10
#define ARVDE_BSEV_DBG_KEY_TAB_10                       _MK_ADDR_CONST(0x1628)
#define ARVDE_BSEV_DBG_KEY_TAB_10_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_10_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_10_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_10_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_10_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_10_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_10_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_10_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_10_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_10_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_10_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_10_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_10_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_10_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_10_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_10_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_10_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_11
#define ARVDE_BSEV_DBG_KEY_TAB_11                       _MK_ADDR_CONST(0x162c)
#define ARVDE_BSEV_DBG_KEY_TAB_11_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_11_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_11_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_11_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_11_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_11_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_11_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_11_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_11_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_11_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_11_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_11_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_11_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_11_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_11_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_11_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_11_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_12
#define ARVDE_BSEV_DBG_KEY_TAB_12                       _MK_ADDR_CONST(0x1630)
#define ARVDE_BSEV_DBG_KEY_TAB_12_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_12_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_12_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_12_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_12_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_12_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_12_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_12_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_12_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_12_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_12_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_12_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_12_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_12_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_12_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_12_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_12_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_13
#define ARVDE_BSEV_DBG_KEY_TAB_13                       _MK_ADDR_CONST(0x1634)
#define ARVDE_BSEV_DBG_KEY_TAB_13_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_13_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_13_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_13_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_13_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_13_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_13_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_13_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_13_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_13_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_13_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_13_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_13_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_13_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_13_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_13_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_13_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_14
#define ARVDE_BSEV_DBG_KEY_TAB_14                       _MK_ADDR_CONST(0x1638)
#define ARVDE_BSEV_DBG_KEY_TAB_14_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_14_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_14_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_14_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_14_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_14_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_14_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_14_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_14_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_14_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_14_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_14_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_14_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_14_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_14_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_14_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_14_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_15
#define ARVDE_BSEV_DBG_KEY_TAB_15                       _MK_ADDR_CONST(0x163c)
#define ARVDE_BSEV_DBG_KEY_TAB_15_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_15_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_15_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_15_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_15_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_15_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_15_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_15_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_15_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_15_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_15_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_15_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_15_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_15_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_15_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_15_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_15_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_16
#define ARVDE_BSEV_DBG_KEY_TAB_16                       _MK_ADDR_CONST(0x1640)
#define ARVDE_BSEV_DBG_KEY_TAB_16_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_16_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_16_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_16_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_16_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_16_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_16_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_16_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_16_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_16_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_16_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_16_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_16_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_16_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_16_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_16_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_16_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_17
#define ARVDE_BSEV_DBG_KEY_TAB_17                       _MK_ADDR_CONST(0x1644)
#define ARVDE_BSEV_DBG_KEY_TAB_17_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_17_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_17_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_17_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_17_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_17_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_17_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_17_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_17_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_17_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_17_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_17_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_17_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_17_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_17_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_17_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_17_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_18
#define ARVDE_BSEV_DBG_KEY_TAB_18                       _MK_ADDR_CONST(0x1648)
#define ARVDE_BSEV_DBG_KEY_TAB_18_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_18_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_18_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_18_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_18_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_18_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_18_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_18_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_18_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_18_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_18_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_18_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_18_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_18_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_18_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_18_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_18_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_19
#define ARVDE_BSEV_DBG_KEY_TAB_19                       _MK_ADDR_CONST(0x164c)
#define ARVDE_BSEV_DBG_KEY_TAB_19_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_19_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_19_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_19_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_19_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_19_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_19_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_19_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_19_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_19_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_19_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_19_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_19_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_19_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_19_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_19_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_19_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_20
#define ARVDE_BSEV_DBG_KEY_TAB_20                       _MK_ADDR_CONST(0x1650)
#define ARVDE_BSEV_DBG_KEY_TAB_20_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_20_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_20_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_20_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_20_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_20_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_20_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_20_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_20_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_20_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_20_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_20_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_20_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_20_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_20_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_20_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_20_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_21
#define ARVDE_BSEV_DBG_KEY_TAB_21                       _MK_ADDR_CONST(0x1654)
#define ARVDE_BSEV_DBG_KEY_TAB_21_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_21_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_21_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_21_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_21_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_21_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_21_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_21_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_21_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_21_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_21_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_21_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_21_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_21_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_21_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_21_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_21_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_22
#define ARVDE_BSEV_DBG_KEY_TAB_22                       _MK_ADDR_CONST(0x1658)
#define ARVDE_BSEV_DBG_KEY_TAB_22_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_22_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_22_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_22_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_22_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_22_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_22_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_22_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_22_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_22_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_22_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_22_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_22_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_22_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_22_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_22_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_22_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_23
#define ARVDE_BSEV_DBG_KEY_TAB_23                       _MK_ADDR_CONST(0x165c)
#define ARVDE_BSEV_DBG_KEY_TAB_23_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_23_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_23_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_23_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_23_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_23_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_23_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_23_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_23_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_23_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_23_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_23_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_23_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_23_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_23_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_23_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_23_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_24
#define ARVDE_BSEV_DBG_KEY_TAB_24                       _MK_ADDR_CONST(0x1660)
#define ARVDE_BSEV_DBG_KEY_TAB_24_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_24_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_24_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_24_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_24_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_24_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_24_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_24_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_24_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_24_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_24_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_24_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_24_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_24_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_24_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_24_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_24_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_25
#define ARVDE_BSEV_DBG_KEY_TAB_25                       _MK_ADDR_CONST(0x1664)
#define ARVDE_BSEV_DBG_KEY_TAB_25_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_25_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_25_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_25_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_25_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_25_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_25_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_25_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_25_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_25_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_25_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_25_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_25_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_25_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_25_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_25_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_25_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_26
#define ARVDE_BSEV_DBG_KEY_TAB_26                       _MK_ADDR_CONST(0x1668)
#define ARVDE_BSEV_DBG_KEY_TAB_26_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_26_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_26_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_26_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_26_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_26_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_26_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_26_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_26_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_26_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_26_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_26_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_26_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_26_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_26_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_26_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_26_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_27
#define ARVDE_BSEV_DBG_KEY_TAB_27                       _MK_ADDR_CONST(0x166c)
#define ARVDE_BSEV_DBG_KEY_TAB_27_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_27_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_27_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_27_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_27_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_27_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_27_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_27_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_27_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_27_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_27_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_27_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_27_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_27_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_27_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_27_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_27_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_28
#define ARVDE_BSEV_DBG_KEY_TAB_28                       _MK_ADDR_CONST(0x1670)
#define ARVDE_BSEV_DBG_KEY_TAB_28_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_28_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_28_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_28_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_28_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_28_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_28_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_28_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_28_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_28_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_28_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_28_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_28_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_28_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_28_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_28_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_28_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_29
#define ARVDE_BSEV_DBG_KEY_TAB_29                       _MK_ADDR_CONST(0x1674)
#define ARVDE_BSEV_DBG_KEY_TAB_29_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_29_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_29_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_29_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_29_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_29_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_29_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_29_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_29_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_29_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_29_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_29_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_29_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_29_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_29_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_29_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_29_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_30
#define ARVDE_BSEV_DBG_KEY_TAB_30                       _MK_ADDR_CONST(0x1678)
#define ARVDE_BSEV_DBG_KEY_TAB_30_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_30_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_30_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_30_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_30_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_30_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_30_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_30_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_30_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_30_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_30_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_30_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_30_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_30_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_30_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_30_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_30_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_31
#define ARVDE_BSEV_DBG_KEY_TAB_31                       _MK_ADDR_CONST(0x167c)
#define ARVDE_BSEV_DBG_KEY_TAB_31_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_31_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_31_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_31_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_31_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_31_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_31_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_31_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_31_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_31_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_31_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_31_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_31_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_31_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_31_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_31_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_31_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_32
#define ARVDE_BSEV_DBG_KEY_TAB_32                       _MK_ADDR_CONST(0x1680)
#define ARVDE_BSEV_DBG_KEY_TAB_32_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_32_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_32_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_32_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_32_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_32_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_32_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_32_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_32_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_32_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_32_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_32_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_32_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_32_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_32_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_32_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_32_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_33
#define ARVDE_BSEV_DBG_KEY_TAB_33                       _MK_ADDR_CONST(0x1684)
#define ARVDE_BSEV_DBG_KEY_TAB_33_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_33_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_33_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_33_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_33_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_33_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_33_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_33_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_33_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_33_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_33_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_33_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_33_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_33_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_33_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_33_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_33_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_34
#define ARVDE_BSEV_DBG_KEY_TAB_34                       _MK_ADDR_CONST(0x1688)
#define ARVDE_BSEV_DBG_KEY_TAB_34_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_34_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_34_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_34_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_34_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_34_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_34_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_34_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_34_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_34_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_34_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_34_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_34_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_34_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_34_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_34_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_34_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_35
#define ARVDE_BSEV_DBG_KEY_TAB_35                       _MK_ADDR_CONST(0x168c)
#define ARVDE_BSEV_DBG_KEY_TAB_35_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_35_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_35_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_35_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_35_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_35_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_35_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_35_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_35_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_35_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_35_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_35_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_35_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_35_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_35_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_35_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_35_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_36
#define ARVDE_BSEV_DBG_KEY_TAB_36                       _MK_ADDR_CONST(0x1690)
#define ARVDE_BSEV_DBG_KEY_TAB_36_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_36_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_36_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_36_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_36_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_36_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_36_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_36_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_36_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_36_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_36_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_36_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_36_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_36_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_36_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_36_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_36_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_37
#define ARVDE_BSEV_DBG_KEY_TAB_37                       _MK_ADDR_CONST(0x1694)
#define ARVDE_BSEV_DBG_KEY_TAB_37_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_37_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_37_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_37_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_37_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_37_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_37_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_37_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_37_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_37_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_37_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_37_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_37_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_37_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_37_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_37_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_37_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_38
#define ARVDE_BSEV_DBG_KEY_TAB_38                       _MK_ADDR_CONST(0x1698)
#define ARVDE_BSEV_DBG_KEY_TAB_38_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_38_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_38_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_38_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_38_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_38_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_38_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_38_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_38_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_38_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_38_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_38_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_38_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_38_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_38_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_38_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_38_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_39
#define ARVDE_BSEV_DBG_KEY_TAB_39                       _MK_ADDR_CONST(0x169c)
#define ARVDE_BSEV_DBG_KEY_TAB_39_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_39_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_39_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_39_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_39_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_39_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_39_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_39_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_39_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_39_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_39_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_39_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_39_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_39_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_39_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_39_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_39_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_40
#define ARVDE_BSEV_DBG_KEY_TAB_40                       _MK_ADDR_CONST(0x16a0)
#define ARVDE_BSEV_DBG_KEY_TAB_40_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_40_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_40_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_40_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_40_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_40_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_40_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_40_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_40_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_40_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_40_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_40_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_40_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_40_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_40_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_40_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_40_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_41
#define ARVDE_BSEV_DBG_KEY_TAB_41                       _MK_ADDR_CONST(0x16a4)
#define ARVDE_BSEV_DBG_KEY_TAB_41_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_41_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_41_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_41_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_41_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_41_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_41_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_41_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_41_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_41_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_41_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_41_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_41_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_41_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_41_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_41_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_41_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_42
#define ARVDE_BSEV_DBG_KEY_TAB_42                       _MK_ADDR_CONST(0x16a8)
#define ARVDE_BSEV_DBG_KEY_TAB_42_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_42_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_42_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_42_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_42_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_42_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_42_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_42_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_42_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_42_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_42_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_42_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_42_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_42_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_42_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_42_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_42_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_43
#define ARVDE_BSEV_DBG_KEY_TAB_43                       _MK_ADDR_CONST(0x16ac)
#define ARVDE_BSEV_DBG_KEY_TAB_43_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_43_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_43_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_43_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_43_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_43_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_43_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_43_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_43_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_43_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_43_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_43_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_43_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_43_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_43_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_43_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_43_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_44
#define ARVDE_BSEV_DBG_KEY_TAB_44                       _MK_ADDR_CONST(0x16b0)
#define ARVDE_BSEV_DBG_KEY_TAB_44_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_44_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_44_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_44_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_44_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_44_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_44_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_44_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_44_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_44_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_44_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_44_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_44_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_44_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_44_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_44_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_44_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_45
#define ARVDE_BSEV_DBG_KEY_TAB_45                       _MK_ADDR_CONST(0x16b4)
#define ARVDE_BSEV_DBG_KEY_TAB_45_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_45_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_45_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_45_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_45_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_45_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_45_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_45_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_45_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_45_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_45_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_45_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_45_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_45_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_45_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_45_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_45_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_46
#define ARVDE_BSEV_DBG_KEY_TAB_46                       _MK_ADDR_CONST(0x16b8)
#define ARVDE_BSEV_DBG_KEY_TAB_46_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_46_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_46_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_46_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_46_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_46_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_46_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_46_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_46_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_46_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_46_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_46_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_46_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_46_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_46_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_46_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_46_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_47
#define ARVDE_BSEV_DBG_KEY_TAB_47                       _MK_ADDR_CONST(0x16bc)
#define ARVDE_BSEV_DBG_KEY_TAB_47_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_47_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_47_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_47_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_47_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_47_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_47_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_47_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_47_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_47_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_47_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_47_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_47_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_47_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_47_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_47_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_47_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_48
#define ARVDE_BSEV_DBG_KEY_TAB_48                       _MK_ADDR_CONST(0x16c0)
#define ARVDE_BSEV_DBG_KEY_TAB_48_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_48_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_48_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_48_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_48_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_48_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_48_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_48_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_48_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_48_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_48_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_48_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_48_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_48_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_48_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_48_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_48_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_49
#define ARVDE_BSEV_DBG_KEY_TAB_49                       _MK_ADDR_CONST(0x16c4)
#define ARVDE_BSEV_DBG_KEY_TAB_49_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_49_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_49_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_49_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_49_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_49_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_49_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_49_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_49_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_49_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_49_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_49_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_49_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_49_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_49_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_49_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_49_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_50
#define ARVDE_BSEV_DBG_KEY_TAB_50                       _MK_ADDR_CONST(0x16c8)
#define ARVDE_BSEV_DBG_KEY_TAB_50_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_50_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_50_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_50_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_50_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_50_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_50_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_50_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_50_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_50_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_50_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_50_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_50_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_50_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_50_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_50_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_50_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_51
#define ARVDE_BSEV_DBG_KEY_TAB_51                       _MK_ADDR_CONST(0x16cc)
#define ARVDE_BSEV_DBG_KEY_TAB_51_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_51_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_51_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_51_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_51_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_51_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_51_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_51_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_51_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_51_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_51_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_51_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_51_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_51_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_51_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_51_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_51_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_52
#define ARVDE_BSEV_DBG_KEY_TAB_52                       _MK_ADDR_CONST(0x16d0)
#define ARVDE_BSEV_DBG_KEY_TAB_52_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_52_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_52_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_52_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_52_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_52_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_52_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_52_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_52_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_52_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_52_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_52_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_52_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_52_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_52_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_52_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_52_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_53
#define ARVDE_BSEV_DBG_KEY_TAB_53                       _MK_ADDR_CONST(0x16d4)
#define ARVDE_BSEV_DBG_KEY_TAB_53_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_53_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_53_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_53_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_53_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_53_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_53_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_53_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_53_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_53_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_53_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_53_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_53_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_53_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_53_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_53_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_53_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_54
#define ARVDE_BSEV_DBG_KEY_TAB_54                       _MK_ADDR_CONST(0x16d8)
#define ARVDE_BSEV_DBG_KEY_TAB_54_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_54_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_54_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_54_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_54_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_54_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_54_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_54_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_54_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_54_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_54_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_54_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_54_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_54_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_54_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_54_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_54_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_55
#define ARVDE_BSEV_DBG_KEY_TAB_55                       _MK_ADDR_CONST(0x16dc)
#define ARVDE_BSEV_DBG_KEY_TAB_55_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_55_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_55_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_55_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_55_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_55_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_55_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_55_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_55_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_55_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_55_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_55_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_55_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_55_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_55_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_55_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_55_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_56
#define ARVDE_BSEV_DBG_KEY_TAB_56                       _MK_ADDR_CONST(0x16e0)
#define ARVDE_BSEV_DBG_KEY_TAB_56_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_56_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_56_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_56_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_56_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_56_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_56_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_56_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_56_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_56_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_56_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_56_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_56_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_56_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_56_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_56_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_56_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_57
#define ARVDE_BSEV_DBG_KEY_TAB_57                       _MK_ADDR_CONST(0x16e4)
#define ARVDE_BSEV_DBG_KEY_TAB_57_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_57_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_57_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_57_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_57_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_57_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_57_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_57_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_57_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_57_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_57_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_57_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_57_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_57_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_57_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_57_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_57_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_58
#define ARVDE_BSEV_DBG_KEY_TAB_58                       _MK_ADDR_CONST(0x16e8)
#define ARVDE_BSEV_DBG_KEY_TAB_58_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_58_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_58_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_58_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_58_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_58_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_58_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_58_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_58_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_58_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_58_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_58_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_58_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_58_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_58_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_58_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_58_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_59
#define ARVDE_BSEV_DBG_KEY_TAB_59                       _MK_ADDR_CONST(0x16ec)
#define ARVDE_BSEV_DBG_KEY_TAB_59_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_59_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_59_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_59_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_59_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_59_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_59_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_59_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_59_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_59_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_59_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_59_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_59_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_59_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_59_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_59_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_59_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_60
#define ARVDE_BSEV_DBG_KEY_TAB_60                       _MK_ADDR_CONST(0x16f0)
#define ARVDE_BSEV_DBG_KEY_TAB_60_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_60_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_60_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_60_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_60_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_60_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_60_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_60_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_60_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_60_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_60_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_60_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_60_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_60_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_60_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_60_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_60_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_61
#define ARVDE_BSEV_DBG_KEY_TAB_61                       _MK_ADDR_CONST(0x16f4)
#define ARVDE_BSEV_DBG_KEY_TAB_61_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_61_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_61_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_61_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_61_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_61_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_61_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_61_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_61_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_61_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_61_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_61_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_61_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_61_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_61_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_61_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_61_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_62
#define ARVDE_BSEV_DBG_KEY_TAB_62                       _MK_ADDR_CONST(0x16f8)
#define ARVDE_BSEV_DBG_KEY_TAB_62_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_62_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_62_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_62_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_62_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_62_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_62_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_62_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_62_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_62_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_62_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_62_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_62_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_62_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_62_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_62_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_62_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_KEY_TAB_63
#define ARVDE_BSEV_DBG_KEY_TAB_63                       _MK_ADDR_CONST(0x16fc)
#define ARVDE_BSEV_DBG_KEY_TAB_63_SECURE                        0x0
#define ARVDE_BSEV_DBG_KEY_TAB_63_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_KEY_TAB_63_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_63_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_63_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_63_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_63_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_KEY_TAB_63_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_63_DBG_KEY_TAB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_KEY_TAB_63_DBG_KEY_TAB_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_KEY_TAB_63_DBG_KEY_TAB_SHIFT)
#define ARVDE_BSEV_DBG_KEY_TAB_63_DBG_KEY_TAB_RANGE                     31:0
#define ARVDE_BSEV_DBG_KEY_TAB_63_DBG_KEY_TAB_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_KEY_TAB_63_DBG_KEY_TAB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_63_DBG_KEY_TAB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_63_DBG_KEY_TAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_KEY_TAB_63_DBG_KEY_TAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_A2_W0_0
#define ARVDE_BSEV_VC1_PRED_A2_W0_0                     _MK_ADDR_CONST(0x1700)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_MQUANT_SHIFT                    _MK_SHIFT_CONST(27)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_MQUANT_FIELD                    _MK_FIELD_CONST(0x1f, ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_MQUANT_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_MQUANT_RANGE                    31:27
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_MQUANT_WOFFSET                  0x0
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_MQUANT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_MQUANT_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_MQUANT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_MQUANT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_INTRA_SHIFT                     _MK_SHIFT_CONST(24)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_INTRA_FIELD                     _MK_FIELD_CONST(0x7, ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_INTRA_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_INTRA_RANGE                     26:24
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_INTRA_WOFFSET                   0x0
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_INTRA_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_INTRA_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_INTRA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_INTRA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_CBP_LUMA_SHIFT                  _MK_SHIFT_CONST(22)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_CBP_LUMA_FIELD                  _MK_FIELD_CONST(0x3, ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_CBP_LUMA_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_CBP_LUMA_RANGE                  23:22
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_CBP_LUMA_WOFFSET                        0x0
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_CBP_LUMA_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_CBP_LUMA_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_CBP_LUMA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_MBA_CBP_LUMA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_A2_W0_0_A2_AC1_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_A2_AC1_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A2_W0_0_A2_AC1_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_A2_AC1_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_A2_AC1_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_A2_AC1_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_A2_AC1_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_A2_AC1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_A2_AC1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_A2_W0_0_A2_DC_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_A2_DC_FIELD                 _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A2_W0_0_A2_DC_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_A2_DC_RANGE                 10:0
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_A2_DC_WOFFSET                       0x0
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_A2_DC_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_A2_DC_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_A2_DC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W0_0_A2_DC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_A2_W1_0
#define ARVDE_BSEV_VC1_PRED_A2_W1_0                     _MK_ADDR_CONST(0x1704)
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_RESET_MASK                  _MK_MASK_CONST(0x7fffff)
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_READ_MASK                   _MK_MASK_CONST(0x7fffff)
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_WRITE_MASK                  _MK_MASK_CONST(0x7fffff)
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_MBA_HALF_QP_SHIFT                   _MK_SHIFT_CONST(22)
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_MBA_HALF_QP_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_BSEV_VC1_PRED_A2_W1_0_MBA_HALF_QP_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_MBA_HALF_QP_RANGE                   22:22
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_MBA_HALF_QP_WOFFSET                 0x0
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_MBA_HALF_QP_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_MBA_HALF_QP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_MBA_HALF_QP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_MBA_HALF_QP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_A2_W1_0_A2_AC3_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_A2_AC3_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A2_W1_0_A2_AC3_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_A2_AC3_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_A2_AC3_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_A2_AC3_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_A2_AC3_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_A2_AC3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_A2_AC3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_A2_W1_0_A2_AC2_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_A2_AC2_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A2_W1_0_A2_AC2_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_A2_AC2_RANGE                        10:0
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_A2_AC2_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_A2_AC2_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_A2_AC2_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_A2_AC2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W1_0_A2_AC2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_A2_W2_0
#define ARVDE_BSEV_VC1_PRED_A2_W2_0                     _MK_ADDR_CONST(0x1708)
#define ARVDE_BSEV_VC1_PRED_A2_W2_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_A2_W2_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_A2_W2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W2_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A2_W2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W2_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A2_W2_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A2_W2_0_A2_AC5_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_A2_W2_0_A2_AC5_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A2_W2_0_A2_AC5_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A2_W2_0_A2_AC5_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_A2_W2_0_A2_AC5_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A2_W2_0_A2_AC5_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W2_0_A2_AC5_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A2_W2_0_A2_AC5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W2_0_A2_AC5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_A2_W2_0_A2_AC4_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_A2_W2_0_A2_AC4_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A2_W2_0_A2_AC4_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A2_W2_0_A2_AC4_RANGE                        10:0
#define ARVDE_BSEV_VC1_PRED_A2_W2_0_A2_AC4_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A2_W2_0_A2_AC4_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W2_0_A2_AC4_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A2_W2_0_A2_AC4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W2_0_A2_AC4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_A2_W3_0
#define ARVDE_BSEV_VC1_PRED_A2_W3_0                     _MK_ADDR_CONST(0x170c)
#define ARVDE_BSEV_VC1_PRED_A2_W3_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_A2_W3_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_A2_W3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W3_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A2_W3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W3_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A2_W3_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A2_W3_0_A2_AC7_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_A2_W3_0_A2_AC7_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A2_W3_0_A2_AC7_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A2_W3_0_A2_AC7_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_A2_W3_0_A2_AC7_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A2_W3_0_A2_AC7_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W3_0_A2_AC7_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A2_W3_0_A2_AC7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W3_0_A2_AC7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_A2_W3_0_A2_AC6_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_A2_W3_0_A2_AC6_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A2_W3_0_A2_AC6_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A2_W3_0_A2_AC6_RANGE                        10:0
#define ARVDE_BSEV_VC1_PRED_A2_W3_0_A2_AC6_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A2_W3_0_A2_AC6_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W3_0_A2_AC6_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A2_W3_0_A2_AC6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A2_W3_0_A2_AC6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_A3_W0_0
#define ARVDE_BSEV_VC1_PRED_A3_W0_0                     _MK_ADDR_CONST(0x1710)
#define ARVDE_BSEV_VC1_PRED_A3_W0_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_A3_W0_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_A3_W0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W0_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A3_W0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W0_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A3_W0_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A3_W0_0_A3_AC1_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_A3_W0_0_A3_AC1_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A3_W0_0_A3_AC1_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A3_W0_0_A3_AC1_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_A3_W0_0_A3_AC1_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A3_W0_0_A3_AC1_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W0_0_A3_AC1_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A3_W0_0_A3_AC1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W0_0_A3_AC1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_A3_W0_0_A3_DC_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_A3_W0_0_A3_DC_FIELD                 _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A3_W0_0_A3_DC_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A3_W0_0_A3_DC_RANGE                 10:0
#define ARVDE_BSEV_VC1_PRED_A3_W0_0_A3_DC_WOFFSET                       0x0
#define ARVDE_BSEV_VC1_PRED_A3_W0_0_A3_DC_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W0_0_A3_DC_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A3_W0_0_A3_DC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W0_0_A3_DC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_A3_W1_0
#define ARVDE_BSEV_VC1_PRED_A3_W1_0                     _MK_ADDR_CONST(0x1714)
#define ARVDE_BSEV_VC1_PRED_A3_W1_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_A3_W1_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_A3_W1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W1_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A3_W1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W1_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A3_W1_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A3_W1_0_A3_AC3_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_A3_W1_0_A3_AC3_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A3_W1_0_A3_AC3_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A3_W1_0_A3_AC3_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_A3_W1_0_A3_AC3_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A3_W1_0_A3_AC3_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W1_0_A3_AC3_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A3_W1_0_A3_AC3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W1_0_A3_AC3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_A3_W1_0_A3_AC2_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_A3_W1_0_A3_AC2_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A3_W1_0_A3_AC2_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A3_W1_0_A3_AC2_RANGE                        10:0
#define ARVDE_BSEV_VC1_PRED_A3_W1_0_A3_AC2_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A3_W1_0_A3_AC2_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W1_0_A3_AC2_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A3_W1_0_A3_AC2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W1_0_A3_AC2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_A3_W2_0
#define ARVDE_BSEV_VC1_PRED_A3_W2_0                     _MK_ADDR_CONST(0x1718)
#define ARVDE_BSEV_VC1_PRED_A3_W2_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_A3_W2_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_A3_W2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W2_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A3_W2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W2_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A3_W2_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A3_W2_0_A3_AC5_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_A3_W2_0_A3_AC5_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A3_W2_0_A3_AC5_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A3_W2_0_A3_AC5_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_A3_W2_0_A3_AC5_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A3_W2_0_A3_AC5_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W2_0_A3_AC5_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A3_W2_0_A3_AC5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W2_0_A3_AC5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_A3_W2_0_A3_AC4_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_A3_W2_0_A3_AC4_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A3_W2_0_A3_AC4_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A3_W2_0_A3_AC4_RANGE                        10:0
#define ARVDE_BSEV_VC1_PRED_A3_W2_0_A3_AC4_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A3_W2_0_A3_AC4_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W2_0_A3_AC4_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A3_W2_0_A3_AC4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W2_0_A3_AC4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_A3_W3_0
#define ARVDE_BSEV_VC1_PRED_A3_W3_0                     _MK_ADDR_CONST(0x171c)
#define ARVDE_BSEV_VC1_PRED_A3_W3_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_A3_W3_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_A3_W3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W3_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A3_W3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W3_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A3_W3_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A3_W3_0_A3_AC7_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_A3_W3_0_A3_AC7_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A3_W3_0_A3_AC7_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A3_W3_0_A3_AC7_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_A3_W3_0_A3_AC7_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A3_W3_0_A3_AC7_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W3_0_A3_AC7_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A3_W3_0_A3_AC7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W3_0_A3_AC7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_A3_W3_0_A3_AC6_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_A3_W3_0_A3_AC6_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A3_W3_0_A3_AC6_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A3_W3_0_A3_AC6_RANGE                        10:0
#define ARVDE_BSEV_VC1_PRED_A3_W3_0_A3_AC6_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A3_W3_0_A3_AC6_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W3_0_A3_AC6_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A3_W3_0_A3_AC6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A3_W3_0_A3_AC6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_A4_W0_0
#define ARVDE_BSEV_VC1_PRED_A4_W0_0                     _MK_ADDR_CONST(0x1720)
#define ARVDE_BSEV_VC1_PRED_A4_W0_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_A4_W0_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_A4_W0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W0_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A4_W0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W0_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A4_W0_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A4_W0_0_A4_AC1_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_A4_W0_0_A4_AC1_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A4_W0_0_A4_AC1_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A4_W0_0_A4_AC1_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_A4_W0_0_A4_AC1_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A4_W0_0_A4_AC1_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W0_0_A4_AC1_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A4_W0_0_A4_AC1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W0_0_A4_AC1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_A4_W0_0_A4_DC_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_A4_W0_0_A4_DC_FIELD                 _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A4_W0_0_A4_DC_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A4_W0_0_A4_DC_RANGE                 10:0
#define ARVDE_BSEV_VC1_PRED_A4_W0_0_A4_DC_WOFFSET                       0x0
#define ARVDE_BSEV_VC1_PRED_A4_W0_0_A4_DC_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W0_0_A4_DC_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A4_W0_0_A4_DC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W0_0_A4_DC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_A4_W1_0
#define ARVDE_BSEV_VC1_PRED_A4_W1_0                     _MK_ADDR_CONST(0x1724)
#define ARVDE_BSEV_VC1_PRED_A4_W1_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_A4_W1_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_A4_W1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W1_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A4_W1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W1_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A4_W1_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A4_W1_0_A4_AC3_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_A4_W1_0_A4_AC3_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A4_W1_0_A4_AC3_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A4_W1_0_A4_AC3_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_A4_W1_0_A4_AC3_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A4_W1_0_A4_AC3_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W1_0_A4_AC3_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A4_W1_0_A4_AC3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W1_0_A4_AC3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_A4_W1_0_A4_AC2_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_A4_W1_0_A4_AC2_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A4_W1_0_A4_AC2_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A4_W1_0_A4_AC2_RANGE                        10:0
#define ARVDE_BSEV_VC1_PRED_A4_W1_0_A4_AC2_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A4_W1_0_A4_AC2_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W1_0_A4_AC2_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A4_W1_0_A4_AC2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W1_0_A4_AC2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_A4_W2_0
#define ARVDE_BSEV_VC1_PRED_A4_W2_0                     _MK_ADDR_CONST(0x1728)
#define ARVDE_BSEV_VC1_PRED_A4_W2_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_A4_W2_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_A4_W2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W2_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A4_W2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W2_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A4_W2_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A4_W2_0_A4_AC5_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_A4_W2_0_A4_AC5_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A4_W2_0_A4_AC5_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A4_W2_0_A4_AC5_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_A4_W2_0_A4_AC5_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A4_W2_0_A4_AC5_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W2_0_A4_AC5_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A4_W2_0_A4_AC5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W2_0_A4_AC5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_A4_W2_0_A4_AC4_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_A4_W2_0_A4_AC4_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A4_W2_0_A4_AC4_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A4_W2_0_A4_AC4_RANGE                        10:0
#define ARVDE_BSEV_VC1_PRED_A4_W2_0_A4_AC4_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A4_W2_0_A4_AC4_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W2_0_A4_AC4_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A4_W2_0_A4_AC4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W2_0_A4_AC4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_A4_W3_0
#define ARVDE_BSEV_VC1_PRED_A4_W3_0                     _MK_ADDR_CONST(0x172c)
#define ARVDE_BSEV_VC1_PRED_A4_W3_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_A4_W3_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_A4_W3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W3_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A4_W3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W3_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A4_W3_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A4_W3_0_A4_AC7_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_A4_W3_0_A4_AC7_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A4_W3_0_A4_AC7_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A4_W3_0_A4_AC7_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_A4_W3_0_A4_AC7_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A4_W3_0_A4_AC7_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W3_0_A4_AC7_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A4_W3_0_A4_AC7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W3_0_A4_AC7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_A4_W3_0_A4_AC6_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_A4_W3_0_A4_AC6_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A4_W3_0_A4_AC6_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A4_W3_0_A4_AC6_RANGE                        10:0
#define ARVDE_BSEV_VC1_PRED_A4_W3_0_A4_AC6_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A4_W3_0_A4_AC6_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W3_0_A4_AC6_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A4_W3_0_A4_AC6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A4_W3_0_A4_AC6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_A5_W0_0
#define ARVDE_BSEV_VC1_PRED_A5_W0_0                     _MK_ADDR_CONST(0x1730)
#define ARVDE_BSEV_VC1_PRED_A5_W0_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_A5_W0_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_A5_W0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W0_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A5_W0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W0_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A5_W0_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A5_W0_0_A5_AC1_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_A5_W0_0_A5_AC1_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A5_W0_0_A5_AC1_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A5_W0_0_A5_AC1_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_A5_W0_0_A5_AC1_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A5_W0_0_A5_AC1_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W0_0_A5_AC1_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A5_W0_0_A5_AC1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W0_0_A5_AC1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_A5_W0_0_A5_DC_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_A5_W0_0_A5_DC_FIELD                 _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A5_W0_0_A5_DC_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A5_W0_0_A5_DC_RANGE                 10:0
#define ARVDE_BSEV_VC1_PRED_A5_W0_0_A5_DC_WOFFSET                       0x0
#define ARVDE_BSEV_VC1_PRED_A5_W0_0_A5_DC_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W0_0_A5_DC_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A5_W0_0_A5_DC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W0_0_A5_DC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_A5_W1_0
#define ARVDE_BSEV_VC1_PRED_A5_W1_0                     _MK_ADDR_CONST(0x1734)
#define ARVDE_BSEV_VC1_PRED_A5_W1_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_A5_W1_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_A5_W1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W1_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A5_W1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W1_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A5_W1_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A5_W1_0_A5_AC3_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_A5_W1_0_A5_AC3_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A5_W1_0_A5_AC3_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A5_W1_0_A5_AC3_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_A5_W1_0_A5_AC3_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A5_W1_0_A5_AC3_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W1_0_A5_AC3_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A5_W1_0_A5_AC3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W1_0_A5_AC3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_A5_W1_0_A5_AC2_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_A5_W1_0_A5_AC2_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A5_W1_0_A5_AC2_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A5_W1_0_A5_AC2_RANGE                        10:0
#define ARVDE_BSEV_VC1_PRED_A5_W1_0_A5_AC2_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A5_W1_0_A5_AC2_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W1_0_A5_AC2_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A5_W1_0_A5_AC2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W1_0_A5_AC2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_A5_W2_0
#define ARVDE_BSEV_VC1_PRED_A5_W2_0                     _MK_ADDR_CONST(0x1738)
#define ARVDE_BSEV_VC1_PRED_A5_W2_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_A5_W2_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_A5_W2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W2_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A5_W2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W2_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A5_W2_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A5_W2_0_A5_AC5_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_A5_W2_0_A5_AC5_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A5_W2_0_A5_AC5_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A5_W2_0_A5_AC5_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_A5_W2_0_A5_AC5_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A5_W2_0_A5_AC5_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W2_0_A5_AC5_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A5_W2_0_A5_AC5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W2_0_A5_AC5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_A5_W2_0_A5_AC4_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_A5_W2_0_A5_AC4_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A5_W2_0_A5_AC4_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A5_W2_0_A5_AC4_RANGE                        10:0
#define ARVDE_BSEV_VC1_PRED_A5_W2_0_A5_AC4_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A5_W2_0_A5_AC4_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W2_0_A5_AC4_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A5_W2_0_A5_AC4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W2_0_A5_AC4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_A5_W3_0
#define ARVDE_BSEV_VC1_PRED_A5_W3_0                     _MK_ADDR_CONST(0x173c)
#define ARVDE_BSEV_VC1_PRED_A5_W3_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_A5_W3_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_A5_W3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W3_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A5_W3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W3_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A5_W3_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_A5_W3_0_A5_AC7_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_A5_W3_0_A5_AC7_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A5_W3_0_A5_AC7_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A5_W3_0_A5_AC7_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_A5_W3_0_A5_AC7_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A5_W3_0_A5_AC7_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W3_0_A5_AC7_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A5_W3_0_A5_AC7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W3_0_A5_AC7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_A5_W3_0_A5_AC6_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_A5_W3_0_A5_AC6_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_A5_W3_0_A5_AC6_SHIFT)
#define ARVDE_BSEV_VC1_PRED_A5_W3_0_A5_AC6_RANGE                        10:0
#define ARVDE_BSEV_VC1_PRED_A5_W3_0_A5_AC6_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_A5_W3_0_A5_AC6_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W3_0_A5_AC6_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_A5_W3_0_A5_AC6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_A5_W3_0_A5_AC6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_C1_W0_0
#define ARVDE_BSEV_VC1_PRED_C1_W0_0                     _MK_ADDR_CONST(0x1740)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_MQUANT_SHIFT                    _MK_SHIFT_CONST(27)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_MQUANT_FIELD                    _MK_FIELD_CONST(0x1f, ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_MQUANT_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_MQUANT_RANGE                    31:27
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_MQUANT_WOFFSET                  0x0
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_MQUANT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_MQUANT_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_MQUANT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_MQUANT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_INTRA_SHIFT                     _MK_SHIFT_CONST(24)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_INTRA_FIELD                     _MK_FIELD_CONST(0x7, ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_INTRA_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_INTRA_RANGE                     26:24
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_INTRA_WOFFSET                   0x0
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_INTRA_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_INTRA_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_INTRA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_INTRA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_CBP_LUMA_SHIFT                  _MK_SHIFT_CONST(22)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_CBP_LUMA_FIELD                  _MK_FIELD_CONST(0x3, ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_CBP_LUMA_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_CBP_LUMA_RANGE                  23:22
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_CBP_LUMA_WOFFSET                        0x0
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_CBP_LUMA_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_CBP_LUMA_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_CBP_LUMA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_MBC_CBP_LUMA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_C1_W0_0_C1_AC1_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_C1_AC1_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C1_W0_0_C1_AC1_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_C1_AC1_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_C1_AC1_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_C1_AC1_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_C1_AC1_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_C1_AC1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_C1_AC1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_C1_W0_0_C1_DC_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_C1_DC_FIELD                 _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C1_W0_0_C1_DC_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_C1_DC_RANGE                 10:0
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_C1_DC_WOFFSET                       0x0
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_C1_DC_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_C1_DC_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_C1_DC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W0_0_C1_DC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_C1_W1_0
#define ARVDE_BSEV_VC1_PRED_C1_W1_0                     _MK_ADDR_CONST(0x1744)
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_RESET_MASK                  _MK_MASK_CONST(0x7fffff)
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_READ_MASK                   _MK_MASK_CONST(0x7fffff)
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_WRITE_MASK                  _MK_MASK_CONST(0x7fffff)
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_MBC_HALF_QP_SHIFT                   _MK_SHIFT_CONST(22)
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_MBC_HALF_QP_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_BSEV_VC1_PRED_C1_W1_0_MBC_HALF_QP_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_MBC_HALF_QP_RANGE                   22:22
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_MBC_HALF_QP_WOFFSET                 0x0
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_MBC_HALF_QP_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_MBC_HALF_QP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_MBC_HALF_QP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_MBC_HALF_QP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_C1_W1_0_C1_AC3_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_C1_AC3_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C1_W1_0_C1_AC3_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_C1_AC3_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_C1_AC3_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_C1_AC3_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_C1_AC3_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_C1_AC3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_C1_AC3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_C1_W1_0_C1_AC2_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_C1_AC2_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C1_W1_0_C1_AC2_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_C1_AC2_RANGE                        10:0
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_C1_AC2_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_C1_AC2_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_C1_AC2_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_C1_AC2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W1_0_C1_AC2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_C1_W2_0
#define ARVDE_BSEV_VC1_PRED_C1_W2_0                     _MK_ADDR_CONST(0x1748)
#define ARVDE_BSEV_VC1_PRED_C1_W2_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_C1_W2_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_C1_W2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W2_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C1_W2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W2_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C1_W2_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C1_W2_0_C1_AC5_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_C1_W2_0_C1_AC5_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C1_W2_0_C1_AC5_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C1_W2_0_C1_AC5_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_C1_W2_0_C1_AC5_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C1_W2_0_C1_AC5_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W2_0_C1_AC5_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C1_W2_0_C1_AC5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W2_0_C1_AC5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_C1_W2_0_C1_AC4_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_C1_W2_0_C1_AC4_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C1_W2_0_C1_AC4_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C1_W2_0_C1_AC4_RANGE                        10:0
#define ARVDE_BSEV_VC1_PRED_C1_W2_0_C1_AC4_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C1_W2_0_C1_AC4_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W2_0_C1_AC4_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C1_W2_0_C1_AC4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W2_0_C1_AC4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_C1_W3_0
#define ARVDE_BSEV_VC1_PRED_C1_W3_0                     _MK_ADDR_CONST(0x174c)
#define ARVDE_BSEV_VC1_PRED_C1_W3_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_C1_W3_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_C1_W3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W3_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C1_W3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W3_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C1_W3_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C1_W3_0_C1_AC7_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_C1_W3_0_C1_AC7_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C1_W3_0_C1_AC7_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C1_W3_0_C1_AC7_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_C1_W3_0_C1_AC7_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C1_W3_0_C1_AC7_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W3_0_C1_AC7_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C1_W3_0_C1_AC7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W3_0_C1_AC7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_C1_W3_0_C1_AC6_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_C1_W3_0_C1_AC6_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C1_W3_0_C1_AC6_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C1_W3_0_C1_AC6_RANGE                        10:0
#define ARVDE_BSEV_VC1_PRED_C1_W3_0_C1_AC6_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C1_W3_0_C1_AC6_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W3_0_C1_AC6_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C1_W3_0_C1_AC6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C1_W3_0_C1_AC6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_C3_W0_0
#define ARVDE_BSEV_VC1_PRED_C3_W0_0                     _MK_ADDR_CONST(0x1750)
#define ARVDE_BSEV_VC1_PRED_C3_W0_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_C3_W0_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_C3_W0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W0_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C3_W0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W0_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C3_W0_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C3_W0_0_C3_AC1_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_C3_W0_0_C3_AC1_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C3_W0_0_C3_AC1_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C3_W0_0_C3_AC1_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_C3_W0_0_C3_AC1_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C3_W0_0_C3_AC1_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W0_0_C3_AC1_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C3_W0_0_C3_AC1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W0_0_C3_AC1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_C3_W0_0_C3_DC_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_C3_W0_0_C3_DC_FIELD                 _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C3_W0_0_C3_DC_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C3_W0_0_C3_DC_RANGE                 10:0
#define ARVDE_BSEV_VC1_PRED_C3_W0_0_C3_DC_WOFFSET                       0x0
#define ARVDE_BSEV_VC1_PRED_C3_W0_0_C3_DC_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W0_0_C3_DC_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C3_W0_0_C3_DC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W0_0_C3_DC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_C3_W1_0
#define ARVDE_BSEV_VC1_PRED_C3_W1_0                     _MK_ADDR_CONST(0x1754)
#define ARVDE_BSEV_VC1_PRED_C3_W1_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_C3_W1_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_C3_W1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W1_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C3_W1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W1_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C3_W1_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C3_W1_0_C3_AC3_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_C3_W1_0_C3_AC3_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C3_W1_0_C3_AC3_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C3_W1_0_C3_AC3_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_C3_W1_0_C3_AC3_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C3_W1_0_C3_AC3_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W1_0_C3_AC3_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C3_W1_0_C3_AC3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W1_0_C3_AC3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_C3_W1_0_C3_AC2_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_C3_W1_0_C3_AC2_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C3_W1_0_C3_AC2_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C3_W1_0_C3_AC2_RANGE                        10:0
#define ARVDE_BSEV_VC1_PRED_C3_W1_0_C3_AC2_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C3_W1_0_C3_AC2_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W1_0_C3_AC2_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C3_W1_0_C3_AC2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W1_0_C3_AC2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_C3_W2_0
#define ARVDE_BSEV_VC1_PRED_C3_W2_0                     _MK_ADDR_CONST(0x1758)
#define ARVDE_BSEV_VC1_PRED_C3_W2_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_C3_W2_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_C3_W2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W2_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C3_W2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W2_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C3_W2_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C3_W2_0_C3_AC5_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_C3_W2_0_C3_AC5_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C3_W2_0_C3_AC5_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C3_W2_0_C3_AC5_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_C3_W2_0_C3_AC5_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C3_W2_0_C3_AC5_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W2_0_C3_AC5_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C3_W2_0_C3_AC5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W2_0_C3_AC5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_C3_W2_0_C3_AC4_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_C3_W2_0_C3_AC4_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C3_W2_0_C3_AC4_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C3_W2_0_C3_AC4_RANGE                        10:0
#define ARVDE_BSEV_VC1_PRED_C3_W2_0_C3_AC4_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C3_W2_0_C3_AC4_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W2_0_C3_AC4_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C3_W2_0_C3_AC4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W2_0_C3_AC4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_C3_W3_0
#define ARVDE_BSEV_VC1_PRED_C3_W3_0                     _MK_ADDR_CONST(0x175c)
#define ARVDE_BSEV_VC1_PRED_C3_W3_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_C3_W3_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_C3_W3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W3_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C3_W3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W3_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C3_W3_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C3_W3_0_C3_AC7_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_C3_W3_0_C3_AC7_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C3_W3_0_C3_AC7_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C3_W3_0_C3_AC7_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_C3_W3_0_C3_AC7_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C3_W3_0_C3_AC7_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W3_0_C3_AC7_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C3_W3_0_C3_AC7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W3_0_C3_AC7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_C3_W3_0_C3_AC6_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_C3_W3_0_C3_AC6_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C3_W3_0_C3_AC6_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C3_W3_0_C3_AC6_RANGE                        10:0
#define ARVDE_BSEV_VC1_PRED_C3_W3_0_C3_AC6_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C3_W3_0_C3_AC6_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W3_0_C3_AC6_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C3_W3_0_C3_AC6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C3_W3_0_C3_AC6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_C4_W0_0
#define ARVDE_BSEV_VC1_PRED_C4_W0_0                     _MK_ADDR_CONST(0x1760)
#define ARVDE_BSEV_VC1_PRED_C4_W0_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_C4_W0_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_C4_W0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W0_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C4_W0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W0_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C4_W0_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C4_W0_0_C4_AC1_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_C4_W0_0_C4_AC1_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C4_W0_0_C4_AC1_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C4_W0_0_C4_AC1_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_C4_W0_0_C4_AC1_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C4_W0_0_C4_AC1_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W0_0_C4_AC1_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C4_W0_0_C4_AC1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W0_0_C4_AC1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_C4_W0_0_C4_DC_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_C4_W0_0_C4_DC_FIELD                 _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C4_W0_0_C4_DC_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C4_W0_0_C4_DC_RANGE                 10:0
#define ARVDE_BSEV_VC1_PRED_C4_W0_0_C4_DC_WOFFSET                       0x0
#define ARVDE_BSEV_VC1_PRED_C4_W0_0_C4_DC_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W0_0_C4_DC_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C4_W0_0_C4_DC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W0_0_C4_DC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_C4_W1_0
#define ARVDE_BSEV_VC1_PRED_C4_W1_0                     _MK_ADDR_CONST(0x1764)
#define ARVDE_BSEV_VC1_PRED_C4_W1_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_C4_W1_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_C4_W1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W1_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C4_W1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W1_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C4_W1_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C4_W1_0_C4_AC3_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_C4_W1_0_C4_AC3_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C4_W1_0_C4_AC3_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C4_W1_0_C4_AC3_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_C4_W1_0_C4_AC3_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C4_W1_0_C4_AC3_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W1_0_C4_AC3_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C4_W1_0_C4_AC3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W1_0_C4_AC3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_C4_W1_0_C4_AC2_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_C4_W1_0_C4_AC2_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C4_W1_0_C4_AC2_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C4_W1_0_C4_AC2_RANGE                        10:0
#define ARVDE_BSEV_VC1_PRED_C4_W1_0_C4_AC2_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C4_W1_0_C4_AC2_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W1_0_C4_AC2_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C4_W1_0_C4_AC2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W1_0_C4_AC2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_C4_W2_0
#define ARVDE_BSEV_VC1_PRED_C4_W2_0                     _MK_ADDR_CONST(0x1768)
#define ARVDE_BSEV_VC1_PRED_C4_W2_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_C4_W2_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_C4_W2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W2_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C4_W2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W2_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C4_W2_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C4_W2_0_C4_AC5_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_C4_W2_0_C4_AC5_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C4_W2_0_C4_AC5_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C4_W2_0_C4_AC5_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_C4_W2_0_C4_AC5_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C4_W2_0_C4_AC5_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W2_0_C4_AC5_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C4_W2_0_C4_AC5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W2_0_C4_AC5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_C4_W2_0_C4_AC4_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_C4_W2_0_C4_AC4_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C4_W2_0_C4_AC4_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C4_W2_0_C4_AC4_RANGE                        10:0
#define ARVDE_BSEV_VC1_PRED_C4_W2_0_C4_AC4_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C4_W2_0_C4_AC4_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W2_0_C4_AC4_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C4_W2_0_C4_AC4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W2_0_C4_AC4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_C4_W3_0
#define ARVDE_BSEV_VC1_PRED_C4_W3_0                     _MK_ADDR_CONST(0x176c)
#define ARVDE_BSEV_VC1_PRED_C4_W3_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_C4_W3_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_C4_W3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W3_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C4_W3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W3_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C4_W3_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C4_W3_0_C4_AC7_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_C4_W3_0_C4_AC7_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C4_W3_0_C4_AC7_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C4_W3_0_C4_AC7_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_C4_W3_0_C4_AC7_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C4_W3_0_C4_AC7_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W3_0_C4_AC7_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C4_W3_0_C4_AC7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W3_0_C4_AC7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_C4_W3_0_C4_AC6_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_C4_W3_0_C4_AC6_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C4_W3_0_C4_AC6_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C4_W3_0_C4_AC6_RANGE                        10:0
#define ARVDE_BSEV_VC1_PRED_C4_W3_0_C4_AC6_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C4_W3_0_C4_AC6_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W3_0_C4_AC6_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C4_W3_0_C4_AC6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C4_W3_0_C4_AC6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_C5_W0_0
#define ARVDE_BSEV_VC1_PRED_C5_W0_0                     _MK_ADDR_CONST(0x1770)
#define ARVDE_BSEV_VC1_PRED_C5_W0_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_C5_W0_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_C5_W0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W0_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C5_W0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W0_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C5_W0_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C5_W0_0_C5_AC1_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_C5_W0_0_C5_AC1_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C5_W0_0_C5_AC1_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C5_W0_0_C5_AC1_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_C5_W0_0_C5_AC1_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C5_W0_0_C5_AC1_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W0_0_C5_AC1_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C5_W0_0_C5_AC1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W0_0_C5_AC1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_C5_W0_0_C5_DC_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_C5_W0_0_C5_DC_FIELD                 _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C5_W0_0_C5_DC_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C5_W0_0_C5_DC_RANGE                 10:0
#define ARVDE_BSEV_VC1_PRED_C5_W0_0_C5_DC_WOFFSET                       0x0
#define ARVDE_BSEV_VC1_PRED_C5_W0_0_C5_DC_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W0_0_C5_DC_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C5_W0_0_C5_DC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W0_0_C5_DC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_C5_W1_0
#define ARVDE_BSEV_VC1_PRED_C5_W1_0                     _MK_ADDR_CONST(0x1774)
#define ARVDE_BSEV_VC1_PRED_C5_W1_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_C5_W1_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_C5_W1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W1_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C5_W1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W1_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C5_W1_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C5_W1_0_C5_AC3_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_C5_W1_0_C5_AC3_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C5_W1_0_C5_AC3_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C5_W1_0_C5_AC3_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_C5_W1_0_C5_AC3_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C5_W1_0_C5_AC3_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W1_0_C5_AC3_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C5_W1_0_C5_AC3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W1_0_C5_AC3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_C5_W1_0_C5_AC2_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_C5_W1_0_C5_AC2_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C5_W1_0_C5_AC2_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C5_W1_0_C5_AC2_RANGE                        10:0
#define ARVDE_BSEV_VC1_PRED_C5_W1_0_C5_AC2_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C5_W1_0_C5_AC2_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W1_0_C5_AC2_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C5_W1_0_C5_AC2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W1_0_C5_AC2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_C5_W2_0
#define ARVDE_BSEV_VC1_PRED_C5_W2_0                     _MK_ADDR_CONST(0x1778)
#define ARVDE_BSEV_VC1_PRED_C5_W2_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_C5_W2_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_C5_W2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W2_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C5_W2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W2_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C5_W2_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C5_W2_0_C5_AC5_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_C5_W2_0_C5_AC5_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C5_W2_0_C5_AC5_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C5_W2_0_C5_AC5_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_C5_W2_0_C5_AC5_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C5_W2_0_C5_AC5_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W2_0_C5_AC5_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C5_W2_0_C5_AC5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W2_0_C5_AC5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_C5_W2_0_C5_AC4_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_C5_W2_0_C5_AC4_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C5_W2_0_C5_AC4_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C5_W2_0_C5_AC4_RANGE                        10:0
#define ARVDE_BSEV_VC1_PRED_C5_W2_0_C5_AC4_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C5_W2_0_C5_AC4_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W2_0_C5_AC4_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C5_W2_0_C5_AC4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W2_0_C5_AC4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_C5_W3_0
#define ARVDE_BSEV_VC1_PRED_C5_W3_0                     _MK_ADDR_CONST(0x177c)
#define ARVDE_BSEV_VC1_PRED_C5_W3_0_SECURE                      0x0
#define ARVDE_BSEV_VC1_PRED_C5_W3_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VC1_PRED_C5_W3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W3_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C5_W3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W3_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C5_W3_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_C5_W3_0_C5_AC7_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_C5_W3_0_C5_AC7_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C5_W3_0_C5_AC7_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C5_W3_0_C5_AC7_RANGE                        21:11
#define ARVDE_BSEV_VC1_PRED_C5_W3_0_C5_AC7_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C5_W3_0_C5_AC7_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W3_0_C5_AC7_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C5_W3_0_C5_AC7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W3_0_C5_AC7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_C5_W3_0_C5_AC6_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_C5_W3_0_C5_AC6_FIELD                        _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_C5_W3_0_C5_AC6_SHIFT)
#define ARVDE_BSEV_VC1_PRED_C5_W3_0_C5_AC6_RANGE                        10:0
#define ARVDE_BSEV_VC1_PRED_C5_W3_0_C5_AC6_WOFFSET                      0x0
#define ARVDE_BSEV_VC1_PRED_C5_W3_0_C5_AC6_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W3_0_C5_AC6_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_C5_W3_0_C5_AC6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_C5_W3_0_C5_AC6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_B_W0_0
#define ARVDE_BSEV_VC1_PRED_B_W0_0                      _MK_ADDR_CONST(0x1780)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_SECURE                       0x0
#define ARVDE_BSEV_VC1_PRED_B_W0_0_WORD_COUNT                   0x1
#define ARVDE_BSEV_VC1_PRED_B_W0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_RESET_MASK                   _MK_MASK_CONST(0xfb4007ff)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_READ_MASK                    _MK_MASK_CONST(0xfb4007ff)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_WRITE_MASK                   _MK_MASK_CONST(0xfb4007ff)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_MQUANT_SHIFT                     _MK_SHIFT_CONST(27)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_MQUANT_FIELD                     _MK_FIELD_CONST(0x1f, ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_MQUANT_SHIFT)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_MQUANT_RANGE                     31:27
#define ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_MQUANT_WOFFSET                   0x0
#define ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_MQUANT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_MQUANT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_MQUANT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_MQUANT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_INTRA_SHIFT                      _MK_SHIFT_CONST(24)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_INTRA_FIELD                      _MK_FIELD_CONST(0x3, ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_INTRA_SHIFT)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_INTRA_RANGE                      25:24
#define ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_INTRA_WOFFSET                    0x0
#define ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_INTRA_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_INTRA_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_INTRA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_INTRA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_CBP_LUMA_SHIFT                   _MK_SHIFT_CONST(22)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_CBP_LUMA_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_CBP_LUMA_SHIFT)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_CBP_LUMA_RANGE                   22:22
#define ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_CBP_LUMA_WOFFSET                 0x0
#define ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_CBP_LUMA_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_CBP_LUMA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_CBP_LUMA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_MBB_CBP_LUMA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_B_W0_0_B3_DC_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_B3_DC_FIELD                  _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_B_W0_0_B3_DC_SHIFT)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_B3_DC_RANGE                  10:0
#define ARVDE_BSEV_VC1_PRED_B_W0_0_B3_DC_WOFFSET                        0x0
#define ARVDE_BSEV_VC1_PRED_B_W0_0_B3_DC_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_B3_DC_DEFAULT_MASK                   _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_B3_DC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_B_W0_0_B3_DC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_PRED_B_W1_0
#define ARVDE_BSEV_VC1_PRED_B_W1_0                      _MK_ADDR_CONST(0x1784)
#define ARVDE_BSEV_VC1_PRED_B_W1_0_SECURE                       0x0
#define ARVDE_BSEV_VC1_PRED_B_W1_0_WORD_COUNT                   0x1
#define ARVDE_BSEV_VC1_PRED_B_W1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_B_W1_0_RESET_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_B_W1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_B_W1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_B_W1_0_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_B_W1_0_WRITE_MASK                   _MK_MASK_CONST(0x3fffff)
#define ARVDE_BSEV_VC1_PRED_B_W1_0_B5_DC_SHIFT                  _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VC1_PRED_B_W1_0_B5_DC_FIELD                  _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_B_W1_0_B5_DC_SHIFT)
#define ARVDE_BSEV_VC1_PRED_B_W1_0_B5_DC_RANGE                  21:11
#define ARVDE_BSEV_VC1_PRED_B_W1_0_B5_DC_WOFFSET                        0x0
#define ARVDE_BSEV_VC1_PRED_B_W1_0_B5_DC_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_B_W1_0_B5_DC_DEFAULT_MASK                   _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_B_W1_0_B5_DC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_B_W1_0_B5_DC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_PRED_B_W1_0_B4_DC_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_PRED_B_W1_0_B4_DC_FIELD                  _MK_FIELD_CONST(0x7ff, ARVDE_BSEV_VC1_PRED_B_W1_0_B4_DC_SHIFT)
#define ARVDE_BSEV_VC1_PRED_B_W1_0_B4_DC_RANGE                  10:0
#define ARVDE_BSEV_VC1_PRED_B_W1_0_B4_DC_WOFFSET                        0x0
#define ARVDE_BSEV_VC1_PRED_B_W1_0_B4_DC_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_B_W1_0_B4_DC_DEFAULT_MASK                   _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_VC1_PRED_B_W1_0_B4_DC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_PRED_B_W1_0_B4_DC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VC1_MB_CNT_0
#define ARVDE_BSEV_VC1_MB_CNT_0                 _MK_ADDR_CONST(0x1788)
#define ARVDE_BSEV_VC1_MB_CNT_0_SECURE                  0x0
#define ARVDE_BSEV_VC1_MB_CNT_0_WORD_COUNT                      0x1
#define ARVDE_BSEV_VC1_MB_CNT_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_MB_CNT_0_RESET_MASK                      _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_VC1_MB_CNT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_MB_CNT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_MB_CNT_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_VC1_MB_CNT_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_VC1_MB_CNT_0_VC1_MB_Y_SHIFT                  _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_VC1_MB_CNT_0_VC1_MB_Y_FIELD                  _MK_FIELD_CONST(0xff, ARVDE_BSEV_VC1_MB_CNT_0_VC1_MB_Y_SHIFT)
#define ARVDE_BSEV_VC1_MB_CNT_0_VC1_MB_Y_RANGE                  15:8
#define ARVDE_BSEV_VC1_MB_CNT_0_VC1_MB_Y_WOFFSET                        0x0
#define ARVDE_BSEV_VC1_MB_CNT_0_VC1_MB_Y_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_MB_CNT_0_VC1_MB_Y_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_VC1_MB_CNT_0_VC1_MB_Y_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_MB_CNT_0_VC1_MB_Y_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VC1_MB_CNT_0_VC1_MB_X_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VC1_MB_CNT_0_VC1_MB_X_FIELD                  _MK_FIELD_CONST(0xff, ARVDE_BSEV_VC1_MB_CNT_0_VC1_MB_X_SHIFT)
#define ARVDE_BSEV_VC1_MB_CNT_0_VC1_MB_X_RANGE                  7:0
#define ARVDE_BSEV_VC1_MB_CNT_0_VC1_MB_X_WOFFSET                        0x0
#define ARVDE_BSEV_VC1_MB_CNT_0_VC1_MB_X_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_MB_CNT_0_VC1_MB_X_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_VC1_MB_CNT_0_VC1_MB_X_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VC1_MB_CNT_0_VC1_MB_X_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 6028 [0x178c]

// Reserved address 6032 [0x1790]

// Reserved address 6036 [0x1794]

// Reserved address 6040 [0x1798]

// Reserved address 6044 [0x179c]

// Register ARVDE_BSEV_H264_NNZ_AL_0
#define ARVDE_BSEV_H264_NNZ_AL_0                        _MK_ADDR_CONST(0x17a0)
#define ARVDE_BSEV_H264_NNZ_AL_0_SECURE                         0x0
#define ARVDE_BSEV_H264_NNZ_AL_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_H264_NNZ_AL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_AL_0_RESET_MASK                     _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_AL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_AL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_AL_0_READ_MASK                      _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_AL_0_WRITE_MASK                     _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_AL_0_H264_NNZ_AL_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_H264_NNZ_AL_0_H264_NNZ_AL_FIELD                      _MK_FIELD_CONST(0xfffff, ARVDE_BSEV_H264_NNZ_AL_0_H264_NNZ_AL_SHIFT)
#define ARVDE_BSEV_H264_NNZ_AL_0_H264_NNZ_AL_RANGE                      19:0
#define ARVDE_BSEV_H264_NNZ_AL_0_H264_NNZ_AL_WOFFSET                    0x0
#define ARVDE_BSEV_H264_NNZ_AL_0_H264_NNZ_AL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_AL_0_H264_NNZ_AL_DEFAULT_MASK                       _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_AL_0_H264_NNZ_AL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_AL_0_H264_NNZ_AL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_H264_NNZ_AC_0
#define ARVDE_BSEV_H264_NNZ_AC_0                        _MK_ADDR_CONST(0x17a4)
#define ARVDE_BSEV_H264_NNZ_AC_0_SECURE                         0x0
#define ARVDE_BSEV_H264_NNZ_AC_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_H264_NNZ_AC_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_AC_0_RESET_MASK                     _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_AC_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_AC_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_AC_0_READ_MASK                      _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_AC_0_WRITE_MASK                     _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_AC_0_H264_NNZ_AC_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_H264_NNZ_AC_0_H264_NNZ_AC_FIELD                      _MK_FIELD_CONST(0xfffff, ARVDE_BSEV_H264_NNZ_AC_0_H264_NNZ_AC_SHIFT)
#define ARVDE_BSEV_H264_NNZ_AC_0_H264_NNZ_AC_RANGE                      19:0
#define ARVDE_BSEV_H264_NNZ_AC_0_H264_NNZ_AC_WOFFSET                    0x0
#define ARVDE_BSEV_H264_NNZ_AC_0_H264_NNZ_AC_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_AC_0_H264_NNZ_AC_DEFAULT_MASK                       _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_AC_0_H264_NNZ_AC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_AC_0_H264_NNZ_AC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_H264_NNZ_BL_0
#define ARVDE_BSEV_H264_NNZ_BL_0                        _MK_ADDR_CONST(0x17a8)
#define ARVDE_BSEV_H264_NNZ_BL_0_SECURE                         0x0
#define ARVDE_BSEV_H264_NNZ_BL_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_H264_NNZ_BL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_BL_0_RESET_MASK                     _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_BL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_BL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_BL_0_READ_MASK                      _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_BL_0_WRITE_MASK                     _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_BL_0_H264_NNZ_BL_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_H264_NNZ_BL_0_H264_NNZ_BL_FIELD                      _MK_FIELD_CONST(0xfffff, ARVDE_BSEV_H264_NNZ_BL_0_H264_NNZ_BL_SHIFT)
#define ARVDE_BSEV_H264_NNZ_BL_0_H264_NNZ_BL_RANGE                      19:0
#define ARVDE_BSEV_H264_NNZ_BL_0_H264_NNZ_BL_WOFFSET                    0x0
#define ARVDE_BSEV_H264_NNZ_BL_0_H264_NNZ_BL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_BL_0_H264_NNZ_BL_DEFAULT_MASK                       _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_BL_0_H264_NNZ_BL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_BL_0_H264_NNZ_BL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_H264_NNZ_BC_0
#define ARVDE_BSEV_H264_NNZ_BC_0                        _MK_ADDR_CONST(0x17ac)
#define ARVDE_BSEV_H264_NNZ_BC_0_SECURE                         0x0
#define ARVDE_BSEV_H264_NNZ_BC_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_H264_NNZ_BC_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_BC_0_RESET_MASK                     _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_BC_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_BC_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_BC_0_READ_MASK                      _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_BC_0_WRITE_MASK                     _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_BC_0_H264_NNZ_BC_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_H264_NNZ_BC_0_H264_NNZ_BC_FIELD                      _MK_FIELD_CONST(0xfffff, ARVDE_BSEV_H264_NNZ_BC_0_H264_NNZ_BC_SHIFT)
#define ARVDE_BSEV_H264_NNZ_BC_0_H264_NNZ_BC_RANGE                      19:0
#define ARVDE_BSEV_H264_NNZ_BC_0_H264_NNZ_BC_WOFFSET                    0x0
#define ARVDE_BSEV_H264_NNZ_BC_0_H264_NNZ_BC_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_BC_0_H264_NNZ_BC_DEFAULT_MASK                       _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_BC_0_H264_NNZ_BC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_BC_0_H264_NNZ_BC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_H264_NNZ_X0_0
#define ARVDE_BSEV_H264_NNZ_X0_0                        _MK_ADDR_CONST(0x17b0)
#define ARVDE_BSEV_H264_NNZ_X0_0_SECURE                         0x0
#define ARVDE_BSEV_H264_NNZ_X0_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_H264_NNZ_X0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X0_0_RESET_MASK                     _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_X0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X0_0_READ_MASK                      _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_X0_0_WRITE_MASK                     _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_X0_0_H264_NNZ_X0_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_H264_NNZ_X0_0_H264_NNZ_X0_FIELD                      _MK_FIELD_CONST(0xfffff, ARVDE_BSEV_H264_NNZ_X0_0_H264_NNZ_X0_SHIFT)
#define ARVDE_BSEV_H264_NNZ_X0_0_H264_NNZ_X0_RANGE                      19:0
#define ARVDE_BSEV_H264_NNZ_X0_0_H264_NNZ_X0_WOFFSET                    0x0
#define ARVDE_BSEV_H264_NNZ_X0_0_H264_NNZ_X0_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X0_0_H264_NNZ_X0_DEFAULT_MASK                       _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_X0_0_H264_NNZ_X0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X0_0_H264_NNZ_X0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_H264_NNZ_X1_0
#define ARVDE_BSEV_H264_NNZ_X1_0                        _MK_ADDR_CONST(0x17b4)
#define ARVDE_BSEV_H264_NNZ_X1_0_SECURE                         0x0
#define ARVDE_BSEV_H264_NNZ_X1_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_H264_NNZ_X1_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X1_0_RESET_MASK                     _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_X1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X1_0_READ_MASK                      _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_X1_0_WRITE_MASK                     _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_X1_0_H264_NNZ_X1_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_H264_NNZ_X1_0_H264_NNZ_X1_FIELD                      _MK_FIELD_CONST(0xfffff, ARVDE_BSEV_H264_NNZ_X1_0_H264_NNZ_X1_SHIFT)
#define ARVDE_BSEV_H264_NNZ_X1_0_H264_NNZ_X1_RANGE                      19:0
#define ARVDE_BSEV_H264_NNZ_X1_0_H264_NNZ_X1_WOFFSET                    0x0
#define ARVDE_BSEV_H264_NNZ_X1_0_H264_NNZ_X1_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X1_0_H264_NNZ_X1_DEFAULT_MASK                       _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_X1_0_H264_NNZ_X1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X1_0_H264_NNZ_X1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_H264_NNZ_X2_0
#define ARVDE_BSEV_H264_NNZ_X2_0                        _MK_ADDR_CONST(0x17b8)
#define ARVDE_BSEV_H264_NNZ_X2_0_SECURE                         0x0
#define ARVDE_BSEV_H264_NNZ_X2_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_H264_NNZ_X2_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X2_0_RESET_MASK                     _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_X2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X2_0_READ_MASK                      _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_X2_0_WRITE_MASK                     _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_X2_0_H264_NNZ_X2_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_H264_NNZ_X2_0_H264_NNZ_X2_FIELD                      _MK_FIELD_CONST(0xfffff, ARVDE_BSEV_H264_NNZ_X2_0_H264_NNZ_X2_SHIFT)
#define ARVDE_BSEV_H264_NNZ_X2_0_H264_NNZ_X2_RANGE                      19:0
#define ARVDE_BSEV_H264_NNZ_X2_0_H264_NNZ_X2_WOFFSET                    0x0
#define ARVDE_BSEV_H264_NNZ_X2_0_H264_NNZ_X2_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X2_0_H264_NNZ_X2_DEFAULT_MASK                       _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_X2_0_H264_NNZ_X2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X2_0_H264_NNZ_X2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_H264_NNZ_X3_0
#define ARVDE_BSEV_H264_NNZ_X3_0                        _MK_ADDR_CONST(0x17bc)
#define ARVDE_BSEV_H264_NNZ_X3_0_SECURE                         0x0
#define ARVDE_BSEV_H264_NNZ_X3_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_H264_NNZ_X3_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X3_0_RESET_MASK                     _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_X3_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X3_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X3_0_READ_MASK                      _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_X3_0_WRITE_MASK                     _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_X3_0_H264_NNZ_X3_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_H264_NNZ_X3_0_H264_NNZ_X3_FIELD                      _MK_FIELD_CONST(0xfffff, ARVDE_BSEV_H264_NNZ_X3_0_H264_NNZ_X3_SHIFT)
#define ARVDE_BSEV_H264_NNZ_X3_0_H264_NNZ_X3_RANGE                      19:0
#define ARVDE_BSEV_H264_NNZ_X3_0_H264_NNZ_X3_WOFFSET                    0x0
#define ARVDE_BSEV_H264_NNZ_X3_0_H264_NNZ_X3_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X3_0_H264_NNZ_X3_DEFAULT_MASK                       _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_X3_0_H264_NNZ_X3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X3_0_H264_NNZ_X3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_H264_NNZ_X4_0
#define ARVDE_BSEV_H264_NNZ_X4_0                        _MK_ADDR_CONST(0x17c0)
#define ARVDE_BSEV_H264_NNZ_X4_0_SECURE                         0x0
#define ARVDE_BSEV_H264_NNZ_X4_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_H264_NNZ_X4_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X4_0_RESET_MASK                     _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_X4_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X4_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X4_0_READ_MASK                      _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_X4_0_WRITE_MASK                     _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_X4_0_H264_NNZ_X4_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_H264_NNZ_X4_0_H264_NNZ_X4_FIELD                      _MK_FIELD_CONST(0xfffff, ARVDE_BSEV_H264_NNZ_X4_0_H264_NNZ_X4_SHIFT)
#define ARVDE_BSEV_H264_NNZ_X4_0_H264_NNZ_X4_RANGE                      19:0
#define ARVDE_BSEV_H264_NNZ_X4_0_H264_NNZ_X4_WOFFSET                    0x0
#define ARVDE_BSEV_H264_NNZ_X4_0_H264_NNZ_X4_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X4_0_H264_NNZ_X4_DEFAULT_MASK                       _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_X4_0_H264_NNZ_X4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X4_0_H264_NNZ_X4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_H264_NNZ_X5_0
#define ARVDE_BSEV_H264_NNZ_X5_0                        _MK_ADDR_CONST(0x17c4)
#define ARVDE_BSEV_H264_NNZ_X5_0_SECURE                         0x0
#define ARVDE_BSEV_H264_NNZ_X5_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_H264_NNZ_X5_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X5_0_RESET_MASK                     _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_X5_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X5_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X5_0_READ_MASK                      _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_X5_0_WRITE_MASK                     _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_X5_0_H264_NNZ_X5_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_H264_NNZ_X5_0_H264_NNZ_X5_FIELD                      _MK_FIELD_CONST(0xfffff, ARVDE_BSEV_H264_NNZ_X5_0_H264_NNZ_X5_SHIFT)
#define ARVDE_BSEV_H264_NNZ_X5_0_H264_NNZ_X5_RANGE                      19:0
#define ARVDE_BSEV_H264_NNZ_X5_0_H264_NNZ_X5_WOFFSET                    0x0
#define ARVDE_BSEV_H264_NNZ_X5_0_H264_NNZ_X5_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X5_0_H264_NNZ_X5_DEFAULT_MASK                       _MK_MASK_CONST(0xfffff)
#define ARVDE_BSEV_H264_NNZ_X5_0_H264_NNZ_X5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_H264_NNZ_X5_0_H264_NNZ_X5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Reserved address 6088 [0x17c8]

// Reserved address 6092 [0x17cc]

// Reserved address 6096 [0x17d0]

// Reserved address 6100 [0x17d4]

// Reserved address 6104 [0x17d8]

// Reserved address 6108 [0x17dc]

// Reserved address 6112 [0x17e0]

// Reserved address 6116 [0x17e4]

// Reserved address 6120 [0x17e8]

// Reserved address 6124 [0x17ec]

// Reserved address 6128 [0x17f0]

// Reserved address 6132 [0x17f4]

// Reserved address 6136 [0x17f8]

// Reserved address 6140 [0x17fc]

// Register ARVDE_BSEV_VP8_PIC_CONFIG_0
#define ARVDE_BSEV_VP8_PIC_CONFIG_0                     _MK_ADDR_CONST(0x1800)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_SECURE                      0x0
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_RESET_MASK                  _MK_MASK_CONST(0x1fff)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_READ_MASK                   _MK_MASK_CONST(0x1fff)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_WRITE_MASK                  _MK_MASK_CONST(0x1fff)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_FORCE_SEG_ID_ZERO_SHIFT                     _MK_SHIFT_CONST(12)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_FORCE_SEG_ID_ZERO_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_VP8_PIC_CONFIG_0_FORCE_SEG_ID_ZERO_SHIFT)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_FORCE_SEG_ID_ZERO_RANGE                     12:12
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_FORCE_SEG_ID_ZERO_WOFFSET                   0x0
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_FORCE_SEG_ID_ZERO_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_FORCE_SEG_ID_ZERO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_FORCE_SEG_ID_ZERO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_FORCE_SEG_ID_ZERO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_FORCE_SEG_ID_ZERO_DIS                       _MK_ENUM_CONST(0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_FORCE_SEG_ID_ZERO_ENB                       _MK_ENUM_CONST(1)

#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MV_EXT_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MV_EXT_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_BSEV_VP8_PIC_CONFIG_0_MV_EXT_SHIFT)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MV_EXT_RANGE                        11:11
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MV_EXT_WOFFSET                      0x0
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MV_EXT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MV_EXT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MV_EXT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MV_EXT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MV_EXT_DIS                  _MK_ENUM_CONST(0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MV_EXT_ENB                  _MK_ENUM_CONST(1)

#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MB_SEGMENT_ABS_DATA_SHIFT                   _MK_SHIFT_CONST(10)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MB_SEGMENT_ABS_DATA_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_BSEV_VP8_PIC_CONFIG_0_MB_SEGMENT_ABS_DATA_SHIFT)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MB_SEGMENT_ABS_DATA_RANGE                   10:10
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MB_SEGMENT_ABS_DATA_WOFFSET                 0x0
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MB_SEGMENT_ABS_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MB_SEGMENT_ABS_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MB_SEGMENT_ABS_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MB_SEGMENT_ABS_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MB_SEGMENT_ABS_DATA_DELTA                   _MK_ENUM_CONST(0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MB_SEGMENT_ABS_DATA_ABS                     _MK_ENUM_CONST(1)

#define ARVDE_BSEV_VP8_PIC_CONFIG_0_FRAME_TYPE_SHIFT                    _MK_SHIFT_CONST(9)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_FRAME_TYPE_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_BSEV_VP8_PIC_CONFIG_0_FRAME_TYPE_SHIFT)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_FRAME_TYPE_RANGE                    9:9
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_FRAME_TYPE_WOFFSET                  0x0
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_FRAME_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_FRAME_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_FRAME_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_FRAME_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_FRAME_TYPE_KEY                      _MK_ENUM_CONST(0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_FRAME_TYPE_NON_KEY                  _MK_ENUM_CONST(1)

#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MODE_REF_LF_DELTA_ENB_SHIFT                 _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MODE_REF_LF_DELTA_ENB_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_VP8_PIC_CONFIG_0_MODE_REF_LF_DELTA_ENB_SHIFT)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MODE_REF_LF_DELTA_ENB_RANGE                 8:8
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MODE_REF_LF_DELTA_ENB_WOFFSET                       0x0
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MODE_REF_LF_DELTA_ENB_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MODE_REF_LF_DELTA_ENB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MODE_REF_LF_DELTA_ENB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MODE_REF_LF_DELTA_ENB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MODE_REF_LF_DELTA_ENB_DIS                   _MK_ENUM_CONST(0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_MODE_REF_LF_DELTA_ENB_ENB                   _MK_ENUM_CONST(1)

#define ARVDE_BSEV_VP8_PIC_CONFIG_0_UPDATE_MB_SEG_MAP_ENB_SHIFT                 _MK_SHIFT_CONST(7)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_UPDATE_MB_SEG_MAP_ENB_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_BSEV_VP8_PIC_CONFIG_0_UPDATE_MB_SEG_MAP_ENB_SHIFT)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_UPDATE_MB_SEG_MAP_ENB_RANGE                 7:7
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_UPDATE_MB_SEG_MAP_ENB_WOFFSET                       0x0
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_UPDATE_MB_SEG_MAP_ENB_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_UPDATE_MB_SEG_MAP_ENB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_UPDATE_MB_SEG_MAP_ENB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_UPDATE_MB_SEG_MAP_ENB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_UPDATE_MB_SEG_MAP_ENB_DIS                   _MK_ENUM_CONST(0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_UPDATE_MB_SEG_MAP_ENB_ENB                   _MK_ENUM_CONST(1)

#define ARVDE_BSEV_VP8_PIC_CONFIG_0_SEG_ENB_SHIFT                       _MK_SHIFT_CONST(6)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_SEG_ENB_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_VP8_PIC_CONFIG_0_SEG_ENB_SHIFT)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_SEG_ENB_RANGE                       6:6
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_SEG_ENB_WOFFSET                     0x0
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_SEG_ENB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_SEG_ENB_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_SEG_ENB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_SEG_ENB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_SEG_ENB_DIS                 _MK_ENUM_CONST(0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_SEG_ENB_ENB                 _MK_ENUM_CONST(1)

#define ARVDE_BSEV_VP8_PIC_CONFIG_0_LF_LEVEL_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_LF_LEVEL_FIELD                      _MK_FIELD_CONST(0x3f, ARVDE_BSEV_VP8_PIC_CONFIG_0_LF_LEVEL_SHIFT)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_LF_LEVEL_RANGE                      5:0
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_LF_LEVEL_WOFFSET                    0x0
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_LF_LEVEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_LF_LEVEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_LF_LEVEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_PIC_CONFIG_0_LF_LEVEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VP8_QUANT_INFO_0
#define ARVDE_BSEV_VP8_QUANT_INFO_0                     _MK_ADDR_CONST(0x1804)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_SECURE                      0x0
#define ARVDE_BSEV_VP8_QUANT_INFO_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_VP8_QUANT_INFO_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_UVAC_DELTA_SHIFT                    _MK_SHIFT_CONST(27)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_UVAC_DELTA_FIELD                    _MK_FIELD_CONST(0x1f, ARVDE_BSEV_VP8_QUANT_INFO_0_UVAC_DELTA_SHIFT)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_UVAC_DELTA_RANGE                    31:27
#define ARVDE_BSEV_VP8_QUANT_INFO_0_UVAC_DELTA_WOFFSET                  0x0
#define ARVDE_BSEV_VP8_QUANT_INFO_0_UVAC_DELTA_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_UVAC_DELTA_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_UVAC_DELTA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_UVAC_DELTA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VP8_QUANT_INFO_0_UVDC_DELTA_SHIFT                    _MK_SHIFT_CONST(22)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_UVDC_DELTA_FIELD                    _MK_FIELD_CONST(0x1f, ARVDE_BSEV_VP8_QUANT_INFO_0_UVDC_DELTA_SHIFT)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_UVDC_DELTA_RANGE                    26:22
#define ARVDE_BSEV_VP8_QUANT_INFO_0_UVDC_DELTA_WOFFSET                  0x0
#define ARVDE_BSEV_VP8_QUANT_INFO_0_UVDC_DELTA_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_UVDC_DELTA_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_UVDC_DELTA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_UVDC_DELTA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VP8_QUANT_INFO_0_Y2AC_DELTA_SHIFT                    _MK_SHIFT_CONST(17)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_Y2AC_DELTA_FIELD                    _MK_FIELD_CONST(0x1f, ARVDE_BSEV_VP8_QUANT_INFO_0_Y2AC_DELTA_SHIFT)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_Y2AC_DELTA_RANGE                    21:17
#define ARVDE_BSEV_VP8_QUANT_INFO_0_Y2AC_DELTA_WOFFSET                  0x0
#define ARVDE_BSEV_VP8_QUANT_INFO_0_Y2AC_DELTA_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_Y2AC_DELTA_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_Y2AC_DELTA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_Y2AC_DELTA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VP8_QUANT_INFO_0_Y2DC_DELTA_SHIFT                    _MK_SHIFT_CONST(12)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_Y2DC_DELTA_FIELD                    _MK_FIELD_CONST(0x1f, ARVDE_BSEV_VP8_QUANT_INFO_0_Y2DC_DELTA_SHIFT)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_Y2DC_DELTA_RANGE                    16:12
#define ARVDE_BSEV_VP8_QUANT_INFO_0_Y2DC_DELTA_WOFFSET                  0x0
#define ARVDE_BSEV_VP8_QUANT_INFO_0_Y2DC_DELTA_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_Y2DC_DELTA_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_Y2DC_DELTA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_Y2DC_DELTA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VP8_QUANT_INFO_0_YDC_DELTA_SHIFT                     _MK_SHIFT_CONST(7)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_YDC_DELTA_FIELD                     _MK_FIELD_CONST(0x1f, ARVDE_BSEV_VP8_QUANT_INFO_0_YDC_DELTA_SHIFT)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_YDC_DELTA_RANGE                     11:7
#define ARVDE_BSEV_VP8_QUANT_INFO_0_YDC_DELTA_WOFFSET                   0x0
#define ARVDE_BSEV_VP8_QUANT_INFO_0_YDC_DELTA_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_YDC_DELTA_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_YDC_DELTA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_YDC_DELTA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VP8_QUANT_INFO_0_DQUANT_IDX_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_DQUANT_IDX_FIELD                    _MK_FIELD_CONST(0x7f, ARVDE_BSEV_VP8_QUANT_INFO_0_DQUANT_IDX_SHIFT)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_DQUANT_IDX_RANGE                    6:0
#define ARVDE_BSEV_VP8_QUANT_INFO_0_DQUANT_IDX_WOFFSET                  0x0
#define ARVDE_BSEV_VP8_QUANT_INFO_0_DQUANT_IDX_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_DQUANT_IDX_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_DQUANT_IDX_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_QUANT_INFO_0_DQUANT_IDX_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VP8_REF_LF_DELTAS_0
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0                  _MK_ADDR_CONST(0x1808)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_SECURE                   0x0
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_WORD_COUNT                       0x1
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_RESET_MASK                       _MK_MASK_CONST(0xfffffff)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_READ_MASK                        _MK_MASK_CONST(0xfffffff)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffff)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_3_SHIFT                    _MK_SHIFT_CONST(21)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_3_FIELD                    _MK_FIELD_CONST(0x7f, ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_3_SHIFT)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_3_RANGE                    27:21
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_3_WOFFSET                  0x0
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_3_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_2_SHIFT                    _MK_SHIFT_CONST(14)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_2_FIELD                    _MK_FIELD_CONST(0x7f, ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_2_SHIFT)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_2_RANGE                    20:14
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_2_WOFFSET                  0x0
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_2_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_1_SHIFT                    _MK_SHIFT_CONST(7)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_1_FIELD                    _MK_FIELD_CONST(0x7f, ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_1_SHIFT)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_1_RANGE                    13:7
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_1_WOFFSET                  0x0
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_1_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_0_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_0_FIELD                    _MK_FIELD_CONST(0x7f, ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_0_SHIFT)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_0_RANGE                    6:0
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_0_WOFFSET                  0x0
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_0_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_REF_LF_DELTAS_0_REF_LF_DELTAS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VP8_MODE_LF_DELTAS_0
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0                 _MK_ADDR_CONST(0x180c)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_SECURE                  0x0
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_WORD_COUNT                      0x1
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_RESET_MASK                      _MK_MASK_CONST(0xfffffff)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_READ_MASK                       _MK_MASK_CONST(0xfffffff)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffff)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_3_SHIFT                  _MK_SHIFT_CONST(21)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_3_FIELD                  _MK_FIELD_CONST(0x7f, ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_3_SHIFT)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_3_RANGE                  27:21
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_3_WOFFSET                        0x0
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_3_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_3_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_2_SHIFT                  _MK_SHIFT_CONST(14)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_2_FIELD                  _MK_FIELD_CONST(0x7f, ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_2_SHIFT)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_2_RANGE                  20:14
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_2_WOFFSET                        0x0
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_2_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_2_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_1_SHIFT                  _MK_SHIFT_CONST(7)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_1_FIELD                  _MK_FIELD_CONST(0x7f, ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_1_SHIFT)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_1_RANGE                  13:7
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_1_WOFFSET                        0x0
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_1_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_0_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_0_FIELD                  _MK_FIELD_CONST(0x7f, ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_0_SHIFT)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_0_RANGE                  6:0
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_0_WOFFSET                        0x0
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_0_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_0_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_MODE_LF_DELTAS_0_MODE_LF_DELTAS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VP8_SEG_DATA_0
#define ARVDE_BSEV_VP8_SEG_DATA_0                       _MK_ADDR_CONST(0x1810)
#define ARVDE_BSEV_VP8_SEG_DATA_0_SECURE                        0x0
#define ARVDE_BSEV_VP8_SEG_DATA_0_WORD_COUNT                    0x1
#define ARVDE_BSEV_VP8_SEG_DATA_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_0_RESET_MASK                    _MK_MASK_CONST(0x7fff)
#define ARVDE_BSEV_VP8_SEG_DATA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_0_READ_MASK                     _MK_MASK_CONST(0x7fff)
#define ARVDE_BSEV_VP8_SEG_DATA_0_WRITE_MASK                    _MK_MASK_CONST(0x7fff)
#define ARVDE_BSEV_VP8_SEG_DATA_0_LF_LEVEL_SHIFT                        _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_VP8_SEG_DATA_0_LF_LEVEL_FIELD                        _MK_FIELD_CONST(0x7f, ARVDE_BSEV_VP8_SEG_DATA_0_LF_LEVEL_SHIFT)
#define ARVDE_BSEV_VP8_SEG_DATA_0_LF_LEVEL_RANGE                        14:8
#define ARVDE_BSEV_VP8_SEG_DATA_0_LF_LEVEL_WOFFSET                      0x0
#define ARVDE_BSEV_VP8_SEG_DATA_0_LF_LEVEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_0_LF_LEVEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_VP8_SEG_DATA_0_LF_LEVEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_0_LF_LEVEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VP8_SEG_DATA_0_QUANT_IDX_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VP8_SEG_DATA_0_QUANT_IDX_FIELD                       _MK_FIELD_CONST(0xff, ARVDE_BSEV_VP8_SEG_DATA_0_QUANT_IDX_SHIFT)
#define ARVDE_BSEV_VP8_SEG_DATA_0_QUANT_IDX_RANGE                       7:0
#define ARVDE_BSEV_VP8_SEG_DATA_0_QUANT_IDX_WOFFSET                     0x0
#define ARVDE_BSEV_VP8_SEG_DATA_0_QUANT_IDX_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_0_QUANT_IDX_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_VP8_SEG_DATA_0_QUANT_IDX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_0_QUANT_IDX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VP8_SEG_DATA
#define ARVDE_BSEV_VP8_SEG_DATA                 _MK_ADDR_CONST(0x1810)
#define ARVDE_BSEV_VP8_SEG_DATA_SECURE                  0x0
#define ARVDE_BSEV_VP8_SEG_DATA_WORD_COUNT                      0x1
#define ARVDE_BSEV_VP8_SEG_DATA_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_RESET_MASK                      _MK_MASK_CONST(0x7fff)
#define ARVDE_BSEV_VP8_SEG_DATA_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_READ_MASK                       _MK_MASK_CONST(0x7fff)
#define ARVDE_BSEV_VP8_SEG_DATA_WRITE_MASK                      _MK_MASK_CONST(0x7fff)
#define ARVDE_BSEV_VP8_SEG_DATA_LF_LEVEL_SHIFT                  _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_VP8_SEG_DATA_LF_LEVEL_FIELD                  _MK_FIELD_CONST(0x7f, ARVDE_BSEV_VP8_SEG_DATA_LF_LEVEL_SHIFT)
#define ARVDE_BSEV_VP8_SEG_DATA_LF_LEVEL_RANGE                  14:8
#define ARVDE_BSEV_VP8_SEG_DATA_LF_LEVEL_WOFFSET                        0x0
#define ARVDE_BSEV_VP8_SEG_DATA_LF_LEVEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_LF_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_VP8_SEG_DATA_LF_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_LF_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VP8_SEG_DATA_QUANT_IDX_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VP8_SEG_DATA_QUANT_IDX_FIELD                 _MK_FIELD_CONST(0xff, ARVDE_BSEV_VP8_SEG_DATA_QUANT_IDX_SHIFT)
#define ARVDE_BSEV_VP8_SEG_DATA_QUANT_IDX_RANGE                 7:0
#define ARVDE_BSEV_VP8_SEG_DATA_QUANT_IDX_WOFFSET                       0x0
#define ARVDE_BSEV_VP8_SEG_DATA_QUANT_IDX_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_QUANT_IDX_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_VP8_SEG_DATA_QUANT_IDX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_QUANT_IDX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VP8_SEG_DATA_1
#define ARVDE_BSEV_VP8_SEG_DATA_1                       _MK_ADDR_CONST(0x1814)
#define ARVDE_BSEV_VP8_SEG_DATA_1_SECURE                        0x0
#define ARVDE_BSEV_VP8_SEG_DATA_1_WORD_COUNT                    0x1
#define ARVDE_BSEV_VP8_SEG_DATA_1_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_1_RESET_MASK                    _MK_MASK_CONST(0x7fff)
#define ARVDE_BSEV_VP8_SEG_DATA_1_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_1_READ_MASK                     _MK_MASK_CONST(0x7fff)
#define ARVDE_BSEV_VP8_SEG_DATA_1_WRITE_MASK                    _MK_MASK_CONST(0x7fff)
#define ARVDE_BSEV_VP8_SEG_DATA_1_LF_LEVEL_SHIFT                        _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_VP8_SEG_DATA_1_LF_LEVEL_FIELD                        _MK_FIELD_CONST(0x7f, ARVDE_BSEV_VP8_SEG_DATA_1_LF_LEVEL_SHIFT)
#define ARVDE_BSEV_VP8_SEG_DATA_1_LF_LEVEL_RANGE                        14:8
#define ARVDE_BSEV_VP8_SEG_DATA_1_LF_LEVEL_WOFFSET                      0x0
#define ARVDE_BSEV_VP8_SEG_DATA_1_LF_LEVEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_1_LF_LEVEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_VP8_SEG_DATA_1_LF_LEVEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_1_LF_LEVEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VP8_SEG_DATA_1_QUANT_IDX_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VP8_SEG_DATA_1_QUANT_IDX_FIELD                       _MK_FIELD_CONST(0xff, ARVDE_BSEV_VP8_SEG_DATA_1_QUANT_IDX_SHIFT)
#define ARVDE_BSEV_VP8_SEG_DATA_1_QUANT_IDX_RANGE                       7:0
#define ARVDE_BSEV_VP8_SEG_DATA_1_QUANT_IDX_WOFFSET                     0x0
#define ARVDE_BSEV_VP8_SEG_DATA_1_QUANT_IDX_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_1_QUANT_IDX_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_VP8_SEG_DATA_1_QUANT_IDX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_1_QUANT_IDX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VP8_SEG_DATA_2
#define ARVDE_BSEV_VP8_SEG_DATA_2                       _MK_ADDR_CONST(0x1818)
#define ARVDE_BSEV_VP8_SEG_DATA_2_SECURE                        0x0
#define ARVDE_BSEV_VP8_SEG_DATA_2_WORD_COUNT                    0x1
#define ARVDE_BSEV_VP8_SEG_DATA_2_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_2_RESET_MASK                    _MK_MASK_CONST(0x7fff)
#define ARVDE_BSEV_VP8_SEG_DATA_2_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_2_READ_MASK                     _MK_MASK_CONST(0x7fff)
#define ARVDE_BSEV_VP8_SEG_DATA_2_WRITE_MASK                    _MK_MASK_CONST(0x7fff)
#define ARVDE_BSEV_VP8_SEG_DATA_2_LF_LEVEL_SHIFT                        _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_VP8_SEG_DATA_2_LF_LEVEL_FIELD                        _MK_FIELD_CONST(0x7f, ARVDE_BSEV_VP8_SEG_DATA_2_LF_LEVEL_SHIFT)
#define ARVDE_BSEV_VP8_SEG_DATA_2_LF_LEVEL_RANGE                        14:8
#define ARVDE_BSEV_VP8_SEG_DATA_2_LF_LEVEL_WOFFSET                      0x0
#define ARVDE_BSEV_VP8_SEG_DATA_2_LF_LEVEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_2_LF_LEVEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_VP8_SEG_DATA_2_LF_LEVEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_2_LF_LEVEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VP8_SEG_DATA_2_QUANT_IDX_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VP8_SEG_DATA_2_QUANT_IDX_FIELD                       _MK_FIELD_CONST(0xff, ARVDE_BSEV_VP8_SEG_DATA_2_QUANT_IDX_SHIFT)
#define ARVDE_BSEV_VP8_SEG_DATA_2_QUANT_IDX_RANGE                       7:0
#define ARVDE_BSEV_VP8_SEG_DATA_2_QUANT_IDX_WOFFSET                     0x0
#define ARVDE_BSEV_VP8_SEG_DATA_2_QUANT_IDX_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_2_QUANT_IDX_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_VP8_SEG_DATA_2_QUANT_IDX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_2_QUANT_IDX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VP8_SEG_DATA_3
#define ARVDE_BSEV_VP8_SEG_DATA_3                       _MK_ADDR_CONST(0x181c)
#define ARVDE_BSEV_VP8_SEG_DATA_3_SECURE                        0x0
#define ARVDE_BSEV_VP8_SEG_DATA_3_WORD_COUNT                    0x1
#define ARVDE_BSEV_VP8_SEG_DATA_3_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_3_RESET_MASK                    _MK_MASK_CONST(0x7fff)
#define ARVDE_BSEV_VP8_SEG_DATA_3_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_3_READ_MASK                     _MK_MASK_CONST(0x7fff)
#define ARVDE_BSEV_VP8_SEG_DATA_3_WRITE_MASK                    _MK_MASK_CONST(0x7fff)
#define ARVDE_BSEV_VP8_SEG_DATA_3_LF_LEVEL_SHIFT                        _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_VP8_SEG_DATA_3_LF_LEVEL_FIELD                        _MK_FIELD_CONST(0x7f, ARVDE_BSEV_VP8_SEG_DATA_3_LF_LEVEL_SHIFT)
#define ARVDE_BSEV_VP8_SEG_DATA_3_LF_LEVEL_RANGE                        14:8
#define ARVDE_BSEV_VP8_SEG_DATA_3_LF_LEVEL_WOFFSET                      0x0
#define ARVDE_BSEV_VP8_SEG_DATA_3_LF_LEVEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_3_LF_LEVEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define ARVDE_BSEV_VP8_SEG_DATA_3_LF_LEVEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_3_LF_LEVEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_VP8_SEG_DATA_3_QUANT_IDX_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VP8_SEG_DATA_3_QUANT_IDX_FIELD                       _MK_FIELD_CONST(0xff, ARVDE_BSEV_VP8_SEG_DATA_3_QUANT_IDX_SHIFT)
#define ARVDE_BSEV_VP8_SEG_DATA_3_QUANT_IDX_RANGE                       7:0
#define ARVDE_BSEV_VP8_SEG_DATA_3_QUANT_IDX_WOFFSET                     0x0
#define ARVDE_BSEV_VP8_SEG_DATA_3_QUANT_IDX_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_3_QUANT_IDX_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_VP8_SEG_DATA_3_QUANT_IDX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEG_DATA_3_QUANT_IDX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_LL_COUNT_0
#define ARVDE_BSEV_LL_COUNT_0                   _MK_ADDR_CONST(0x1820)
#define ARVDE_BSEV_LL_COUNT_0_SECURE                    0x0
#define ARVDE_BSEV_LL_COUNT_0_WORD_COUNT                        0x1
#define ARVDE_BSEV_LL_COUNT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LL_COUNT_0_RESET_MASK                        _MK_MASK_CONST(0xf)
#define ARVDE_BSEV_LL_COUNT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LL_COUNT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LL_COUNT_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define ARVDE_BSEV_LL_COUNT_0_WRITE_MASK                        _MK_MASK_CONST(0xf)
#define ARVDE_BSEV_LL_COUNT_0_COEF_LL_COUNT_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_LL_COUNT_0_COEF_LL_COUNT_FIELD                       _MK_FIELD_CONST(0xf, ARVDE_BSEV_LL_COUNT_0_COEF_LL_COUNT_SHIFT)
#define ARVDE_BSEV_LL_COUNT_0_COEF_LL_COUNT_RANGE                       3:0
#define ARVDE_BSEV_LL_COUNT_0_COEF_LL_COUNT_WOFFSET                     0x0
#define ARVDE_BSEV_LL_COUNT_0_COEF_LL_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LL_COUNT_0_COEF_LL_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define ARVDE_BSEV_LL_COUNT_0_COEF_LL_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LL_COUNT_0_COEF_LL_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_LL_VRAM_BASE_ADDR_0
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0                  _MK_ADDR_CONST(0x1824)
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_SECURE                   0x0
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_WORD_COUNT                       0x1
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_RESET_MASK                       _MK_MASK_CONST(0x1fffffff)
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_READ_MASK                        _MK_MASK_CONST(0x1fffffff)
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_WRITE_MASK                       _MK_MASK_CONST(0x1fffffff)
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_HDR_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_HDR_FIELD                        _MK_FIELD_CONST(0x3fff, ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_HDR_SHIFT)
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_HDR_RANGE                        13:0
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_HDR_WOFFSET                      0x0
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_HDR_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_HDR_DEFAULT_MASK                 _MK_MASK_CONST(0x3fff)
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_HDR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_HDR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_COEF_SHIFT                       _MK_SHIFT_CONST(14)
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_COEF_FIELD                       _MK_FIELD_CONST(0x3fff, ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_COEF_SHIFT)
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_COEF_RANGE                       27:14
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_COEF_WOFFSET                     0x0
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_COEF_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_COEF_DEFAULT_MASK                        _MK_MASK_CONST(0x3fff)
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_COEF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_COEF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_VRAM_STORE_ENB_SHIFT                     _MK_SHIFT_CONST(28)
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_VRAM_STORE_ENB_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_VRAM_STORE_ENB_SHIFT)
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_VRAM_STORE_ENB_RANGE                     28:28
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_VRAM_STORE_ENB_WOFFSET                   0x0
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_VRAM_STORE_ENB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_VRAM_STORE_ENB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_VRAM_STORE_ENB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_LL_VRAM_BASE_ADDR_0_VRAM_STORE_ENB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_HDR_LL_BASE_ADDR_0
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_0                   _MK_ADDR_CONST(0x1828)
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_0_SECURE                    0x0
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_0_WORD_COUNT                        0x1
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_0_LL_BASE_ADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_0_LL_BASE_ADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_HDR_LL_BASE_ADDR_0_LL_BASE_ADDR_SHIFT)
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_0_LL_BASE_ADDR_RANGE                        31:0
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_0_LL_BASE_ADDR_WOFFSET                      0x0
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_0_LL_BASE_ADDR_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_0_LL_BASE_ADDR_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_0_LL_BASE_ADDR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_0_LL_BASE_ADDR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_HDR_LL_BASE_ADDR
#define ARVDE_BSEV_HDR_LL_BASE_ADDR                     _MK_ADDR_CONST(0x1828)
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_SECURE                      0x0
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_WORD_COUNT                  0x1
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_LL_BASE_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_LL_BASE_ADDR_FIELD                  _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_HDR_LL_BASE_ADDR_LL_BASE_ADDR_SHIFT)
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_LL_BASE_ADDR_RANGE                  31:0
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_LL_BASE_ADDR_WOFFSET                        0x0
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_LL_BASE_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_LL_BASE_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_LL_BASE_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_LL_BASE_ADDR_LL_BASE_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 6188 [0x182c]

// Reserved address 6192 [0x1830]

// Reserved address 6196 [0x1834]

// Reserved address 6200 [0x1838]

// Reserved address 6204 [0x183c]

// Reserved address 6208 [0x1840]

// Reserved address 6212 [0x1844]

// Reserved address 6216 [0x1848]

// Reserved address 6220 [0x184c]

// Reserved address 6224 [0x1850]

// Reserved address 6228 [0x1854]

// Reserved address 6232 [0x1858]

// Reserved address 6236 [0x185c]

// Reserved address 6240 [0x1860]

// Reserved address 6244 [0x1864]

// Register ARVDE_BSEV_HDR_LL_STATUS_0
#define ARVDE_BSEV_HDR_LL_STATUS_0                      _MK_ADDR_CONST(0x1868)
#define ARVDE_BSEV_HDR_LL_STATUS_0_SECURE                       0x0
#define ARVDE_BSEV_HDR_LL_STATUS_0_WORD_COUNT                   0x1
#define ARVDE_BSEV_HDR_LL_STATUS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_LL_STATUS_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_HDR_LL_STATUS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_LL_STATUS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_LL_STATUS_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_HDR_LL_STATUS_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_LL_STATUS_0_STATUS_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_HDR_LL_STATUS_0_STATUS_FIELD                 _MK_FIELD_CONST(0x3, ARVDE_BSEV_HDR_LL_STATUS_0_STATUS_SHIFT)
#define ARVDE_BSEV_HDR_LL_STATUS_0_STATUS_RANGE                 1:0
#define ARVDE_BSEV_HDR_LL_STATUS_0_STATUS_WOFFSET                       0x0
#define ARVDE_BSEV_HDR_LL_STATUS_0_STATUS_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_LL_STATUS_0_STATUS_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_HDR_LL_STATUS_0_STATUS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_LL_STATUS_0_STATUS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_LL_STATUS_0_STATUS_STOP                  _MK_ENUM_CONST(0)
#define ARVDE_BSEV_HDR_LL_STATUS_0_STATUS_RUN                   _MK_ENUM_CONST(1)
#define ARVDE_BSEV_HDR_LL_STATUS_0_STATUS_DMA_SUSPEND                   _MK_ENUM_CONST(2)


// Register ARVDE_BSEV_HDR_LL_VALID_0
#define ARVDE_BSEV_HDR_LL_VALID_0                       _MK_ADDR_CONST(0x186c)
#define ARVDE_BSEV_HDR_LL_VALID_0_SECURE                        0x0
#define ARVDE_BSEV_HDR_LL_VALID_0_WORD_COUNT                    0x1
#define ARVDE_BSEV_HDR_LL_VALID_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_LL_VALID_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_HDR_LL_VALID_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_LL_VALID_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_LL_VALID_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_HDR_LL_VALID_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_HDR_LL_VALID_0_LL0_VALID_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_HDR_LL_VALID_0_LL0_VALID_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_BSEV_HDR_LL_VALID_0_LL0_VALID_SHIFT)
#define ARVDE_BSEV_HDR_LL_VALID_0_LL0_VALID_RANGE                       0:0
#define ARVDE_BSEV_HDR_LL_VALID_0_LL0_VALID_WOFFSET                     0x0
#define ARVDE_BSEV_HDR_LL_VALID_0_LL0_VALID_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_LL_VALID_0_LL0_VALID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_HDR_LL_VALID_0_LL0_VALID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_LL_VALID_0_LL0_VALID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_COEF_LL_BASE_ADDR_0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_0                  _MK_ADDR_CONST(0x1870)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_0_SECURE                   0x0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_0_WORD_COUNT                       0x1
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_0_LL_BASE_ADDR_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_0_LL_BASE_ADDR_FIELD                       _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_COEF_LL_BASE_ADDR_0_LL_BASE_ADDR_SHIFT)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_0_LL_BASE_ADDR_RANGE                       31:0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_0_LL_BASE_ADDR_WOFFSET                     0x0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_0_LL_BASE_ADDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_0_LL_BASE_ADDR_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_0_LL_BASE_ADDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_0_LL_BASE_ADDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_COEF_LL_BASE_ADDR
#define ARVDE_BSEV_COEF_LL_BASE_ADDR                    _MK_ADDR_CONST(0x1870)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_SECURE                     0x0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_WORD_COUNT                         0x1
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_LL_BASE_ADDR_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_LL_BASE_ADDR_FIELD                 _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_COEF_LL_BASE_ADDR_LL_BASE_ADDR_SHIFT)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_LL_BASE_ADDR_RANGE                 31:0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_LL_BASE_ADDR_WOFFSET                       0x0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_LL_BASE_ADDR_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_LL_BASE_ADDR_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_LL_BASE_ADDR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_LL_BASE_ADDR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_COEF_LL_BASE_ADDR_1
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_1                  _MK_ADDR_CONST(0x1874)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_1_SECURE                   0x0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_1_WORD_COUNT                       0x1
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_1_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_1_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_1_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_1_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_1_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_1_LL_BASE_ADDR_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_1_LL_BASE_ADDR_FIELD                       _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_COEF_LL_BASE_ADDR_1_LL_BASE_ADDR_SHIFT)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_1_LL_BASE_ADDR_RANGE                       31:0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_1_LL_BASE_ADDR_WOFFSET                     0x0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_1_LL_BASE_ADDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_1_LL_BASE_ADDR_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_1_LL_BASE_ADDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_1_LL_BASE_ADDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_COEF_LL_BASE_ADDR_2
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_2                  _MK_ADDR_CONST(0x1878)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_2_SECURE                   0x0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_2_WORD_COUNT                       0x1
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_2_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_2_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_2_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_2_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_2_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_2_LL_BASE_ADDR_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_2_LL_BASE_ADDR_FIELD                       _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_COEF_LL_BASE_ADDR_2_LL_BASE_ADDR_SHIFT)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_2_LL_BASE_ADDR_RANGE                       31:0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_2_LL_BASE_ADDR_WOFFSET                     0x0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_2_LL_BASE_ADDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_2_LL_BASE_ADDR_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_2_LL_BASE_ADDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_2_LL_BASE_ADDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_COEF_LL_BASE_ADDR_3
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_3                  _MK_ADDR_CONST(0x187c)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_3_SECURE                   0x0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_3_WORD_COUNT                       0x1
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_3_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_3_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_3_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_3_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_3_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_3_LL_BASE_ADDR_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_3_LL_BASE_ADDR_FIELD                       _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_COEF_LL_BASE_ADDR_3_LL_BASE_ADDR_SHIFT)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_3_LL_BASE_ADDR_RANGE                       31:0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_3_LL_BASE_ADDR_WOFFSET                     0x0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_3_LL_BASE_ADDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_3_LL_BASE_ADDR_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_3_LL_BASE_ADDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_3_LL_BASE_ADDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_COEF_LL_BASE_ADDR_4
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_4                  _MK_ADDR_CONST(0x1880)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_4_SECURE                   0x0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_4_WORD_COUNT                       0x1
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_4_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_4_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_4_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_4_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_4_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_4_LL_BASE_ADDR_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_4_LL_BASE_ADDR_FIELD                       _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_COEF_LL_BASE_ADDR_4_LL_BASE_ADDR_SHIFT)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_4_LL_BASE_ADDR_RANGE                       31:0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_4_LL_BASE_ADDR_WOFFSET                     0x0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_4_LL_BASE_ADDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_4_LL_BASE_ADDR_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_4_LL_BASE_ADDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_4_LL_BASE_ADDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_COEF_LL_BASE_ADDR_5
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_5                  _MK_ADDR_CONST(0x1884)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_5_SECURE                   0x0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_5_WORD_COUNT                       0x1
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_5_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_5_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_5_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_5_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_5_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_5_LL_BASE_ADDR_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_5_LL_BASE_ADDR_FIELD                       _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_COEF_LL_BASE_ADDR_5_LL_BASE_ADDR_SHIFT)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_5_LL_BASE_ADDR_RANGE                       31:0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_5_LL_BASE_ADDR_WOFFSET                     0x0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_5_LL_BASE_ADDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_5_LL_BASE_ADDR_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_5_LL_BASE_ADDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_5_LL_BASE_ADDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_COEF_LL_BASE_ADDR_6
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_6                  _MK_ADDR_CONST(0x1888)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_6_SECURE                   0x0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_6_WORD_COUNT                       0x1
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_6_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_6_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_6_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_6_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_6_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_6_LL_BASE_ADDR_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_6_LL_BASE_ADDR_FIELD                       _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_COEF_LL_BASE_ADDR_6_LL_BASE_ADDR_SHIFT)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_6_LL_BASE_ADDR_RANGE                       31:0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_6_LL_BASE_ADDR_WOFFSET                     0x0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_6_LL_BASE_ADDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_6_LL_BASE_ADDR_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_6_LL_BASE_ADDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_6_LL_BASE_ADDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_COEF_LL_BASE_ADDR_7
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_7                  _MK_ADDR_CONST(0x188c)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_7_SECURE                   0x0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_7_WORD_COUNT                       0x1
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_7_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_7_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_7_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_7_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_7_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_7_LL_BASE_ADDR_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_7_LL_BASE_ADDR_FIELD                       _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_COEF_LL_BASE_ADDR_7_LL_BASE_ADDR_SHIFT)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_7_LL_BASE_ADDR_RANGE                       31:0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_7_LL_BASE_ADDR_WOFFSET                     0x0
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_7_LL_BASE_ADDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_7_LL_BASE_ADDR_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_7_LL_BASE_ADDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_BASE_ADDR_7_LL_BASE_ADDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_COEF_LL_STATUS_0
#define ARVDE_BSEV_COEF_LL_STATUS_0                     _MK_ADDR_CONST(0x1890)
#define ARVDE_BSEV_COEF_LL_STATUS_0_SECURE                      0x0
#define ARVDE_BSEV_COEF_LL_STATUS_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_COEF_LL_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x1f)
#define ARVDE_BSEV_COEF_LL_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x1f)
#define ARVDE_BSEV_COEF_LL_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_STATUS_0_CURR_LL_SHIFT                       _MK_SHIFT_CONST(2)
#define ARVDE_BSEV_COEF_LL_STATUS_0_CURR_LL_FIELD                       _MK_FIELD_CONST(0x7, ARVDE_BSEV_COEF_LL_STATUS_0_CURR_LL_SHIFT)
#define ARVDE_BSEV_COEF_LL_STATUS_0_CURR_LL_RANGE                       4:2
#define ARVDE_BSEV_COEF_LL_STATUS_0_CURR_LL_WOFFSET                     0x0
#define ARVDE_BSEV_COEF_LL_STATUS_0_CURR_LL_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_STATUS_0_CURR_LL_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_COEF_LL_STATUS_0_CURR_LL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_STATUS_0_CURR_LL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_COEF_LL_STATUS_0_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_COEF_LL_STATUS_0_STATUS_FIELD                        _MK_FIELD_CONST(0x3, ARVDE_BSEV_COEF_LL_STATUS_0_STATUS_SHIFT)
#define ARVDE_BSEV_COEF_LL_STATUS_0_STATUS_RANGE                        1:0
#define ARVDE_BSEV_COEF_LL_STATUS_0_STATUS_WOFFSET                      0x0
#define ARVDE_BSEV_COEF_LL_STATUS_0_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_STATUS_0_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define ARVDE_BSEV_COEF_LL_STATUS_0_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_STATUS_0_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_STATUS_0_STATUS_STOP                 _MK_ENUM_CONST(0)
#define ARVDE_BSEV_COEF_LL_STATUS_0_STATUS_RUN                  _MK_ENUM_CONST(1)
#define ARVDE_BSEV_COEF_LL_STATUS_0_STATUS_DMA_SUSPEND                  _MK_ENUM_CONST(2)


// Register ARVDE_BSEV_COEF_LL_VALID_0
#define ARVDE_BSEV_COEF_LL_VALID_0                      _MK_ADDR_CONST(0x1894)
#define ARVDE_BSEV_COEF_LL_VALID_0_SECURE                       0x0
#define ARVDE_BSEV_COEF_LL_VALID_0_WORD_COUNT                   0x1
#define ARVDE_BSEV_COEF_LL_VALID_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_VALID_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_COEF_LL_VALID_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_VALID_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_VALID_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_COEF_LL_VALID_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL7_VALID_SHIFT                      _MK_SHIFT_CONST(7)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL7_VALID_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_COEF_LL_VALID_0_LL7_VALID_SHIFT)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL7_VALID_RANGE                      7:7
#define ARVDE_BSEV_COEF_LL_VALID_0_LL7_VALID_WOFFSET                    0x0
#define ARVDE_BSEV_COEF_LL_VALID_0_LL7_VALID_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL7_VALID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL7_VALID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL7_VALID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_COEF_LL_VALID_0_LL6_VALID_SHIFT                      _MK_SHIFT_CONST(6)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL6_VALID_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_COEF_LL_VALID_0_LL6_VALID_SHIFT)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL6_VALID_RANGE                      6:6
#define ARVDE_BSEV_COEF_LL_VALID_0_LL6_VALID_WOFFSET                    0x0
#define ARVDE_BSEV_COEF_LL_VALID_0_LL6_VALID_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL6_VALID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL6_VALID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL6_VALID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_COEF_LL_VALID_0_LL5_VALID_SHIFT                      _MK_SHIFT_CONST(5)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL5_VALID_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_COEF_LL_VALID_0_LL5_VALID_SHIFT)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL5_VALID_RANGE                      5:5
#define ARVDE_BSEV_COEF_LL_VALID_0_LL5_VALID_WOFFSET                    0x0
#define ARVDE_BSEV_COEF_LL_VALID_0_LL5_VALID_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL5_VALID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL5_VALID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL5_VALID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_COEF_LL_VALID_0_LL4_VALID_SHIFT                      _MK_SHIFT_CONST(4)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL4_VALID_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_COEF_LL_VALID_0_LL4_VALID_SHIFT)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL4_VALID_RANGE                      4:4
#define ARVDE_BSEV_COEF_LL_VALID_0_LL4_VALID_WOFFSET                    0x0
#define ARVDE_BSEV_COEF_LL_VALID_0_LL4_VALID_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL4_VALID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL4_VALID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL4_VALID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_COEF_LL_VALID_0_LL3_VALID_SHIFT                      _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL3_VALID_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_COEF_LL_VALID_0_LL3_VALID_SHIFT)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL3_VALID_RANGE                      3:3
#define ARVDE_BSEV_COEF_LL_VALID_0_LL3_VALID_WOFFSET                    0x0
#define ARVDE_BSEV_COEF_LL_VALID_0_LL3_VALID_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL3_VALID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL3_VALID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL3_VALID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_COEF_LL_VALID_0_LL2_VALID_SHIFT                      _MK_SHIFT_CONST(2)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL2_VALID_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_COEF_LL_VALID_0_LL2_VALID_SHIFT)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL2_VALID_RANGE                      2:2
#define ARVDE_BSEV_COEF_LL_VALID_0_LL2_VALID_WOFFSET                    0x0
#define ARVDE_BSEV_COEF_LL_VALID_0_LL2_VALID_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL2_VALID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL2_VALID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL2_VALID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_COEF_LL_VALID_0_LL1_VALID_SHIFT                      _MK_SHIFT_CONST(1)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL1_VALID_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_COEF_LL_VALID_0_LL1_VALID_SHIFT)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL1_VALID_RANGE                      1:1
#define ARVDE_BSEV_COEF_LL_VALID_0_LL1_VALID_WOFFSET                    0x0
#define ARVDE_BSEV_COEF_LL_VALID_0_LL1_VALID_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL1_VALID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL1_VALID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL1_VALID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_COEF_LL_VALID_0_LL0_VALID_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL0_VALID_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_BSEV_COEF_LL_VALID_0_LL0_VALID_SHIFT)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL0_VALID_RANGE                      0:0
#define ARVDE_BSEV_COEF_LL_VALID_0_LL0_VALID_WOFFSET                    0x0
#define ARVDE_BSEV_COEF_LL_VALID_0_LL0_VALID_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL0_VALID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL0_VALID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_VALID_0_LL0_VALID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_COEF_LL_CONFIG_0
#define ARVDE_BSEV_COEF_LL_CONFIG_0                     _MK_ADDR_CONST(0x1898)
#define ARVDE_BSEV_COEF_LL_CONFIG_0_SECURE                      0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_0_WORD_COUNT                  0x1
#define ARVDE_BSEV_COEF_LL_CONFIG_0_RESET_VAL                   _MK_MASK_CONST(0x700)
#define ARVDE_BSEV_COEF_LL_CONFIG_0_RESET_MASK                  _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_0_READ_MASK                   _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_0_WRITE_MASK                  _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_0_BITPTR_SHIFT                        _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_COEF_LL_CONFIG_0_BITPTR_FIELD                        _MK_FIELD_CONST(0x7, ARVDE_BSEV_COEF_LL_CONFIG_0_BITPTR_SHIFT)
#define ARVDE_BSEV_COEF_LL_CONFIG_0_BITPTR_RANGE                        10:8
#define ARVDE_BSEV_COEF_LL_CONFIG_0_BITPTR_WOFFSET                      0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_0_BITPTR_DEFAULT                      _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_COEF_LL_CONFIG_0_BITPTR_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_COEF_LL_CONFIG_0_BITPTR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_0_BITPTR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_COEF_LL_CONFIG_0_LL_ID_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_COEF_LL_CONFIG_0_LL_ID_FIELD                 _MK_FIELD_CONST(0xff, ARVDE_BSEV_COEF_LL_CONFIG_0_LL_ID_SHIFT)
#define ARVDE_BSEV_COEF_LL_CONFIG_0_LL_ID_RANGE                 7:0
#define ARVDE_BSEV_COEF_LL_CONFIG_0_LL_ID_WOFFSET                       0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_0_LL_ID_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_0_LL_ID_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_COEF_LL_CONFIG_0_LL_ID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_0_LL_ID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_COEF_LL_CONFIG
#define ARVDE_BSEV_COEF_LL_CONFIG                       _MK_ADDR_CONST(0x1898)
#define ARVDE_BSEV_COEF_LL_CONFIG_SECURE                        0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_WORD_COUNT                    0x1
#define ARVDE_BSEV_COEF_LL_CONFIG_RESET_VAL                     _MK_MASK_CONST(0x700)
#define ARVDE_BSEV_COEF_LL_CONFIG_RESET_MASK                    _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_READ_MASK                     _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_WRITE_MASK                    _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_BITPTR_SHIFT                  _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_COEF_LL_CONFIG_BITPTR_FIELD                  _MK_FIELD_CONST(0x7, ARVDE_BSEV_COEF_LL_CONFIG_BITPTR_SHIFT)
#define ARVDE_BSEV_COEF_LL_CONFIG_BITPTR_RANGE                  10:8
#define ARVDE_BSEV_COEF_LL_CONFIG_BITPTR_WOFFSET                        0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_BITPTR_DEFAULT                        _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_COEF_LL_CONFIG_BITPTR_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_COEF_LL_CONFIG_BITPTR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_BITPTR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_COEF_LL_CONFIG_LL_ID_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_COEF_LL_CONFIG_LL_ID_FIELD                   _MK_FIELD_CONST(0xff, ARVDE_BSEV_COEF_LL_CONFIG_LL_ID_SHIFT)
#define ARVDE_BSEV_COEF_LL_CONFIG_LL_ID_RANGE                   7:0
#define ARVDE_BSEV_COEF_LL_CONFIG_LL_ID_WOFFSET                 0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_LL_ID_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_LL_ID_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_COEF_LL_CONFIG_LL_ID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_LL_ID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_COEF_LL_CONFIG_1
#define ARVDE_BSEV_COEF_LL_CONFIG_1                     _MK_ADDR_CONST(0x189c)
#define ARVDE_BSEV_COEF_LL_CONFIG_1_SECURE                      0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_1_WORD_COUNT                  0x1
#define ARVDE_BSEV_COEF_LL_CONFIG_1_RESET_VAL                   _MK_MASK_CONST(0x700)
#define ARVDE_BSEV_COEF_LL_CONFIG_1_RESET_MASK                  _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_1_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_1_READ_MASK                   _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_1_WRITE_MASK                  _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_1_BITPTR_SHIFT                        _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_COEF_LL_CONFIG_1_BITPTR_FIELD                        _MK_FIELD_CONST(0x7, ARVDE_BSEV_COEF_LL_CONFIG_1_BITPTR_SHIFT)
#define ARVDE_BSEV_COEF_LL_CONFIG_1_BITPTR_RANGE                        10:8
#define ARVDE_BSEV_COEF_LL_CONFIG_1_BITPTR_WOFFSET                      0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_1_BITPTR_DEFAULT                      _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_COEF_LL_CONFIG_1_BITPTR_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_COEF_LL_CONFIG_1_BITPTR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_1_BITPTR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_COEF_LL_CONFIG_1_LL_ID_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_COEF_LL_CONFIG_1_LL_ID_FIELD                 _MK_FIELD_CONST(0xff, ARVDE_BSEV_COEF_LL_CONFIG_1_LL_ID_SHIFT)
#define ARVDE_BSEV_COEF_LL_CONFIG_1_LL_ID_RANGE                 7:0
#define ARVDE_BSEV_COEF_LL_CONFIG_1_LL_ID_WOFFSET                       0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_1_LL_ID_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_1_LL_ID_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_COEF_LL_CONFIG_1_LL_ID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_1_LL_ID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_COEF_LL_CONFIG_2
#define ARVDE_BSEV_COEF_LL_CONFIG_2                     _MK_ADDR_CONST(0x18a0)
#define ARVDE_BSEV_COEF_LL_CONFIG_2_SECURE                      0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_2_WORD_COUNT                  0x1
#define ARVDE_BSEV_COEF_LL_CONFIG_2_RESET_VAL                   _MK_MASK_CONST(0x700)
#define ARVDE_BSEV_COEF_LL_CONFIG_2_RESET_MASK                  _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_2_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_2_READ_MASK                   _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_2_WRITE_MASK                  _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_2_BITPTR_SHIFT                        _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_COEF_LL_CONFIG_2_BITPTR_FIELD                        _MK_FIELD_CONST(0x7, ARVDE_BSEV_COEF_LL_CONFIG_2_BITPTR_SHIFT)
#define ARVDE_BSEV_COEF_LL_CONFIG_2_BITPTR_RANGE                        10:8
#define ARVDE_BSEV_COEF_LL_CONFIG_2_BITPTR_WOFFSET                      0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_2_BITPTR_DEFAULT                      _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_COEF_LL_CONFIG_2_BITPTR_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_COEF_LL_CONFIG_2_BITPTR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_2_BITPTR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_COEF_LL_CONFIG_2_LL_ID_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_COEF_LL_CONFIG_2_LL_ID_FIELD                 _MK_FIELD_CONST(0xff, ARVDE_BSEV_COEF_LL_CONFIG_2_LL_ID_SHIFT)
#define ARVDE_BSEV_COEF_LL_CONFIG_2_LL_ID_RANGE                 7:0
#define ARVDE_BSEV_COEF_LL_CONFIG_2_LL_ID_WOFFSET                       0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_2_LL_ID_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_2_LL_ID_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_COEF_LL_CONFIG_2_LL_ID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_2_LL_ID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_COEF_LL_CONFIG_3
#define ARVDE_BSEV_COEF_LL_CONFIG_3                     _MK_ADDR_CONST(0x18a4)
#define ARVDE_BSEV_COEF_LL_CONFIG_3_SECURE                      0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_3_WORD_COUNT                  0x1
#define ARVDE_BSEV_COEF_LL_CONFIG_3_RESET_VAL                   _MK_MASK_CONST(0x700)
#define ARVDE_BSEV_COEF_LL_CONFIG_3_RESET_MASK                  _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_3_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_3_READ_MASK                   _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_3_WRITE_MASK                  _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_3_BITPTR_SHIFT                        _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_COEF_LL_CONFIG_3_BITPTR_FIELD                        _MK_FIELD_CONST(0x7, ARVDE_BSEV_COEF_LL_CONFIG_3_BITPTR_SHIFT)
#define ARVDE_BSEV_COEF_LL_CONFIG_3_BITPTR_RANGE                        10:8
#define ARVDE_BSEV_COEF_LL_CONFIG_3_BITPTR_WOFFSET                      0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_3_BITPTR_DEFAULT                      _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_COEF_LL_CONFIG_3_BITPTR_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_COEF_LL_CONFIG_3_BITPTR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_3_BITPTR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_COEF_LL_CONFIG_3_LL_ID_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_COEF_LL_CONFIG_3_LL_ID_FIELD                 _MK_FIELD_CONST(0xff, ARVDE_BSEV_COEF_LL_CONFIG_3_LL_ID_SHIFT)
#define ARVDE_BSEV_COEF_LL_CONFIG_3_LL_ID_RANGE                 7:0
#define ARVDE_BSEV_COEF_LL_CONFIG_3_LL_ID_WOFFSET                       0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_3_LL_ID_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_3_LL_ID_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_COEF_LL_CONFIG_3_LL_ID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_3_LL_ID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_COEF_LL_CONFIG_4
#define ARVDE_BSEV_COEF_LL_CONFIG_4                     _MK_ADDR_CONST(0x18a8)
#define ARVDE_BSEV_COEF_LL_CONFIG_4_SECURE                      0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_4_WORD_COUNT                  0x1
#define ARVDE_BSEV_COEF_LL_CONFIG_4_RESET_VAL                   _MK_MASK_CONST(0x700)
#define ARVDE_BSEV_COEF_LL_CONFIG_4_RESET_MASK                  _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_4_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_4_READ_MASK                   _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_4_WRITE_MASK                  _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_4_BITPTR_SHIFT                        _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_COEF_LL_CONFIG_4_BITPTR_FIELD                        _MK_FIELD_CONST(0x7, ARVDE_BSEV_COEF_LL_CONFIG_4_BITPTR_SHIFT)
#define ARVDE_BSEV_COEF_LL_CONFIG_4_BITPTR_RANGE                        10:8
#define ARVDE_BSEV_COEF_LL_CONFIG_4_BITPTR_WOFFSET                      0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_4_BITPTR_DEFAULT                      _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_COEF_LL_CONFIG_4_BITPTR_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_COEF_LL_CONFIG_4_BITPTR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_4_BITPTR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_COEF_LL_CONFIG_4_LL_ID_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_COEF_LL_CONFIG_4_LL_ID_FIELD                 _MK_FIELD_CONST(0xff, ARVDE_BSEV_COEF_LL_CONFIG_4_LL_ID_SHIFT)
#define ARVDE_BSEV_COEF_LL_CONFIG_4_LL_ID_RANGE                 7:0
#define ARVDE_BSEV_COEF_LL_CONFIG_4_LL_ID_WOFFSET                       0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_4_LL_ID_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_4_LL_ID_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_COEF_LL_CONFIG_4_LL_ID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_4_LL_ID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_COEF_LL_CONFIG_5
#define ARVDE_BSEV_COEF_LL_CONFIG_5                     _MK_ADDR_CONST(0x18ac)
#define ARVDE_BSEV_COEF_LL_CONFIG_5_SECURE                      0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_5_WORD_COUNT                  0x1
#define ARVDE_BSEV_COEF_LL_CONFIG_5_RESET_VAL                   _MK_MASK_CONST(0x700)
#define ARVDE_BSEV_COEF_LL_CONFIG_5_RESET_MASK                  _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_5_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_5_READ_MASK                   _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_5_WRITE_MASK                  _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_5_BITPTR_SHIFT                        _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_COEF_LL_CONFIG_5_BITPTR_FIELD                        _MK_FIELD_CONST(0x7, ARVDE_BSEV_COEF_LL_CONFIG_5_BITPTR_SHIFT)
#define ARVDE_BSEV_COEF_LL_CONFIG_5_BITPTR_RANGE                        10:8
#define ARVDE_BSEV_COEF_LL_CONFIG_5_BITPTR_WOFFSET                      0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_5_BITPTR_DEFAULT                      _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_COEF_LL_CONFIG_5_BITPTR_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_COEF_LL_CONFIG_5_BITPTR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_5_BITPTR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_COEF_LL_CONFIG_5_LL_ID_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_COEF_LL_CONFIG_5_LL_ID_FIELD                 _MK_FIELD_CONST(0xff, ARVDE_BSEV_COEF_LL_CONFIG_5_LL_ID_SHIFT)
#define ARVDE_BSEV_COEF_LL_CONFIG_5_LL_ID_RANGE                 7:0
#define ARVDE_BSEV_COEF_LL_CONFIG_5_LL_ID_WOFFSET                       0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_5_LL_ID_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_5_LL_ID_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_COEF_LL_CONFIG_5_LL_ID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_5_LL_ID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_COEF_LL_CONFIG_6
#define ARVDE_BSEV_COEF_LL_CONFIG_6                     _MK_ADDR_CONST(0x18b0)
#define ARVDE_BSEV_COEF_LL_CONFIG_6_SECURE                      0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_6_WORD_COUNT                  0x1
#define ARVDE_BSEV_COEF_LL_CONFIG_6_RESET_VAL                   _MK_MASK_CONST(0x700)
#define ARVDE_BSEV_COEF_LL_CONFIG_6_RESET_MASK                  _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_6_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_6_READ_MASK                   _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_6_WRITE_MASK                  _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_6_BITPTR_SHIFT                        _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_COEF_LL_CONFIG_6_BITPTR_FIELD                        _MK_FIELD_CONST(0x7, ARVDE_BSEV_COEF_LL_CONFIG_6_BITPTR_SHIFT)
#define ARVDE_BSEV_COEF_LL_CONFIG_6_BITPTR_RANGE                        10:8
#define ARVDE_BSEV_COEF_LL_CONFIG_6_BITPTR_WOFFSET                      0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_6_BITPTR_DEFAULT                      _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_COEF_LL_CONFIG_6_BITPTR_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_COEF_LL_CONFIG_6_BITPTR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_6_BITPTR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_COEF_LL_CONFIG_6_LL_ID_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_COEF_LL_CONFIG_6_LL_ID_FIELD                 _MK_FIELD_CONST(0xff, ARVDE_BSEV_COEF_LL_CONFIG_6_LL_ID_SHIFT)
#define ARVDE_BSEV_COEF_LL_CONFIG_6_LL_ID_RANGE                 7:0
#define ARVDE_BSEV_COEF_LL_CONFIG_6_LL_ID_WOFFSET                       0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_6_LL_ID_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_6_LL_ID_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_COEF_LL_CONFIG_6_LL_ID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_6_LL_ID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_COEF_LL_CONFIG_7
#define ARVDE_BSEV_COEF_LL_CONFIG_7                     _MK_ADDR_CONST(0x18b4)
#define ARVDE_BSEV_COEF_LL_CONFIG_7_SECURE                      0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_7_WORD_COUNT                  0x1
#define ARVDE_BSEV_COEF_LL_CONFIG_7_RESET_VAL                   _MK_MASK_CONST(0x700)
#define ARVDE_BSEV_COEF_LL_CONFIG_7_RESET_MASK                  _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_7_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_7_READ_MASK                   _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_7_WRITE_MASK                  _MK_MASK_CONST(0x7ff)
#define ARVDE_BSEV_COEF_LL_CONFIG_7_BITPTR_SHIFT                        _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_COEF_LL_CONFIG_7_BITPTR_FIELD                        _MK_FIELD_CONST(0x7, ARVDE_BSEV_COEF_LL_CONFIG_7_BITPTR_SHIFT)
#define ARVDE_BSEV_COEF_LL_CONFIG_7_BITPTR_RANGE                        10:8
#define ARVDE_BSEV_COEF_LL_CONFIG_7_BITPTR_WOFFSET                      0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_7_BITPTR_DEFAULT                      _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_COEF_LL_CONFIG_7_BITPTR_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define ARVDE_BSEV_COEF_LL_CONFIG_7_BITPTR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_7_BITPTR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_COEF_LL_CONFIG_7_LL_ID_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_COEF_LL_CONFIG_7_LL_ID_FIELD                 _MK_FIELD_CONST(0xff, ARVDE_BSEV_COEF_LL_CONFIG_7_LL_ID_SHIFT)
#define ARVDE_BSEV_COEF_LL_CONFIG_7_LL_ID_RANGE                 7:0
#define ARVDE_BSEV_COEF_LL_CONFIG_7_LL_ID_WOFFSET                       0x0
#define ARVDE_BSEV_COEF_LL_CONFIG_7_LL_ID_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_7_LL_ID_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_COEF_LL_CONFIG_7_LL_ID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_COEF_LL_CONFIG_7_LL_ID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_HDR_LL_0_0
#define ARVDE_BSEV_DBG_HDR_LL_0_0                       _MK_ADDR_CONST(0x18b8)
#define ARVDE_BSEV_DBG_HDR_LL_0_0_SECURE                        0x0
#define ARVDE_BSEV_DBG_HDR_LL_0_0_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_HDR_LL_0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_0_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_0_0_READ_MASK                     _MK_MASK_CONST(0x3ff8)
#define ARVDE_BSEV_DBG_HDR_LL_0_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_0_0_CUR_LL_ID_SHIFT                       _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_DBG_HDR_LL_0_0_CUR_LL_ID_FIELD                       _MK_FIELD_CONST(0xff, ARVDE_BSEV_DBG_HDR_LL_0_0_CUR_LL_ID_SHIFT)
#define ARVDE_BSEV_DBG_HDR_LL_0_0_CUR_LL_ID_RANGE                       10:3
#define ARVDE_BSEV_DBG_HDR_LL_0_0_CUR_LL_ID_WOFFSET                     0x0
#define ARVDE_BSEV_DBG_HDR_LL_0_0_CUR_LL_ID_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_0_0_CUR_LL_ID_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_0_0_CUR_LL_ID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_0_0_CUR_LL_ID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_HDR_LL_0_0_CUR_BIT_PTR_SHIFT                     _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_DBG_HDR_LL_0_0_CUR_BIT_PTR_FIELD                     _MK_FIELD_CONST(0x7, ARVDE_BSEV_DBG_HDR_LL_0_0_CUR_BIT_PTR_SHIFT)
#define ARVDE_BSEV_DBG_HDR_LL_0_0_CUR_BIT_PTR_RANGE                     13:11
#define ARVDE_BSEV_DBG_HDR_LL_0_0_CUR_BIT_PTR_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_HDR_LL_0_0_CUR_BIT_PTR_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_0_0_CUR_BIT_PTR_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_0_0_CUR_BIT_PTR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_0_0_CUR_BIT_PTR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_HDR_LL_1_0
#define ARVDE_BSEV_DBG_HDR_LL_1_0                       _MK_ADDR_CONST(0x18bc)
#define ARVDE_BSEV_DBG_HDR_LL_1_0_SECURE                        0x0
#define ARVDE_BSEV_DBG_HDR_LL_1_0_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_HDR_LL_1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_1_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_1_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_HDR_LL_1_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_1_0_CUR_ADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_HDR_LL_1_0_CUR_ADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_HDR_LL_1_0_CUR_ADDR_SHIFT)
#define ARVDE_BSEV_DBG_HDR_LL_1_0_CUR_ADDR_RANGE                        31:0
#define ARVDE_BSEV_DBG_HDR_LL_1_0_CUR_ADDR_WOFFSET                      0x0
#define ARVDE_BSEV_DBG_HDR_LL_1_0_CUR_ADDR_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_1_0_CUR_ADDR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_1_0_CUR_ADDR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_1_0_CUR_ADDR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_HDR_LL_PREFETCH_0
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_0                        _MK_ADDR_CONST(0x18c0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_0_SECURE                         0x0
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_0_WORD_COUNT                     0x1
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_0_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_0_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_HDR_LL_PREFETCH_0_DATA_SHIFT)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_0_DATA_RANGE                     31:0
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_0_DATA_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_0_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_0_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_0_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_0_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_HDR_LL_PREFETCH
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH                  _MK_ADDR_CONST(0x18c0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_SECURE                   0x0
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_WORD_COUNT                       0x1
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_DATA_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_DATA_FIELD                       _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_HDR_LL_PREFETCH_DATA_SHIFT)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_DATA_RANGE                       31:0
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_DATA_WOFFSET                     0x0
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_HDR_LL_PREFETCH_1
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_1                        _MK_ADDR_CONST(0x18c4)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_1_SECURE                         0x0
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_1_WORD_COUNT                     0x1
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_1_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_1_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_1_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_1_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_1_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_1_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_1_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_HDR_LL_PREFETCH_1_DATA_SHIFT)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_1_DATA_RANGE                     31:0
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_1_DATA_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_1_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_1_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_1_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_1_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_HDR_LL_PREFETCH_2
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_2                        _MK_ADDR_CONST(0x18c8)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_2_SECURE                         0x0
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_2_WORD_COUNT                     0x1
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_2_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_2_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_2_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_2_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_2_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_2_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_2_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_HDR_LL_PREFETCH_2_DATA_SHIFT)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_2_DATA_RANGE                     31:0
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_2_DATA_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_2_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_2_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_2_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_2_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_HDR_LL_PREFETCH_3
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_3                        _MK_ADDR_CONST(0x18cc)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_3_SECURE                         0x0
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_3_WORD_COUNT                     0x1
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_3_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_3_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_3_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_3_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_3_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_3_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_3_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_HDR_LL_PREFETCH_3_DATA_SHIFT)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_3_DATA_RANGE                     31:0
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_3_DATA_WOFFSET                   0x0
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_3_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_3_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_3_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_HDR_LL_PREFETCH_3_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_COEF_LL_0_0
#define ARVDE_BSEV_DBG_COEF_LL_0_0                      _MK_ADDR_CONST(0x18d0)
#define ARVDE_BSEV_DBG_COEF_LL_0_0_SECURE                       0x0
#define ARVDE_BSEV_DBG_COEF_LL_0_0_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_COEF_LL_0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_0_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_0_0_READ_MASK                    _MK_MASK_CONST(0x3fff)
#define ARVDE_BSEV_DBG_COEF_LL_0_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_0_0_LL_INDEX_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_COEF_LL_0_0_LL_INDEX_FIELD                       _MK_FIELD_CONST(0x7, ARVDE_BSEV_DBG_COEF_LL_0_0_LL_INDEX_SHIFT)
#define ARVDE_BSEV_DBG_COEF_LL_0_0_LL_INDEX_RANGE                       2:0
#define ARVDE_BSEV_DBG_COEF_LL_0_0_LL_INDEX_WOFFSET                     0x0
#define ARVDE_BSEV_DBG_COEF_LL_0_0_LL_INDEX_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_0_0_LL_INDEX_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_0_0_LL_INDEX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_0_0_LL_INDEX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_COEF_LL_0_0_CUR_LL_ID_SHIFT                      _MK_SHIFT_CONST(3)
#define ARVDE_BSEV_DBG_COEF_LL_0_0_CUR_LL_ID_FIELD                      _MK_FIELD_CONST(0xff, ARVDE_BSEV_DBG_COEF_LL_0_0_CUR_LL_ID_SHIFT)
#define ARVDE_BSEV_DBG_COEF_LL_0_0_CUR_LL_ID_RANGE                      10:3
#define ARVDE_BSEV_DBG_COEF_LL_0_0_CUR_LL_ID_WOFFSET                    0x0
#define ARVDE_BSEV_DBG_COEF_LL_0_0_CUR_LL_ID_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_0_0_CUR_LL_ID_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_0_0_CUR_LL_ID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_0_0_CUR_LL_ID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_DBG_COEF_LL_0_0_CUR_BIT_PTR_SHIFT                    _MK_SHIFT_CONST(11)
#define ARVDE_BSEV_DBG_COEF_LL_0_0_CUR_BIT_PTR_FIELD                    _MK_FIELD_CONST(0x7, ARVDE_BSEV_DBG_COEF_LL_0_0_CUR_BIT_PTR_SHIFT)
#define ARVDE_BSEV_DBG_COEF_LL_0_0_CUR_BIT_PTR_RANGE                    13:11
#define ARVDE_BSEV_DBG_COEF_LL_0_0_CUR_BIT_PTR_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_COEF_LL_0_0_CUR_BIT_PTR_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_0_0_CUR_BIT_PTR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_0_0_CUR_BIT_PTR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_0_0_CUR_BIT_PTR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_COEF_LL_1_0
#define ARVDE_BSEV_DBG_COEF_LL_1_0                      _MK_ADDR_CONST(0x18d4)
#define ARVDE_BSEV_DBG_COEF_LL_1_0_SECURE                       0x0
#define ARVDE_BSEV_DBG_COEF_LL_1_0_WORD_COUNT                   0x1
#define ARVDE_BSEV_DBG_COEF_LL_1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_1_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_1_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_COEF_LL_1_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_1_0_CUR_ADDR_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_COEF_LL_1_0_CUR_ADDR_FIELD                       _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_COEF_LL_1_0_CUR_ADDR_SHIFT)
#define ARVDE_BSEV_DBG_COEF_LL_1_0_CUR_ADDR_RANGE                       31:0
#define ARVDE_BSEV_DBG_COEF_LL_1_0_CUR_ADDR_WOFFSET                     0x0
#define ARVDE_BSEV_DBG_COEF_LL_1_0_CUR_ADDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_1_0_CUR_ADDR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_1_0_CUR_ADDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_1_0_CUR_ADDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_COEF_LL_PREFETCH_0
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_0                       _MK_ADDR_CONST(0x18d8)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_0_SECURE                        0x0
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_0_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_0_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_0_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_COEF_LL_PREFETCH_0_DATA_SHIFT)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_0_DATA_RANGE                    31:0
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_0_DATA_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_0_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_0_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_0_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_0_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_COEF_LL_PREFETCH
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH                 _MK_ADDR_CONST(0x18d8)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_SECURE                  0x0
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_WORD_COUNT                      0x1
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_DATA_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_DATA_FIELD                      _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_COEF_LL_PREFETCH_DATA_SHIFT)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_DATA_RANGE                      31:0
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_DATA_WOFFSET                    0x0
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_DATA_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_DATA_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_DATA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_DATA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_COEF_LL_PREFETCH_1
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_1                       _MK_ADDR_CONST(0x18dc)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_1_SECURE                        0x0
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_1_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_1_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_1_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_1_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_1_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_1_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_1_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_1_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_COEF_LL_PREFETCH_1_DATA_SHIFT)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_1_DATA_RANGE                    31:0
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_1_DATA_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_1_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_1_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_1_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_1_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_COEF_LL_PREFETCH_2
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_2                       _MK_ADDR_CONST(0x18e0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_2_SECURE                        0x0
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_2_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_2_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_2_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_2_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_2_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_2_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_2_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_2_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_COEF_LL_PREFETCH_2_DATA_SHIFT)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_2_DATA_RANGE                    31:0
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_2_DATA_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_2_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_2_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_2_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_2_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_DBG_COEF_LL_PREFETCH_3
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_3                       _MK_ADDR_CONST(0x18e4)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_3_SECURE                        0x0
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_3_WORD_COUNT                    0x1
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_3_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_3_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_3_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_3_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_3_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_3_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_3_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_DBG_COEF_LL_PREFETCH_3_DATA_SHIFT)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_3_DATA_RANGE                    31:0
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_3_DATA_WOFFSET                  0x0
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_3_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_3_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_3_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_DBG_COEF_LL_PREFETCH_3_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VP8_SEGMENTID_BASE_0
#define ARVDE_BSEV_VP8_SEGMENTID_BASE_0                 _MK_ADDR_CONST(0x18e8)
#define ARVDE_BSEV_VP8_SEGMENTID_BASE_0_SECURE                  0x0
#define ARVDE_BSEV_VP8_SEGMENTID_BASE_0_WORD_COUNT                      0x1
#define ARVDE_BSEV_VP8_SEGMENTID_BASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEGMENTID_BASE_0_RESET_MASK                      _MK_MASK_CONST(0x3fff)
#define ARVDE_BSEV_VP8_SEGMENTID_BASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEGMENTID_BASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEGMENTID_BASE_0_READ_MASK                       _MK_MASK_CONST(0x3fff)
#define ARVDE_BSEV_VP8_SEGMENTID_BASE_0_WRITE_MASK                      _MK_MASK_CONST(0x3fff)
#define ARVDE_BSEV_VP8_SEGMENTID_BASE_0_VP8_SEGMENTID_BASE_ADDR_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VP8_SEGMENTID_BASE_0_VP8_SEGMENTID_BASE_ADDR_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_BSEV_VP8_SEGMENTID_BASE_0_VP8_SEGMENTID_BASE_ADDR_SHIFT)
#define ARVDE_BSEV_VP8_SEGMENTID_BASE_0_VP8_SEGMENTID_BASE_ADDR_RANGE                   13:0
#define ARVDE_BSEV_VP8_SEGMENTID_BASE_0_VP8_SEGMENTID_BASE_ADDR_WOFFSET                 0x0
#define ARVDE_BSEV_VP8_SEGMENTID_BASE_0_VP8_SEGMENTID_BASE_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEGMENTID_BASE_0_VP8_SEGMENTID_BASE_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0x3fff)
#define ARVDE_BSEV_VP8_SEGMENTID_BASE_0_VP8_SEGMENTID_BASE_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_SEGMENTID_BASE_0_VP8_SEGMENTID_BASE_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_VP8_DEQUANT_MAX_VALUE_0
#define ARVDE_BSEV_VP8_DEQUANT_MAX_VALUE_0                      _MK_ADDR_CONST(0x18ec)
#define ARVDE_BSEV_VP8_DEQUANT_MAX_VALUE_0_SECURE                       0x0
#define ARVDE_BSEV_VP8_DEQUANT_MAX_VALUE_0_WORD_COUNT                   0x1
#define ARVDE_BSEV_VP8_DEQUANT_MAX_VALUE_0_RESET_VAL                    _MK_MASK_CONST(0x7f7)
#define ARVDE_BSEV_VP8_DEQUANT_MAX_VALUE_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_VP8_DEQUANT_MAX_VALUE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_DEQUANT_MAX_VALUE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_DEQUANT_MAX_VALUE_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_VP8_DEQUANT_MAX_VALUE_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_VP8_DEQUANT_MAX_VALUE_0_DEQUANT_MAX_VALUE_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_VP8_DEQUANT_MAX_VALUE_0_DEQUANT_MAX_VALUE_FIELD                      _MK_FIELD_CONST(0xffff, ARVDE_BSEV_VP8_DEQUANT_MAX_VALUE_0_DEQUANT_MAX_VALUE_SHIFT)
#define ARVDE_BSEV_VP8_DEQUANT_MAX_VALUE_0_DEQUANT_MAX_VALUE_RANGE                      15:0
#define ARVDE_BSEV_VP8_DEQUANT_MAX_VALUE_0_DEQUANT_MAX_VALUE_WOFFSET                    0x0
#define ARVDE_BSEV_VP8_DEQUANT_MAX_VALUE_0_DEQUANT_MAX_VALUE_DEFAULT                    _MK_MASK_CONST(0x7f7)
#define ARVDE_BSEV_VP8_DEQUANT_MAX_VALUE_0_DEQUANT_MAX_VALUE_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_BSEV_VP8_DEQUANT_MAX_VALUE_0_DEQUANT_MAX_VALUE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_VP8_DEQUANT_MAX_VALUE_0_DEQUANT_MAX_VALUE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_HDR_SEARCH_0
#define ARVDE_BSEV_HDR_SEARCH_0                 _MK_ADDR_CONST(0x18f0)
#define ARVDE_BSEV_HDR_SEARCH_0_SECURE                  0x0
#define ARVDE_BSEV_HDR_SEARCH_0_WORD_COUNT                      0x1
#define ARVDE_BSEV_HDR_SEARCH_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_SEARCH_0_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_BSEV_HDR_SEARCH_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_SEARCH_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_SEARCH_0_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_BSEV_HDR_SEARCH_0_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE2_SHIFT                      _MK_SHIFT_CONST(16)
#define ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE2_FIELD                      _MK_FIELD_CONST(0xff, ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE2_SHIFT)
#define ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE2_RANGE                      23:16
#define ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE2_WOFFSET                    0x0
#define ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE2_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE2_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE1_SHIFT                      _MK_SHIFT_CONST(8)
#define ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE1_FIELD                      _MK_FIELD_CONST(0xff, ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE1_SHIFT)
#define ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE1_RANGE                      15:8
#define ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE1_WOFFSET                    0x0
#define ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE1_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE1_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE0_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE0_FIELD                      _MK_FIELD_CONST(0xff, ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE0_SHIFT)
#define ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE0_RANGE                      7:0
#define ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE0_WOFFSET                    0x0
#define ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE0_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE0_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_HDR_SEARCH_0_SEARCH_BYTE0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_BSEV_NEW_DMA_WRITE_ADDR_0
#define ARVDE_BSEV_NEW_DMA_WRITE_ADDR_0                 _MK_ADDR_CONST(0x18f4)
#define ARVDE_BSEV_NEW_DMA_WRITE_ADDR_0_SECURE                  0x0
#define ARVDE_BSEV_NEW_DMA_WRITE_ADDR_0_WORD_COUNT                      0x1
#define ARVDE_BSEV_NEW_DMA_WRITE_ADDR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_NEW_DMA_WRITE_ADDR_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_NEW_DMA_WRITE_ADDR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_NEW_DMA_WRITE_ADDR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_NEW_DMA_WRITE_ADDR_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_NEW_DMA_WRITE_ADDR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_NEW_DMA_WRITE_ADDR_0_DMA_WRITE_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_BSEV_NEW_DMA_WRITE_ADDR_0_DMA_WRITE_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, ARVDE_BSEV_NEW_DMA_WRITE_ADDR_0_DMA_WRITE_ADDR_SHIFT)
#define ARVDE_BSEV_NEW_DMA_WRITE_ADDR_0_DMA_WRITE_ADDR_RANGE                    31:0
#define ARVDE_BSEV_NEW_DMA_WRITE_ADDR_0_DMA_WRITE_ADDR_WOFFSET                  0x0
#define ARVDE_BSEV_NEW_DMA_WRITE_ADDR_0_DMA_WRITE_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_NEW_DMA_WRITE_ADDR_0_DMA_WRITE_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_BSEV_NEW_DMA_WRITE_ADDR_0_DMA_WRITE_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_BSEV_NEW_DMA_WRITE_ADDR_0_DMA_WRITE_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Packet BSECMD
#define BSECMD_SIZE 32

#define BSECMD_OPCODE_SHIFT                     _MK_SHIFT_CONST(26)
#define BSECMD_OPCODE_FIELD                     _MK_FIELD_CONST(0x3f, BSECMD_OPCODE_SHIFT)
#define BSECMD_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSECMD_OPCODE_ROW                       0
#define BSECMD_OPCODE_READBITS                  _MK_ENUM_CONST(1)
#define BSECMD_OPCODE_FLUSHBITS                 _MK_ENUM_CONST(2)
#define BSECMD_OPCODE_SCANBITS                  _MK_ENUM_CONST(3)
#define BSECMD_OPCODE_SCANBITS_WZERORUN                 _MK_ENUM_CONST(4)
#define BSECMD_OPCODE_READBITS_WZERORUN                 _MK_ENUM_CONST(5)
#define BSECMD_OPCODE_SCANBITS_WZERORUN_LU                      _MK_ENUM_CONST(6)
#define BSECMD_OPCODE_READBITS_WZERORUN_LU                      _MK_ENUM_CONST(7)
#define BSECMD_OPCODE_SCANBITS_WZERORUN_LU_PSLU                 _MK_ENUM_CONST(8)
#define BSECMD_OPCODE_READBITS_WZERORUN_LU_PSLU                 _MK_ENUM_CONST(9)
#define BSECMD_OPCODE_READBITS_WZERORUN_LU_PRLU                 _MK_ENUM_CONST(10)
#define BSECMD_OPCODE_SEEK_HDR                  _MK_ENUM_CONST(11)
#define BSECMD_OPCODE_NEW_MB                    _MK_ENUM_CONST(12)
#define BSECMD_OPCODE_BITPTR_STATUS                     _MK_ENUM_CONST(13)
#define BSECMD_OPCODE_BLKSTART_ENGINE                   _MK_ENUM_CONST(14)
#define BSECMD_OPCODE_WRITEBITS                 _MK_ENUM_CONST(15)
#define BSECMD_OPCODE_DMASETUP                  _MK_ENUM_CONST(16)
#define BSECMD_OPCODE_DMAFINISH                 _MK_ENUM_CONST(17)
#define BSECMD_OPCODE_NEW_MBHDR                 _MK_ENUM_CONST(18)
#define BSECMD_OPCODE_BLKBUFHDR_WR                      _MK_ENUM_CONST(19)
#define BSECMD_OPCODE_BLKBUFDATA_WR                     _MK_ENUM_CONST(20)
#define BSECMD_OPCODE_SETUPTABLE                        _MK_ENUM_CONST(21)
#define BSECMD_OPCODE_GETWORD                   _MK_ENUM_CONST(22)
#define BSECMD_OPCODE_BYTEALIGN                 _MK_ENUM_CONST(23)
#define BSECMD_OPCODE_SAVEBITS2MEM                      _MK_ENUM_CONST(24)
#define BSECMD_OPCODE_WRITEWORDS                        _MK_ENUM_CONST(25)
#define BSECMD_OPCODE_MORE_RBSP_DATA                    _MK_ENUM_CONST(26)
#define BSECMD_OPCODE_INTERRUPT_ME                      _MK_ENUM_CONST(29)
#define BSECMD_OPCODE_WRITE_REG2IRAM                    _MK_ENUM_CONST(30)
#define BSECMD_OPCODE_WRITE_REG                 _MK_ENUM_CONST(31)
#define BSECMD_OPCODE_MEMDMA_VI                 _MK_ENUM_CONST(32)
#define BSECMD_OPCODE_VRAM_CLR                  _MK_ENUM_CONST(33)
#define BSECMD_OPCODE_MEMDMA_VD                 _MK_ENUM_CONST(34)
#define BSECMD_OPCODE_PARSE_WEIGHT_TABLE                        _MK_ENUM_CONST(35)
#define BSECMD_OPCODE_NEW_CONFIG                        _MK_ENUM_CONST(36)
#define BSECMD_OPCODE_AESSETUPTABLE                     _MK_ENUM_CONST(37)
#define BSECMD_OPCODE_DECODE_MBCNT                      _MK_ENUM_CONST(38)
#define BSECMD_OPCODE_PARSE_BITPLANE                    _MK_ENUM_CONST(39)
#define BSECMD_OPCODE_READ_NALS                 _MK_ENUM_CONST(40)
#define BSECMD_OPCODE_PARSE_DEC_REF_PIC_MARKING                 _MK_ENUM_CONST(41)
#define BSECMD_OPCODE_CABAC                     _MK_ENUM_CONST(48)

#define BSECMD_DATA_SHIFT                       _MK_SHIFT_CONST(0)
#define BSECMD_DATA_FIELD                       _MK_FIELD_CONST(0x3ffffff, BSECMD_DATA_SHIFT)
#define BSECMD_DATA_RANGE                       _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(0)
#define BSECMD_DATA_ROW                 0


// Packet BSE_READBITS
#define BSE_READBITS_SIZE 32

#define BSE_READBITS_OPCODE_SHIFT                       _MK_SHIFT_CONST(26)
#define BSE_READBITS_OPCODE_FIELD                       _MK_FIELD_CONST(0x3f, BSE_READBITS_OPCODE_SHIFT)
#define BSE_READBITS_OPCODE_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_READBITS_OPCODE_ROW                 0
#define BSE_READBITS_OPCODE_READBITS                    _MK_ENUM_CONST(1)

#define BSE_READBITS_LOOP_COUNT_SHIFT                   _MK_SHIFT_CONST(10)
#define BSE_READBITS_LOOP_COUNT_FIELD                   _MK_FIELD_CONST(0x7f, BSE_READBITS_LOOP_COUNT_SHIFT)
#define BSE_READBITS_LOOP_COUNT_RANGE                   _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(10)
#define BSE_READBITS_LOOP_COUNT_ROW                     0

#define BSE_READBITS_BIT_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define BSE_READBITS_BIT_COUNT_FIELD                    _MK_FIELD_CONST(0x3f, BSE_READBITS_BIT_COUNT_SHIFT)
#define BSE_READBITS_BIT_COUNT_RANGE                    _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define BSE_READBITS_BIT_COUNT_ROW                      0


// Packet BSE_FLUSHBITS
#define BSE_FLUSHBITS_SIZE 32

#define BSE_FLUSHBITS_OPCODE_SHIFT                      _MK_SHIFT_CONST(26)
#define BSE_FLUSHBITS_OPCODE_FIELD                      _MK_FIELD_CONST(0x3f, BSE_FLUSHBITS_OPCODE_SHIFT)
#define BSE_FLUSHBITS_OPCODE_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_FLUSHBITS_OPCODE_ROW                        0
#define BSE_FLUSHBITS_OPCODE_FLUSHBITS                  _MK_ENUM_CONST(2)

#define BSE_FLUSHBITS_COUNT_EMUL_BYTES_SHIFT                    _MK_SHIFT_CONST(25)
#define BSE_FLUSHBITS_COUNT_EMUL_BYTES_FIELD                    _MK_FIELD_CONST(0x1, BSE_FLUSHBITS_COUNT_EMUL_BYTES_SHIFT)
#define BSE_FLUSHBITS_COUNT_EMUL_BYTES_RANGE                    _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define BSE_FLUSHBITS_COUNT_EMUL_BYTES_ROW                      0

#define BSE_FLUSHBITS_BIT_COUNT_SHIFT                   _MK_SHIFT_CONST(0)
#define BSE_FLUSHBITS_BIT_COUNT_FIELD                   _MK_FIELD_CONST(0x3f, BSE_FLUSHBITS_BIT_COUNT_SHIFT)
#define BSE_FLUSHBITS_BIT_COUNT_RANGE                   _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define BSE_FLUSHBITS_BIT_COUNT_ROW                     0


// Packet BSE_SCANBITS
#define BSE_SCANBITS_SIZE 32

#define BSE_SCANBITS_OPCODE_SHIFT                       _MK_SHIFT_CONST(26)
#define BSE_SCANBITS_OPCODE_FIELD                       _MK_FIELD_CONST(0x3f, BSE_SCANBITS_OPCODE_SHIFT)
#define BSE_SCANBITS_OPCODE_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_SCANBITS_OPCODE_ROW                 0
#define BSE_SCANBITS_OPCODE_SCANBITS                    _MK_ENUM_CONST(3)

#define BSE_SCANBITS_LINK_LIST_ID_SHIFT                 _MK_SHIFT_CONST(15)
#define BSE_SCANBITS_LINK_LIST_ID_FIELD                 _MK_FIELD_CONST(0x1, BSE_SCANBITS_LINK_LIST_ID_SHIFT)
#define BSE_SCANBITS_LINK_LIST_ID_RANGE                 _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define BSE_SCANBITS_LINK_LIST_ID_ROW                   0
#define BSE_SCANBITS_LINK_LIST_ID_HEADER                        _MK_ENUM_CONST(0)
#define BSE_SCANBITS_LINK_LIST_ID_COEF                  _MK_ENUM_CONST(1)

#define BSE_SCANBITS_PARTITION_ID_SHIFT                 _MK_SHIFT_CONST(12)
#define BSE_SCANBITS_PARTITION_ID_FIELD                 _MK_FIELD_CONST(0x7, BSE_SCANBITS_PARTITION_ID_SHIFT)
#define BSE_SCANBITS_PARTITION_ID_RANGE                 _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(12)
#define BSE_SCANBITS_PARTITION_ID_ROW                   0

#define BSE_SCANBITS_FLUSH_BIT_COUNT_SHIFT                      _MK_SHIFT_CONST(6)
#define BSE_SCANBITS_FLUSH_BIT_COUNT_FIELD                      _MK_FIELD_CONST(0x3f, BSE_SCANBITS_FLUSH_BIT_COUNT_SHIFT)
#define BSE_SCANBITS_FLUSH_BIT_COUNT_RANGE                      _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(6)
#define BSE_SCANBITS_FLUSH_BIT_COUNT_ROW                        0

#define BSE_SCANBITS_BIT_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define BSE_SCANBITS_BIT_COUNT_FIELD                    _MK_FIELD_CONST(0x3f, BSE_SCANBITS_BIT_COUNT_SHIFT)
#define BSE_SCANBITS_BIT_COUNT_RANGE                    _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define BSE_SCANBITS_BIT_COUNT_ROW                      0


// Packet BSE_SCANBITS_WZERORUN
#define BSE_SCANBITS_WZERORUN_SIZE 32

#define BSE_SCANBITS_WZERORUN_OPCODE_SHIFT                      _MK_SHIFT_CONST(26)
#define BSE_SCANBITS_WZERORUN_OPCODE_FIELD                      _MK_FIELD_CONST(0x3f, BSE_SCANBITS_WZERORUN_OPCODE_SHIFT)
#define BSE_SCANBITS_WZERORUN_OPCODE_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_SCANBITS_WZERORUN_OPCODE_ROW                        0
#define BSE_SCANBITS_WZERORUN_OPCODE_SCANBITS_WZERORUN                  _MK_ENUM_CONST(4)

#define BSE_SCANBITS_WZERORUN_ZR_SEL_SHIFT                      _MK_SHIFT_CONST(6)
#define BSE_SCANBITS_WZERORUN_ZR_SEL_FIELD                      _MK_FIELD_CONST(0x1, BSE_SCANBITS_WZERORUN_ZR_SEL_SHIFT)
#define BSE_SCANBITS_WZERORUN_ZR_SEL_RANGE                      _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define BSE_SCANBITS_WZERORUN_ZR_SEL_ROW                        0

#define BSE_SCANBITS_WZERORUN_CLAMP_CNT_SHIFT                   _MK_SHIFT_CONST(0)
#define BSE_SCANBITS_WZERORUN_CLAMP_CNT_FIELD                   _MK_FIELD_CONST(0x1f, BSE_SCANBITS_WZERORUN_CLAMP_CNT_SHIFT)
#define BSE_SCANBITS_WZERORUN_CLAMP_CNT_RANGE                   _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define BSE_SCANBITS_WZERORUN_CLAMP_CNT_ROW                     0


// Packet BSE_READBITS_WZERORUN
#define BSE_READBITS_WZERORUN_SIZE 32

#define BSE_READBITS_WZERORUN_OPCODE_SHIFT                      _MK_SHIFT_CONST(26)
#define BSE_READBITS_WZERORUN_OPCODE_FIELD                      _MK_FIELD_CONST(0x3f, BSE_READBITS_WZERORUN_OPCODE_SHIFT)
#define BSE_READBITS_WZERORUN_OPCODE_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_READBITS_WZERORUN_OPCODE_ROW                        0
#define BSE_READBITS_WZERORUN_OPCODE_READBITS_WZERORUN                  _MK_ENUM_CONST(5)

#define BSE_READBITS_WZERORUN_ZR_SEL_SHIFT                      _MK_SHIFT_CONST(6)
#define BSE_READBITS_WZERORUN_ZR_SEL_FIELD                      _MK_FIELD_CONST(0x1, BSE_READBITS_WZERORUN_ZR_SEL_SHIFT)
#define BSE_READBITS_WZERORUN_ZR_SEL_RANGE                      _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define BSE_READBITS_WZERORUN_ZR_SEL_ROW                        0

#define BSE_READBITS_WZERORUN_CLAMP_CNT_SHIFT                   _MK_SHIFT_CONST(0)
#define BSE_READBITS_WZERORUN_CLAMP_CNT_FIELD                   _MK_FIELD_CONST(0x1f, BSE_READBITS_WZERORUN_CLAMP_CNT_SHIFT)
#define BSE_READBITS_WZERORUN_CLAMP_CNT_RANGE                   _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define BSE_READBITS_WZERORUN_CLAMP_CNT_ROW                     0


// Packet BSE_SCANBITS_WZERORUN_LU
#define BSE_SCANBITS_WZERORUN_LU_SIZE 32

#define BSE_SCANBITS_WZERORUN_LU_OPCODE_SHIFT                   _MK_SHIFT_CONST(26)
#define BSE_SCANBITS_WZERORUN_LU_OPCODE_FIELD                   _MK_FIELD_CONST(0x3f, BSE_SCANBITS_WZERORUN_LU_OPCODE_SHIFT)
#define BSE_SCANBITS_WZERORUN_LU_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_SCANBITS_WZERORUN_LU_OPCODE_ROW                     0
#define BSE_SCANBITS_WZERORUN_LU_OPCODE_SCANBITS_WZERORUN_LU                    _MK_ENUM_CONST(6)

#define BSE_SCANBITS_WZERORUN_LU_TABLE_SEL_SHIFT                        _MK_SHIFT_CONST(7)
#define BSE_SCANBITS_WZERORUN_LU_TABLE_SEL_FIELD                        _MK_FIELD_CONST(0x7, BSE_SCANBITS_WZERORUN_LU_TABLE_SEL_SHIFT)
#define BSE_SCANBITS_WZERORUN_LU_TABLE_SEL_RANGE                        _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(7)
#define BSE_SCANBITS_WZERORUN_LU_TABLE_SEL_ROW                  0

#define BSE_SCANBITS_WZERORUN_LU_ZR_SEL_SHIFT                   _MK_SHIFT_CONST(6)
#define BSE_SCANBITS_WZERORUN_LU_ZR_SEL_FIELD                   _MK_FIELD_CONST(0x1, BSE_SCANBITS_WZERORUN_LU_ZR_SEL_SHIFT)
#define BSE_SCANBITS_WZERORUN_LU_ZR_SEL_RANGE                   _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define BSE_SCANBITS_WZERORUN_LU_ZR_SEL_ROW                     0

#define BSE_SCANBITS_WZERORUN_LU_CLAMP_CNT_SHIFT                        _MK_SHIFT_CONST(0)
#define BSE_SCANBITS_WZERORUN_LU_CLAMP_CNT_FIELD                        _MK_FIELD_CONST(0x1f, BSE_SCANBITS_WZERORUN_LU_CLAMP_CNT_SHIFT)
#define BSE_SCANBITS_WZERORUN_LU_CLAMP_CNT_RANGE                        _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define BSE_SCANBITS_WZERORUN_LU_CLAMP_CNT_ROW                  0


// Packet BSE_READBITS_WZERORUN_LU
#define BSE_READBITS_WZERORUN_LU_SIZE 32

#define BSE_READBITS_WZERORUN_LU_OPCODE_SHIFT                   _MK_SHIFT_CONST(26)
#define BSE_READBITS_WZERORUN_LU_OPCODE_FIELD                   _MK_FIELD_CONST(0x3f, BSE_READBITS_WZERORUN_LU_OPCODE_SHIFT)
#define BSE_READBITS_WZERORUN_LU_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_READBITS_WZERORUN_LU_OPCODE_ROW                     0
#define BSE_READBITS_WZERORUN_LU_OPCODE_READBITS_WZERORUN_LU                    _MK_ENUM_CONST(7)

#define BSE_READBITS_WZERORUN_LU_TABLE_SEL_SHIFT                        _MK_SHIFT_CONST(7)
#define BSE_READBITS_WZERORUN_LU_TABLE_SEL_FIELD                        _MK_FIELD_CONST(0x7, BSE_READBITS_WZERORUN_LU_TABLE_SEL_SHIFT)
#define BSE_READBITS_WZERORUN_LU_TABLE_SEL_RANGE                        _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(7)
#define BSE_READBITS_WZERORUN_LU_TABLE_SEL_ROW                  0

#define BSE_READBITS_WZERORUN_LU_ZR_SEL_SHIFT                   _MK_SHIFT_CONST(6)
#define BSE_READBITS_WZERORUN_LU_ZR_SEL_FIELD                   _MK_FIELD_CONST(0x1, BSE_READBITS_WZERORUN_LU_ZR_SEL_SHIFT)
#define BSE_READBITS_WZERORUN_LU_ZR_SEL_RANGE                   _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define BSE_READBITS_WZERORUN_LU_ZR_SEL_ROW                     0

#define BSE_READBITS_WZERORUN_LU_CLAMP_CNT_SHIFT                        _MK_SHIFT_CONST(0)
#define BSE_READBITS_WZERORUN_LU_CLAMP_CNT_FIELD                        _MK_FIELD_CONST(0x1f, BSE_READBITS_WZERORUN_LU_CLAMP_CNT_SHIFT)
#define BSE_READBITS_WZERORUN_LU_CLAMP_CNT_RANGE                        _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define BSE_READBITS_WZERORUN_LU_CLAMP_CNT_ROW                  0


// Packet BSE_SCANBITS_WZERORUN_LU_PSLU
#define BSE_SCANBITS_WZERORUN_LU_PSLU_SIZE 32

#define BSE_SCANBITS_WZERORUN_LU_PSLU_OPCODE_SHIFT                      _MK_SHIFT_CONST(26)
#define BSE_SCANBITS_WZERORUN_LU_PSLU_OPCODE_FIELD                      _MK_FIELD_CONST(0x3f, BSE_SCANBITS_WZERORUN_LU_PSLU_OPCODE_SHIFT)
#define BSE_SCANBITS_WZERORUN_LU_PSLU_OPCODE_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_SCANBITS_WZERORUN_LU_PSLU_OPCODE_ROW                        0
#define BSE_SCANBITS_WZERORUN_LU_PSLU_OPCODE_SCANBITS_WZERORUN_LU_PSLU                  _MK_ENUM_CONST(8)

#define BSE_SCANBITS_WZERORUN_LU_PSLU_CMD_OFFSET_SHIFT                  _MK_SHIFT_CONST(17)
#define BSE_SCANBITS_WZERORUN_LU_PSLU_CMD_OFFSET_FIELD                  _MK_FIELD_CONST(0xf, BSE_SCANBITS_WZERORUN_LU_PSLU_CMD_OFFSET_SHIFT)
#define BSE_SCANBITS_WZERORUN_LU_PSLU_CMD_OFFSET_RANGE                  _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(17)
#define BSE_SCANBITS_WZERORUN_LU_PSLU_CMD_OFFSET_ROW                    0

#define BSE_SCANBITS_WZERORUN_LU_PSLU_TABLE_SEL_SHIFT                   _MK_SHIFT_CONST(7)
#define BSE_SCANBITS_WZERORUN_LU_PSLU_TABLE_SEL_FIELD                   _MK_FIELD_CONST(0x7, BSE_SCANBITS_WZERORUN_LU_PSLU_TABLE_SEL_SHIFT)
#define BSE_SCANBITS_WZERORUN_LU_PSLU_TABLE_SEL_RANGE                   _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(7)
#define BSE_SCANBITS_WZERORUN_LU_PSLU_TABLE_SEL_ROW                     0

#define BSE_SCANBITS_WZERORUN_LU_PSLU_ZR_SEL_SHIFT                      _MK_SHIFT_CONST(6)
#define BSE_SCANBITS_WZERORUN_LU_PSLU_ZR_SEL_FIELD                      _MK_FIELD_CONST(0x1, BSE_SCANBITS_WZERORUN_LU_PSLU_ZR_SEL_SHIFT)
#define BSE_SCANBITS_WZERORUN_LU_PSLU_ZR_SEL_RANGE                      _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define BSE_SCANBITS_WZERORUN_LU_PSLU_ZR_SEL_ROW                        0

#define BSE_SCANBITS_WZERORUN_LU_PSLU_CLAMP_CNT_SHIFT                   _MK_SHIFT_CONST(0)
#define BSE_SCANBITS_WZERORUN_LU_PSLU_CLAMP_CNT_FIELD                   _MK_FIELD_CONST(0x1f, BSE_SCANBITS_WZERORUN_LU_PSLU_CLAMP_CNT_SHIFT)
#define BSE_SCANBITS_WZERORUN_LU_PSLU_CLAMP_CNT_RANGE                   _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define BSE_SCANBITS_WZERORUN_LU_PSLU_CLAMP_CNT_ROW                     0


// Packet BSE_READBITS_WZERORUN_LU_PSLU
#define BSE_READBITS_WZERORUN_LU_PSLU_SIZE 32

#define BSE_READBITS_WZERORUN_LU_PSLU_OPCODE_SHIFT                      _MK_SHIFT_CONST(26)
#define BSE_READBITS_WZERORUN_LU_PSLU_OPCODE_FIELD                      _MK_FIELD_CONST(0x3f, BSE_READBITS_WZERORUN_LU_PSLU_OPCODE_SHIFT)
#define BSE_READBITS_WZERORUN_LU_PSLU_OPCODE_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_READBITS_WZERORUN_LU_PSLU_OPCODE_ROW                        0
#define BSE_READBITS_WZERORUN_LU_PSLU_OPCODE_READBITS_WZERORUN_LU_PSLU                  _MK_ENUM_CONST(9)

#define BSE_READBITS_WZERORUN_LU_PSLU_CMD_OFFSET_SHIFT                  _MK_SHIFT_CONST(17)
#define BSE_READBITS_WZERORUN_LU_PSLU_CMD_OFFSET_FIELD                  _MK_FIELD_CONST(0xf, BSE_READBITS_WZERORUN_LU_PSLU_CMD_OFFSET_SHIFT)
#define BSE_READBITS_WZERORUN_LU_PSLU_CMD_OFFSET_RANGE                  _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(17)
#define BSE_READBITS_WZERORUN_LU_PSLU_CMD_OFFSET_ROW                    0

#define BSE_READBITS_WZERORUN_LU_PSLU_TABLE_SEL_SHIFT                   _MK_SHIFT_CONST(7)
#define BSE_READBITS_WZERORUN_LU_PSLU_TABLE_SEL_FIELD                   _MK_FIELD_CONST(0x7, BSE_READBITS_WZERORUN_LU_PSLU_TABLE_SEL_SHIFT)
#define BSE_READBITS_WZERORUN_LU_PSLU_TABLE_SEL_RANGE                   _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(7)
#define BSE_READBITS_WZERORUN_LU_PSLU_TABLE_SEL_ROW                     0

#define BSE_READBITS_WZERORUN_LU_PSLU_ZR_SEL_SHIFT                      _MK_SHIFT_CONST(6)
#define BSE_READBITS_WZERORUN_LU_PSLU_ZR_SEL_FIELD                      _MK_FIELD_CONST(0x1, BSE_READBITS_WZERORUN_LU_PSLU_ZR_SEL_SHIFT)
#define BSE_READBITS_WZERORUN_LU_PSLU_ZR_SEL_RANGE                      _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define BSE_READBITS_WZERORUN_LU_PSLU_ZR_SEL_ROW                        0

#define BSE_READBITS_WZERORUN_LU_PSLU_CLAMP_CNT_SHIFT                   _MK_SHIFT_CONST(0)
#define BSE_READBITS_WZERORUN_LU_PSLU_CLAMP_CNT_FIELD                   _MK_FIELD_CONST(0x1f, BSE_READBITS_WZERORUN_LU_PSLU_CLAMP_CNT_SHIFT)
#define BSE_READBITS_WZERORUN_LU_PSLU_CLAMP_CNT_RANGE                   _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define BSE_READBITS_WZERORUN_LU_PSLU_CLAMP_CNT_ROW                     0


// Packet BSE_READBITS_WZERORUN_LU_PRLU
#define BSE_READBITS_WZERORUN_LU_PRLU_SIZE 32

#define BSE_READBITS_WZERORUN_LU_PRLU_OPCODE_SHIFT                      _MK_SHIFT_CONST(26)
#define BSE_READBITS_WZERORUN_LU_PRLU_OPCODE_FIELD                      _MK_FIELD_CONST(0x3f, BSE_READBITS_WZERORUN_LU_PRLU_OPCODE_SHIFT)
#define BSE_READBITS_WZERORUN_LU_PRLU_OPCODE_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_READBITS_WZERORUN_LU_PRLU_OPCODE_ROW                        0
#define BSE_READBITS_WZERORUN_LU_PRLU_OPCODE_READBITS_WZERORUN_LU_PRLU                  _MK_ENUM_CONST(10)

#define BSE_READBITS_WZERORUN_LU_PRLU_CMD_OFFSET_SHIFT                  _MK_SHIFT_CONST(17)
#define BSE_READBITS_WZERORUN_LU_PRLU_CMD_OFFSET_FIELD                  _MK_FIELD_CONST(0xf, BSE_READBITS_WZERORUN_LU_PRLU_CMD_OFFSET_SHIFT)
#define BSE_READBITS_WZERORUN_LU_PRLU_CMD_OFFSET_RANGE                  _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(17)
#define BSE_READBITS_WZERORUN_LU_PRLU_CMD_OFFSET_ROW                    0

#define BSE_READBITS_WZERORUN_LU_PRLU_LOOP_CNT_SHIFT                    _MK_SHIFT_CONST(10)
#define BSE_READBITS_WZERORUN_LU_PRLU_LOOP_CNT_FIELD                    _MK_FIELD_CONST(0x7f, BSE_READBITS_WZERORUN_LU_PRLU_LOOP_CNT_SHIFT)
#define BSE_READBITS_WZERORUN_LU_PRLU_LOOP_CNT_RANGE                    _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(10)
#define BSE_READBITS_WZERORUN_LU_PRLU_LOOP_CNT_ROW                      0

#define BSE_READBITS_WZERORUN_LU_PRLU_TABLE_SEL_SHIFT                   _MK_SHIFT_CONST(7)
#define BSE_READBITS_WZERORUN_LU_PRLU_TABLE_SEL_FIELD                   _MK_FIELD_CONST(0x7, BSE_READBITS_WZERORUN_LU_PRLU_TABLE_SEL_SHIFT)
#define BSE_READBITS_WZERORUN_LU_PRLU_TABLE_SEL_RANGE                   _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(7)
#define BSE_READBITS_WZERORUN_LU_PRLU_TABLE_SEL_ROW                     0

#define BSE_READBITS_WZERORUN_LU_PRLU_ZR_SEL_SHIFT                      _MK_SHIFT_CONST(6)
#define BSE_READBITS_WZERORUN_LU_PRLU_ZR_SEL_FIELD                      _MK_FIELD_CONST(0x1, BSE_READBITS_WZERORUN_LU_PRLU_ZR_SEL_SHIFT)
#define BSE_READBITS_WZERORUN_LU_PRLU_ZR_SEL_RANGE                      _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define BSE_READBITS_WZERORUN_LU_PRLU_ZR_SEL_ROW                        0

#define BSE_READBITS_WZERORUN_LU_PRLU_CLAMP_CNT_SHIFT                   _MK_SHIFT_CONST(0)
#define BSE_READBITS_WZERORUN_LU_PRLU_CLAMP_CNT_FIELD                   _MK_FIELD_CONST(0x1f, BSE_READBITS_WZERORUN_LU_PRLU_CLAMP_CNT_SHIFT)
#define BSE_READBITS_WZERORUN_LU_PRLU_CLAMP_CNT_RANGE                   _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define BSE_READBITS_WZERORUN_LU_PRLU_CLAMP_CNT_ROW                     0


// Packet BSE_SEEK_HDR
#define BSE_SEEK_HDR_SIZE 32

#define BSE_SEEK_HDR_OPCODE_SHIFT                       _MK_SHIFT_CONST(26)
#define BSE_SEEK_HDR_OPCODE_FIELD                       _MK_FIELD_CONST(0x3f, BSE_SEEK_HDR_OPCODE_SHIFT)
#define BSE_SEEK_HDR_OPCODE_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_SEEK_HDR_OPCODE_ROW                 0
#define BSE_SEEK_HDR_OPCODE_SEEK_HDR                    _MK_ENUM_CONST(11)

#define BSE_SEEK_HDR_HDR0_ENABLE_SHIFT                  _MK_SHIFT_CONST(25)
#define BSE_SEEK_HDR_HDR0_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, BSE_SEEK_HDR_HDR0_ENABLE_SHIFT)
#define BSE_SEEK_HDR_HDR0_ENABLE_RANGE                  _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define BSE_SEEK_HDR_HDR0_ENABLE_ROW                    0

#define BSE_SEEK_HDR_HDR1_ENABLE_SHIFT                  _MK_SHIFT_CONST(24)
#define BSE_SEEK_HDR_HDR1_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, BSE_SEEK_HDR_HDR1_ENABLE_SHIFT)
#define BSE_SEEK_HDR_HDR1_ENABLE_RANGE                  _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define BSE_SEEK_HDR_HDR1_ENABLE_ROW                    0

#define BSE_SEEK_HDR_PROGRAMMABLE_HDR_ENABLE_SHIFT                      _MK_SHIFT_CONST(23)
#define BSE_SEEK_HDR_PROGRAMMABLE_HDR_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, BSE_SEEK_HDR_PROGRAMMABLE_HDR_ENABLE_SHIFT)
#define BSE_SEEK_HDR_PROGRAMMABLE_HDR_ENABLE_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define BSE_SEEK_HDR_PROGRAMMABLE_HDR_ENABLE_ROW                        0

#define BSE_SEEK_HDR_MAX_BYTES_SHIFT                    _MK_SHIFT_CONST(0)
#define BSE_SEEK_HDR_MAX_BYTES_FIELD                    _MK_FIELD_CONST(0x7fffff, BSE_SEEK_HDR_MAX_BYTES_SHIFT)
#define BSE_SEEK_HDR_MAX_BYTES_RANGE                    _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(0)
#define BSE_SEEK_HDR_MAX_BYTES_ROW                      0


// Packet BSE_NEW_MBHDR_VP8
#define BSE_NEW_MBHDR_VP8_SIZE 32

#define BSE_NEW_MBHDR_VP8_OPCODE_SHIFT                  _MK_SHIFT_CONST(26)
#define BSE_NEW_MBHDR_VP8_OPCODE_FIELD                  _MK_FIELD_CONST(0x3f, BSE_NEW_MBHDR_VP8_OPCODE_SHIFT)
#define BSE_NEW_MBHDR_VP8_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_NEW_MBHDR_VP8_OPCODE_ROW                    0
#define BSE_NEW_MBHDR_VP8_OPCODE_NEW_MBHDR                      _MK_ENUM_CONST(18)

#define BSE_NEW_MBHDR_VP8_RESERVED_X_SHIFT                      _MK_SHIFT_CONST(20)
#define BSE_NEW_MBHDR_VP8_RESERVED_X_FIELD                      _MK_FIELD_CONST(0xf, BSE_NEW_MBHDR_VP8_RESERVED_X_SHIFT)
#define BSE_NEW_MBHDR_VP8_RESERVED_X_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(20)
#define BSE_NEW_MBHDR_VP8_RESERVED_X_ROW                        0

#define BSE_NEW_MBHDR_VP8_X_MB_POS_SHIFT                        _MK_SHIFT_CONST(12)
#define BSE_NEW_MBHDR_VP8_X_MB_POS_FIELD                        _MK_FIELD_CONST(0xff, BSE_NEW_MBHDR_VP8_X_MB_POS_SHIFT)
#define BSE_NEW_MBHDR_VP8_X_MB_POS_RANGE                        _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(12)
#define BSE_NEW_MBHDR_VP8_X_MB_POS_ROW                  0

#define BSE_NEW_MBHDR_VP8_RESERVED_Y_SHIFT                      _MK_SHIFT_CONST(8)
#define BSE_NEW_MBHDR_VP8_RESERVED_Y_FIELD                      _MK_FIELD_CONST(0xf, BSE_NEW_MBHDR_VP8_RESERVED_Y_SHIFT)
#define BSE_NEW_MBHDR_VP8_RESERVED_Y_RANGE                      _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(8)
#define BSE_NEW_MBHDR_VP8_RESERVED_Y_ROW                        0

#define BSE_NEW_MBHDR_VP8_Y_MB_POS_SHIFT                        _MK_SHIFT_CONST(0)
#define BSE_NEW_MBHDR_VP8_Y_MB_POS_FIELD                        _MK_FIELD_CONST(0xff, BSE_NEW_MBHDR_VP8_Y_MB_POS_SHIFT)
#define BSE_NEW_MBHDR_VP8_Y_MB_POS_RANGE                        _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define BSE_NEW_MBHDR_VP8_Y_MB_POS_ROW                  0


// Packet BSE_DECODE_MBCNT_VP8
#define BSE_DECODE_MBCNT_VP8_SIZE 32

#define BSE_DECODE_MBCNT_VP8_OPCODE_SHIFT                       _MK_SHIFT_CONST(26)
#define BSE_DECODE_MBCNT_VP8_OPCODE_FIELD                       _MK_FIELD_CONST(0x3f, BSE_DECODE_MBCNT_VP8_OPCODE_SHIFT)
#define BSE_DECODE_MBCNT_VP8_OPCODE_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_DECODE_MBCNT_VP8_OPCODE_ROW                 0
#define BSE_DECODE_MBCNT_VP8_OPCODE_DECODE_MBCNT                        _MK_ENUM_CONST(38)

#define BSE_DECODE_MBCNT_VP8_NEW_PIC_SHIFT                      _MK_SHIFT_CONST(17)
#define BSE_DECODE_MBCNT_VP8_NEW_PIC_FIELD                      _MK_FIELD_CONST(0x1, BSE_DECODE_MBCNT_VP8_NEW_PIC_SHIFT)
#define BSE_DECODE_MBCNT_VP8_NEW_PIC_RANGE                      _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(17)
#define BSE_DECODE_MBCNT_VP8_NEW_PIC_ROW                        0

#define BSE_DECODE_MBCNT_VP8_DIS_COEFF_PARSING_SHIFT                    _MK_SHIFT_CONST(16)
#define BSE_DECODE_MBCNT_VP8_DIS_COEFF_PARSING_FIELD                    _MK_FIELD_CONST(0x1, BSE_DECODE_MBCNT_VP8_DIS_COEFF_PARSING_SHIFT)
#define BSE_DECODE_MBCNT_VP8_DIS_COEFF_PARSING_RANGE                    _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define BSE_DECODE_MBCNT_VP8_DIS_COEFF_PARSING_ROW                      0

#define BSE_DECODE_MBCNT_VP8_MBCNT_SHIFT                        _MK_SHIFT_CONST(0)
#define BSE_DECODE_MBCNT_VP8_MBCNT_FIELD                        _MK_FIELD_CONST(0xffff, BSE_DECODE_MBCNT_VP8_MBCNT_SHIFT)
#define BSE_DECODE_MBCNT_VP8_MBCNT_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define BSE_DECODE_MBCNT_VP8_MBCNT_ROW                  0


// Packet BSE_NEW_MB_VP8
#define BSE_NEW_MB_VP8_SIZE 6

#define BSE_NEW_MB_VP8_OPCODE_SHIFT                     _MK_SHIFT_CONST(26)
#define BSE_NEW_MB_VP8_OPCODE_FIELD                     _MK_FIELD_CONST(0x3f, BSE_NEW_MB_VP8_OPCODE_SHIFT)
#define BSE_NEW_MB_VP8_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_NEW_MB_VP8_OPCODE_ROW                       0
#define BSE_NEW_MB_VP8_OPCODE_NEW_MB                    _MK_ENUM_CONST(12)


// Packet BSE_NEW_MB_VC1
#define BSE_NEW_MB_VC1_SIZE 32

#define BSE_NEW_MB_VC1_OPCODE_SHIFT                     _MK_SHIFT_CONST(26)
#define BSE_NEW_MB_VC1_OPCODE_FIELD                     _MK_FIELD_CONST(0x3f, BSE_NEW_MB_VC1_OPCODE_SHIFT)
#define BSE_NEW_MB_VC1_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_NEW_MB_VC1_OPCODE_ROW                       0
#define BSE_NEW_MB_VC1_OPCODE_NEW_MB                    _MK_ENUM_CONST(12)

#define BSE_NEW_MB_VC1_HALF_QP_SHIFT                    _MK_SHIFT_CONST(25)
#define BSE_NEW_MB_VC1_HALF_QP_FIELD                    _MK_FIELD_CONST(0x1, BSE_NEW_MB_VC1_HALF_QP_SHIFT)
#define BSE_NEW_MB_VC1_HALF_QP_RANGE                    _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define BSE_NEW_MB_VC1_HALF_QP_ROW                      0

#define BSE_NEW_MB_VC1_MQUANT_SHIFT                     _MK_SHIFT_CONST(20)
#define BSE_NEW_MB_VC1_MQUANT_FIELD                     _MK_FIELD_CONST(0x1f, BSE_NEW_MB_VC1_MQUANT_SHIFT)
#define BSE_NEW_MB_VC1_MQUANT_RANGE                     _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(20)
#define BSE_NEW_MB_VC1_MQUANT_ROW                       0

#define BSE_NEW_MB_VC1_ACPRED_SHIFT                     _MK_SHIFT_CONST(19)
#define BSE_NEW_MB_VC1_ACPRED_FIELD                     _MK_FIELD_CONST(0x1, BSE_NEW_MB_VC1_ACPRED_SHIFT)
#define BSE_NEW_MB_VC1_ACPRED_RANGE                     _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define BSE_NEW_MB_VC1_ACPRED_ROW                       0

#define BSE_NEW_MB_VC1_SUBBLKPAT_SHIFT                  _MK_SHIFT_CONST(15)
#define BSE_NEW_MB_VC1_SUBBLKPAT_FIELD                  _MK_FIELD_CONST(0xf, BSE_NEW_MB_VC1_SUBBLKPAT_SHIFT)
#define BSE_NEW_MB_VC1_SUBBLKPAT_RANGE                  _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(15)
#define BSE_NEW_MB_VC1_SUBBLKPAT_ROW                    0

#define BSE_NEW_MB_VC1_MB_SIG_LEVEL_SHIFT                       _MK_SHIFT_CONST(14)
#define BSE_NEW_MB_VC1_MB_SIG_LEVEL_FIELD                       _MK_FIELD_CONST(0x1, BSE_NEW_MB_VC1_MB_SIG_LEVEL_SHIFT)
#define BSE_NEW_MB_VC1_MB_SIG_LEVEL_RANGE                       _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(14)
#define BSE_NEW_MB_VC1_MB_SIG_LEVEL_ROW                 0

#define BSE_NEW_MB_VC1_TTYPE_SHIFT                      _MK_SHIFT_CONST(12)
#define BSE_NEW_MB_VC1_TTYPE_FIELD                      _MK_FIELD_CONST(0x3, BSE_NEW_MB_VC1_TTYPE_SHIFT)
#define BSE_NEW_MB_VC1_TTYPE_RANGE                      _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(12)
#define BSE_NEW_MB_VC1_TTYPE_ROW                        0

#define BSE_NEW_MB_VC1_MB_CODED_SHIFT                   _MK_SHIFT_CONST(6)
#define BSE_NEW_MB_VC1_MB_CODED_FIELD                   _MK_FIELD_CONST(0x3f, BSE_NEW_MB_VC1_MB_CODED_SHIFT)
#define BSE_NEW_MB_VC1_MB_CODED_RANGE                   _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(6)
#define BSE_NEW_MB_VC1_MB_CODED_ROW                     0

#define BSE_NEW_MB_VC1_MB_INTRA_SHIFT                   _MK_SHIFT_CONST(0)
#define BSE_NEW_MB_VC1_MB_INTRA_FIELD                   _MK_FIELD_CONST(0x3f, BSE_NEW_MB_VC1_MB_INTRA_SHIFT)
#define BSE_NEW_MB_VC1_MB_INTRA_RANGE                   _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define BSE_NEW_MB_VC1_MB_INTRA_ROW                     0


// Packet BSE_NEW_CONFIG_VC1
#define BSE_NEW_CONFIG_VC1_SIZE 32

#define BSE_NEW_CONFIG_VC1_OPCODE_SHIFT                 _MK_SHIFT_CONST(26)
#define BSE_NEW_CONFIG_VC1_OPCODE_FIELD                 _MK_FIELD_CONST(0x3f, BSE_NEW_CONFIG_VC1_OPCODE_SHIFT)
#define BSE_NEW_CONFIG_VC1_OPCODE_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_NEW_CONFIG_VC1_OPCODE_ROW                   0
#define BSE_NEW_CONFIG_VC1_OPCODE_NEW_CONFIG                    _MK_ENUM_CONST(36)

#define BSE_NEW_CONFIG_VC1_RBSP_CHK_DIS_SHIFT                   _MK_SHIFT_CONST(2)
#define BSE_NEW_CONFIG_VC1_RBSP_CHK_DIS_FIELD                   _MK_FIELD_CONST(0x1, BSE_NEW_CONFIG_VC1_RBSP_CHK_DIS_SHIFT)
#define BSE_NEW_CONFIG_VC1_RBSP_CHK_DIS_RANGE                   _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define BSE_NEW_CONFIG_VC1_RBSP_CHK_DIS_ROW                     0

#define BSE_NEW_CONFIG_VC1_AVAIL_TOP_SHIFT                      _MK_SHIFT_CONST(1)
#define BSE_NEW_CONFIG_VC1_AVAIL_TOP_FIELD                      _MK_FIELD_CONST(0x1, BSE_NEW_CONFIG_VC1_AVAIL_TOP_SHIFT)
#define BSE_NEW_CONFIG_VC1_AVAIL_TOP_RANGE                      _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define BSE_NEW_CONFIG_VC1_AVAIL_TOP_ROW                        0

#define BSE_NEW_CONFIG_VC1_OVERFLAGMB_SHIFT                     _MK_SHIFT_CONST(0)
#define BSE_NEW_CONFIG_VC1_OVERFLAGMB_FIELD                     _MK_FIELD_CONST(0x1, BSE_NEW_CONFIG_VC1_OVERFLAGMB_SHIFT)
#define BSE_NEW_CONFIG_VC1_OVERFLAGMB_RANGE                     _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define BSE_NEW_CONFIG_VC1_OVERFLAGMB_ROW                       0


// Packet BSE_PARSE_BITPLANE_1
#define BSE_PARSE_BITPLANE_1_SIZE 32

#define BSE_PARSE_BITPLANE_1_OPCODE_SHIFT                       _MK_SHIFT_CONST(26)
#define BSE_PARSE_BITPLANE_1_OPCODE_FIELD                       _MK_FIELD_CONST(0x3f, BSE_PARSE_BITPLANE_1_OPCODE_SHIFT)
#define BSE_PARSE_BITPLANE_1_OPCODE_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_PARSE_BITPLANE_1_OPCODE_ROW                 0
#define BSE_PARSE_BITPLANE_1_OPCODE_PARSE_BITPLANE                      _MK_ENUM_CONST(39)

#define BSE_PARSE_BITPLANE_1_MB_COLS_SHIFT                      _MK_SHIFT_CONST(12)
#define BSE_PARSE_BITPLANE_1_MB_COLS_FIELD                      _MK_FIELD_CONST(0x1ff, BSE_PARSE_BITPLANE_1_MB_COLS_SHIFT)
#define BSE_PARSE_BITPLANE_1_MB_COLS_RANGE                      _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(12)
#define BSE_PARSE_BITPLANE_1_MB_COLS_ROW                        0

#define BSE_PARSE_BITPLANE_1_MB_ROWS_SHIFT                      _MK_SHIFT_CONST(0)
#define BSE_PARSE_BITPLANE_1_MB_ROWS_FIELD                      _MK_FIELD_CONST(0x1ff, BSE_PARSE_BITPLANE_1_MB_ROWS_SHIFT)
#define BSE_PARSE_BITPLANE_1_MB_ROWS_RANGE                      _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(0)
#define BSE_PARSE_BITPLANE_1_MB_ROWS_ROW                        0


// Packet BSE_PARSE_BITPLANE_2
#define BSE_PARSE_BITPLANE_2_SIZE 14

#define BSE_PARSE_BITPLANE_2_VRAM_ADR_SHIFT                     _MK_SHIFT_CONST(0)
#define BSE_PARSE_BITPLANE_2_VRAM_ADR_FIELD                     _MK_FIELD_CONST(0x3fff, BSE_PARSE_BITPLANE_2_VRAM_ADR_SHIFT)
#define BSE_PARSE_BITPLANE_2_VRAM_ADR_RANGE                     _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(0)
#define BSE_PARSE_BITPLANE_2_VRAM_ADR_ROW                       0


// Packet BSE_NEW_MB_H264_1
#define BSE_NEW_MB_H264_1_SIZE 32

#define BSE_NEW_MB_H264_1_OPCODE_SHIFT                  _MK_SHIFT_CONST(26)
#define BSE_NEW_MB_H264_1_OPCODE_FIELD                  _MK_FIELD_CONST(0x3f, BSE_NEW_MB_H264_1_OPCODE_SHIFT)
#define BSE_NEW_MB_H264_1_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_NEW_MB_H264_1_OPCODE_ROW                    0
#define BSE_NEW_MB_H264_1_OPCODE_NEW_MB                 _MK_ENUM_CONST(12)

#define BSE_NEW_MB_H264_1_MB_INTRA_SHIFT                        _MK_SHIFT_CONST(25)
#define BSE_NEW_MB_H264_1_MB_INTRA_FIELD                        _MK_FIELD_CONST(0x1, BSE_NEW_MB_H264_1_MB_INTRA_SHIFT)
#define BSE_NEW_MB_H264_1_MB_INTRA_RANGE                        _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define BSE_NEW_MB_H264_1_MB_INTRA_ROW                  0

#define BSE_NEW_MB_H264_1_TRANSFORM_8x8_SHIFT                   _MK_SHIFT_CONST(24)
#define BSE_NEW_MB_H264_1_TRANSFORM_8x8_FIELD                   _MK_FIELD_CONST(0x1, BSE_NEW_MB_H264_1_TRANSFORM_8x8_SHIFT)
#define BSE_NEW_MB_H264_1_TRANSFORM_8x8_RANGE                   _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define BSE_NEW_MB_H264_1_TRANSFORM_8x8_ROW                     0

#define BSE_NEW_MB_H264_1_MB_FIELD_B_SHIFT                      _MK_SHIFT_CONST(23)
#define BSE_NEW_MB_H264_1_MB_FIELD_B_FIELD                      _MK_FIELD_CONST(0x1, BSE_NEW_MB_H264_1_MB_FIELD_B_SHIFT)
#define BSE_NEW_MB_H264_1_MB_FIELD_B_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define BSE_NEW_MB_H264_1_MB_FIELD_B_ROW                        0

#define BSE_NEW_MB_H264_1_MB_FIELD_A_SHIFT                      _MK_SHIFT_CONST(22)
#define BSE_NEW_MB_H264_1_MB_FIELD_A_FIELD                      _MK_FIELD_CONST(0x1, BSE_NEW_MB_H264_1_MB_FIELD_A_SHIFT)
#define BSE_NEW_MB_H264_1_MB_FIELD_A_RANGE                      _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define BSE_NEW_MB_H264_1_MB_FIELD_A_ROW                        0

#define BSE_NEW_MB_H264_1_MB_FIELD_X_SHIFT                      _MK_SHIFT_CONST(21)
#define BSE_NEW_MB_H264_1_MB_FIELD_X_FIELD                      _MK_FIELD_CONST(0x1, BSE_NEW_MB_H264_1_MB_FIELD_X_SHIFT)
#define BSE_NEW_MB_H264_1_MB_FIELD_X_RANGE                      _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define BSE_NEW_MB_H264_1_MB_FIELD_X_ROW                        0

#define BSE_NEW_MB_H264_1_AVAIL_B_SHIFT                 _MK_SHIFT_CONST(20)
#define BSE_NEW_MB_H264_1_AVAIL_B_FIELD                 _MK_FIELD_CONST(0x1, BSE_NEW_MB_H264_1_AVAIL_B_SHIFT)
#define BSE_NEW_MB_H264_1_AVAIL_B_RANGE                 _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define BSE_NEW_MB_H264_1_AVAIL_B_ROW                   0

#define BSE_NEW_MB_H264_1_AVAIL_A_SHIFT                 _MK_SHIFT_CONST(19)
#define BSE_NEW_MB_H264_1_AVAIL_A_FIELD                 _MK_FIELD_CONST(0x1, BSE_NEW_MB_H264_1_AVAIL_A_SHIFT)
#define BSE_NEW_MB_H264_1_AVAIL_A_RANGE                 _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define BSE_NEW_MB_H264_1_AVAIL_A_ROW                   0

#define BSE_NEW_MB_H264_1_MB_TYPE_SHIFT                 _MK_SHIFT_CONST(14)
#define BSE_NEW_MB_H264_1_MB_TYPE_FIELD                 _MK_FIELD_CONST(0x3, BSE_NEW_MB_H264_1_MB_TYPE_SHIFT)
#define BSE_NEW_MB_H264_1_MB_TYPE_RANGE                 _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(14)
#define BSE_NEW_MB_H264_1_MB_TYPE_ROW                   0
#define BSE_NEW_MB_H264_1_MB_TYPE_OTHER                 _MK_ENUM_CONST(0)
#define BSE_NEW_MB_H264_1_MB_TYPE_I_16x16                       _MK_ENUM_CONST(1)
#define BSE_NEW_MB_H264_1_MB_TYPE_I_PCM                 _MK_ENUM_CONST(2)

#define BSE_NEW_MB_H264_1_X_MB_POS_SHIFT                        _MK_SHIFT_CONST(7)
#define BSE_NEW_MB_H264_1_X_MB_POS_FIELD                        _MK_FIELD_CONST(0x7f, BSE_NEW_MB_H264_1_X_MB_POS_SHIFT)
#define BSE_NEW_MB_H264_1_X_MB_POS_RANGE                        _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(7)
#define BSE_NEW_MB_H264_1_X_MB_POS_ROW                  0

#define BSE_NEW_MB_H264_1_Y_MB_POS_SHIFT                        _MK_SHIFT_CONST(0)
#define BSE_NEW_MB_H264_1_Y_MB_POS_FIELD                        _MK_FIELD_CONST(0x7f, BSE_NEW_MB_H264_1_Y_MB_POS_SHIFT)
#define BSE_NEW_MB_H264_1_Y_MB_POS_RANGE                        _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define BSE_NEW_MB_H264_1_Y_MB_POS_ROW                  0


// Packet BSE_NEW_MB_H264_2
#define BSE_NEW_MB_H264_2_SIZE 25

#define BSE_NEW_MB_H264_2_Q_PCR_SHIFT                   _MK_SHIFT_CONST(19)
#define BSE_NEW_MB_H264_2_Q_PCR_FIELD                   _MK_FIELD_CONST(0x3f, BSE_NEW_MB_H264_2_Q_PCR_SHIFT)
#define BSE_NEW_MB_H264_2_Q_PCR_RANGE                   _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(19)
#define BSE_NEW_MB_H264_2_Q_PCR_ROW                     0

#define BSE_NEW_MB_H264_2_RBSP_CHK_DIS_SHIFT                    _MK_SHIFT_CONST(18)
#define BSE_NEW_MB_H264_2_RBSP_CHK_DIS_FIELD                    _MK_FIELD_CONST(0x1, BSE_NEW_MB_H264_2_RBSP_CHK_DIS_SHIFT)
#define BSE_NEW_MB_H264_2_RBSP_CHK_DIS_RANGE                    _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define BSE_NEW_MB_H264_2_RBSP_CHK_DIS_ROW                      0

#define BSE_NEW_MB_H264_2_CBP_CHROMA_SHIFT                      _MK_SHIFT_CONST(16)
#define BSE_NEW_MB_H264_2_CBP_CHROMA_FIELD                      _MK_FIELD_CONST(0x3, BSE_NEW_MB_H264_2_CBP_CHROMA_SHIFT)
#define BSE_NEW_MB_H264_2_CBP_CHROMA_RANGE                      _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(16)
#define BSE_NEW_MB_H264_2_CBP_CHROMA_ROW                        0

#define BSE_NEW_MB_H264_2_CBP_LUMA_SHIFT                        _MK_SHIFT_CONST(12)
#define BSE_NEW_MB_H264_2_CBP_LUMA_FIELD                        _MK_FIELD_CONST(0xf, BSE_NEW_MB_H264_2_CBP_LUMA_SHIFT)
#define BSE_NEW_MB_H264_2_CBP_LUMA_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(12)
#define BSE_NEW_MB_H264_2_CBP_LUMA_ROW                  0

#define BSE_NEW_MB_H264_2_Q_PC_SHIFT                    _MK_SHIFT_CONST(6)
#define BSE_NEW_MB_H264_2_Q_PC_FIELD                    _MK_FIELD_CONST(0x3f, BSE_NEW_MB_H264_2_Q_PC_SHIFT)
#define BSE_NEW_MB_H264_2_Q_PC_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(6)
#define BSE_NEW_MB_H264_2_Q_PC_ROW                      0

#define BSE_NEW_MB_H264_2_Q_PY_SHIFT                    _MK_SHIFT_CONST(0)
#define BSE_NEW_MB_H264_2_Q_PY_FIELD                    _MK_FIELD_CONST(0x3f, BSE_NEW_MB_H264_2_Q_PY_SHIFT)
#define BSE_NEW_MB_H264_2_Q_PY_RANGE                    _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define BSE_NEW_MB_H264_2_Q_PY_ROW                      0


// Packet BSE_NEW_MB_H264_EXT
#define BSE_NEW_MB_H264_EXT_SIZE 24

#define BSE_NEW_MB_H264_EXT_RESERVED_X_SHIFT                    _MK_SHIFT_CONST(20)
#define BSE_NEW_MB_H264_EXT_RESERVED_X_FIELD                    _MK_FIELD_CONST(0xf, BSE_NEW_MB_H264_EXT_RESERVED_X_SHIFT)
#define BSE_NEW_MB_H264_EXT_RESERVED_X_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(20)
#define BSE_NEW_MB_H264_EXT_RESERVED_X_ROW                      0

#define BSE_NEW_MB_H264_EXT_X_MB_POS_SHIFT                      _MK_SHIFT_CONST(12)
#define BSE_NEW_MB_H264_EXT_X_MB_POS_FIELD                      _MK_FIELD_CONST(0xff, BSE_NEW_MB_H264_EXT_X_MB_POS_SHIFT)
#define BSE_NEW_MB_H264_EXT_X_MB_POS_RANGE                      _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(12)
#define BSE_NEW_MB_H264_EXT_X_MB_POS_ROW                        0

#define BSE_NEW_MB_H264_EXT_RESERVED_Y_SHIFT                    _MK_SHIFT_CONST(8)
#define BSE_NEW_MB_H264_EXT_RESERVED_Y_FIELD                    _MK_FIELD_CONST(0xf, BSE_NEW_MB_H264_EXT_RESERVED_Y_SHIFT)
#define BSE_NEW_MB_H264_EXT_RESERVED_Y_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(8)
#define BSE_NEW_MB_H264_EXT_RESERVED_Y_ROW                      0

#define BSE_NEW_MB_H264_EXT_Y_MB_POS_SHIFT                      _MK_SHIFT_CONST(0)
#define BSE_NEW_MB_H264_EXT_Y_MB_POS_FIELD                      _MK_FIELD_CONST(0xff, BSE_NEW_MB_H264_EXT_Y_MB_POS_SHIFT)
#define BSE_NEW_MB_H264_EXT_Y_MB_POS_RANGE                      _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define BSE_NEW_MB_H264_EXT_Y_MB_POS_ROW                        0


// Packet BSE_NEW_MB_MPEG2_EXT
#define BSE_NEW_MB_MPEG2_EXT_SIZE 24

#define BSE_NEW_MB_MPEG2_EXT_RESERVED_X_SHIFT                   _MK_SHIFT_CONST(20)
#define BSE_NEW_MB_MPEG2_EXT_RESERVED_X_FIELD                   _MK_FIELD_CONST(0xf, BSE_NEW_MB_MPEG2_EXT_RESERVED_X_SHIFT)
#define BSE_NEW_MB_MPEG2_EXT_RESERVED_X_RANGE                   _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(20)
#define BSE_NEW_MB_MPEG2_EXT_RESERVED_X_ROW                     0

#define BSE_NEW_MB_MPEG2_EXT_X_MB_POS_SHIFT                     _MK_SHIFT_CONST(12)
#define BSE_NEW_MB_MPEG2_EXT_X_MB_POS_FIELD                     _MK_FIELD_CONST(0xff, BSE_NEW_MB_MPEG2_EXT_X_MB_POS_SHIFT)
#define BSE_NEW_MB_MPEG2_EXT_X_MB_POS_RANGE                     _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(12)
#define BSE_NEW_MB_MPEG2_EXT_X_MB_POS_ROW                       0

#define BSE_NEW_MB_MPEG2_EXT_RESERVED_Y_SHIFT                   _MK_SHIFT_CONST(8)
#define BSE_NEW_MB_MPEG2_EXT_RESERVED_Y_FIELD                   _MK_FIELD_CONST(0xf, BSE_NEW_MB_MPEG2_EXT_RESERVED_Y_SHIFT)
#define BSE_NEW_MB_MPEG2_EXT_RESERVED_Y_RANGE                   _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(8)
#define BSE_NEW_MB_MPEG2_EXT_RESERVED_Y_ROW                     0

#define BSE_NEW_MB_MPEG2_EXT_Y_MB_POS_SHIFT                     _MK_SHIFT_CONST(0)
#define BSE_NEW_MB_MPEG2_EXT_Y_MB_POS_FIELD                     _MK_FIELD_CONST(0xff, BSE_NEW_MB_MPEG2_EXT_Y_MB_POS_SHIFT)
#define BSE_NEW_MB_MPEG2_EXT_Y_MB_POS_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define BSE_NEW_MB_MPEG2_EXT_Y_MB_POS_ROW                       0


// Packet BSE_NEW_MB_MPEG2
#define BSE_NEW_MB_MPEG2_SIZE 32

#define BSE_NEW_MB_MPEG2_OPCODE_SHIFT                   _MK_SHIFT_CONST(26)
#define BSE_NEW_MB_MPEG2_OPCODE_FIELD                   _MK_FIELD_CONST(0x3f, BSE_NEW_MB_MPEG2_OPCODE_SHIFT)
#define BSE_NEW_MB_MPEG2_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_NEW_MB_MPEG2_OPCODE_ROW                     0
#define BSE_NEW_MB_MPEG2_OPCODE_NEW_MB                  _MK_ENUM_CONST(12)

#define BSE_NEW_MB_MPEG2_Q_SCALE_CODE_SHIFT                     _MK_SHIFT_CONST(8)
#define BSE_NEW_MB_MPEG2_Q_SCALE_CODE_FIELD                     _MK_FIELD_CONST(0x1f, BSE_NEW_MB_MPEG2_Q_SCALE_CODE_SHIFT)
#define BSE_NEW_MB_MPEG2_Q_SCALE_CODE_RANGE                     _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(8)
#define BSE_NEW_MB_MPEG2_Q_SCALE_CODE_ROW                       0

#define BSE_NEW_MB_MPEG2_RESET_DC_PREDS_SHIFT                   _MK_SHIFT_CONST(7)
#define BSE_NEW_MB_MPEG2_RESET_DC_PREDS_FIELD                   _MK_FIELD_CONST(0x1, BSE_NEW_MB_MPEG2_RESET_DC_PREDS_SHIFT)
#define BSE_NEW_MB_MPEG2_RESET_DC_PREDS_RANGE                   _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define BSE_NEW_MB_MPEG2_RESET_DC_PREDS_ROW                     0

#define BSE_NEW_MB_MPEG2_CBP_SHIFT                      _MK_SHIFT_CONST(1)
#define BSE_NEW_MB_MPEG2_CBP_FIELD                      _MK_FIELD_CONST(0x3f, BSE_NEW_MB_MPEG2_CBP_SHIFT)
#define BSE_NEW_MB_MPEG2_CBP_RANGE                      _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(1)
#define BSE_NEW_MB_MPEG2_CBP_ROW                        0

#define BSE_NEW_MB_MPEG2_MB_TYPE_SHIFT                  _MK_SHIFT_CONST(0)
#define BSE_NEW_MB_MPEG2_MB_TYPE_FIELD                  _MK_FIELD_CONST(0x1, BSE_NEW_MB_MPEG2_MB_TYPE_SHIFT)
#define BSE_NEW_MB_MPEG2_MB_TYPE_RANGE                  _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define BSE_NEW_MB_MPEG2_MB_TYPE_ROW                    0


// Packet BSE_READ_NALS_1
#define BSE_READ_NALS_1_SIZE 32

#define BSE_READ_NALS_1_OPCODE_SHIFT                    _MK_SHIFT_CONST(26)
#define BSE_READ_NALS_1_OPCODE_FIELD                    _MK_FIELD_CONST(0x3f, BSE_READ_NALS_1_OPCODE_SHIFT)
#define BSE_READ_NALS_1_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_READ_NALS_1_OPCODE_ROW                      0
#define BSE_READ_NALS_1_OPCODE_READ_NALS                        _MK_ENUM_CONST(40)

#define BSE_READ_NALS_1_OUT_BUFFER_SIZE_SHIFT                   _MK_SHIFT_CONST(5)
#define BSE_READ_NALS_1_OUT_BUFFER_SIZE_FIELD                   _MK_FIELD_CONST(0x1fffff, BSE_READ_NALS_1_OUT_BUFFER_SIZE_SHIFT)
#define BSE_READ_NALS_1_OUT_BUFFER_SIZE_RANGE                   _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(5)
#define BSE_READ_NALS_1_OUT_BUFFER_SIZE_ROW                     0

#define BSE_READ_NALS_1_READ_CTRL_SHIFT                 _MK_SHIFT_CONST(4)
#define BSE_READ_NALS_1_READ_CTRL_FIELD                 _MK_FIELD_CONST(0x1, BSE_READ_NALS_1_READ_CTRL_SHIFT)
#define BSE_READ_NALS_1_READ_CTRL_RANGE                 _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define BSE_READ_NALS_1_READ_CTRL_ROW                   0

#define BSE_READ_NALS_1_SUFFIX3_EN_SHIFT                        _MK_SHIFT_CONST(3)
#define BSE_READ_NALS_1_SUFFIX3_EN_FIELD                        _MK_FIELD_CONST(0x1, BSE_READ_NALS_1_SUFFIX3_EN_SHIFT)
#define BSE_READ_NALS_1_SUFFIX3_EN_RANGE                        _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define BSE_READ_NALS_1_SUFFIX3_EN_ROW                  0

#define BSE_READ_NALS_1_SUFFIX2_EN_SHIFT                        _MK_SHIFT_CONST(2)
#define BSE_READ_NALS_1_SUFFIX2_EN_FIELD                        _MK_FIELD_CONST(0x1, BSE_READ_NALS_1_SUFFIX2_EN_SHIFT)
#define BSE_READ_NALS_1_SUFFIX2_EN_RANGE                        _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define BSE_READ_NALS_1_SUFFIX2_EN_ROW                  0

#define BSE_READ_NALS_1_SUFFIX1_EN_SHIFT                        _MK_SHIFT_CONST(1)
#define BSE_READ_NALS_1_SUFFIX1_EN_FIELD                        _MK_FIELD_CONST(0x1, BSE_READ_NALS_1_SUFFIX1_EN_SHIFT)
#define BSE_READ_NALS_1_SUFFIX1_EN_RANGE                        _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define BSE_READ_NALS_1_SUFFIX1_EN_ROW                  0

#define BSE_READ_NALS_1_SUFFIX0_EN_SHIFT                        _MK_SHIFT_CONST(0)
#define BSE_READ_NALS_1_SUFFIX0_EN_FIELD                        _MK_FIELD_CONST(0x1, BSE_READ_NALS_1_SUFFIX0_EN_SHIFT)
#define BSE_READ_NALS_1_SUFFIX0_EN_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define BSE_READ_NALS_1_SUFFIX0_EN_ROW                  0


// Packet BSE_READ_NALS_2
#define BSE_READ_NALS_2_SIZE 32

#define BSE_READ_NALS_2_SUFFIX3_SHIFT                   _MK_SHIFT_CONST(24)
#define BSE_READ_NALS_2_SUFFIX3_FIELD                   _MK_FIELD_CONST(0xff, BSE_READ_NALS_2_SUFFIX3_SHIFT)
#define BSE_READ_NALS_2_SUFFIX3_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(24)
#define BSE_READ_NALS_2_SUFFIX3_ROW                     0

#define BSE_READ_NALS_2_SUFFIX2_SHIFT                   _MK_SHIFT_CONST(16)
#define BSE_READ_NALS_2_SUFFIX2_FIELD                   _MK_FIELD_CONST(0xff, BSE_READ_NALS_2_SUFFIX2_SHIFT)
#define BSE_READ_NALS_2_SUFFIX2_RANGE                   _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define BSE_READ_NALS_2_SUFFIX2_ROW                     0

#define BSE_READ_NALS_2_SUFFIX1_SHIFT                   _MK_SHIFT_CONST(8)
#define BSE_READ_NALS_2_SUFFIX1_FIELD                   _MK_FIELD_CONST(0xff, BSE_READ_NALS_2_SUFFIX1_SHIFT)
#define BSE_READ_NALS_2_SUFFIX1_RANGE                   _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define BSE_READ_NALS_2_SUFFIX1_ROW                     0

#define BSE_READ_NALS_2_SUFFIX0_SHIFT                   _MK_SHIFT_CONST(0)
#define BSE_READ_NALS_2_SUFFIX0_FIELD                   _MK_FIELD_CONST(0xff, BSE_READ_NALS_2_SUFFIX0_SHIFT)
#define BSE_READ_NALS_2_SUFFIX0_RANGE                   _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define BSE_READ_NALS_2_SUFFIX0_ROW                     0


// Packet BSE_READ_NALS_3
#define BSE_READ_NALS_3_SIZE 32

#define BSE_READ_NALS_3_SDRAM_ADR_SHIFT                 _MK_SHIFT_CONST(0)
#define BSE_READ_NALS_3_SDRAM_ADR_FIELD                 _MK_FIELD_CONST(0xffffffff, BSE_READ_NALS_3_SDRAM_ADR_SHIFT)
#define BSE_READ_NALS_3_SDRAM_ADR_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define BSE_READ_NALS_3_SDRAM_ADR_ROW                   0


// Packet BSE_READ_NALS_RES
#define BSE_READ_NALS_RES_SIZE 32

#define BSE_READ_NALS_RES_NUM_BYTES_SHIFT                       _MK_SHIFT_CONST(0)
#define BSE_READ_NALS_RES_NUM_BYTES_FIELD                       _MK_FIELD_CONST(0xffffffff, BSE_READ_NALS_RES_NUM_BYTES_SHIFT)
#define BSE_READ_NALS_RES_NUM_BYTES_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define BSE_READ_NALS_RES_NUM_BYTES_ROW                 0


// Packet BSE_PARSE_DEC_REF_PIC_MARKING_1
#define BSE_PARSE_DEC_REF_PIC_MARKING_1_SIZE 8

#define BSE_PARSE_DEC_REF_PIC_MARKING_1_OPCODE_SHIFT                    _MK_SHIFT_CONST(26)
#define BSE_PARSE_DEC_REF_PIC_MARKING_1_OPCODE_FIELD                    _MK_FIELD_CONST(0x3f, BSE_PARSE_DEC_REF_PIC_MARKING_1_OPCODE_SHIFT)
#define BSE_PARSE_DEC_REF_PIC_MARKING_1_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_PARSE_DEC_REF_PIC_MARKING_1_OPCODE_ROW                      0
#define BSE_PARSE_DEC_REF_PIC_MARKING_1_OPCODE_PARSE_DEC_REF_PIC_MARKING                        _MK_ENUM_CONST(41)

#define BSE_PARSE_DEC_REF_PIC_MARKING_1_NON_IDR_FLAG_SHIFT                      _MK_SHIFT_CONST(25)
#define BSE_PARSE_DEC_REF_PIC_MARKING_1_NON_IDR_FLAG_FIELD                      _MK_FIELD_CONST(0x1, BSE_PARSE_DEC_REF_PIC_MARKING_1_NON_IDR_FLAG_SHIFT)
#define BSE_PARSE_DEC_REF_PIC_MARKING_1_NON_IDR_FLAG_RANGE                      _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define BSE_PARSE_DEC_REF_PIC_MARKING_1_NON_IDR_FLAG_ROW                        0

#define BSE_PARSE_DEC_REF_PIC_MARKING_1_ACTION_SHIFT                    _MK_SHIFT_CONST(24)
#define BSE_PARSE_DEC_REF_PIC_MARKING_1_ACTION_FIELD                    _MK_FIELD_CONST(0x1, BSE_PARSE_DEC_REF_PIC_MARKING_1_ACTION_SHIFT)
#define BSE_PARSE_DEC_REF_PIC_MARKING_1_ACTION_RANGE                    _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define BSE_PARSE_DEC_REF_PIC_MARKING_1_ACTION_ROW                      0
#define BSE_PARSE_DEC_REF_PIC_MARKING_1_ACTION_SAVE                     _MK_ENUM_CONST(0)
#define BSE_PARSE_DEC_REF_PIC_MARKING_1_ACTION_DISCARD                  _MK_ENUM_CONST(1)


// Packet BSE_PARSE_DEC_REF_PIC_MARKING_2
#define BSE_PARSE_DEC_REF_PIC_MARKING_2_SIZE 32

#define BSE_PARSE_DEC_REF_PIC_MARKING_2_SDRAM_ADR_SHIFT                 _MK_SHIFT_CONST(0)
#define BSE_PARSE_DEC_REF_PIC_MARKING_2_SDRAM_ADR_FIELD                 _MK_FIELD_CONST(0xffffffff, BSE_PARSE_DEC_REF_PIC_MARKING_2_SDRAM_ADR_SHIFT)
#define BSE_PARSE_DEC_REF_PIC_MARKING_2_SDRAM_ADR_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define BSE_PARSE_DEC_REF_PIC_MARKING_2_SDRAM_ADR_ROW                   0


// Packet BSE_BITPTR_STATUS
#define BSE_BITPTR_STATUS_SIZE 6

#define BSE_BITPTR_STATUS_OPCODE_SHIFT                  _MK_SHIFT_CONST(26)
#define BSE_BITPTR_STATUS_OPCODE_FIELD                  _MK_FIELD_CONST(0x3f, BSE_BITPTR_STATUS_OPCODE_SHIFT)
#define BSE_BITPTR_STATUS_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_BITPTR_STATUS_OPCODE_ROW                    0
#define BSE_BITPTR_STATUS_OPCODE_BITPTR_STATUS                  _MK_ENUM_CONST(13)


// Packet BSE_BLKSTART_ENGINE_JPEG
#define BSE_BLKSTART_ENGINE_JPEG_SIZE 32

#define BSE_BLKSTART_ENGINE_JPEG_OPCODE_SHIFT                   _MK_SHIFT_CONST(26)
#define BSE_BLKSTART_ENGINE_JPEG_OPCODE_FIELD                   _MK_FIELD_CONST(0x3f, BSE_BLKSTART_ENGINE_JPEG_OPCODE_SHIFT)
#define BSE_BLKSTART_ENGINE_JPEG_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_BLKSTART_ENGINE_JPEG_OPCODE_ROW                     0
#define BSE_BLKSTART_ENGINE_JPEG_OPCODE_BLKSTART_ENGINE                 _MK_ENUM_CONST(14)

#define BSE_BLKSTART_ENGINE_JPEG_RESET_DCPRED_SHIFT                     _MK_SHIFT_CONST(22)
#define BSE_BLKSTART_ENGINE_JPEG_RESET_DCPRED_FIELD                     _MK_FIELD_CONST(0x1, BSE_BLKSTART_ENGINE_JPEG_RESET_DCPRED_SHIFT)
#define BSE_BLKSTART_ENGINE_JPEG_RESET_DCPRED_RANGE                     _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define BSE_BLKSTART_ENGINE_JPEG_RESET_DCPRED_ROW                       0

#define BSE_BLKSTART_ENGINE_JPEG_RESET_RESTART_SHIFT                    _MK_SHIFT_CONST(20)
#define BSE_BLKSTART_ENGINE_JPEG_RESET_RESTART_FIELD                    _MK_FIELD_CONST(0x1, BSE_BLKSTART_ENGINE_JPEG_RESET_RESTART_SHIFT)
#define BSE_BLKSTART_ENGINE_JPEG_RESET_RESTART_RANGE                    _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define BSE_BLKSTART_ENGINE_JPEG_RESET_RESTART_ROW                      0

#define BSE_BLKSTART_ENGINE_JPEG_BLK_COUNT_SHIFT                        _MK_SHIFT_CONST(0)
#define BSE_BLKSTART_ENGINE_JPEG_BLK_COUNT_FIELD                        _MK_FIELD_CONST(0xfffff, BSE_BLKSTART_ENGINE_JPEG_BLK_COUNT_SHIFT)
#define BSE_BLKSTART_ENGINE_JPEG_BLK_COUNT_RANGE                        _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(0)
#define BSE_BLKSTART_ENGINE_JPEG_BLK_COUNT_ROW                  0


// Packet BSE_BLKSTART_ENGINE_MPEG
#define BSE_BLKSTART_ENGINE_MPEG_SIZE 32

#define BSE_BLKSTART_ENGINE_MPEG_OPCODE_SHIFT                   _MK_SHIFT_CONST(26)
#define BSE_BLKSTART_ENGINE_MPEG_OPCODE_FIELD                   _MK_FIELD_CONST(0x3f, BSE_BLKSTART_ENGINE_MPEG_OPCODE_SHIFT)
#define BSE_BLKSTART_ENGINE_MPEG_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_BLKSTART_ENGINE_MPEG_OPCODE_ROW                     0
#define BSE_BLKSTART_ENGINE_MPEG_OPCODE_BLKSTART_ENGINE                 _MK_ENUM_CONST(14)

#define BSE_BLKSTART_ENGINE_MPEG_RESET_DCPRED_SHIFT                     _MK_SHIFT_CONST(22)
#define BSE_BLKSTART_ENGINE_MPEG_RESET_DCPRED_FIELD                     _MK_FIELD_CONST(0x1, BSE_BLKSTART_ENGINE_MPEG_RESET_DCPRED_SHIFT)
#define BSE_BLKSTART_ENGINE_MPEG_RESET_DCPRED_RANGE                     _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define BSE_BLKSTART_ENGINE_MPEG_RESET_DCPRED_ROW                       0

#define BSE_BLKSTART_ENGINE_MPEG_AC_V_SHIFT                     _MK_SHIFT_CONST(21)
#define BSE_BLKSTART_ENGINE_MPEG_AC_V_FIELD                     _MK_FIELD_CONST(0x1, BSE_BLKSTART_ENGINE_MPEG_AC_V_SHIFT)
#define BSE_BLKSTART_ENGINE_MPEG_AC_V_RANGE                     _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define BSE_BLKSTART_ENGINE_MPEG_AC_V_ROW                       0

#define BSE_BLKSTART_ENGINE_MPEG_DC_V_SHIFT                     _MK_SHIFT_CONST(20)
#define BSE_BLKSTART_ENGINE_MPEG_DC_V_FIELD                     _MK_FIELD_CONST(0x1, BSE_BLKSTART_ENGINE_MPEG_DC_V_SHIFT)
#define BSE_BLKSTART_ENGINE_MPEG_DC_V_RANGE                     _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define BSE_BLKSTART_ENGINE_MPEG_DC_V_ROW                       0

#define BSE_BLKSTART_ENGINE_MPEG_AC_U_SHIFT                     _MK_SHIFT_CONST(19)
#define BSE_BLKSTART_ENGINE_MPEG_AC_U_FIELD                     _MK_FIELD_CONST(0x1, BSE_BLKSTART_ENGINE_MPEG_AC_U_SHIFT)
#define BSE_BLKSTART_ENGINE_MPEG_AC_U_RANGE                     _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define BSE_BLKSTART_ENGINE_MPEG_AC_U_ROW                       0

#define BSE_BLKSTART_ENGINE_MPEG_DC_U_SHIFT                     _MK_SHIFT_CONST(18)
#define BSE_BLKSTART_ENGINE_MPEG_DC_U_FIELD                     _MK_FIELD_CONST(0x1, BSE_BLKSTART_ENGINE_MPEG_DC_U_SHIFT)
#define BSE_BLKSTART_ENGINE_MPEG_DC_U_RANGE                     _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define BSE_BLKSTART_ENGINE_MPEG_DC_U_ROW                       0

#define BSE_BLKSTART_ENGINE_MPEG_AC_Y_SHIFT                     _MK_SHIFT_CONST(17)
#define BSE_BLKSTART_ENGINE_MPEG_AC_Y_FIELD                     _MK_FIELD_CONST(0x1, BSE_BLKSTART_ENGINE_MPEG_AC_Y_SHIFT)
#define BSE_BLKSTART_ENGINE_MPEG_AC_Y_RANGE                     _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(17)
#define BSE_BLKSTART_ENGINE_MPEG_AC_Y_ROW                       0

#define BSE_BLKSTART_ENGINE_MPEG_DC_Y_SHIFT                     _MK_SHIFT_CONST(16)
#define BSE_BLKSTART_ENGINE_MPEG_DC_Y_FIELD                     _MK_FIELD_CONST(0x1, BSE_BLKSTART_ENGINE_MPEG_DC_Y_SHIFT)
#define BSE_BLKSTART_ENGINE_MPEG_DC_Y_RANGE                     _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define BSE_BLKSTART_ENGINE_MPEG_DC_Y_ROW                       0

#define BSE_BLKSTART_ENGINE_MPEG_QUANT_SCALE_SHIFT                      _MK_SHIFT_CONST(9)
#define BSE_BLKSTART_ENGINE_MPEG_QUANT_SCALE_FIELD                      _MK_FIELD_CONST(0x7f, BSE_BLKSTART_ENGINE_MPEG_QUANT_SCALE_SHIFT)
#define BSE_BLKSTART_ENGINE_MPEG_QUANT_SCALE_RANGE                      _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(9)
#define BSE_BLKSTART_ENGINE_MPEG_QUANT_SCALE_ROW                        0

#define BSE_BLKSTART_ENGINE_MPEG_INTRA_DC_PREC_SHIFT                    _MK_SHIFT_CONST(7)
#define BSE_BLKSTART_ENGINE_MPEG_INTRA_DC_PREC_FIELD                    _MK_FIELD_CONST(0x3, BSE_BLKSTART_ENGINE_MPEG_INTRA_DC_PREC_SHIFT)
#define BSE_BLKSTART_ENGINE_MPEG_INTRA_DC_PREC_RANGE                    _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(7)
#define BSE_BLKSTART_ENGINE_MPEG_INTRA_DC_PREC_ROW                      0

#define BSE_BLKSTART_ENGINE_MPEG_INTRA_CODED_SHIFT                      _MK_SHIFT_CONST(6)
#define BSE_BLKSTART_ENGINE_MPEG_INTRA_CODED_FIELD                      _MK_FIELD_CONST(0x1, BSE_BLKSTART_ENGINE_MPEG_INTRA_CODED_SHIFT)
#define BSE_BLKSTART_ENGINE_MPEG_INTRA_CODED_RANGE                      _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define BSE_BLKSTART_ENGINE_MPEG_INTRA_CODED_ROW                        0

#define BSE_BLKSTART_ENGINE_MPEG_CBP_SHIFT                      _MK_SHIFT_CONST(0)
#define BSE_BLKSTART_ENGINE_MPEG_CBP_FIELD                      _MK_FIELD_CONST(0x3f, BSE_BLKSTART_ENGINE_MPEG_CBP_SHIFT)
#define BSE_BLKSTART_ENGINE_MPEG_CBP_RANGE                      _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define BSE_BLKSTART_ENGINE_MPEG_CBP_ROW                        0


// Packet BSE_BLKSTART_ENGINE_AES
#define BSE_BLKSTART_ENGINE_AES_SIZE 32

#define BSE_BLKSTART_ENGINE_AES_OPCODE_SHIFT                    _MK_SHIFT_CONST(26)
#define BSE_BLKSTART_ENGINE_AES_OPCODE_FIELD                    _MK_FIELD_CONST(0x3f, BSE_BLKSTART_ENGINE_AES_OPCODE_SHIFT)
#define BSE_BLKSTART_ENGINE_AES_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_BLKSTART_ENGINE_AES_OPCODE_ROW                      0
#define BSE_BLKSTART_ENGINE_AES_OPCODE_BLKSTART_ENGINE                  _MK_ENUM_CONST(14)

#define BSE_BLKSTART_ENGINE_AES_BLK_COUNT_SHIFT                 _MK_SHIFT_CONST(0)
#define BSE_BLKSTART_ENGINE_AES_BLK_COUNT_FIELD                 _MK_FIELD_CONST(0xfffff, BSE_BLKSTART_ENGINE_AES_BLK_COUNT_SHIFT)
#define BSE_BLKSTART_ENGINE_AES_BLK_COUNT_RANGE                 _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(0)
#define BSE_BLKSTART_ENGINE_AES_BLK_COUNT_ROW                   0


// Packet BSE_WRITEBITS
#define BSE_WRITEBITS_SIZE 32

#define BSE_WRITEBITS_OPCODE_SHIFT                      _MK_SHIFT_CONST(26)
#define BSE_WRITEBITS_OPCODE_FIELD                      _MK_FIELD_CONST(0x3f, BSE_WRITEBITS_OPCODE_SHIFT)
#define BSE_WRITEBITS_OPCODE_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_WRITEBITS_OPCODE_ROW                        0
#define BSE_WRITEBITS_OPCODE_WRITEBITS                  _MK_ENUM_CONST(15)

#define BSE_WRITEBITS_STUFF_EN_SHIFT                    _MK_SHIFT_CONST(22)
#define BSE_WRITEBITS_STUFF_EN_FIELD                    _MK_FIELD_CONST(0x1, BSE_WRITEBITS_STUFF_EN_SHIFT)
#define BSE_WRITEBITS_STUFF_EN_RANGE                    _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define BSE_WRITEBITS_STUFF_EN_ROW                      0

#define BSE_WRITEBITS_BYTE_ALIGNED_SHIFT                        _MK_SHIFT_CONST(21)
#define BSE_WRITEBITS_BYTE_ALIGNED_FIELD                        _MK_FIELD_CONST(0x1, BSE_WRITEBITS_BYTE_ALIGNED_SHIFT)
#define BSE_WRITEBITS_BYTE_ALIGNED_RANGE                        _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define BSE_WRITEBITS_BYTE_ALIGNED_ROW                  0

#define BSE_WRITEBITS_BIT_COUNT_SHIFT                   _MK_SHIFT_CONST(16)
#define BSE_WRITEBITS_BIT_COUNT_FIELD                   _MK_FIELD_CONST(0x1f, BSE_WRITEBITS_BIT_COUNT_SHIFT)
#define BSE_WRITEBITS_BIT_COUNT_RANGE                   _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(16)
#define BSE_WRITEBITS_BIT_COUNT_ROW                     0

#define BSE_WRITEBITS_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define BSE_WRITEBITS_DATA_FIELD                        _MK_FIELD_CONST(0xffff, BSE_WRITEBITS_DATA_SHIFT)
#define BSE_WRITEBITS_DATA_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define BSE_WRITEBITS_DATA_ROW                  0


// Packet BSE_DMASETUP_1
#define BSE_DMASETUP_1_SIZE 32

#define BSE_DMASETUP_1_OPCODE_SHIFT                     _MK_SHIFT_CONST(26)
#define BSE_DMASETUP_1_OPCODE_FIELD                     _MK_FIELD_CONST(0x3f, BSE_DMASETUP_1_OPCODE_SHIFT)
#define BSE_DMASETUP_1_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_DMASETUP_1_OPCODE_ROW                       0
#define BSE_DMASETUP_1_OPCODE_DMASETUP                  _MK_ENUM_CONST(16)

#define BSE_DMASETUP_1_COUNT_SHIFT                      _MK_SHIFT_CONST(3)
#define BSE_DMASETUP_1_COUNT_FIELD                      _MK_FIELD_CONST(0x7fffff, BSE_DMASETUP_1_COUNT_SHIFT)
#define BSE_DMASETUP_1_COUNT_RANGE                      _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(3)
#define BSE_DMASETUP_1_COUNT_ROW                        0

#define BSE_DMASETUP_1_BIT_PTR_SHIFT                    _MK_SHIFT_CONST(0)
#define BSE_DMASETUP_1_BIT_PTR_FIELD                    _MK_FIELD_CONST(0x7, BSE_DMASETUP_1_BIT_PTR_SHIFT)
#define BSE_DMASETUP_1_BIT_PTR_RANGE                    _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define BSE_DMASETUP_1_BIT_PTR_ROW                      0


// Packet BSE_DMASETUP_2
#define BSE_DMASETUP_2_SIZE 32

#define BSE_DMASETUP_2_ADR_SHIFT                        _MK_SHIFT_CONST(0)
#define BSE_DMASETUP_2_ADR_FIELD                        _MK_FIELD_CONST(0xffffffff, BSE_DMASETUP_2_ADR_SHIFT)
#define BSE_DMASETUP_2_ADR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define BSE_DMASETUP_2_ADR_ROW                  0


// Packet BSE_DMAFINISH
#define BSE_DMAFINISH_SIZE 6

#define BSE_DMAFINISH_OPCODE_SHIFT                      _MK_SHIFT_CONST(26)
#define BSE_DMAFINISH_OPCODE_FIELD                      _MK_FIELD_CONST(0x3f, BSE_DMAFINISH_OPCODE_SHIFT)
#define BSE_DMAFINISH_OPCODE_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_DMAFINISH_OPCODE_ROW                        0
#define BSE_DMAFINISH_OPCODE_DMAFINISH                  _MK_ENUM_CONST(17)


// Packet BSE_BLKBUFHDR_WR
#define BSE_BLKBUFHDR_WR_SIZE 32

#define BSE_BLKBUFHDR_WR_OPCODE_SHIFT                   _MK_SHIFT_CONST(26)
#define BSE_BLKBUFHDR_WR_OPCODE_FIELD                   _MK_FIELD_CONST(0x3f, BSE_BLKBUFHDR_WR_OPCODE_SHIFT)
#define BSE_BLKBUFHDR_WR_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_BLKBUFHDR_WR_OPCODE_ROW                     0
#define BSE_BLKBUFHDR_WR_OPCODE_BLKBUFHDR_WR                    _MK_ENUM_CONST(19)

#define BSE_BLKBUFHDR_WR_BLK_TYPE_SHIFT                 _MK_SHIFT_CONST(6)
#define BSE_BLKBUFHDR_WR_BLK_TYPE_FIELD                 _MK_FIELD_CONST(0x3, BSE_BLKBUFHDR_WR_BLK_TYPE_SHIFT)
#define BSE_BLKBUFHDR_WR_BLK_TYPE_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(6)
#define BSE_BLKBUFHDR_WR_BLK_TYPE_ROW                   0

#define BSE_BLKBUFHDR_WR_T_TYPE_SHIFT                   _MK_SHIFT_CONST(4)
#define BSE_BLKBUFHDR_WR_T_TYPE_FIELD                   _MK_FIELD_CONST(0x3, BSE_BLKBUFHDR_WR_T_TYPE_SHIFT)
#define BSE_BLKBUFHDR_WR_T_TYPE_RANGE                   _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(4)
#define BSE_BLKBUFHDR_WR_T_TYPE_ROW                     0

#define BSE_BLKBUFHDR_WR_BLK_CBP_SHIFT                  _MK_SHIFT_CONST(0)
#define BSE_BLKBUFHDR_WR_BLK_CBP_FIELD                  _MK_FIELD_CONST(0xf, BSE_BLKBUFHDR_WR_BLK_CBP_SHIFT)
#define BSE_BLKBUFHDR_WR_BLK_CBP_RANGE                  _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(0)
#define BSE_BLKBUFHDR_WR_BLK_CBP_ROW                    0


// Packet BSE_BLKBUFDATA_WR
#define BSE_BLKBUFDATA_WR_SIZE 32

#define BSE_BLKBUFDATA_WR_OPCODE_SHIFT                  _MK_SHIFT_CONST(26)
#define BSE_BLKBUFDATA_WR_OPCODE_FIELD                  _MK_FIELD_CONST(0x3f, BSE_BLKBUFDATA_WR_OPCODE_SHIFT)
#define BSE_BLKBUFDATA_WR_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_BLKBUFDATA_WR_OPCODE_ROW                    0
#define BSE_BLKBUFDATA_WR_OPCODE_BLKBUFDATA_WR                  _MK_ENUM_CONST(20)

#define BSE_BLKBUFDATA_WR_MODE_SHIFT                    _MK_SHIFT_CONST(24)
#define BSE_BLKBUFDATA_WR_MODE_FIELD                    _MK_FIELD_CONST(0x3, BSE_BLKBUFDATA_WR_MODE_SHIFT)
#define BSE_BLKBUFDATA_WR_MODE_RANGE                    _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(24)
#define BSE_BLKBUFDATA_WR_MODE_ROW                      0

#define BSE_BLKBUFDATA_WR_SEL_EN_SHIFT                  _MK_SHIFT_CONST(23)
#define BSE_BLKBUFDATA_WR_SEL_EN_FIELD                  _MK_FIELD_CONST(0x1, BSE_BLKBUFDATA_WR_SEL_EN_SHIFT)
#define BSE_BLKBUFDATA_WR_SEL_EN_RANGE                  _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define BSE_BLKBUFDATA_WR_SEL_EN_ROW                    0

#define BSE_BLKBUFDATA_WR_ADR_SHIFT                     _MK_SHIFT_CONST(16)
#define BSE_BLKBUFDATA_WR_ADR_FIELD                     _MK_FIELD_CONST(0x7f, BSE_BLKBUFDATA_WR_ADR_SHIFT)
#define BSE_BLKBUFDATA_WR_ADR_RANGE                     _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(16)
#define BSE_BLKBUFDATA_WR_ADR_ROW                       0

#define BSE_BLKBUFDATA_WR_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define BSE_BLKBUFDATA_WR_DATA_FIELD                    _MK_FIELD_CONST(0xffff, BSE_BLKBUFDATA_WR_DATA_SHIFT)
#define BSE_BLKBUFDATA_WR_DATA_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define BSE_BLKBUFDATA_WR_DATA_ROW                      0


// Packet BSE_SETUPTABLE
#define BSE_SETUPTABLE_SIZE 32

#define BSE_SETUPTABLE_OPCODE_SHIFT                     _MK_SHIFT_CONST(26)
#define BSE_SETUPTABLE_OPCODE_FIELD                     _MK_FIELD_CONST(0x3f, BSE_SETUPTABLE_OPCODE_SHIFT)
#define BSE_SETUPTABLE_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_SETUPTABLE_OPCODE_ROW                       0
#define BSE_SETUPTABLE_OPCODE_SETUPTABLE                        _MK_ENUM_CONST(21)

#define BSE_SETUPTABLE_TBL_SEL_SHIFT                    _MK_SHIFT_CONST(24)
#define BSE_SETUPTABLE_TBL_SEL_FIELD                    _MK_FIELD_CONST(0x3, BSE_SETUPTABLE_TBL_SEL_SHIFT)
#define BSE_SETUPTABLE_TBL_SEL_RANGE                    _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(24)
#define BSE_SETUPTABLE_TBL_SEL_ROW                      0

#define BSE_SETUPTABLE_VRAM_SEL_SHIFT                   _MK_SHIFT_CONST(23)
#define BSE_SETUPTABLE_VRAM_SEL_FIELD                   _MK_FIELD_CONST(0x1, BSE_SETUPTABLE_VRAM_SEL_SHIFT)
#define BSE_SETUPTABLE_VRAM_SEL_RANGE                   _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define BSE_SETUPTABLE_VRAM_SEL_ROW                     0

#define BSE_SETUPTABLE_RESERVED_SHIFT                   _MK_SHIFT_CONST(21)
#define BSE_SETUPTABLE_RESERVED_FIELD                   _MK_FIELD_CONST(0x3, BSE_SETUPTABLE_RESERVED_SHIFT)
#define BSE_SETUPTABLE_RESERVED_RANGE                   _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(21)
#define BSE_SETUPTABLE_RESERVED_ROW                     0

#define BSE_SETUPTABLE_TBL_ID_SHIFT                     _MK_SHIFT_CONST(17)
#define BSE_SETUPTABLE_TBL_ID_FIELD                     _MK_FIELD_CONST(0xf, BSE_SETUPTABLE_TBL_ID_SHIFT)
#define BSE_SETUPTABLE_TBL_ID_RANGE                     _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(17)
#define BSE_SETUPTABLE_TBL_ID_ROW                       0

#define BSE_SETUPTABLE_TBL_ADR_SHIFT                    _MK_SHIFT_CONST(0)
#define BSE_SETUPTABLE_TBL_ADR_FIELD                    _MK_FIELD_CONST(0x1ffff, BSE_SETUPTABLE_TBL_ADR_SHIFT)
#define BSE_SETUPTABLE_TBL_ADR_RANGE                    _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(0)
#define BSE_SETUPTABLE_TBL_ADR_ROW                      0

#define BSE_SETUPTABLE_TBL_WORD_ADR_SHIFT                       _MK_SHIFT_CONST(2)
#define BSE_SETUPTABLE_TBL_WORD_ADR_FIELD                       _MK_FIELD_CONST(0x7fff, BSE_SETUPTABLE_TBL_WORD_ADR_SHIFT)
#define BSE_SETUPTABLE_TBL_WORD_ADR_RANGE                       _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(2)
#define BSE_SETUPTABLE_TBL_WORD_ADR_ROW                 0


// Packet BSE_GETWORD
#define BSE_GETWORD_SIZE 32

#define BSE_GETWORD_OPCODE_SHIFT                        _MK_SHIFT_CONST(26)
#define BSE_GETWORD_OPCODE_FIELD                        _MK_FIELD_CONST(0x3f, BSE_GETWORD_OPCODE_SHIFT)
#define BSE_GETWORD_OPCODE_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_GETWORD_OPCODE_ROW                  0
#define BSE_GETWORD_OPCODE_GETWORD                      _MK_ENUM_CONST(22)

#define BSE_GETWORD_ADR_FLAG_SHIFT                      _MK_SHIFT_CONST(25)
#define BSE_GETWORD_ADR_FLAG_FIELD                      _MK_FIELD_CONST(0x1, BSE_GETWORD_ADR_FLAG_SHIFT)
#define BSE_GETWORD_ADR_FLAG_RANGE                      _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define BSE_GETWORD_ADR_FLAG_ROW                        0

#define BSE_GETWORD_WORD_ADR_SHIFT                      _MK_SHIFT_CONST(0)
#define BSE_GETWORD_WORD_ADR_FIELD                      _MK_FIELD_CONST(0xffff, BSE_GETWORD_WORD_ADR_SHIFT)
#define BSE_GETWORD_WORD_ADR_RANGE                      _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define BSE_GETWORD_WORD_ADR_ROW                        0


// Packet BSE_BYTEALIGN
#define BSE_BYTEALIGN_SIZE 6

#define BSE_BYTEALIGN_OPCODE_SHIFT                      _MK_SHIFT_CONST(26)
#define BSE_BYTEALIGN_OPCODE_FIELD                      _MK_FIELD_CONST(0x3f, BSE_BYTEALIGN_OPCODE_SHIFT)
#define BSE_BYTEALIGN_OPCODE_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_BYTEALIGN_OPCODE_ROW                        0
#define BSE_BYTEALIGN_OPCODE_BYTEALIGN                  _MK_ENUM_CONST(23)


// Packet BSE_SAVEBITS2MEM
#define BSE_SAVEBITS2MEM_SIZE 32

#define BSE_SAVEBITS2MEM_OPCODE_SHIFT                   _MK_SHIFT_CONST(26)
#define BSE_SAVEBITS2MEM_OPCODE_FIELD                   _MK_FIELD_CONST(0x3f, BSE_SAVEBITS2MEM_OPCODE_SHIFT)
#define BSE_SAVEBITS2MEM_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_SAVEBITS2MEM_OPCODE_ROW                     0
#define BSE_SAVEBITS2MEM_OPCODE_SAVEBITS2MEM                    _MK_ENUM_CONST(24)

#define BSE_SAVEBITS2MEM_HDR_VALUE_SHIFT                        _MK_SHIFT_CONST(20)
#define BSE_SAVEBITS2MEM_HDR_VALUE_FIELD                        _MK_FIELD_CONST(0x3f, BSE_SAVEBITS2MEM_HDR_VALUE_SHIFT)
#define BSE_SAVEBITS2MEM_HDR_VALUE_RANGE                        _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(20)
#define BSE_SAVEBITS2MEM_HDR_VALUE_ROW                  0

#define BSE_SAVEBITS2MEM_HDR_FLAG_SHIFT                 _MK_SHIFT_CONST(19)
#define BSE_SAVEBITS2MEM_HDR_FLAG_FIELD                 _MK_FIELD_CONST(0x1, BSE_SAVEBITS2MEM_HDR_FLAG_SHIFT)
#define BSE_SAVEBITS2MEM_HDR_FLAG_RANGE                 _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define BSE_SAVEBITS2MEM_HDR_FLAG_ROW                   0

#define BSE_SAVEBITS2MEM_BYTES_SHIFT                    _MK_SHIFT_CONST(14)
#define BSE_SAVEBITS2MEM_BYTES_FIELD                    _MK_FIELD_CONST(0x1f, BSE_SAVEBITS2MEM_BYTES_SHIFT)
#define BSE_SAVEBITS2MEM_BYTES_RANGE                    _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(14)
#define BSE_SAVEBITS2MEM_BYTES_ROW                      0

#define BSE_SAVEBITS2MEM_ADR_SHIFT                      _MK_SHIFT_CONST(0)
#define BSE_SAVEBITS2MEM_ADR_FIELD                      _MK_FIELD_CONST(0x3fff, BSE_SAVEBITS2MEM_ADR_SHIFT)
#define BSE_SAVEBITS2MEM_ADR_RANGE                      _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(0)
#define BSE_SAVEBITS2MEM_ADR_ROW                        0


// Packet BSE_WRITEWORDS
#define BSE_WRITEWORDS_SIZE 32

#define BSE_WRITEWORDS_OPCODE_SHIFT                     _MK_SHIFT_CONST(26)
#define BSE_WRITEWORDS_OPCODE_FIELD                     _MK_FIELD_CONST(0x3f, BSE_WRITEWORDS_OPCODE_SHIFT)
#define BSE_WRITEWORDS_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_WRITEWORDS_OPCODE_ROW                       0
#define BSE_WRITEWORDS_OPCODE_WRITEWORDS                        _MK_ENUM_CONST(25)

#define BSE_WRITEWORDS_WORDS_SHIFT                      _MK_SHIFT_CONST(16)
#define BSE_WRITEWORDS_WORDS_FIELD                      _MK_FIELD_CONST(0x3, BSE_WRITEWORDS_WORDS_SHIFT)
#define BSE_WRITEWORDS_WORDS_RANGE                      _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(16)
#define BSE_WRITEWORDS_WORDS_ROW                        0

#define BSE_WRITEWORDS_ADR_SHIFT                        _MK_SHIFT_CONST(0)
#define BSE_WRITEWORDS_ADR_FIELD                        _MK_FIELD_CONST(0xffff, BSE_WRITEWORDS_ADR_SHIFT)
#define BSE_WRITEWORDS_ADR_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define BSE_WRITEWORDS_ADR_ROW                  0


// Packet BSE_MORE_RBSP_DATA
#define BSE_MORE_RBSP_DATA_SIZE 6

#define BSE_MORE_RBSP_DATA_OPCODE_SHIFT                 _MK_SHIFT_CONST(26)
#define BSE_MORE_RBSP_DATA_OPCODE_FIELD                 _MK_FIELD_CONST(0x3f, BSE_MORE_RBSP_DATA_OPCODE_SHIFT)
#define BSE_MORE_RBSP_DATA_OPCODE_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_MORE_RBSP_DATA_OPCODE_ROW                   0
#define BSE_MORE_RBSP_DATA_OPCODE_MORE_RBSP_DATA                        _MK_ENUM_CONST(26)


// Packet BSE_INTERRUPT_ME
#define BSE_INTERRUPT_ME_SIZE 32

#define BSE_INTERRUPT_ME_OPCODE_SHIFT                   _MK_SHIFT_CONST(26)
#define BSE_INTERRUPT_ME_OPCODE_FIELD                   _MK_FIELD_CONST(0x3f, BSE_INTERRUPT_ME_OPCODE_SHIFT)
#define BSE_INTERRUPT_ME_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_INTERRUPT_ME_OPCODE_ROW                     0
#define BSE_INTERRUPT_ME_OPCODE_INTERRUPT_ME                    _MK_ENUM_CONST(29)

#define BSE_INTERRUPT_ME_TAG_SHIFT                      _MK_SHIFT_CONST(0)
#define BSE_INTERRUPT_ME_TAG_FIELD                      _MK_FIELD_CONST(0xff, BSE_INTERRUPT_ME_TAG_SHIFT)
#define BSE_INTERRUPT_ME_TAG_RANGE                      _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define BSE_INTERRUPT_ME_TAG_ROW                        0


// Packet BSE_WRITE_REG2IRAM
#define BSE_WRITE_REG2IRAM_SIZE 32

#define BSE_WRITE_REG2IRAM_OPCODE_SHIFT                 _MK_SHIFT_CONST(26)
#define BSE_WRITE_REG2IRAM_OPCODE_FIELD                 _MK_FIELD_CONST(0x3f, BSE_WRITE_REG2IRAM_OPCODE_SHIFT)
#define BSE_WRITE_REG2IRAM_OPCODE_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_WRITE_REG2IRAM_OPCODE_ROW                   0
#define BSE_WRITE_REG2IRAM_OPCODE_WRITE_REG2IRAM                        _MK_ENUM_CONST(30)

#define BSE_WRITE_REG2IRAM_BSE_ADR_SHIFT                        _MK_SHIFT_CONST(16)
#define BSE_WRITE_REG2IRAM_BSE_ADR_FIELD                        _MK_FIELD_CONST(0x3ff, BSE_WRITE_REG2IRAM_BSE_ADR_SHIFT)
#define BSE_WRITE_REG2IRAM_BSE_ADR_RANGE                        _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(16)
#define BSE_WRITE_REG2IRAM_BSE_ADR_ROW                  0

#define BSE_WRITE_REG2IRAM_IRAM_ADR_SHIFT                       _MK_SHIFT_CONST(0)
#define BSE_WRITE_REG2IRAM_IRAM_ADR_FIELD                       _MK_FIELD_CONST(0xffff, BSE_WRITE_REG2IRAM_IRAM_ADR_SHIFT)
#define BSE_WRITE_REG2IRAM_IRAM_ADR_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define BSE_WRITE_REG2IRAM_IRAM_ADR_ROW                 0


// Packet BSE_WRITE_REG
#define BSE_WRITE_REG_SIZE 32

#define BSE_WRITE_REG_OPCODE_SHIFT                      _MK_SHIFT_CONST(26)
#define BSE_WRITE_REG_OPCODE_FIELD                      _MK_FIELD_CONST(0x3f, BSE_WRITE_REG_OPCODE_SHIFT)
#define BSE_WRITE_REG_OPCODE_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_WRITE_REG_OPCODE_ROW                        0
#define BSE_WRITE_REG_OPCODE_WRITE_REG                  _MK_ENUM_CONST(31)

#define BSE_WRITE_REG_BSE_ADR_SHIFT                     _MK_SHIFT_CONST(16)
#define BSE_WRITE_REG_BSE_ADR_FIELD                     _MK_FIELD_CONST(0x3ff, BSE_WRITE_REG_BSE_ADR_SHIFT)
#define BSE_WRITE_REG_BSE_ADR_RANGE                     _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(16)
#define BSE_WRITE_REG_BSE_ADR_ROW                       0

#define BSE_WRITE_REG_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define BSE_WRITE_REG_DATA_FIELD                        _MK_FIELD_CONST(0xffff, BSE_WRITE_REG_DATA_SHIFT)
#define BSE_WRITE_REG_DATA_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define BSE_WRITE_REG_DATA_ROW                  0


// Packet BSE_MEMDMA_VI_0
#define BSE_MEMDMA_VI_0_SIZE 32

#define BSE_MEMDMA_VI_0_OPCODE_SHIFT                    _MK_SHIFT_CONST(26)
#define BSE_MEMDMA_VI_0_OPCODE_FIELD                    _MK_FIELD_CONST(0x3f, BSE_MEMDMA_VI_0_OPCODE_SHIFT)
#define BSE_MEMDMA_VI_0_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_MEMDMA_VI_0_OPCODE_ROW                      0
#define BSE_MEMDMA_VI_0_OPCODE_MEMDMA_VI                        _MK_ENUM_CONST(32)

#define BSE_MEMDMA_VI_0_DIRECTION_SHIFT                 _MK_SHIFT_CONST(25)
#define BSE_MEMDMA_VI_0_DIRECTION_FIELD                 _MK_FIELD_CONST(0x1, BSE_MEMDMA_VI_0_DIRECTION_SHIFT)
#define BSE_MEMDMA_VI_0_DIRECTION_RANGE                 _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define BSE_MEMDMA_VI_0_DIRECTION_ROW                   0

#define BSE_MEMDMA_VI_0_WORDS_SHIFT                     _MK_SHIFT_CONST(0)
#define BSE_MEMDMA_VI_0_WORDS_FIELD                     _MK_FIELD_CONST(0x1fff, BSE_MEMDMA_VI_0_WORDS_SHIFT)
#define BSE_MEMDMA_VI_0_WORDS_RANGE                     _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(0)
#define BSE_MEMDMA_VI_0_WORDS_ROW                       0


// Packet BSE_MEMDMA_VI_1
#define BSE_MEMDMA_VI_1_SIZE 30

#define BSE_MEMDMA_VI_1_VRAM_ADR_SHIFT                  _MK_SHIFT_CONST(16)
#define BSE_MEMDMA_VI_1_VRAM_ADR_FIELD                  _MK_FIELD_CONST(0x3fff, BSE_MEMDMA_VI_1_VRAM_ADR_SHIFT)
#define BSE_MEMDMA_VI_1_VRAM_ADR_RANGE                  _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define BSE_MEMDMA_VI_1_VRAM_ADR_ROW                    0

#define BSE_MEMDMA_VI_1_IRAM_ADR_SHIFT                  _MK_SHIFT_CONST(0)
#define BSE_MEMDMA_VI_1_IRAM_ADR_FIELD                  _MK_FIELD_CONST(0xffff, BSE_MEMDMA_VI_1_IRAM_ADR_SHIFT)
#define BSE_MEMDMA_VI_1_IRAM_ADR_RANGE                  _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define BSE_MEMDMA_VI_1_IRAM_ADR_ROW                    0


// Packet BSE_VRAM_CLR
#define BSE_VRAM_CLR_SIZE 32

#define BSE_VRAM_CLR_OPCODE_SHIFT                       _MK_SHIFT_CONST(26)
#define BSE_VRAM_CLR_OPCODE_FIELD                       _MK_FIELD_CONST(0x3f, BSE_VRAM_CLR_OPCODE_SHIFT)
#define BSE_VRAM_CLR_OPCODE_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_VRAM_CLR_OPCODE_ROW                 0
#define BSE_VRAM_CLR_OPCODE_VRAM_CLR                    _MK_ENUM_CONST(33)

#define BSE_VRAM_CLR_VRAM_ADR_MSB_SHIFT                 _MK_SHIFT_CONST(25)
#define BSE_VRAM_CLR_VRAM_ADR_MSB_FIELD                 _MK_FIELD_CONST(0x1, BSE_VRAM_CLR_VRAM_ADR_MSB_SHIFT)
#define BSE_VRAM_CLR_VRAM_ADR_MSB_RANGE                 _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define BSE_VRAM_CLR_VRAM_ADR_MSB_ROW                   0

#define BSE_VRAM_CLR_WORDS_SHIFT                        _MK_SHIFT_CONST(12)
#define BSE_VRAM_CLR_WORDS_FIELD                        _MK_FIELD_CONST(0x1fff, BSE_VRAM_CLR_WORDS_SHIFT)
#define BSE_VRAM_CLR_WORDS_RANGE                        _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(12)
#define BSE_VRAM_CLR_WORDS_ROW                  0

#define BSE_VRAM_CLR_VRAM_ADR_SHIFT                     _MK_SHIFT_CONST(0)
#define BSE_VRAM_CLR_VRAM_ADR_FIELD                     _MK_FIELD_CONST(0xfff, BSE_VRAM_CLR_VRAM_ADR_SHIFT)
#define BSE_VRAM_CLR_VRAM_ADR_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define BSE_VRAM_CLR_VRAM_ADR_ROW                       0


// Packet BSE_VRAM_CLR_EXT
#define BSE_VRAM_CLR_EXT_SIZE 14

#define BSE_VRAM_CLR_EXT_VRAM_ADR_SHIFT                 _MK_SHIFT_CONST(0)
#define BSE_VRAM_CLR_EXT_VRAM_ADR_FIELD                 _MK_FIELD_CONST(0x3fff, BSE_VRAM_CLR_EXT_VRAM_ADR_SHIFT)
#define BSE_VRAM_CLR_EXT_VRAM_ADR_RANGE                 _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(0)
#define BSE_VRAM_CLR_EXT_VRAM_ADR_ROW                   0


// Packet BSE_MEMDMA_VD_0
#define BSE_MEMDMA_VD_0_SIZE 32

#define BSE_MEMDMA_VD_0_OPCODE_SHIFT                    _MK_SHIFT_CONST(26)
#define BSE_MEMDMA_VD_0_OPCODE_FIELD                    _MK_FIELD_CONST(0x3f, BSE_MEMDMA_VD_0_OPCODE_SHIFT)
#define BSE_MEMDMA_VD_0_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_MEMDMA_VD_0_OPCODE_ROW                      0
#define BSE_MEMDMA_VD_0_OPCODE_MEMDMA_VD                        _MK_ENUM_CONST(34)

#define BSE_MEMDMA_VD_0_DIRECTION_SHIFT                 _MK_SHIFT_CONST(25)
#define BSE_MEMDMA_VD_0_DIRECTION_FIELD                 _MK_FIELD_CONST(0x1, BSE_MEMDMA_VD_0_DIRECTION_SHIFT)
#define BSE_MEMDMA_VD_0_DIRECTION_RANGE                 _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define BSE_MEMDMA_VD_0_DIRECTION_ROW                   0

#define BSE_MEMDMA_VD_0_WORDS_SHIFT                     _MK_SHIFT_CONST(12)
#define BSE_MEMDMA_VD_0_WORDS_FIELD                     _MK_FIELD_CONST(0x1fff, BSE_MEMDMA_VD_0_WORDS_SHIFT)
#define BSE_MEMDMA_VD_0_WORDS_RANGE                     _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(12)
#define BSE_MEMDMA_VD_0_WORDS_ROW                       0

#define BSE_MEMDMA_VD_0_VRAM_ADR_SHIFT                  _MK_SHIFT_CONST(0)
#define BSE_MEMDMA_VD_0_VRAM_ADR_FIELD                  _MK_FIELD_CONST(0xfff, BSE_MEMDMA_VD_0_VRAM_ADR_SHIFT)
#define BSE_MEMDMA_VD_0_VRAM_ADR_RANGE                  _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define BSE_MEMDMA_VD_0_VRAM_ADR_ROW                    0


// Packet BSE_MEMDMA_VD_1
#define BSE_MEMDMA_VD_1_SIZE 32

#define BSE_MEMDMA_VD_1_SDRAM_ADR_SHIFT                 _MK_SHIFT_CONST(2)
#define BSE_MEMDMA_VD_1_SDRAM_ADR_FIELD                 _MK_FIELD_CONST(0x3fffffff, BSE_MEMDMA_VD_1_SDRAM_ADR_SHIFT)
#define BSE_MEMDMA_VD_1_SDRAM_ADR_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(2)
#define BSE_MEMDMA_VD_1_SDRAM_ADR_ROW                   0

#define BSE_MEMDMA_VD_1_VRAM_ADR_MSB_SHIFT                      _MK_SHIFT_CONST(0)
#define BSE_MEMDMA_VD_1_VRAM_ADR_MSB_FIELD                      _MK_FIELD_CONST(0x3, BSE_MEMDMA_VD_1_VRAM_ADR_MSB_SHIFT)
#define BSE_MEMDMA_VD_1_VRAM_ADR_MSB_RANGE                      _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define BSE_MEMDMA_VD_1_VRAM_ADR_MSB_ROW                        0


// Packet BSE_PARSE_WEIGHT_TABLE
#define BSE_PARSE_WEIGHT_TABLE_SIZE 32

#define BSE_PARSE_WEIGHT_TABLE_OPCODE_SHIFT                     _MK_SHIFT_CONST(26)
#define BSE_PARSE_WEIGHT_TABLE_OPCODE_FIELD                     _MK_FIELD_CONST(0x3f, BSE_PARSE_WEIGHT_TABLE_OPCODE_SHIFT)
#define BSE_PARSE_WEIGHT_TABLE_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_PARSE_WEIGHT_TABLE_OPCODE_ROW                       0
#define BSE_PARSE_WEIGHT_TABLE_OPCODE_PARSE_WEIGHT_TABLE                        _MK_ENUM_CONST(35)

#define BSE_PARSE_WEIGHT_TABLE_VRAM_ADR_MSB_SHIFT                       _MK_SHIFT_CONST(23)
#define BSE_PARSE_WEIGHT_TABLE_VRAM_ADR_MSB_FIELD                       _MK_FIELD_CONST(0x3, BSE_PARSE_WEIGHT_TABLE_VRAM_ADR_MSB_SHIFT)
#define BSE_PARSE_WEIGHT_TABLE_VRAM_ADR_MSB_RANGE                       _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(23)
#define BSE_PARSE_WEIGHT_TABLE_VRAM_ADR_MSB_ROW                 0

#define BSE_PARSE_WEIGHT_TABLE_SLICE_TYPE_SHIFT                 _MK_SHIFT_CONST(22)
#define BSE_PARSE_WEIGHT_TABLE_SLICE_TYPE_FIELD                 _MK_FIELD_CONST(0x1, BSE_PARSE_WEIGHT_TABLE_SLICE_TYPE_SHIFT)
#define BSE_PARSE_WEIGHT_TABLE_SLICE_TYPE_RANGE                 _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define BSE_PARSE_WEIGHT_TABLE_SLICE_TYPE_ROW                   0
#define BSE_PARSE_WEIGHT_TABLE_SLICE_TYPE_P_SLICE                       _MK_ENUM_CONST(0)
#define BSE_PARSE_WEIGHT_TABLE_SLICE_TYPE_B_SLICE                       _MK_ENUM_CONST(1)

#define BSE_PARSE_WEIGHT_TABLE_NUM_REFIDX_L1_MINUS1_SHIFT                       _MK_SHIFT_CONST(17)
#define BSE_PARSE_WEIGHT_TABLE_NUM_REFIDX_L1_MINUS1_FIELD                       _MK_FIELD_CONST(0x1f, BSE_PARSE_WEIGHT_TABLE_NUM_REFIDX_L1_MINUS1_SHIFT)
#define BSE_PARSE_WEIGHT_TABLE_NUM_REFIDX_L1_MINUS1_RANGE                       _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(17)
#define BSE_PARSE_WEIGHT_TABLE_NUM_REFIDX_L1_MINUS1_ROW                 0

#define BSE_PARSE_WEIGHT_TABLE_NUM_REFIDX_L0_MINUS1_SHIFT                       _MK_SHIFT_CONST(12)
#define BSE_PARSE_WEIGHT_TABLE_NUM_REFIDX_L0_MINUS1_FIELD                       _MK_FIELD_CONST(0x1f, BSE_PARSE_WEIGHT_TABLE_NUM_REFIDX_L0_MINUS1_SHIFT)
#define BSE_PARSE_WEIGHT_TABLE_NUM_REFIDX_L0_MINUS1_RANGE                       _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(12)
#define BSE_PARSE_WEIGHT_TABLE_NUM_REFIDX_L0_MINUS1_ROW                 0

#define BSE_PARSE_WEIGHT_TABLE_VRAM_ADR_SHIFT                   _MK_SHIFT_CONST(0)
#define BSE_PARSE_WEIGHT_TABLE_VRAM_ADR_FIELD                   _MK_FIELD_CONST(0xfff, BSE_PARSE_WEIGHT_TABLE_VRAM_ADR_SHIFT)
#define BSE_PARSE_WEIGHT_TABLE_VRAM_ADR_RANGE                   _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define BSE_PARSE_WEIGHT_TABLE_VRAM_ADR_ROW                     0


// Packet BSE_AESSETUPTABLE
#define BSE_AESSETUPTABLE_SIZE 32

#define BSE_AESSETUPTABLE_OPCODE_SHIFT                  _MK_SHIFT_CONST(26)
#define BSE_AESSETUPTABLE_OPCODE_FIELD                  _MK_FIELD_CONST(0x3f, BSE_AESSETUPTABLE_OPCODE_SHIFT)
#define BSE_AESSETUPTABLE_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_AESSETUPTABLE_OPCODE_ROW                    0
#define BSE_AESSETUPTABLE_OPCODE_AESSETUPTABLE                  _MK_ENUM_CONST(37)

#define BSE_AESSETUPTABLE_TBL_SEL_SHIFT                 _MK_SHIFT_CONST(24)
#define BSE_AESSETUPTABLE_TBL_SEL_FIELD                 _MK_FIELD_CONST(0x3, BSE_AESSETUPTABLE_TBL_SEL_SHIFT)
#define BSE_AESSETUPTABLE_TBL_SEL_RANGE                 _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(24)
#define BSE_AESSETUPTABLE_TBL_SEL_ROW                   0

#define BSE_AESSETUPTABLE_VRAM_SEL_SHIFT                        _MK_SHIFT_CONST(23)
#define BSE_AESSETUPTABLE_VRAM_SEL_FIELD                        _MK_FIELD_CONST(0x1, BSE_AESSETUPTABLE_VRAM_SEL_SHIFT)
#define BSE_AESSETUPTABLE_VRAM_SEL_RANGE                        _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define BSE_AESSETUPTABLE_VRAM_SEL_ROW                  0

#define BSE_AESSETUPTABLE_TBL_ID_SHIFT                  _MK_SHIFT_CONST(17)
#define BSE_AESSETUPTABLE_TBL_ID_FIELD                  _MK_FIELD_CONST(0xf, BSE_AESSETUPTABLE_TBL_ID_SHIFT)
#define BSE_AESSETUPTABLE_TBL_ID_RANGE                  _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(17)
#define BSE_AESSETUPTABLE_TBL_ID_ROW                    0

#define BSE_AESSETUPTABLE_TBL_ADR_SHIFT                 _MK_SHIFT_CONST(0)
#define BSE_AESSETUPTABLE_TBL_ADR_FIELD                 _MK_FIELD_CONST(0x1ffff, BSE_AESSETUPTABLE_TBL_ADR_SHIFT)
#define BSE_AESSETUPTABLE_TBL_ADR_RANGE                 _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(0)
#define BSE_AESSETUPTABLE_TBL_ADR_ROW                   0

#define BSE_AESSETUPTABLE_TBL_WORD_ADR_SHIFT                    _MK_SHIFT_CONST(2)
#define BSE_AESSETUPTABLE_TBL_WORD_ADR_FIELD                    _MK_FIELD_CONST(0x7fff, BSE_AESSETUPTABLE_TBL_WORD_ADR_SHIFT)
#define BSE_AESSETUPTABLE_TBL_WORD_ADR_RANGE                    _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(2)
#define BSE_AESSETUPTABLE_TBL_WORD_ADR_ROW                      0


// Packet BSE_CABAC
#define BSE_CABAC_SIZE 32

#define BSE_CABAC_OPCODE_SHIFT                  _MK_SHIFT_CONST(26)
#define BSE_CABAC_OPCODE_FIELD                  _MK_FIELD_CONST(0x3f, BSE_CABAC_OPCODE_SHIFT)
#define BSE_CABAC_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_CABAC_OPCODE_ROW                    0
#define BSE_CABAC_OPCODE_CABAC                  _MK_ENUM_CONST(48)

#define BSE_CABAC_CMD_SHIFT                     _MK_SHIFT_CONST(21)
#define BSE_CABAC_CMD_FIELD                     _MK_FIELD_CONST(0x1f, BSE_CABAC_CMD_SHIFT)
#define BSE_CABAC_CMD_RANGE                     _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(21)
#define BSE_CABAC_CMD_ROW                       0
#define BSE_CABAC_CMD_INIT_PICTURE                      _MK_ENUM_CONST(0)
#define BSE_CABAC_CMD_INIT_SLICE                        _MK_ENUM_CONST(1)
#define BSE_CABAC_CMD_INIT_MB                   _MK_ENUM_CONST(2)
#define BSE_CABAC_CMD_MB_SKIP_FLAG                      _MK_ENUM_CONST(3)
#define BSE_CABAC_CMD_MB_FIELD_DECODING_FLAG                    _MK_ENUM_CONST(4)
#define BSE_CABAC_CMD_END_OF_SLICE_FLAG                 _MK_ENUM_CONST(5)
#define BSE_CABAC_CMD_MB_TYPE                   _MK_ENUM_CONST(6)
#define BSE_CABAC_CMD_TRANSFORM_SIZE_8X8_FLAG                   _MK_ENUM_CONST(7)
#define BSE_CABAC_CMD_CODED_BLOCK_PATTERN                       _MK_ENUM_CONST(8)
#define BSE_CABAC_CMD_MB_QP_DELTA                       _MK_ENUM_CONST(9)
#define BSE_CABAC_CMD_PREV_INTRA4X4_PRED_MODE_FLAG                      _MK_ENUM_CONST(10)
#define BSE_CABAC_CMD_REM_INTRA4X4_PRED_MODE                    _MK_ENUM_CONST(11)
#define BSE_CABAC_CMD_PREV_INTRA8X8_PRED_MODE_FLAG                      _MK_ENUM_CONST(12)
#define BSE_CABAC_CMD_REM_INTRA8X8_PRED_MODE                    _MK_ENUM_CONST(13)
#define BSE_CABAC_CMD_INTRA_CHROMA_PRED_MODE                    _MK_ENUM_CONST(14)
#define BSE_CABAC_CMD_SUB_MB_TYPE                       _MK_ENUM_CONST(15)
#define BSE_CABAC_CMD_REF_IDX_LX                        _MK_ENUM_CONST(16)
#define BSE_CABAC_CMD_MVD_LX                    _MK_ENUM_CONST(17)
#define BSE_CABAC_CMD_MB_PRED                   _MK_ENUM_CONST(25)
#define BSE_CABAC_CMD_SUB_MB_PRED                       _MK_ENUM_CONST(26)
#define BSE_CABAC_CMD_FLUSH                     _MK_ENUM_CONST(30)

#define BSE_CABAC_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define BSE_CABAC_DATA_FIELD                    _MK_FIELD_CONST(0x1fffff, BSE_CABAC_DATA_SHIFT)
#define BSE_CABAC_DATA_RANGE                    _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(0)
#define BSE_CABAC_DATA_ROW                      0


// Packet BSE_CABAC_INIT_PICTURE
#define BSE_CABAC_INIT_PICTURE_SIZE 32

#define BSE_CABAC_INIT_PICTURE_OPCODE_SHIFT                     _MK_SHIFT_CONST(26)
#define BSE_CABAC_INIT_PICTURE_OPCODE_FIELD                     _MK_FIELD_CONST(0x3f, BSE_CABAC_INIT_PICTURE_OPCODE_SHIFT)
#define BSE_CABAC_INIT_PICTURE_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_CABAC_INIT_PICTURE_OPCODE_ROW                       0
#define BSE_CABAC_INIT_PICTURE_OPCODE_CABAC                     _MK_ENUM_CONST(48)

#define BSE_CABAC_INIT_PICTURE_CMD_SHIFT                        _MK_SHIFT_CONST(21)
#define BSE_CABAC_INIT_PICTURE_CMD_FIELD                        _MK_FIELD_CONST(0x1f, BSE_CABAC_INIT_PICTURE_CMD_SHIFT)
#define BSE_CABAC_INIT_PICTURE_CMD_RANGE                        _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(21)
#define BSE_CABAC_INIT_PICTURE_CMD_ROW                  0
#define BSE_CABAC_INIT_PICTURE_CMD_INIT_PICTURE                 _MK_ENUM_CONST(0)

#define BSE_CABAC_INIT_PICTURE_RESERVED_SHIFT                   _MK_SHIFT_CONST(20)
#define BSE_CABAC_INIT_PICTURE_RESERVED_FIELD                   _MK_FIELD_CONST(0x1, BSE_CABAC_INIT_PICTURE_RESERVED_SHIFT)
#define BSE_CABAC_INIT_PICTURE_RESERVED_RANGE                   _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define BSE_CABAC_INIT_PICTURE_RESERVED_ROW                     0

#define BSE_CABAC_INIT_PICTURE_DIRECT_8x8_INFERENCE_FLAG_SHIFT                  _MK_SHIFT_CONST(19)
#define BSE_CABAC_INIT_PICTURE_DIRECT_8x8_INFERENCE_FLAG_FIELD                  _MK_FIELD_CONST(0x1, BSE_CABAC_INIT_PICTURE_DIRECT_8x8_INFERENCE_FLAG_SHIFT)
#define BSE_CABAC_INIT_PICTURE_DIRECT_8x8_INFERENCE_FLAG_RANGE                  _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define BSE_CABAC_INIT_PICTURE_DIRECT_8x8_INFERENCE_FLAG_ROW                    0

#define BSE_CABAC_INIT_PICTURE_TRANSFORM_8x8_MODE_FLAG_SHIFT                    _MK_SHIFT_CONST(18)
#define BSE_CABAC_INIT_PICTURE_TRANSFORM_8x8_MODE_FLAG_FIELD                    _MK_FIELD_CONST(0x1, BSE_CABAC_INIT_PICTURE_TRANSFORM_8x8_MODE_FLAG_SHIFT)
#define BSE_CABAC_INIT_PICTURE_TRANSFORM_8x8_MODE_FLAG_RANGE                    _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define BSE_CABAC_INIT_PICTURE_TRANSFORM_8x8_MODE_FLAG_ROW                      0

#define BSE_CABAC_INIT_PICTURE_PIC_WIDTH_SHIFT                  _MK_SHIFT_CONST(9)
#define BSE_CABAC_INIT_PICTURE_PIC_WIDTH_FIELD                  _MK_FIELD_CONST(0x1ff, BSE_CABAC_INIT_PICTURE_PIC_WIDTH_SHIFT)
#define BSE_CABAC_INIT_PICTURE_PIC_WIDTH_RANGE                  _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(9)
#define BSE_CABAC_INIT_PICTURE_PIC_WIDTH_ROW                    0

#define BSE_CABAC_INIT_PICTURE_PIC_HEIGHT_SHIFT                 _MK_SHIFT_CONST(0)
#define BSE_CABAC_INIT_PICTURE_PIC_HEIGHT_FIELD                 _MK_FIELD_CONST(0x1ff, BSE_CABAC_INIT_PICTURE_PIC_HEIGHT_SHIFT)
#define BSE_CABAC_INIT_PICTURE_PIC_HEIGHT_RANGE                 _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(0)
#define BSE_CABAC_INIT_PICTURE_PIC_HEIGHT_ROW                   0


// Packet BSE_CABAC_INIT_SLICE
#define BSE_CABAC_INIT_SLICE_SIZE 32

#define BSE_CABAC_INIT_SLICE_OPCODE_SHIFT                       _MK_SHIFT_CONST(26)
#define BSE_CABAC_INIT_SLICE_OPCODE_FIELD                       _MK_FIELD_CONST(0x3f, BSE_CABAC_INIT_SLICE_OPCODE_SHIFT)
#define BSE_CABAC_INIT_SLICE_OPCODE_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_CABAC_INIT_SLICE_OPCODE_ROW                 0
#define BSE_CABAC_INIT_SLICE_OPCODE_CABAC                       _MK_ENUM_CONST(48)

#define BSE_CABAC_INIT_SLICE_CMD_SHIFT                  _MK_SHIFT_CONST(21)
#define BSE_CABAC_INIT_SLICE_CMD_FIELD                  _MK_FIELD_CONST(0x1f, BSE_CABAC_INIT_SLICE_CMD_SHIFT)
#define BSE_CABAC_INIT_SLICE_CMD_RANGE                  _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(21)
#define BSE_CABAC_INIT_SLICE_CMD_ROW                    0
#define BSE_CABAC_INIT_SLICE_CMD_INIT_SLICE                     _MK_ENUM_CONST(1)

#define BSE_CABAC_INIT_SLICE_NUM_REF_IDX_L0_SHIFT                       _MK_SHIFT_CONST(16)
#define BSE_CABAC_INIT_SLICE_NUM_REF_IDX_L0_FIELD                       _MK_FIELD_CONST(0x1f, BSE_CABAC_INIT_SLICE_NUM_REF_IDX_L0_SHIFT)
#define BSE_CABAC_INIT_SLICE_NUM_REF_IDX_L0_RANGE                       _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(16)
#define BSE_CABAC_INIT_SLICE_NUM_REF_IDX_L0_ROW                 0

#define BSE_CABAC_INIT_SLICE_NUM_REF_IDX_L1_SHIFT                       _MK_SHIFT_CONST(11)
#define BSE_CABAC_INIT_SLICE_NUM_REF_IDX_L1_FIELD                       _MK_FIELD_CONST(0x1f, BSE_CABAC_INIT_SLICE_NUM_REF_IDX_L1_SHIFT)
#define BSE_CABAC_INIT_SLICE_NUM_REF_IDX_L1_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(11)
#define BSE_CABAC_INIT_SLICE_NUM_REF_IDX_L1_ROW                 0

#define BSE_CABAC_INIT_SLICE_SLICE_TYPE_SHIFT                   _MK_SHIFT_CONST(8)
#define BSE_CABAC_INIT_SLICE_SLICE_TYPE_FIELD                   _MK_FIELD_CONST(0x7, BSE_CABAC_INIT_SLICE_SLICE_TYPE_SHIFT)
#define BSE_CABAC_INIT_SLICE_SLICE_TYPE_RANGE                   _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(8)
#define BSE_CABAC_INIT_SLICE_SLICE_TYPE_ROW                     0
#define BSE_CABAC_INIT_SLICE_SLICE_TYPE_P                       _MK_ENUM_CONST(0)
#define BSE_CABAC_INIT_SLICE_SLICE_TYPE_B                       _MK_ENUM_CONST(1)
#define BSE_CABAC_INIT_SLICE_SLICE_TYPE_I                       _MK_ENUM_CONST(2)
#define BSE_CABAC_INIT_SLICE_SLICE_TYPE_SP                      _MK_ENUM_CONST(3)
#define BSE_CABAC_INIT_SLICE_SLICE_TYPE_SI                      _MK_ENUM_CONST(4)

#define BSE_CABAC_INIT_SLICE_SLICE_QPY_SHIFT                    _MK_SHIFT_CONST(2)
#define BSE_CABAC_INIT_SLICE_SLICE_QPY_FIELD                    _MK_FIELD_CONST(0x3f, BSE_CABAC_INIT_SLICE_SLICE_QPY_SHIFT)
#define BSE_CABAC_INIT_SLICE_SLICE_QPY_RANGE                    _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(2)
#define BSE_CABAC_INIT_SLICE_SLICE_QPY_ROW                      0

#define BSE_CABAC_INIT_SLICE_CABAC_INIT_IDC_SHIFT                       _MK_SHIFT_CONST(0)
#define BSE_CABAC_INIT_SLICE_CABAC_INIT_IDC_FIELD                       _MK_FIELD_CONST(0x3, BSE_CABAC_INIT_SLICE_CABAC_INIT_IDC_SHIFT)
#define BSE_CABAC_INIT_SLICE_CABAC_INIT_IDC_RANGE                       _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define BSE_CABAC_INIT_SLICE_CABAC_INIT_IDC_ROW                 0


// Packet BSE_CABAC_INIT_MB
#define BSE_CABAC_INIT_MB_SIZE 32

#define BSE_CABAC_INIT_MB_OPCODE_SHIFT                  _MK_SHIFT_CONST(26)
#define BSE_CABAC_INIT_MB_OPCODE_FIELD                  _MK_FIELD_CONST(0x3f, BSE_CABAC_INIT_MB_OPCODE_SHIFT)
#define BSE_CABAC_INIT_MB_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_CABAC_INIT_MB_OPCODE_ROW                    0
#define BSE_CABAC_INIT_MB_OPCODE_CABAC                  _MK_ENUM_CONST(48)

#define BSE_CABAC_INIT_MB_CMD_SHIFT                     _MK_SHIFT_CONST(21)
#define BSE_CABAC_INIT_MB_CMD_FIELD                     _MK_FIELD_CONST(0x1f, BSE_CABAC_INIT_MB_CMD_SHIFT)
#define BSE_CABAC_INIT_MB_CMD_RANGE                     _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(21)
#define BSE_CABAC_INIT_MB_CMD_ROW                       0
#define BSE_CABAC_INIT_MB_CMD_INIT_MB                   _MK_ENUM_CONST(2)

#define BSE_CABAC_INIT_MB_MB_FIELD_B_SHIFT                      _MK_SHIFT_CONST(20)
#define BSE_CABAC_INIT_MB_MB_FIELD_B_FIELD                      _MK_FIELD_CONST(0x1, BSE_CABAC_INIT_MB_MB_FIELD_B_SHIFT)
#define BSE_CABAC_INIT_MB_MB_FIELD_B_RANGE                      _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define BSE_CABAC_INIT_MB_MB_FIELD_B_ROW                        0

#define BSE_CABAC_INIT_MB_MBX_SHIFT                     _MK_SHIFT_CONST(12)
#define BSE_CABAC_INIT_MB_MBX_FIELD                     _MK_FIELD_CONST(0xff, BSE_CABAC_INIT_MB_MBX_SHIFT)
#define BSE_CABAC_INIT_MB_MBX_RANGE                     _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(12)
#define BSE_CABAC_INIT_MB_MBX_ROW                       0

#define BSE_CABAC_INIT_MB_MB_FIELD_A_SHIFT                      _MK_SHIFT_CONST(11)
#define BSE_CABAC_INIT_MB_MB_FIELD_A_FIELD                      _MK_FIELD_CONST(0x1, BSE_CABAC_INIT_MB_MB_FIELD_A_SHIFT)
#define BSE_CABAC_INIT_MB_MB_FIELD_A_RANGE                      _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(11)
#define BSE_CABAC_INIT_MB_MB_FIELD_A_ROW                        0

#define BSE_CABAC_INIT_MB_MB_FIELD_X_SHIFT                      _MK_SHIFT_CONST(10)
#define BSE_CABAC_INIT_MB_MB_FIELD_X_FIELD                      _MK_FIELD_CONST(0x1, BSE_CABAC_INIT_MB_MB_FIELD_X_SHIFT)
#define BSE_CABAC_INIT_MB_MB_FIELD_X_RANGE                      _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(10)
#define BSE_CABAC_INIT_MB_MB_FIELD_X_ROW                        0

#define BSE_CABAC_INIT_MB_AVAIL_B_SHIFT                 _MK_SHIFT_CONST(9)
#define BSE_CABAC_INIT_MB_AVAIL_B_FIELD                 _MK_FIELD_CONST(0x1, BSE_CABAC_INIT_MB_AVAIL_B_SHIFT)
#define BSE_CABAC_INIT_MB_AVAIL_B_RANGE                 _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define BSE_CABAC_INIT_MB_AVAIL_B_ROW                   0

#define BSE_CABAC_INIT_MB_AVAIL_A_SHIFT                 _MK_SHIFT_CONST(8)
#define BSE_CABAC_INIT_MB_AVAIL_A_FIELD                 _MK_FIELD_CONST(0x1, BSE_CABAC_INIT_MB_AVAIL_A_SHIFT)
#define BSE_CABAC_INIT_MB_AVAIL_A_RANGE                 _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define BSE_CABAC_INIT_MB_AVAIL_A_ROW                   0

#define BSE_CABAC_INIT_MB_MBY_SHIFT                     _MK_SHIFT_CONST(0)
#define BSE_CABAC_INIT_MB_MBY_FIELD                     _MK_FIELD_CONST(0xff, BSE_CABAC_INIT_MB_MBY_SHIFT)
#define BSE_CABAC_INIT_MB_MBY_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define BSE_CABAC_INIT_MB_MBY_ROW                       0


// Packet BSE_CABAC_MB_FIELD_DECODING_FLAG
#define BSE_CABAC_MB_FIELD_DECODING_FLAG_SIZE 32

#define BSE_CABAC_MB_FIELD_DECODING_FLAG_OPCODE_SHIFT                   _MK_SHIFT_CONST(26)
#define BSE_CABAC_MB_FIELD_DECODING_FLAG_OPCODE_FIELD                   _MK_FIELD_CONST(0x3f, BSE_CABAC_MB_FIELD_DECODING_FLAG_OPCODE_SHIFT)
#define BSE_CABAC_MB_FIELD_DECODING_FLAG_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_CABAC_MB_FIELD_DECODING_FLAG_OPCODE_ROW                     0
#define BSE_CABAC_MB_FIELD_DECODING_FLAG_OPCODE_CABAC                   _MK_ENUM_CONST(48)

#define BSE_CABAC_MB_FIELD_DECODING_FLAG_CMD_SHIFT                      _MK_SHIFT_CONST(21)
#define BSE_CABAC_MB_FIELD_DECODING_FLAG_CMD_FIELD                      _MK_FIELD_CONST(0x1f, BSE_CABAC_MB_FIELD_DECODING_FLAG_CMD_SHIFT)
#define BSE_CABAC_MB_FIELD_DECODING_FLAG_CMD_RANGE                      _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(21)
#define BSE_CABAC_MB_FIELD_DECODING_FLAG_CMD_ROW                        0
#define BSE_CABAC_MB_FIELD_DECODING_FLAG_CMD_MB_FIELD_DECODING_FLAG                     _MK_ENUM_CONST(4)

#define BSE_CABAC_MB_FIELD_DECODING_FLAG_MB_FIELD_B_SHIFT                       _MK_SHIFT_CONST(4)
#define BSE_CABAC_MB_FIELD_DECODING_FLAG_MB_FIELD_B_FIELD                       _MK_FIELD_CONST(0x1, BSE_CABAC_MB_FIELD_DECODING_FLAG_MB_FIELD_B_SHIFT)
#define BSE_CABAC_MB_FIELD_DECODING_FLAG_MB_FIELD_B_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define BSE_CABAC_MB_FIELD_DECODING_FLAG_MB_FIELD_B_ROW                 0

#define BSE_CABAC_MB_FIELD_DECODING_FLAG_MB_FIELD_A_SHIFT                       _MK_SHIFT_CONST(3)
#define BSE_CABAC_MB_FIELD_DECODING_FLAG_MB_FIELD_A_FIELD                       _MK_FIELD_CONST(0x1, BSE_CABAC_MB_FIELD_DECODING_FLAG_MB_FIELD_A_SHIFT)
#define BSE_CABAC_MB_FIELD_DECODING_FLAG_MB_FIELD_A_RANGE                       _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define BSE_CABAC_MB_FIELD_DECODING_FLAG_MB_FIELD_A_ROW                 0

#define BSE_CABAC_MB_FIELD_DECODING_FLAG_MB_FIELD_X_SHIFT                       _MK_SHIFT_CONST(2)
#define BSE_CABAC_MB_FIELD_DECODING_FLAG_MB_FIELD_X_FIELD                       _MK_FIELD_CONST(0x1, BSE_CABAC_MB_FIELD_DECODING_FLAG_MB_FIELD_X_SHIFT)
#define BSE_CABAC_MB_FIELD_DECODING_FLAG_MB_FIELD_X_RANGE                       _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define BSE_CABAC_MB_FIELD_DECODING_FLAG_MB_FIELD_X_ROW                 0

#define BSE_CABAC_MB_FIELD_DECODING_FLAG_AVAIL_B_SHIFT                  _MK_SHIFT_CONST(1)
#define BSE_CABAC_MB_FIELD_DECODING_FLAG_AVAIL_B_FIELD                  _MK_FIELD_CONST(0x1, BSE_CABAC_MB_FIELD_DECODING_FLAG_AVAIL_B_SHIFT)
#define BSE_CABAC_MB_FIELD_DECODING_FLAG_AVAIL_B_RANGE                  _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define BSE_CABAC_MB_FIELD_DECODING_FLAG_AVAIL_B_ROW                    0

#define BSE_CABAC_MB_FIELD_DECODING_FLAG_AVAIL_A_SHIFT                  _MK_SHIFT_CONST(0)
#define BSE_CABAC_MB_FIELD_DECODING_FLAG_AVAIL_A_FIELD                  _MK_FIELD_CONST(0x1, BSE_CABAC_MB_FIELD_DECODING_FLAG_AVAIL_A_SHIFT)
#define BSE_CABAC_MB_FIELD_DECODING_FLAG_AVAIL_A_RANGE                  _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define BSE_CABAC_MB_FIELD_DECODING_FLAG_AVAIL_A_ROW                    0


// Packet BSE_CABAC_MB_TYPE
#define BSE_CABAC_MB_TYPE_SIZE 32

#define BSE_CABAC_MB_TYPE_OPCODE_SHIFT                  _MK_SHIFT_CONST(26)
#define BSE_CABAC_MB_TYPE_OPCODE_FIELD                  _MK_FIELD_CONST(0x3f, BSE_CABAC_MB_TYPE_OPCODE_SHIFT)
#define BSE_CABAC_MB_TYPE_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_CABAC_MB_TYPE_OPCODE_ROW                    0
#define BSE_CABAC_MB_TYPE_OPCODE_CABAC                  _MK_ENUM_CONST(48)

#define BSE_CABAC_MB_TYPE_CMD_SHIFT                     _MK_SHIFT_CONST(21)
#define BSE_CABAC_MB_TYPE_CMD_FIELD                     _MK_FIELD_CONST(0x1f, BSE_CABAC_MB_TYPE_CMD_SHIFT)
#define BSE_CABAC_MB_TYPE_CMD_RANGE                     _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(21)
#define BSE_CABAC_MB_TYPE_CMD_ROW                       0
#define BSE_CABAC_MB_TYPE_CMD_MB_TYPE                   _MK_ENUM_CONST(6)

#define BSE_CABAC_MB_TYPE_MB_FIELD_B_SHIFT                      _MK_SHIFT_CONST(4)
#define BSE_CABAC_MB_TYPE_MB_FIELD_B_FIELD                      _MK_FIELD_CONST(0x1, BSE_CABAC_MB_TYPE_MB_FIELD_B_SHIFT)
#define BSE_CABAC_MB_TYPE_MB_FIELD_B_RANGE                      _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define BSE_CABAC_MB_TYPE_MB_FIELD_B_ROW                        0

#define BSE_CABAC_MB_TYPE_MB_FIELD_A_SHIFT                      _MK_SHIFT_CONST(3)
#define BSE_CABAC_MB_TYPE_MB_FIELD_A_FIELD                      _MK_FIELD_CONST(0x1, BSE_CABAC_MB_TYPE_MB_FIELD_A_SHIFT)
#define BSE_CABAC_MB_TYPE_MB_FIELD_A_RANGE                      _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define BSE_CABAC_MB_TYPE_MB_FIELD_A_ROW                        0

#define BSE_CABAC_MB_TYPE_MB_FIELD_X_SHIFT                      _MK_SHIFT_CONST(2)
#define BSE_CABAC_MB_TYPE_MB_FIELD_X_FIELD                      _MK_FIELD_CONST(0x1, BSE_CABAC_MB_TYPE_MB_FIELD_X_SHIFT)
#define BSE_CABAC_MB_TYPE_MB_FIELD_X_RANGE                      _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define BSE_CABAC_MB_TYPE_MB_FIELD_X_ROW                        0

#define BSE_CABAC_MB_TYPE_AVAIL_B_SHIFT                 _MK_SHIFT_CONST(1)
#define BSE_CABAC_MB_TYPE_AVAIL_B_FIELD                 _MK_FIELD_CONST(0x1, BSE_CABAC_MB_TYPE_AVAIL_B_SHIFT)
#define BSE_CABAC_MB_TYPE_AVAIL_B_RANGE                 _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define BSE_CABAC_MB_TYPE_AVAIL_B_ROW                   0

#define BSE_CABAC_MB_TYPE_AVAIL_A_SHIFT                 _MK_SHIFT_CONST(0)
#define BSE_CABAC_MB_TYPE_AVAIL_A_FIELD                 _MK_FIELD_CONST(0x1, BSE_CABAC_MB_TYPE_AVAIL_A_SHIFT)
#define BSE_CABAC_MB_TYPE_AVAIL_A_RANGE                 _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define BSE_CABAC_MB_TYPE_AVAIL_A_ROW                   0


// Packet BSE_CABAC_SUB_MB_TYPE
#define BSE_CABAC_SUB_MB_TYPE_SIZE 31

#define BSE_CABAC_SUB_MB_TYPE_OPCODE_SHIFT                      _MK_SHIFT_CONST(26)
#define BSE_CABAC_SUB_MB_TYPE_OPCODE_FIELD                      _MK_FIELD_CONST(0x3f, BSE_CABAC_SUB_MB_TYPE_OPCODE_SHIFT)
#define BSE_CABAC_SUB_MB_TYPE_OPCODE_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_CABAC_SUB_MB_TYPE_OPCODE_ROW                        0
#define BSE_CABAC_SUB_MB_TYPE_OPCODE_CABAC                      _MK_ENUM_CONST(48)

#define BSE_CABAC_SUB_MB_TYPE_CMD_SHIFT                 _MK_SHIFT_CONST(21)
#define BSE_CABAC_SUB_MB_TYPE_CMD_FIELD                 _MK_FIELD_CONST(0x1f, BSE_CABAC_SUB_MB_TYPE_CMD_SHIFT)
#define BSE_CABAC_SUB_MB_TYPE_CMD_RANGE                 _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(21)
#define BSE_CABAC_SUB_MB_TYPE_CMD_ROW                   0
#define BSE_CABAC_SUB_MB_TYPE_CMD_SUB_MB_TYPE                   _MK_ENUM_CONST(15)

#define BSE_CABAC_SUB_MB_TYPE_MB_PART_IDX_SHIFT                 _MK_SHIFT_CONST(1)
#define BSE_CABAC_SUB_MB_TYPE_MB_PART_IDX_FIELD                 _MK_FIELD_CONST(0x3, BSE_CABAC_SUB_MB_TYPE_MB_PART_IDX_SHIFT)
#define BSE_CABAC_SUB_MB_TYPE_MB_PART_IDX_RANGE                 _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define BSE_CABAC_SUB_MB_TYPE_MB_PART_IDX_ROW                   0


// Packet BSE_CABAC_REF_IDX_LX
#define BSE_CABAC_REF_IDX_LX_SIZE 32

#define BSE_CABAC_REF_IDX_LX_OPCODE_SHIFT                       _MK_SHIFT_CONST(26)
#define BSE_CABAC_REF_IDX_LX_OPCODE_FIELD                       _MK_FIELD_CONST(0x3f, BSE_CABAC_REF_IDX_LX_OPCODE_SHIFT)
#define BSE_CABAC_REF_IDX_LX_OPCODE_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_CABAC_REF_IDX_LX_OPCODE_ROW                 0
#define BSE_CABAC_REF_IDX_LX_OPCODE_CABAC                       _MK_ENUM_CONST(48)

#define BSE_CABAC_REF_IDX_LX_CMD_SHIFT                  _MK_SHIFT_CONST(21)
#define BSE_CABAC_REF_IDX_LX_CMD_FIELD                  _MK_FIELD_CONST(0x1f, BSE_CABAC_REF_IDX_LX_CMD_SHIFT)
#define BSE_CABAC_REF_IDX_LX_CMD_RANGE                  _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(21)
#define BSE_CABAC_REF_IDX_LX_CMD_ROW                    0
#define BSE_CABAC_REF_IDX_LX_CMD_REF_IDX_LX                     _MK_ENUM_CONST(16)

#define BSE_CABAC_REF_IDX_LX_MB_PART_IDX_SHIFT                  _MK_SHIFT_CONST(1)
#define BSE_CABAC_REF_IDX_LX_MB_PART_IDX_FIELD                  _MK_FIELD_CONST(0x3, BSE_CABAC_REF_IDX_LX_MB_PART_IDX_SHIFT)
#define BSE_CABAC_REF_IDX_LX_MB_PART_IDX_RANGE                  _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define BSE_CABAC_REF_IDX_LX_MB_PART_IDX_ROW                    0

#define BSE_CABAC_REF_IDX_LX_PRED_MODE_SHIFT                    _MK_SHIFT_CONST(0)
#define BSE_CABAC_REF_IDX_LX_PRED_MODE_FIELD                    _MK_FIELD_CONST(0x1, BSE_CABAC_REF_IDX_LX_PRED_MODE_SHIFT)
#define BSE_CABAC_REF_IDX_LX_PRED_MODE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define BSE_CABAC_REF_IDX_LX_PRED_MODE_ROW                      0
#define BSE_CABAC_REF_IDX_LX_PRED_MODE_L0                       _MK_ENUM_CONST(0)
#define BSE_CABAC_REF_IDX_LX_PRED_MODE_L1                       _MK_ENUM_CONST(1)


// Packet BSE_CABAC_MVD_LX
#define BSE_CABAC_MVD_LX_SIZE 32

#define BSE_CABAC_MVD_LX_OPCODE_SHIFT                   _MK_SHIFT_CONST(26)
#define BSE_CABAC_MVD_LX_OPCODE_FIELD                   _MK_FIELD_CONST(0x3f, BSE_CABAC_MVD_LX_OPCODE_SHIFT)
#define BSE_CABAC_MVD_LX_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(26)
#define BSE_CABAC_MVD_LX_OPCODE_ROW                     0
#define BSE_CABAC_MVD_LX_OPCODE_CABAC                   _MK_ENUM_CONST(48)

#define BSE_CABAC_MVD_LX_CMD_SHIFT                      _MK_SHIFT_CONST(21)
#define BSE_CABAC_MVD_LX_CMD_FIELD                      _MK_FIELD_CONST(0x1f, BSE_CABAC_MVD_LX_CMD_SHIFT)
#define BSE_CABAC_MVD_LX_CMD_RANGE                      _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(21)
#define BSE_CABAC_MVD_LX_CMD_ROW                        0
#define BSE_CABAC_MVD_LX_CMD_MVD_LX                     _MK_ENUM_CONST(17)

#define BSE_CABAC_MVD_LX_COMP_IDX_SHIFT                 _MK_SHIFT_CONST(5)
#define BSE_CABAC_MVD_LX_COMP_IDX_FIELD                 _MK_FIELD_CONST(0x1, BSE_CABAC_MVD_LX_COMP_IDX_SHIFT)
#define BSE_CABAC_MVD_LX_COMP_IDX_RANGE                 _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define BSE_CABAC_MVD_LX_COMP_IDX_ROW                   0

#define BSE_CABAC_MVD_LX_SUB_MB_PART_IDX_SHIFT                  _MK_SHIFT_CONST(3)
#define BSE_CABAC_MVD_LX_SUB_MB_PART_IDX_FIELD                  _MK_FIELD_CONST(0x3, BSE_CABAC_MVD_LX_SUB_MB_PART_IDX_SHIFT)
#define BSE_CABAC_MVD_LX_SUB_MB_PART_IDX_RANGE                  _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(3)
#define BSE_CABAC_MVD_LX_SUB_MB_PART_IDX_ROW                    0

#define BSE_CABAC_MVD_LX_MB_PART_IDX_SHIFT                      _MK_SHIFT_CONST(1)
#define BSE_CABAC_MVD_LX_MB_PART_IDX_FIELD                      _MK_FIELD_CONST(0x3, BSE_CABAC_MVD_LX_MB_PART_IDX_SHIFT)
#define BSE_CABAC_MVD_LX_MB_PART_IDX_RANGE                      _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define BSE_CABAC_MVD_LX_MB_PART_IDX_ROW                        0

#define BSE_CABAC_MVD_LX_PRED_MODE_SHIFT                        _MK_SHIFT_CONST(0)
#define BSE_CABAC_MVD_LX_PRED_MODE_FIELD                        _MK_FIELD_CONST(0x1, BSE_CABAC_MVD_LX_PRED_MODE_SHIFT)
#define BSE_CABAC_MVD_LX_PRED_MODE_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define BSE_CABAC_MVD_LX_PRED_MODE_ROW                  0
#define BSE_CABAC_MVD_LX_PRED_MODE_L0                   _MK_ENUM_CONST(0)
#define BSE_CABAC_MVD_LX_PRED_MODE_L1                   _MK_ENUM_CONST(1)


// Packet BSE_LDZ_RES
#define BSE_LDZ_RES_SIZE 32

#define BSE_LDZ_RES_LDZ_PLUS_1_SHIFT                    _MK_SHIFT_CONST(27)
#define BSE_LDZ_RES_LDZ_PLUS_1_FIELD                    _MK_FIELD_CONST(0x1f, BSE_LDZ_RES_LDZ_PLUS_1_SHIFT)
#define BSE_LDZ_RES_LDZ_PLUS_1_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(27)
#define BSE_LDZ_RES_LDZ_PLUS_1_ROW                      0

#define BSE_LDZ_RES_CLAMPED_SHIFT                       _MK_SHIFT_CONST(26)
#define BSE_LDZ_RES_CLAMPED_FIELD                       _MK_FIELD_CONST(0x1, BSE_LDZ_RES_CLAMPED_SHIFT)
#define BSE_LDZ_RES_CLAMPED_RANGE                       _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(26)
#define BSE_LDZ_RES_CLAMPED_ROW                 0

#define BSE_LDZ_RES_DATA_SHIFT                  _MK_SHIFT_CONST(0)
#define BSE_LDZ_RES_DATA_FIELD                  _MK_FIELD_CONST(0x3ffffff, BSE_LDZ_RES_DATA_SHIFT)
#define BSE_LDZ_RES_DATA_RANGE                  _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(0)
#define BSE_LDZ_RES_DATA_ROW                    0


// Packet BSE_SEEK_HDR_RES
#define BSE_SEEK_HDR_RES_SIZE 9

#define BSE_SEEK_HDR_RES_HDR_FOUND_SHIFT                        _MK_SHIFT_CONST(8)
#define BSE_SEEK_HDR_RES_HDR_FOUND_FIELD                        _MK_FIELD_CONST(0x1, BSE_SEEK_HDR_RES_HDR_FOUND_SHIFT)
#define BSE_SEEK_HDR_RES_HDR_FOUND_RANGE                        _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define BSE_SEEK_HDR_RES_HDR_FOUND_ROW                  0

#define BSE_SEEK_HDR_RES_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define BSE_SEEK_HDR_RES_DATA_FIELD                     _MK_FIELD_CONST(0xff, BSE_SEEK_HDR_RES_DATA_SHIFT)
#define BSE_SEEK_HDR_RES_DATA_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define BSE_SEEK_HDR_RES_DATA_ROW                       0


// Packet BSE_BITPTR_RES
#define BSE_BITPTR_RES_SIZE 32

#define BSE_BITPTR_RES_BITPTR_SHIFT                     _MK_SHIFT_CONST(29)
#define BSE_BITPTR_RES_BITPTR_FIELD                     _MK_FIELD_CONST(0x7, BSE_BITPTR_RES_BITPTR_SHIFT)
#define BSE_BITPTR_RES_BITPTR_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(29)
#define BSE_BITPTR_RES_BITPTR_ROW                       0

#define BSE_BITPTR_RES_DATA_SHIFT                       _MK_SHIFT_CONST(0)
#define BSE_BITPTR_RES_DATA_FIELD                       _MK_FIELD_CONST(0x1fffffff, BSE_BITPTR_RES_DATA_SHIFT)
#define BSE_BITPTR_RES_DATA_RANGE                       _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(0)
#define BSE_BITPTR_RES_DATA_ROW                 0


// Packet BSE_MORE_RBSP_RES
#define BSE_MORE_RBSP_RES_SIZE 1

#define BSE_MORE_RBSP_RES_MORE_RBSP_SHIFT                       _MK_SHIFT_CONST(31)
#define BSE_MORE_RBSP_RES_MORE_RBSP_FIELD                       _MK_FIELD_CONST(0x1, BSE_MORE_RBSP_RES_MORE_RBSP_SHIFT)
#define BSE_MORE_RBSP_RES_MORE_RBSP_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define BSE_MORE_RBSP_RES_MORE_RBSP_ROW                 0


// Packet BSE_TTYPE
#define BSE_TTYPE_SIZE 32

#define BSE_TTYPE_MORE_RBSP_SHIFT                       _MK_SHIFT_CONST(31)
#define BSE_TTYPE_MORE_RBSP_FIELD                       _MK_FIELD_CONST(0x1, BSE_TTYPE_MORE_RBSP_SHIFT)
#define BSE_TTYPE_MORE_RBSP_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define BSE_TTYPE_MORE_RBSP_ROW                 0

#define BSE_TTYPE_TTYPE_SHIFT                   _MK_SHIFT_CONST(0)
#define BSE_TTYPE_TTYPE_FIELD                   _MK_FIELD_CONST(0xfff, BSE_TTYPE_TTYPE_SHIFT)
#define BSE_TTYPE_TTYPE_RANGE                   _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define BSE_TTYPE_TTYPE_ROW                     0


// Packet BSE_PPCBP
#define BSE_PPCBP_SIZE 25

#define BSE_PPCBP_COEF_NOT_CODED_SHIFT                  _MK_SHIFT_CONST(24)
#define BSE_PPCBP_COEF_NOT_CODED_FIELD                  _MK_FIELD_CONST(0x1, BSE_PPCBP_COEF_NOT_CODED_SHIFT)
#define BSE_PPCBP_COEF_NOT_CODED_RANGE                  _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define BSE_PPCBP_COEF_NOT_CODED_ROW                    0

#define BSE_PPCBP_PPCBP_SHIFT                   _MK_SHIFT_CONST(0)
#define BSE_PPCBP_PPCBP_FIELD                   _MK_FIELD_CONST(0xffffff, BSE_PPCBP_PPCBP_SHIFT)
#define BSE_PPCBP_PPCBP_RANGE                   _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(0)
#define BSE_PPCBP_PPCBP_ROW                     0


// Register ARVDE_MBE_INT_STATUS_0
#define ARVDE_MBE_INT_STATUS_0                  _MK_ADDR_CONST(0x2000)
#define ARVDE_MBE_INT_STATUS_0_SECURE                   0x0
#define ARVDE_MBE_INT_STATUS_0_WORD_COUNT                       0x1
#define ARVDE_MBE_INT_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_READ_MASK                        _MK_MASK_CONST(0xf003ffff)
#define ARVDE_MBE_INT_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0xf0000000)
#define ARVDE_MBE_INT_STATUS_0_FRAME_FINISH_SHIFT                       _MK_SHIFT_CONST(31)
#define ARVDE_MBE_INT_STATUS_0_FRAME_FINISH_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MBE_INT_STATUS_0_FRAME_FINISH_SHIFT)
#define ARVDE_MBE_INT_STATUS_0_FRAME_FINISH_RANGE                       31:31
#define ARVDE_MBE_INT_STATUS_0_FRAME_FINISH_WOFFSET                     0x0
#define ARVDE_MBE_INT_STATUS_0_FRAME_FINISH_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_FRAME_FINISH_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_FRAME_FINISH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_FRAME_FINISH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MBE_INT_STATUS_0_FIFO_CLOSE_EMPTY_SHIFT                   _MK_SHIFT_CONST(30)
#define ARVDE_MBE_INT_STATUS_0_FIFO_CLOSE_EMPTY_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_MBE_INT_STATUS_0_FIFO_CLOSE_EMPTY_SHIFT)
#define ARVDE_MBE_INT_STATUS_0_FIFO_CLOSE_EMPTY_RANGE                   30:30
#define ARVDE_MBE_INT_STATUS_0_FIFO_CLOSE_EMPTY_WOFFSET                 0x0
#define ARVDE_MBE_INT_STATUS_0_FIFO_CLOSE_EMPTY_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_FIFO_CLOSE_EMPTY_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_FIFO_CLOSE_EMPTY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_FIFO_CLOSE_EMPTY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_MBE_INT_STATUS_0_MBE_ERROR_SHIFT                  _MK_SHIFT_CONST(29)
#define ARVDE_MBE_INT_STATUS_0_MBE_ERROR_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_MBE_INT_STATUS_0_MBE_ERROR_SHIFT)
#define ARVDE_MBE_INT_STATUS_0_MBE_ERROR_RANGE                  29:29
#define ARVDE_MBE_INT_STATUS_0_MBE_ERROR_WOFFSET                        0x0
#define ARVDE_MBE_INT_STATUS_0_MBE_ERROR_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_MBE_ERROR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_MBE_ERROR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_MBE_ERROR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_MBE_INT_STATUS_0_MACRO_PROC_SHIFT                 _MK_SHIFT_CONST(28)
#define ARVDE_MBE_INT_STATUS_0_MACRO_PROC_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_MBE_INT_STATUS_0_MACRO_PROC_SHIFT)
#define ARVDE_MBE_INT_STATUS_0_MACRO_PROC_RANGE                 28:28
#define ARVDE_MBE_INT_STATUS_0_MACRO_PROC_WOFFSET                       0x0
#define ARVDE_MBE_INT_STATUS_0_MACRO_PROC_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_MACRO_PROC_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_MACRO_PROC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_MACRO_PROC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MBE_INT_STATUS_0_X_PROC_MSB_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_MBE_INT_STATUS_0_X_PROC_MSB_FIELD                 _MK_FIELD_CONST(0x3, ARVDE_MBE_INT_STATUS_0_X_PROC_MSB_SHIFT)
#define ARVDE_MBE_INT_STATUS_0_X_PROC_MSB_RANGE                 17:16
#define ARVDE_MBE_INT_STATUS_0_X_PROC_MSB_WOFFSET                       0x0
#define ARVDE_MBE_INT_STATUS_0_X_PROC_MSB_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_X_PROC_MSB_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_X_PROC_MSB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_X_PROC_MSB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MBE_INT_STATUS_0_Y_PROC_MSB_SHIFT                 _MK_SHIFT_CONST(14)
#define ARVDE_MBE_INT_STATUS_0_Y_PROC_MSB_FIELD                 _MK_FIELD_CONST(0x3, ARVDE_MBE_INT_STATUS_0_Y_PROC_MSB_SHIFT)
#define ARVDE_MBE_INT_STATUS_0_Y_PROC_MSB_RANGE                 15:14
#define ARVDE_MBE_INT_STATUS_0_Y_PROC_MSB_WOFFSET                       0x0
#define ARVDE_MBE_INT_STATUS_0_Y_PROC_MSB_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_Y_PROC_MSB_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_Y_PROC_MSB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_Y_PROC_MSB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MBE_INT_STATUS_0_X_PROC_SHIFT                     _MK_SHIFT_CONST(7)
#define ARVDE_MBE_INT_STATUS_0_X_PROC_FIELD                     _MK_FIELD_CONST(0x7f, ARVDE_MBE_INT_STATUS_0_X_PROC_SHIFT)
#define ARVDE_MBE_INT_STATUS_0_X_PROC_RANGE                     13:7
#define ARVDE_MBE_INT_STATUS_0_X_PROC_WOFFSET                   0x0
#define ARVDE_MBE_INT_STATUS_0_X_PROC_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_X_PROC_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_X_PROC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_X_PROC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MBE_INT_STATUS_0_Y_PROC_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_MBE_INT_STATUS_0_Y_PROC_FIELD                     _MK_FIELD_CONST(0x7f, ARVDE_MBE_INT_STATUS_0_Y_PROC_SHIFT)
#define ARVDE_MBE_INT_STATUS_0_Y_PROC_RANGE                     6:0
#define ARVDE_MBE_INT_STATUS_0_Y_PROC_WOFFSET                   0x0
#define ARVDE_MBE_INT_STATUS_0_Y_PROC_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_Y_PROC_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_Y_PROC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_STATUS_0_Y_PROC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_INT_CONTROL_0
#define ARVDE_MBE_INT_CONTROL_0                 _MK_ADDR_CONST(0x2004)
#define ARVDE_MBE_INT_CONTROL_0_SECURE                  0x0
#define ARVDE_MBE_INT_CONTROL_0_WORD_COUNT                      0x1
#define ARVDE_MBE_INT_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_MBE_INT_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_MBE_INT_CONTROL_0_FIFO_IE_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_MBE_INT_CONTROL_0_FIFO_IE_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_MBE_INT_CONTROL_0_FIFO_IE_SHIFT)
#define ARVDE_MBE_INT_CONTROL_0_FIFO_IE_RANGE                   0:0
#define ARVDE_MBE_INT_CONTROL_0_FIFO_IE_WOFFSET                 0x0
#define ARVDE_MBE_INT_CONTROL_0_FIFO_IE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_CONTROL_0_FIFO_IE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_CONTROL_0_FIFO_IE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_INT_CONTROL_0_FIFO_IE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_CMDIN_FIFO_STAT_0
#define ARVDE_MBE_CMDIN_FIFO_STAT_0                     _MK_ADDR_CONST(0x2008)
#define ARVDE_MBE_CMDIN_FIFO_STAT_0_SECURE                      0x0
#define ARVDE_MBE_CMDIN_FIFO_STAT_0_WORD_COUNT                  0x1
#define ARVDE_MBE_CMDIN_FIFO_STAT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CMDIN_FIFO_STAT_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CMDIN_FIFO_STAT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CMDIN_FIFO_STAT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CMDIN_FIFO_STAT_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define ARVDE_MBE_CMDIN_FIFO_STAT_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CMDIN_FIFO_STAT_0_NUM_ENTRIES_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_MBE_CMDIN_FIFO_STAT_0_NUM_ENTRIES_FIELD                   _MK_FIELD_CONST(0xf, ARVDE_MBE_CMDIN_FIFO_STAT_0_NUM_ENTRIES_SHIFT)
#define ARVDE_MBE_CMDIN_FIFO_STAT_0_NUM_ENTRIES_RANGE                   3:0
#define ARVDE_MBE_CMDIN_FIFO_STAT_0_NUM_ENTRIES_WOFFSET                 0x0
#define ARVDE_MBE_CMDIN_FIFO_STAT_0_NUM_ENTRIES_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CMDIN_FIFO_STAT_0_NUM_ENTRIES_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CMDIN_FIFO_STAT_0_NUM_ENTRIES_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CMDIN_FIFO_STAT_0_NUM_ENTRIES_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_CMDIN_FIFO_WATERMARK_0
#define ARVDE_MBE_CMDIN_FIFO_WATERMARK_0                        _MK_ADDR_CONST(0x200c)
#define ARVDE_MBE_CMDIN_FIFO_WATERMARK_0_SECURE                         0x0
#define ARVDE_MBE_CMDIN_FIFO_WATERMARK_0_WORD_COUNT                     0x1
#define ARVDE_MBE_CMDIN_FIFO_WATERMARK_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CMDIN_FIFO_WATERMARK_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CMDIN_FIFO_WATERMARK_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CMDIN_FIFO_WATERMARK_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CMDIN_FIFO_WATERMARK_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define ARVDE_MBE_CMDIN_FIFO_WATERMARK_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define ARVDE_MBE_CMDIN_FIFO_WATERMARK_0_WATERMARK_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_MBE_CMDIN_FIFO_WATERMARK_0_WATERMARK_FIELD                        _MK_FIELD_CONST(0xf, ARVDE_MBE_CMDIN_FIFO_WATERMARK_0_WATERMARK_SHIFT)
#define ARVDE_MBE_CMDIN_FIFO_WATERMARK_0_WATERMARK_RANGE                        3:0
#define ARVDE_MBE_CMDIN_FIFO_WATERMARK_0_WATERMARK_WOFFSET                      0x0
#define ARVDE_MBE_CMDIN_FIFO_WATERMARK_0_WATERMARK_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CMDIN_FIFO_WATERMARK_0_WATERMARK_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CMDIN_FIFO_WATERMARK_0_WATERMARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CMDIN_FIFO_WATERMARK_0_WATERMARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_CMDIN_FIFO_CMD_0
#define ARVDE_MBE_CMDIN_FIFO_CMD_0                      _MK_ADDR_CONST(0x2010)
#define ARVDE_MBE_CMDIN_FIFO_CMD_0_SECURE                       0x0
#define ARVDE_MBE_CMDIN_FIFO_CMD_0_WORD_COUNT                   0x1
#define ARVDE_MBE_CMDIN_FIFO_CMD_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CMDIN_FIFO_CMD_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CMDIN_FIFO_CMD_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CMDIN_FIFO_CMD_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CMDIN_FIFO_CMD_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_CMDIN_FIFO_CMD_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_CMDIN_FIFO_CMD_0_COMMDAND_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_MBE_CMDIN_FIFO_CMD_0_COMMDAND_FIELD                       _MK_FIELD_CONST(0xffffffff, ARVDE_MBE_CMDIN_FIFO_CMD_0_COMMDAND_SHIFT)
#define ARVDE_MBE_CMDIN_FIFO_CMD_0_COMMDAND_RANGE                       31:0
#define ARVDE_MBE_CMDIN_FIFO_CMD_0_COMMDAND_WOFFSET                     0x0
#define ARVDE_MBE_CMDIN_FIFO_CMD_0_COMMDAND_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CMDIN_FIFO_CMD_0_COMMDAND_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CMDIN_FIFO_CMD_0_COMMDAND_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CMDIN_FIFO_CMD_0_COMMDAND_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_LAST_MB_ERROR_0
#define ARVDE_MBE_LAST_MB_ERROR_0                       _MK_ADDR_CONST(0x2014)
#define ARVDE_MBE_LAST_MB_ERROR_0_SECURE                        0x0
#define ARVDE_MBE_LAST_MB_ERROR_0_WORD_COUNT                    0x1
#define ARVDE_MBE_LAST_MB_ERROR_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_ERROR_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_ERROR_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_ERROR_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_ERROR_0_READ_MASK                     _MK_MASK_CONST(0xffffff)
#define ARVDE_MBE_LAST_MB_ERROR_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_ERROR_0_X_ERR_MSB_SHIFT                       _MK_SHIFT_CONST(19)
#define ARVDE_MBE_LAST_MB_ERROR_0_X_ERR_MSB_FIELD                       _MK_FIELD_CONST(0x1f, ARVDE_MBE_LAST_MB_ERROR_0_X_ERR_MSB_SHIFT)
#define ARVDE_MBE_LAST_MB_ERROR_0_X_ERR_MSB_RANGE                       23:19
#define ARVDE_MBE_LAST_MB_ERROR_0_X_ERR_MSB_WOFFSET                     0x0
#define ARVDE_MBE_LAST_MB_ERROR_0_X_ERR_MSB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_ERROR_0_X_ERR_MSB_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_ERROR_0_X_ERR_MSB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_ERROR_0_X_ERR_MSB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MBE_LAST_MB_ERROR_0_Y_ERR_MSB_SHIFT                       _MK_SHIFT_CONST(14)
#define ARVDE_MBE_LAST_MB_ERROR_0_Y_ERR_MSB_FIELD                       _MK_FIELD_CONST(0x1f, ARVDE_MBE_LAST_MB_ERROR_0_Y_ERR_MSB_SHIFT)
#define ARVDE_MBE_LAST_MB_ERROR_0_Y_ERR_MSB_RANGE                       18:14
#define ARVDE_MBE_LAST_MB_ERROR_0_Y_ERR_MSB_WOFFSET                     0x0
#define ARVDE_MBE_LAST_MB_ERROR_0_Y_ERR_MSB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_ERROR_0_Y_ERR_MSB_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_ERROR_0_Y_ERR_MSB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_ERROR_0_Y_ERR_MSB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MBE_LAST_MB_ERROR_0_X_ERR_SHIFT                   _MK_SHIFT_CONST(7)
#define ARVDE_MBE_LAST_MB_ERROR_0_X_ERR_FIELD                   _MK_FIELD_CONST(0x7f, ARVDE_MBE_LAST_MB_ERROR_0_X_ERR_SHIFT)
#define ARVDE_MBE_LAST_MB_ERROR_0_X_ERR_RANGE                   13:7
#define ARVDE_MBE_LAST_MB_ERROR_0_X_ERR_WOFFSET                 0x0
#define ARVDE_MBE_LAST_MB_ERROR_0_X_ERR_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_ERROR_0_X_ERR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_ERROR_0_X_ERR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_ERROR_0_X_ERR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_MBE_LAST_MB_ERROR_0_Y_ERR_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_MBE_LAST_MB_ERROR_0_Y_ERR_FIELD                   _MK_FIELD_CONST(0x7f, ARVDE_MBE_LAST_MB_ERROR_0_Y_ERR_SHIFT)
#define ARVDE_MBE_LAST_MB_ERROR_0_Y_ERR_RANGE                   6:0
#define ARVDE_MBE_LAST_MB_ERROR_0_Y_ERR_WOFFSET                 0x0
#define ARVDE_MBE_LAST_MB_ERROR_0_Y_ERR_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_ERROR_0_Y_ERR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_ERROR_0_Y_ERR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_ERROR_0_Y_ERR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_MB_IF_STATE_0
#define ARVDE_MBE_MB_IF_STATE_0                 _MK_ADDR_CONST(0x2018)
#define ARVDE_MBE_MB_IF_STATE_0_SECURE                  0x0
#define ARVDE_MBE_MB_IF_STATE_0_WORD_COUNT                      0x1
#define ARVDE_MBE_MB_IF_STATE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_MB_IF_STATE_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_CMDIN_CUR_STATE_SHIFT                   _MK_SHIFT_CONST(29)
#define ARVDE_MBE_MB_IF_STATE_0_CMDIN_CUR_STATE_FIELD                   _MK_FIELD_CONST(0x7, ARVDE_MBE_MB_IF_STATE_0_CMDIN_CUR_STATE_SHIFT)
#define ARVDE_MBE_MB_IF_STATE_0_CMDIN_CUR_STATE_RANGE                   31:29
#define ARVDE_MBE_MB_IF_STATE_0_CMDIN_CUR_STATE_WOFFSET                 0x0
#define ARVDE_MBE_MB_IF_STATE_0_CMDIN_CUR_STATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_CMDIN_CUR_STATE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_CMDIN_CUR_STATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_CMDIN_CUR_STATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_IF_STATE_0_PPE_CUR_STATE_SHIFT                     _MK_SHIFT_CONST(25)
#define ARVDE_MBE_MB_IF_STATE_0_PPE_CUR_STATE_FIELD                     _MK_FIELD_CONST(0xf, ARVDE_MBE_MB_IF_STATE_0_PPE_CUR_STATE_SHIFT)
#define ARVDE_MBE_MB_IF_STATE_0_PPE_CUR_STATE_RANGE                     28:25
#define ARVDE_MBE_MB_IF_STATE_0_PPE_CUR_STATE_WOFFSET                   0x0
#define ARVDE_MBE_MB_IF_STATE_0_PPE_CUR_STATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_PPE_CUR_STATE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_PPE_CUR_STATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_PPE_CUR_STATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_IF_STATE_0_MCE_CUR_STATE_SHIFT                     _MK_SHIFT_CONST(21)
#define ARVDE_MBE_MB_IF_STATE_0_MCE_CUR_STATE_FIELD                     _MK_FIELD_CONST(0xf, ARVDE_MBE_MB_IF_STATE_0_MCE_CUR_STATE_SHIFT)
#define ARVDE_MBE_MB_IF_STATE_0_MCE_CUR_STATE_RANGE                     24:21
#define ARVDE_MBE_MB_IF_STATE_0_MCE_CUR_STATE_WOFFSET                   0x0
#define ARVDE_MBE_MB_IF_STATE_0_MCE_CUR_STATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_MCE_CUR_STATE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_MCE_CUR_STATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_MCE_CUR_STATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_IF_STATE_0_MCEOUT_MV_SELECT_SHIFT                  _MK_SHIFT_CONST(17)
#define ARVDE_MBE_MB_IF_STATE_0_MCEOUT_MV_SELECT_FIELD                  _MK_FIELD_CONST(0xf, ARVDE_MBE_MB_IF_STATE_0_MCEOUT_MV_SELECT_SHIFT)
#define ARVDE_MBE_MB_IF_STATE_0_MCEOUT_MV_SELECT_RANGE                  20:17
#define ARVDE_MBE_MB_IF_STATE_0_MCEOUT_MV_SELECT_WOFFSET                        0x0
#define ARVDE_MBE_MB_IF_STATE_0_MCEOUT_MV_SELECT_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_MCEOUT_MV_SELECT_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_MCEOUT_MV_SELECT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_MCEOUT_MV_SELECT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_IF_STATE_0_LMVFMV_REQ_CUR_ST_SHIFT                 _MK_SHIFT_CONST(13)
#define ARVDE_MBE_MB_IF_STATE_0_LMVFMV_REQ_CUR_ST_FIELD                 _MK_FIELD_CONST(0xf, ARVDE_MBE_MB_IF_STATE_0_LMVFMV_REQ_CUR_ST_SHIFT)
#define ARVDE_MBE_MB_IF_STATE_0_LMVFMV_REQ_CUR_ST_RANGE                 16:13
#define ARVDE_MBE_MB_IF_STATE_0_LMVFMV_REQ_CUR_ST_WOFFSET                       0x0
#define ARVDE_MBE_MB_IF_STATE_0_LMVFMV_REQ_CUR_ST_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_LMVFMV_REQ_CUR_ST_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_LMVFMV_REQ_CUR_ST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_LMVFMV_REQ_CUR_ST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_IF_STATE_0_LMVFMV_RDATA_CUR_STATE_SHIFT                    _MK_SHIFT_CONST(9)
#define ARVDE_MBE_MB_IF_STATE_0_LMVFMV_RDATA_CUR_STATE_FIELD                    _MK_FIELD_CONST(0xf, ARVDE_MBE_MB_IF_STATE_0_LMVFMV_RDATA_CUR_STATE_SHIFT)
#define ARVDE_MBE_MB_IF_STATE_0_LMVFMV_RDATA_CUR_STATE_RANGE                    12:9
#define ARVDE_MBE_MB_IF_STATE_0_LMVFMV_RDATA_CUR_STATE_WOFFSET                  0x0
#define ARVDE_MBE_MB_IF_STATE_0_LMVFMV_RDATA_CUR_STATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_LMVFMV_RDATA_CUR_STATE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_LMVFMV_RDATA_CUR_STATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_LMVFMV_RDATA_CUR_STATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_IF_STATE_0_MVD_STARTSM_CUR_ST_SHIFT                        _MK_SHIFT_CONST(6)
#define ARVDE_MBE_MB_IF_STATE_0_MVD_STARTSM_CUR_ST_FIELD                        _MK_FIELD_CONST(0x7, ARVDE_MBE_MB_IF_STATE_0_MVD_STARTSM_CUR_ST_SHIFT)
#define ARVDE_MBE_MB_IF_STATE_0_MVD_STARTSM_CUR_ST_RANGE                        8:6
#define ARVDE_MBE_MB_IF_STATE_0_MVD_STARTSM_CUR_ST_WOFFSET                      0x0
#define ARVDE_MBE_MB_IF_STATE_0_MVD_STARTSM_CUR_ST_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_MVD_STARTSM_CUR_ST_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_MVD_STARTSM_CUR_ST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_MVD_STARTSM_CUR_ST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_IF_STATE_0_CURR_MV_VALID_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_MBE_MB_IF_STATE_0_CURR_MV_VALID_FIELD                     _MK_FIELD_CONST(0x3f, ARVDE_MBE_MB_IF_STATE_0_CURR_MV_VALID_SHIFT)
#define ARVDE_MBE_MB_IF_STATE_0_CURR_MV_VALID_RANGE                     5:0
#define ARVDE_MBE_MB_IF_STATE_0_CURR_MV_VALID_WOFFSET                   0x0
#define ARVDE_MBE_MB_IF_STATE_0_CURR_MV_VALID_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_CURR_MV_VALID_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_CURR_MV_VALID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE_0_CURR_MV_VALID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_MB_INT_STATE_0
#define ARVDE_MBE_MB_INT_STATE_0                        _MK_ADDR_CONST(0x201c)
#define ARVDE_MBE_MB_INT_STATE_0_SECURE                         0x0
#define ARVDE_MBE_MB_INT_STATE_0_WORD_COUNT                     0x1
#define ARVDE_MBE_MB_INT_STATE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_READ_MASK                      _MK_MASK_CONST(0xf7ffffff)
#define ARVDE_MBE_MB_INT_STATE_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_LMVFMV_REQ_CUR_ST_SHIFT                        _MK_SHIFT_CONST(28)
#define ARVDE_MBE_MB_INT_STATE_0_LMVFMV_REQ_CUR_ST_FIELD                        _MK_FIELD_CONST(0xf, ARVDE_MBE_MB_INT_STATE_0_LMVFMV_REQ_CUR_ST_SHIFT)
#define ARVDE_MBE_MB_INT_STATE_0_LMVFMV_REQ_CUR_ST_RANGE                        31:28
#define ARVDE_MBE_MB_INT_STATE_0_LMVFMV_REQ_CUR_ST_WOFFSET                      0x0
#define ARVDE_MBE_MB_INT_STATE_0_LMVFMV_REQ_CUR_ST_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_LMVFMV_REQ_CUR_ST_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_LMVFMV_REQ_CUR_ST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_LMVFMV_REQ_CUR_ST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_INT_STATE_0_MVC4_VALID_SHIFT                       _MK_SHIFT_CONST(26)
#define ARVDE_MBE_MB_INT_STATE_0_MVC4_VALID_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MBE_MB_INT_STATE_0_MVC4_VALID_SHIFT)
#define ARVDE_MBE_MB_INT_STATE_0_MVC4_VALID_RANGE                       26:26
#define ARVDE_MBE_MB_INT_STATE_0_MVC4_VALID_WOFFSET                     0x0
#define ARVDE_MBE_MB_INT_STATE_0_MVC4_VALID_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVC4_VALID_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVC4_VALID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVC4_VALID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_INT_STATE_0_IP_REQ_SHIFT                   _MK_SHIFT_CONST(25)
#define ARVDE_MBE_MB_INT_STATE_0_IP_REQ_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_MBE_MB_INT_STATE_0_IP_REQ_SHIFT)
#define ARVDE_MBE_MB_INT_STATE_0_IP_REQ_RANGE                   25:25
#define ARVDE_MBE_MB_INT_STATE_0_IP_REQ_WOFFSET                 0x0
#define ARVDE_MBE_MB_INT_STATE_0_IP_REQ_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_IP_REQ_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_IP_REQ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_IP_REQ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_INT_STATE_0_IP_WRITE_SHIFT                 _MK_SHIFT_CONST(24)
#define ARVDE_MBE_MB_INT_STATE_0_IP_WRITE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_MBE_MB_INT_STATE_0_IP_WRITE_SHIFT)
#define ARVDE_MBE_MB_INT_STATE_0_IP_WRITE_RANGE                 24:24
#define ARVDE_MBE_MB_INT_STATE_0_IP_WRITE_WOFFSET                       0x0
#define ARVDE_MBE_MB_INT_STATE_0_IP_WRITE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_IP_WRITE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_IP_WRITE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_IP_WRITE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_INT_STATE_0_IP_REQ_BSY_SHIFT                       _MK_SHIFT_CONST(23)
#define ARVDE_MBE_MB_INT_STATE_0_IP_REQ_BSY_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MBE_MB_INT_STATE_0_IP_REQ_BSY_SHIFT)
#define ARVDE_MBE_MB_INT_STATE_0_IP_REQ_BSY_RANGE                       23:23
#define ARVDE_MBE_MB_INT_STATE_0_IP_REQ_BSY_WOFFSET                     0x0
#define ARVDE_MBE_MB_INT_STATE_0_IP_REQ_BSY_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_IP_REQ_BSY_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_IP_REQ_BSY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_IP_REQ_BSY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_INT_STATE_0_IP_WR_RDY_SHIFT                        _MK_SHIFT_CONST(22)
#define ARVDE_MBE_MB_INT_STATE_0_IP_WR_RDY_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_MBE_MB_INT_STATE_0_IP_WR_RDY_SHIFT)
#define ARVDE_MBE_MB_INT_STATE_0_IP_WR_RDY_RANGE                        22:22
#define ARVDE_MBE_MB_INT_STATE_0_IP_WR_RDY_WOFFSET                      0x0
#define ARVDE_MBE_MB_INT_STATE_0_IP_WR_RDY_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_IP_WR_RDY_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_IP_WR_RDY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_IP_WR_RDY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_INT_STATE_0_IP_WR_BSY_SHIFT                        _MK_SHIFT_CONST(21)
#define ARVDE_MBE_MB_INT_STATE_0_IP_WR_BSY_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_MBE_MB_INT_STATE_0_IP_WR_BSY_SHIFT)
#define ARVDE_MBE_MB_INT_STATE_0_IP_WR_BSY_RANGE                        21:21
#define ARVDE_MBE_MB_INT_STATE_0_IP_WR_BSY_WOFFSET                      0x0
#define ARVDE_MBE_MB_INT_STATE_0_IP_WR_BSY_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_IP_WR_BSY_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_IP_WR_BSY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_IP_WR_BSY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_INT_STATE_0_IP_RD_RDY_SHIFT                        _MK_SHIFT_CONST(20)
#define ARVDE_MBE_MB_INT_STATE_0_IP_RD_RDY_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_MBE_MB_INT_STATE_0_IP_RD_RDY_SHIFT)
#define ARVDE_MBE_MB_INT_STATE_0_IP_RD_RDY_RANGE                        20:20
#define ARVDE_MBE_MB_INT_STATE_0_IP_RD_RDY_WOFFSET                      0x0
#define ARVDE_MBE_MB_INT_STATE_0_IP_RD_RDY_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_IP_RD_RDY_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_IP_RD_RDY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_IP_RD_RDY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_INT_STATE_0_IP_RD_BSY_SHIFT                        _MK_SHIFT_CONST(19)
#define ARVDE_MBE_MB_INT_STATE_0_IP_RD_BSY_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_MBE_MB_INT_STATE_0_IP_RD_BSY_SHIFT)
#define ARVDE_MBE_MB_INT_STATE_0_IP_RD_BSY_RANGE                        19:19
#define ARVDE_MBE_MB_INT_STATE_0_IP_RD_BSY_WOFFSET                      0x0
#define ARVDE_MBE_MB_INT_STATE_0_IP_RD_BSY_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_IP_RD_BSY_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_IP_RD_BSY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_IP_RD_BSY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_INT_STATE_0_MVD_STARTSM_CUR_ST_SHIFT                       _MK_SHIFT_CONST(16)
#define ARVDE_MBE_MB_INT_STATE_0_MVD_STARTSM_CUR_ST_FIELD                       _MK_FIELD_CONST(0x7, ARVDE_MBE_MB_INT_STATE_0_MVD_STARTSM_CUR_ST_SHIFT)
#define ARVDE_MBE_MB_INT_STATE_0_MVD_STARTSM_CUR_ST_RANGE                       18:16
#define ARVDE_MBE_MB_INT_STATE_0_MVD_STARTSM_CUR_ST_WOFFSET                     0x0
#define ARVDE_MBE_MB_INT_STATE_0_MVD_STARTSM_CUR_ST_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVD_STARTSM_CUR_ST_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVD_STARTSM_CUR_ST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVD_STARTSM_CUR_ST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_INT_STATE_0_MVD_FMV_VALID_SHIFT                    _MK_SHIFT_CONST(15)
#define ARVDE_MBE_MB_INT_STATE_0_MVD_FMV_VALID_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_MBE_MB_INT_STATE_0_MVD_FMV_VALID_SHIFT)
#define ARVDE_MBE_MB_INT_STATE_0_MVD_FMV_VALID_RANGE                    15:15
#define ARVDE_MBE_MB_INT_STATE_0_MVD_FMV_VALID_WOFFSET                  0x0
#define ARVDE_MBE_MB_INT_STATE_0_MVD_FMV_VALID_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVD_FMV_VALID_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVD_FMV_VALID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVD_FMV_VALID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_INT_STATE_0_MVD_C_NE_VALID_SHIFT                   _MK_SHIFT_CONST(14)
#define ARVDE_MBE_MB_INT_STATE_0_MVD_C_NE_VALID_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_MBE_MB_INT_STATE_0_MVD_C_NE_VALID_SHIFT)
#define ARVDE_MBE_MB_INT_STATE_0_MVD_C_NE_VALID_RANGE                   14:14
#define ARVDE_MBE_MB_INT_STATE_0_MVD_C_NE_VALID_WOFFSET                 0x0
#define ARVDE_MBE_MB_INT_STATE_0_MVD_C_NE_VALID_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVD_C_NE_VALID_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVD_C_NE_VALID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVD_C_NE_VALID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_INT_STATE_0_CURR_MV_VALID_SHIFT                    _MK_SHIFT_CONST(9)
#define ARVDE_MBE_MB_INT_STATE_0_CURR_MV_VALID_FIELD                    _MK_FIELD_CONST(0x1f, ARVDE_MBE_MB_INT_STATE_0_CURR_MV_VALID_SHIFT)
#define ARVDE_MBE_MB_INT_STATE_0_CURR_MV_VALID_RANGE                    13:9
#define ARVDE_MBE_MB_INT_STATE_0_CURR_MV_VALID_WOFFSET                  0x0
#define ARVDE_MBE_MB_INT_STATE_0_CURR_MV_VALID_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_CURR_MV_VALID_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_CURR_MV_VALID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_CURR_MV_VALID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_INT_STATE_0_MVC0_VALID_SHIFT                       _MK_SHIFT_CONST(8)
#define ARVDE_MBE_MB_INT_STATE_0_MVC0_VALID_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MBE_MB_INT_STATE_0_MVC0_VALID_SHIFT)
#define ARVDE_MBE_MB_INT_STATE_0_MVC0_VALID_RANGE                       8:8
#define ARVDE_MBE_MB_INT_STATE_0_MVC0_VALID_WOFFSET                     0x0
#define ARVDE_MBE_MB_INT_STATE_0_MVC0_VALID_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVC0_VALID_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVC0_VALID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVC0_VALID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_INT_STATE_0_MVC1_VALID_SHIFT                       _MK_SHIFT_CONST(7)
#define ARVDE_MBE_MB_INT_STATE_0_MVC1_VALID_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MBE_MB_INT_STATE_0_MVC1_VALID_SHIFT)
#define ARVDE_MBE_MB_INT_STATE_0_MVC1_VALID_RANGE                       7:7
#define ARVDE_MBE_MB_INT_STATE_0_MVC1_VALID_WOFFSET                     0x0
#define ARVDE_MBE_MB_INT_STATE_0_MVC1_VALID_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVC1_VALID_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVC1_VALID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVC1_VALID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_INT_STATE_0_MVC2_VALID_SHIFT                       _MK_SHIFT_CONST(6)
#define ARVDE_MBE_MB_INT_STATE_0_MVC2_VALID_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MBE_MB_INT_STATE_0_MVC2_VALID_SHIFT)
#define ARVDE_MBE_MB_INT_STATE_0_MVC2_VALID_RANGE                       6:6
#define ARVDE_MBE_MB_INT_STATE_0_MVC2_VALID_WOFFSET                     0x0
#define ARVDE_MBE_MB_INT_STATE_0_MVC2_VALID_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVC2_VALID_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVC2_VALID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVC2_VALID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_INT_STATE_0_MVC3_VALID_SHIFT                       _MK_SHIFT_CONST(5)
#define ARVDE_MBE_MB_INT_STATE_0_MVC3_VALID_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MBE_MB_INT_STATE_0_MVC3_VALID_SHIFT)
#define ARVDE_MBE_MB_INT_STATE_0_MVC3_VALID_RANGE                       5:5
#define ARVDE_MBE_MB_INT_STATE_0_MVC3_VALID_WOFFSET                     0x0
#define ARVDE_MBE_MB_INT_STATE_0_MVC3_VALID_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVC3_VALID_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVC3_VALID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVC3_VALID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_INT_STATE_0_MVD_RDY_TO_WRITE_FMV_SHIFT                     _MK_SHIFT_CONST(4)
#define ARVDE_MBE_MB_INT_STATE_0_MVD_RDY_TO_WRITE_FMV_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_MBE_MB_INT_STATE_0_MVD_RDY_TO_WRITE_FMV_SHIFT)
#define ARVDE_MBE_MB_INT_STATE_0_MVD_RDY_TO_WRITE_FMV_RANGE                     4:4
#define ARVDE_MBE_MB_INT_STATE_0_MVD_RDY_TO_WRITE_FMV_WOFFSET                   0x0
#define ARVDE_MBE_MB_INT_STATE_0_MVD_RDY_TO_WRITE_FMV_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVD_RDY_TO_WRITE_FMV_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVD_RDY_TO_WRITE_FMV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVD_RDY_TO_WRITE_FMV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_INT_STATE_0_MVD_RDY_TO_WRITE_LMV_SHIFT                     _MK_SHIFT_CONST(3)
#define ARVDE_MBE_MB_INT_STATE_0_MVD_RDY_TO_WRITE_LMV_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_MBE_MB_INT_STATE_0_MVD_RDY_TO_WRITE_LMV_SHIFT)
#define ARVDE_MBE_MB_INT_STATE_0_MVD_RDY_TO_WRITE_LMV_RANGE                     3:3
#define ARVDE_MBE_MB_INT_STATE_0_MVD_RDY_TO_WRITE_LMV_WOFFSET                   0x0
#define ARVDE_MBE_MB_INT_STATE_0_MVD_RDY_TO_WRITE_LMV_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVD_RDY_TO_WRITE_LMV_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVD_RDY_TO_WRITE_LMV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MVD_RDY_TO_WRITE_LMV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_INT_STATE_0_MCE_GEN_CMD_DONE_SHIFT                 _MK_SHIFT_CONST(2)
#define ARVDE_MBE_MB_INT_STATE_0_MCE_GEN_CMD_DONE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_MBE_MB_INT_STATE_0_MCE_GEN_CMD_DONE_SHIFT)
#define ARVDE_MBE_MB_INT_STATE_0_MCE_GEN_CMD_DONE_RANGE                 2:2
#define ARVDE_MBE_MB_INT_STATE_0_MCE_GEN_CMD_DONE_WOFFSET                       0x0
#define ARVDE_MBE_MB_INT_STATE_0_MCE_GEN_CMD_DONE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MCE_GEN_CMD_DONE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MCE_GEN_CMD_DONE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_MCE_GEN_CMD_DONE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_INT_STATE_0_PPE_GEN_CMD_DONE_SHIFT                 _MK_SHIFT_CONST(1)
#define ARVDE_MBE_MB_INT_STATE_0_PPE_GEN_CMD_DONE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_MBE_MB_INT_STATE_0_PPE_GEN_CMD_DONE_SHIFT)
#define ARVDE_MBE_MB_INT_STATE_0_PPE_GEN_CMD_DONE_RANGE                 1:1
#define ARVDE_MBE_MB_INT_STATE_0_PPE_GEN_CMD_DONE_WOFFSET                       0x0
#define ARVDE_MBE_MB_INT_STATE_0_PPE_GEN_CMD_DONE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_PPE_GEN_CMD_DONE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_PPE_GEN_CMD_DONE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_PPE_GEN_CMD_DONE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_INT_STATE_0_LMVFMV_REQS_DONE_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_MBE_MB_INT_STATE_0_LMVFMV_REQS_DONE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_MBE_MB_INT_STATE_0_LMVFMV_REQS_DONE_SHIFT)
#define ARVDE_MBE_MB_INT_STATE_0_LMVFMV_REQS_DONE_RANGE                 0:0
#define ARVDE_MBE_MB_INT_STATE_0_LMVFMV_REQS_DONE_WOFFSET                       0x0
#define ARVDE_MBE_MB_INT_STATE_0_LMVFMV_REQS_DONE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_LMVFMV_REQS_DONE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_LMVFMV_REQS_DONE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_INT_STATE_0_LMVFMV_REQS_DONE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_LAST_MB_CMD_0
#define ARVDE_MBE_LAST_MB_CMD_0                 _MK_ADDR_CONST(0x2020)
#define ARVDE_MBE_LAST_MB_CMD_0_SECURE                  0x0
#define ARVDE_MBE_LAST_MB_CMD_0_WORD_COUNT                      0x1
#define ARVDE_MBE_LAST_MB_CMD_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_CMD_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_CMD_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_CMD_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_CMD_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_LAST_MB_CMD_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_CMD_0_CMDIN_CUR_STATE_SHIFT                   _MK_SHIFT_CONST(29)
#define ARVDE_MBE_LAST_MB_CMD_0_CMDIN_CUR_STATE_FIELD                   _MK_FIELD_CONST(0x7, ARVDE_MBE_LAST_MB_CMD_0_CMDIN_CUR_STATE_SHIFT)
#define ARVDE_MBE_LAST_MB_CMD_0_CMDIN_CUR_STATE_RANGE                   31:29
#define ARVDE_MBE_LAST_MB_CMD_0_CMDIN_CUR_STATE_WOFFSET                 0x0
#define ARVDE_MBE_LAST_MB_CMD_0_CMDIN_CUR_STATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_CMD_0_CMDIN_CUR_STATE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_CMD_0_CMDIN_CUR_STATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_CMD_0_CMDIN_CUR_STATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_MBE_LAST_MB_CMD_0_MBE_CURRENT_CMD_VALID_SHIFT                     _MK_SHIFT_CONST(28)
#define ARVDE_MBE_LAST_MB_CMD_0_MBE_CURRENT_CMD_VALID_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_MBE_LAST_MB_CMD_0_MBE_CURRENT_CMD_VALID_SHIFT)
#define ARVDE_MBE_LAST_MB_CMD_0_MBE_CURRENT_CMD_VALID_RANGE                     28:28
#define ARVDE_MBE_LAST_MB_CMD_0_MBE_CURRENT_CMD_VALID_WOFFSET                   0x0
#define ARVDE_MBE_LAST_MB_CMD_0_MBE_CURRENT_CMD_VALID_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_CMD_0_MBE_CURRENT_CMD_VALID_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_CMD_0_MBE_CURRENT_CMD_VALID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_CMD_0_MBE_CURRENT_CMD_VALID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MBE_LAST_MB_CMD_0_SAVED_PROC_MB_CMD_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_MBE_LAST_MB_CMD_0_SAVED_PROC_MB_CMD_FIELD                 _MK_FIELD_CONST(0xfffffff, ARVDE_MBE_LAST_MB_CMD_0_SAVED_PROC_MB_CMD_SHIFT)
#define ARVDE_MBE_LAST_MB_CMD_0_SAVED_PROC_MB_CMD_RANGE                 27:0
#define ARVDE_MBE_LAST_MB_CMD_0_SAVED_PROC_MB_CMD_WOFFSET                       0x0
#define ARVDE_MBE_LAST_MB_CMD_0_SAVED_PROC_MB_CMD_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_CMD_0_SAVED_PROC_MB_CMD_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_CMD_0_SAVED_PROC_MB_CMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_LAST_MB_CMD_0_SAVED_PROC_MB_CMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_CURR_FMV_ADDR_0
#define ARVDE_MBE_CURR_FMV_ADDR_0                       _MK_ADDR_CONST(0x2024)
#define ARVDE_MBE_CURR_FMV_ADDR_0_SECURE                        0x0
#define ARVDE_MBE_CURR_FMV_ADDR_0_WORD_COUNT                    0x1
#define ARVDE_MBE_CURR_FMV_ADDR_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_FMV_ADDR_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_FMV_ADDR_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_FMV_ADDR_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_FMV_ADDR_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_CURR_FMV_ADDR_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_FMV_ADDR_0_CURR_FMV_ADDR_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_MBE_CURR_FMV_ADDR_0_CURR_FMV_ADDR_FIELD                   _MK_FIELD_CONST(0xffffffff, ARVDE_MBE_CURR_FMV_ADDR_0_CURR_FMV_ADDR_SHIFT)
#define ARVDE_MBE_CURR_FMV_ADDR_0_CURR_FMV_ADDR_RANGE                   31:0
#define ARVDE_MBE_CURR_FMV_ADDR_0_CURR_FMV_ADDR_WOFFSET                 0x0
#define ARVDE_MBE_CURR_FMV_ADDR_0_CURR_FMV_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_FMV_ADDR_0_CURR_FMV_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_FMV_ADDR_0_CURR_FMV_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_FMV_ADDR_0_CURR_FMV_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_CURR_LMV_WR_ADDR_0
#define ARVDE_MBE_CURR_LMV_WR_ADDR_0                    _MK_ADDR_CONST(0x2028)
#define ARVDE_MBE_CURR_LMV_WR_ADDR_0_SECURE                     0x0
#define ARVDE_MBE_CURR_LMV_WR_ADDR_0_WORD_COUNT                         0x1
#define ARVDE_MBE_CURR_LMV_WR_ADDR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_LMV_WR_ADDR_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_LMV_WR_ADDR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_LMV_WR_ADDR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_LMV_WR_ADDR_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_CURR_LMV_WR_ADDR_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_LMV_WR_ADDR_0_CURR_LMV_WR_ADDR_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_MBE_CURR_LMV_WR_ADDR_0_CURR_LMV_WR_ADDR_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_MBE_CURR_LMV_WR_ADDR_0_CURR_LMV_WR_ADDR_SHIFT)
#define ARVDE_MBE_CURR_LMV_WR_ADDR_0_CURR_LMV_WR_ADDR_RANGE                     31:0
#define ARVDE_MBE_CURR_LMV_WR_ADDR_0_CURR_LMV_WR_ADDR_WOFFSET                   0x0
#define ARVDE_MBE_CURR_LMV_WR_ADDR_0_CURR_LMV_WR_ADDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_LMV_WR_ADDR_0_CURR_LMV_WR_ADDR_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_LMV_WR_ADDR_0_CURR_LMV_WR_ADDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_LMV_WR_ADDR_0_CURR_LMV_WR_ADDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_CURR_LMV_RD_ADDR_0
#define ARVDE_MBE_CURR_LMV_RD_ADDR_0                    _MK_ADDR_CONST(0x202c)
#define ARVDE_MBE_CURR_LMV_RD_ADDR_0_SECURE                     0x0
#define ARVDE_MBE_CURR_LMV_RD_ADDR_0_WORD_COUNT                         0x1
#define ARVDE_MBE_CURR_LMV_RD_ADDR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_LMV_RD_ADDR_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_LMV_RD_ADDR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_LMV_RD_ADDR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_LMV_RD_ADDR_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_CURR_LMV_RD_ADDR_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_LMV_RD_ADDR_0_CURR_LMV_RD_ADDR_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_MBE_CURR_LMV_RD_ADDR_0_CURR_LMV_RD_ADDR_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_MBE_CURR_LMV_RD_ADDR_0_CURR_LMV_RD_ADDR_SHIFT)
#define ARVDE_MBE_CURR_LMV_RD_ADDR_0_CURR_LMV_RD_ADDR_RANGE                     31:0
#define ARVDE_MBE_CURR_LMV_RD_ADDR_0_CURR_LMV_RD_ADDR_WOFFSET                   0x0
#define ARVDE_MBE_CURR_LMV_RD_ADDR_0_CURR_LMV_RD_ADDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_LMV_RD_ADDR_0_CURR_LMV_RD_ADDR_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_LMV_RD_ADDR_0_CURR_LMV_RD_ADDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_LMV_RD_ADDR_0_CURR_LMV_RD_ADDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_CURR_SXE2MBE_CMD_0
#define ARVDE_MBE_CURR_SXE2MBE_CMD_0                    _MK_ADDR_CONST(0x2030)
#define ARVDE_MBE_CURR_SXE2MBE_CMD_0_SECURE                     0x0
#define ARVDE_MBE_CURR_SXE2MBE_CMD_0_WORD_COUNT                         0x1
#define ARVDE_MBE_CURR_SXE2MBE_CMD_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_SXE2MBE_CMD_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_SXE2MBE_CMD_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_SXE2MBE_CMD_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_SXE2MBE_CMD_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_CURR_SXE2MBE_CMD_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_SXE2MBE_CMD_0_SXE2MBE_CMD_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_MBE_CURR_SXE2MBE_CMD_0_SXE2MBE_CMD_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_MBE_CURR_SXE2MBE_CMD_0_SXE2MBE_CMD_DATA_SHIFT)
#define ARVDE_MBE_CURR_SXE2MBE_CMD_0_SXE2MBE_CMD_DATA_RANGE                     31:0
#define ARVDE_MBE_CURR_SXE2MBE_CMD_0_SXE2MBE_CMD_DATA_WOFFSET                   0x0
#define ARVDE_MBE_CURR_SXE2MBE_CMD_0_SXE2MBE_CMD_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_SXE2MBE_CMD_0_SXE2MBE_CMD_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_SXE2MBE_CMD_0_SXE2MBE_CMD_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_SXE2MBE_CMD_0_SXE2MBE_CMD_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_CURR_MBE2MCE_CMD_0
#define ARVDE_MBE_CURR_MBE2MCE_CMD_0                    _MK_ADDR_CONST(0x2034)
#define ARVDE_MBE_CURR_MBE2MCE_CMD_0_SECURE                     0x0
#define ARVDE_MBE_CURR_MBE2MCE_CMD_0_WORD_COUNT                         0x1
#define ARVDE_MBE_CURR_MBE2MCE_CMD_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_MBE2MCE_CMD_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_MBE2MCE_CMD_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_MBE2MCE_CMD_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_MBE2MCE_CMD_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_CURR_MBE2MCE_CMD_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_MBE2MCE_CMD_0_MBE2MCE_CMD_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_MBE_CURR_MBE2MCE_CMD_0_MBE2MCE_CMD_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_MBE_CURR_MBE2MCE_CMD_0_MBE2MCE_CMD_DATA_SHIFT)
#define ARVDE_MBE_CURR_MBE2MCE_CMD_0_MBE2MCE_CMD_DATA_RANGE                     31:0
#define ARVDE_MBE_CURR_MBE2MCE_CMD_0_MBE2MCE_CMD_DATA_WOFFSET                   0x0
#define ARVDE_MBE_CURR_MBE2MCE_CMD_0_MBE2MCE_CMD_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_MBE2MCE_CMD_0_MBE2MCE_CMD_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_MBE2MCE_CMD_0_MBE2MCE_CMD_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_MBE2MCE_CMD_0_MBE2MCE_CMD_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_CURR_MBE2PPE_CMD_0
#define ARVDE_MBE_CURR_MBE2PPE_CMD_0                    _MK_ADDR_CONST(0x2038)
#define ARVDE_MBE_CURR_MBE2PPE_CMD_0_SECURE                     0x0
#define ARVDE_MBE_CURR_MBE2PPE_CMD_0_WORD_COUNT                         0x1
#define ARVDE_MBE_CURR_MBE2PPE_CMD_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_MBE2PPE_CMD_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_MBE2PPE_CMD_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_MBE2PPE_CMD_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_MBE2PPE_CMD_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_CURR_MBE2PPE_CMD_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_MBE2PPE_CMD_0_MBE2PPE_CMD_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_MBE_CURR_MBE2PPE_CMD_0_MBE2PPE_CMD_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_MBE_CURR_MBE2PPE_CMD_0_MBE2PPE_CMD_DATA_SHIFT)
#define ARVDE_MBE_CURR_MBE2PPE_CMD_0_MBE2PPE_CMD_DATA_RANGE                     31:0
#define ARVDE_MBE_CURR_MBE2PPE_CMD_0_MBE2PPE_CMD_DATA_WOFFSET                   0x0
#define ARVDE_MBE_CURR_MBE2PPE_CMD_0_MBE2PPE_CMD_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_MBE2PPE_CMD_0_MBE2PPE_CMD_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_MBE2PPE_CMD_0_MBE2PPE_CMD_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_CURR_MBE2PPE_CMD_0_MBE2PPE_CMD_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_MBECMD_PKT_EXT_0
#define ARVDE_MBE_MBECMD_PKT_EXT_0                      _MK_ADDR_CONST(0x203c)
#define ARVDE_MBE_MBECMD_PKT_EXT_0_SECURE                       0x0
#define ARVDE_MBE_MBECMD_PKT_EXT_0_WORD_COUNT                   0x1
#define ARVDE_MBE_MBECMD_PKT_EXT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBECMD_PKT_EXT_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define ARVDE_MBE_MBECMD_PKT_EXT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBECMD_PKT_EXT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBECMD_PKT_EXT_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define ARVDE_MBE_MBECMD_PKT_EXT_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define ARVDE_MBE_MBECMD_PKT_EXT_0_NEWSEQ_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_MBE_MBECMD_PKT_EXT_0_NEWSEQ_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_MBE_MBECMD_PKT_EXT_0_NEWSEQ_SHIFT)
#define ARVDE_MBE_MBECMD_PKT_EXT_0_NEWSEQ_RANGE                 0:0
#define ARVDE_MBE_MBECMD_PKT_EXT_0_NEWSEQ_WOFFSET                       0x0
#define ARVDE_MBE_MBECMD_PKT_EXT_0_NEWSEQ_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBECMD_PKT_EXT_0_NEWSEQ_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_MBE_MBECMD_PKT_EXT_0_NEWSEQ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBECMD_PKT_EXT_0_NEWSEQ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MBECMD_PKT_EXT_0_NEWMB_SHIFT                  _MK_SHIFT_CONST(1)
#define ARVDE_MBE_MBECMD_PKT_EXT_0_NEWMB_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_MBE_MBECMD_PKT_EXT_0_NEWMB_SHIFT)
#define ARVDE_MBE_MBECMD_PKT_EXT_0_NEWMB_RANGE                  1:1
#define ARVDE_MBE_MBECMD_PKT_EXT_0_NEWMB_WOFFSET                        0x0
#define ARVDE_MBE_MBECMD_PKT_EXT_0_NEWMB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBECMD_PKT_EXT_0_NEWMB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_MBE_MBECMD_PKT_EXT_0_NEWMB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBECMD_PKT_EXT_0_NEWMB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_MBE_SINGLE_STEP_0
#define ARVDE_MBE_MBE_SINGLE_STEP_0                     _MK_ADDR_CONST(0x2040)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_SECURE                      0x0
#define ARVDE_MBE_MBE_SINGLE_STEP_0_WORD_COUNT                  0x1
#define ARVDE_MBE_MBE_SINGLE_STEP_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_READ_MASK                   _MK_MASK_CONST(0x303)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_WRITE_MASK                  _MK_MASK_CONST(0x303)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_LAST_MBE2PPE_CMD_SHIFT                      _MK_SHIFT_CONST(9)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_LAST_MBE2PPE_CMD_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_MBE_MBE_SINGLE_STEP_0_LAST_MBE2PPE_CMD_SHIFT)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_LAST_MBE2PPE_CMD_RANGE                      9:9
#define ARVDE_MBE_MBE_SINGLE_STEP_0_LAST_MBE2PPE_CMD_WOFFSET                    0x0
#define ARVDE_MBE_MBE_SINGLE_STEP_0_LAST_MBE2PPE_CMD_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_LAST_MBE2PPE_CMD_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_LAST_MBE2PPE_CMD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_LAST_MBE2PPE_CMD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MBE_SINGLE_STEP_0_LAST_MBE2MCE_CMD_SHIFT                      _MK_SHIFT_CONST(8)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_LAST_MBE2MCE_CMD_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_MBE_MBE_SINGLE_STEP_0_LAST_MBE2MCE_CMD_SHIFT)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_LAST_MBE2MCE_CMD_RANGE                      8:8
#define ARVDE_MBE_MBE_SINGLE_STEP_0_LAST_MBE2MCE_CMD_WOFFSET                    0x0
#define ARVDE_MBE_MBE_SINGLE_STEP_0_LAST_MBE2MCE_CMD_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_LAST_MBE2MCE_CMD_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_LAST_MBE2MCE_CMD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_LAST_MBE2MCE_CMD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MBE_SINGLE_STEP_0_MBE2PPE_EN_SHIFT                    _MK_SHIFT_CONST(1)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_MBE2PPE_EN_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_MBE_MBE_SINGLE_STEP_0_MBE2PPE_EN_SHIFT)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_MBE2PPE_EN_RANGE                    1:1
#define ARVDE_MBE_MBE_SINGLE_STEP_0_MBE2PPE_EN_WOFFSET                  0x0
#define ARVDE_MBE_MBE_SINGLE_STEP_0_MBE2PPE_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_MBE2PPE_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_MBE2PPE_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_MBE2PPE_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MBE_SINGLE_STEP_0_MBE2MCE_EN_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_MBE2MCE_EN_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_MBE_MBE_SINGLE_STEP_0_MBE2MCE_EN_SHIFT)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_MBE2MCE_EN_RANGE                    0:0
#define ARVDE_MBE_MBE_SINGLE_STEP_0_MBE2MCE_EN_WOFFSET                  0x0
#define ARVDE_MBE_MBE_SINGLE_STEP_0_MBE2MCE_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_MBE2MCE_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_MBE2MCE_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE_SINGLE_STEP_0_MBE2MCE_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_SINGLE_STEP_STATUS_0
#define ARVDE_MBE_SINGLE_STEP_STATUS_0                  _MK_ADDR_CONST(0x2044)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_SECURE                   0x0
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_WORD_COUNT                       0x1
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_READ_MASK                        _MK_MASK_CONST(0x30003)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x30000)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_SEND_OK_MBE2PPE_SHIFT                    _MK_SHIFT_CONST(17)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_SEND_OK_MBE2PPE_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_MBE_SINGLE_STEP_STATUS_0_SEND_OK_MBE2PPE_SHIFT)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_SEND_OK_MBE2PPE_RANGE                    17:17
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_SEND_OK_MBE2PPE_WOFFSET                  0x0
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_SEND_OK_MBE2PPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_SEND_OK_MBE2PPE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_SEND_OK_MBE2PPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_SEND_OK_MBE2PPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MBE_SINGLE_STEP_STATUS_0_SEND_OK_MBE2MCE_SHIFT                    _MK_SHIFT_CONST(16)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_SEND_OK_MBE2MCE_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_MBE_SINGLE_STEP_STATUS_0_SEND_OK_MBE2MCE_SHIFT)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_SEND_OK_MBE2MCE_RANGE                    16:16
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_SEND_OK_MBE2MCE_WOFFSET                  0x0
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_SEND_OK_MBE2MCE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_SEND_OK_MBE2MCE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_SEND_OK_MBE2MCE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_SEND_OK_MBE2MCE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MBE_SINGLE_STEP_STATUS_0_CAPTURED_MBE2PPE_SHIFT                   _MK_SHIFT_CONST(1)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_CAPTURED_MBE2PPE_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_MBE_SINGLE_STEP_STATUS_0_CAPTURED_MBE2PPE_SHIFT)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_CAPTURED_MBE2PPE_RANGE                   1:1
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_CAPTURED_MBE2PPE_WOFFSET                 0x0
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_CAPTURED_MBE2PPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_CAPTURED_MBE2PPE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_CAPTURED_MBE2PPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_CAPTURED_MBE2PPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_MBE_SINGLE_STEP_STATUS_0_CAPTURED_MBE2MCE_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_CAPTURED_MBE2MCE_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_MBE_SINGLE_STEP_STATUS_0_CAPTURED_MBE2MCE_SHIFT)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_CAPTURED_MBE2MCE_RANGE                   0:0
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_CAPTURED_MBE2MCE_WOFFSET                 0x0
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_CAPTURED_MBE2MCE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_CAPTURED_MBE2MCE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_CAPTURED_MBE2MCE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_SINGLE_STEP_STATUS_0_CAPTURED_MBE2MCE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_MBE2MCE_COMMAND_0
#define ARVDE_MBE_MBE2MCE_COMMAND_0                     _MK_ADDR_CONST(0x2048)
#define ARVDE_MBE_MBE2MCE_COMMAND_0_SECURE                      0x0
#define ARVDE_MBE_MBE2MCE_COMMAND_0_WORD_COUNT                  0x1
#define ARVDE_MBE_MBE2MCE_COMMAND_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE2MCE_COMMAND_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE2MCE_COMMAND_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE2MCE_COMMAND_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE2MCE_COMMAND_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_MBE2MCE_COMMAND_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE2MCE_COMMAND_0_MBE2MCE_COMMAND_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_MBE_MBE2MCE_COMMAND_0_MBE2MCE_COMMAND_FIELD                       _MK_FIELD_CONST(0xffffffff, ARVDE_MBE_MBE2MCE_COMMAND_0_MBE2MCE_COMMAND_SHIFT)
#define ARVDE_MBE_MBE2MCE_COMMAND_0_MBE2MCE_COMMAND_RANGE                       31:0
#define ARVDE_MBE_MBE2MCE_COMMAND_0_MBE2MCE_COMMAND_WOFFSET                     0x0
#define ARVDE_MBE_MBE2MCE_COMMAND_0_MBE2MCE_COMMAND_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE2MCE_COMMAND_0_MBE2MCE_COMMAND_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE2MCE_COMMAND_0_MBE2MCE_COMMAND_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE2MCE_COMMAND_0_MBE2MCE_COMMAND_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_MBE2PPE_COMMAND_0
#define ARVDE_MBE_MBE2PPE_COMMAND_0                     _MK_ADDR_CONST(0x204c)
#define ARVDE_MBE_MBE2PPE_COMMAND_0_SECURE                      0x0
#define ARVDE_MBE_MBE2PPE_COMMAND_0_WORD_COUNT                  0x1
#define ARVDE_MBE_MBE2PPE_COMMAND_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE2PPE_COMMAND_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE2PPE_COMMAND_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE2PPE_COMMAND_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE2PPE_COMMAND_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_MBE2PPE_COMMAND_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE2PPE_COMMAND_0_MBE2PPE_COMMAND_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_MBE_MBE2PPE_COMMAND_0_MBE2PPE_COMMAND_FIELD                       _MK_FIELD_CONST(0xffffffff, ARVDE_MBE_MBE2PPE_COMMAND_0_MBE2PPE_COMMAND_SHIFT)
#define ARVDE_MBE_MBE2PPE_COMMAND_0_MBE2PPE_COMMAND_RANGE                       31:0
#define ARVDE_MBE_MBE2PPE_COMMAND_0_MBE2PPE_COMMAND_WOFFSET                     0x0
#define ARVDE_MBE_MBE2PPE_COMMAND_0_MBE2PPE_COMMAND_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE2PPE_COMMAND_0_MBE2PPE_COMMAND_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE2PPE_COMMAND_0_MBE2PPE_COMMAND_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MBE2PPE_COMMAND_0_MBE2PPE_COMMAND_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_IDLE_CONTROL_0
#define ARVDE_MBE_IDLE_CONTROL_0                        _MK_ADDR_CONST(0x2050)
#define ARVDE_MBE_IDLE_CONTROL_0_SECURE                         0x0
#define ARVDE_MBE_IDLE_CONTROL_0_WORD_COUNT                     0x1
#define ARVDE_MBE_IDLE_CONTROL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_READ_MASK                      _MK_MASK_CONST(0xfefffc07)
#define ARVDE_MBE_IDLE_CONTROL_0_WRITE_MASK                     _MK_MASK_CONST(0xfc07)
#define ARVDE_MBE_IDLE_CONTROL_0_MBE_IDLE_SHIFT                 _MK_SHIFT_CONST(31)
#define ARVDE_MBE_IDLE_CONTROL_0_MBE_IDLE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_MBE_IDLE_CONTROL_0_MBE_IDLE_SHIFT)
#define ARVDE_MBE_IDLE_CONTROL_0_MBE_IDLE_RANGE                 31:31
#define ARVDE_MBE_IDLE_CONTROL_0_MBE_IDLE_WOFFSET                       0x0
#define ARVDE_MBE_IDLE_CONTROL_0_MBE_IDLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_MBE_IDLE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_MBE_IDLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_MBE_IDLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MBE_IDLE_CONTROL_0_QUALIFIED_IDLE_IS_WAITING_TO_SEND_MCE_MOTION_VECTOR_TYPE_SHIFT                 _MK_SHIFT_CONST(30)
#define ARVDE_MBE_IDLE_CONTROL_0_QUALIFIED_IDLE_IS_WAITING_TO_SEND_MCE_MOTION_VECTOR_TYPE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_MBE_IDLE_CONTROL_0_QUALIFIED_IDLE_IS_WAITING_TO_SEND_MCE_MOTION_VECTOR_TYPE_SHIFT)
#define ARVDE_MBE_IDLE_CONTROL_0_QUALIFIED_IDLE_IS_WAITING_TO_SEND_MCE_MOTION_VECTOR_TYPE_RANGE                 30:30
#define ARVDE_MBE_IDLE_CONTROL_0_QUALIFIED_IDLE_IS_WAITING_TO_SEND_MCE_MOTION_VECTOR_TYPE_WOFFSET                       0x0
#define ARVDE_MBE_IDLE_CONTROL_0_QUALIFIED_IDLE_IS_WAITING_TO_SEND_MCE_MOTION_VECTOR_TYPE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_QUALIFIED_IDLE_IS_WAITING_TO_SEND_MCE_MOTION_VECTOR_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_QUALIFIED_IDLE_IS_WAITING_TO_SEND_MCE_MOTION_VECTOR_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_QUALIFIED_IDLE_IS_WAITING_TO_SEND_MCE_MOTION_VECTOR_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAITING_TO_SEND_MCE_MOTION_VECTOR_SHIFT                        _MK_SHIFT_CONST(29)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAITING_TO_SEND_MCE_MOTION_VECTOR_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAITING_TO_SEND_MCE_MOTION_VECTOR_SHIFT)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAITING_TO_SEND_MCE_MOTION_VECTOR_RANGE                        29:29
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAITING_TO_SEND_MCE_MOTION_VECTOR_WOFFSET                      0x0
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAITING_TO_SEND_MCE_MOTION_VECTOR_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAITING_TO_SEND_MCE_MOTION_VECTOR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAITING_TO_SEND_MCE_MOTION_VECTOR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAITING_TO_SEND_MCE_MOTION_VECTOR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_NOTHING_TO_DO_SHIFT                    _MK_SHIFT_CONST(28)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_NOTHING_TO_DO_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_NOTHING_TO_DO_SHIFT)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_NOTHING_TO_DO_RANGE                    28:28
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_NOTHING_TO_DO_WOFFSET                  0x0
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_NOTHING_TO_DO_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_NOTHING_TO_DO_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_NOTHING_TO_DO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_NOTHING_TO_DO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAIT_FOR_PPCBP_SHIFT                   _MK_SHIFT_CONST(27)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAIT_FOR_PPCBP_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAIT_FOR_PPCBP_SHIFT)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAIT_FOR_PPCBP_RANGE                   27:27
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAIT_FOR_PPCBP_WOFFSET                 0x0
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAIT_FOR_PPCBP_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAIT_FOR_PPCBP_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAIT_FOR_PPCBP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAIT_FOR_PPCBP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAIT_FOR_MVINFO_SHIFT                  _MK_SHIFT_CONST(26)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAIT_FOR_MVINFO_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAIT_FOR_MVINFO_SHIFT)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAIT_FOR_MVINFO_RANGE                  26:26
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAIT_FOR_MVINFO_WOFFSET                        0x0
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAIT_FOR_MVINFO_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAIT_FOR_MVINFO_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAIT_FOR_MVINFO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAIT_FOR_MVINFO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAITING_TO_SEND_PPE_SHIFT                      _MK_SHIFT_CONST(25)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAITING_TO_SEND_PPE_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAITING_TO_SEND_PPE_SHIFT)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAITING_TO_SEND_PPE_RANGE                      25:25
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAITING_TO_SEND_PPE_WOFFSET                    0x0
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAITING_TO_SEND_PPE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAITING_TO_SEND_PPE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAITING_TO_SEND_PPE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_THIS_CYCLE_WAITING_TO_SEND_PPE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_COUNT_SHIFT                       _MK_SHIFT_CONST(16)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_COUNT_FIELD                       _MK_FIELD_CONST(0xff, ARVDE_MBE_IDLE_CONTROL_0_IDLE_COUNT_SHIFT)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_COUNT_RANGE                       23:16
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_COUNT_WOFFSET                     0x0
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_EN_SHIFT                  _MK_SHIFT_CONST(15)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_EN_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_MBE_IDLE_CONTROL_0_IDLE_EN_SHIFT)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_EN_RANGE                  15:15
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_EN_WOFFSET                        0x0
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAITING_TO_SEND_MCE_MV_SHIFT                    _MK_SHIFT_CONST(14)
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAITING_TO_SEND_MCE_MV_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAITING_TO_SEND_MCE_MV_SHIFT)
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAITING_TO_SEND_MCE_MV_RANGE                    14:14
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAITING_TO_SEND_MCE_MV_WOFFSET                  0x0
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAITING_TO_SEND_MCE_MV_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAITING_TO_SEND_MCE_MV_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAITING_TO_SEND_MCE_MV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAITING_TO_SEND_MCE_MV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_NOTHING_TO_DO_SHIFT                     _MK_SHIFT_CONST(13)
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_NOTHING_TO_DO_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_NOTHING_TO_DO_SHIFT)
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_NOTHING_TO_DO_RANGE                     13:13
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_NOTHING_TO_DO_WOFFSET                   0x0
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_NOTHING_TO_DO_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_NOTHING_TO_DO_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_NOTHING_TO_DO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_NOTHING_TO_DO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAIT_FOR_PPCBP_SHIFT                    _MK_SHIFT_CONST(12)
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAIT_FOR_PPCBP_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAIT_FOR_PPCBP_SHIFT)
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAIT_FOR_PPCBP_RANGE                    12:12
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAIT_FOR_PPCBP_WOFFSET                  0x0
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAIT_FOR_PPCBP_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAIT_FOR_PPCBP_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAIT_FOR_PPCBP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAIT_FOR_PPCBP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAIT_FOR_MVINFO_SHIFT                   _MK_SHIFT_CONST(11)
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAIT_FOR_MVINFO_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAIT_FOR_MVINFO_SHIFT)
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAIT_FOR_MVINFO_RANGE                   11:11
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAIT_FOR_MVINFO_WOFFSET                 0x0
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAIT_FOR_MVINFO_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAIT_FOR_MVINFO_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAIT_FOR_MVINFO_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAIT_FOR_MVINFO_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAITING_TO_SEND_PPE_SHIFT                       _MK_SHIFT_CONST(10)
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAITING_TO_SEND_PPE_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAITING_TO_SEND_PPE_SHIFT)
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAITING_TO_SEND_PPE_RANGE                       10:10
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAITING_TO_SEND_PPE_WOFFSET                     0x0
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAITING_TO_SEND_PPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAITING_TO_SEND_PPE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAITING_TO_SEND_PPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_ENABLE_IDLE_ON_WAITING_TO_SEND_PPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_COUNT_THRESHOLD_SELECT_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_COUNT_THRESHOLD_SELECT_FIELD                      _MK_FIELD_CONST(0x7, ARVDE_MBE_IDLE_CONTROL_0_IDLE_COUNT_THRESHOLD_SELECT_SHIFT)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_COUNT_THRESHOLD_SELECT_RANGE                      2:0
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_COUNT_THRESHOLD_SELECT_WOFFSET                    0x0
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_COUNT_THRESHOLD_SELECT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_COUNT_THRESHOLD_SELECT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_COUNT_THRESHOLD_SELECT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_IDLE_CONTROL_0_IDLE_COUNT_THRESHOLD_SELECT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_OBS_BUS_SELECT_0
#define ARVDE_MBE_OBS_BUS_SELECT_0                      _MK_ADDR_CONST(0x2054)
#define ARVDE_MBE_OBS_BUS_SELECT_0_SECURE                       0x0
#define ARVDE_MBE_OBS_BUS_SELECT_0_WORD_COUNT                   0x1
#define ARVDE_MBE_OBS_BUS_SELECT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_OBS_BUS_SELECT_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_OBS_BUS_SELECT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_OBS_BUS_SELECT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_OBS_BUS_SELECT_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define ARVDE_MBE_OBS_BUS_SELECT_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define ARVDE_MBE_OBS_BUS_SELECT_0_SELECT_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_MBE_OBS_BUS_SELECT_0_SELECT_FIELD                 _MK_FIELD_CONST(0xf, ARVDE_MBE_OBS_BUS_SELECT_0_SELECT_SHIFT)
#define ARVDE_MBE_OBS_BUS_SELECT_0_SELECT_RANGE                 3:0
#define ARVDE_MBE_OBS_BUS_SELECT_0_SELECT_WOFFSET                       0x0
#define ARVDE_MBE_OBS_BUS_SELECT_0_SELECT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_OBS_BUS_SELECT_0_SELECT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_OBS_BUS_SELECT_0_SELECT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_OBS_BUS_SELECT_0_SELECT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_MB_IF_STATE2_0
#define ARVDE_MBE_MB_IF_STATE2_0                        _MK_ADDR_CONST(0x2058)
#define ARVDE_MBE_MB_IF_STATE2_0_SECURE                         0x0
#define ARVDE_MBE_MB_IF_STATE2_0_WORD_COUNT                     0x1
#define ARVDE_MBE_MB_IF_STATE2_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE2_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE2_0_READ_MASK                      _MK_MASK_CONST(0x3ff)
#define ARVDE_MBE_MB_IF_STATE2_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE2_0_MVD_MV_SELECT_SHIFT                    _MK_SHIFT_CONST(6)
#define ARVDE_MBE_MB_IF_STATE2_0_MVD_MV_SELECT_FIELD                    _MK_FIELD_CONST(0xf, ARVDE_MBE_MB_IF_STATE2_0_MVD_MV_SELECT_SHIFT)
#define ARVDE_MBE_MB_IF_STATE2_0_MVD_MV_SELECT_RANGE                    9:6
#define ARVDE_MBE_MB_IF_STATE2_0_MVD_MV_SELECT_WOFFSET                  0x0
#define ARVDE_MBE_MB_IF_STATE2_0_MVD_MV_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE2_0_MVD_MV_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE2_0_MVD_MV_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE2_0_MVD_MV_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_IF_STATE2_0_SXE_MBE_CMD_RDY_SHIFT                  _MK_SHIFT_CONST(5)
#define ARVDE_MBE_MB_IF_STATE2_0_SXE_MBE_CMD_RDY_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_MBE_MB_IF_STATE2_0_SXE_MBE_CMD_RDY_SHIFT)
#define ARVDE_MBE_MB_IF_STATE2_0_SXE_MBE_CMD_RDY_RANGE                  5:5
#define ARVDE_MBE_MB_IF_STATE2_0_SXE_MBE_CMD_RDY_WOFFSET                        0x0
#define ARVDE_MBE_MB_IF_STATE2_0_SXE_MBE_CMD_RDY_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE2_0_SXE_MBE_CMD_RDY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE2_0_SXE_MBE_CMD_RDY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE2_0_SXE_MBE_CMD_RDY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_IF_STATE2_0_MBE_SXE_CMD_BUSY_SHIFT                 _MK_SHIFT_CONST(4)
#define ARVDE_MBE_MB_IF_STATE2_0_MBE_SXE_CMD_BUSY_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_MBE_MB_IF_STATE2_0_MBE_SXE_CMD_BUSY_SHIFT)
#define ARVDE_MBE_MB_IF_STATE2_0_MBE_SXE_CMD_BUSY_RANGE                 4:4
#define ARVDE_MBE_MB_IF_STATE2_0_MBE_SXE_CMD_BUSY_WOFFSET                       0x0
#define ARVDE_MBE_MB_IF_STATE2_0_MBE_SXE_CMD_BUSY_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE2_0_MBE_SXE_CMD_BUSY_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE2_0_MBE_SXE_CMD_BUSY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE2_0_MBE_SXE_CMD_BUSY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_IF_STATE2_0_MBE_MCE_CMD_RDY_SHIFT                  _MK_SHIFT_CONST(3)
#define ARVDE_MBE_MB_IF_STATE2_0_MBE_MCE_CMD_RDY_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_MBE_MB_IF_STATE2_0_MBE_MCE_CMD_RDY_SHIFT)
#define ARVDE_MBE_MB_IF_STATE2_0_MBE_MCE_CMD_RDY_RANGE                  3:3
#define ARVDE_MBE_MB_IF_STATE2_0_MBE_MCE_CMD_RDY_WOFFSET                        0x0
#define ARVDE_MBE_MB_IF_STATE2_0_MBE_MCE_CMD_RDY_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE2_0_MBE_MCE_CMD_RDY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE2_0_MBE_MCE_CMD_RDY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE2_0_MBE_MCE_CMD_RDY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_IF_STATE2_0_MCE_MBE_CMD_BUSY_SHIFT                 _MK_SHIFT_CONST(2)
#define ARVDE_MBE_MB_IF_STATE2_0_MCE_MBE_CMD_BUSY_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_MBE_MB_IF_STATE2_0_MCE_MBE_CMD_BUSY_SHIFT)
#define ARVDE_MBE_MB_IF_STATE2_0_MCE_MBE_CMD_BUSY_RANGE                 2:2
#define ARVDE_MBE_MB_IF_STATE2_0_MCE_MBE_CMD_BUSY_WOFFSET                       0x0
#define ARVDE_MBE_MB_IF_STATE2_0_MCE_MBE_CMD_BUSY_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE2_0_MCE_MBE_CMD_BUSY_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE2_0_MCE_MBE_CMD_BUSY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE2_0_MCE_MBE_CMD_BUSY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_IF_STATE2_0_MBE_PPE_CMD_RDY_SHIFT                  _MK_SHIFT_CONST(1)
#define ARVDE_MBE_MB_IF_STATE2_0_MBE_PPE_CMD_RDY_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_MBE_MB_IF_STATE2_0_MBE_PPE_CMD_RDY_SHIFT)
#define ARVDE_MBE_MB_IF_STATE2_0_MBE_PPE_CMD_RDY_RANGE                  1:1
#define ARVDE_MBE_MB_IF_STATE2_0_MBE_PPE_CMD_RDY_WOFFSET                        0x0
#define ARVDE_MBE_MB_IF_STATE2_0_MBE_PPE_CMD_RDY_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE2_0_MBE_PPE_CMD_RDY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE2_0_MBE_PPE_CMD_RDY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE2_0_MBE_PPE_CMD_RDY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MB_IF_STATE2_0_PPE_MBE_CMD_BUSY_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_MBE_MB_IF_STATE2_0_PPE_MBE_CMD_BUSY_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_MBE_MB_IF_STATE2_0_PPE_MBE_CMD_BUSY_SHIFT)
#define ARVDE_MBE_MB_IF_STATE2_0_PPE_MBE_CMD_BUSY_RANGE                 0:0
#define ARVDE_MBE_MB_IF_STATE2_0_PPE_MBE_CMD_BUSY_WOFFSET                       0x0
#define ARVDE_MBE_MB_IF_STATE2_0_PPE_MBE_CMD_BUSY_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE2_0_PPE_MBE_CMD_BUSY_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE2_0_PPE_MBE_CMD_BUSY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MB_IF_STATE2_0_PPE_MBE_CMD_BUSY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_FIFO_RESET_0
#define ARVDE_MBE_FIFO_RESET_0                  _MK_ADDR_CONST(0x205c)
#define ARVDE_MBE_FIFO_RESET_0_SECURE                   0x0
#define ARVDE_MBE_FIFO_RESET_0_WORD_COUNT                       0x1
#define ARVDE_MBE_FIFO_RESET_0_RESET_VAL                        _MK_MASK_CONST(0x3ff)
#define ARVDE_MBE_FIFO_RESET_0_RESET_MASK                       _MK_MASK_CONST(0x3ff)
#define ARVDE_MBE_FIFO_RESET_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_FIFO_RESET_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_FIFO_RESET_0_READ_MASK                        _MK_MASK_CONST(0x3ff)
#define ARVDE_MBE_FIFO_RESET_0_WRITE_MASK                       _MK_MASK_CONST(0x3ff)
#define ARVDE_MBE_FIFO_RESET_0_ALL_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_MBE_FIFO_RESET_0_ALL_FIELD                        _MK_FIELD_CONST(0x3ff, ARVDE_MBE_FIFO_RESET_0_ALL_SHIFT)
#define ARVDE_MBE_FIFO_RESET_0_ALL_RANGE                        9:0
#define ARVDE_MBE_FIFO_RESET_0_ALL_WOFFSET                      0x0
#define ARVDE_MBE_FIFO_RESET_0_ALL_DEFAULT                      _MK_MASK_CONST(0x3ff)
#define ARVDE_MBE_FIFO_RESET_0_ALL_DEFAULT_MASK                 _MK_MASK_CONST(0x3ff)
#define ARVDE_MBE_FIFO_RESET_0_ALL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_FIFO_RESET_0_ALL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MBE_FIFO_RESET_0_VC1_VRAM_REQ_SHIFT                       _MK_SHIFT_CONST(9)
#define ARVDE_MBE_FIFO_RESET_0_VC1_VRAM_REQ_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MBE_FIFO_RESET_0_VC1_VRAM_REQ_SHIFT)
#define ARVDE_MBE_FIFO_RESET_0_VC1_VRAM_REQ_RANGE                       9:9
#define ARVDE_MBE_FIFO_RESET_0_VC1_VRAM_REQ_WOFFSET                     0x0
#define ARVDE_MBE_FIFO_RESET_0_VC1_VRAM_REQ_DEFAULT                     _MK_MASK_CONST(0x1)
#define ARVDE_MBE_FIFO_RESET_0_VC1_VRAM_REQ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_MBE_FIFO_RESET_0_VC1_VRAM_REQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_FIFO_RESET_0_VC1_VRAM_REQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_FIFO_RESET_0_VC1_VRAM_REQ_SET                 _MK_ENUM_CONST(0)
#define ARVDE_MBE_FIFO_RESET_0_VC1_VRAM_REQ_CLR                 _MK_ENUM_CONST(1)

#define ARVDE_MBE_FIFO_RESET_0_VC1_VRAM_DATA_SHIFT                      _MK_SHIFT_CONST(8)
#define ARVDE_MBE_FIFO_RESET_0_VC1_VRAM_DATA_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_MBE_FIFO_RESET_0_VC1_VRAM_DATA_SHIFT)
#define ARVDE_MBE_FIFO_RESET_0_VC1_VRAM_DATA_RANGE                      8:8
#define ARVDE_MBE_FIFO_RESET_0_VC1_VRAM_DATA_WOFFSET                    0x0
#define ARVDE_MBE_FIFO_RESET_0_VC1_VRAM_DATA_DEFAULT                    _MK_MASK_CONST(0x1)
#define ARVDE_MBE_FIFO_RESET_0_VC1_VRAM_DATA_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_MBE_FIFO_RESET_0_VC1_VRAM_DATA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_FIFO_RESET_0_VC1_VRAM_DATA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_FIFO_RESET_0_VC1_VRAM_DATA_SET                        _MK_ENUM_CONST(0)
#define ARVDE_MBE_FIFO_RESET_0_VC1_VRAM_DATA_CLR                        _MK_ENUM_CONST(1)

#define ARVDE_MBE_FIFO_RESET_0_VC1_CMDIN_SHIFT                  _MK_SHIFT_CONST(7)
#define ARVDE_MBE_FIFO_RESET_0_VC1_CMDIN_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_MBE_FIFO_RESET_0_VC1_CMDIN_SHIFT)
#define ARVDE_MBE_FIFO_RESET_0_VC1_CMDIN_RANGE                  7:7
#define ARVDE_MBE_FIFO_RESET_0_VC1_CMDIN_WOFFSET                        0x0
#define ARVDE_MBE_FIFO_RESET_0_VC1_CMDIN_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_MBE_FIFO_RESET_0_VC1_CMDIN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_MBE_FIFO_RESET_0_VC1_CMDIN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_FIFO_RESET_0_VC1_CMDIN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_FIFO_RESET_0_VC1_CMDIN_SET                    _MK_ENUM_CONST(0)
#define ARVDE_MBE_FIFO_RESET_0_VC1_CMDIN_CLR                    _MK_ENUM_CONST(1)

#define ARVDE_MBE_FIFO_RESET_0_H264_CMDQ_UCQFIFO_SHIFT                  _MK_SHIFT_CONST(6)
#define ARVDE_MBE_FIFO_RESET_0_H264_CMDQ_UCQFIFO_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_MBE_FIFO_RESET_0_H264_CMDQ_UCQFIFO_SHIFT)
#define ARVDE_MBE_FIFO_RESET_0_H264_CMDQ_UCQFIFO_RANGE                  6:6
#define ARVDE_MBE_FIFO_RESET_0_H264_CMDQ_UCQFIFO_WOFFSET                        0x0
#define ARVDE_MBE_FIFO_RESET_0_H264_CMDQ_UCQFIFO_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_MBE_FIFO_RESET_0_H264_CMDQ_UCQFIFO_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_MBE_FIFO_RESET_0_H264_CMDQ_UCQFIFO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_FIFO_RESET_0_H264_CMDQ_UCQFIFO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_FIFO_RESET_0_H264_CMDQ_UCQFIFO_SET                    _MK_ENUM_CONST(0)
#define ARVDE_MBE_FIFO_RESET_0_H264_CMDQ_UCQFIFO_CLR                    _MK_ENUM_CONST(1)

#define ARVDE_MBE_FIFO_RESET_0_IPBUF_RDATA_SHIFT                        _MK_SHIFT_CONST(5)
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_RDATA_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_MBE_FIFO_RESET_0_IPBUF_RDATA_SHIFT)
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_RDATA_RANGE                        5:5
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_RDATA_WOFFSET                      0x0
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_RDATA_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_RDATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_RDATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_RDATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_RDATA_SET                  _MK_ENUM_CONST(0)
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_RDATA_CLR                  _MK_ENUM_CONST(1)

#define ARVDE_MBE_FIFO_RESET_0_IPBUF_WDATA_SHIFT                        _MK_SHIFT_CONST(4)
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_WDATA_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_MBE_FIFO_RESET_0_IPBUF_WDATA_SHIFT)
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_WDATA_RANGE                        4:4
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_WDATA_WOFFSET                      0x0
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_WDATA_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_WDATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_WDATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_WDATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_WDATA_SET                  _MK_ENUM_CONST(0)
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_WDATA_CLR                  _MK_ENUM_CONST(1)

#define ARVDE_MBE_FIFO_RESET_0_IPBUF_REQ_SHIFT                  _MK_SHIFT_CONST(3)
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_REQ_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_MBE_FIFO_RESET_0_IPBUF_REQ_SHIFT)
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_REQ_RANGE                  3:3
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_REQ_WOFFSET                        0x0
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_REQ_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_REQ_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_REQ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_REQ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_REQ_SET                    _MK_ENUM_CONST(0)
#define ARVDE_MBE_FIFO_RESET_0_IPBUF_REQ_CLR                    _MK_ENUM_CONST(1)

#define ARVDE_MBE_FIFO_RESET_0_IFBUF_PPECMD_SHIFT                       _MK_SHIFT_CONST(2)
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_PPECMD_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MBE_FIFO_RESET_0_IFBUF_PPECMD_SHIFT)
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_PPECMD_RANGE                       2:2
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_PPECMD_WOFFSET                     0x0
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_PPECMD_DEFAULT                     _MK_MASK_CONST(0x1)
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_PPECMD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_PPECMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_PPECMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_PPECMD_SET                 _MK_ENUM_CONST(0)
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_PPECMD_CLR                 _MK_ENUM_CONST(1)

#define ARVDE_MBE_FIFO_RESET_0_IFBUF_MCEPPCBP_SHIFT                     _MK_SHIFT_CONST(1)
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_MCEPPCBP_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_MBE_FIFO_RESET_0_IFBUF_MCEPPCBP_SHIFT)
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_MCEPPCBP_RANGE                     1:1
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_MCEPPCBP_WOFFSET                   0x0
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_MCEPPCBP_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_MCEPPCBP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_MCEPPCBP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_MCEPPCBP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_MCEPPCBP_SET                       _MK_ENUM_CONST(0)
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_MCEPPCBP_CLR                       _MK_ENUM_CONST(1)

#define ARVDE_MBE_FIFO_RESET_0_IFBUF_MCECMD_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_MCECMD_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MBE_FIFO_RESET_0_IFBUF_MCECMD_SHIFT)
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_MCECMD_RANGE                       0:0
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_MCECMD_WOFFSET                     0x0
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_MCECMD_DEFAULT                     _MK_MASK_CONST(0x1)
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_MCECMD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_MCECMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_MCECMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_MCECMD_SET                 _MK_ENUM_CONST(0)
#define ARVDE_MBE_FIFO_RESET_0_IFBUF_MCECMD_CLR                 _MK_ENUM_CONST(1)


// Register ARVDE_MBE_SPARE_0
#define ARVDE_MBE_SPARE_0                       _MK_ADDR_CONST(0x2060)
#define ARVDE_MBE_SPARE_0_SECURE                        0x0
#define ARVDE_MBE_SPARE_0_WORD_COUNT                    0x1
#define ARVDE_MBE_SPARE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_SPARE_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_SPARE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_SPARE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_SPARE_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_SPARE_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_SPARE_0_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_MBE_SPARE_0_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, ARVDE_MBE_SPARE_0_DATA_SHIFT)
#define ARVDE_MBE_SPARE_0_DATA_RANGE                    31:0
#define ARVDE_MBE_SPARE_0_DATA_WOFFSET                  0x0
#define ARVDE_MBE_SPARE_0_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_SPARE_0_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_SPARE_0_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_SPARE_0_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_H_CMDQ_IN_0
#define ARVDE_MBE_H_CMDQ_IN_0                   _MK_ADDR_CONST(0x2080)
#define ARVDE_MBE_H_CMDQ_IN_0_SECURE                    0x0
#define ARVDE_MBE_H_CMDQ_IN_0_WORD_COUNT                        0x1
#define ARVDE_MBE_H_CMDQ_IN_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CMDQ_IN_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CMDQ_IN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CMDQ_IN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CMDQ_IN_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_H_CMDQ_IN_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_H_CMDQ_IN_0_COMMAND_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_MBE_H_CMDQ_IN_0_COMMAND_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_MBE_H_CMDQ_IN_0_COMMAND_SHIFT)
#define ARVDE_MBE_H_CMDQ_IN_0_COMMAND_RANGE                     31:0
#define ARVDE_MBE_H_CMDQ_IN_0_COMMAND_WOFFSET                   0x0
#define ARVDE_MBE_H_CMDQ_IN_0_COMMAND_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CMDQ_IN_0_COMMAND_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CMDQ_IN_0_COMMAND_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CMDQ_IN_0_COMMAND_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_H_CTRL_0
#define ARVDE_MBE_H_CTRL_0                      _MK_ADDR_CONST(0x2084)
#define ARVDE_MBE_H_CTRL_0_SECURE                       0x0
#define ARVDE_MBE_H_CTRL_0_WORD_COUNT                   0x1
#define ARVDE_MBE_H_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0x104)
#define ARVDE_MBE_H_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CTRL_0_READ_MASK                    _MK_MASK_CONST(0x107)
#define ARVDE_MBE_H_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x107)
#define ARVDE_MBE_H_CTRL_0_VC1_MODE_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_MBE_H_CTRL_0_VC1_MODE_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MBE_H_CTRL_0_VC1_MODE_SHIFT)
#define ARVDE_MBE_H_CTRL_0_VC1_MODE_RANGE                       0:0
#define ARVDE_MBE_H_CTRL_0_VC1_MODE_WOFFSET                     0x0
#define ARVDE_MBE_H_CTRL_0_VC1_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CTRL_0_VC1_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CTRL_0_VC1_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CTRL_0_VC1_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_CTRL_0_MPEG2_MODE_SHIFT                     _MK_SHIFT_CONST(1)
#define ARVDE_MBE_H_CTRL_0_MPEG2_MODE_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_MBE_H_CTRL_0_MPEG2_MODE_SHIFT)
#define ARVDE_MBE_H_CTRL_0_MPEG2_MODE_RANGE                     1:1
#define ARVDE_MBE_H_CTRL_0_MPEG2_MODE_WOFFSET                   0x0
#define ARVDE_MBE_H_CTRL_0_MPEG2_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CTRL_0_MPEG2_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CTRL_0_MPEG2_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CTRL_0_MPEG2_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_CTRL_0_VP8_MODE_SHIFT                       _MK_SHIFT_CONST(2)
#define ARVDE_MBE_H_CTRL_0_VP8_MODE_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MBE_H_CTRL_0_VP8_MODE_SHIFT)
#define ARVDE_MBE_H_CTRL_0_VP8_MODE_RANGE                       2:2
#define ARVDE_MBE_H_CTRL_0_VP8_MODE_WOFFSET                     0x0
#define ARVDE_MBE_H_CTRL_0_VP8_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CTRL_0_VP8_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_MBE_H_CTRL_0_VP8_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CTRL_0_VP8_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_CTRL_0_STALL_SXE2MBE_SHIFT                  _MK_SHIFT_CONST(8)
#define ARVDE_MBE_H_CTRL_0_STALL_SXE2MBE_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_MBE_H_CTRL_0_STALL_SXE2MBE_SHIFT)
#define ARVDE_MBE_H_CTRL_0_STALL_SXE2MBE_RANGE                  8:8
#define ARVDE_MBE_H_CTRL_0_STALL_SXE2MBE_WOFFSET                        0x0
#define ARVDE_MBE_H_CTRL_0_STALL_SXE2MBE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CTRL_0_STALL_SXE2MBE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_MBE_H_CTRL_0_STALL_SXE2MBE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CTRL_0_STALL_SXE2MBE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_H_STATUS_0
#define ARVDE_MBE_H_STATUS_0                    _MK_ADDR_CONST(0x2088)
#define ARVDE_MBE_H_STATUS_0_SECURE                     0x0
#define ARVDE_MBE_H_STATUS_0_WORD_COUNT                         0x1
#define ARVDE_MBE_H_STATUS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_READ_MASK                  _MK_MASK_CONST(0xf0ffffff)
#define ARVDE_MBE_H_STATUS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_MB_Y_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_MBE_H_STATUS_0_MB_Y_FIELD                 _MK_FIELD_CONST(0x7f, ARVDE_MBE_H_STATUS_0_MB_Y_SHIFT)
#define ARVDE_MBE_H_STATUS_0_MB_Y_RANGE                 6:0
#define ARVDE_MBE_H_STATUS_0_MB_Y_WOFFSET                       0x0
#define ARVDE_MBE_H_STATUS_0_MB_Y_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_MB_Y_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_MB_Y_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_MB_Y_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_STATUS_0_MB_X_SHIFT                 _MK_SHIFT_CONST(7)
#define ARVDE_MBE_H_STATUS_0_MB_X_FIELD                 _MK_FIELD_CONST(0x7f, ARVDE_MBE_H_STATUS_0_MB_X_SHIFT)
#define ARVDE_MBE_H_STATUS_0_MB_X_RANGE                 13:7
#define ARVDE_MBE_H_STATUS_0_MB_X_WOFFSET                       0x0
#define ARVDE_MBE_H_STATUS_0_MB_X_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_MB_X_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_MB_X_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_MB_X_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_STATUS_0_MB_Y_MSB_SHIFT                     _MK_SHIFT_CONST(14)
#define ARVDE_MBE_H_STATUS_0_MB_Y_MSB_FIELD                     _MK_FIELD_CONST(0x1f, ARVDE_MBE_H_STATUS_0_MB_Y_MSB_SHIFT)
#define ARVDE_MBE_H_STATUS_0_MB_Y_MSB_RANGE                     18:14
#define ARVDE_MBE_H_STATUS_0_MB_Y_MSB_WOFFSET                   0x0
#define ARVDE_MBE_H_STATUS_0_MB_Y_MSB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_MB_Y_MSB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_MB_Y_MSB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_MB_Y_MSB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_STATUS_0_MB_X_MSB_SHIFT                     _MK_SHIFT_CONST(19)
#define ARVDE_MBE_H_STATUS_0_MB_X_MSB_FIELD                     _MK_FIELD_CONST(0x1f, ARVDE_MBE_H_STATUS_0_MB_X_MSB_SHIFT)
#define ARVDE_MBE_H_STATUS_0_MB_X_MSB_RANGE                     23:19
#define ARVDE_MBE_H_STATUS_0_MB_X_MSB_WOFFSET                   0x0
#define ARVDE_MBE_H_STATUS_0_MB_X_MSB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_MB_X_MSB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_MB_X_MSB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_MB_X_MSB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_STATUS_0_IDLE_SHIFT                 _MK_SHIFT_CONST(28)
#define ARVDE_MBE_H_STATUS_0_IDLE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_MBE_H_STATUS_0_IDLE_SHIFT)
#define ARVDE_MBE_H_STATUS_0_IDLE_RANGE                 28:28
#define ARVDE_MBE_H_STATUS_0_IDLE_WOFFSET                       0x0
#define ARVDE_MBE_H_STATUS_0_IDLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_IDLE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_IDLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_IDLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_STATUS_0_ERROR_SHIFT                        _MK_SHIFT_CONST(29)
#define ARVDE_MBE_H_STATUS_0_ERROR_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_MBE_H_STATUS_0_ERROR_SHIFT)
#define ARVDE_MBE_H_STATUS_0_ERROR_RANGE                        29:29
#define ARVDE_MBE_H_STATUS_0_ERROR_WOFFSET                      0x0
#define ARVDE_MBE_H_STATUS_0_ERROR_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_ERROR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_ERROR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_ERROR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_STATUS_0_IP_WRITES_OUTSTANDING_SHIFT                        _MK_SHIFT_CONST(30)
#define ARVDE_MBE_H_STATUS_0_IP_WRITES_OUTSTANDING_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_MBE_H_STATUS_0_IP_WRITES_OUTSTANDING_SHIFT)
#define ARVDE_MBE_H_STATUS_0_IP_WRITES_OUTSTANDING_RANGE                        30:30
#define ARVDE_MBE_H_STATUS_0_IP_WRITES_OUTSTANDING_WOFFSET                      0x0
#define ARVDE_MBE_H_STATUS_0_IP_WRITES_OUTSTANDING_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_IP_WRITES_OUTSTANDING_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_IP_WRITES_OUTSTANDING_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_IP_WRITES_OUTSTANDING_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_STATUS_0_END_OF_FRAME_SHIFT                 _MK_SHIFT_CONST(31)
#define ARVDE_MBE_H_STATUS_0_END_OF_FRAME_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_MBE_H_STATUS_0_END_OF_FRAME_SHIFT)
#define ARVDE_MBE_H_STATUS_0_END_OF_FRAME_RANGE                 31:31
#define ARVDE_MBE_H_STATUS_0_END_OF_FRAME_WOFFSET                       0x0
#define ARVDE_MBE_H_STATUS_0_END_OF_FRAME_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_END_OF_FRAME_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_END_OF_FRAME_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_STATUS_0_END_OF_FRAME_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_H_CMDQ_CNT_0
#define ARVDE_MBE_H_CMDQ_CNT_0                  _MK_ADDR_CONST(0x208c)
#define ARVDE_MBE_H_CMDQ_CNT_0_SECURE                   0x0
#define ARVDE_MBE_H_CMDQ_CNT_0_WORD_COUNT                       0x1
#define ARVDE_MBE_H_CMDQ_CNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CMDQ_CNT_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CMDQ_CNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CMDQ_CNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CMDQ_CNT_0_READ_MASK                        _MK_MASK_CONST(0x1f)
#define ARVDE_MBE_H_CMDQ_CNT_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CMDQ_CNT_0_CMDQ_AVL_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_MBE_H_CMDQ_CNT_0_CMDQ_AVL_FIELD                   _MK_FIELD_CONST(0x1f, ARVDE_MBE_H_CMDQ_CNT_0_CMDQ_AVL_SHIFT)
#define ARVDE_MBE_H_CMDQ_CNT_0_CMDQ_AVL_RANGE                   4:0
#define ARVDE_MBE_H_CMDQ_CNT_0_CMDQ_AVL_WOFFSET                 0x0
#define ARVDE_MBE_H_CMDQ_CNT_0_CMDQ_AVL_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CMDQ_CNT_0_CMDQ_AVL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CMDQ_CNT_0_CMDQ_AVL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_CMDQ_CNT_0_CMDQ_AVL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_H_ERROR_0
#define ARVDE_MBE_H_ERROR_0                     _MK_ADDR_CONST(0x2090)
#define ARVDE_MBE_H_ERROR_0_SECURE                      0x0
#define ARVDE_MBE_H_ERROR_0_WORD_COUNT                  0x1
#define ARVDE_MBE_H_ERROR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_H_ERROR_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_H_ERROR_0_ERR_MB_Y_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_MBE_H_ERROR_0_ERR_MB_Y_FIELD                      _MK_FIELD_CONST(0x7f, ARVDE_MBE_H_ERROR_0_ERR_MB_Y_SHIFT)
#define ARVDE_MBE_H_ERROR_0_ERR_MB_Y_RANGE                      6:0
#define ARVDE_MBE_H_ERROR_0_ERR_MB_Y_WOFFSET                    0x0
#define ARVDE_MBE_H_ERROR_0_ERR_MB_Y_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_0_ERR_MB_Y_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_0_ERR_MB_Y_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_0_ERR_MB_Y_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_ERROR_0_ERR_MB_X_SHIFT                      _MK_SHIFT_CONST(7)
#define ARVDE_MBE_H_ERROR_0_ERR_MB_X_FIELD                      _MK_FIELD_CONST(0x7f, ARVDE_MBE_H_ERROR_0_ERR_MB_X_SHIFT)
#define ARVDE_MBE_H_ERROR_0_ERR_MB_X_RANGE                      13:7
#define ARVDE_MBE_H_ERROR_0_ERR_MB_X_WOFFSET                    0x0
#define ARVDE_MBE_H_ERROR_0_ERR_MB_X_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_0_ERR_MB_X_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_0_ERR_MB_X_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_0_ERR_MB_X_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_ERROR_0_ERR_MB_IDX_SHIFT                    _MK_SHIFT_CONST(14)
#define ARVDE_MBE_H_ERROR_0_ERR_MB_IDX_FIELD                    _MK_FIELD_CONST(0x3fff, ARVDE_MBE_H_ERROR_0_ERR_MB_IDX_SHIFT)
#define ARVDE_MBE_H_ERROR_0_ERR_MB_IDX_RANGE                    27:14
#define ARVDE_MBE_H_ERROR_0_ERR_MB_IDX_WOFFSET                  0x0
#define ARVDE_MBE_H_ERROR_0_ERR_MB_IDX_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_0_ERR_MB_IDX_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_0_ERR_MB_IDX_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_0_ERR_MB_IDX_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_ERROR_0_REF_ID_ERROR_SHIFT                  _MK_SHIFT_CONST(28)
#define ARVDE_MBE_H_ERROR_0_REF_ID_ERROR_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_MBE_H_ERROR_0_REF_ID_ERROR_SHIFT)
#define ARVDE_MBE_H_ERROR_0_REF_ID_ERROR_RANGE                  28:28
#define ARVDE_MBE_H_ERROR_0_REF_ID_ERROR_WOFFSET                        0x0
#define ARVDE_MBE_H_ERROR_0_REF_ID_ERROR_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_0_REF_ID_ERROR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_0_REF_ID_ERROR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_0_REF_ID_ERROR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_ERROR_0_TDIR_ERROR_SHIFT                    _MK_SHIFT_CONST(29)
#define ARVDE_MBE_H_ERROR_0_TDIR_ERROR_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_MBE_H_ERROR_0_TDIR_ERROR_SHIFT)
#define ARVDE_MBE_H_ERROR_0_TDIR_ERROR_RANGE                    29:29
#define ARVDE_MBE_H_ERROR_0_TDIR_ERROR_WOFFSET                  0x0
#define ARVDE_MBE_H_ERROR_0_TDIR_ERROR_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_0_TDIR_ERROR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_0_TDIR_ERROR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_0_TDIR_ERROR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_ERROR_0_MV_ERROR_SHIFT                      _MK_SHIFT_CONST(30)
#define ARVDE_MBE_H_ERROR_0_MV_ERROR_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_MBE_H_ERROR_0_MV_ERROR_SHIFT)
#define ARVDE_MBE_H_ERROR_0_MV_ERROR_RANGE                      30:30
#define ARVDE_MBE_H_ERROR_0_MV_ERROR_WOFFSET                    0x0
#define ARVDE_MBE_H_ERROR_0_MV_ERROR_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_0_MV_ERROR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_0_MV_ERROR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_0_MV_ERROR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_ERROR_0_POC_ERROR_SHIFT                     _MK_SHIFT_CONST(31)
#define ARVDE_MBE_H_ERROR_0_POC_ERROR_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_MBE_H_ERROR_0_POC_ERROR_SHIFT)
#define ARVDE_MBE_H_ERROR_0_POC_ERROR_RANGE                     31:31
#define ARVDE_MBE_H_ERROR_0_POC_ERROR_WOFFSET                   0x0
#define ARVDE_MBE_H_ERROR_0_POC_ERROR_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_0_POC_ERROR_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_0_POC_ERROR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_0_POC_ERROR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_H_FMOASO_0
#define ARVDE_MBE_H_FMOASO_0                    _MK_ADDR_CONST(0x2094)
#define ARVDE_MBE_H_FMOASO_0_SECURE                     0x0
#define ARVDE_MBE_H_FMOASO_0_WORD_COUNT                         0x1
#define ARVDE_MBE_H_FMOASO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_FMOASO_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_FMOASO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_FMOASO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_FMOASO_0_READ_MASK                  _MK_MASK_CONST(0xfffffff)
#define ARVDE_MBE_H_FMOASO_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_Y_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_Y_FIELD                     _MK_FIELD_CONST(0x7f, ARVDE_MBE_H_FMOASO_0_OOO_MB_Y_SHIFT)
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_Y_RANGE                     6:0
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_Y_WOFFSET                   0x0
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_Y_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_Y_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_Y_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_Y_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_FMOASO_0_OOO_MB_X_SHIFT                     _MK_SHIFT_CONST(7)
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_X_FIELD                     _MK_FIELD_CONST(0x7f, ARVDE_MBE_H_FMOASO_0_OOO_MB_X_SHIFT)
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_X_RANGE                     13:7
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_X_WOFFSET                   0x0
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_X_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_X_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_X_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_X_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_FMOASO_0_NEED_2ND_PASS_SHIFT                        _MK_SHIFT_CONST(14)
#define ARVDE_MBE_H_FMOASO_0_NEED_2ND_PASS_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_MBE_H_FMOASO_0_NEED_2ND_PASS_SHIFT)
#define ARVDE_MBE_H_FMOASO_0_NEED_2ND_PASS_RANGE                        14:14
#define ARVDE_MBE_H_FMOASO_0_NEED_2ND_PASS_WOFFSET                      0x0
#define ARVDE_MBE_H_FMOASO_0_NEED_2ND_PASS_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_FMOASO_0_NEED_2ND_PASS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_FMOASO_0_NEED_2ND_PASS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_FMOASO_0_NEED_2ND_PASS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_FMOASO_0_PASS_MODE_SHIFT                    _MK_SHIFT_CONST(15)
#define ARVDE_MBE_H_FMOASO_0_PASS_MODE_FIELD                    _MK_FIELD_CONST(0x3, ARVDE_MBE_H_FMOASO_0_PASS_MODE_SHIFT)
#define ARVDE_MBE_H_FMOASO_0_PASS_MODE_RANGE                    16:15
#define ARVDE_MBE_H_FMOASO_0_PASS_MODE_WOFFSET                  0x0
#define ARVDE_MBE_H_FMOASO_0_PASS_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_FMOASO_0_PASS_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_FMOASO_0_PASS_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_FMOASO_0_PASS_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_FMOASO_0_OOO_RCVD_SHIFT                     _MK_SHIFT_CONST(17)
#define ARVDE_MBE_H_FMOASO_0_OOO_RCVD_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_MBE_H_FMOASO_0_OOO_RCVD_SHIFT)
#define ARVDE_MBE_H_FMOASO_0_OOO_RCVD_RANGE                     17:17
#define ARVDE_MBE_H_FMOASO_0_OOO_RCVD_WOFFSET                   0x0
#define ARVDE_MBE_H_FMOASO_0_OOO_RCVD_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_FMOASO_0_OOO_RCVD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_FMOASO_0_OOO_RCVD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_FMOASO_0_OOO_RCVD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_FMOASO_0_OOO_MB_Y_MSB_SHIFT                 _MK_SHIFT_CONST(18)
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_Y_MSB_FIELD                 _MK_FIELD_CONST(0x1f, ARVDE_MBE_H_FMOASO_0_OOO_MB_Y_MSB_SHIFT)
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_Y_MSB_RANGE                 22:18
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_Y_MSB_WOFFSET                       0x0
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_Y_MSB_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_Y_MSB_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_Y_MSB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_Y_MSB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_FMOASO_0_OOO_MB_X_MSB_SHIFT                 _MK_SHIFT_CONST(23)
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_X_MSB_FIELD                 _MK_FIELD_CONST(0x1f, ARVDE_MBE_H_FMOASO_0_OOO_MB_X_MSB_SHIFT)
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_X_MSB_RANGE                 27:23
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_X_MSB_WOFFSET                       0x0
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_X_MSB_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_X_MSB_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_X_MSB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_FMOASO_0_OOO_MB_X_MSB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_H_LAST_DECODED_MB_0
#define ARVDE_MBE_H_LAST_DECODED_MB_0                   _MK_ADDR_CONST(0x2098)
#define ARVDE_MBE_H_LAST_DECODED_MB_0_SECURE                    0x0
#define ARVDE_MBE_H_LAST_DECODED_MB_0_WORD_COUNT                        0x1
#define ARVDE_MBE_H_LAST_DECODED_MB_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_0_READ_MASK                         _MK_MASK_CONST(0xfffffff)
#define ARVDE_MBE_H_LAST_DECODED_MB_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_MB_Y_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_MB_Y_FIELD                        _MK_FIELD_CONST(0x7f, ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_MB_Y_SHIFT)
#define ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_MB_Y_RANGE                        6:0
#define ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_MB_Y_WOFFSET                      0x0
#define ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_MB_Y_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_MB_Y_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_MB_Y_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_MB_Y_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_MB_X_SHIFT                        _MK_SHIFT_CONST(7)
#define ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_MB_X_FIELD                        _MK_FIELD_CONST(0x7f, ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_MB_X_SHIFT)
#define ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_MB_X_RANGE                        13:7
#define ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_MB_X_WOFFSET                      0x0
#define ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_MB_X_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_MB_X_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_MB_X_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_MB_X_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_IDX_SHIFT                 _MK_SHIFT_CONST(14)
#define ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_IDX_FIELD                 _MK_FIELD_CONST(0x3fff, ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_IDX_SHIFT)
#define ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_IDX_RANGE                 27:14
#define ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_IDX_WOFFSET                       0x0
#define ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_IDX_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_IDX_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_IDX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_0_LASTDEC_IDX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_H_BATCH_STATUS_0
#define ARVDE_MBE_H_BATCH_STATUS_0                      _MK_ADDR_CONST(0x209c)
#define ARVDE_MBE_H_BATCH_STATUS_0_SECURE                       0x0
#define ARVDE_MBE_H_BATCH_STATUS_0_WORD_COUNT                   0x1
#define ARVDE_MBE_H_BATCH_STATUS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_BATCH_STATUS_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_BATCH_STATUS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_BATCH_STATUS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_BATCH_STATUS_0_READ_MASK                    _MK_MASK_CONST(0x3ffff)
#define ARVDE_MBE_H_BATCH_STATUS_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_BATCH_STATUS_0_BATCH_ITER_CNT_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_MBE_H_BATCH_STATUS_0_BATCH_ITER_CNT_FIELD                 _MK_FIELD_CONST(0xffff, ARVDE_MBE_H_BATCH_STATUS_0_BATCH_ITER_CNT_SHIFT)
#define ARVDE_MBE_H_BATCH_STATUS_0_BATCH_ITER_CNT_RANGE                 15:0
#define ARVDE_MBE_H_BATCH_STATUS_0_BATCH_ITER_CNT_WOFFSET                       0x0
#define ARVDE_MBE_H_BATCH_STATUS_0_BATCH_ITER_CNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_BATCH_STATUS_0_BATCH_ITER_CNT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_BATCH_STATUS_0_BATCH_ITER_CNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_BATCH_STATUS_0_BATCH_ITER_CNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_BATCH_STATUS_0_BATCH_MODE_SHIFT                     _MK_SHIFT_CONST(16)
#define ARVDE_MBE_H_BATCH_STATUS_0_BATCH_MODE_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_MBE_H_BATCH_STATUS_0_BATCH_MODE_SHIFT)
#define ARVDE_MBE_H_BATCH_STATUS_0_BATCH_MODE_RANGE                     16:16
#define ARVDE_MBE_H_BATCH_STATUS_0_BATCH_MODE_WOFFSET                   0x0
#define ARVDE_MBE_H_BATCH_STATUS_0_BATCH_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_BATCH_STATUS_0_BATCH_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_BATCH_STATUS_0_BATCH_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_BATCH_STATUS_0_BATCH_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_BATCH_STATUS_0_BATCH_COMPLETE_SHIFT                 _MK_SHIFT_CONST(17)
#define ARVDE_MBE_H_BATCH_STATUS_0_BATCH_COMPLETE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_MBE_H_BATCH_STATUS_0_BATCH_COMPLETE_SHIFT)
#define ARVDE_MBE_H_BATCH_STATUS_0_BATCH_COMPLETE_RANGE                 17:17
#define ARVDE_MBE_H_BATCH_STATUS_0_BATCH_COMPLETE_WOFFSET                       0x0
#define ARVDE_MBE_H_BATCH_STATUS_0_BATCH_COMPLETE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_BATCH_STATUS_0_BATCH_COMPLETE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_BATCH_STATUS_0_BATCH_COMPLETE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_BATCH_STATUS_0_BATCH_COMPLETE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_H_IDLE_CFG_0
#define ARVDE_MBE_H_IDLE_CFG_0                  _MK_ADDR_CONST(0x20a0)
#define ARVDE_MBE_H_IDLE_CFG_0_SECURE                   0x0
#define ARVDE_MBE_H_IDLE_CFG_0_WORD_COUNT                       0x1
#define ARVDE_MBE_H_IDLE_CFG_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_IDLE_CFG_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_IDLE_CFG_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_IDLE_CFG_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_IDLE_CFG_0_READ_MASK                        _MK_MASK_CONST(0xf)
#define ARVDE_MBE_H_IDLE_CFG_0_WRITE_MASK                       _MK_MASK_CONST(0xf)
#define ARVDE_MBE_H_IDLE_CFG_0_IDLE_CNT_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_MBE_H_IDLE_CFG_0_IDLE_CNT_FIELD                   _MK_FIELD_CONST(0x7, ARVDE_MBE_H_IDLE_CFG_0_IDLE_CNT_SHIFT)
#define ARVDE_MBE_H_IDLE_CFG_0_IDLE_CNT_RANGE                   2:0
#define ARVDE_MBE_H_IDLE_CFG_0_IDLE_CNT_WOFFSET                 0x0
#define ARVDE_MBE_H_IDLE_CFG_0_IDLE_CNT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_IDLE_CFG_0_IDLE_CNT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_IDLE_CFG_0_IDLE_CNT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_IDLE_CFG_0_IDLE_CNT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_IDLE_CFG_0_IDLE_EN_SHIFT                    _MK_SHIFT_CONST(3)
#define ARVDE_MBE_H_IDLE_CFG_0_IDLE_EN_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_MBE_H_IDLE_CFG_0_IDLE_EN_SHIFT)
#define ARVDE_MBE_H_IDLE_CFG_0_IDLE_EN_RANGE                    3:3
#define ARVDE_MBE_H_IDLE_CFG_0_IDLE_EN_WOFFSET                  0x0
#define ARVDE_MBE_H_IDLE_CFG_0_IDLE_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_IDLE_CFG_0_IDLE_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_IDLE_CFG_0_IDLE_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_IDLE_CFG_0_IDLE_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_H_ERR_SLICE_IDX_0
#define ARVDE_MBE_H_ERR_SLICE_IDX_0                     _MK_ADDR_CONST(0x20a4)
#define ARVDE_MBE_H_ERR_SLICE_IDX_0_SECURE                      0x0
#define ARVDE_MBE_H_ERR_SLICE_IDX_0_WORD_COUNT                  0x1
#define ARVDE_MBE_H_ERR_SLICE_IDX_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERR_SLICE_IDX_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERR_SLICE_IDX_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERR_SLICE_IDX_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERR_SLICE_IDX_0_READ_MASK                   _MK_MASK_CONST(0x3fff)
#define ARVDE_MBE_H_ERR_SLICE_IDX_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERR_SLICE_IDX_0_ERR_SLICE_IDX_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_MBE_H_ERR_SLICE_IDX_0_ERR_SLICE_IDX_FIELD                 _MK_FIELD_CONST(0x3fff, ARVDE_MBE_H_ERR_SLICE_IDX_0_ERR_SLICE_IDX_SHIFT)
#define ARVDE_MBE_H_ERR_SLICE_IDX_0_ERR_SLICE_IDX_RANGE                 13:0
#define ARVDE_MBE_H_ERR_SLICE_IDX_0_ERR_SLICE_IDX_WOFFSET                       0x0
#define ARVDE_MBE_H_ERR_SLICE_IDX_0_ERR_SLICE_IDX_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERR_SLICE_IDX_0_ERR_SLICE_IDX_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERR_SLICE_IDX_0_ERR_SLICE_IDX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERR_SLICE_IDX_0_ERR_SLICE_IDX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_H_OBSERVE_0_0
#define ARVDE_MBE_H_OBSERVE_0_0                 _MK_ADDR_CONST(0x20a8)
#define ARVDE_MBE_H_OBSERVE_0_0_SECURE                  0x0
#define ARVDE_MBE_H_OBSERVE_0_0_WORD_COUNT                      0x1
#define ARVDE_MBE_H_OBSERVE_0_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_H_OBSERVE_0_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CMDQ_FULL_CNT_OBS_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_MBE_H_OBSERVE_0_0_CMDQ_FULL_CNT_OBS_FIELD                 _MK_FIELD_CONST(0x1f, ARVDE_MBE_H_OBSERVE_0_0_CMDQ_FULL_CNT_OBS_SHIFT)
#define ARVDE_MBE_H_OBSERVE_0_0_CMDQ_FULL_CNT_OBS_RANGE                 4:0
#define ARVDE_MBE_H_OBSERVE_0_0_CMDQ_FULL_CNT_OBS_WOFFSET                       0x0
#define ARVDE_MBE_H_OBSERVE_0_0_CMDQ_FULL_CNT_OBS_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CMDQ_FULL_CNT_OBS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CMDQ_FULL_CNT_OBS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CMDQ_FULL_CNT_OBS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_OBSERVE_0_0_MCE_MBE_CMD_BUSY_OBS_SHIFT                      _MK_SHIFT_CONST(5)
#define ARVDE_MBE_H_OBSERVE_0_0_MCE_MBE_CMD_BUSY_OBS_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_MBE_H_OBSERVE_0_0_MCE_MBE_CMD_BUSY_OBS_SHIFT)
#define ARVDE_MBE_H_OBSERVE_0_0_MCE_MBE_CMD_BUSY_OBS_RANGE                      5:5
#define ARVDE_MBE_H_OBSERVE_0_0_MCE_MBE_CMD_BUSY_OBS_WOFFSET                    0x0
#define ARVDE_MBE_H_OBSERVE_0_0_MCE_MBE_CMD_BUSY_OBS_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_MCE_MBE_CMD_BUSY_OBS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_MCE_MBE_CMD_BUSY_OBS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_MCE_MBE_CMD_BUSY_OBS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_OBSERVE_0_0_PPE_MBE_CMD_BUSY_OBS_SHIFT                      _MK_SHIFT_CONST(6)
#define ARVDE_MBE_H_OBSERVE_0_0_PPE_MBE_CMD_BUSY_OBS_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_MBE_H_OBSERVE_0_0_PPE_MBE_CMD_BUSY_OBS_SHIFT)
#define ARVDE_MBE_H_OBSERVE_0_0_PPE_MBE_CMD_BUSY_OBS_RANGE                      6:6
#define ARVDE_MBE_H_OBSERVE_0_0_PPE_MBE_CMD_BUSY_OBS_WOFFSET                    0x0
#define ARVDE_MBE_H_OBSERVE_0_0_PPE_MBE_CMD_BUSY_OBS_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_PPE_MBE_CMD_BUSY_OBS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_PPE_MBE_CMD_BUSY_OBS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_PPE_MBE_CMD_BUSY_OBS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_OBSERVE_0_0_RESERVED_SHIFT                  _MK_SHIFT_CONST(7)
#define ARVDE_MBE_H_OBSERVE_0_0_RESERVED_FIELD                  _MK_FIELD_CONST(0x1ffffff, ARVDE_MBE_H_OBSERVE_0_0_RESERVED_SHIFT)
#define ARVDE_MBE_H_OBSERVE_0_0_RESERVED_RANGE                  31:7
#define ARVDE_MBE_H_OBSERVE_0_0_RESERVED_WOFFSET                        0x0
#define ARVDE_MBE_H_OBSERVE_0_0_RESERVED_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_RESERVED_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_RESERVED_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_RESERVED_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_OBSERVE_0_0_VP8_MV_COALESCE_ENB_SHIFT                       _MK_SHIFT_CONST(7)
#define ARVDE_MBE_H_OBSERVE_0_0_VP8_MV_COALESCE_ENB_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MBE_H_OBSERVE_0_0_VP8_MV_COALESCE_ENB_SHIFT)
#define ARVDE_MBE_H_OBSERVE_0_0_VP8_MV_COALESCE_ENB_RANGE                       7:7
#define ARVDE_MBE_H_OBSERVE_0_0_VP8_MV_COALESCE_ENB_WOFFSET                     0x0
#define ARVDE_MBE_H_OBSERVE_0_0_VP8_MV_COALESCE_ENB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_VP8_MV_COALESCE_ENB_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_VP8_MV_COALESCE_ENB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_VP8_MV_COALESCE_ENB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_OBSERVE_0_0_CMDQ_FULL_CNT_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_MBE_H_OBSERVE_0_0_CMDQ_FULL_CNT_FIELD                     _MK_FIELD_CONST(0x1f, ARVDE_MBE_H_OBSERVE_0_0_CMDQ_FULL_CNT_SHIFT)
#define ARVDE_MBE_H_OBSERVE_0_0_CMDQ_FULL_CNT_RANGE                     4:0
#define ARVDE_MBE_H_OBSERVE_0_0_CMDQ_FULL_CNT_WOFFSET                   0x0
#define ARVDE_MBE_H_OBSERVE_0_0_CMDQ_FULL_CNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CMDQ_FULL_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CMDQ_FULL_CNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CMDQ_FULL_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_CMDQ_SHIFT                       _MK_SHIFT_CONST(5)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_CMDQ_FIELD                       _MK_FIELD_CONST(0x7, ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_CMDQ_SHIFT)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_CMDQ_RANGE                       7:5
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_CMDQ_WOFFSET                     0x0
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_CMDQ_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_CMDQ_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_CMDQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_CMDQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_MAIN_SHIFT                       _MK_SHIFT_CONST(8)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_MAIN_FIELD                       _MK_FIELD_CONST(0xf, ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_MAIN_SHIFT)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_MAIN_RANGE                       11:8
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_MAIN_WOFFSET                     0x0
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_MAIN_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_MAIN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_MAIN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_MAIN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_FS_SHIFT                 _MK_SHIFT_CONST(12)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_FS_FIELD                 _MK_FIELD_CONST(0x7, ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_FS_SHIFT)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_FS_RANGE                 14:12
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_FS_WOFFSET                       0x0
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_FS_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_FS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_FS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_FS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_FETCH_SHIFT                      _MK_SHIFT_CONST(15)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_FETCH_FIELD                      _MK_FIELD_CONST(0xf, ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_FETCH_SHIFT)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_FETCH_RANGE                      18:15
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_FETCH_WOFFSET                    0x0
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_FETCH_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_FETCH_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_FETCH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_FETCH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_STORE_SHIFT                      _MK_SHIFT_CONST(19)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_STORE_FIELD                      _MK_FIELD_CONST(0xf, ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_STORE_SHIFT)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_STORE_RANGE                      22:19
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_STORE_WOFFSET                    0x0
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_STORE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_STORE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_STORE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_STORE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_MCE_SHIFT                        _MK_SHIFT_CONST(23)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_MCE_FIELD                        _MK_FIELD_CONST(0xf, ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_MCE_SHIFT)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_MCE_RANGE                        26:23
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_MCE_WOFFSET                      0x0
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_MCE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_MCE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_MCE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_MCE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_PPE_SHIFT                        _MK_SHIFT_CONST(27)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_PPE_FIELD                        _MK_FIELD_CONST(0x7, ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_PPE_SHIFT)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_PPE_RANGE                        29:27
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_PPE_WOFFSET                      0x0
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_PPE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_PPE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_PPE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_CUR_ST_PPE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_OBSERVE_0_0_MCE_MBE_CMD_BUSY_SHIFT                  _MK_SHIFT_CONST(30)
#define ARVDE_MBE_H_OBSERVE_0_0_MCE_MBE_CMD_BUSY_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_MBE_H_OBSERVE_0_0_MCE_MBE_CMD_BUSY_SHIFT)
#define ARVDE_MBE_H_OBSERVE_0_0_MCE_MBE_CMD_BUSY_RANGE                  30:30
#define ARVDE_MBE_H_OBSERVE_0_0_MCE_MBE_CMD_BUSY_WOFFSET                        0x0
#define ARVDE_MBE_H_OBSERVE_0_0_MCE_MBE_CMD_BUSY_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_MCE_MBE_CMD_BUSY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_MCE_MBE_CMD_BUSY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_MCE_MBE_CMD_BUSY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_OBSERVE_0_0_PPE_MBE_CMD_BUSY_SHIFT                  _MK_SHIFT_CONST(31)
#define ARVDE_MBE_H_OBSERVE_0_0_PPE_MBE_CMD_BUSY_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_MBE_H_OBSERVE_0_0_PPE_MBE_CMD_BUSY_SHIFT)
#define ARVDE_MBE_H_OBSERVE_0_0_PPE_MBE_CMD_BUSY_RANGE                  31:31
#define ARVDE_MBE_H_OBSERVE_0_0_PPE_MBE_CMD_BUSY_WOFFSET                        0x0
#define ARVDE_MBE_H_OBSERVE_0_0_PPE_MBE_CMD_BUSY_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_PPE_MBE_CMD_BUSY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_PPE_MBE_CMD_BUSY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_0_0_PPE_MBE_CMD_BUSY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_H_ERR_CONCEAL_QP_0
#define ARVDE_MBE_H_ERR_CONCEAL_QP_0                    _MK_ADDR_CONST(0x20ac)
#define ARVDE_MBE_H_ERR_CONCEAL_QP_0_SECURE                     0x0
#define ARVDE_MBE_H_ERR_CONCEAL_QP_0_WORD_COUNT                         0x1
#define ARVDE_MBE_H_ERR_CONCEAL_QP_0_RESET_VAL                  _MK_MASK_CONST(0x14)
#define ARVDE_MBE_H_ERR_CONCEAL_QP_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define ARVDE_MBE_H_ERR_CONCEAL_QP_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERR_CONCEAL_QP_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERR_CONCEAL_QP_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define ARVDE_MBE_H_ERR_CONCEAL_QP_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define ARVDE_MBE_H_ERR_CONCEAL_QP_0_QP_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_MBE_H_ERR_CONCEAL_QP_0_QP_FIELD                   _MK_FIELD_CONST(0x3f, ARVDE_MBE_H_ERR_CONCEAL_QP_0_QP_SHIFT)
#define ARVDE_MBE_H_ERR_CONCEAL_QP_0_QP_RANGE                   5:0
#define ARVDE_MBE_H_ERR_CONCEAL_QP_0_QP_WOFFSET                 0x0
#define ARVDE_MBE_H_ERR_CONCEAL_QP_0_QP_DEFAULT                 _MK_MASK_CONST(0x14)
#define ARVDE_MBE_H_ERR_CONCEAL_QP_0_QP_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define ARVDE_MBE_H_ERR_CONCEAL_QP_0_QP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERR_CONCEAL_QP_0_QP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_ERR_ENABLE_0
#define ARVDE_MBE_ERR_ENABLE_0                  _MK_ADDR_CONST(0x20b0)
#define ARVDE_MBE_ERR_ENABLE_0_SECURE                   0x0
#define ARVDE_MBE_ERR_ENABLE_0_WORD_COUNT                       0x1
#define ARVDE_MBE_ERR_ENABLE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_ENABLE_0_RESET_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_MBE_ERR_ENABLE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_ENABLE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_ENABLE_0_READ_MASK                        _MK_MASK_CONST(0x7)
#define ARVDE_MBE_ERR_ENABLE_0_WRITE_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_MBE_ERR_ENABLE_0_H264_MBE1_MV_OO_RANGE_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_MBE_ERR_ENABLE_0_H264_MBE1_MV_OO_RANGE_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_MBE_ERR_ENABLE_0_H264_MBE1_MV_OO_RANGE_SHIFT)
#define ARVDE_MBE_ERR_ENABLE_0_H264_MBE1_MV_OO_RANGE_RANGE                      0:0
#define ARVDE_MBE_ERR_ENABLE_0_H264_MBE1_MV_OO_RANGE_WOFFSET                    0x0
#define ARVDE_MBE_ERR_ENABLE_0_H264_MBE1_MV_OO_RANGE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_ENABLE_0_H264_MBE1_MV_OO_RANGE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_MBE_ERR_ENABLE_0_H264_MBE1_MV_OO_RANGE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_ENABLE_0_H264_MBE1_MV_OO_RANGE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_SHIFT)
#define ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_RANGE                 0:0
#define ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_WOFFSET                       0x0
#define ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_SHIFT)
#define ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_RANGE                       1:1
#define ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_WOFFSET                     0x0
#define ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_SHIFT                      _MK_SHIFT_CONST(2)
#define ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_SHIFT)
#define ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_RANGE                      2:2
#define ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_WOFFSET                    0x0
#define ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_ENABLE_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_ERR_STATUS_0
#define ARVDE_MBE_ERR_STATUS_0                  _MK_ADDR_CONST(0x20b4)
#define ARVDE_MBE_ERR_STATUS_0_SECURE                   0x0
#define ARVDE_MBE_ERR_STATUS_0_WORD_COUNT                       0x1
#define ARVDE_MBE_ERR_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_MBE_ERR_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_STATUS_0_READ_MASK                        _MK_MASK_CONST(0x7)
#define ARVDE_MBE_ERR_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_MBE_ERR_STATUS_0_H264_MBE1_MV_OO_RANGE_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_MBE_ERR_STATUS_0_H264_MBE1_MV_OO_RANGE_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_MBE_ERR_STATUS_0_H264_MBE1_MV_OO_RANGE_SHIFT)
#define ARVDE_MBE_ERR_STATUS_0_H264_MBE1_MV_OO_RANGE_RANGE                      0:0
#define ARVDE_MBE_ERR_STATUS_0_H264_MBE1_MV_OO_RANGE_WOFFSET                    0x0
#define ARVDE_MBE_ERR_STATUS_0_H264_MBE1_MV_OO_RANGE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_STATUS_0_H264_MBE1_MV_OO_RANGE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_MBE_ERR_STATUS_0_H264_MBE1_MV_OO_RANGE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_STATUS_0_H264_MBE1_MV_OO_RANGE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_SHIFT)
#define ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_RANGE                 0:0
#define ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_WOFFSET                       0x0
#define ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_SHIFT)
#define ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_RANGE                       1:1
#define ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_WOFFSET                     0x0
#define ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_SHIFT                      _MK_SHIFT_CONST(2)
#define ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_SHIFT)
#define ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_RANGE                      2:2
#define ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_WOFFSET                    0x0
#define ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_STATUS_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_CYA_ERR_LOG_0
#define ARVDE_MBE_CYA_ERR_LOG_0                 _MK_ADDR_CONST(0x20b8)
#define ARVDE_MBE_CYA_ERR_LOG_0_SECURE                  0x0
#define ARVDE_MBE_CYA_ERR_LOG_0_WORD_COUNT                      0x1
#define ARVDE_MBE_CYA_ERR_LOG_0_RESET_VAL                       _MK_MASK_CONST(0x7)
#define ARVDE_MBE_CYA_ERR_LOG_0_RESET_MASK                      _MK_MASK_CONST(0x7)
#define ARVDE_MBE_CYA_ERR_LOG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x7)
#define ARVDE_MBE_CYA_ERR_LOG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x7)
#define ARVDE_MBE_CYA_ERR_LOG_0_READ_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_MBE_CYA_ERR_LOG_0_WRITE_MASK                      _MK_MASK_CONST(0x7)
#define ARVDE_MBE_CYA_ERR_LOG_0_H264_MBE1_MV_OO_RANGE_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_MBE_CYA_ERR_LOG_0_H264_MBE1_MV_OO_RANGE_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_MBE_CYA_ERR_LOG_0_H264_MBE1_MV_OO_RANGE_SHIFT)
#define ARVDE_MBE_CYA_ERR_LOG_0_H264_MBE1_MV_OO_RANGE_RANGE                     0:0
#define ARVDE_MBE_CYA_ERR_LOG_0_H264_MBE1_MV_OO_RANGE_WOFFSET                   0x0
#define ARVDE_MBE_CYA_ERR_LOG_0_H264_MBE1_MV_OO_RANGE_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_MBE_CYA_ERR_LOG_0_H264_MBE1_MV_OO_RANGE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_MBE_CYA_ERR_LOG_0_H264_MBE1_MV_OO_RANGE_SW_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_MBE_CYA_ERR_LOG_0_H264_MBE1_MV_OO_RANGE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)

#define ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_SHIFT)
#define ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_RANGE                        0:0
#define ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_WOFFSET                      0x0
#define ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_SHIFT                      _MK_SHIFT_CONST(1)
#define ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_SHIFT)
#define ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_RANGE                      1:1
#define ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_WOFFSET                    0x0
#define ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_DEFAULT                    _MK_MASK_CONST(0x1)
#define ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_SW_DEFAULT                 _MK_MASK_CONST(0x1)
#define ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)

#define ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_SHIFT                     _MK_SHIFT_CONST(2)
#define ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_SHIFT)
#define ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_RANGE                     2:2
#define ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_WOFFSET                   0x0
#define ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_SW_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_MBE_CYA_ERR_LOG_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)


// Register ARVDE_MBE_ERR_POS_0
#define ARVDE_MBE_ERR_POS_0                     _MK_ADDR_CONST(0x20bc)
#define ARVDE_MBE_ERR_POS_0_SECURE                      0x0
#define ARVDE_MBE_ERR_POS_0_WORD_COUNT                  0x1
#define ARVDE_MBE_ERR_POS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_POS_0_RESET_MASK                  _MK_MASK_CONST(0x80000000)
#define ARVDE_MBE_ERR_POS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_POS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_POS_0_READ_MASK                   _MK_MASK_CONST(0x9fffffff)
#define ARVDE_MBE_ERR_POS_0_WRITE_MASK                  _MK_MASK_CONST(0x80000000)
#define ARVDE_MBE_ERR_POS_0_ERR_MB_Y_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_MBE_ERR_POS_0_ERR_MB_Y_FIELD                      _MK_FIELD_CONST(0xfff, ARVDE_MBE_ERR_POS_0_ERR_MB_Y_SHIFT)
#define ARVDE_MBE_ERR_POS_0_ERR_MB_Y_RANGE                      11:0
#define ARVDE_MBE_ERR_POS_0_ERR_MB_Y_WOFFSET                    0x0
#define ARVDE_MBE_ERR_POS_0_ERR_MB_Y_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_POS_0_ERR_MB_Y_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_POS_0_ERR_MB_Y_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_POS_0_ERR_MB_Y_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MBE_ERR_POS_0_ERR_MB_X_SHIFT                      _MK_SHIFT_CONST(12)
#define ARVDE_MBE_ERR_POS_0_ERR_MB_X_FIELD                      _MK_FIELD_CONST(0xfff, ARVDE_MBE_ERR_POS_0_ERR_MB_X_SHIFT)
#define ARVDE_MBE_ERR_POS_0_ERR_MB_X_RANGE                      23:12
#define ARVDE_MBE_ERR_POS_0_ERR_MB_X_WOFFSET                    0x0
#define ARVDE_MBE_ERR_POS_0_ERR_MB_X_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_POS_0_ERR_MB_X_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_POS_0_ERR_MB_X_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_POS_0_ERR_MB_X_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MBE_ERR_POS_0_ERR_COND_IDX_SHIFT                  _MK_SHIFT_CONST(24)
#define ARVDE_MBE_ERR_POS_0_ERR_COND_IDX_FIELD                  _MK_FIELD_CONST(0x1f, ARVDE_MBE_ERR_POS_0_ERR_COND_IDX_SHIFT)
#define ARVDE_MBE_ERR_POS_0_ERR_COND_IDX_RANGE                  28:24
#define ARVDE_MBE_ERR_POS_0_ERR_COND_IDX_WOFFSET                        0x0
#define ARVDE_MBE_ERR_POS_0_ERR_COND_IDX_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_POS_0_ERR_COND_IDX_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_POS_0_ERR_COND_IDX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_POS_0_ERR_COND_IDX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_MBE_ERR_POS_0_VALID_SHIFT                 _MK_SHIFT_CONST(31)
#define ARVDE_MBE_ERR_POS_0_VALID_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_MBE_ERR_POS_0_VALID_SHIFT)
#define ARVDE_MBE_ERR_POS_0_VALID_RANGE                 31:31
#define ARVDE_MBE_ERR_POS_0_VALID_WOFFSET                       0x0
#define ARVDE_MBE_ERR_POS_0_VALID_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_POS_0_VALID_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_MBE_ERR_POS_0_VALID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_POS_0_VALID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_ERR_LOG_CTL_0
#define ARVDE_MBE_ERR_LOG_CTL_0                 _MK_ADDR_CONST(0x20c0)
#define ARVDE_MBE_ERR_LOG_CTL_0_SECURE                  0x0
#define ARVDE_MBE_ERR_LOG_CTL_0_WORD_COUNT                      0x1
#define ARVDE_MBE_ERR_LOG_CTL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_LOG_CTL_0_RESET_MASK                      _MK_MASK_CONST(0xff0001)
#define ARVDE_MBE_ERR_LOG_CTL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_LOG_CTL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_LOG_CTL_0_READ_MASK                       _MK_MASK_CONST(0xff0001)
#define ARVDE_MBE_ERR_LOG_CTL_0_WRITE_MASK                      _MK_MASK_CONST(0xff0001)
#define ARVDE_MBE_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_MBE_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_MBE_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_SHIFT)
#define ARVDE_MBE_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_RANGE                  0:0
#define ARVDE_MBE_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_WOFFSET                        0x0
#define ARVDE_MBE_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_MBE_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_LOG_CTL_0_CLR_ON_NEW_SLICE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_MBE_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_MBE_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_FIELD                  _MK_FIELD_CONST(0xff, ARVDE_MBE_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_SHIFT)
#define ARVDE_MBE_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_RANGE                  23:16
#define ARVDE_MBE_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_WOFFSET                        0x0
#define ARVDE_MBE_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define ARVDE_MBE_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERR_LOG_CTL_0_CLR_AFTER_MB_CNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_ERROR_MB_COUNT_0
#define ARVDE_MBE_ERROR_MB_COUNT_0                      _MK_ADDR_CONST(0x20c4)
#define ARVDE_MBE_ERROR_MB_COUNT_0_SECURE                       0x0
#define ARVDE_MBE_ERROR_MB_COUNT_0_WORD_COUNT                   0x1
#define ARVDE_MBE_ERROR_MB_COUNT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERROR_MB_COUNT_0_RESET_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_MBE_ERROR_MB_COUNT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERROR_MB_COUNT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERROR_MB_COUNT_0_READ_MASK                    _MK_MASK_CONST(0xffffff)
#define ARVDE_MBE_ERROR_MB_COUNT_0_WRITE_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_MBE_ERROR_MB_COUNT_0_MB_COUNT_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_MBE_ERROR_MB_COUNT_0_MB_COUNT_FIELD                       _MK_FIELD_CONST(0xffffff, ARVDE_MBE_ERROR_MB_COUNT_0_MB_COUNT_SHIFT)
#define ARVDE_MBE_ERROR_MB_COUNT_0_MB_COUNT_RANGE                       23:0
#define ARVDE_MBE_ERROR_MB_COUNT_0_MB_COUNT_WOFFSET                     0x0
#define ARVDE_MBE_ERROR_MB_COUNT_0_MB_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERROR_MB_COUNT_0_MB_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_MBE_ERROR_MB_COUNT_0_MB_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_ERROR_MB_COUNT_0_MB_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_H_ERROR_EXT_0
#define ARVDE_MBE_H_ERROR_EXT_0                 _MK_ADDR_CONST(0x20c8)
#define ARVDE_MBE_H_ERROR_EXT_0_SECURE                  0x0
#define ARVDE_MBE_H_ERROR_EXT_0_WORD_COUNT                      0x1
#define ARVDE_MBE_H_ERROR_EXT_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_EXT_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_EXT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_EXT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_EXT_0_READ_MASK                       _MK_MASK_CONST(0x1fff)
#define ARVDE_MBE_H_ERROR_EXT_0_WRITE_MASK                      _MK_MASK_CONST(0x1fff)
#define ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_Y_MSB_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_Y_MSB_FIELD                      _MK_FIELD_CONST(0x1f, ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_Y_MSB_SHIFT)
#define ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_Y_MSB_RANGE                      4:0
#define ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_Y_MSB_WOFFSET                    0x0
#define ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_Y_MSB_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_Y_MSB_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_Y_MSB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_Y_MSB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_X_MSB_SHIFT                      _MK_SHIFT_CONST(5)
#define ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_X_MSB_FIELD                      _MK_FIELD_CONST(0x1f, ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_X_MSB_SHIFT)
#define ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_X_MSB_RANGE                      9:5
#define ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_X_MSB_WOFFSET                    0x0
#define ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_X_MSB_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_X_MSB_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_X_MSB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_X_MSB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_IDX_MSB_SHIFT                    _MK_SHIFT_CONST(10)
#define ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_IDX_MSB_FIELD                    _MK_FIELD_CONST(0x7, ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_IDX_MSB_SHIFT)
#define ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_IDX_MSB_RANGE                    12:10
#define ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_IDX_MSB_WOFFSET                  0x0
#define ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_IDX_MSB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_IDX_MSB_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_IDX_MSB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_ERROR_EXT_0_ERR_MB_IDX_MSB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_H_LAST_DECODED_MB_EXT_0
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0                       _MK_ADDR_CONST(0x20cc)
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_SECURE                        0x0
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_WORD_COUNT                    0x1
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_READ_MASK                     _MK_MASK_CONST(0x1fff)
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_MB_Y_MSB_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_MB_Y_MSB_FIELD                        _MK_FIELD_CONST(0x1f, ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_MB_Y_MSB_SHIFT)
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_MB_Y_MSB_RANGE                        4:0
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_MB_Y_MSB_WOFFSET                      0x0
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_MB_Y_MSB_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_MB_Y_MSB_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_MB_Y_MSB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_MB_Y_MSB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_MB_X_MSB_SHIFT                        _MK_SHIFT_CONST(5)
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_MB_X_MSB_FIELD                        _MK_FIELD_CONST(0x1f, ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_MB_X_MSB_SHIFT)
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_MB_X_MSB_RANGE                        9:5
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_MB_X_MSB_WOFFSET                      0x0
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_MB_X_MSB_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_MB_X_MSB_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_MB_X_MSB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_MB_X_MSB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_IDX_MSB_SHIFT                 _MK_SHIFT_CONST(10)
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_IDX_MSB_FIELD                 _MK_FIELD_CONST(0x7, ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_IDX_MSB_SHIFT)
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_IDX_MSB_RANGE                 12:10
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_IDX_MSB_WOFFSET                       0x0
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_IDX_MSB_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_IDX_MSB_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_IDX_MSB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_LAST_DECODED_MB_EXT_0_LASTDEC_IDX_MSB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_MPEG2_ERROR_STATUS_0
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0                  _MK_ADDR_CONST(0x20d0)
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_SECURE                   0x0
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_WORD_COUNT                       0x1
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_READ_MASK                        _MK_MASK_CONST(0x7)
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_SHIFT)
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_RANGE                 0:0
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_WOFFSET                       0x0
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE0_INVLD_VERTICAL_MV_RANGE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_SHIFT)
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_RANGE                       1:1
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_WOFFSET                     0x0
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE1_INVLD_HORIZONTAL_MV_RANGE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_SHIFT                      _MK_SHIFT_CONST(2)
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_SHIFT)
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_RANGE                      2:2
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_WOFFSET                    0x0
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MPEG2_ERROR_STATUS_0_MPEG2_MBE2_MV_OUT_OF_BOUNDARY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_MPEG2_EC_DISABLE_0
#define ARVDE_MBE_MPEG2_EC_DISABLE_0                    _MK_ADDR_CONST(0x20d4)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_SECURE                     0x0
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_WORD_COUNT                         0x1
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_WRITE_MASK                         _MK_MASK_CONST(0xf)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_CONCEALMENT_MV_EC_DIS_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_CONCEALMENT_MV_EC_DIS_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_MBE_MPEG2_EC_DISABLE_0_CONCEALMENT_MV_EC_DIS_SHIFT)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_CONCEALMENT_MV_EC_DIS_RANGE                        0:0
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_CONCEALMENT_MV_EC_DIS_WOFFSET                      0x0
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_CONCEALMENT_MV_EC_DIS_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_CONCEALMENT_MV_EC_DIS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_CONCEALMENT_MV_EC_DIS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_CONCEALMENT_MV_EC_DIS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MPEG2_EC_DISABLE_0_SECOND_FLD_EC_DIS_SHIFT                    _MK_SHIFT_CONST(1)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_SECOND_FLD_EC_DIS_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_MBE_MPEG2_EC_DISABLE_0_SECOND_FLD_EC_DIS_SHIFT)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_SECOND_FLD_EC_DIS_RANGE                    1:1
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_SECOND_FLD_EC_DIS_WOFFSET                  0x0
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_SECOND_FLD_EC_DIS_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_SECOND_FLD_EC_DIS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_SECOND_FLD_EC_DIS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_SECOND_FLD_EC_DIS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MPEG2_EC_DISABLE_0_MPEG2_NBR_EC_DIS_SHIFT                     _MK_SHIFT_CONST(2)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_MPEG2_NBR_EC_DIS_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_MBE_MPEG2_EC_DISABLE_0_MPEG2_NBR_EC_DIS_SHIFT)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_MPEG2_NBR_EC_DIS_RANGE                     2:2
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_MPEG2_NBR_EC_DIS_WOFFSET                   0x0
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_MPEG2_NBR_EC_DIS_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_MPEG2_NBR_EC_DIS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_MPEG2_NBR_EC_DIS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_MPEG2_NBR_EC_DIS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MBE_MPEG2_EC_DISABLE_0_FWD_REF_EC_DIS_SHIFT                       _MK_SHIFT_CONST(3)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_FWD_REF_EC_DIS_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MBE_MPEG2_EC_DISABLE_0_FWD_REF_EC_DIS_SHIFT)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_FWD_REF_EC_DIS_RANGE                       3:3
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_FWD_REF_EC_DIS_WOFFSET                     0x0
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_FWD_REF_EC_DIS_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_FWD_REF_EC_DIS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_FWD_REF_EC_DIS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_MPEG2_EC_DISABLE_0_FWD_REF_EC_DIS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_H_EC_DISABLE_0
#define ARVDE_MBE_H_EC_DISABLE_0                        _MK_ADDR_CONST(0x20d8)
#define ARVDE_MBE_H_EC_DISABLE_0_SECURE                         0x0
#define ARVDE_MBE_H_EC_DISABLE_0_WORD_COUNT                     0x1
#define ARVDE_MBE_H_EC_DISABLE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_EC_DISABLE_0_RESET_MASK                     _MK_MASK_CONST(0x7)
#define ARVDE_MBE_H_EC_DISABLE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_EC_DISABLE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_EC_DISABLE_0_READ_MASK                      _MK_MASK_CONST(0x7)
#define ARVDE_MBE_H_EC_DISABLE_0_WRITE_MASK                     _MK_MASK_CONST(0x7)
#define ARVDE_MBE_H_EC_DISABLE_0_INTER_EC_DIS_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_MBE_H_EC_DISABLE_0_INTER_EC_DIS_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_MBE_H_EC_DISABLE_0_INTER_EC_DIS_SHIFT)
#define ARVDE_MBE_H_EC_DISABLE_0_INTER_EC_DIS_RANGE                     0:0
#define ARVDE_MBE_H_EC_DISABLE_0_INTER_EC_DIS_WOFFSET                   0x0
#define ARVDE_MBE_H_EC_DISABLE_0_INTER_EC_DIS_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_EC_DISABLE_0_INTER_EC_DIS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_MBE_H_EC_DISABLE_0_INTER_EC_DIS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_EC_DISABLE_0_INTER_EC_DIS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_EC_DISABLE_0_CMV_EC_DIS_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_MBE_H_EC_DISABLE_0_CMV_EC_DIS_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MBE_H_EC_DISABLE_0_CMV_EC_DIS_SHIFT)
#define ARVDE_MBE_H_EC_DISABLE_0_CMV_EC_DIS_RANGE                       1:1
#define ARVDE_MBE_H_EC_DISABLE_0_CMV_EC_DIS_WOFFSET                     0x0
#define ARVDE_MBE_H_EC_DISABLE_0_CMV_EC_DIS_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_EC_DISABLE_0_CMV_EC_DIS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_MBE_H_EC_DISABLE_0_CMV_EC_DIS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_EC_DISABLE_0_CMV_EC_DIS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_EC_DISABLE_0_MV0_EC_DIS_SHIFT                       _MK_SHIFT_CONST(2)
#define ARVDE_MBE_H_EC_DISABLE_0_MV0_EC_DIS_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MBE_H_EC_DISABLE_0_MV0_EC_DIS_SHIFT)
#define ARVDE_MBE_H_EC_DISABLE_0_MV0_EC_DIS_RANGE                       2:2
#define ARVDE_MBE_H_EC_DISABLE_0_MV0_EC_DIS_WOFFSET                     0x0
#define ARVDE_MBE_H_EC_DISABLE_0_MV0_EC_DIS_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_EC_DISABLE_0_MV0_EC_DIS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_MBE_H_EC_DISABLE_0_MV0_EC_DIS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_EC_DISABLE_0_MV0_EC_DIS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 8412 [0x20dc]

// Register ARVDE_MBE_H_INTR_ENABLE_0
#define ARVDE_MBE_H_INTR_ENABLE_0                       _MK_ADDR_CONST(0x20e0)
#define ARVDE_MBE_H_INTR_ENABLE_0_SECURE                        0x0
#define ARVDE_MBE_H_INTR_ENABLE_0_WORD_COUNT                    0x1
#define ARVDE_MBE_H_INTR_ENABLE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_INTR_ENABLE_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_MBE_H_INTR_ENABLE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_INTR_ENABLE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_INTR_ENABLE_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_MBE_H_INTR_ENABLE_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_MBE_H_INTR_ENABLE_0_OOO_RCVD_INT_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_MBE_H_INTR_ENABLE_0_OOO_RCVD_INT_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_MBE_H_INTR_ENABLE_0_OOO_RCVD_INT_SHIFT)
#define ARVDE_MBE_H_INTR_ENABLE_0_OOO_RCVD_INT_RANGE                    0:0
#define ARVDE_MBE_H_INTR_ENABLE_0_OOO_RCVD_INT_WOFFSET                  0x0
#define ARVDE_MBE_H_INTR_ENABLE_0_OOO_RCVD_INT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_INTR_ENABLE_0_OOO_RCVD_INT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_MBE_H_INTR_ENABLE_0_OOO_RCVD_INT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_INTR_ENABLE_0_OOO_RCVD_INT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_H_INTR_STATUS_0
#define ARVDE_MBE_H_INTR_STATUS_0                       _MK_ADDR_CONST(0x20e4)
#define ARVDE_MBE_H_INTR_STATUS_0_SECURE                        0x0
#define ARVDE_MBE_H_INTR_STATUS_0_WORD_COUNT                    0x1
#define ARVDE_MBE_H_INTR_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_INTR_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_MBE_H_INTR_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_INTR_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_INTR_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_MBE_H_INTR_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_MBE_H_INTR_STATUS_0_OOO_RCVD_INT_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_MBE_H_INTR_STATUS_0_OOO_RCVD_INT_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_MBE_H_INTR_STATUS_0_OOO_RCVD_INT_SHIFT)
#define ARVDE_MBE_H_INTR_STATUS_0_OOO_RCVD_INT_RANGE                    0:0
#define ARVDE_MBE_H_INTR_STATUS_0_OOO_RCVD_INT_WOFFSET                  0x0
#define ARVDE_MBE_H_INTR_STATUS_0_OOO_RCVD_INT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_INTR_STATUS_0_OOO_RCVD_INT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_MBE_H_INTR_STATUS_0_OOO_RCVD_INT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_INTR_STATUS_0_OOO_RCVD_INT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 8424 [0x20e8]

// Reserved address 8428 [0x20ec]

// Register ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0
#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0                 _MK_ADDR_CONST(0x20f0)
#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_SECURE                  0x0
#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_WORD_COUNT                      0x1
#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_READ_MASK                       _MK_MASK_CONST(0x3)
#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_WRITE_MASK                      _MK_MASK_CONST(0x3)
#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_WRITE_SHIFT                     _MK_SHIFT_CONST(1)
#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_WRITE_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_WRITE_SHIFT)
#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_WRITE_RANGE                     1:1
#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_WRITE_WOFFSET                   0x0
#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_WRITE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_WRITE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_WRITE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_WRITE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_CMD_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_CMD_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_CMD_SHIFT)
#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_CMD_RANGE                       0:0
#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_CMD_WOFFSET                     0x0
#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_CMD_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_CMD_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_CMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_CMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_CMD_DONE_OR_NOP                 _MK_ENUM_CONST(0)
#define ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0_CMD_BUSY_OR_GO                  _MK_ENUM_CONST(1)


// Register ARVDE_MBE_XTRA_ACCESS_CTL_0
#define ARVDE_MBE_XTRA_ACCESS_CTL_0                     _MK_ADDR_CONST(0x20f4)
#define ARVDE_MBE_XTRA_ACCESS_CTL_0_SECURE                      0x0
#define ARVDE_MBE_XTRA_ACCESS_CTL_0_WORD_COUNT                  0x1
#define ARVDE_MBE_XTRA_ACCESS_CTL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_CTL_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_CTL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_CTL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_CTL_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_XTRA_ACCESS_CTL_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_XTRA_ACCESS_CTL_0_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_MBE_XTRA_ACCESS_CTL_0_ADDR_FIELD                  _MK_FIELD_CONST(0xffffffff, ARVDE_MBE_XTRA_ACCESS_CTL_0_ADDR_SHIFT)
#define ARVDE_MBE_XTRA_ACCESS_CTL_0_ADDR_RANGE                  31:0
#define ARVDE_MBE_XTRA_ACCESS_CTL_0_ADDR_WOFFSET                        0x0
#define ARVDE_MBE_XTRA_ACCESS_CTL_0_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_CTL_0_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_CTL_0_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_CTL_0_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_XTRA_ACCESS_WR_0
#define ARVDE_MBE_XTRA_ACCESS_WR_0                      _MK_ADDR_CONST(0x20f8)
#define ARVDE_MBE_XTRA_ACCESS_WR_0_SECURE                       0x0
#define ARVDE_MBE_XTRA_ACCESS_WR_0_WORD_COUNT                   0x1
#define ARVDE_MBE_XTRA_ACCESS_WR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_WR_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_WR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_WR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_WR_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_XTRA_ACCESS_WR_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_XTRA_ACCESS_WR_0_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_MBE_XTRA_ACCESS_WR_0_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, ARVDE_MBE_XTRA_ACCESS_WR_0_DATA_SHIFT)
#define ARVDE_MBE_XTRA_ACCESS_WR_0_DATA_RANGE                   31:0
#define ARVDE_MBE_XTRA_ACCESS_WR_0_DATA_WOFFSET                 0x0
#define ARVDE_MBE_XTRA_ACCESS_WR_0_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_WR_0_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_WR_0_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_WR_0_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_XTRA_ACCESS_RD_0
#define ARVDE_MBE_XTRA_ACCESS_RD_0                      _MK_ADDR_CONST(0x20fc)
#define ARVDE_MBE_XTRA_ACCESS_RD_0_SECURE                       0x0
#define ARVDE_MBE_XTRA_ACCESS_RD_0_WORD_COUNT                   0x1
#define ARVDE_MBE_XTRA_ACCESS_RD_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_RD_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_RD_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_RD_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_RD_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_XTRA_ACCESS_RD_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_RD_0_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_MBE_XTRA_ACCESS_RD_0_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, ARVDE_MBE_XTRA_ACCESS_RD_0_DATA_SHIFT)
#define ARVDE_MBE_XTRA_ACCESS_RD_0_DATA_RANGE                   31:0
#define ARVDE_MBE_XTRA_ACCESS_RD_0_DATA_WOFFSET                 0x0
#define ARVDE_MBE_XTRA_ACCESS_RD_0_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_RD_0_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_RD_0_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_XTRA_ACCESS_RD_0_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_MBE_H_OBSERVE_1_0
#define ARVDE_MBE_H_OBSERVE_1_0                 _MK_ADDR_CONST(0x2100)
#define ARVDE_MBE_H_OBSERVE_1_0_SECURE                  0x0
#define ARVDE_MBE_H_OBSERVE_1_0_WORD_COUNT                      0x1
#define ARVDE_MBE_H_OBSERVE_1_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_MBE_H_OBSERVE_1_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_CMDQ_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_CMDQ_FIELD                       _MK_FIELD_CONST(0x7, ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_CMDQ_SHIFT)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_CMDQ_RANGE                       2:0
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_CMDQ_WOFFSET                     0x0
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_CMDQ_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_CMDQ_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_CMDQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_CMDQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_MAIN_SHIFT                       _MK_SHIFT_CONST(3)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_MAIN_FIELD                       _MK_FIELD_CONST(0xf, ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_MAIN_SHIFT)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_MAIN_RANGE                       6:3
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_MAIN_WOFFSET                     0x0
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_MAIN_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_MAIN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_MAIN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_MAIN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_FS_SHIFT                 _MK_SHIFT_CONST(7)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_FS_FIELD                 _MK_FIELD_CONST(0x7, ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_FS_SHIFT)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_FS_RANGE                 9:7
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_FS_WOFFSET                       0x0
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_FS_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_FS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_FS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_FS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_FETCH_SHIFT                      _MK_SHIFT_CONST(10)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_FETCH_FIELD                      _MK_FIELD_CONST(0xf, ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_FETCH_SHIFT)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_FETCH_RANGE                      13:10
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_FETCH_WOFFSET                    0x0
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_FETCH_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_FETCH_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_FETCH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_FETCH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_STORE_SHIFT                      _MK_SHIFT_CONST(14)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_STORE_FIELD                      _MK_FIELD_CONST(0xf, ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_STORE_SHIFT)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_STORE_RANGE                      17:14
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_STORE_WOFFSET                    0x0
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_STORE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_STORE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_STORE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_STORE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_MCE_SHIFT                        _MK_SHIFT_CONST(18)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_MCE_FIELD                        _MK_FIELD_CONST(0xf, ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_MCE_SHIFT)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_MCE_RANGE                        21:18
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_MCE_WOFFSET                      0x0
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_MCE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_MCE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_MCE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_MCE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_PPE_SHIFT                        _MK_SHIFT_CONST(22)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_PPE_FIELD                        _MK_FIELD_CONST(0x7, ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_PPE_SHIFT)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_PPE_RANGE                        24:22
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_PPE_WOFFSET                      0x0
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_PPE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_PPE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_PPE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_CUR_ST_PPE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_OBSERVE_1_0_RESERVED_SHIFT                  _MK_SHIFT_CONST(25)
#define ARVDE_MBE_H_OBSERVE_1_0_RESERVED_FIELD                  _MK_FIELD_CONST(0x7f, ARVDE_MBE_H_OBSERVE_1_0_RESERVED_SHIFT)
#define ARVDE_MBE_H_OBSERVE_1_0_RESERVED_RANGE                  31:25
#define ARVDE_MBE_H_OBSERVE_1_0_RESERVED_WOFFSET                        0x0
#define ARVDE_MBE_H_OBSERVE_1_0_RESERVED_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_RESERVED_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_RESERVED_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_RESERVED_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_OBSERVE_1_0_VP8_ST_8X8_BLOCK_CURR_STATE_SHIFT                       _MK_SHIFT_CONST(14)
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_ST_8X8_BLOCK_CURR_STATE_FIELD                       _MK_FIELD_CONST(0x7, ARVDE_MBE_H_OBSERVE_1_0_VP8_ST_8X8_BLOCK_CURR_STATE_SHIFT)
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_ST_8X8_BLOCK_CURR_STATE_RANGE                       16:14
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_ST_8X8_BLOCK_CURR_STATE_WOFFSET                     0x0
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_ST_8X8_BLOCK_CURR_STATE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_ST_8X8_BLOCK_CURR_STATE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_ST_8X8_BLOCK_CURR_STATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_ST_8X8_BLOCK_CURR_STATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2IP_INFO_CURR_STATE_SHIFT                        _MK_SHIFT_CONST(12)
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2IP_INFO_CURR_STATE_FIELD                        _MK_FIELD_CONST(0x3, ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2IP_INFO_CURR_STATE_SHIFT)
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2IP_INFO_CURR_STATE_RANGE                        13:12
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2IP_INFO_CURR_STATE_WOFFSET                      0x0
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2IP_INFO_CURR_STATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2IP_INFO_CURR_STATE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2IP_INFO_CURR_STATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2IP_INFO_CURR_STATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_OBSERVE_1_0_VP8_SXE2MBE_INFO_CURR_STATE_SHIFT                       _MK_SHIFT_CONST(7)
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_SXE2MBE_INFO_CURR_STATE_FIELD                       _MK_FIELD_CONST(0x1f, ARVDE_MBE_H_OBSERVE_1_0_VP8_SXE2MBE_INFO_CURR_STATE_SHIFT)
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_SXE2MBE_INFO_CURR_STATE_RANGE                       11:7
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_SXE2MBE_INFO_CURR_STATE_WOFFSET                     0x0
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_SXE2MBE_INFO_CURR_STATE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_SXE2MBE_INFO_CURR_STATE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_SXE2MBE_INFO_CURR_STATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_SXE2MBE_INFO_CURR_STATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2MCE_INFO_CURR_STATE_SHIFT                       _MK_SHIFT_CONST(2)
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2MCE_INFO_CURR_STATE_FIELD                       _MK_FIELD_CONST(0x1f, ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2MCE_INFO_CURR_STATE_SHIFT)
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2MCE_INFO_CURR_STATE_RANGE                       6:2
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2MCE_INFO_CURR_STATE_WOFFSET                     0x0
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2MCE_INFO_CURR_STATE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2MCE_INFO_CURR_STATE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2MCE_INFO_CURR_STATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2MCE_INFO_CURR_STATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2MCE_PPCBP_CURR_STATE_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2MCE_PPCBP_CURR_STATE_FIELD                      _MK_FIELD_CONST(0x3, ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2MCE_PPCBP_CURR_STATE_SHIFT)
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2MCE_PPCBP_CURR_STATE_RANGE                      1:0
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2MCE_PPCBP_CURR_STATE_WOFFSET                    0x0
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2MCE_PPCBP_CURR_STATE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2MCE_PPCBP_CURR_STATE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2MCE_PPCBP_CURR_STATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MBE_H_OBSERVE_1_0_VP8_MBE2MCE_PPCBP_CURR_STATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Packet VC1MBECMD
#define VC1MBECMD_SIZE 32

#define VC1MBECMD_OPCODE_SHIFT                  _MK_SHIFT_CONST(28)
#define VC1MBECMD_OPCODE_FIELD                  _MK_FIELD_CONST(0xf, VC1MBECMD_OPCODE_SHIFT)
#define VC1MBECMD_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define VC1MBECMD_OPCODE_ROW                    0
#define VC1MBECMD_OPCODE_RSVD0                  _MK_ENUM_CONST(0)
#define VC1MBECMD_OPCODE_NEWSEQ                 _MK_ENUM_CONST(1)
#define VC1MBECMD_OPCODE_NEWPIC                 _MK_ENUM_CONST(2)
#define VC1MBECMD_OPCODE_PROCMB                 _MK_ENUM_CONST(3)
#define VC1MBECMD_OPCODE_SETPPCBP                       _MK_ENUM_CONST(4)
#define VC1MBECMD_OPCODE_SETTTMB                        _MK_ENUM_CONST(5)
#define VC1MBECMD_OPCODE_BATCH                  _MK_ENUM_CONST(6)
#define VC1MBECMD_OPCODE_RSVD7                  _MK_ENUM_CONST(7)
#define VC1MBECMD_OPCODE_SETMVINFO                      _MK_ENUM_CONST(8)
#define VC1MBECMD_OPCODE_RSVD9                  _MK_ENUM_CONST(9)
#define VC1MBECMD_OPCODE_SETADDR                        _MK_ENUM_CONST(10)
#define VC1MBECMD_OPCODE_RSVDB                  _MK_ENUM_CONST(11)
#define VC1MBECMD_OPCODE_RSVDC                  _MK_ENUM_CONST(12)
#define VC1MBECMD_OPCODE_PASSTHRU                       _MK_ENUM_CONST(13)
#define VC1MBECMD_OPCODE_SETMBIDX                       _MK_ENUM_CONST(14)
#define VC1MBECMD_OPCODE_SETCTRL                        _MK_ENUM_CONST(15)

#define VC1MBECMD_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define VC1MBECMD_DATA_FIELD                    _MK_FIELD_CONST(0xfffffff, VC1MBECMD_DATA_SHIFT)
#define VC1MBECMD_DATA_RANGE                    _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(0)
#define VC1MBECMD_DATA_ROW                      0


// Packet VC1MBENEWSEQ
#define VC1MBENEWSEQ_SIZE 32

#define VC1MBENEWSEQ_OPCODE_SHIFT                       _MK_SHIFT_CONST(28)
#define VC1MBENEWSEQ_OPCODE_FIELD                       _MK_FIELD_CONST(0xf, VC1MBENEWSEQ_OPCODE_SHIFT)
#define VC1MBENEWSEQ_OPCODE_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define VC1MBENEWSEQ_OPCODE_ROW                 0
#define VC1MBENEWSEQ_OPCODE_NEWSEQ                      _MK_ENUM_CONST(1)

#define VC1MBENEWSEQ_INTERLACE_SHIFT                    _MK_SHIFT_CONST(26)
#define VC1MBENEWSEQ_INTERLACE_FIELD                    _MK_FIELD_CONST(0x1, VC1MBENEWSEQ_INTERLACE_SHIFT)
#define VC1MBENEWSEQ_INTERLACE_RANGE                    _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(26)
#define VC1MBENEWSEQ_INTERLACE_ROW                      0

#define VC1MBENEWSEQ_V_PAD_SHIFT                        _MK_SHIFT_CONST(23)
#define VC1MBENEWSEQ_V_PAD_FIELD                        _MK_FIELD_CONST(0x7, VC1MBENEWSEQ_V_PAD_SHIFT)
#define VC1MBENEWSEQ_V_PAD_RANGE                        _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(23)
#define VC1MBENEWSEQ_V_PAD_ROW                  0

#define VC1MBENEWSEQ_H_PAD_SHIFT                        _MK_SHIFT_CONST(20)
#define VC1MBENEWSEQ_H_PAD_FIELD                        _MK_FIELD_CONST(0x7, VC1MBENEWSEQ_H_PAD_SHIFT)
#define VC1MBENEWSEQ_H_PAD_RANGE                        _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(20)
#define VC1MBENEWSEQ_H_PAD_ROW                  0

#define VC1MBENEWSEQ_FR_WID_MB_SHIFT                    _MK_SHIFT_CONST(11)
#define VC1MBENEWSEQ_FR_WID_MB_FIELD                    _MK_FIELD_CONST(0xff, VC1MBENEWSEQ_FR_WID_MB_SHIFT)
#define VC1MBENEWSEQ_FR_WID_MB_RANGE                    _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(11)
#define VC1MBENEWSEQ_FR_WID_MB_ROW                      0

#define VC1MBENEWSEQ_FR_HGT_MB_SHIFT                    _MK_SHIFT_CONST(3)
#define VC1MBENEWSEQ_FR_HGT_MB_FIELD                    _MK_FIELD_CONST(0xff, VC1MBENEWSEQ_FR_HGT_MB_SHIFT)
#define VC1MBENEWSEQ_FR_HGT_MB_RANGE                    _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(3)
#define VC1MBENEWSEQ_FR_HGT_MB_ROW                      0

#define VC1MBENEWSEQ_V_STD_SHIFT                        _MK_SHIFT_CONST(0)
#define VC1MBENEWSEQ_V_STD_FIELD                        _MK_FIELD_CONST(0x7, VC1MBENEWSEQ_V_STD_SHIFT)
#define VC1MBENEWSEQ_V_STD_RANGE                        _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define VC1MBENEWSEQ_V_STD_ROW                  0
#define VC1MBENEWSEQ_V_STD_VC1                  _MK_ENUM_CONST(6)


// Packet VC1MBENEWPIC
#define VC1MBENEWPIC_SIZE 32

#define VC1MBENEWPIC_OPCODE_SHIFT                       _MK_SHIFT_CONST(28)
#define VC1MBENEWPIC_OPCODE_FIELD                       _MK_FIELD_CONST(0xf, VC1MBENEWPIC_OPCODE_SHIFT)
#define VC1MBENEWPIC_OPCODE_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define VC1MBENEWPIC_OPCODE_ROW                 0
#define VC1MBENEWPIC_OPCODE_NEWPIC                      _MK_ENUM_CONST(2)

#define VC1MBENEWPIC_ZERO_SHIFT                 _MK_SHIFT_CONST(26)
#define VC1MBENEWPIC_ZERO_FIELD                 _MK_FIELD_CONST(0x3, VC1MBENEWPIC_ZERO_SHIFT)
#define VC1MBENEWPIC_ZERO_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(26)
#define VC1MBENEWPIC_ZERO_ROW                   0
#define VC1MBENEWPIC_ZERO_ZERO                  _MK_ENUM_CONST(0)

#define VC1MBENEWPIC_MVD_ERROR_INTR_EN_SHIFT                    _MK_SHIFT_CONST(25)
#define VC1MBENEWPIC_MVD_ERROR_INTR_EN_FIELD                    _MK_FIELD_CONST(0x1, VC1MBENEWPIC_MVD_ERROR_INTR_EN_SHIFT)
#define VC1MBENEWPIC_MVD_ERROR_INTR_EN_RANGE                    _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define VC1MBENEWPIC_MVD_ERROR_INTR_EN_ROW                      0

#define VC1MBENEWPIC_TT_MBF_SHIFT                       _MK_SHIFT_CONST(24)
#define VC1MBENEWPIC_TT_MBF_FIELD                       _MK_FIELD_CONST(0x1, VC1MBENEWPIC_TT_MBF_SHIFT)
#define VC1MBENEWPIC_TT_MBF_RANGE                       _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define VC1MBENEWPIC_TT_MBF_ROW                 0

#define VC1MBENEWPIC_TT_FRAME_SHIFT                     _MK_SHIFT_CONST(22)
#define VC1MBENEWPIC_TT_FRAME_FIELD                     _MK_FIELD_CONST(0x3, VC1MBENEWPIC_TT_FRAME_SHIFT)
#define VC1MBENEWPIC_TT_FRAME_RANGE                     _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(22)
#define VC1MBENEWPIC_TT_FRAME_ROW                       0
#define VC1MBENEWPIC_TT_FRAME_TT_8X8                    _MK_ENUM_CONST(0)
#define VC1MBENEWPIC_TT_FRAME_TT_8X4                    _MK_ENUM_CONST(1)
#define VC1MBENEWPIC_TT_FRAME_TT_4X8                    _MK_ENUM_CONST(2)
#define VC1MBENEWPIC_TT_FRAME_TT_4X4                    _MK_ENUM_CONST(3)

#define VC1MBENEWPIC_MV_MODE_SHIFT                      _MK_SHIFT_CONST(21)
#define VC1MBENEWPIC_MV_MODE_FIELD                      _MK_FIELD_CONST(0x1, VC1MBENEWPIC_MV_MODE_SHIFT)
#define VC1MBENEWPIC_MV_MODE_RANGE                      _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define VC1MBENEWPIC_MV_MODE_ROW                        0
#define VC1MBENEWPIC_MV_MODE_QUARTER_PEL                        _MK_ENUM_CONST(0)
#define VC1MBENEWPIC_MV_MODE_HALF_PEL                   _MK_ENUM_CONST(1)

#define VC1MBENEWPIC_EOF_INT_EN_SHIFT                   _MK_SHIFT_CONST(20)
#define VC1MBENEWPIC_EOF_INT_EN_FIELD                   _MK_FIELD_CONST(0x1, VC1MBENEWPIC_EOF_INT_EN_SHIFT)
#define VC1MBENEWPIC_EOF_INT_EN_RANGE                   _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define VC1MBENEWPIC_EOF_INT_EN_ROW                     0
#define VC1MBENEWPIC_EOF_INT_EN_DISABLE                 _MK_ENUM_CONST(0)
#define VC1MBENEWPIC_EOF_INT_EN_ENABLE                  _MK_ENUM_CONST(1)

#define VC1MBENEWPIC_MV_RANGE_SHIFT                     _MK_SHIFT_CONST(18)
#define VC1MBENEWPIC_MV_RANGE_FIELD                     _MK_FIELD_CONST(0x3, VC1MBENEWPIC_MV_RANGE_SHIFT)
#define VC1MBENEWPIC_MV_RANGE_RANGE                     _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(18)
#define VC1MBENEWPIC_MV_RANGE_ROW                       0

#define VC1MBENEWPIC_REFFRAMEB_SHIFT                    _MK_SHIFT_CONST(16)
#define VC1MBENEWPIC_REFFRAMEB_FIELD                    _MK_FIELD_CONST(0x1, VC1MBENEWPIC_REFFRAMEB_SHIFT)
#define VC1MBENEWPIC_REFFRAMEB_RANGE                    _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define VC1MBENEWPIC_REFFRAMEB_ROW                      0
#define VC1MBENEWPIC_REFFRAMEB_INTER                    _MK_ENUM_CONST(0)
#define VC1MBENEWPIC_REFFRAMEB_INTRA_OR_SKIPPED                 _MK_ENUM_CONST(1)

#define VC1MBENEWPIC_B_FRAME_FRACTION_SHIFT                     _MK_SHIFT_CONST(8)
#define VC1MBENEWPIC_B_FRAME_FRACTION_FIELD                     _MK_FIELD_CONST(0xff, VC1MBENEWPIC_B_FRAME_FRACTION_SHIFT)
#define VC1MBENEWPIC_B_FRAME_FRACTION_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define VC1MBENEWPIC_B_FRAME_FRACTION_ROW                       0

#define VC1MBENEWPIC_PROFILE_SHIFT                      _MK_SHIFT_CONST(5)
#define VC1MBENEWPIC_PROFILE_FIELD                      _MK_FIELD_CONST(0x3, VC1MBENEWPIC_PROFILE_SHIFT)
#define VC1MBENEWPIC_PROFILE_RANGE                      _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(5)
#define VC1MBENEWPIC_PROFILE_ROW                        0
#define VC1MBENEWPIC_PROFILE_SIMPLE                     _MK_ENUM_CONST(0)
#define VC1MBENEWPIC_PROFILE_MAIN                       _MK_ENUM_CONST(1)
#define VC1MBENEWPIC_PROFILE_ADVANCED                   _MK_ENUM_CONST(2)
#define VC1MBENEWPIC_PROFILE_RSVD3                      _MK_ENUM_CONST(3)

#define VC1MBENEWPIC_OVERLAP_SMOOTHING_SHIFT                    _MK_SHIFT_CONST(4)
#define VC1MBENEWPIC_OVERLAP_SMOOTHING_FIELD                    _MK_FIELD_CONST(0x1, VC1MBENEWPIC_OVERLAP_SMOOTHING_SHIFT)
#define VC1MBENEWPIC_OVERLAP_SMOOTHING_RANGE                    _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define VC1MBENEWPIC_OVERLAP_SMOOTHING_ROW                      0
#define VC1MBENEWPIC_OVERLAP_SMOOTHING_ENABLE                   _MK_ENUM_CONST(0)
#define VC1MBENEWPIC_OVERLAP_SMOOTHING_DISABLE                  _MK_ENUM_CONST(1)

#define VC1MBENEWPIC_DEBLOCKING_SHIFT                   _MK_SHIFT_CONST(3)
#define VC1MBENEWPIC_DEBLOCKING_FIELD                   _MK_FIELD_CONST(0x1, VC1MBENEWPIC_DEBLOCKING_SHIFT)
#define VC1MBENEWPIC_DEBLOCKING_RANGE                   _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define VC1MBENEWPIC_DEBLOCKING_ROW                     0
#define VC1MBENEWPIC_DEBLOCKING_ENABLE                  _MK_ENUM_CONST(0)
#define VC1MBENEWPIC_DEBLOCKING_DISABLE                 _MK_ENUM_CONST(1)

#define VC1MBENEWPIC_FASTUVMC_SHIFT                     _MK_SHIFT_CONST(2)
#define VC1MBENEWPIC_FASTUVMC_FIELD                     _MK_FIELD_CONST(0x1, VC1MBENEWPIC_FASTUVMC_SHIFT)
#define VC1MBENEWPIC_FASTUVMC_RANGE                     _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define VC1MBENEWPIC_FASTUVMC_ROW                       0

#define VC1MBENEWPIC_FRAME_TYPE_SHIFT                   _MK_SHIFT_CONST(0)
#define VC1MBENEWPIC_FRAME_TYPE_FIELD                   _MK_FIELD_CONST(0x3, VC1MBENEWPIC_FRAME_TYPE_SHIFT)
#define VC1MBENEWPIC_FRAME_TYPE_RANGE                   _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define VC1MBENEWPIC_FRAME_TYPE_ROW                     0
#define VC1MBENEWPIC_FRAME_TYPE_RSVD0                   _MK_ENUM_CONST(0)
#define VC1MBENEWPIC_FRAME_TYPE_I                       _MK_ENUM_CONST(1)
#define VC1MBENEWPIC_FRAME_TYPE_P                       _MK_ENUM_CONST(2)
#define VC1MBENEWPIC_FRAME_TYPE_B                       _MK_ENUM_CONST(3)


// Packet VC1MBENEWPIC_AP
#define VC1MBENEWPIC_AP_SIZE 32

#define VC1MBENEWPIC_AP_OPCODE_SHIFT                    _MK_SHIFT_CONST(28)
#define VC1MBENEWPIC_AP_OPCODE_FIELD                    _MK_FIELD_CONST(0xf, VC1MBENEWPIC_AP_OPCODE_SHIFT)
#define VC1MBENEWPIC_AP_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define VC1MBENEWPIC_AP_OPCODE_ROW                      0
#define VC1MBENEWPIC_AP_OPCODE_NEWPIC                   _MK_ENUM_CONST(2)

#define VC1MBENEWPIC_AP_ONE_SHIFT                       _MK_SHIFT_CONST(26)
#define VC1MBENEWPIC_AP_ONE_FIELD                       _MK_FIELD_CONST(0x3, VC1MBENEWPIC_AP_ONE_SHIFT)
#define VC1MBENEWPIC_AP_ONE_RANGE                       _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(26)
#define VC1MBENEWPIC_AP_ONE_ROW                 0
#define VC1MBENEWPIC_AP_ONE_ONE                 _MK_ENUM_CONST(1)

#define VC1MBENEWPIC_AP_NUMREF_SHIFT                    _MK_SHIFT_CONST(17)
#define VC1MBENEWPIC_AP_NUMREF_FIELD                    _MK_FIELD_CONST(0x1, VC1MBENEWPIC_AP_NUMREF_SHIFT)
#define VC1MBENEWPIC_AP_NUMREF_RANGE                    _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(17)
#define VC1MBENEWPIC_AP_NUMREF_ROW                      0

#define VC1MBENEWPIC_AP_REFFIELD_SHIFT                  _MK_SHIFT_CONST(16)
#define VC1MBENEWPIC_AP_REFFIELD_FIELD                  _MK_FIELD_CONST(0x1, VC1MBENEWPIC_AP_REFFIELD_SHIFT)
#define VC1MBENEWPIC_AP_REFFIELD_RANGE                  _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define VC1MBENEWPIC_AP_REFFIELD_ROW                    0

#define VC1MBENEWPIC_AP_REFDIST_SHIFT                   _MK_SHIFT_CONST(11)
#define VC1MBENEWPIC_AP_REFDIST_FIELD                   _MK_FIELD_CONST(0x1f, VC1MBENEWPIC_AP_REFDIST_SHIFT)
#define VC1MBENEWPIC_AP_REFDIST_RANGE                   _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(11)
#define VC1MBENEWPIC_AP_REFDIST_ROW                     0

#define VC1MBENEWPIC_AP_BOTTOM_FIELD_SHIFT                      _MK_SHIFT_CONST(10)
#define VC1MBENEWPIC_AP_BOTTOM_FIELD_FIELD                      _MK_FIELD_CONST(0x1, VC1MBENEWPIC_AP_BOTTOM_FIELD_SHIFT)
#define VC1MBENEWPIC_AP_BOTTOM_FIELD_RANGE                      _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(10)
#define VC1MBENEWPIC_AP_BOTTOM_FIELD_ROW                        0

#define VC1MBENEWPIC_AP_SECOND_FIELD_SHIFT                      _MK_SHIFT_CONST(9)
#define VC1MBENEWPIC_AP_SECOND_FIELD_FIELD                      _MK_FIELD_CONST(0x1, VC1MBENEWPIC_AP_SECOND_FIELD_SHIFT)
#define VC1MBENEWPIC_AP_SECOND_FIELD_RANGE                      _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define VC1MBENEWPIC_AP_SECOND_FIELD_ROW                        0

#define VC1MBENEWPIC_AP_FCM_SHIFT                       _MK_SHIFT_CONST(7)
#define VC1MBENEWPIC_AP_FCM_FIELD                       _MK_FIELD_CONST(0x3, VC1MBENEWPIC_AP_FCM_SHIFT)
#define VC1MBENEWPIC_AP_FCM_RANGE                       _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(7)
#define VC1MBENEWPIC_AP_FCM_ROW                 0
#define VC1MBENEWPIC_AP_FCM_PROGRESSIVE                 _MK_ENUM_CONST(0)
#define VC1MBENEWPIC_AP_FCM_INTERLACE_FRAME                     _MK_ENUM_CONST(1)
#define VC1MBENEWPIC_AP_FCM_INTERLACE_FIELD                     _MK_ENUM_CONST(2)

#define VC1MBENEWPIC_AP_CONDOVER_SHIFT                  _MK_SHIFT_CONST(5)
#define VC1MBENEWPIC_AP_CONDOVER_FIELD                  _MK_FIELD_CONST(0x3, VC1MBENEWPIC_AP_CONDOVER_SHIFT)
#define VC1MBENEWPIC_AP_CONDOVER_RANGE                  _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(5)
#define VC1MBENEWPIC_AP_CONDOVER_ROW                    0

#define VC1MBENEWPIC_AP_PQUANT_SHIFT                    _MK_SHIFT_CONST(0)
#define VC1MBENEWPIC_AP_PQUANT_FIELD                    _MK_FIELD_CONST(0x1f, VC1MBENEWPIC_AP_PQUANT_SHIFT)
#define VC1MBENEWPIC_AP_PQUANT_RANGE                    _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define VC1MBENEWPIC_AP_PQUANT_ROW                      0


// Packet VC1MBEPROCMB_NORM
#define VC1MBEPROCMB_NORM_SIZE 32

#define VC1MBEPROCMB_NORM_OPCODE_SHIFT                  _MK_SHIFT_CONST(28)
#define VC1MBEPROCMB_NORM_OPCODE_FIELD                  _MK_FIELD_CONST(0xf, VC1MBEPROCMB_NORM_OPCODE_SHIFT)
#define VC1MBEPROCMB_NORM_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define VC1MBEPROCMB_NORM_OPCODE_ROW                    0
#define VC1MBEPROCMB_NORM_OPCODE_PROCMB                 _MK_ENUM_CONST(3)

#define VC1MBEPROCMB_NORM_PROC_N_PREFETCH_FMV_SHIFT                     _MK_SHIFT_CONST(26)
#define VC1MBEPROCMB_NORM_PROC_N_PREFETCH_FMV_FIELD                     _MK_FIELD_CONST(0x3, VC1MBEPROCMB_NORM_PROC_N_PREFETCH_FMV_SHIFT)
#define VC1MBEPROCMB_NORM_PROC_N_PREFETCH_FMV_RANGE                     _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(26)
#define VC1MBEPROCMB_NORM_PROC_N_PREFETCH_FMV_ROW                       0
#define VC1MBEPROCMB_NORM_PROC_N_PREFETCH_FMV_RSVD0                     _MK_ENUM_CONST(0)
#define VC1MBEPROCMB_NORM_PROC_N_PREFETCH_FMV_PREFETCH_ONLY                     _MK_ENUM_CONST(1)
#define VC1MBEPROCMB_NORM_PROC_N_PREFETCH_FMV_PROC_ONLY                 _MK_ENUM_CONST(2)
#define VC1MBEPROCMB_NORM_PROC_N_PREFETCH_FMV_BOTH                      _MK_ENUM_CONST(3)

#define VC1MBEPROCMB_NORM_MVSW_SHIFT                    _MK_SHIFT_CONST(23)
#define VC1MBEPROCMB_NORM_MVSW_FIELD                    _MK_FIELD_CONST(0x1, VC1MBEPROCMB_NORM_MVSW_SHIFT)
#define VC1MBEPROCMB_NORM_MVSW_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define VC1MBEPROCMB_NORM_MVSW_ROW                      0

#define VC1MBEPROCMB_NORM_FIELDTX_SHIFT                 _MK_SHIFT_CONST(22)
#define VC1MBEPROCMB_NORM_FIELDTX_FIELD                 _MK_FIELD_CONST(0x1, VC1MBEPROCMB_NORM_FIELDTX_SHIFT)
#define VC1MBEPROCMB_NORM_FIELDTX_RANGE                 _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define VC1MBEPROCMB_NORM_FIELDTX_ROW                   0
#define VC1MBEPROCMB_NORM_FIELDTX_FRAMETX                       _MK_ENUM_CONST(0)
#define VC1MBEPROCMB_NORM_FIELDTX_FIELDTX                       _MK_ENUM_CONST(1)

#define VC1MBEPROCMB_NORM_ERROR_SHIFT                   _MK_SHIFT_CONST(21)
#define VC1MBEPROCMB_NORM_ERROR_FIELD                   _MK_FIELD_CONST(0x1, VC1MBEPROCMB_NORM_ERROR_SHIFT)
#define VC1MBEPROCMB_NORM_ERROR_RANGE                   _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define VC1MBEPROCMB_NORM_ERROR_ROW                     0
#define VC1MBEPROCMB_NORM_ERROR_NORMAL                  _MK_ENUM_CONST(0)

#define VC1MBEPROCMB_NORM_NBR_AVAIL_NORTH_SHIFT                 _MK_SHIFT_CONST(20)
#define VC1MBEPROCMB_NORM_NBR_AVAIL_NORTH_FIELD                 _MK_FIELD_CONST(0x1, VC1MBEPROCMB_NORM_NBR_AVAIL_NORTH_SHIFT)
#define VC1MBEPROCMB_NORM_NBR_AVAIL_NORTH_RANGE                 _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define VC1MBEPROCMB_NORM_NBR_AVAIL_NORTH_ROW                   0

#define VC1MBEPROCMB_NORM_OVERFLAG_NORTH_SHIFT                  _MK_SHIFT_CONST(19)
#define VC1MBEPROCMB_NORM_OVERFLAG_NORTH_FIELD                  _MK_FIELD_CONST(0x1, VC1MBEPROCMB_NORM_OVERFLAG_NORTH_SHIFT)
#define VC1MBEPROCMB_NORM_OVERFLAG_NORTH_RANGE                  _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define VC1MBEPROCMB_NORM_OVERFLAG_NORTH_ROW                    0

#define VC1MBEPROCMB_NORM_OVERFLAG_CURRENT_SHIFT                        _MK_SHIFT_CONST(18)
#define VC1MBEPROCMB_NORM_OVERFLAG_CURRENT_FIELD                        _MK_FIELD_CONST(0x1, VC1MBEPROCMB_NORM_OVERFLAG_CURRENT_SHIFT)
#define VC1MBEPROCMB_NORM_OVERFLAG_CURRENT_RANGE                        _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define VC1MBEPROCMB_NORM_OVERFLAG_CURRENT_ROW                  0

#define VC1MBEPROCMB_NORM_MB_TYPE_EXT_SHIFT                     _MK_SHIFT_CONST(18)
#define VC1MBEPROCMB_NORM_MB_TYPE_EXT_FIELD                     _MK_FIELD_CONST(0x3, VC1MBEPROCMB_NORM_MB_TYPE_EXT_SHIFT)
#define VC1MBEPROCMB_NORM_MB_TYPE_EXT_RANGE                     _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(18)
#define VC1MBEPROCMB_NORM_MB_TYPE_EXT_ROW                       0
#define VC1MBEPROCMB_NORM_MB_TYPE_EXT_FRM_1MV                   _MK_ENUM_CONST(0)
#define VC1MBEPROCMB_NORM_MB_TYPE_EXT_FRM_4MV                   _MK_ENUM_CONST(1)
#define VC1MBEPROCMB_NORM_MB_TYPE_EXT_FLD_2MV                   _MK_ENUM_CONST(2)
#define VC1MBEPROCMB_NORM_MB_TYPE_EXT_FLD_4MV                   _MK_ENUM_CONST(3)

#define VC1MBEPROCMB_NORM_B_FRAME_MB_TYPE_SHIFT                 _MK_SHIFT_CONST(16)
#define VC1MBEPROCMB_NORM_B_FRAME_MB_TYPE_FIELD                 _MK_FIELD_CONST(0x3, VC1MBEPROCMB_NORM_B_FRAME_MB_TYPE_SHIFT)
#define VC1MBEPROCMB_NORM_B_FRAME_MB_TYPE_RANGE                 _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(16)
#define VC1MBEPROCMB_NORM_B_FRAME_MB_TYPE_ROW                   0
#define VC1MBEPROCMB_NORM_B_FRAME_MB_TYPE_FRWD                  _MK_ENUM_CONST(0)
#define VC1MBEPROCMB_NORM_B_FRAME_MB_TYPE_BKWD                  _MK_ENUM_CONST(1)
#define VC1MBEPROCMB_NORM_B_FRAME_MB_TYPE_DIRECT                        _MK_ENUM_CONST(2)
#define VC1MBEPROCMB_NORM_B_FRAME_MB_TYPE_INTERP                        _MK_ENUM_CONST(3)

#define VC1MBEPROCMB_NORM_MB_TYPE_SHIFT                 _MK_SHIFT_CONST(14)
#define VC1MBEPROCMB_NORM_MB_TYPE_FIELD                 _MK_FIELD_CONST(0x3, VC1MBEPROCMB_NORM_MB_TYPE_SHIFT)
#define VC1MBEPROCMB_NORM_MB_TYPE_RANGE                 _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(14)
#define VC1MBEPROCMB_NORM_MB_TYPE_ROW                   0
#define VC1MBEPROCMB_NORM_MB_TYPE_P_INTER                       _MK_ENUM_CONST(0)
#define VC1MBEPROCMB_NORM_MB_TYPE_INTRA                 _MK_ENUM_CONST(1)
#define VC1MBEPROCMB_NORM_MB_TYPE_B_INTER                       _MK_ENUM_CONST(2)
#define VC1MBEPROCMB_NORM_MB_TYPE_P_4MV                 _MK_ENUM_CONST(3)

#define VC1MBEPROCMB_NORM_X_MB_POS_SHIFT                        _MK_SHIFT_CONST(7)
#define VC1MBEPROCMB_NORM_X_MB_POS_FIELD                        _MK_FIELD_CONST(0x7f, VC1MBEPROCMB_NORM_X_MB_POS_SHIFT)
#define VC1MBEPROCMB_NORM_X_MB_POS_RANGE                        _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(7)
#define VC1MBEPROCMB_NORM_X_MB_POS_ROW                  0

#define VC1MBEPROCMB_NORM_Y_MB_POS_SHIFT                        _MK_SHIFT_CONST(0)
#define VC1MBEPROCMB_NORM_Y_MB_POS_FIELD                        _MK_FIELD_CONST(0x7f, VC1MBEPROCMB_NORM_Y_MB_POS_SHIFT)
#define VC1MBEPROCMB_NORM_Y_MB_POS_RANGE                        _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define VC1MBEPROCMB_NORM_Y_MB_POS_ROW                  0


// Packet VC1MBEPROCMB_ERROR
#define VC1MBEPROCMB_ERROR_SIZE 32

#define VC1MBEPROCMB_ERROR_OPCODE_SHIFT                 _MK_SHIFT_CONST(28)
#define VC1MBEPROCMB_ERROR_OPCODE_FIELD                 _MK_FIELD_CONST(0xf, VC1MBEPROCMB_ERROR_OPCODE_SHIFT)
#define VC1MBEPROCMB_ERROR_OPCODE_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define VC1MBEPROCMB_ERROR_OPCODE_ROW                   0
#define VC1MBEPROCMB_ERROR_OPCODE_PROCMB                        _MK_ENUM_CONST(3)

#define VC1MBEPROCMB_ERROR_PROC_N_PREFETCH_FMV_SHIFT                    _MK_SHIFT_CONST(26)
#define VC1MBEPROCMB_ERROR_PROC_N_PREFETCH_FMV_FIELD                    _MK_FIELD_CONST(0x3, VC1MBEPROCMB_ERROR_PROC_N_PREFETCH_FMV_SHIFT)
#define VC1MBEPROCMB_ERROR_PROC_N_PREFETCH_FMV_RANGE                    _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(26)
#define VC1MBEPROCMB_ERROR_PROC_N_PREFETCH_FMV_ROW                      0
#define VC1MBEPROCMB_ERROR_PROC_N_PREFETCH_FMV_RSVD0                    _MK_ENUM_CONST(0)
#define VC1MBEPROCMB_ERROR_PROC_N_PREFETCH_FMV_PREFETCH_ONLY                    _MK_ENUM_CONST(1)
#define VC1MBEPROCMB_ERROR_PROC_N_PREFETCH_FMV_PROC_ONLY                        _MK_ENUM_CONST(2)
#define VC1MBEPROCMB_ERROR_PROC_N_PREFETCH_FMV_BOTH                     _MK_ENUM_CONST(3)

#define VC1MBEPROCMB_ERROR_ERROR_SHIFT                  _MK_SHIFT_CONST(21)
#define VC1MBEPROCMB_ERROR_ERROR_FIELD                  _MK_FIELD_CONST(0x1, VC1MBEPROCMB_ERROR_ERROR_SHIFT)
#define VC1MBEPROCMB_ERROR_ERROR_RANGE                  _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define VC1MBEPROCMB_ERROR_ERROR_ROW                    0
#define VC1MBEPROCMB_ERROR_ERROR_ERROR                  _MK_ENUM_CONST(1)

#define VC1MBEPROCMB_ERROR_ERROR_RECOVERY_TYPE_SHIFT                    _MK_SHIFT_CONST(20)
#define VC1MBEPROCMB_ERROR_ERROR_RECOVERY_TYPE_FIELD                    _MK_FIELD_CONST(0x1, VC1MBEPROCMB_ERROR_ERROR_RECOVERY_TYPE_SHIFT)
#define VC1MBEPROCMB_ERROR_ERROR_RECOVERY_TYPE_RANGE                    _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define VC1MBEPROCMB_ERROR_ERROR_RECOVERY_TYPE_ROW                      0
#define VC1MBEPROCMB_ERROR_ERROR_RECOVERY_TYPE_INTRA                    _MK_ENUM_CONST(0)
#define VC1MBEPROCMB_ERROR_ERROR_RECOVERY_TYPE_INTER                    _MK_ENUM_CONST(1)

#define VC1MBEPROCMB_ERROR_REF_FRAMEID_SHIFT                    _MK_SHIFT_CONST(14)
#define VC1MBEPROCMB_ERROR_REF_FRAMEID_FIELD                    _MK_FIELD_CONST(0x1f, VC1MBEPROCMB_ERROR_REF_FRAMEID_SHIFT)
#define VC1MBEPROCMB_ERROR_REF_FRAMEID_RANGE                    _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(14)
#define VC1MBEPROCMB_ERROR_REF_FRAMEID_ROW                      0

#define VC1MBEPROCMB_ERROR_X_MB_POS_SHIFT                       _MK_SHIFT_CONST(7)
#define VC1MBEPROCMB_ERROR_X_MB_POS_FIELD                       _MK_FIELD_CONST(0x7f, VC1MBEPROCMB_ERROR_X_MB_POS_SHIFT)
#define VC1MBEPROCMB_ERROR_X_MB_POS_RANGE                       _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(7)
#define VC1MBEPROCMB_ERROR_X_MB_POS_ROW                 0

#define VC1MBEPROCMB_ERROR_Y_MB_POS_SHIFT                       _MK_SHIFT_CONST(0)
#define VC1MBEPROCMB_ERROR_Y_MB_POS_FIELD                       _MK_FIELD_CONST(0x7f, VC1MBEPROCMB_ERROR_Y_MB_POS_SHIFT)
#define VC1MBEPROCMB_ERROR_Y_MB_POS_RANGE                       _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define VC1MBEPROCMB_ERROR_Y_MB_POS_ROW                 0


// Packet VC1MBESETPPCBP
#define VC1MBESETPPCBP_SIZE 32

#define VC1MBESETPPCBP_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define VC1MBESETPPCBP_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, VC1MBESETPPCBP_OPCODE_SHIFT)
#define VC1MBESETPPCBP_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define VC1MBESETPPCBP_OPCODE_ROW                       0
#define VC1MBESETPPCBP_OPCODE_SETPPCBP                  _MK_ENUM_CONST(4)

#define VC1MBESETPPCBP_CBP_SHIFT                        _MK_SHIFT_CONST(0)
#define VC1MBESETPPCBP_CBP_FIELD                        _MK_FIELD_CONST(0xffffff, VC1MBESETPPCBP_CBP_SHIFT)
#define VC1MBESETPPCBP_CBP_RANGE                        _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(0)
#define VC1MBESETPPCBP_CBP_ROW                  0


// Packet VC1MBESETTTMB
#define VC1MBESETTTMB_SIZE 32

#define VC1MBESETTTMB_OPCODE_SHIFT                      _MK_SHIFT_CONST(28)
#define VC1MBESETTTMB_OPCODE_FIELD                      _MK_FIELD_CONST(0xf, VC1MBESETTTMB_OPCODE_SHIFT)
#define VC1MBESETTTMB_OPCODE_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define VC1MBESETTTMB_OPCODE_ROW                        0
#define VC1MBESETTTMB_OPCODE_SETTTMB                    _MK_ENUM_CONST(5)

#define VC1MBESETTTMB_CBS_SHIFT                 _MK_SHIFT_CONST(13)
#define VC1MBESETTTMB_CBS_FIELD                 _MK_FIELD_CONST(0x3f, VC1MBESETTTMB_CBS_SHIFT)
#define VC1MBESETTTMB_CBS_RANGE                 _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(13)
#define VC1MBESETTTMB_CBS_ROW                   0

#define VC1MBESETTTMB_DEBLOCK_EXCEPTION3_SHIFT                  _MK_SHIFT_CONST(12)
#define VC1MBESETTTMB_DEBLOCK_EXCEPTION3_FIELD                  _MK_FIELD_CONST(0x1, VC1MBESETTTMB_DEBLOCK_EXCEPTION3_SHIFT)
#define VC1MBESETTTMB_DEBLOCK_EXCEPTION3_RANGE                  _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(12)
#define VC1MBESETTTMB_DEBLOCK_EXCEPTION3_ROW                    0
#define VC1MBESETTTMB_DEBLOCK_EXCEPTION3_DISABLE                        _MK_ENUM_CONST(0)
#define VC1MBESETTTMB_DEBLOCK_EXCEPTION3_ENABLE                 _MK_ENUM_CONST(1)

#define VC1MBESETTTMB_BLK5_SHIFT                        _MK_SHIFT_CONST(10)
#define VC1MBESETTTMB_BLK5_FIELD                        _MK_FIELD_CONST(0x3, VC1MBESETTTMB_BLK5_SHIFT)
#define VC1MBESETTTMB_BLK5_RANGE                        _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(10)
#define VC1MBESETTTMB_BLK5_ROW                  0
#define VC1MBESETTTMB_BLK5_TT_8X8                       _MK_ENUM_CONST(0)
#define VC1MBESETTTMB_BLK5_TT_8X4                       _MK_ENUM_CONST(1)
#define VC1MBESETTTMB_BLK5_TT_4X8                       _MK_ENUM_CONST(2)
#define VC1MBESETTTMB_BLK5_TT_4X4                       _MK_ENUM_CONST(3)

#define VC1MBESETTTMB_BLK4_SHIFT                        _MK_SHIFT_CONST(8)
#define VC1MBESETTTMB_BLK4_FIELD                        _MK_FIELD_CONST(0x3, VC1MBESETTTMB_BLK4_SHIFT)
#define VC1MBESETTTMB_BLK4_RANGE                        _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(8)
#define VC1MBESETTTMB_BLK4_ROW                  0
#define VC1MBESETTTMB_BLK4_TT_8X8                       _MK_ENUM_CONST(0)
#define VC1MBESETTTMB_BLK4_TT_8X4                       _MK_ENUM_CONST(1)
#define VC1MBESETTTMB_BLK4_TT_4X8                       _MK_ENUM_CONST(2)
#define VC1MBESETTTMB_BLK4_TT_4X4                       _MK_ENUM_CONST(3)

#define VC1MBESETTTMB_BLK3_SHIFT                        _MK_SHIFT_CONST(6)
#define VC1MBESETTTMB_BLK3_FIELD                        _MK_FIELD_CONST(0x3, VC1MBESETTTMB_BLK3_SHIFT)
#define VC1MBESETTTMB_BLK3_RANGE                        _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(6)
#define VC1MBESETTTMB_BLK3_ROW                  0
#define VC1MBESETTTMB_BLK3_TT_8X8                       _MK_ENUM_CONST(0)
#define VC1MBESETTTMB_BLK3_TT_8X4                       _MK_ENUM_CONST(1)
#define VC1MBESETTTMB_BLK3_TT_4X8                       _MK_ENUM_CONST(2)
#define VC1MBESETTTMB_BLK3_TT_4X4                       _MK_ENUM_CONST(3)

#define VC1MBESETTTMB_BLK2_SHIFT                        _MK_SHIFT_CONST(4)
#define VC1MBESETTTMB_BLK2_FIELD                        _MK_FIELD_CONST(0x3, VC1MBESETTTMB_BLK2_SHIFT)
#define VC1MBESETTTMB_BLK2_RANGE                        _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(4)
#define VC1MBESETTTMB_BLK2_ROW                  0
#define VC1MBESETTTMB_BLK2_TT_8X8                       _MK_ENUM_CONST(0)
#define VC1MBESETTTMB_BLK2_TT_8X4                       _MK_ENUM_CONST(1)
#define VC1MBESETTTMB_BLK2_TT_4X8                       _MK_ENUM_CONST(2)
#define VC1MBESETTTMB_BLK2_TT_4X4                       _MK_ENUM_CONST(3)

#define VC1MBESETTTMB_BLK1_SHIFT                        _MK_SHIFT_CONST(2)
#define VC1MBESETTTMB_BLK1_FIELD                        _MK_FIELD_CONST(0x3, VC1MBESETTTMB_BLK1_SHIFT)
#define VC1MBESETTTMB_BLK1_RANGE                        _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(2)
#define VC1MBESETTTMB_BLK1_ROW                  0
#define VC1MBESETTTMB_BLK1_TT_8X8                       _MK_ENUM_CONST(0)
#define VC1MBESETTTMB_BLK1_TT_8X4                       _MK_ENUM_CONST(1)
#define VC1MBESETTTMB_BLK1_TT_4X8                       _MK_ENUM_CONST(2)
#define VC1MBESETTTMB_BLK1_TT_4X4                       _MK_ENUM_CONST(3)

#define VC1MBESETTTMB_BLK0_SHIFT                        _MK_SHIFT_CONST(0)
#define VC1MBESETTTMB_BLK0_FIELD                        _MK_FIELD_CONST(0x3, VC1MBESETTTMB_BLK0_SHIFT)
#define VC1MBESETTTMB_BLK0_RANGE                        _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define VC1MBESETTTMB_BLK0_ROW                  0
#define VC1MBESETTTMB_BLK0_TT_8X8                       _MK_ENUM_CONST(0)
#define VC1MBESETTTMB_BLK0_TT_8X4                       _MK_ENUM_CONST(1)
#define VC1MBESETTTMB_BLK0_TT_4X8                       _MK_ENUM_CONST(2)
#define VC1MBESETTTMB_BLK0_TT_4X4                       _MK_ENUM_CONST(3)


// Packet VC1MBEBATCH
#define VC1MBEBATCH_SIZE 32

#define VC1MBEBATCH_OPCODE_SHIFT                        _MK_SHIFT_CONST(28)
#define VC1MBEBATCH_OPCODE_FIELD                        _MK_FIELD_CONST(0xf, VC1MBEBATCH_OPCODE_SHIFT)
#define VC1MBEBATCH_OPCODE_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define VC1MBEBATCH_OPCODE_ROW                  0
#define VC1MBEBATCH_OPCODE_BATCH                        _MK_ENUM_CONST(6)

#define VC1MBEBATCH_CMDS_SHIFT                  _MK_SHIFT_CONST(16)
#define VC1MBEBATCH_CMDS_FIELD                  _MK_FIELD_CONST(0xf, VC1MBEBATCH_CMDS_SHIFT)
#define VC1MBEBATCH_CMDS_RANGE                  _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(16)
#define VC1MBEBATCH_CMDS_ROW                    0

#define VC1MBEBATCH_TIMES_SHIFT                 _MK_SHIFT_CONST(0)
#define VC1MBEBATCH_TIMES_FIELD                 _MK_FIELD_CONST(0xffff, VC1MBEBATCH_TIMES_SHIFT)
#define VC1MBEBATCH_TIMES_RANGE                 _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define VC1MBEBATCH_TIMES_ROW                   0


// Packet VC1MBESETMVINFO
#define VC1MBESETMVINFO_SIZE 32

#define VC1MBESETMVINFO_OPCODE_SHIFT                    _MK_SHIFT_CONST(28)
#define VC1MBESETMVINFO_OPCODE_FIELD                    _MK_FIELD_CONST(0xf, VC1MBESETMVINFO_OPCODE_SHIFT)
#define VC1MBESETMVINFO_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define VC1MBESETMVINFO_OPCODE_ROW                      0
#define VC1MBESETMVINFO_OPCODE_SETMVINFO                        _MK_ENUM_CONST(8)

#define VC1MBESETMVINFO_HYBRID_SHIFT                    _MK_SHIFT_CONST(27)
#define VC1MBESETMVINFO_HYBRID_FIELD                    _MK_FIELD_CONST(0x1, VC1MBESETMVINFO_HYBRID_SHIFT)
#define VC1MBESETMVINFO_HYBRID_RANGE                    _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define VC1MBESETMVINFO_HYBRID_ROW                      0

#define VC1MBESETMVINFO_PRED_FLAG_SHIFT                 _MK_SHIFT_CONST(26)
#define VC1MBESETMVINFO_PRED_FLAG_FIELD                 _MK_FIELD_CONST(0x1, VC1MBESETMVINFO_PRED_FLAG_SHIFT)
#define VC1MBESETMVINFO_PRED_FLAG_RANGE                 _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(26)
#define VC1MBESETMVINFO_PRED_FLAG_ROW                   0

#define VC1MBESETMVINFO_INTRA_SHIFT                     _MK_SHIFT_CONST(26)
#define VC1MBESETMVINFO_INTRA_FIELD                     _MK_FIELD_CONST(0x1, VC1MBESETMVINFO_INTRA_SHIFT)
#define VC1MBESETMVINFO_INTRA_RANGE                     _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(26)
#define VC1MBESETMVINFO_INTRA_ROW                       0

#define VC1MBESETMVINFO_DDY_SHIFT                       _MK_SHIFT_CONST(14)
#define VC1MBESETMVINFO_DDY_FIELD                       _MK_FIELD_CONST(0xfff, VC1MBESETMVINFO_DDY_SHIFT)
#define VC1MBESETMVINFO_DDY_RANGE                       _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(14)
#define VC1MBESETMVINFO_DDY_ROW                 0

#define VC1MBESETMVINFO_DDX_SHIFT                       _MK_SHIFT_CONST(0)
#define VC1MBESETMVINFO_DDX_FIELD                       _MK_FIELD_CONST(0x3fff, VC1MBESETMVINFO_DDX_SHIFT)
#define VC1MBESETMVINFO_DDX_RANGE                       _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(0)
#define VC1MBESETMVINFO_DDX_ROW                 0


// Packet VC1MBESETADDR
#define VC1MBESETADDR_SIZE 32

#define VC1MBESETADDR_OPCODE_SHIFT                      _MK_SHIFT_CONST(28)
#define VC1MBESETADDR_OPCODE_FIELD                      _MK_FIELD_CONST(0xf, VC1MBESETADDR_OPCODE_SHIFT)
#define VC1MBESETADDR_OPCODE_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define VC1MBESETADDR_OPCODE_ROW                        0
#define VC1MBESETADDR_OPCODE_SETADDR                    _MK_ENUM_CONST(10)

#define VC1MBESETADDR_TARGET_SHIFT                      _MK_SHIFT_CONST(25)
#define VC1MBESETADDR_TARGET_FIELD                      _MK_FIELD_CONST(0x7, VC1MBESETADDR_TARGET_SHIFT)
#define VC1MBESETADDR_TARGET_RANGE                      _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(25)
#define VC1MBESETADDR_TARGET_ROW                        0
#define VC1MBESETADDR_TARGET_LMV                        _MK_ENUM_CONST(0)
#define VC1MBESETADDR_TARGET_FMV                        _MK_ENUM_CONST(2)

#define VC1MBESETADDR_WHICH_HALF_SHIFT                  _MK_SHIFT_CONST(24)
#define VC1MBESETADDR_WHICH_HALF_FIELD                  _MK_FIELD_CONST(0x1, VC1MBESETADDR_WHICH_HALF_SHIFT)
#define VC1MBESETADDR_WHICH_HALF_RANGE                  _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define VC1MBESETADDR_WHICH_HALF_ROW                    0
#define VC1MBESETADDR_WHICH_HALF_LSB                    _MK_ENUM_CONST(0)
#define VC1MBESETADDR_WHICH_HALF_MSB                    _MK_ENUM_CONST(1)

#define VC1MBESETADDR_ADDR16_SHIFT                      _MK_SHIFT_CONST(0)
#define VC1MBESETADDR_ADDR16_FIELD                      _MK_FIELD_CONST(0xffff, VC1MBESETADDR_ADDR16_SHIFT)
#define VC1MBESETADDR_ADDR16_RANGE                      _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define VC1MBESETADDR_ADDR16_ROW                        0


// Packet VC1MBEPASSTHRU
#define VC1MBEPASSTHRU_SIZE 32

#define VC1MBEPASSTHRU_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define VC1MBEPASSTHRU_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, VC1MBEPASSTHRU_OPCODE_SHIFT)
#define VC1MBEPASSTHRU_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define VC1MBEPASSTHRU_OPCODE_ROW                       0
#define VC1MBEPASSTHRU_OPCODE_PASSTHRU                  _MK_ENUM_CONST(13)

#define VC1MBEPASSTHRU_PERSIST_SHIFT                    _MK_SHIFT_CONST(9)
#define VC1MBEPASSTHRU_PERSIST_FIELD                    _MK_FIELD_CONST(0x1, VC1MBEPASSTHRU_PERSIST_SHIFT)
#define VC1MBEPASSTHRU_PERSIST_RANGE                    _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define VC1MBEPASSTHRU_PERSIST_ROW                      0

#define VC1MBEPASSTHRU_DEST_SHIFT                       _MK_SHIFT_CONST(8)
#define VC1MBEPASSTHRU_DEST_FIELD                       _MK_FIELD_CONST(0x1, VC1MBEPASSTHRU_DEST_SHIFT)
#define VC1MBEPASSTHRU_DEST_RANGE                       _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define VC1MBEPASSTHRU_DEST_ROW                 0
#define VC1MBEPASSTHRU_DEST_MCE                 _MK_ENUM_CONST(0)
#define VC1MBEPASSTHRU_DEST_PPE                 _MK_ENUM_CONST(1)

#define VC1MBEPASSTHRU_NUMBER_OF_CMDS_SHIFT                     _MK_SHIFT_CONST(0)
#define VC1MBEPASSTHRU_NUMBER_OF_CMDS_FIELD                     _MK_FIELD_CONST(0xff, VC1MBEPASSTHRU_NUMBER_OF_CMDS_SHIFT)
#define VC1MBEPASSTHRU_NUMBER_OF_CMDS_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define VC1MBEPASSTHRU_NUMBER_OF_CMDS_ROW                       0


// Packet VC1MBESETMBIDX
#define VC1MBESETMBIDX_SIZE 32

#define VC1MBESETMBIDX_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define VC1MBESETMBIDX_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, VC1MBESETMBIDX_OPCODE_SHIFT)
#define VC1MBESETMBIDX_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define VC1MBESETMBIDX_OPCODE_ROW                       0
#define VC1MBESETMBIDX_OPCODE_SETMBIDX                  _MK_ENUM_CONST(14)

#define VC1MBESETMBIDX_MB_IDX_IN_FRAME_SHIFT                    _MK_SHIFT_CONST(0)
#define VC1MBESETMBIDX_MB_IDX_IN_FRAME_FIELD                    _MK_FIELD_CONST(0x1ffff, VC1MBESETMBIDX_MB_IDX_IN_FRAME_SHIFT)
#define VC1MBESETMBIDX_MB_IDX_IN_FRAME_RANGE                    _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(0)
#define VC1MBESETMBIDX_MB_IDX_IN_FRAME_ROW                      0


// Packet VC1MBESETCTRL
#define VC1MBESETCTRL_SIZE 32

#define VC1MBESETCTRL_OPCODE_SHIFT                      _MK_SHIFT_CONST(28)
#define VC1MBESETCTRL_OPCODE_FIELD                      _MK_FIELD_CONST(0xf, VC1MBESETCTRL_OPCODE_SHIFT)
#define VC1MBESETCTRL_OPCODE_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define VC1MBESETCTRL_OPCODE_ROW                        0
#define VC1MBESETCTRL_OPCODE_SETCTRL                    _MK_ENUM_CONST(15)

#define VC1MBESETCTRL_SAVE_FMV_SHIFT                    _MK_SHIFT_CONST(0)
#define VC1MBESETCTRL_SAVE_FMV_FIELD                    _MK_FIELD_CONST(0x1, VC1MBESETCTRL_SAVE_FMV_SHIFT)
#define VC1MBESETCTRL_SAVE_FMV_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define VC1MBESETCTRL_SAVE_FMV_ROW                      0
#define VC1MBESETCTRL_SAVE_FMV_DISABLE                  _MK_ENUM_CONST(0)
#define VC1MBESETCTRL_SAVE_FMV_ENABLE                   _MK_ENUM_CONST(1)


// Packet MBECMDH264
#define MBECMDH264_SIZE 32

#define MBECMDH264_OPCODE_SHIFT                 _MK_SHIFT_CONST(28)
#define MBECMDH264_OPCODE_FIELD                 _MK_FIELD_CONST(0xf, MBECMDH264_OPCODE_SHIFT)
#define MBECMDH264_OPCODE_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBECMDH264_OPCODE_ROW                   0
#define MBECMDH264_OPCODE_NEWSEQ                        _MK_ENUM_CONST(1)
#define MBECMDH264_OPCODE_NEWPIC                        _MK_ENUM_CONST(2)
#define MBECMDH264_OPCODE_BATCH                 _MK_ENUM_CONST(2)
#define MBECMDH264_OPCODE_NEWSLICE                      _MK_ENUM_CONST(3)
#define MBECMDH264_OPCODE_SETREFPIC1                    _MK_ENUM_CONST(4)
#define MBECMDH264_OPCODE_SETPPCBP                      _MK_ENUM_CONST(4)
#define MBECMDH264_OPCODE_NEWMV1                        _MK_ENUM_CONST(5)
#define MBECMDH264_OPCODE_SETMVD                        _MK_ENUM_CONST(6)
#define MBECMDH264_OPCODE_SETMVREF                      _MK_ENUM_CONST(7)
#define MBECMDH264_OPCODE_SETBLKTYPE                    _MK_ENUM_CONST(8)
#define MBECMDH264_OPCODE_NEWMB                 _MK_ENUM_CONST(9)
#define MBECMDH264_OPCODE_SETADDR                       _MK_ENUM_CONST(10)
#define MBECMDH264_OPCODE_MBFLUSH                       _MK_ENUM_CONST(11)
#define MBECMDH264_OPCODE_SETREFPIC                     _MK_ENUM_CONST(12)
#define MBECMDH264_OPCODE_SETPOC                        _MK_ENUM_CONST(13)
#define MBECMDH264_OPCODE_SETNEWMBEC                    _MK_ENUM_CONST(14)
#define MBECMDH264_OPCODE_PASSTHRU                      _MK_ENUM_CONST(15)
#define MBECMDH264_OPCODE_SETCTL                        _MK_ENUM_CONST(15)
#define MBECMDH264_OPCODE_NEWMVCODE                     _MK_ENUM_CONST(6)
#define MBECMDH264_OPCODE_NEWMVRESIDUAL                 _MK_ENUM_CONST(7)
#define MBECMDH264_OPCODE_NEWMV2                        _MK_ENUM_CONST(6)
#define MBECMDH264_OPCODE_NEWMB2                        _MK_ENUM_CONST(7)
#define MBECMDH264_OPCODE_INTRAMODE                     _MK_ENUM_CONST(8)

#define MBECMDH264_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MBECMDH264_DATA_FIELD                   _MK_FIELD_CONST(0xfffffff, MBECMDH264_DATA_SHIFT)
#define MBECMDH264_DATA_RANGE                   _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(0)
#define MBECMDH264_DATA_ROW                     0


// Packet MBE_NEWSEQ_EXT
#define MBE_NEWSEQ_EXT_SIZE 24

#define MBE_NEWSEQ_EXT_RESERVED_COLS_SHIFT                      _MK_SHIFT_CONST(21)
#define MBE_NEWSEQ_EXT_RESERVED_COLS_FIELD                      _MK_FIELD_CONST(0x7, MBE_NEWSEQ_EXT_RESERVED_COLS_SHIFT)
#define MBE_NEWSEQ_EXT_RESERVED_COLS_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(21)
#define MBE_NEWSEQ_EXT_RESERVED_COLS_ROW                        0

#define MBE_NEWSEQ_EXT_MB_COLS_SHIFT                    _MK_SHIFT_CONST(12)
#define MBE_NEWSEQ_EXT_MB_COLS_FIELD                    _MK_FIELD_CONST(0x1ff, MBE_NEWSEQ_EXT_MB_COLS_SHIFT)
#define MBE_NEWSEQ_EXT_MB_COLS_RANGE                    _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(12)
#define MBE_NEWSEQ_EXT_MB_COLS_ROW                      0

#define MBE_NEWSEQ_EXT_RESERVED_ROWS_SHIFT                      _MK_SHIFT_CONST(9)
#define MBE_NEWSEQ_EXT_RESERVED_ROWS_FIELD                      _MK_FIELD_CONST(0x7, MBE_NEWSEQ_EXT_RESERVED_ROWS_SHIFT)
#define MBE_NEWSEQ_EXT_RESERVED_ROWS_RANGE                      _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(9)
#define MBE_NEWSEQ_EXT_RESERVED_ROWS_ROW                        0

#define MBE_NEWSEQ_EXT_MB_ROWS_SHIFT                    _MK_SHIFT_CONST(0)
#define MBE_NEWSEQ_EXT_MB_ROWS_FIELD                    _MK_FIELD_CONST(0x1ff, MBE_NEWSEQ_EXT_MB_ROWS_SHIFT)
#define MBE_NEWSEQ_EXT_MB_ROWS_RANGE                    _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(0)
#define MBE_NEWSEQ_EXT_MB_ROWS_ROW                      0


// Packet MBE_NEWMB_EXT
#define MBE_NEWMB_EXT_SIZE 24

#define MBE_NEWMB_EXT_RESERVED_X_SHIFT                  _MK_SHIFT_CONST(20)
#define MBE_NEWMB_EXT_RESERVED_X_FIELD                  _MK_FIELD_CONST(0xf, MBE_NEWMB_EXT_RESERVED_X_SHIFT)
#define MBE_NEWMB_EXT_RESERVED_X_RANGE                  _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(20)
#define MBE_NEWMB_EXT_RESERVED_X_ROW                    0

#define MBE_NEWMB_EXT_X_MB_POS_SHIFT                    _MK_SHIFT_CONST(12)
#define MBE_NEWMB_EXT_X_MB_POS_FIELD                    _MK_FIELD_CONST(0xff, MBE_NEWMB_EXT_X_MB_POS_SHIFT)
#define MBE_NEWMB_EXT_X_MB_POS_RANGE                    _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(12)
#define MBE_NEWMB_EXT_X_MB_POS_ROW                      0

#define MBE_NEWMB_EXT_RESERVED_Y_SHIFT                  _MK_SHIFT_CONST(8)
#define MBE_NEWMB_EXT_RESERVED_Y_FIELD                  _MK_FIELD_CONST(0xf, MBE_NEWMB_EXT_RESERVED_Y_SHIFT)
#define MBE_NEWMB_EXT_RESERVED_Y_RANGE                  _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(8)
#define MBE_NEWMB_EXT_RESERVED_Y_ROW                    0

#define MBE_NEWMB_EXT_Y_MB_POS_SHIFT                    _MK_SHIFT_CONST(0)
#define MBE_NEWMB_EXT_Y_MB_POS_FIELD                    _MK_FIELD_CONST(0xff, MBE_NEWMB_EXT_Y_MB_POS_SHIFT)
#define MBE_NEWMB_EXT_Y_MB_POS_RANGE                    _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define MBE_NEWMB_EXT_Y_MB_POS_ROW                      0


// Packet MBE_NEWSEQ
#define MBE_NEWSEQ_SIZE 32

#define MBE_NEWSEQ_OPCODE_SHIFT                 _MK_SHIFT_CONST(28)
#define MBE_NEWSEQ_OPCODE_FIELD                 _MK_FIELD_CONST(0xf, MBE_NEWSEQ_OPCODE_SHIFT)
#define MBE_NEWSEQ_OPCODE_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_NEWSEQ_OPCODE_ROW                   0
#define MBE_NEWSEQ_OPCODE_NEWSEQ                        _MK_ENUM_CONST(1)

#define MBE_NEWSEQ_V_STD_EXT_SHIFT                      _MK_SHIFT_CONST(23)
#define MBE_NEWSEQ_V_STD_EXT_FIELD                      _MK_FIELD_CONST(0x1f, MBE_NEWSEQ_V_STD_EXT_SHIFT)
#define MBE_NEWSEQ_V_STD_EXT_RANGE                      _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(23)
#define MBE_NEWSEQ_V_STD_EXT_ROW                        0
#define MBE_NEWSEQ_V_STD_EXT_VP8                        _MK_ENUM_CONST(8)

#define MBE_NEWSEQ_RESERVED_SHIFT                       _MK_SHIFT_CONST(19)
#define MBE_NEWSEQ_RESERVED_FIELD                       _MK_FIELD_CONST(0xf, MBE_NEWSEQ_RESERVED_SHIFT)
#define MBE_NEWSEQ_RESERVED_RANGE                       _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(19)
#define MBE_NEWSEQ_RESERVED_ROW                 0

#define MBE_NEWSEQ_MB_COLS_SHIFT                        _MK_SHIFT_CONST(11)
#define MBE_NEWSEQ_MB_COLS_FIELD                        _MK_FIELD_CONST(0xff, MBE_NEWSEQ_MB_COLS_SHIFT)
#define MBE_NEWSEQ_MB_COLS_RANGE                        _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(11)
#define MBE_NEWSEQ_MB_COLS_ROW                  0

#define MBE_NEWSEQ_MB_ROWS_SHIFT                        _MK_SHIFT_CONST(3)
#define MBE_NEWSEQ_MB_ROWS_FIELD                        _MK_FIELD_CONST(0xff, MBE_NEWSEQ_MB_ROWS_SHIFT)
#define MBE_NEWSEQ_MB_ROWS_RANGE                        _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(3)
#define MBE_NEWSEQ_MB_ROWS_ROW                  0

#define MBE_NEWSEQ_V_STD_SHIFT                  _MK_SHIFT_CONST(0)
#define MBE_NEWSEQ_V_STD_FIELD                  _MK_FIELD_CONST(0x7, MBE_NEWSEQ_V_STD_SHIFT)
#define MBE_NEWSEQ_V_STD_RANGE                  _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define MBE_NEWSEQ_V_STD_ROW                    0
#define MBE_NEWSEQ_V_STD_JPEG                   _MK_ENUM_CONST(0)
#define MBE_NEWSEQ_V_STD_MPEG1                  _MK_ENUM_CONST(1)
#define MBE_NEWSEQ_V_STD_MPEG2                  _MK_ENUM_CONST(2)
#define MBE_NEWSEQ_V_STD_CODEC_EXT                      _MK_ENUM_CONST(3)
#define MBE_NEWSEQ_V_STD_MPEG4_V2                       _MK_ENUM_CONST(4)
#define MBE_NEWSEQ_V_STD_H264                   _MK_ENUM_CONST(5)
#define MBE_NEWSEQ_V_STD_VC1                    _MK_ENUM_CONST(6)
#define MBE_NEWSEQ_V_STD_H263                   _MK_ENUM_CONST(7)


// Packet MBE_NEWSEQ_VP8
#define MBE_NEWSEQ_VP8_SIZE 32

#define MBE_NEWSEQ_VP8_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define MBE_NEWSEQ_VP8_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, MBE_NEWSEQ_VP8_OPCODE_SHIFT)
#define MBE_NEWSEQ_VP8_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_NEWSEQ_VP8_OPCODE_ROW                       0
#define MBE_NEWSEQ_VP8_OPCODE_NEWSEQ                    _MK_ENUM_CONST(1)

#define MBE_NEWSEQ_VP8_V_STD_EXT_SHIFT                  _MK_SHIFT_CONST(23)
#define MBE_NEWSEQ_VP8_V_STD_EXT_FIELD                  _MK_FIELD_CONST(0x1f, MBE_NEWSEQ_VP8_V_STD_EXT_SHIFT)
#define MBE_NEWSEQ_VP8_V_STD_EXT_RANGE                  _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(23)
#define MBE_NEWSEQ_VP8_V_STD_EXT_ROW                    0
#define MBE_NEWSEQ_VP8_V_STD_EXT_VP8                    _MK_ENUM_CONST(8)

#define MBE_NEWSEQ_VP8_RESERVED_SHIFT                   _MK_SHIFT_CONST(19)
#define MBE_NEWSEQ_VP8_RESERVED_FIELD                   _MK_FIELD_CONST(0xf, MBE_NEWSEQ_VP8_RESERVED_SHIFT)
#define MBE_NEWSEQ_VP8_RESERVED_RANGE                   _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(19)
#define MBE_NEWSEQ_VP8_RESERVED_ROW                     0

#define MBE_NEWSEQ_VP8_MB_COLS_SHIFT                    _MK_SHIFT_CONST(11)
#define MBE_NEWSEQ_VP8_MB_COLS_FIELD                    _MK_FIELD_CONST(0xff, MBE_NEWSEQ_VP8_MB_COLS_SHIFT)
#define MBE_NEWSEQ_VP8_MB_COLS_RANGE                    _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(11)
#define MBE_NEWSEQ_VP8_MB_COLS_ROW                      0

#define MBE_NEWSEQ_VP8_MB_ROWS_SHIFT                    _MK_SHIFT_CONST(3)
#define MBE_NEWSEQ_VP8_MB_ROWS_FIELD                    _MK_FIELD_CONST(0xff, MBE_NEWSEQ_VP8_MB_ROWS_SHIFT)
#define MBE_NEWSEQ_VP8_MB_ROWS_RANGE                    _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(3)
#define MBE_NEWSEQ_VP8_MB_ROWS_ROW                      0

#define MBE_NEWSEQ_VP8_V_STD_SHIFT                      _MK_SHIFT_CONST(0)
#define MBE_NEWSEQ_VP8_V_STD_FIELD                      _MK_FIELD_CONST(0x7, MBE_NEWSEQ_VP8_V_STD_SHIFT)
#define MBE_NEWSEQ_VP8_V_STD_RANGE                      _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define MBE_NEWSEQ_VP8_V_STD_ROW                        0
#define MBE_NEWSEQ_VP8_V_STD_CODEC_EXT                  _MK_ENUM_CONST(3)


// Packet MBE_NEWSEQ_H264
#define MBE_NEWSEQ_H264_SIZE 32

#define MBE_NEWSEQ_H264_OPCODE_SHIFT                    _MK_SHIFT_CONST(28)
#define MBE_NEWSEQ_H264_OPCODE_FIELD                    _MK_FIELD_CONST(0xf, MBE_NEWSEQ_H264_OPCODE_SHIFT)
#define MBE_NEWSEQ_H264_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_NEWSEQ_H264_OPCODE_ROW                      0
#define MBE_NEWSEQ_H264_OPCODE_NEWSEQ                   _MK_ENUM_CONST(1)

#define MBE_NEWSEQ_H264_PROFILE_SHIFT                   _MK_SHIFT_CONST(21)
#define MBE_NEWSEQ_H264_PROFILE_FIELD                   _MK_FIELD_CONST(0x3, MBE_NEWSEQ_H264_PROFILE_SHIFT)
#define MBE_NEWSEQ_H264_PROFILE_RANGE                   _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(21)
#define MBE_NEWSEQ_H264_PROFILE_ROW                     0
#define MBE_NEWSEQ_H264_PROFILE_BASELINE                        _MK_ENUM_CONST(0)
#define MBE_NEWSEQ_H264_PROFILE_MAIN                    _MK_ENUM_CONST(1)
#define MBE_NEWSEQ_H264_PROFILE_HIGH                    _MK_ENUM_CONST(2)
#define MBE_NEWSEQ_H264_PROFILE_INVALID                 _MK_ENUM_CONST(3)

#define MBE_NEWSEQ_H264_MB_ADAPTIVE_FRAME_FIELD_FLAG_SHIFT                      _MK_SHIFT_CONST(20)
#define MBE_NEWSEQ_H264_MB_ADAPTIVE_FRAME_FIELD_FLAG_FIELD                      _MK_FIELD_CONST(0x1, MBE_NEWSEQ_H264_MB_ADAPTIVE_FRAME_FIELD_FLAG_SHIFT)
#define MBE_NEWSEQ_H264_MB_ADAPTIVE_FRAME_FIELD_FLAG_RANGE                      _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define MBE_NEWSEQ_H264_MB_ADAPTIVE_FRAME_FIELD_FLAG_ROW                        0

#define MBE_NEWSEQ_H264_COLOR_SHIFT                     _MK_SHIFT_CONST(19)
#define MBE_NEWSEQ_H264_COLOR_FIELD                     _MK_FIELD_CONST(0x1, MBE_NEWSEQ_H264_COLOR_SHIFT)
#define MBE_NEWSEQ_H264_COLOR_RANGE                     _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define MBE_NEWSEQ_H264_COLOR_ROW                       0
#define MBE_NEWSEQ_H264_COLOR_YUV                       _MK_ENUM_CONST(0)
#define MBE_NEWSEQ_H264_COLOR_MONO                      _MK_ENUM_CONST(1)

#define MBE_NEWSEQ_H264_MB_COLS_SHIFT                   _MK_SHIFT_CONST(11)
#define MBE_NEWSEQ_H264_MB_COLS_FIELD                   _MK_FIELD_CONST(0xff, MBE_NEWSEQ_H264_MB_COLS_SHIFT)
#define MBE_NEWSEQ_H264_MB_COLS_RANGE                   _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(11)
#define MBE_NEWSEQ_H264_MB_COLS_ROW                     0

#define MBE_NEWSEQ_H264_MB_ROWS_SHIFT                   _MK_SHIFT_CONST(3)
#define MBE_NEWSEQ_H264_MB_ROWS_FIELD                   _MK_FIELD_CONST(0xff, MBE_NEWSEQ_H264_MB_ROWS_SHIFT)
#define MBE_NEWSEQ_H264_MB_ROWS_RANGE                   _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(3)
#define MBE_NEWSEQ_H264_MB_ROWS_ROW                     0

#define MBE_NEWSEQ_H264_V_STD_SHIFT                     _MK_SHIFT_CONST(0)
#define MBE_NEWSEQ_H264_V_STD_FIELD                     _MK_FIELD_CONST(0x7, MBE_NEWSEQ_H264_V_STD_SHIFT)
#define MBE_NEWSEQ_H264_V_STD_RANGE                     _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define MBE_NEWSEQ_H264_V_STD_ROW                       0
#define MBE_NEWSEQ_H264_V_STD_H264                      _MK_ENUM_CONST(5)


// Packet MBE_NEWPIC_H264
#define MBE_NEWPIC_H264_SIZE 32

#define MBE_NEWPIC_H264_OPCODE_SHIFT                    _MK_SHIFT_CONST(28)
#define MBE_NEWPIC_H264_OPCODE_FIELD                    _MK_FIELD_CONST(0xf, MBE_NEWPIC_H264_OPCODE_SHIFT)
#define MBE_NEWPIC_H264_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_NEWPIC_H264_OPCODE_ROW                      0
#define MBE_NEWPIC_H264_OPCODE_NEWPIC                   _MK_ENUM_CONST(2)

#define MBE_NEWPIC_H264_ZERO_SHIFT                      _MK_SHIFT_CONST(27)
#define MBE_NEWPIC_H264_ZERO_FIELD                      _MK_FIELD_CONST(0x1, MBE_NEWPIC_H264_ZERO_SHIFT)
#define MBE_NEWPIC_H264_ZERO_RANGE                      _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define MBE_NEWPIC_H264_ZERO_ROW                        0

#define MBE_NEWPIC_H264_SYNCTOKEN_SHIFT                 _MK_SHIFT_CONST(25)
#define MBE_NEWPIC_H264_SYNCTOKEN_FIELD                 _MK_FIELD_CONST(0x1, MBE_NEWPIC_H264_SYNCTOKEN_SHIFT)
#define MBE_NEWPIC_H264_SYNCTOKEN_RANGE                 _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define MBE_NEWPIC_H264_SYNCTOKEN_ROW                   0
#define MBE_NEWPIC_H264_SYNCTOKEN_OFF                   _MK_ENUM_CONST(0)
#define MBE_NEWPIC_H264_SYNCTOKEN_ON                    _MK_ENUM_CONST(1)

#define MBE_NEWPIC_H264_PIC_SWITCH_SHIFT                        _MK_SHIFT_CONST(24)
#define MBE_NEWPIC_H264_PIC_SWITCH_FIELD                        _MK_FIELD_CONST(0x1, MBE_NEWPIC_H264_PIC_SWITCH_SHIFT)
#define MBE_NEWPIC_H264_PIC_SWITCH_RANGE                        _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define MBE_NEWPIC_H264_PIC_SWITCH_ROW                  0

#define MBE_NEWPIC_H264_ERRMASK_SHIFT                   _MK_SHIFT_CONST(22)
#define MBE_NEWPIC_H264_ERRMASK_FIELD                   _MK_FIELD_CONST(0x3, MBE_NEWPIC_H264_ERRMASK_SHIFT)
#define MBE_NEWPIC_H264_ERRMASK_RANGE                   _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(22)
#define MBE_NEWPIC_H264_ERRMASK_ROW                     0

#define MBE_NEWPIC_H264_WEIGHTED_PRED_FLAG_SHIFT                        _MK_SHIFT_CONST(15)
#define MBE_NEWPIC_H264_WEIGHTED_PRED_FLAG_FIELD                        _MK_FIELD_CONST(0x1, MBE_NEWPIC_H264_WEIGHTED_PRED_FLAG_SHIFT)
#define MBE_NEWPIC_H264_WEIGHTED_PRED_FLAG_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define MBE_NEWPIC_H264_WEIGHTED_PRED_FLAG_ROW                  0

#define MBE_NEWPIC_H264_WEIGHTED_BIPRED_IDC_SHIFT                       _MK_SHIFT_CONST(13)
#define MBE_NEWPIC_H264_WEIGHTED_BIPRED_IDC_FIELD                       _MK_FIELD_CONST(0x3, MBE_NEWPIC_H264_WEIGHTED_BIPRED_IDC_SHIFT)
#define MBE_NEWPIC_H264_WEIGHTED_BIPRED_IDC_RANGE                       _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(13)
#define MBE_NEWPIC_H264_WEIGHTED_BIPRED_IDC_ROW                 0

#define MBE_NEWPIC_H264_FRM_ID_SHIFT                    _MK_SHIFT_CONST(8)
#define MBE_NEWPIC_H264_FRM_ID_FIELD                    _MK_FIELD_CONST(0x1f, MBE_NEWPIC_H264_FRM_ID_SHIFT)
#define MBE_NEWPIC_H264_FRM_ID_RANGE                    _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(8)
#define MBE_NEWPIC_H264_FRM_ID_ROW                      0

#define MBE_NEWPIC_H264_LEVEL_SHIFT                     _MK_SHIFT_CONST(4)
#define MBE_NEWPIC_H264_LEVEL_FIELD                     _MK_FIELD_CONST(0xf, MBE_NEWPIC_H264_LEVEL_SHIFT)
#define MBE_NEWPIC_H264_LEVEL_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(4)
#define MBE_NEWPIC_H264_LEVEL_ROW                       0

#define MBE_NEWPIC_H264_CONSTR_SHIFT                    _MK_SHIFT_CONST(2)
#define MBE_NEWPIC_H264_CONSTR_FIELD                    _MK_FIELD_CONST(0x1, MBE_NEWPIC_H264_CONSTR_SHIFT)
#define MBE_NEWPIC_H264_CONSTR_RANGE                    _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define MBE_NEWPIC_H264_CONSTR_ROW                      0

#define MBE_NEWPIC_H264_PROFILE_SHIFT                   _MK_SHIFT_CONST(1)
#define MBE_NEWPIC_H264_PROFILE_FIELD                   _MK_FIELD_CONST(0x1, MBE_NEWPIC_H264_PROFILE_SHIFT)
#define MBE_NEWPIC_H264_PROFILE_RANGE                   _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define MBE_NEWPIC_H264_PROFILE_ROW                     0
#define MBE_NEWPIC_H264_PROFILE_MAIN                    _MK_ENUM_CONST(1)
#define MBE_NEWPIC_H264_PROFILE_BASELINE                        _MK_ENUM_CONST(0)

#define MBE_NEWPIC_H264_DIRECT8X8_SHIFT                 _MK_SHIFT_CONST(0)
#define MBE_NEWPIC_H264_DIRECT8X8_FIELD                 _MK_FIELD_CONST(0x1, MBE_NEWPIC_H264_DIRECT8X8_SHIFT)
#define MBE_NEWPIC_H264_DIRECT8X8_RANGE                 _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MBE_NEWPIC_H264_DIRECT8X8_ROW                   0


// Packet MBE_BATCH_H264
#define MBE_BATCH_H264_SIZE 32

#define MBE_BATCH_H264_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define MBE_BATCH_H264_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, MBE_BATCH_H264_OPCODE_SHIFT)
#define MBE_BATCH_H264_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_BATCH_H264_OPCODE_ROW                       0
#define MBE_BATCH_H264_OPCODE_BATCH                     _MK_ENUM_CONST(2)

#define MBE_BATCH_H264_ONE_SHIFT                        _MK_SHIFT_CONST(27)
#define MBE_BATCH_H264_ONE_FIELD                        _MK_FIELD_CONST(0x1, MBE_BATCH_H264_ONE_SHIFT)
#define MBE_BATCH_H264_ONE_RANGE                        _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define MBE_BATCH_H264_ONE_ROW                  0

#define MBE_BATCH_H264_CMDS_SHIFT                       _MK_SHIFT_CONST(16)
#define MBE_BATCH_H264_CMDS_FIELD                       _MK_FIELD_CONST(0xf, MBE_BATCH_H264_CMDS_SHIFT)
#define MBE_BATCH_H264_CMDS_RANGE                       _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(16)
#define MBE_BATCH_H264_CMDS_ROW                 0

#define MBE_BATCH_H264_TIMES_SHIFT                      _MK_SHIFT_CONST(0)
#define MBE_BATCH_H264_TIMES_FIELD                      _MK_FIELD_CONST(0xffff, MBE_BATCH_H264_TIMES_SHIFT)
#define MBE_BATCH_H264_TIMES_RANGE                      _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define MBE_BATCH_H264_TIMES_ROW                        0


// Packet MBE_NEWSLICE_H264
#define MBE_NEWSLICE_H264_SIZE 32

#define MBE_NEWSLICE_H264_OPCODE_SHIFT                  _MK_SHIFT_CONST(28)
#define MBE_NEWSLICE_H264_OPCODE_FIELD                  _MK_FIELD_CONST(0xf, MBE_NEWSLICE_H264_OPCODE_SHIFT)
#define MBE_NEWSLICE_H264_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_NEWSLICE_H264_OPCODE_ROW                    0
#define MBE_NEWSLICE_H264_OPCODE_NEWSLICE                       _MK_ENUM_CONST(3)

#define MBE_NEWSLICE_H264_FIELD_PIC_FLAG_SHIFT                  _MK_SHIFT_CONST(27)
#define MBE_NEWSLICE_H264_FIELD_PIC_FLAG_FIELD                  _MK_FIELD_CONST(0x1, MBE_NEWSLICE_H264_FIELD_PIC_FLAG_SHIFT)
#define MBE_NEWSLICE_H264_FIELD_PIC_FLAG_RANGE                  _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define MBE_NEWSLICE_H264_FIELD_PIC_FLAG_ROW                    0

#define MBE_NEWSLICE_H264_BOTTOM_FIELD_FLAG_SHIFT                       _MK_SHIFT_CONST(26)
#define MBE_NEWSLICE_H264_BOTTOM_FIELD_FLAG_FIELD                       _MK_FIELD_CONST(0x1, MBE_NEWSLICE_H264_BOTTOM_FIELD_FLAG_SHIFT)
#define MBE_NEWSLICE_H264_BOTTOM_FIELD_FLAG_RANGE                       _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(26)
#define MBE_NEWSLICE_H264_BOTTOM_FIELD_FLAG_ROW                 0

#define MBE_NEWSLICE_H264_SHORT_SHIFT                   _MK_SHIFT_CONST(25)
#define MBE_NEWSLICE_H264_SHORT_FIELD                   _MK_FIELD_CONST(0x1, MBE_NEWSLICE_H264_SHORT_SHIFT)
#define MBE_NEWSLICE_H264_SHORT_RANGE                   _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define MBE_NEWSLICE_H264_SHORT_ROW                     0

#define MBE_NEWSLICE_H264_BETA_SHIFT                    _MK_SHIFT_CONST(21)
#define MBE_NEWSLICE_H264_BETA_FIELD                    _MK_FIELD_CONST(0xf, MBE_NEWSLICE_H264_BETA_SHIFT)
#define MBE_NEWSLICE_H264_BETA_RANGE                    _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(21)
#define MBE_NEWSLICE_H264_BETA_ROW                      0

#define MBE_NEWSLICE_H264_ALPHA_SHIFT                   _MK_SHIFT_CONST(17)
#define MBE_NEWSLICE_H264_ALPHA_FIELD                   _MK_FIELD_CONST(0xf, MBE_NEWSLICE_H264_ALPHA_SHIFT)
#define MBE_NEWSLICE_H264_ALPHA_RANGE                   _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(17)
#define MBE_NEWSLICE_H264_ALPHA_ROW                     0

#define MBE_NEWSLICE_H264_DISABLE_DB_SHIFT                      _MK_SHIFT_CONST(15)
#define MBE_NEWSLICE_H264_DISABLE_DB_FIELD                      _MK_FIELD_CONST(0x3, MBE_NEWSLICE_H264_DISABLE_DB_SHIFT)
#define MBE_NEWSLICE_H264_DISABLE_DB_RANGE                      _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(15)
#define MBE_NEWSLICE_H264_DISABLE_DB_ROW                        0

#define MBE_NEWSLICE_H264_DIRECT_SP_SHIFT                       _MK_SHIFT_CONST(3)
#define MBE_NEWSLICE_H264_DIRECT_SP_FIELD                       _MK_FIELD_CONST(0x1, MBE_NEWSLICE_H264_DIRECT_SP_SHIFT)
#define MBE_NEWSLICE_H264_DIRECT_SP_RANGE                       _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define MBE_NEWSLICE_H264_DIRECT_SP_ROW                 0

#define MBE_NEWSLICE_H264_TYPE_SHIFT                    _MK_SHIFT_CONST(0)
#define MBE_NEWSLICE_H264_TYPE_FIELD                    _MK_FIELD_CONST(0x3, MBE_NEWSLICE_H264_TYPE_SHIFT)
#define MBE_NEWSLICE_H264_TYPE_RANGE                    _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define MBE_NEWSLICE_H264_TYPE_ROW                      0
#define MBE_NEWSLICE_H264_TYPE_I_SLICE                  _MK_ENUM_CONST(1)
#define MBE_NEWSLICE_H264_TYPE_P_SLICE                  _MK_ENUM_CONST(2)
#define MBE_NEWSLICE_H264_TYPE_B_SLICE                  _MK_ENUM_CONST(3)


// Packet MBE_SETADDR_H264
#define MBE_SETADDR_H264_SIZE 32

#define MBE_SETADDR_H264_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define MBE_SETADDR_H264_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, MBE_SETADDR_H264_OPCODE_SHIFT)
#define MBE_SETADDR_H264_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_SETADDR_H264_OPCODE_ROW                     0
#define MBE_SETADDR_H264_OPCODE_SETADDR                 _MK_ENUM_CONST(10)

#define MBE_SETADDR_H264_ADR_TYPE_SHIFT                 _MK_SHIFT_CONST(25)
#define MBE_SETADDR_H264_ADR_TYPE_FIELD                 _MK_FIELD_CONST(0x7, MBE_SETADDR_H264_ADR_TYPE_SHIFT)
#define MBE_SETADDR_H264_ADR_TYPE_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(25)
#define MBE_SETADDR_H264_ADR_TYPE_ROW                   0
#define MBE_SETADDR_H264_ADR_TYPE_LMVA                  _MK_ENUM_CONST(0)
#define MBE_SETADDR_H264_ADR_TYPE_CMVA_R                        _MK_ENUM_CONST(1)
#define MBE_SETADDR_H264_ADR_TYPE_FMVA                  _MK_ENUM_CONST(2)
#define MBE_SETADDR_H264_ADR_TYPE_SMAP                  _MK_ENUM_CONST(3)
#define MBE_SETADDR_H264_ADR_TYPE_CMVA_W                        _MK_ENUM_CONST(4)
#define MBE_SETADDR_H264_ADR_TYPE_WP_TABLE                      _MK_ENUM_CONST(5)

#define MBE_SETADDR_H264_POSITION_SHIFT                 _MK_SHIFT_CONST(24)
#define MBE_SETADDR_H264_POSITION_FIELD                 _MK_FIELD_CONST(0x1, MBE_SETADDR_H264_POSITION_SHIFT)
#define MBE_SETADDR_H264_POSITION_RANGE                 _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define MBE_SETADDR_H264_POSITION_ROW                   0

#define MBE_SETADDR_H264_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define MBE_SETADDR_H264_VALUE_FIELD                    _MK_FIELD_CONST(0xffff, MBE_SETADDR_H264_VALUE_SHIFT)
#define MBE_SETADDR_H264_VALUE_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define MBE_SETADDR_H264_VALUE_ROW                      0


// Packet MBE_SETREFPIC_H264
#define MBE_SETREFPIC_H264_SIZE 32

#define MBE_SETREFPIC_H264_OPCODE_SHIFT                 _MK_SHIFT_CONST(28)
#define MBE_SETREFPIC_H264_OPCODE_FIELD                 _MK_FIELD_CONST(0xf, MBE_SETREFPIC_H264_OPCODE_SHIFT)
#define MBE_SETREFPIC_H264_OPCODE_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_SETREFPIC_H264_OPCODE_ROW                   0
#define MBE_SETREFPIC_H264_OPCODE_SETREFPIC                     _MK_ENUM_CONST(12)

#define MBE_SETREFPIC_H264_LIST_SHIFT                   _MK_SHIFT_CONST(26)
#define MBE_SETREFPIC_H264_LIST_FIELD                   _MK_FIELD_CONST(0x3, MBE_SETREFPIC_H264_LIST_SHIFT)
#define MBE_SETREFPIC_H264_LIST_RANGE                   _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(26)
#define MBE_SETREFPIC_H264_LIST_ROW                     0

#define MBE_SETREFPIC_H264_BASE_SHIFT                   _MK_SHIFT_CONST(24)
#define MBE_SETREFPIC_H264_BASE_FIELD                   _MK_FIELD_CONST(0x3, MBE_SETREFPIC_H264_BASE_SHIFT)
#define MBE_SETREFPIC_H264_BASE_RANGE                   _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(24)
#define MBE_SETREFPIC_H264_BASE_ROW                     0

#define MBE_SETREFPIC_H264_PIC3_SHIFT                   _MK_SHIFT_CONST(18)
#define MBE_SETREFPIC_H264_PIC3_FIELD                   _MK_FIELD_CONST(0x3f, MBE_SETREFPIC_H264_PIC3_SHIFT)
#define MBE_SETREFPIC_H264_PIC3_RANGE                   _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(18)
#define MBE_SETREFPIC_H264_PIC3_ROW                     0

#define MBE_SETREFPIC_H264_PIC2_SHIFT                   _MK_SHIFT_CONST(12)
#define MBE_SETREFPIC_H264_PIC2_FIELD                   _MK_FIELD_CONST(0x3f, MBE_SETREFPIC_H264_PIC2_SHIFT)
#define MBE_SETREFPIC_H264_PIC2_RANGE                   _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(12)
#define MBE_SETREFPIC_H264_PIC2_ROW                     0

#define MBE_SETREFPIC_H264_PIC1_SHIFT                   _MK_SHIFT_CONST(6)
#define MBE_SETREFPIC_H264_PIC1_FIELD                   _MK_FIELD_CONST(0x3f, MBE_SETREFPIC_H264_PIC1_SHIFT)
#define MBE_SETREFPIC_H264_PIC1_RANGE                   _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(6)
#define MBE_SETREFPIC_H264_PIC1_ROW                     0

#define MBE_SETREFPIC_H264_PIC0_SHIFT                   _MK_SHIFT_CONST(0)
#define MBE_SETREFPIC_H264_PIC0_FIELD                   _MK_FIELD_CONST(0x3f, MBE_SETREFPIC_H264_PIC0_SHIFT)
#define MBE_SETREFPIC_H264_PIC0_RANGE                   _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define MBE_SETREFPIC_H264_PIC0_ROW                     0


// Packet MBE_SETREFPIC1_H264
#define MBE_SETREFPIC1_H264_SIZE 32

#define MBE_SETREFPIC1_H264_OPCODE_SHIFT                        _MK_SHIFT_CONST(28)
#define MBE_SETREFPIC1_H264_OPCODE_FIELD                        _MK_FIELD_CONST(0xf, MBE_SETREFPIC1_H264_OPCODE_SHIFT)
#define MBE_SETREFPIC1_H264_OPCODE_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_SETREFPIC1_H264_OPCODE_ROW                  0
#define MBE_SETREFPIC1_H264_OPCODE_SETREFPIC1                   _MK_ENUM_CONST(4)

#define MBE_SETREFPIC1_H264_ONE_SHIFT                   _MK_SHIFT_CONST(27)
#define MBE_SETREFPIC1_H264_ONE_FIELD                   _MK_FIELD_CONST(0x1, MBE_SETREFPIC1_H264_ONE_SHIFT)
#define MBE_SETREFPIC1_H264_ONE_RANGE                   _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define MBE_SETREFPIC1_H264_ONE_ROW                     0

#define MBE_SETREFPIC1_H264_LIST_SHIFT                  _MK_SHIFT_CONST(25)
#define MBE_SETREFPIC1_H264_LIST_FIELD                  _MK_FIELD_CONST(0x3, MBE_SETREFPIC1_H264_LIST_SHIFT)
#define MBE_SETREFPIC1_H264_LIST_RANGE                  _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(25)
#define MBE_SETREFPIC1_H264_LIST_ROW                    0

#define MBE_SETREFPIC1_H264_BASE_SHIFT                  _MK_SHIFT_CONST(21)
#define MBE_SETREFPIC1_H264_BASE_FIELD                  _MK_FIELD_CONST(0xf, MBE_SETREFPIC1_H264_BASE_SHIFT)
#define MBE_SETREFPIC1_H264_BASE_RANGE                  _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(21)
#define MBE_SETREFPIC1_H264_BASE_ROW                    0

#define MBE_SETREFPIC1_H264_PARITY2_SHIFT                       _MK_SHIFT_CONST(20)
#define MBE_SETREFPIC1_H264_PARITY2_FIELD                       _MK_FIELD_CONST(0x1, MBE_SETREFPIC1_H264_PARITY2_SHIFT)
#define MBE_SETREFPIC1_H264_PARITY2_RANGE                       _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define MBE_SETREFPIC1_H264_PARITY2_ROW                 0
#define MBE_SETREFPIC1_H264_PARITY2_TOP                 _MK_ENUM_CONST(0)
#define MBE_SETREFPIC1_H264_PARITY2_BOTTOM                      _MK_ENUM_CONST(1)

#define MBE_SETREFPIC1_H264_PIC2_SHIFT                  _MK_SHIFT_CONST(14)
#define MBE_SETREFPIC1_H264_PIC2_FIELD                  _MK_FIELD_CONST(0x3f, MBE_SETREFPIC1_H264_PIC2_SHIFT)
#define MBE_SETREFPIC1_H264_PIC2_RANGE                  _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(14)
#define MBE_SETREFPIC1_H264_PIC2_ROW                    0

#define MBE_SETREFPIC1_H264_PARITY1_SHIFT                       _MK_SHIFT_CONST(13)
#define MBE_SETREFPIC1_H264_PARITY1_FIELD                       _MK_FIELD_CONST(0x1, MBE_SETREFPIC1_H264_PARITY1_SHIFT)
#define MBE_SETREFPIC1_H264_PARITY1_RANGE                       _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(13)
#define MBE_SETREFPIC1_H264_PARITY1_ROW                 0
#define MBE_SETREFPIC1_H264_PARITY1_TOP                 _MK_ENUM_CONST(0)
#define MBE_SETREFPIC1_H264_PARITY1_BOTTOM                      _MK_ENUM_CONST(1)

#define MBE_SETREFPIC1_H264_PIC1_SHIFT                  _MK_SHIFT_CONST(7)
#define MBE_SETREFPIC1_H264_PIC1_FIELD                  _MK_FIELD_CONST(0x3f, MBE_SETREFPIC1_H264_PIC1_SHIFT)
#define MBE_SETREFPIC1_H264_PIC1_RANGE                  _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(7)
#define MBE_SETREFPIC1_H264_PIC1_ROW                    0

#define MBE_SETREFPIC1_H264_PARITY0_SHIFT                       _MK_SHIFT_CONST(6)
#define MBE_SETREFPIC1_H264_PARITY0_FIELD                       _MK_FIELD_CONST(0x1, MBE_SETREFPIC1_H264_PARITY0_SHIFT)
#define MBE_SETREFPIC1_H264_PARITY0_RANGE                       _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define MBE_SETREFPIC1_H264_PARITY0_ROW                 0
#define MBE_SETREFPIC1_H264_PARITY0_TOP                 _MK_ENUM_CONST(0)
#define MBE_SETREFPIC1_H264_PARITY0_BOTTOM                      _MK_ENUM_CONST(1)

#define MBE_SETREFPIC1_H264_PIC0_SHIFT                  _MK_SHIFT_CONST(0)
#define MBE_SETREFPIC1_H264_PIC0_FIELD                  _MK_FIELD_CONST(0x3f, MBE_SETREFPIC1_H264_PIC0_SHIFT)
#define MBE_SETREFPIC1_H264_PIC0_RANGE                  _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define MBE_SETREFPIC1_H264_PIC0_ROW                    0


// Packet MBE_SETMVREF_H264
#define MBE_SETMVREF_H264_SIZE 32

#define MBE_SETMVREF_H264_OPCODE_SHIFT                  _MK_SHIFT_CONST(28)
#define MBE_SETMVREF_H264_OPCODE_FIELD                  _MK_FIELD_CONST(0xf, MBE_SETMVREF_H264_OPCODE_SHIFT)
#define MBE_SETMVREF_H264_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_SETMVREF_H264_OPCODE_ROW                    0
#define MBE_SETMVREF_H264_OPCODE_SETMVREF                       _MK_ENUM_CONST(7)

#define MBE_SETMVREF_H264_FIELD_MODE_SHIFT                      _MK_SHIFT_CONST(27)
#define MBE_SETMVREF_H264_FIELD_MODE_FIELD                      _MK_FIELD_CONST(0x1, MBE_SETMVREF_H264_FIELD_MODE_SHIFT)
#define MBE_SETMVREF_H264_FIELD_MODE_RANGE                      _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define MBE_SETMVREF_H264_FIELD_MODE_ROW                        0

#define MBE_SETMVREF_H264_LIST_SHIFT                    _MK_SHIFT_CONST(20)
#define MBE_SETMVREF_H264_LIST_FIELD                    _MK_FIELD_CONST(0x1, MBE_SETMVREF_H264_LIST_SHIFT)
#define MBE_SETMVREF_H264_LIST_RANGE                    _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define MBE_SETMVREF_H264_LIST_ROW                      0

#define MBE_SETMVREF_H264_REFINDEX3_SHIFT                       _MK_SHIFT_CONST(15)
#define MBE_SETMVREF_H264_REFINDEX3_FIELD                       _MK_FIELD_CONST(0x1f, MBE_SETMVREF_H264_REFINDEX3_SHIFT)
#define MBE_SETMVREF_H264_REFINDEX3_RANGE                       _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(15)
#define MBE_SETMVREF_H264_REFINDEX3_ROW                 0

#define MBE_SETMVREF_H264_REFINDEX2_SHIFT                       _MK_SHIFT_CONST(10)
#define MBE_SETMVREF_H264_REFINDEX2_FIELD                       _MK_FIELD_CONST(0x1f, MBE_SETMVREF_H264_REFINDEX2_SHIFT)
#define MBE_SETMVREF_H264_REFINDEX2_RANGE                       _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(10)
#define MBE_SETMVREF_H264_REFINDEX2_ROW                 0

#define MBE_SETMVREF_H264_REFINDEX1_SHIFT                       _MK_SHIFT_CONST(5)
#define MBE_SETMVREF_H264_REFINDEX1_FIELD                       _MK_FIELD_CONST(0x1f, MBE_SETMVREF_H264_REFINDEX1_SHIFT)
#define MBE_SETMVREF_H264_REFINDEX1_RANGE                       _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(5)
#define MBE_SETMVREF_H264_REFINDEX1_ROW                 0

#define MBE_SETMVREF_H264_REFINDEX0_SHIFT                       _MK_SHIFT_CONST(0)
#define MBE_SETMVREF_H264_REFINDEX0_FIELD                       _MK_FIELD_CONST(0x1f, MBE_SETMVREF_H264_REFINDEX0_SHIFT)
#define MBE_SETMVREF_H264_REFINDEX0_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define MBE_SETMVREF_H264_REFINDEX0_ROW                 0


// Packet MBE_SETMVREF1_H264
#define MBE_SETMVREF1_H264_SIZE 32

#define MBE_SETMVREF1_H264_OPCODE_SHIFT                 _MK_SHIFT_CONST(28)
#define MBE_SETMVREF1_H264_OPCODE_FIELD                 _MK_FIELD_CONST(0xf, MBE_SETMVREF1_H264_OPCODE_SHIFT)
#define MBE_SETMVREF1_H264_OPCODE_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_SETMVREF1_H264_OPCODE_ROW                   0
#define MBE_SETMVREF1_H264_OPCODE_SETMVREF                      _MK_ENUM_CONST(7)

#define MBE_SETMVREF1_H264_FIELD_MODE_SHIFT                     _MK_SHIFT_CONST(27)
#define MBE_SETMVREF1_H264_FIELD_MODE_FIELD                     _MK_FIELD_CONST(0x1, MBE_SETMVREF1_H264_FIELD_MODE_SHIFT)
#define MBE_SETMVREF1_H264_FIELD_MODE_RANGE                     _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define MBE_SETMVREF1_H264_FIELD_MODE_ROW                       0

#define MBE_SETMVREF1_H264_LIST_SHIFT                   _MK_SHIFT_CONST(24)
#define MBE_SETMVREF1_H264_LIST_FIELD                   _MK_FIELD_CONST(0x1, MBE_SETMVREF1_H264_LIST_SHIFT)
#define MBE_SETMVREF1_H264_LIST_RANGE                   _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define MBE_SETMVREF1_H264_LIST_ROW                     0

#define MBE_SETMVREF1_H264_REFINDEX3_SHIFT                      _MK_SHIFT_CONST(18)
#define MBE_SETMVREF1_H264_REFINDEX3_FIELD                      _MK_FIELD_CONST(0x3f, MBE_SETMVREF1_H264_REFINDEX3_SHIFT)
#define MBE_SETMVREF1_H264_REFINDEX3_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(18)
#define MBE_SETMVREF1_H264_REFINDEX3_ROW                        0

#define MBE_SETMVREF1_H264_REFINDEX2_SHIFT                      _MK_SHIFT_CONST(12)
#define MBE_SETMVREF1_H264_REFINDEX2_FIELD                      _MK_FIELD_CONST(0x3f, MBE_SETMVREF1_H264_REFINDEX2_SHIFT)
#define MBE_SETMVREF1_H264_REFINDEX2_RANGE                      _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(12)
#define MBE_SETMVREF1_H264_REFINDEX2_ROW                        0

#define MBE_SETMVREF1_H264_REFINDEX1_SHIFT                      _MK_SHIFT_CONST(6)
#define MBE_SETMVREF1_H264_REFINDEX1_FIELD                      _MK_FIELD_CONST(0x3f, MBE_SETMVREF1_H264_REFINDEX1_SHIFT)
#define MBE_SETMVREF1_H264_REFINDEX1_RANGE                      _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(6)
#define MBE_SETMVREF1_H264_REFINDEX1_ROW                        0

#define MBE_SETMVREF1_H264_REFINDEX0_SHIFT                      _MK_SHIFT_CONST(0)
#define MBE_SETMVREF1_H264_REFINDEX0_FIELD                      _MK_FIELD_CONST(0x3f, MBE_SETMVREF1_H264_REFINDEX0_SHIFT)
#define MBE_SETMVREF1_H264_REFINDEX0_RANGE                      _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define MBE_SETMVREF1_H264_REFINDEX0_ROW                        0


// Packet MBE_SETPOC1_H264
#define MBE_SETPOC1_H264_SIZE 17

#define MBE_SETPOC1_H264_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define MBE_SETPOC1_H264_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, MBE_SETPOC1_H264_OPCODE_SHIFT)
#define MBE_SETPOC1_H264_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_SETPOC1_H264_OPCODE_ROW                     0
#define MBE_SETPOC1_H264_OPCODE_SETPOC                  _MK_ENUM_CONST(13)

#define MBE_SETPOC1_H264_INDEX_SHIFT                    _MK_SHIFT_CONST(23)
#define MBE_SETPOC1_H264_INDEX_FIELD                    _MK_FIELD_CONST(0x1f, MBE_SETPOC1_H264_INDEX_SHIFT)
#define MBE_SETPOC1_H264_INDEX_RANGE                    _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(23)
#define MBE_SETPOC1_H264_INDEX_ROW                      0

#define MBE_SETPOC1_H264_TOP_MARKING_SHIFT                      _MK_SHIFT_CONST(21)
#define MBE_SETPOC1_H264_TOP_MARKING_FIELD                      _MK_FIELD_CONST(0x3, MBE_SETPOC1_H264_TOP_MARKING_SHIFT)
#define MBE_SETPOC1_H264_TOP_MARKING_RANGE                      _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(21)
#define MBE_SETPOC1_H264_TOP_MARKING_ROW                        0
#define MBE_SETPOC1_H264_TOP_MARKING_UNUSED                     _MK_ENUM_CONST(0)
#define MBE_SETPOC1_H264_TOP_MARKING_SHORT_TERM                 _MK_ENUM_CONST(1)
#define MBE_SETPOC1_H264_TOP_MARKING_LONG_TERM                  _MK_ENUM_CONST(2)

#define MBE_SETPOC1_H264_BOT_MARKING_SHIFT                      _MK_SHIFT_CONST(19)
#define MBE_SETPOC1_H264_BOT_MARKING_FIELD                      _MK_FIELD_CONST(0x3, MBE_SETPOC1_H264_BOT_MARKING_SHIFT)
#define MBE_SETPOC1_H264_BOT_MARKING_RANGE                      _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(19)
#define MBE_SETPOC1_H264_BOT_MARKING_ROW                        0
#define MBE_SETPOC1_H264_BOT_MARKING_UNUSED                     _MK_ENUM_CONST(0)
#define MBE_SETPOC1_H264_BOT_MARKING_SHORT_TERM                 _MK_ENUM_CONST(1)
#define MBE_SETPOC1_H264_BOT_MARKING_LONG_TERM                  _MK_ENUM_CONST(2)

#define MBE_SETPOC1_H264_PIC_STRUCT_SHIFT                       _MK_SHIFT_CONST(17)
#define MBE_SETPOC1_H264_PIC_STRUCT_FIELD                       _MK_FIELD_CONST(0x3, MBE_SETPOC1_H264_PIC_STRUCT_SHIFT)
#define MBE_SETPOC1_H264_PIC_STRUCT_RANGE                       _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(17)
#define MBE_SETPOC1_H264_PIC_STRUCT_ROW                 0
#define MBE_SETPOC1_H264_PIC_STRUCT_TOP                 _MK_ENUM_CONST(0)
#define MBE_SETPOC1_H264_PIC_STRUCT_BOTTOM                      _MK_ENUM_CONST(1)
#define MBE_SETPOC1_H264_PIC_STRUCT_TOP_BOTTOM                  _MK_ENUM_CONST(2)

#define MBE_SETPOC1_H264_ONE_SHIFT                      _MK_SHIFT_CONST(16)
#define MBE_SETPOC1_H264_ONE_FIELD                      _MK_FIELD_CONST(0x1, MBE_SETPOC1_H264_ONE_SHIFT)
#define MBE_SETPOC1_H264_ONE_RANGE                      _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define MBE_SETPOC1_H264_ONE_ROW                        0

#define MBE_SETPOC1_H264_PAIR_STRUCT_SHIFT                      _MK_SHIFT_CONST(15)
#define MBE_SETPOC1_H264_PAIR_STRUCT_FIELD                      _MK_FIELD_CONST(0x1, MBE_SETPOC1_H264_PAIR_STRUCT_SHIFT)
#define MBE_SETPOC1_H264_PAIR_STRUCT_RANGE                      _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define MBE_SETPOC1_H264_PAIR_STRUCT_ROW                        0
#define MBE_SETPOC1_H264_PAIR_STRUCT_FRAME                      _MK_ENUM_CONST(0)
#define MBE_SETPOC1_H264_PAIR_STRUCT_FIELD_PAIR                 _MK_ENUM_CONST(1)


// Packet MBE_SETPOC_H264_1
#define MBE_SETPOC_H264_1_SIZE 32

#define MBE_SETPOC_H264_1_POC_SHIFT                     _MK_SHIFT_CONST(0)
#define MBE_SETPOC_H264_1_POC_FIELD                     _MK_FIELD_CONST(0xffffffff, MBE_SETPOC_H264_1_POC_SHIFT)
#define MBE_SETPOC_H264_1_POC_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define MBE_SETPOC_H264_1_POC_ROW                       0


// Packet MBE_SETPOC_H264_2
#define MBE_SETPOC_H264_2_SIZE 32

#define MBE_SETPOC_H264_2_POC_SHIFT                     _MK_SHIFT_CONST(0)
#define MBE_SETPOC_H264_2_POC_FIELD                     _MK_FIELD_CONST(0xffffffff, MBE_SETPOC_H264_2_POC_SHIFT)
#define MBE_SETPOC_H264_2_POC_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define MBE_SETPOC_H264_2_POC_ROW                       0


// Packet MBE_SETPOC_H264
#define MBE_SETPOC_H264_SIZE 32

#define MBE_SETPOC_H264_OPCODE_SHIFT                    _MK_SHIFT_CONST(28)
#define MBE_SETPOC_H264_OPCODE_FIELD                    _MK_FIELD_CONST(0xf, MBE_SETPOC_H264_OPCODE_SHIFT)
#define MBE_SETPOC_H264_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_SETPOC_H264_OPCODE_ROW                      0
#define MBE_SETPOC_H264_OPCODE_SETPOC                   _MK_ENUM_CONST(13)

#define MBE_SETPOC_H264_INDEX_SHIFT                     _MK_SHIFT_CONST(23)
#define MBE_SETPOC_H264_INDEX_FIELD                     _MK_FIELD_CONST(0x1f, MBE_SETPOC_H264_INDEX_SHIFT)
#define MBE_SETPOC_H264_INDEX_RANGE                     _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(23)
#define MBE_SETPOC_H264_INDEX_ROW                       0

#define MBE_SETPOC_H264_LONGTERM_SHIFT                  _MK_SHIFT_CONST(22)
#define MBE_SETPOC_H264_LONGTERM_FIELD                  _MK_FIELD_CONST(0x1, MBE_SETPOC_H264_LONGTERM_SHIFT)
#define MBE_SETPOC_H264_LONGTERM_RANGE                  _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define MBE_SETPOC_H264_LONGTERM_ROW                    0

#define MBE_SETPOC_H264_POSITION_SHIFT                  _MK_SHIFT_CONST(21)
#define MBE_SETPOC_H264_POSITION_FIELD                  _MK_FIELD_CONST(0x1, MBE_SETPOC_H264_POSITION_SHIFT)
#define MBE_SETPOC_H264_POSITION_RANGE                  _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define MBE_SETPOC_H264_POSITION_ROW                    0
#define MBE_SETPOC_H264_POSITION_LOW                    _MK_ENUM_CONST(0)
#define MBE_SETPOC_H264_POSITION_HIGH                   _MK_ENUM_CONST(1)

#define MBE_SETPOC_H264_ZERO_SHIFT                      _MK_SHIFT_CONST(16)
#define MBE_SETPOC_H264_ZERO_FIELD                      _MK_FIELD_CONST(0x1, MBE_SETPOC_H264_ZERO_SHIFT)
#define MBE_SETPOC_H264_ZERO_RANGE                      _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define MBE_SETPOC_H264_ZERO_ROW                        0

#define MBE_SETPOC_H264_POC_SHIFT                       _MK_SHIFT_CONST(0)
#define MBE_SETPOC_H264_POC_FIELD                       _MK_FIELD_CONST(0xffff, MBE_SETPOC_H264_POC_SHIFT)
#define MBE_SETPOC_H264_POC_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define MBE_SETPOC_H264_POC_ROW                 0


// Packet MBE_SETMVD_H264
#define MBE_SETMVD_H264_SIZE 32

#define MBE_SETMVD_H264_OPCODE_SHIFT                    _MK_SHIFT_CONST(28)
#define MBE_SETMVD_H264_OPCODE_FIELD                    _MK_FIELD_CONST(0xf, MBE_SETMVD_H264_OPCODE_SHIFT)
#define MBE_SETMVD_H264_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_SETMVD_H264_OPCODE_ROW                      0
#define MBE_SETMVD_H264_OPCODE_SETMVD                   _MK_ENUM_CONST(6)

#define MBE_SETMVD_H264_DDY_SHIFT                       _MK_SHIFT_CONST(15)
#define MBE_SETMVD_H264_DDY_FIELD                       _MK_FIELD_CONST(0x1fff, MBE_SETMVD_H264_DDY_SHIFT)
#define MBE_SETMVD_H264_DDY_RANGE                       _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(15)
#define MBE_SETMVD_H264_DDY_ROW                 0

#define MBE_SETMVD_H264_DDX_SHIFT                       _MK_SHIFT_CONST(0)
#define MBE_SETMVD_H264_DDX_FIELD                       _MK_FIELD_CONST(0x7fff, MBE_SETMVD_H264_DDX_SHIFT)
#define MBE_SETMVD_H264_DDX_RANGE                       _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(0)
#define MBE_SETMVD_H264_DDX_ROW                 0


// Packet MBE_SETPPCBP_H264
#define MBE_SETPPCBP_H264_SIZE 32

#define MBE_SETPPCBP_H264_OPCODE_SHIFT                  _MK_SHIFT_CONST(28)
#define MBE_SETPPCBP_H264_OPCODE_FIELD                  _MK_FIELD_CONST(0xf, MBE_SETPPCBP_H264_OPCODE_SHIFT)
#define MBE_SETPPCBP_H264_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_SETPPCBP_H264_OPCODE_ROW                    0
#define MBE_SETPPCBP_H264_OPCODE_SETPPCBP                       _MK_ENUM_CONST(4)

#define MBE_SETPPCBP_H264_ZERO_SHIFT                    _MK_SHIFT_CONST(27)
#define MBE_SETPPCBP_H264_ZERO_FIELD                    _MK_FIELD_CONST(0x1, MBE_SETPPCBP_H264_ZERO_SHIFT)
#define MBE_SETPPCBP_H264_ZERO_RANGE                    _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define MBE_SETPPCBP_H264_ZERO_ROW                      0

#define MBE_SETPPCBP_H264_CBP_SHIFT                     _MK_SHIFT_CONST(0)
#define MBE_SETPPCBP_H264_CBP_FIELD                     _MK_FIELD_CONST(0xffffff, MBE_SETPPCBP_H264_CBP_SHIFT)
#define MBE_SETPPCBP_H264_CBP_RANGE                     _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(0)
#define MBE_SETPPCBP_H264_CBP_ROW                       0


// Packet MBE_NEWMV1_H264
#define MBE_NEWMV1_H264_SIZE 32

#define MBE_NEWMV1_H264_OPCODE_SHIFT                    _MK_SHIFT_CONST(28)
#define MBE_NEWMV1_H264_OPCODE_FIELD                    _MK_FIELD_CONST(0xf, MBE_NEWMV1_H264_OPCODE_SHIFT)
#define MBE_NEWMV1_H264_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_NEWMV1_H264_OPCODE_ROW                      0
#define MBE_NEWMV1_H264_OPCODE_NEWMV1                   _MK_ENUM_CONST(5)

#define MBE_NEWMV1_H264_AVAILABLE_D_BOT_SHIFT                   _MK_SHIFT_CONST(27)
#define MBE_NEWMV1_H264_AVAILABLE_D_BOT_FIELD                   _MK_FIELD_CONST(0x1, MBE_NEWMV1_H264_AVAILABLE_D_BOT_SHIFT)
#define MBE_NEWMV1_H264_AVAILABLE_D_BOT_RANGE                   _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define MBE_NEWMV1_H264_AVAILABLE_D_BOT_ROW                     0

#define MBE_NEWMV1_H264_AVAILABLE_C_BOT_SHIFT                   _MK_SHIFT_CONST(26)
#define MBE_NEWMV1_H264_AVAILABLE_C_BOT_FIELD                   _MK_FIELD_CONST(0x1, MBE_NEWMV1_H264_AVAILABLE_C_BOT_SHIFT)
#define MBE_NEWMV1_H264_AVAILABLE_C_BOT_RANGE                   _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(26)
#define MBE_NEWMV1_H264_AVAILABLE_C_BOT_ROW                     0

#define MBE_NEWMV1_H264_AVAILABLE_B_BOT_SHIFT                   _MK_SHIFT_CONST(25)
#define MBE_NEWMV1_H264_AVAILABLE_B_BOT_FIELD                   _MK_FIELD_CONST(0x1, MBE_NEWMV1_H264_AVAILABLE_B_BOT_SHIFT)
#define MBE_NEWMV1_H264_AVAILABLE_B_BOT_RANGE                   _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define MBE_NEWMV1_H264_AVAILABLE_B_BOT_ROW                     0

#define MBE_NEWMV1_H264_AVAILABLE_A_BOT_SHIFT                   _MK_SHIFT_CONST(24)
#define MBE_NEWMV1_H264_AVAILABLE_A_BOT_FIELD                   _MK_FIELD_CONST(0x1, MBE_NEWMV1_H264_AVAILABLE_A_BOT_SHIFT)
#define MBE_NEWMV1_H264_AVAILABLE_A_BOT_RANGE                   _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define MBE_NEWMV1_H264_AVAILABLE_A_BOT_ROW                     0

#define MBE_NEWMV1_H264_AVAILABLE_D_SHIFT                       _MK_SHIFT_CONST(23)
#define MBE_NEWMV1_H264_AVAILABLE_D_FIELD                       _MK_FIELD_CONST(0x1, MBE_NEWMV1_H264_AVAILABLE_D_SHIFT)
#define MBE_NEWMV1_H264_AVAILABLE_D_RANGE                       _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define MBE_NEWMV1_H264_AVAILABLE_D_ROW                 0

#define MBE_NEWMV1_H264_LAST_BLOCK_SHIFT                        _MK_SHIFT_CONST(22)
#define MBE_NEWMV1_H264_LAST_BLOCK_FIELD                        _MK_FIELD_CONST(0x1, MBE_NEWMV1_H264_LAST_BLOCK_SHIFT)
#define MBE_NEWMV1_H264_LAST_BLOCK_RANGE                        _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define MBE_NEWMV1_H264_LAST_BLOCK_ROW                  0

#define MBE_NEWMV1_H264_AVAILABLE_B_SHIFT                       _MK_SHIFT_CONST(21)
#define MBE_NEWMV1_H264_AVAILABLE_B_FIELD                       _MK_FIELD_CONST(0x1, MBE_NEWMV1_H264_AVAILABLE_B_SHIFT)
#define MBE_NEWMV1_H264_AVAILABLE_B_RANGE                       _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define MBE_NEWMV1_H264_AVAILABLE_B_ROW                 0

#define MBE_NEWMV1_H264_AVAILABLE_A_SHIFT                       _MK_SHIFT_CONST(20)
#define MBE_NEWMV1_H264_AVAILABLE_A_FIELD                       _MK_FIELD_CONST(0x1, MBE_NEWMV1_H264_AVAILABLE_A_SHIFT)
#define MBE_NEWMV1_H264_AVAILABLE_A_RANGE                       _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define MBE_NEWMV1_H264_AVAILABLE_A_ROW                 0

#define MBE_NEWMV1_H264_AVAILABLE_C_SHIFT                       _MK_SHIFT_CONST(19)
#define MBE_NEWMV1_H264_AVAILABLE_C_FIELD                       _MK_FIELD_CONST(0x1, MBE_NEWMV1_H264_AVAILABLE_C_SHIFT)
#define MBE_NEWMV1_H264_AVAILABLE_C_RANGE                       _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define MBE_NEWMV1_H264_AVAILABLE_C_ROW                 0

#define MBE_NEWMV1_H264_TARGET_BLOCK_SHIFT                      _MK_SHIFT_CONST(16)
#define MBE_NEWMV1_H264_TARGET_BLOCK_FIELD                      _MK_FIELD_CONST(0x7, MBE_NEWMV1_H264_TARGET_BLOCK_SHIFT)
#define MBE_NEWMV1_H264_TARGET_BLOCK_RANGE                      _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(16)
#define MBE_NEWMV1_H264_TARGET_BLOCK_ROW                        0
#define MBE_NEWMV1_H264_TARGET_BLOCK_INTRA4x4_0_3                       _MK_ENUM_CONST(0)
#define MBE_NEWMV1_H264_TARGET_BLOCK_INTRA4x4_4_7                       _MK_ENUM_CONST(1)
#define MBE_NEWMV1_H264_TARGET_BLOCK_INTRA4x4_8_11                      _MK_ENUM_CONST(2)
#define MBE_NEWMV1_H264_TARGET_BLOCK_INTRA4x4_12_15                     _MK_ENUM_CONST(3)
#define MBE_NEWMV1_H264_TARGET_BLOCK_CHROMA                     _MK_ENUM_CONST(4)
#define MBE_NEWMV1_H264_TARGET_BLOCK_INTRA8x8                   _MK_ENUM_CONST(6)

#define MBE_NEWMV1_H264_INTRA_MODE_SHIFT                        _MK_SHIFT_CONST(0)
#define MBE_NEWMV1_H264_INTRA_MODE_FIELD                        _MK_FIELD_CONST(0xffff, MBE_NEWMV1_H264_INTRA_MODE_SHIFT)
#define MBE_NEWMV1_H264_INTRA_MODE_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define MBE_NEWMV1_H264_INTRA_MODE_ROW                  0

#define MBE_NEWMV1_H264_INTRA_MODE_3_SHIFT                      _MK_SHIFT_CONST(12)
#define MBE_NEWMV1_H264_INTRA_MODE_3_FIELD                      _MK_FIELD_CONST(0xf, MBE_NEWMV1_H264_INTRA_MODE_3_SHIFT)
#define MBE_NEWMV1_H264_INTRA_MODE_3_RANGE                      _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(12)
#define MBE_NEWMV1_H264_INTRA_MODE_3_ROW                        0

#define MBE_NEWMV1_H264_INTRA_MODE_2_SHIFT                      _MK_SHIFT_CONST(8)
#define MBE_NEWMV1_H264_INTRA_MODE_2_FIELD                      _MK_FIELD_CONST(0xf, MBE_NEWMV1_H264_INTRA_MODE_2_SHIFT)
#define MBE_NEWMV1_H264_INTRA_MODE_2_RANGE                      _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(8)
#define MBE_NEWMV1_H264_INTRA_MODE_2_ROW                        0

#define MBE_NEWMV1_H264_INTRA_MODE_1_SHIFT                      _MK_SHIFT_CONST(4)
#define MBE_NEWMV1_H264_INTRA_MODE_1_FIELD                      _MK_FIELD_CONST(0xf, MBE_NEWMV1_H264_INTRA_MODE_1_SHIFT)
#define MBE_NEWMV1_H264_INTRA_MODE_1_RANGE                      _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(4)
#define MBE_NEWMV1_H264_INTRA_MODE_1_ROW                        0

#define MBE_NEWMV1_H264_INTRA_MODE_0_SHIFT                      _MK_SHIFT_CONST(0)
#define MBE_NEWMV1_H264_INTRA_MODE_0_FIELD                      _MK_FIELD_CONST(0xf, MBE_NEWMV1_H264_INTRA_MODE_0_SHIFT)
#define MBE_NEWMV1_H264_INTRA_MODE_0_RANGE                      _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(0)
#define MBE_NEWMV1_H264_INTRA_MODE_0_ROW                        0


// Packet MBE_NEWMB_H264
#define MBE_NEWMB_H264_SIZE 32

#define MBE_NEWMB_H264_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define MBE_NEWMB_H264_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, MBE_NEWMB_H264_OPCODE_SHIFT)
#define MBE_NEWMB_H264_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_NEWMB_H264_OPCODE_ROW                       0
#define MBE_NEWMB_H264_OPCODE_NEWMB                     _MK_ENUM_CONST(9)

#define MBE_NEWMB_H264_MVP_SHIFT                        _MK_SHIFT_CONST(27)
#define MBE_NEWMB_H264_MVP_FIELD                        _MK_FIELD_CONST(0x1, MBE_NEWMB_H264_MVP_SHIFT)
#define MBE_NEWMB_H264_MVP_RANGE                        _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define MBE_NEWMB_H264_MVP_ROW                  0

#define MBE_NEWMB_H264_BSC_SHIFT                        _MK_SHIFT_CONST(26)
#define MBE_NEWMB_H264_BSC_FIELD                        _MK_FIELD_CONST(0x1, MBE_NEWMB_H264_BSC_SHIFT)
#define MBE_NEWMB_H264_BSC_RANGE                        _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(26)
#define MBE_NEWMB_H264_BSC_ROW                  0

#define MBE_NEWMB_H264_FMV_SHIFT                        _MK_SHIFT_CONST(25)
#define MBE_NEWMB_H264_FMV_FIELD                        _MK_FIELD_CONST(0x1, MBE_NEWMB_H264_FMV_SHIFT)
#define MBE_NEWMB_H264_FMV_RANGE                        _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define MBE_NEWMB_H264_FMV_ROW                  0

#define MBE_NEWMB_H264_CMV_SHIFT                        _MK_SHIFT_CONST(24)
#define MBE_NEWMB_H264_CMV_FIELD                        _MK_FIELD_CONST(0x1, MBE_NEWMB_H264_CMV_SHIFT)
#define MBE_NEWMB_H264_CMV_RANGE                        _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define MBE_NEWMB_H264_CMV_ROW                  0

#define MBE_NEWMB_H264_AVAILABLE_D_SHIFT                        _MK_SHIFT_CONST(23)
#define MBE_NEWMB_H264_AVAILABLE_D_FIELD                        _MK_FIELD_CONST(0x1, MBE_NEWMB_H264_AVAILABLE_D_SHIFT)
#define MBE_NEWMB_H264_AVAILABLE_D_RANGE                        _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define MBE_NEWMB_H264_AVAILABLE_D_ROW                  0

#define MBE_NEWMB_H264_AVAILABLE_C_SHIFT                        _MK_SHIFT_CONST(22)
#define MBE_NEWMB_H264_AVAILABLE_C_FIELD                        _MK_FIELD_CONST(0x1, MBE_NEWMB_H264_AVAILABLE_C_SHIFT)
#define MBE_NEWMB_H264_AVAILABLE_C_RANGE                        _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define MBE_NEWMB_H264_AVAILABLE_C_ROW                  0

#define MBE_NEWMB_H264_AVAILABLE_B_SHIFT                        _MK_SHIFT_CONST(21)
#define MBE_NEWMB_H264_AVAILABLE_B_FIELD                        _MK_FIELD_CONST(0x1, MBE_NEWMB_H264_AVAILABLE_B_SHIFT)
#define MBE_NEWMB_H264_AVAILABLE_B_RANGE                        _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define MBE_NEWMB_H264_AVAILABLE_B_ROW                  0

#define MBE_NEWMB_H264_AVAILABLE_A_SHIFT                        _MK_SHIFT_CONST(20)
#define MBE_NEWMB_H264_AVAILABLE_A_FIELD                        _MK_FIELD_CONST(0x1, MBE_NEWMB_H264_AVAILABLE_A_SHIFT)
#define MBE_NEWMB_H264_AVAILABLE_A_RANGE                        _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define MBE_NEWMB_H264_AVAILABLE_A_ROW                  0

#define MBE_NEWMB_H264_TYPE_SHIFT                       _MK_SHIFT_CONST(14)
#define MBE_NEWMB_H264_TYPE_FIELD                       _MK_FIELD_CONST(0x3f, MBE_NEWMB_H264_TYPE_SHIFT)
#define MBE_NEWMB_H264_TYPE_RANGE                       _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(14)
#define MBE_NEWMB_H264_TYPE_ROW                 0
#define MBE_NEWMB_H264_TYPE_P_L0_16X16                  _MK_ENUM_CONST(0)
#define MBE_NEWMB_H264_TYPE_B_DIRECT_16X16                      _MK_ENUM_CONST(0)
#define MBE_NEWMB_H264_TYPE_P_L0_L0_16X8                        _MK_ENUM_CONST(1)
#define MBE_NEWMB_H264_TYPE_B_L0_16X16                  _MK_ENUM_CONST(1)
#define MBE_NEWMB_H264_TYPE_P_L0_L0_8X16                        _MK_ENUM_CONST(2)
#define MBE_NEWMB_H264_TYPE_B_L1_16X16                  _MK_ENUM_CONST(2)
#define MBE_NEWMB_H264_TYPE_P_8X8                       _MK_ENUM_CONST(3)
#define MBE_NEWMB_H264_TYPE_B_BI_16X16                  _MK_ENUM_CONST(3)
#define MBE_NEWMB_H264_TYPE_P_8X8REF0                   _MK_ENUM_CONST(4)
#define MBE_NEWMB_H264_TYPE_B_L0_L0_16X8                        _MK_ENUM_CONST(4)
#define MBE_NEWMB_H264_TYPE_B_L0_L0_8X16                        _MK_ENUM_CONST(5)
#define MBE_NEWMB_H264_TYPE_B_L1_L1_16X8                        _MK_ENUM_CONST(6)
#define MBE_NEWMB_H264_TYPE_B_L1_L1_8X16                        _MK_ENUM_CONST(7)
#define MBE_NEWMB_H264_TYPE_B_L0_L1_16X8                        _MK_ENUM_CONST(8)
#define MBE_NEWMB_H264_TYPE_B_L0_L1_8X16                        _MK_ENUM_CONST(9)
#define MBE_NEWMB_H264_TYPE_B_L1_L0_16X8                        _MK_ENUM_CONST(10)
#define MBE_NEWMB_H264_TYPE_B_L1_L0_8X16                        _MK_ENUM_CONST(11)
#define MBE_NEWMB_H264_TYPE_B_L0_BI_16X8                        _MK_ENUM_CONST(12)
#define MBE_NEWMB_H264_TYPE_B_L0_BI_8X16                        _MK_ENUM_CONST(13)
#define MBE_NEWMB_H264_TYPE_B_L1_BI_16X8                        _MK_ENUM_CONST(14)
#define MBE_NEWMB_H264_TYPE_B_L1_BI_8X16                        _MK_ENUM_CONST(15)
#define MBE_NEWMB_H264_TYPE_B_BI_L0_16X8                        _MK_ENUM_CONST(16)
#define MBE_NEWMB_H264_TYPE_B_BI_L0_8X16                        _MK_ENUM_CONST(17)
#define MBE_NEWMB_H264_TYPE_B_BI_L1_16X8                        _MK_ENUM_CONST(18)
#define MBE_NEWMB_H264_TYPE_B_BI_L1_8X16                        _MK_ENUM_CONST(19)
#define MBE_NEWMB_H264_TYPE_B_BI_BI_16X8                        _MK_ENUM_CONST(20)
#define MBE_NEWMB_H264_TYPE_B_BI_BI_8X16                        _MK_ENUM_CONST(21)
#define MBE_NEWMB_H264_TYPE_B_8X8                       _MK_ENUM_CONST(22)
#define MBE_NEWMB_H264_TYPE_I_NXN                       _MK_ENUM_CONST(0)
#define MBE_NEWMB_H264_TYPE_P_I_NXN                     _MK_ENUM_CONST(5)
#define MBE_NEWMB_H264_TYPE_B_I_NXN                     _MK_ENUM_CONST(23)
#define MBE_NEWMB_H264_TYPE_I_16X16_0_0_0                       _MK_ENUM_CONST(1)
#define MBE_NEWMB_H264_TYPE_P_I_16X16_0_0_0                     _MK_ENUM_CONST(6)
#define MBE_NEWMB_H264_TYPE_B_I_16X16_0_0_0                     _MK_ENUM_CONST(24)
#define MBE_NEWMB_H264_TYPE_I_16X16_1_0_0                       _MK_ENUM_CONST(2)
#define MBE_NEWMB_H264_TYPE_P_I_16X16_1_0_0                     _MK_ENUM_CONST(7)
#define MBE_NEWMB_H264_TYPE_B_I_16X16_1_0_0                     _MK_ENUM_CONST(25)
#define MBE_NEWMB_H264_TYPE_I_16X16_2_0_0                       _MK_ENUM_CONST(3)
#define MBE_NEWMB_H264_TYPE_P_I_16X16_2_0_0                     _MK_ENUM_CONST(8)
#define MBE_NEWMB_H264_TYPE_B_I_16X16_2_0_0                     _MK_ENUM_CONST(26)
#define MBE_NEWMB_H264_TYPE_I_16X16_3_0_0                       _MK_ENUM_CONST(4)
#define MBE_NEWMB_H264_TYPE_P_I_16X16_3_0_0                     _MK_ENUM_CONST(9)
#define MBE_NEWMB_H264_TYPE_B_I_16X16_3_0_0                     _MK_ENUM_CONST(27)
#define MBE_NEWMB_H264_TYPE_I_16X16_0_1_0                       _MK_ENUM_CONST(5)
#define MBE_NEWMB_H264_TYPE_P_I_16X16_0_1_0                     _MK_ENUM_CONST(10)
#define MBE_NEWMB_H264_TYPE_B_I_16X16_0_1_0                     _MK_ENUM_CONST(28)
#define MBE_NEWMB_H264_TYPE_I_16X16_1_1_0                       _MK_ENUM_CONST(6)
#define MBE_NEWMB_H264_TYPE_P_I_16X16_1_1_0                     _MK_ENUM_CONST(11)
#define MBE_NEWMB_H264_TYPE_B_I_16X16_1_1_0                     _MK_ENUM_CONST(29)
#define MBE_NEWMB_H264_TYPE_I_16X16_2_1_0                       _MK_ENUM_CONST(7)
#define MBE_NEWMB_H264_TYPE_P_I_16X16_2_1_0                     _MK_ENUM_CONST(12)
#define MBE_NEWMB_H264_TYPE_B_I_16X16_2_1_0                     _MK_ENUM_CONST(30)
#define MBE_NEWMB_H264_TYPE_I_16X16_3_1_0                       _MK_ENUM_CONST(8)
#define MBE_NEWMB_H264_TYPE_P_I_16X16_3_1_0                     _MK_ENUM_CONST(13)
#define MBE_NEWMB_H264_TYPE_B_I_16X16_3_1_0                     _MK_ENUM_CONST(31)
#define MBE_NEWMB_H264_TYPE_I_16X16_0_2_0                       _MK_ENUM_CONST(9)
#define MBE_NEWMB_H264_TYPE_P_I_16X16_0_2_0                     _MK_ENUM_CONST(14)
#define MBE_NEWMB_H264_TYPE_B_I_16X16_0_2_0                     _MK_ENUM_CONST(32)
#define MBE_NEWMB_H264_TYPE_I_16X16_1_2_0                       _MK_ENUM_CONST(10)
#define MBE_NEWMB_H264_TYPE_P_I_16X16_1_2_0                     _MK_ENUM_CONST(15)
#define MBE_NEWMB_H264_TYPE_B_I_16X16_1_2_0                     _MK_ENUM_CONST(33)
#define MBE_NEWMB_H264_TYPE_I_16X16_2_2_0                       _MK_ENUM_CONST(11)
#define MBE_NEWMB_H264_TYPE_P_I_16X16_2_2_0                     _MK_ENUM_CONST(16)
#define MBE_NEWMB_H264_TYPE_B_I_16X16_2_2_0                     _MK_ENUM_CONST(34)
#define MBE_NEWMB_H264_TYPE_I_16X16_3_2_0                       _MK_ENUM_CONST(12)
#define MBE_NEWMB_H264_TYPE_P_I_16X16_3_2_0                     _MK_ENUM_CONST(17)
#define MBE_NEWMB_H264_TYPE_B_I_16X16_3_2_0                     _MK_ENUM_CONST(35)
#define MBE_NEWMB_H264_TYPE_I_16X16_0_0_1                       _MK_ENUM_CONST(13)
#define MBE_NEWMB_H264_TYPE_P_I_16X16_0_0_1                     _MK_ENUM_CONST(18)
#define MBE_NEWMB_H264_TYPE_B_I_16X16_0_0_1                     _MK_ENUM_CONST(36)
#define MBE_NEWMB_H264_TYPE_I_16X16_1_0_1                       _MK_ENUM_CONST(14)
#define MBE_NEWMB_H264_TYPE_P_I_16X16_1_0_1                     _MK_ENUM_CONST(19)
#define MBE_NEWMB_H264_TYPE_B_I_16X16_1_0_1                     _MK_ENUM_CONST(37)
#define MBE_NEWMB_H264_TYPE_I_16X16_2_0_1                       _MK_ENUM_CONST(15)
#define MBE_NEWMB_H264_TYPE_P_I_16X16_2_0_1                     _MK_ENUM_CONST(20)
#define MBE_NEWMB_H264_TYPE_B_I_16X16_2_0_1                     _MK_ENUM_CONST(38)
#define MBE_NEWMB_H264_TYPE_I_16X16_3_0_1                       _MK_ENUM_CONST(16)
#define MBE_NEWMB_H264_TYPE_P_I_16X16_3_0_1                     _MK_ENUM_CONST(21)
#define MBE_NEWMB_H264_TYPE_B_I_16X16_3_0_1                     _MK_ENUM_CONST(39)
#define MBE_NEWMB_H264_TYPE_I_16X16_0_1_1                       _MK_ENUM_CONST(17)
#define MBE_NEWMB_H264_TYPE_P_I_16X16_0_1_1                     _MK_ENUM_CONST(22)
#define MBE_NEWMB_H264_TYPE_B_I_16X16_0_1_1                     _MK_ENUM_CONST(40)
#define MBE_NEWMB_H264_TYPE_I_16X16_1_1_1                       _MK_ENUM_CONST(18)
#define MBE_NEWMB_H264_TYPE_P_I_16X16_1_1_1                     _MK_ENUM_CONST(23)
#define MBE_NEWMB_H264_TYPE_B_I_16X16_1_1_1                     _MK_ENUM_CONST(41)
#define MBE_NEWMB_H264_TYPE_I_16X16_2_1_1                       _MK_ENUM_CONST(19)
#define MBE_NEWMB_H264_TYPE_P_I_16X16_2_1_1                     _MK_ENUM_CONST(24)
#define MBE_NEWMB_H264_TYPE_B_I_16X16_2_1_1                     _MK_ENUM_CONST(42)
#define MBE_NEWMB_H264_TYPE_I_16X16_3_1_1                       _MK_ENUM_CONST(20)
#define MBE_NEWMB_H264_TYPE_P_I_16X16_3_1_1                     _MK_ENUM_CONST(25)
#define MBE_NEWMB_H264_TYPE_B_I_16X16_3_1_1                     _MK_ENUM_CONST(43)
#define MBE_NEWMB_H264_TYPE_I_16X16_0_2_1                       _MK_ENUM_CONST(21)
#define MBE_NEWMB_H264_TYPE_P_I_16X16_0_2_1                     _MK_ENUM_CONST(26)
#define MBE_NEWMB_H264_TYPE_B_I_16X16_0_2_1                     _MK_ENUM_CONST(44)
#define MBE_NEWMB_H264_TYPE_I_16X16_1_2_1                       _MK_ENUM_CONST(22)
#define MBE_NEWMB_H264_TYPE_P_I_16X16_1_2_1                     _MK_ENUM_CONST(27)
#define MBE_NEWMB_H264_TYPE_B_I_16X16_1_2_1                     _MK_ENUM_CONST(45)
#define MBE_NEWMB_H264_TYPE_I_16X16_2_2_1                       _MK_ENUM_CONST(23)
#define MBE_NEWMB_H264_TYPE_P_I_16X16_2_2_1                     _MK_ENUM_CONST(28)
#define MBE_NEWMB_H264_TYPE_B_I_16X16_2_2_1                     _MK_ENUM_CONST(46)
#define MBE_NEWMB_H264_TYPE_I_16X16_3_2_1                       _MK_ENUM_CONST(24)
#define MBE_NEWMB_H264_TYPE_P_I_16X16_3_2_1                     _MK_ENUM_CONST(29)
#define MBE_NEWMB_H264_TYPE_B_I_16X16_3_2_1                     _MK_ENUM_CONST(47)
#define MBE_NEWMB_H264_TYPE_I_PCM                       _MK_ENUM_CONST(25)
#define MBE_NEWMB_H264_TYPE_P_I_PCM                     _MK_ENUM_CONST(30)
#define MBE_NEWMB_H264_TYPE_B_I_PCM                     _MK_ENUM_CONST(48)
#define MBE_NEWMB_H264_TYPE_P_SKIP                      _MK_ENUM_CONST(63)
#define MBE_NEWMB_H264_TYPE_B_SKIP                      _MK_ENUM_CONST(0)

#define MBE_NEWMB_H264_X_MB_POS_SHIFT                   _MK_SHIFT_CONST(7)
#define MBE_NEWMB_H264_X_MB_POS_FIELD                   _MK_FIELD_CONST(0x7f, MBE_NEWMB_H264_X_MB_POS_SHIFT)
#define MBE_NEWMB_H264_X_MB_POS_RANGE                   _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(7)
#define MBE_NEWMB_H264_X_MB_POS_ROW                     0

#define MBE_NEWMB_H264_Y_MB_POS_SHIFT                   _MK_SHIFT_CONST(0)
#define MBE_NEWMB_H264_Y_MB_POS_FIELD                   _MK_FIELD_CONST(0x7f, MBE_NEWMB_H264_Y_MB_POS_SHIFT)
#define MBE_NEWMB_H264_Y_MB_POS_RANGE                   _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define MBE_NEWMB_H264_Y_MB_POS_ROW                     0


// Packet MBE_NEWMBEC_H264
#define MBE_NEWMBEC_H264_SIZE 32

#define MBE_NEWMBEC_H264_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define MBE_NEWMBEC_H264_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, MBE_NEWMBEC_H264_OPCODE_SHIFT)
#define MBE_NEWMBEC_H264_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_NEWMBEC_H264_OPCODE_ROW                     0
#define MBE_NEWMBEC_H264_OPCODE_NEWMBEC                 _MK_ENUM_CONST(14)

#define MBE_NEWMBEC_H264_HWSW_SHIFT                     _MK_SHIFT_CONST(27)
#define MBE_NEWMBEC_H264_HWSW_FIELD                     _MK_FIELD_CONST(0x1, MBE_NEWMBEC_H264_HWSW_SHIFT)
#define MBE_NEWMBEC_H264_HWSW_RANGE                     _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define MBE_NEWMBEC_H264_HWSW_ROW                       0

#define MBE_NEWMBEC_H264_MVP_SHIFT                      _MK_SHIFT_CONST(26)
#define MBE_NEWMBEC_H264_MVP_FIELD                      _MK_FIELD_CONST(0x1, MBE_NEWMBEC_H264_MVP_SHIFT)
#define MBE_NEWMBEC_H264_MVP_RANGE                      _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(26)
#define MBE_NEWMBEC_H264_MVP_ROW                        0

#define MBE_NEWMBEC_H264_BSC_SHIFT                      _MK_SHIFT_CONST(25)
#define MBE_NEWMBEC_H264_BSC_FIELD                      _MK_FIELD_CONST(0x1, MBE_NEWMBEC_H264_BSC_SHIFT)
#define MBE_NEWMBEC_H264_BSC_RANGE                      _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define MBE_NEWMBEC_H264_BSC_ROW                        0

#define MBE_NEWMBEC_H264_FMV_SHIFT                      _MK_SHIFT_CONST(24)
#define MBE_NEWMBEC_H264_FMV_FIELD                      _MK_FIELD_CONST(0x1, MBE_NEWMBEC_H264_FMV_SHIFT)
#define MBE_NEWMBEC_H264_FMV_RANGE                      _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define MBE_NEWMBEC_H264_FMV_ROW                        0

#define MBE_NEWMBEC_H264_CMV_SHIFT                      _MK_SHIFT_CONST(23)
#define MBE_NEWMBEC_H264_CMV_FIELD                      _MK_FIELD_CONST(0x1, MBE_NEWMBEC_H264_CMV_SHIFT)
#define MBE_NEWMBEC_H264_CMV_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define MBE_NEWMBEC_H264_CMV_ROW                        0

#define MBE_NEWMBEC_H264_AVAILABLE_D_SHIFT                      _MK_SHIFT_CONST(22)
#define MBE_NEWMBEC_H264_AVAILABLE_D_FIELD                      _MK_FIELD_CONST(0x1, MBE_NEWMBEC_H264_AVAILABLE_D_SHIFT)
#define MBE_NEWMBEC_H264_AVAILABLE_D_RANGE                      _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define MBE_NEWMBEC_H264_AVAILABLE_D_ROW                        0

#define MBE_NEWMBEC_H264_AVAILABLE_C_SHIFT                      _MK_SHIFT_CONST(21)
#define MBE_NEWMBEC_H264_AVAILABLE_C_FIELD                      _MK_FIELD_CONST(0x1, MBE_NEWMBEC_H264_AVAILABLE_C_SHIFT)
#define MBE_NEWMBEC_H264_AVAILABLE_C_RANGE                      _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define MBE_NEWMBEC_H264_AVAILABLE_C_ROW                        0

#define MBE_NEWMBEC_H264_AVAILABLE_B_SHIFT                      _MK_SHIFT_CONST(20)
#define MBE_NEWMBEC_H264_AVAILABLE_B_FIELD                      _MK_FIELD_CONST(0x1, MBE_NEWMBEC_H264_AVAILABLE_B_SHIFT)
#define MBE_NEWMBEC_H264_AVAILABLE_B_RANGE                      _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define MBE_NEWMBEC_H264_AVAILABLE_B_ROW                        0

#define MBE_NEWMBEC_H264_AVAILABLE_A_SHIFT                      _MK_SHIFT_CONST(19)
#define MBE_NEWMBEC_H264_AVAILABLE_A_FIELD                      _MK_FIELD_CONST(0x1, MBE_NEWMBEC_H264_AVAILABLE_A_SHIFT)
#define MBE_NEWMBEC_H264_AVAILABLE_A_RANGE                      _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define MBE_NEWMBEC_H264_AVAILABLE_A_ROW                        0

#define MBE_NEWMBEC_H264_TYPE_SHIFT                     _MK_SHIFT_CONST(14)
#define MBE_NEWMBEC_H264_TYPE_FIELD                     _MK_FIELD_CONST(0x1f, MBE_NEWMBEC_H264_TYPE_SHIFT)
#define MBE_NEWMBEC_H264_TYPE_RANGE                     _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(14)
#define MBE_NEWMBEC_H264_TYPE_ROW                       0

#define MBE_NEWMBEC_H264_HW_IDR_2NDPASS_SHIFT                   _MK_SHIFT_CONST(14)
#define MBE_NEWMBEC_H264_HW_IDR_2NDPASS_FIELD                   _MK_FIELD_CONST(0x1, MBE_NEWMBEC_H264_HW_IDR_2NDPASS_SHIFT)
#define MBE_NEWMBEC_H264_HW_IDR_2NDPASS_RANGE                   _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(14)
#define MBE_NEWMBEC_H264_HW_IDR_2NDPASS_ROW                     0

#define MBE_NEWMBEC_H264_X_MB_POS_SHIFT                 _MK_SHIFT_CONST(7)
#define MBE_NEWMBEC_H264_X_MB_POS_FIELD                 _MK_FIELD_CONST(0x7f, MBE_NEWMBEC_H264_X_MB_POS_SHIFT)
#define MBE_NEWMBEC_H264_X_MB_POS_RANGE                 _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(7)
#define MBE_NEWMBEC_H264_X_MB_POS_ROW                   0

#define MBE_NEWMBEC_H264_Y_MB_POS_SHIFT                 _MK_SHIFT_CONST(0)
#define MBE_NEWMBEC_H264_Y_MB_POS_FIELD                 _MK_FIELD_CONST(0x7f, MBE_NEWMBEC_H264_Y_MB_POS_SHIFT)
#define MBE_NEWMBEC_H264_Y_MB_POS_RANGE                 _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define MBE_NEWMBEC_H264_Y_MB_POS_ROW                   0


// Packet MBE_SETBLKTYPE_H264
#define MBE_SETBLKTYPE_H264_SIZE 32

#define MBE_SETBLKTYPE_H264_OPCODE_SHIFT                        _MK_SHIFT_CONST(28)
#define MBE_SETBLKTYPE_H264_OPCODE_FIELD                        _MK_FIELD_CONST(0xf, MBE_SETBLKTYPE_H264_OPCODE_SHIFT)
#define MBE_SETBLKTYPE_H264_OPCODE_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_SETBLKTYPE_H264_OPCODE_ROW                  0
#define MBE_SETBLKTYPE_H264_OPCODE_SETBLKTYPE                   _MK_ENUM_CONST(8)

#define MBE_SETBLKTYPE_H264_MB_FIELD_D_SHIFT                    _MK_SHIFT_CONST(24)
#define MBE_SETBLKTYPE_H264_MB_FIELD_D_FIELD                    _MK_FIELD_CONST(0x1, MBE_SETBLKTYPE_H264_MB_FIELD_D_SHIFT)
#define MBE_SETBLKTYPE_H264_MB_FIELD_D_RANGE                    _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define MBE_SETBLKTYPE_H264_MB_FIELD_D_ROW                      0

#define MBE_SETBLKTYPE_H264_MB_FIELD_C_SHIFT                    _MK_SHIFT_CONST(23)
#define MBE_SETBLKTYPE_H264_MB_FIELD_C_FIELD                    _MK_FIELD_CONST(0x1, MBE_SETBLKTYPE_H264_MB_FIELD_C_SHIFT)
#define MBE_SETBLKTYPE_H264_MB_FIELD_C_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define MBE_SETBLKTYPE_H264_MB_FIELD_C_ROW                      0

#define MBE_SETBLKTYPE_H264_MB_FIELD_B_SHIFT                    _MK_SHIFT_CONST(22)
#define MBE_SETBLKTYPE_H264_MB_FIELD_B_FIELD                    _MK_FIELD_CONST(0x1, MBE_SETBLKTYPE_H264_MB_FIELD_B_SHIFT)
#define MBE_SETBLKTYPE_H264_MB_FIELD_B_RANGE                    _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define MBE_SETBLKTYPE_H264_MB_FIELD_B_ROW                      0

#define MBE_SETBLKTYPE_H264_MB_FIELD_A_SHIFT                    _MK_SHIFT_CONST(21)
#define MBE_SETBLKTYPE_H264_MB_FIELD_A_FIELD                    _MK_FIELD_CONST(0x1, MBE_SETBLKTYPE_H264_MB_FIELD_A_SHIFT)
#define MBE_SETBLKTYPE_H264_MB_FIELD_A_RANGE                    _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define MBE_SETBLKTYPE_H264_MB_FIELD_A_ROW                      0

#define MBE_SETBLKTYPE_H264_MB_FIELD_X_SHIFT                    _MK_SHIFT_CONST(20)
#define MBE_SETBLKTYPE_H264_MB_FIELD_X_FIELD                    _MK_FIELD_CONST(0x1, MBE_SETBLKTYPE_H264_MB_FIELD_X_SHIFT)
#define MBE_SETBLKTYPE_H264_MB_FIELD_X_RANGE                    _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define MBE_SETBLKTYPE_H264_MB_FIELD_X_ROW                      0

#define MBE_SETBLKTYPE_H264_BLK3_SHIFT                  _MK_SHIFT_CONST(15)
#define MBE_SETBLKTYPE_H264_BLK3_FIELD                  _MK_FIELD_CONST(0x1f, MBE_SETBLKTYPE_H264_BLK3_SHIFT)
#define MBE_SETBLKTYPE_H264_BLK3_RANGE                  _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(15)
#define MBE_SETBLKTYPE_H264_BLK3_ROW                    0

#define MBE_SETBLKTYPE_H264_BLK2_SHIFT                  _MK_SHIFT_CONST(10)
#define MBE_SETBLKTYPE_H264_BLK2_FIELD                  _MK_FIELD_CONST(0x1f, MBE_SETBLKTYPE_H264_BLK2_SHIFT)
#define MBE_SETBLKTYPE_H264_BLK2_RANGE                  _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(10)
#define MBE_SETBLKTYPE_H264_BLK2_ROW                    0

#define MBE_SETBLKTYPE_H264_BLK1_SHIFT                  _MK_SHIFT_CONST(5)
#define MBE_SETBLKTYPE_H264_BLK1_FIELD                  _MK_FIELD_CONST(0x1f, MBE_SETBLKTYPE_H264_BLK1_SHIFT)
#define MBE_SETBLKTYPE_H264_BLK1_RANGE                  _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(5)
#define MBE_SETBLKTYPE_H264_BLK1_ROW                    0

#define MBE_SETBLKTYPE_H264_BLK0_SHIFT                  _MK_SHIFT_CONST(0)
#define MBE_SETBLKTYPE_H264_BLK0_FIELD                  _MK_FIELD_CONST(0x1f, MBE_SETBLKTYPE_H264_BLK0_SHIFT)
#define MBE_SETBLKTYPE_H264_BLK0_RANGE                  _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define MBE_SETBLKTYPE_H264_BLK0_ROW                    0


// Packet MBE_MBFLUSH_H264
#define MBE_MBFLUSH_H264_SIZE 32

#define MBE_MBFLUSH_H264_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define MBE_MBFLUSH_H264_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, MBE_MBFLUSH_H264_OPCODE_SHIFT)
#define MBE_MBFLUSH_H264_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_MBFLUSH_H264_OPCODE_ROW                     0
#define MBE_MBFLUSH_H264_OPCODE_MBFLUSH                 _MK_ENUM_CONST(11)

#define MBE_MBFLUSH_H264_QP_SHIFT                       _MK_SHIFT_CONST(0)
#define MBE_MBFLUSH_H264_QP_FIELD                       _MK_FIELD_CONST(0x3f, MBE_MBFLUSH_H264_QP_SHIFT)
#define MBE_MBFLUSH_H264_QP_RANGE                       _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define MBE_MBFLUSH_H264_QP_ROW                 0

#define MBE_MBFLUSH_H264_TRANSFORM_8x8_SHIFT                    _MK_SHIFT_CONST(6)
#define MBE_MBFLUSH_H264_TRANSFORM_8x8_FIELD                    _MK_FIELD_CONST(0x1, MBE_MBFLUSH_H264_TRANSFORM_8x8_SHIFT)
#define MBE_MBFLUSH_H264_TRANSFORM_8x8_RANGE                    _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define MBE_MBFLUSH_H264_TRANSFORM_8x8_ROW                      0


// Packet MBE_PASSTHRU_H264
#define MBE_PASSTHRU_H264_SIZE 32

#define MBE_PASSTHRU_H264_OPCODE_SHIFT                  _MK_SHIFT_CONST(28)
#define MBE_PASSTHRU_H264_OPCODE_FIELD                  _MK_FIELD_CONST(0xf, MBE_PASSTHRU_H264_OPCODE_SHIFT)
#define MBE_PASSTHRU_H264_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_PASSTHRU_H264_OPCODE_ROW                    0
#define MBE_PASSTHRU_H264_OPCODE_PASSTHRU                       _MK_ENUM_CONST(15)

#define MBE_PASSTHRU_H264_ONE_SHIFT                     _MK_SHIFT_CONST(26)
#define MBE_PASSTHRU_H264_ONE_FIELD                     _MK_FIELD_CONST(0x3, MBE_PASSTHRU_H264_ONE_SHIFT)
#define MBE_PASSTHRU_H264_ONE_RANGE                     _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(26)
#define MBE_PASSTHRU_H264_ONE_ROW                       0

#define MBE_PASSTHRU_H264_PERSIST_SHIFT                 _MK_SHIFT_CONST(9)
#define MBE_PASSTHRU_H264_PERSIST_FIELD                 _MK_FIELD_CONST(0x1, MBE_PASSTHRU_H264_PERSIST_SHIFT)
#define MBE_PASSTHRU_H264_PERSIST_RANGE                 _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define MBE_PASSTHRU_H264_PERSIST_ROW                   0

#define MBE_PASSTHRU_H264_ENGINE_SHIFT                  _MK_SHIFT_CONST(8)
#define MBE_PASSTHRU_H264_ENGINE_FIELD                  _MK_FIELD_CONST(0x1, MBE_PASSTHRU_H264_ENGINE_SHIFT)
#define MBE_PASSTHRU_H264_ENGINE_RANGE                  _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define MBE_PASSTHRU_H264_ENGINE_ROW                    0
#define MBE_PASSTHRU_H264_ENGINE_MCE                    _MK_ENUM_CONST(0)
#define MBE_PASSTHRU_H264_ENGINE_PPE                    _MK_ENUM_CONST(1)

#define MBE_PASSTHRU_H264_COUNT_SHIFT                   _MK_SHIFT_CONST(0)
#define MBE_PASSTHRU_H264_COUNT_FIELD                   _MK_FIELD_CONST(0xff, MBE_PASSTHRU_H264_COUNT_SHIFT)
#define MBE_PASSTHRU_H264_COUNT_RANGE                   _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define MBE_PASSTHRU_H264_COUNT_ROW                     0


// Packet MBE_SETCTL_H264
#define MBE_SETCTL_H264_SIZE 32

#define MBE_SETCTL_H264_OPCODE_SHIFT                    _MK_SHIFT_CONST(28)
#define MBE_SETCTL_H264_OPCODE_FIELD                    _MK_FIELD_CONST(0xf, MBE_SETCTL_H264_OPCODE_SHIFT)
#define MBE_SETCTL_H264_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_SETCTL_H264_OPCODE_ROW                      0
#define MBE_SETCTL_H264_OPCODE_SETCTL                   _MK_ENUM_CONST(15)

#define MBE_SETCTL_H264_THREE_SHIFT                     _MK_SHIFT_CONST(26)
#define MBE_SETCTL_H264_THREE_FIELD                     _MK_FIELD_CONST(0x3, MBE_SETCTL_H264_THREE_SHIFT)
#define MBE_SETCTL_H264_THREE_RANGE                     _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(26)
#define MBE_SETCTL_H264_THREE_ROW                       0

#define MBE_SETCTL_H264_OOO_FETCH_ABV_SHIFT                     _MK_SHIFT_CONST(8)
#define MBE_SETCTL_H264_OOO_FETCH_ABV_FIELD                     _MK_FIELD_CONST(0x1, MBE_SETCTL_H264_OOO_FETCH_ABV_SHIFT)
#define MBE_SETCTL_H264_OOO_FETCH_ABV_RANGE                     _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define MBE_SETCTL_H264_OOO_FETCH_ABV_ROW                       0

#define MBE_SETCTL_H264_OOO_FETCH_LFT_SHIFT                     _MK_SHIFT_CONST(7)
#define MBE_SETCTL_H264_OOO_FETCH_LFT_FIELD                     _MK_FIELD_CONST(0x1, MBE_SETCTL_H264_OOO_FETCH_LFT_SHIFT)
#define MBE_SETCTL_H264_OOO_FETCH_LFT_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define MBE_SETCTL_H264_OOO_FETCH_LFT_ROW                       0

#define MBE_SETCTL_H264_OOO_AUTOFLUSH_SHIFT                     _MK_SHIFT_CONST(6)
#define MBE_SETCTL_H264_OOO_AUTOFLUSH_FIELD                     _MK_FIELD_CONST(0x1, MBE_SETCTL_H264_OOO_AUTOFLUSH_SHIFT)
#define MBE_SETCTL_H264_OOO_AUTOFLUSH_RANGE                     _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define MBE_SETCTL_H264_OOO_AUTOFLUSH_ROW                       0

#define MBE_SETCTL_H264_UCQ_CONT_SHIFT                  _MK_SHIFT_CONST(5)
#define MBE_SETCTL_H264_UCQ_CONT_FIELD                  _MK_FIELD_CONST(0x1, MBE_SETCTL_H264_UCQ_CONT_SHIFT)
#define MBE_SETCTL_H264_UCQ_CONT_RANGE                  _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define MBE_SETCTL_H264_UCQ_CONT_ROW                    0

#define MBE_SETCTL_H264_SMAPF_SHIFT                     _MK_SHIFT_CONST(4)
#define MBE_SETCTL_H264_SMAPF_FIELD                     _MK_FIELD_CONST(0x1, MBE_SETCTL_H264_SMAPF_SHIFT)
#define MBE_SETCTL_H264_SMAPF_RANGE                     _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define MBE_SETCTL_H264_SMAPF_ROW                       0

#define MBE_SETCTL_H264_SEQTYPE_SHIFT                   _MK_SHIFT_CONST(2)
#define MBE_SETCTL_H264_SEQTYPE_FIELD                   _MK_FIELD_CONST(0x3, MBE_SETCTL_H264_SEQTYPE_SHIFT)
#define MBE_SETCTL_H264_SEQTYPE_RANGE                   _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(2)
#define MBE_SETCTL_H264_SEQTYPE_ROW                     0
#define MBE_SETCTL_H264_SEQTYPE_BASELINE                        _MK_ENUM_CONST(0)
#define MBE_SETCTL_H264_SEQTYPE_B_4x4                   _MK_ENUM_CONST(1)
#define MBE_SETCTL_H264_SEQTYPE_B_8x8                   _MK_ENUM_CONST(2)

#define MBE_SETCTL_H264_SCMVF_SHIFT                     _MK_SHIFT_CONST(1)
#define MBE_SETCTL_H264_SCMVF_FIELD                     _MK_FIELD_CONST(0x1, MBE_SETCTL_H264_SCMVF_SHIFT)
#define MBE_SETCTL_H264_SCMVF_RANGE                     _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define MBE_SETCTL_H264_SCMVF_ROW                       0

#define MBE_SETCTL_H264_SFMVF_SHIFT                     _MK_SHIFT_CONST(0)
#define MBE_SETCTL_H264_SFMVF_FIELD                     _MK_FIELD_CONST(0x1, MBE_SETCTL_H264_SFMVF_SHIFT)
#define MBE_SETCTL_H264_SFMVF_RANGE                     _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MBE_SETCTL_H264_SFMVF_ROW                       0


// Packet MBE_BATCH_MPEG2
#define MBE_BATCH_MPEG2_SIZE 32

#define MBE_BATCH_MPEG2_OPCODE_SHIFT                    _MK_SHIFT_CONST(28)
#define MBE_BATCH_MPEG2_OPCODE_FIELD                    _MK_FIELD_CONST(0xf, MBE_BATCH_MPEG2_OPCODE_SHIFT)
#define MBE_BATCH_MPEG2_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_BATCH_MPEG2_OPCODE_ROW                      0
#define MBE_BATCH_MPEG2_OPCODE_BATCH                    _MK_ENUM_CONST(2)

#define MBE_BATCH_MPEG2_ONE_SHIFT                       _MK_SHIFT_CONST(27)
#define MBE_BATCH_MPEG2_ONE_FIELD                       _MK_FIELD_CONST(0x1, MBE_BATCH_MPEG2_ONE_SHIFT)
#define MBE_BATCH_MPEG2_ONE_RANGE                       _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define MBE_BATCH_MPEG2_ONE_ROW                 0

#define MBE_BATCH_MPEG2_CMDS_SHIFT                      _MK_SHIFT_CONST(16)
#define MBE_BATCH_MPEG2_CMDS_FIELD                      _MK_FIELD_CONST(0xf, MBE_BATCH_MPEG2_CMDS_SHIFT)
#define MBE_BATCH_MPEG2_CMDS_RANGE                      _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(16)
#define MBE_BATCH_MPEG2_CMDS_ROW                        0

#define MBE_BATCH_MPEG2_TIMES_SHIFT                     _MK_SHIFT_CONST(0)
#define MBE_BATCH_MPEG2_TIMES_FIELD                     _MK_FIELD_CONST(0xffff, MBE_BATCH_MPEG2_TIMES_SHIFT)
#define MBE_BATCH_MPEG2_TIMES_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define MBE_BATCH_MPEG2_TIMES_ROW                       0


// Packet MBE_PASSTHRU_MPEG2
#define MBE_PASSTHRU_MPEG2_SIZE 32

#define MBE_PASSTHRU_MPEG2_OPCODE_SHIFT                 _MK_SHIFT_CONST(28)
#define MBE_PASSTHRU_MPEG2_OPCODE_FIELD                 _MK_FIELD_CONST(0xf, MBE_PASSTHRU_MPEG2_OPCODE_SHIFT)
#define MBE_PASSTHRU_MPEG2_OPCODE_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_PASSTHRU_MPEG2_OPCODE_ROW                   0
#define MBE_PASSTHRU_MPEG2_OPCODE_PASSTHRU                      _MK_ENUM_CONST(15)

#define MBE_PASSTHRU_MPEG2_ONE_SHIFT                    _MK_SHIFT_CONST(26)
#define MBE_PASSTHRU_MPEG2_ONE_FIELD                    _MK_FIELD_CONST(0x3, MBE_PASSTHRU_MPEG2_ONE_SHIFT)
#define MBE_PASSTHRU_MPEG2_ONE_RANGE                    _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(26)
#define MBE_PASSTHRU_MPEG2_ONE_ROW                      0

#define MBE_PASSTHRU_MPEG2_PERSIST_SHIFT                        _MK_SHIFT_CONST(9)
#define MBE_PASSTHRU_MPEG2_PERSIST_FIELD                        _MK_FIELD_CONST(0x1, MBE_PASSTHRU_MPEG2_PERSIST_SHIFT)
#define MBE_PASSTHRU_MPEG2_PERSIST_RANGE                        _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define MBE_PASSTHRU_MPEG2_PERSIST_ROW                  0

#define MBE_PASSTHRU_MPEG2_ENGINE_SHIFT                 _MK_SHIFT_CONST(8)
#define MBE_PASSTHRU_MPEG2_ENGINE_FIELD                 _MK_FIELD_CONST(0x1, MBE_PASSTHRU_MPEG2_ENGINE_SHIFT)
#define MBE_PASSTHRU_MPEG2_ENGINE_RANGE                 _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define MBE_PASSTHRU_MPEG2_ENGINE_ROW                   0
#define MBE_PASSTHRU_MPEG2_ENGINE_MCE                   _MK_ENUM_CONST(0)
#define MBE_PASSTHRU_MPEG2_ENGINE_PPE                   _MK_ENUM_CONST(1)

#define MBE_PASSTHRU_MPEG2_COUNT_SHIFT                  _MK_SHIFT_CONST(0)
#define MBE_PASSTHRU_MPEG2_COUNT_FIELD                  _MK_FIELD_CONST(0xff, MBE_PASSTHRU_MPEG2_COUNT_SHIFT)
#define MBE_PASSTHRU_MPEG2_COUNT_RANGE                  _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define MBE_PASSTHRU_MPEG2_COUNT_ROW                    0


// Packet MBE_NEWSEQ_MPEG2
#define MBE_NEWSEQ_MPEG2_SIZE 32

#define MBE_NEWSEQ_MPEG2_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define MBE_NEWSEQ_MPEG2_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, MBE_NEWSEQ_MPEG2_OPCODE_SHIFT)
#define MBE_NEWSEQ_MPEG2_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_NEWSEQ_MPEG2_OPCODE_ROW                     0
#define MBE_NEWSEQ_MPEG2_OPCODE_NEWSEQ                  _MK_ENUM_CONST(1)

#define MBE_NEWSEQ_MPEG2_MB_COLS_SHIFT                  _MK_SHIFT_CONST(11)
#define MBE_NEWSEQ_MPEG2_MB_COLS_FIELD                  _MK_FIELD_CONST(0xff, MBE_NEWSEQ_MPEG2_MB_COLS_SHIFT)
#define MBE_NEWSEQ_MPEG2_MB_COLS_RANGE                  _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(11)
#define MBE_NEWSEQ_MPEG2_MB_COLS_ROW                    0

#define MBE_NEWSEQ_MPEG2_MB_ROWS_SHIFT                  _MK_SHIFT_CONST(3)
#define MBE_NEWSEQ_MPEG2_MB_ROWS_FIELD                  _MK_FIELD_CONST(0xff, MBE_NEWSEQ_MPEG2_MB_ROWS_SHIFT)
#define MBE_NEWSEQ_MPEG2_MB_ROWS_RANGE                  _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(3)
#define MBE_NEWSEQ_MPEG2_MB_ROWS_ROW                    0

#define MBE_NEWSEQ_MPEG2_V_STD_SHIFT                    _MK_SHIFT_CONST(0)
#define MBE_NEWSEQ_MPEG2_V_STD_FIELD                    _MK_FIELD_CONST(0x7, MBE_NEWSEQ_MPEG2_V_STD_SHIFT)
#define MBE_NEWSEQ_MPEG2_V_STD_RANGE                    _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define MBE_NEWSEQ_MPEG2_V_STD_ROW                      0
#define MBE_NEWSEQ_MPEG2_V_STD_MPEG1                    _MK_ENUM_CONST(1)
#define MBE_NEWSEQ_MPEG2_V_STD_MPEG2                    _MK_ENUM_CONST(2)


// Packet MBE_BATCH_VP8
#define MBE_BATCH_VP8_SIZE 32

#define MBE_BATCH_VP8_OPCODE_SHIFT                      _MK_SHIFT_CONST(28)
#define MBE_BATCH_VP8_OPCODE_FIELD                      _MK_FIELD_CONST(0xf, MBE_BATCH_VP8_OPCODE_SHIFT)
#define MBE_BATCH_VP8_OPCODE_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_BATCH_VP8_OPCODE_ROW                        0
#define MBE_BATCH_VP8_OPCODE_BATCH                      _MK_ENUM_CONST(2)

#define MBE_BATCH_VP8_ONE_SHIFT                 _MK_SHIFT_CONST(27)
#define MBE_BATCH_VP8_ONE_FIELD                 _MK_FIELD_CONST(0x1, MBE_BATCH_VP8_ONE_SHIFT)
#define MBE_BATCH_VP8_ONE_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define MBE_BATCH_VP8_ONE_ROW                   0

#define MBE_BATCH_VP8_CMDS_SHIFT                        _MK_SHIFT_CONST(16)
#define MBE_BATCH_VP8_CMDS_FIELD                        _MK_FIELD_CONST(0xf, MBE_BATCH_VP8_CMDS_SHIFT)
#define MBE_BATCH_VP8_CMDS_RANGE                        _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(16)
#define MBE_BATCH_VP8_CMDS_ROW                  0

#define MBE_BATCH_VP8_TIMES_SHIFT                       _MK_SHIFT_CONST(0)
#define MBE_BATCH_VP8_TIMES_FIELD                       _MK_FIELD_CONST(0xffff, MBE_BATCH_VP8_TIMES_SHIFT)
#define MBE_BATCH_VP8_TIMES_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define MBE_BATCH_VP8_TIMES_ROW                 0


// Packet MBE_PASSTHRU_VP8
#define MBE_PASSTHRU_VP8_SIZE 32

#define MBE_PASSTHRU_VP8_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define MBE_PASSTHRU_VP8_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, MBE_PASSTHRU_VP8_OPCODE_SHIFT)
#define MBE_PASSTHRU_VP8_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_PASSTHRU_VP8_OPCODE_ROW                     0
#define MBE_PASSTHRU_VP8_OPCODE_PASSTHRU                        _MK_ENUM_CONST(15)

#define MBE_PASSTHRU_VP8_ONE_SHIFT                      _MK_SHIFT_CONST(26)
#define MBE_PASSTHRU_VP8_ONE_FIELD                      _MK_FIELD_CONST(0x3, MBE_PASSTHRU_VP8_ONE_SHIFT)
#define MBE_PASSTHRU_VP8_ONE_RANGE                      _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(26)
#define MBE_PASSTHRU_VP8_ONE_ROW                        0

#define MBE_PASSTHRU_VP8_PERSIST_SHIFT                  _MK_SHIFT_CONST(9)
#define MBE_PASSTHRU_VP8_PERSIST_FIELD                  _MK_FIELD_CONST(0x1, MBE_PASSTHRU_VP8_PERSIST_SHIFT)
#define MBE_PASSTHRU_VP8_PERSIST_RANGE                  _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define MBE_PASSTHRU_VP8_PERSIST_ROW                    0

#define MBE_PASSTHRU_VP8_ENGINE_SHIFT                   _MK_SHIFT_CONST(8)
#define MBE_PASSTHRU_VP8_ENGINE_FIELD                   _MK_FIELD_CONST(0x1, MBE_PASSTHRU_VP8_ENGINE_SHIFT)
#define MBE_PASSTHRU_VP8_ENGINE_RANGE                   _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define MBE_PASSTHRU_VP8_ENGINE_ROW                     0
#define MBE_PASSTHRU_VP8_ENGINE_MCE                     _MK_ENUM_CONST(0)
#define MBE_PASSTHRU_VP8_ENGINE_PPE                     _MK_ENUM_CONST(1)

#define MBE_PASSTHRU_VP8_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define MBE_PASSTHRU_VP8_COUNT_FIELD                    _MK_FIELD_CONST(0xff, MBE_PASSTHRU_VP8_COUNT_SHIFT)
#define MBE_PASSTHRU_VP8_COUNT_RANGE                    _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define MBE_PASSTHRU_VP8_COUNT_ROW                      0


// Packet MBE_NEWPIC_VP8
#define MBE_NEWPIC_VP8_SIZE 32

#define MBE_NEWPIC_VP8_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define MBE_NEWPIC_VP8_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, MBE_NEWPIC_VP8_OPCODE_SHIFT)
#define MBE_NEWPIC_VP8_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_NEWPIC_VP8_OPCODE_ROW                       0
#define MBE_NEWPIC_VP8_OPCODE_NEWPIC                    _MK_ENUM_CONST(2)

#define MBE_NEWPIC_VP8_ZERO_SHIFT                       _MK_SHIFT_CONST(27)
#define MBE_NEWPIC_VP8_ZERO_FIELD                       _MK_FIELD_CONST(0x1, MBE_NEWPIC_VP8_ZERO_SHIFT)
#define MBE_NEWPIC_VP8_ZERO_RANGE                       _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define MBE_NEWPIC_VP8_ZERO_ROW                 0

#define MBE_NEWPIC_VP8_MV_EXT_SHIFT                     _MK_SHIFT_CONST(26)
#define MBE_NEWPIC_VP8_MV_EXT_FIELD                     _MK_FIELD_CONST(0x1, MBE_NEWPIC_VP8_MV_EXT_SHIFT)
#define MBE_NEWPIC_VP8_MV_EXT_RANGE                     _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(26)
#define MBE_NEWPIC_VP8_MV_EXT_ROW                       0
#define MBE_NEWPIC_VP8_MV_EXT_DIS                       _MK_ENUM_CONST(0)
#define MBE_NEWPIC_VP8_MV_EXT_ENB                       _MK_ENUM_CONST(1)

#define MBE_NEWPIC_VP8_ALT_REF_FRM_ID_SHIFT                     _MK_SHIFT_CONST(20)
#define MBE_NEWPIC_VP8_ALT_REF_FRM_ID_FIELD                     _MK_FIELD_CONST(0x3f, MBE_NEWPIC_VP8_ALT_REF_FRM_ID_SHIFT)
#define MBE_NEWPIC_VP8_ALT_REF_FRM_ID_RANGE                     _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(20)
#define MBE_NEWPIC_VP8_ALT_REF_FRM_ID_ROW                       0

#define MBE_NEWPIC_VP8_GOLDEN_FRM_ID_SHIFT                      _MK_SHIFT_CONST(14)
#define MBE_NEWPIC_VP8_GOLDEN_FRM_ID_FIELD                      _MK_FIELD_CONST(0x3f, MBE_NEWPIC_VP8_GOLDEN_FRM_ID_SHIFT)
#define MBE_NEWPIC_VP8_GOLDEN_FRM_ID_RANGE                      _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(14)
#define MBE_NEWPIC_VP8_GOLDEN_FRM_ID_ROW                        0

#define MBE_NEWPIC_VP8_PREV_FRM_ID_SHIFT                        _MK_SHIFT_CONST(8)
#define MBE_NEWPIC_VP8_PREV_FRM_ID_FIELD                        _MK_FIELD_CONST(0x3f, MBE_NEWPIC_VP8_PREV_FRM_ID_SHIFT)
#define MBE_NEWPIC_VP8_PREV_FRM_ID_RANGE                        _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(8)
#define MBE_NEWPIC_VP8_PREV_FRM_ID_ROW                  0

#define MBE_NEWPIC_VP8_FRM_ID_SHIFT                     _MK_SHIFT_CONST(2)
#define MBE_NEWPIC_VP8_FRM_ID_FIELD                     _MK_FIELD_CONST(0x3f, MBE_NEWPIC_VP8_FRM_ID_SHIFT)
#define MBE_NEWPIC_VP8_FRM_ID_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(2)
#define MBE_NEWPIC_VP8_FRM_ID_ROW                       0

#define MBE_NEWPIC_VP8_MV_COALESCE_ENB_SHIFT                    _MK_SHIFT_CONST(1)
#define MBE_NEWPIC_VP8_MV_COALESCE_ENB_FIELD                    _MK_FIELD_CONST(0x1, MBE_NEWPIC_VP8_MV_COALESCE_ENB_SHIFT)
#define MBE_NEWPIC_VP8_MV_COALESCE_ENB_RANGE                    _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define MBE_NEWPIC_VP8_MV_COALESCE_ENB_ROW                      0
#define MBE_NEWPIC_VP8_MV_COALESCE_ENB_DIS                      _MK_ENUM_CONST(0)
#define MBE_NEWPIC_VP8_MV_COALESCE_ENB_ENB                      _MK_ENUM_CONST(1)

#define MBE_NEWPIC_VP8_FULL_PEL_SHIFT                   _MK_SHIFT_CONST(0)
#define MBE_NEWPIC_VP8_FULL_PEL_FIELD                   _MK_FIELD_CONST(0x1, MBE_NEWPIC_VP8_FULL_PEL_SHIFT)
#define MBE_NEWPIC_VP8_FULL_PEL_RANGE                   _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MBE_NEWPIC_VP8_FULL_PEL_ROW                     0
#define MBE_NEWPIC_VP8_FULL_PEL_DIS                     _MK_ENUM_CONST(0)
#define MBE_NEWPIC_VP8_FULL_PEL_ENB                     _MK_ENUM_CONST(1)


// Packet MBE_NEWMB_VP8
#define MBE_NEWMB_VP8_SIZE 32

#define MBE_NEWMB_VP8_OPCODE_SHIFT                      _MK_SHIFT_CONST(28)
#define MBE_NEWMB_VP8_OPCODE_FIELD                      _MK_FIELD_CONST(0xf, MBE_NEWMB_VP8_OPCODE_SHIFT)
#define MBE_NEWMB_VP8_OPCODE_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_NEWMB_VP8_OPCODE_ROW                        0
#define MBE_NEWMB_VP8_OPCODE_NEWMB                      _MK_ENUM_CONST(9)

#define MBE_NEWMB_VP8_MB_TYPE_SHIFT                     _MK_SHIFT_CONST(14)
#define MBE_NEWMB_VP8_MB_TYPE_FIELD                     _MK_FIELD_CONST(0x1, MBE_NEWMB_VP8_MB_TYPE_SHIFT)
#define MBE_NEWMB_VP8_MB_TYPE_RANGE                     _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(14)
#define MBE_NEWMB_VP8_MB_TYPE_ROW                       0
#define MBE_NEWMB_VP8_MB_TYPE_INTER                     _MK_ENUM_CONST(0)
#define MBE_NEWMB_VP8_MB_TYPE_INTRA                     _MK_ENUM_CONST(1)

#define MBE_NEWMB_VP8_X_MB_POS_SHIFT                    _MK_SHIFT_CONST(7)
#define MBE_NEWMB_VP8_X_MB_POS_FIELD                    _MK_FIELD_CONST(0x7f, MBE_NEWMB_VP8_X_MB_POS_SHIFT)
#define MBE_NEWMB_VP8_X_MB_POS_RANGE                    _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(7)
#define MBE_NEWMB_VP8_X_MB_POS_ROW                      0

#define MBE_NEWMB_VP8_Y_MB_POS_SHIFT                    _MK_SHIFT_CONST(0)
#define MBE_NEWMB_VP8_Y_MB_POS_FIELD                    _MK_FIELD_CONST(0x7f, MBE_NEWMB_VP8_Y_MB_POS_SHIFT)
#define MBE_NEWMB_VP8_Y_MB_POS_RANGE                    _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define MBE_NEWMB_VP8_Y_MB_POS_ROW                      0


// Packet MBE_NEWMB2_VP8
#define MBE_NEWMB2_VP8_SIZE 32

#define MBE_NEWMB2_VP8_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define MBE_NEWMB2_VP8_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, MBE_NEWMB2_VP8_OPCODE_SHIFT)
#define MBE_NEWMB2_VP8_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_NEWMB2_VP8_OPCODE_ROW                       0
#define MBE_NEWMB2_VP8_OPCODE_NEWMB2                    _MK_ENUM_CONST(7)

#define MBE_NEWMB2_VP8_SUBBLOCK_FILTER_EN_SHIFT                 _MK_SHIFT_CONST(21)
#define MBE_NEWMB2_VP8_SUBBLOCK_FILTER_EN_FIELD                 _MK_FIELD_CONST(0x1, MBE_NEWMB2_VP8_SUBBLOCK_FILTER_EN_SHIFT)
#define MBE_NEWMB2_VP8_SUBBLOCK_FILTER_EN_RANGE                 _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define MBE_NEWMB2_VP8_SUBBLOCK_FILTER_EN_ROW                   0

#define MBE_NEWMB2_VP8_LOOP_FILTER_LEVEL_SHIFT                  _MK_SHIFT_CONST(15)
#define MBE_NEWMB2_VP8_LOOP_FILTER_LEVEL_FIELD                  _MK_FIELD_CONST(0x3f, MBE_NEWMB2_VP8_LOOP_FILTER_LEVEL_SHIFT)
#define MBE_NEWMB2_VP8_LOOP_FILTER_LEVEL_RANGE                  _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(15)
#define MBE_NEWMB2_VP8_LOOP_FILTER_LEVEL_ROW                    0

#define MBE_NEWMB2_VP8_SEGMENT_ID_SHIFT                 _MK_SHIFT_CONST(13)
#define MBE_NEWMB2_VP8_SEGMENT_ID_FIELD                 _MK_FIELD_CONST(0x3, MBE_NEWMB2_VP8_SEGMENT_ID_SHIFT)
#define MBE_NEWMB2_VP8_SEGMENT_ID_RANGE                 _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(13)
#define MBE_NEWMB2_VP8_SEGMENT_ID_ROW                   0

#define MBE_NEWMB2_VP8_MV_PARTITION_SHIFT                       _MK_SHIFT_CONST(10)
#define MBE_NEWMB2_VP8_MV_PARTITION_FIELD                       _MK_FIELD_CONST(0x7, MBE_NEWMB2_VP8_MV_PARTITION_SHIFT)
#define MBE_NEWMB2_VP8_MV_PARTITION_RANGE                       _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(10)
#define MBE_NEWMB2_VP8_MV_PARTITION_ROW                 0
#define MBE_NEWMB2_VP8_MV_PARTITION_TOP_BOTTOM                  _MK_ENUM_CONST(0)
#define MBE_NEWMB2_VP8_MV_PARTITION_LEFT_RIGHT                  _MK_ENUM_CONST(1)
#define MBE_NEWMB2_VP8_MV_PARTITION_MV4                 _MK_ENUM_CONST(2)
#define MBE_NEWMB2_VP8_MV_PARTITION_MV16                        _MK_ENUM_CONST(3)

#define MBE_NEWMB2_VP8_MV_SPLIT_SHIFT                   _MK_SHIFT_CONST(9)
#define MBE_NEWMB2_VP8_MV_SPLIT_FIELD                   _MK_FIELD_CONST(0x1, MBE_NEWMB2_VP8_MV_SPLIT_SHIFT)
#define MBE_NEWMB2_VP8_MV_SPLIT_RANGE                   _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define MBE_NEWMB2_VP8_MV_SPLIT_ROW                     0
#define MBE_NEWMB2_VP8_MV_SPLIT_DIS                     _MK_ENUM_CONST(0)
#define MBE_NEWMB2_VP8_MV_SPLIT_ENB                     _MK_ENUM_CONST(1)

#define MBE_NEWMB2_VP8_REF_FRAME_SHIFT                  _MK_SHIFT_CONST(7)
#define MBE_NEWMB2_VP8_REF_FRAME_FIELD                  _MK_FIELD_CONST(0x3, MBE_NEWMB2_VP8_REF_FRAME_SHIFT)
#define MBE_NEWMB2_VP8_REF_FRAME_RANGE                  _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(7)
#define MBE_NEWMB2_VP8_REF_FRAME_ROW                    0

#define MBE_NEWMB2_VP8_CHROMA_INTRA_PRED_MODE_SHIFT                     _MK_SHIFT_CONST(5)
#define MBE_NEWMB2_VP8_CHROMA_INTRA_PRED_MODE_FIELD                     _MK_FIELD_CONST(0x3, MBE_NEWMB2_VP8_CHROMA_INTRA_PRED_MODE_SHIFT)
#define MBE_NEWMB2_VP8_CHROMA_INTRA_PRED_MODE_RANGE                     _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(5)
#define MBE_NEWMB2_VP8_CHROMA_INTRA_PRED_MODE_ROW                       0
#define MBE_NEWMB2_VP8_CHROMA_INTRA_PRED_MODE_DC_PRED                   _MK_ENUM_CONST(0)
#define MBE_NEWMB2_VP8_CHROMA_INTRA_PRED_MODE_V_PRED                    _MK_ENUM_CONST(1)
#define MBE_NEWMB2_VP8_CHROMA_INTRA_PRED_MODE_H_PRED                    _MK_ENUM_CONST(2)
#define MBE_NEWMB2_VP8_CHROMA_INTRA_PRED_MODE_TM_PRED                   _MK_ENUM_CONST(3)

#define MBE_NEWMB2_VP8_LUMA_INTRA_PRED_MODE_SHIFT                       _MK_SHIFT_CONST(2)
#define MBE_NEWMB2_VP8_LUMA_INTRA_PRED_MODE_FIELD                       _MK_FIELD_CONST(0x7, MBE_NEWMB2_VP8_LUMA_INTRA_PRED_MODE_SHIFT)
#define MBE_NEWMB2_VP8_LUMA_INTRA_PRED_MODE_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(2)
#define MBE_NEWMB2_VP8_LUMA_INTRA_PRED_MODE_ROW                 0
#define MBE_NEWMB2_VP8_LUMA_INTRA_PRED_MODE_DC_PRED                     _MK_ENUM_CONST(0)
#define MBE_NEWMB2_VP8_LUMA_INTRA_PRED_MODE_V_PRED                      _MK_ENUM_CONST(1)
#define MBE_NEWMB2_VP8_LUMA_INTRA_PRED_MODE_H_PRED                      _MK_ENUM_CONST(2)
#define MBE_NEWMB2_VP8_LUMA_INTRA_PRED_MODE_TM_PRED                     _MK_ENUM_CONST(3)
#define MBE_NEWMB2_VP8_LUMA_INTRA_PRED_MODE_B_PRED                      _MK_ENUM_CONST(4)

#define MBE_NEWMB2_VP8_RESERVED_SHIFT                   _MK_SHIFT_CONST(1)
#define MBE_NEWMB2_VP8_RESERVED_FIELD                   _MK_FIELD_CONST(0x1, MBE_NEWMB2_VP8_RESERVED_SHIFT)
#define MBE_NEWMB2_VP8_RESERVED_RANGE                   _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define MBE_NEWMB2_VP8_RESERVED_ROW                     0

#define MBE_NEWMB2_VP8_MB_SKIP_COEFF_SHIFT                      _MK_SHIFT_CONST(0)
#define MBE_NEWMB2_VP8_MB_SKIP_COEFF_FIELD                      _MK_FIELD_CONST(0x1, MBE_NEWMB2_VP8_MB_SKIP_COEFF_SHIFT)
#define MBE_NEWMB2_VP8_MB_SKIP_COEFF_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MBE_NEWMB2_VP8_MB_SKIP_COEFF_ROW                        0


// Packet MBE_INTRAMODE_VP8
#define MBE_INTRAMODE_VP8_SIZE 32

#define MBE_INTRAMODE_VP8_OPCODE_SHIFT                  _MK_SHIFT_CONST(28)
#define MBE_INTRAMODE_VP8_OPCODE_FIELD                  _MK_FIELD_CONST(0xf, MBE_INTRAMODE_VP8_OPCODE_SHIFT)
#define MBE_INTRAMODE_VP8_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_INTRAMODE_VP8_OPCODE_ROW                    0
#define MBE_INTRAMODE_VP8_OPCODE_INTRAMODE                      _MK_ENUM_CONST(8)

#define MBE_INTRAMODE_VP8_LUMA_BMODE_3_SHIFT                    _MK_SHIFT_CONST(12)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_3_FIELD                    _MK_FIELD_CONST(0xf, MBE_INTRAMODE_VP8_LUMA_BMODE_3_SHIFT)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_3_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(12)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_3_ROW                      0
#define MBE_INTRAMODE_VP8_LUMA_BMODE_3_B_DC_PRED                        _MK_ENUM_CONST(0)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_3_B_TM_PRED                        _MK_ENUM_CONST(1)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_3_B_VE_PRED                        _MK_ENUM_CONST(2)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_3_B_HE_PRED                        _MK_ENUM_CONST(3)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_3_B_LD_PRED                        _MK_ENUM_CONST(4)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_3_B_RD_PRED                        _MK_ENUM_CONST(5)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_3_B_VR_PRED                        _MK_ENUM_CONST(6)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_3_B_VL_PRED                        _MK_ENUM_CONST(7)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_3_B_HD_PRED                        _MK_ENUM_CONST(8)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_3_B_HU_PRED                        _MK_ENUM_CONST(9)

#define MBE_INTRAMODE_VP8_LUMA_BMODE_2_SHIFT                    _MK_SHIFT_CONST(8)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_2_FIELD                    _MK_FIELD_CONST(0xf, MBE_INTRAMODE_VP8_LUMA_BMODE_2_SHIFT)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_2_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(8)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_2_ROW                      0
#define MBE_INTRAMODE_VP8_LUMA_BMODE_2_B_DC_PRED                        _MK_ENUM_CONST(0)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_2_B_TM_PRED                        _MK_ENUM_CONST(1)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_2_B_VE_PRED                        _MK_ENUM_CONST(2)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_2_B_HE_PRED                        _MK_ENUM_CONST(3)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_2_B_LD_PRED                        _MK_ENUM_CONST(4)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_2_B_RD_PRED                        _MK_ENUM_CONST(5)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_2_B_VR_PRED                        _MK_ENUM_CONST(6)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_2_B_VL_PRED                        _MK_ENUM_CONST(7)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_2_B_HD_PRED                        _MK_ENUM_CONST(8)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_2_B_HU_PRED                        _MK_ENUM_CONST(9)

#define MBE_INTRAMODE_VP8_LUMA_BMODE_1_SHIFT                    _MK_SHIFT_CONST(4)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_1_FIELD                    _MK_FIELD_CONST(0xf, MBE_INTRAMODE_VP8_LUMA_BMODE_1_SHIFT)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_1_RANGE                    _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(4)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_1_ROW                      0
#define MBE_INTRAMODE_VP8_LUMA_BMODE_1_B_DC_PRED                        _MK_ENUM_CONST(0)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_1_B_TM_PRED                        _MK_ENUM_CONST(1)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_1_B_VE_PRED                        _MK_ENUM_CONST(2)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_1_B_HE_PRED                        _MK_ENUM_CONST(3)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_1_B_LD_PRED                        _MK_ENUM_CONST(4)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_1_B_RD_PRED                        _MK_ENUM_CONST(5)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_1_B_VR_PRED                        _MK_ENUM_CONST(6)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_1_B_VL_PRED                        _MK_ENUM_CONST(7)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_1_B_HD_PRED                        _MK_ENUM_CONST(8)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_1_B_HU_PRED                        _MK_ENUM_CONST(9)

#define MBE_INTRAMODE_VP8_LUMA_BMODE_0_SHIFT                    _MK_SHIFT_CONST(0)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_0_FIELD                    _MK_FIELD_CONST(0xf, MBE_INTRAMODE_VP8_LUMA_BMODE_0_SHIFT)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_0_RANGE                    _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(0)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_0_ROW                      0
#define MBE_INTRAMODE_VP8_LUMA_BMODE_0_B_DC_PRED                        _MK_ENUM_CONST(0)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_0_B_TM_PRED                        _MK_ENUM_CONST(1)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_0_B_VE_PRED                        _MK_ENUM_CONST(2)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_0_B_HE_PRED                        _MK_ENUM_CONST(3)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_0_B_LD_PRED                        _MK_ENUM_CONST(4)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_0_B_RD_PRED                        _MK_ENUM_CONST(5)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_0_B_VR_PRED                        _MK_ENUM_CONST(6)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_0_B_VL_PRED                        _MK_ENUM_CONST(7)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_0_B_HD_PRED                        _MK_ENUM_CONST(8)
#define MBE_INTRAMODE_VP8_LUMA_BMODE_0_B_HU_PRED                        _MK_ENUM_CONST(9)


// Packet MBE_NEWMV_VP8
#define MBE_NEWMV_VP8_SIZE 32

#define MBE_NEWMV_VP8_OPCODE_SHIFT                      _MK_SHIFT_CONST(28)
#define MBE_NEWMV_VP8_OPCODE_FIELD                      _MK_FIELD_CONST(0xf, MBE_NEWMV_VP8_OPCODE_SHIFT)
#define MBE_NEWMV_VP8_OPCODE_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_NEWMV_VP8_OPCODE_ROW                        0
#define MBE_NEWMV_VP8_OPCODE_NEWMV1                     _MK_ENUM_CONST(5)

#define MBE_NEWMV_VP8_MVY_SHIFT                 _MK_SHIFT_CONST(14)
#define MBE_NEWMV_VP8_MVY_FIELD                 _MK_FIELD_CONST(0x3fff, MBE_NEWMV_VP8_MVY_SHIFT)
#define MBE_NEWMV_VP8_MVY_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(14)
#define MBE_NEWMV_VP8_MVY_ROW                   0

#define MBE_NEWMV_VP8_MVX_SHIFT                 _MK_SHIFT_CONST(0)
#define MBE_NEWMV_VP8_MVX_FIELD                 _MK_FIELD_CONST(0x3fff, MBE_NEWMV_VP8_MVX_SHIFT)
#define MBE_NEWMV_VP8_MVX_RANGE                 _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(0)
#define MBE_NEWMV_VP8_MVX_ROW                   0


// Packet MBE_NEWMV2_VP8
#define MBE_NEWMV2_VP8_SIZE 32

#define MBE_NEWMV2_VP8_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define MBE_NEWMV2_VP8_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, MBE_NEWMV2_VP8_OPCODE_SHIFT)
#define MBE_NEWMV2_VP8_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_NEWMV2_VP8_OPCODE_ROW                       0
#define MBE_NEWMV2_VP8_OPCODE_NEWMV2                    _MK_ENUM_CONST(6)

#define MBE_NEWMV2_VP8_MVY_SHIFT                        _MK_SHIFT_CONST(14)
#define MBE_NEWMV2_VP8_MVY_FIELD                        _MK_FIELD_CONST(0x3fff, MBE_NEWMV2_VP8_MVY_SHIFT)
#define MBE_NEWMV2_VP8_MVY_RANGE                        _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(14)
#define MBE_NEWMV2_VP8_MVY_ROW                  0

#define MBE_NEWMV2_VP8_MVX_SHIFT                        _MK_SHIFT_CONST(0)
#define MBE_NEWMV2_VP8_MVX_FIELD                        _MK_FIELD_CONST(0x3fff, MBE_NEWMV2_VP8_MVX_SHIFT)
#define MBE_NEWMV2_VP8_MVX_RANGE                        _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(0)
#define MBE_NEWMV2_VP8_MVX_ROW                  0


// Packet MBE_NEWMV2_EXT_VP8
#define MBE_NEWMV2_EXT_VP8_SIZE 18

#define MBE_NEWMV2_EXT_VP8_MVY_MSB_SHIFT                        _MK_SHIFT_CONST(16)
#define MBE_NEWMV2_EXT_VP8_MVY_MSB_FIELD                        _MK_FIELD_CONST(0x3, MBE_NEWMV2_EXT_VP8_MVY_MSB_SHIFT)
#define MBE_NEWMV2_EXT_VP8_MVY_MSB_RANGE                        _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(16)
#define MBE_NEWMV2_EXT_VP8_MVY_MSB_ROW                  0

#define MBE_NEWMV2_EXT_VP8_MVX_MSB_SHIFT                        _MK_SHIFT_CONST(0)
#define MBE_NEWMV2_EXT_VP8_MVX_MSB_FIELD                        _MK_FIELD_CONST(0x3, MBE_NEWMV2_EXT_VP8_MVX_MSB_SHIFT)
#define MBE_NEWMV2_EXT_VP8_MVX_MSB_RANGE                        _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define MBE_NEWMV2_EXT_VP8_MVX_MSB_ROW                  0


// Packet MBE_SETPPCBP_VP8
#define MBE_SETPPCBP_VP8_SIZE 32

#define MBE_SETPPCBP_VP8_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define MBE_SETPPCBP_VP8_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, MBE_SETPPCBP_VP8_OPCODE_SHIFT)
#define MBE_SETPPCBP_VP8_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_SETPPCBP_VP8_OPCODE_ROW                     0
#define MBE_SETPPCBP_VP8_OPCODE_SETPPCBP                        _MK_ENUM_CONST(4)

#define MBE_SETPPCBP_VP8_COEF_NOT_CODED_SHIFT                   _MK_SHIFT_CONST(24)
#define MBE_SETPPCBP_VP8_COEF_NOT_CODED_FIELD                   _MK_FIELD_CONST(0x1, MBE_SETPPCBP_VP8_COEF_NOT_CODED_SHIFT)
#define MBE_SETPPCBP_VP8_COEF_NOT_CODED_RANGE                   _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define MBE_SETPPCBP_VP8_COEF_NOT_CODED_ROW                     0

#define MBE_SETPPCBP_VP8_CBP_SHIFT                      _MK_SHIFT_CONST(0)
#define MBE_SETPPCBP_VP8_CBP_FIELD                      _MK_FIELD_CONST(0xffffff, MBE_SETPPCBP_VP8_CBP_SHIFT)
#define MBE_SETPPCBP_VP8_CBP_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(0)
#define MBE_SETPPCBP_VP8_CBP_ROW                        0


// Packet MBE_SETCTL_VP8
#define MBE_SETCTL_VP8_SIZE 32

#define MBE_SETCTL_VP8_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define MBE_SETCTL_VP8_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, MBE_SETCTL_VP8_OPCODE_SHIFT)
#define MBE_SETCTL_VP8_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_SETCTL_VP8_OPCODE_ROW                       0
#define MBE_SETCTL_VP8_OPCODE_SETCTL                    _MK_ENUM_CONST(15)

#define MBE_SETCTL_VP8_THREE_SHIFT                      _MK_SHIFT_CONST(26)
#define MBE_SETCTL_VP8_THREE_FIELD                      _MK_FIELD_CONST(0x3, MBE_SETCTL_VP8_THREE_SHIFT)
#define MBE_SETCTL_VP8_THREE_RANGE                      _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(26)
#define MBE_SETCTL_VP8_THREE_ROW                        0

#define MBE_SETCTL_VP8_UCQ_CONT_SHIFT                   _MK_SHIFT_CONST(5)
#define MBE_SETCTL_VP8_UCQ_CONT_FIELD                   _MK_FIELD_CONST(0x1, MBE_SETCTL_VP8_UCQ_CONT_SHIFT)
#define MBE_SETCTL_VP8_UCQ_CONT_RANGE                   _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define MBE_SETCTL_VP8_UCQ_CONT_ROW                     0

#define MBE_SETCTL_VP8_SFMVF_SHIFT                      _MK_SHIFT_CONST(0)
#define MBE_SETCTL_VP8_SFMVF_FIELD                      _MK_FIELD_CONST(0x1, MBE_SETCTL_VP8_SFMVF_SHIFT)
#define MBE_SETCTL_VP8_SFMVF_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MBE_SETCTL_VP8_SFMVF_ROW                        0


// Packet MBE_SETADDR_VP8
#define MBE_SETADDR_VP8_SIZE 32

#define MBE_SETADDR_VP8_OPCODE_SHIFT                    _MK_SHIFT_CONST(28)
#define MBE_SETADDR_VP8_OPCODE_FIELD                    _MK_FIELD_CONST(0xf, MBE_SETADDR_VP8_OPCODE_SHIFT)
#define MBE_SETADDR_VP8_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_SETADDR_VP8_OPCODE_ROW                      0
#define MBE_SETADDR_VP8_OPCODE_SETADDR                  _MK_ENUM_CONST(10)

#define MBE_SETADDR_VP8_ADR_TYPE_SHIFT                  _MK_SHIFT_CONST(25)
#define MBE_SETADDR_VP8_ADR_TYPE_FIELD                  _MK_FIELD_CONST(0x7, MBE_SETADDR_VP8_ADR_TYPE_SHIFT)
#define MBE_SETADDR_VP8_ADR_TYPE_RANGE                  _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(25)
#define MBE_SETADDR_VP8_ADR_TYPE_ROW                    0
#define MBE_SETADDR_VP8_ADR_TYPE_FMVA                   _MK_ENUM_CONST(2)

#define MBE_SETADDR_VP8_POSITION_SHIFT                  _MK_SHIFT_CONST(24)
#define MBE_SETADDR_VP8_POSITION_FIELD                  _MK_FIELD_CONST(0x1, MBE_SETADDR_VP8_POSITION_SHIFT)
#define MBE_SETADDR_VP8_POSITION_RANGE                  _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define MBE_SETADDR_VP8_POSITION_ROW                    0

#define MBE_SETADDR_VP8_VALUE_SHIFT                     _MK_SHIFT_CONST(0)
#define MBE_SETADDR_VP8_VALUE_FIELD                     _MK_FIELD_CONST(0xffff, MBE_SETADDR_VP8_VALUE_SHIFT)
#define MBE_SETADDR_VP8_VALUE_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define MBE_SETADDR_VP8_VALUE_ROW                       0


// Packet MBE_NEWPIC_MPEG2
#define MBE_NEWPIC_MPEG2_SIZE 32

#define MBE_NEWPIC_MPEG2_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define MBE_NEWPIC_MPEG2_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, MBE_NEWPIC_MPEG2_OPCODE_SHIFT)
#define MBE_NEWPIC_MPEG2_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_NEWPIC_MPEG2_OPCODE_ROW                     0
#define MBE_NEWPIC_MPEG2_OPCODE_NEWPIC                  _MK_ENUM_CONST(2)

#define MBE_NEWPIC_MPEG2_ZERO_SHIFT                     _MK_SHIFT_CONST(27)
#define MBE_NEWPIC_MPEG2_ZERO_FIELD                     _MK_FIELD_CONST(0x1, MBE_NEWPIC_MPEG2_ZERO_SHIFT)
#define MBE_NEWPIC_MPEG2_ZERO_RANGE                     _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define MBE_NEWPIC_MPEG2_ZERO_ROW                       0

#define MBE_NEWPIC_MPEG2_EC_MODE_SHIFT                  _MK_SHIFT_CONST(21)
#define MBE_NEWPIC_MPEG2_EC_MODE_FIELD                  _MK_FIELD_CONST(0x1, MBE_NEWPIC_MPEG2_EC_MODE_SHIFT)
#define MBE_NEWPIC_MPEG2_EC_MODE_RANGE                  _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define MBE_NEWPIC_MPEG2_EC_MODE_ROW                    0
#define MBE_NEWPIC_MPEG2_EC_MODE_AVG                    _MK_ENUM_CONST(0)
#define MBE_NEWPIC_MPEG2_EC_MODE_REPLICATE                      _MK_ENUM_CONST(1)

#define MBE_NEWPIC_MPEG2_REPLICATION_MODE_SHIFT                 _MK_SHIFT_CONST(20)
#define MBE_NEWPIC_MPEG2_REPLICATION_MODE_FIELD                 _MK_FIELD_CONST(0x1, MBE_NEWPIC_MPEG2_REPLICATION_MODE_SHIFT)
#define MBE_NEWPIC_MPEG2_REPLICATION_MODE_RANGE                 _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define MBE_NEWPIC_MPEG2_REPLICATION_MODE_ROW                   0
#define MBE_NEWPIC_MPEG2_REPLICATION_MODE_TOP_REPLICATE                 _MK_ENUM_CONST(0)
#define MBE_NEWPIC_MPEG2_REPLICATION_MODE_LEFT_REPLICATE                        _MK_ENUM_CONST(1)

#define MBE_NEWPIC_MPEG2_TOP_FIELD_FIRST_SHIFT                  _MK_SHIFT_CONST(19)
#define MBE_NEWPIC_MPEG2_TOP_FIELD_FIRST_FIELD                  _MK_FIELD_CONST(0x1, MBE_NEWPIC_MPEG2_TOP_FIELD_FIRST_SHIFT)
#define MBE_NEWPIC_MPEG2_TOP_FIELD_FIRST_RANGE                  _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define MBE_NEWPIC_MPEG2_TOP_FIELD_FIRST_ROW                    0

#define MBE_NEWPIC_MPEG2_F_CODE_0_0_SHIFT                       _MK_SHIFT_CONST(15)
#define MBE_NEWPIC_MPEG2_F_CODE_0_0_FIELD                       _MK_FIELD_CONST(0xf, MBE_NEWPIC_MPEG2_F_CODE_0_0_SHIFT)
#define MBE_NEWPIC_MPEG2_F_CODE_0_0_RANGE                       _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(15)
#define MBE_NEWPIC_MPEG2_F_CODE_0_0_ROW                 0

#define MBE_NEWPIC_MPEG2_FORWARD_F_CODE_SHIFT                   _MK_SHIFT_CONST(15)
#define MBE_NEWPIC_MPEG2_FORWARD_F_CODE_FIELD                   _MK_FIELD_CONST(0xf, MBE_NEWPIC_MPEG2_FORWARD_F_CODE_SHIFT)
#define MBE_NEWPIC_MPEG2_FORWARD_F_CODE_RANGE                   _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(15)
#define MBE_NEWPIC_MPEG2_FORWARD_F_CODE_ROW                     0

#define MBE_NEWPIC_MPEG2_F_CODE_0_1_SHIFT                       _MK_SHIFT_CONST(11)
#define MBE_NEWPIC_MPEG2_F_CODE_0_1_FIELD                       _MK_FIELD_CONST(0xf, MBE_NEWPIC_MPEG2_F_CODE_0_1_SHIFT)
#define MBE_NEWPIC_MPEG2_F_CODE_0_1_RANGE                       _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(11)
#define MBE_NEWPIC_MPEG2_F_CODE_0_1_ROW                 0

#define MBE_NEWPIC_MPEG2_FULL_PEL_FWD_VECTOR_SHIFT                      _MK_SHIFT_CONST(11)
#define MBE_NEWPIC_MPEG2_FULL_PEL_FWD_VECTOR_FIELD                      _MK_FIELD_CONST(0xf, MBE_NEWPIC_MPEG2_FULL_PEL_FWD_VECTOR_SHIFT)
#define MBE_NEWPIC_MPEG2_FULL_PEL_FWD_VECTOR_RANGE                      _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(11)
#define MBE_NEWPIC_MPEG2_FULL_PEL_FWD_VECTOR_ROW                        0

#define MBE_NEWPIC_MPEG2_F_CODE_1_0_SHIFT                       _MK_SHIFT_CONST(7)
#define MBE_NEWPIC_MPEG2_F_CODE_1_0_FIELD                       _MK_FIELD_CONST(0xf, MBE_NEWPIC_MPEG2_F_CODE_1_0_SHIFT)
#define MBE_NEWPIC_MPEG2_F_CODE_1_0_RANGE                       _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(7)
#define MBE_NEWPIC_MPEG2_F_CODE_1_0_ROW                 0

#define MBE_NEWPIC_MPEG2_BACKWARD_F_CODE_SHIFT                  _MK_SHIFT_CONST(7)
#define MBE_NEWPIC_MPEG2_BACKWARD_F_CODE_FIELD                  _MK_FIELD_CONST(0xf, MBE_NEWPIC_MPEG2_BACKWARD_F_CODE_SHIFT)
#define MBE_NEWPIC_MPEG2_BACKWARD_F_CODE_RANGE                  _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(7)
#define MBE_NEWPIC_MPEG2_BACKWARD_F_CODE_ROW                    0

#define MBE_NEWPIC_MPEG2_F_CODE_1_1_SHIFT                       _MK_SHIFT_CONST(3)
#define MBE_NEWPIC_MPEG2_F_CODE_1_1_FIELD                       _MK_FIELD_CONST(0xf, MBE_NEWPIC_MPEG2_F_CODE_1_1_SHIFT)
#define MBE_NEWPIC_MPEG2_F_CODE_1_1_RANGE                       _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(3)
#define MBE_NEWPIC_MPEG2_F_CODE_1_1_ROW                 0

#define MBE_NEWPIC_MPEG2_FULL_PEL_BWD_VECTOR_SHIFT                      _MK_SHIFT_CONST(3)
#define MBE_NEWPIC_MPEG2_FULL_PEL_BWD_VECTOR_FIELD                      _MK_FIELD_CONST(0xf, MBE_NEWPIC_MPEG2_FULL_PEL_BWD_VECTOR_SHIFT)
#define MBE_NEWPIC_MPEG2_FULL_PEL_BWD_VECTOR_RANGE                      _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(3)
#define MBE_NEWPIC_MPEG2_FULL_PEL_BWD_VECTOR_ROW                        0

#define MBE_NEWPIC_MPEG2_PIC_STRUCT_SHIFT                       _MK_SHIFT_CONST(1)
#define MBE_NEWPIC_MPEG2_PIC_STRUCT_FIELD                       _MK_FIELD_CONST(0x3, MBE_NEWPIC_MPEG2_PIC_STRUCT_SHIFT)
#define MBE_NEWPIC_MPEG2_PIC_STRUCT_RANGE                       _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define MBE_NEWPIC_MPEG2_PIC_STRUCT_ROW                 0
#define MBE_NEWPIC_MPEG2_PIC_STRUCT_TOP_FIELD                   _MK_ENUM_CONST(1)
#define MBE_NEWPIC_MPEG2_PIC_STRUCT_BOT_FIELD                   _MK_ENUM_CONST(2)
#define MBE_NEWPIC_MPEG2_PIC_STRUCT_FRAME_PIC                   _MK_ENUM_CONST(3)

#define MBE_NEWPIC_MPEG2_CONCEALMENT_MOTION_VECTORS_SHIFT                       _MK_SHIFT_CONST(0)
#define MBE_NEWPIC_MPEG2_CONCEALMENT_MOTION_VECTORS_FIELD                       _MK_FIELD_CONST(0x1, MBE_NEWPIC_MPEG2_CONCEALMENT_MOTION_VECTORS_SHIFT)
#define MBE_NEWPIC_MPEG2_CONCEALMENT_MOTION_VECTORS_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MBE_NEWPIC_MPEG2_CONCEALMENT_MOTION_VECTORS_ROW                 0


// Packet MBE_NEWPIC2_MPEG2
#define MBE_NEWPIC2_MPEG2_SIZE 32

#define MBE_NEWPIC2_MPEG2_OPCODE_SHIFT                  _MK_SHIFT_CONST(28)
#define MBE_NEWPIC2_MPEG2_OPCODE_FIELD                  _MK_FIELD_CONST(0xf, MBE_NEWPIC2_MPEG2_OPCODE_SHIFT)
#define MBE_NEWPIC2_MPEG2_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_NEWPIC2_MPEG2_OPCODE_ROW                    0
#define MBE_NEWPIC2_MPEG2_OPCODE_NEWPIC                 _MK_ENUM_CONST(2)

#define MBE_NEWPIC2_MPEG2_ZERO_SHIFT                    _MK_SHIFT_CONST(27)
#define MBE_NEWPIC2_MPEG2_ZERO_FIELD                    _MK_FIELD_CONST(0x1, MBE_NEWPIC2_MPEG2_ZERO_SHIFT)
#define MBE_NEWPIC2_MPEG2_ZERO_RANGE                    _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define MBE_NEWPIC2_MPEG2_ZERO_ROW                      0

#define MBE_NEWPIC2_MPEG2_SECOND_FIELD_SHIFT                    _MK_SHIFT_CONST(25)
#define MBE_NEWPIC2_MPEG2_SECOND_FIELD_FIELD                    _MK_FIELD_CONST(0x1, MBE_NEWPIC2_MPEG2_SECOND_FIELD_SHIFT)
#define MBE_NEWPIC2_MPEG2_SECOND_FIELD_RANGE                    _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define MBE_NEWPIC2_MPEG2_SECOND_FIELD_ROW                      0

#define MBE_NEWPIC2_MPEG2_PICTURE_CODING_TYPE_SHIFT                     _MK_SHIFT_CONST(23)
#define MBE_NEWPIC2_MPEG2_PICTURE_CODING_TYPE_FIELD                     _MK_FIELD_CONST(0x3, MBE_NEWPIC2_MPEG2_PICTURE_CODING_TYPE_SHIFT)
#define MBE_NEWPIC2_MPEG2_PICTURE_CODING_TYPE_RANGE                     _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(23)
#define MBE_NEWPIC2_MPEG2_PICTURE_CODING_TYPE_ROW                       0
#define MBE_NEWPIC2_MPEG2_PICTURE_CODING_TYPE_I                 _MK_ENUM_CONST(1)
#define MBE_NEWPIC2_MPEG2_PICTURE_CODING_TYPE_P                 _MK_ENUM_CONST(2)
#define MBE_NEWPIC2_MPEG2_PICTURE_CODING_TYPE_B                 _MK_ENUM_CONST(3)

#define MBE_NEWPIC2_MPEG2_RESERVED_SHIFT                        _MK_SHIFT_CONST(22)
#define MBE_NEWPIC2_MPEG2_RESERVED_FIELD                        _MK_FIELD_CONST(0x1, MBE_NEWPIC2_MPEG2_RESERVED_SHIFT)
#define MBE_NEWPIC2_MPEG2_RESERVED_RANGE                        _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define MBE_NEWPIC2_MPEG2_RESERVED_ROW                  0

#define MBE_NEWPIC2_MPEG2_FWD_REF_VLD_SHIFT                     _MK_SHIFT_CONST(21)
#define MBE_NEWPIC2_MPEG2_FWD_REF_VLD_FIELD                     _MK_FIELD_CONST(0x1, MBE_NEWPIC2_MPEG2_FWD_REF_VLD_SHIFT)
#define MBE_NEWPIC2_MPEG2_FWD_REF_VLD_RANGE                     _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define MBE_NEWPIC2_MPEG2_FWD_REF_VLD_ROW                       0

#define MBE_NEWPIC2_MPEG2_BWD_REF_FRM_ID_SHIFT                  _MK_SHIFT_CONST(14)
#define MBE_NEWPIC2_MPEG2_BWD_REF_FRM_ID_FIELD                  _MK_FIELD_CONST(0x7f, MBE_NEWPIC2_MPEG2_BWD_REF_FRM_ID_SHIFT)
#define MBE_NEWPIC2_MPEG2_BWD_REF_FRM_ID_RANGE                  _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(14)
#define MBE_NEWPIC2_MPEG2_BWD_REF_FRM_ID_ROW                    0

#define MBE_NEWPIC2_MPEG2_FWD_REF_FRM_ID_SHIFT                  _MK_SHIFT_CONST(7)
#define MBE_NEWPIC2_MPEG2_FWD_REF_FRM_ID_FIELD                  _MK_FIELD_CONST(0x7f, MBE_NEWPIC2_MPEG2_FWD_REF_FRM_ID_SHIFT)
#define MBE_NEWPIC2_MPEG2_FWD_REF_FRM_ID_RANGE                  _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(7)
#define MBE_NEWPIC2_MPEG2_FWD_REF_FRM_ID_ROW                    0

#define MBE_NEWPIC2_MPEG2_FRM_ID_SHIFT                  _MK_SHIFT_CONST(0)
#define MBE_NEWPIC2_MPEG2_FRM_ID_FIELD                  _MK_FIELD_CONST(0x7f, MBE_NEWPIC2_MPEG2_FRM_ID_SHIFT)
#define MBE_NEWPIC2_MPEG2_FRM_ID_RANGE                  _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define MBE_NEWPIC2_MPEG2_FRM_ID_ROW                    0


// Packet MBE_SETCTL_MPEG2
#define MBE_SETCTL_MPEG2_SIZE 32

#define MBE_SETCTL_MPEG2_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define MBE_SETCTL_MPEG2_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, MBE_SETCTL_MPEG2_OPCODE_SHIFT)
#define MBE_SETCTL_MPEG2_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_SETCTL_MPEG2_OPCODE_ROW                     0
#define MBE_SETCTL_MPEG2_OPCODE_SETCTL                  _MK_ENUM_CONST(15)

#define MBE_SETCTL_MPEG2_THREE_SHIFT                    _MK_SHIFT_CONST(26)
#define MBE_SETCTL_MPEG2_THREE_FIELD                    _MK_FIELD_CONST(0x3, MBE_SETCTL_MPEG2_THREE_SHIFT)
#define MBE_SETCTL_MPEG2_THREE_RANGE                    _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(26)
#define MBE_SETCTL_MPEG2_THREE_ROW                      0

#define MBE_SETCTL_MPEG2_UCQ_CONT_SHIFT                 _MK_SHIFT_CONST(5)
#define MBE_SETCTL_MPEG2_UCQ_CONT_FIELD                 _MK_FIELD_CONST(0x1, MBE_SETCTL_MPEG2_UCQ_CONT_SHIFT)
#define MBE_SETCTL_MPEG2_UCQ_CONT_RANGE                 _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define MBE_SETCTL_MPEG2_UCQ_CONT_ROW                   0

#define MBE_SETCTL_MPEG2_SFMVF_SHIFT                    _MK_SHIFT_CONST(0)
#define MBE_SETCTL_MPEG2_SFMVF_FIELD                    _MK_FIELD_CONST(0x1, MBE_SETCTL_MPEG2_SFMVF_SHIFT)
#define MBE_SETCTL_MPEG2_SFMVF_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MBE_SETCTL_MPEG2_SFMVF_ROW                      0


// Packet MBE_SETADDR_MPEG2
#define MBE_SETADDR_MPEG2_SIZE 32

#define MBE_SETADDR_MPEG2_OPCODE_SHIFT                  _MK_SHIFT_CONST(28)
#define MBE_SETADDR_MPEG2_OPCODE_FIELD                  _MK_FIELD_CONST(0xf, MBE_SETADDR_MPEG2_OPCODE_SHIFT)
#define MBE_SETADDR_MPEG2_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_SETADDR_MPEG2_OPCODE_ROW                    0
#define MBE_SETADDR_MPEG2_OPCODE_SETADDR                        _MK_ENUM_CONST(10)

#define MBE_SETADDR_MPEG2_ADR_TYPE_SHIFT                        _MK_SHIFT_CONST(25)
#define MBE_SETADDR_MPEG2_ADR_TYPE_FIELD                        _MK_FIELD_CONST(0x7, MBE_SETADDR_MPEG2_ADR_TYPE_SHIFT)
#define MBE_SETADDR_MPEG2_ADR_TYPE_RANGE                        _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(25)
#define MBE_SETADDR_MPEG2_ADR_TYPE_ROW                  0
#define MBE_SETADDR_MPEG2_ADR_TYPE_LMV1A                        _MK_ENUM_CONST(0)
#define MBE_SETADDR_MPEG2_ADR_TYPE_LMV2A                        _MK_ENUM_CONST(1)
#define MBE_SETADDR_MPEG2_ADR_TYPE_FMVA                 _MK_ENUM_CONST(2)

#define MBE_SETADDR_MPEG2_POSITION_SHIFT                        _MK_SHIFT_CONST(24)
#define MBE_SETADDR_MPEG2_POSITION_FIELD                        _MK_FIELD_CONST(0x1, MBE_SETADDR_MPEG2_POSITION_SHIFT)
#define MBE_SETADDR_MPEG2_POSITION_RANGE                        _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define MBE_SETADDR_MPEG2_POSITION_ROW                  0

#define MBE_SETADDR_MPEG2_VALUE_SHIFT                   _MK_SHIFT_CONST(0)
#define MBE_SETADDR_MPEG2_VALUE_FIELD                   _MK_FIELD_CONST(0xffff, MBE_SETADDR_MPEG2_VALUE_SHIFT)
#define MBE_SETADDR_MPEG2_VALUE_RANGE                   _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define MBE_SETADDR_MPEG2_VALUE_ROW                     0


// Packet MBE_NEWMBEC_MPEG2
#define MBE_NEWMBEC_MPEG2_SIZE 32

#define MBE_NEWMBEC_MPEG2_OPCODE_SHIFT                  _MK_SHIFT_CONST(28)
#define MBE_NEWMBEC_MPEG2_OPCODE_FIELD                  _MK_FIELD_CONST(0xf, MBE_NEWMBEC_MPEG2_OPCODE_SHIFT)
#define MBE_NEWMBEC_MPEG2_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_NEWMBEC_MPEG2_OPCODE_ROW                    0
#define MBE_NEWMBEC_MPEG2_OPCODE_NEWMBEC                        _MK_ENUM_CONST(14)

#define MBE_NEWMBEC_MPEG2_HWSW_SHIFT                    _MK_SHIFT_CONST(27)
#define MBE_NEWMBEC_MPEG2_HWSW_FIELD                    _MK_FIELD_CONST(0x1, MBE_NEWMBEC_MPEG2_HWSW_SHIFT)
#define MBE_NEWMBEC_MPEG2_HWSW_RANGE                    _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define MBE_NEWMBEC_MPEG2_HWSW_ROW                      0

#define MBE_NEWMBEC_MPEG2_DISCARD_PREFETCHED_FMV_DATA_SHIFT                     _MK_SHIFT_CONST(20)
#define MBE_NEWMBEC_MPEG2_DISCARD_PREFETCHED_FMV_DATA_FIELD                     _MK_FIELD_CONST(0x1, MBE_NEWMBEC_MPEG2_DISCARD_PREFETCHED_FMV_DATA_SHIFT)
#define MBE_NEWMBEC_MPEG2_DISCARD_PREFETCHED_FMV_DATA_RANGE                     _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define MBE_NEWMBEC_MPEG2_DISCARD_PREFETCHED_FMV_DATA_ROW                       0

#define MBE_NEWMBEC_MPEG2_FIRST_LFT_NBR_INVLD_SHIFT                     _MK_SHIFT_CONST(19)
#define MBE_NEWMBEC_MPEG2_FIRST_LFT_NBR_INVLD_FIELD                     _MK_FIELD_CONST(0x1, MBE_NEWMBEC_MPEG2_FIRST_LFT_NBR_INVLD_SHIFT)
#define MBE_NEWMBEC_MPEG2_FIRST_LFT_NBR_INVLD_RANGE                     _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define MBE_NEWMBEC_MPEG2_FIRST_LFT_NBR_INVLD_ROW                       0

#define MBE_NEWMBEC_MPEG2_PIXEL_REPLICATION_SHIFT                       _MK_SHIFT_CONST(18)
#define MBE_NEWMBEC_MPEG2_PIXEL_REPLICATION_FIELD                       _MK_FIELD_CONST(0x1, MBE_NEWMBEC_MPEG2_PIXEL_REPLICATION_SHIFT)
#define MBE_NEWMBEC_MPEG2_PIXEL_REPLICATION_RANGE                       _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define MBE_NEWMBEC_MPEG2_PIXEL_REPLICATION_ROW                 0

#define MBE_NEWMBEC_MPEG2_DC_AVERAGING_SHIFT                    _MK_SHIFT_CONST(17)
#define MBE_NEWMBEC_MPEG2_DC_AVERAGING_FIELD                    _MK_FIELD_CONST(0x1, MBE_NEWMBEC_MPEG2_DC_AVERAGING_SHIFT)
#define MBE_NEWMBEC_MPEG2_DC_AVERAGING_RANGE                    _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(17)
#define MBE_NEWMBEC_MPEG2_DC_AVERAGING_ROW                      0

#define MBE_NEWMBEC_MPEG2_LFT_NBR_VLD_SHIFT                     _MK_SHIFT_CONST(16)
#define MBE_NEWMBEC_MPEG2_LFT_NBR_VLD_FIELD                     _MK_FIELD_CONST(0x1, MBE_NEWMBEC_MPEG2_LFT_NBR_VLD_SHIFT)
#define MBE_NEWMBEC_MPEG2_LFT_NBR_VLD_RANGE                     _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define MBE_NEWMBEC_MPEG2_LFT_NBR_VLD_ROW                       0

#define MBE_NEWMBEC_MPEG2_TOP_NBR_VLD_SHIFT                     _MK_SHIFT_CONST(15)
#define MBE_NEWMBEC_MPEG2_TOP_NBR_VLD_FIELD                     _MK_FIELD_CONST(0x1, MBE_NEWMBEC_MPEG2_TOP_NBR_VLD_SHIFT)
#define MBE_NEWMBEC_MPEG2_TOP_NBR_VLD_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define MBE_NEWMBEC_MPEG2_TOP_NBR_VLD_ROW                       0

#define MBE_NEWMBEC_MPEG2_TYPE_SHIFT                    _MK_SHIFT_CONST(14)
#define MBE_NEWMBEC_MPEG2_TYPE_FIELD                    _MK_FIELD_CONST(0x1, MBE_NEWMBEC_MPEG2_TYPE_SHIFT)
#define MBE_NEWMBEC_MPEG2_TYPE_RANGE                    _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(14)
#define MBE_NEWMBEC_MPEG2_TYPE_ROW                      0
#define MBE_NEWMBEC_MPEG2_TYPE_INTER                    _MK_ENUM_CONST(0)
#define MBE_NEWMBEC_MPEG2_TYPE_INTRA                    _MK_ENUM_CONST(1)

#define MBE_NEWMBEC_MPEG2_X_MB_POS_SHIFT                        _MK_SHIFT_CONST(7)
#define MBE_NEWMBEC_MPEG2_X_MB_POS_FIELD                        _MK_FIELD_CONST(0x7f, MBE_NEWMBEC_MPEG2_X_MB_POS_SHIFT)
#define MBE_NEWMBEC_MPEG2_X_MB_POS_RANGE                        _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(7)
#define MBE_NEWMBEC_MPEG2_X_MB_POS_ROW                  0

#define MBE_NEWMBEC_MPEG2_Y_MB_POS_SHIFT                        _MK_SHIFT_CONST(0)
#define MBE_NEWMBEC_MPEG2_Y_MB_POS_FIELD                        _MK_FIELD_CONST(0x7f, MBE_NEWMBEC_MPEG2_Y_MB_POS_SHIFT)
#define MBE_NEWMBEC_MPEG2_Y_MB_POS_RANGE                        _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define MBE_NEWMBEC_MPEG2_Y_MB_POS_ROW                  0


// Packet MBE_NEWMB_MPEG2
#define MBE_NEWMB_MPEG2_SIZE 32

#define MBE_NEWMB_MPEG2_OPCODE_SHIFT                    _MK_SHIFT_CONST(28)
#define MBE_NEWMB_MPEG2_OPCODE_FIELD                    _MK_FIELD_CONST(0xf, MBE_NEWMB_MPEG2_OPCODE_SHIFT)
#define MBE_NEWMB_MPEG2_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_NEWMB_MPEG2_OPCODE_ROW                      0
#define MBE_NEWMB_MPEG2_OPCODE_NEWMB                    _MK_ENUM_CONST(9)

#define MBE_NEWMB_MPEG2_SKIPPED_MB_SHIFT                        _MK_SHIFT_CONST(20)
#define MBE_NEWMB_MPEG2_SKIPPED_MB_FIELD                        _MK_FIELD_CONST(0x3, MBE_NEWMB_MPEG2_SKIPPED_MB_SHIFT)
#define MBE_NEWMB_MPEG2_SKIPPED_MB_RANGE                        _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(20)
#define MBE_NEWMB_MPEG2_SKIPPED_MB_ROW                  0
#define MBE_NEWMB_MPEG2_SKIPPED_MB_NO_SKIP                      _MK_ENUM_CONST(0)
#define MBE_NEWMB_MPEG2_SKIPPED_MB_P_SKIP                       _MK_ENUM_CONST(1)
#define MBE_NEWMB_MPEG2_SKIPPED_MB_B_SKIP                       _MK_ENUM_CONST(2)

#define MBE_NEWMB_MPEG2_RESET_MV_PRED_SHIFT                     _MK_SHIFT_CONST(19)
#define MBE_NEWMB_MPEG2_RESET_MV_PRED_FIELD                     _MK_FIELD_CONST(0x1, MBE_NEWMB_MPEG2_RESET_MV_PRED_SHIFT)
#define MBE_NEWMB_MPEG2_RESET_MV_PRED_RANGE                     _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define MBE_NEWMB_MPEG2_RESET_MV_PRED_ROW                       0

#define MBE_NEWMB_MPEG2_DCT_TYPE_SHIFT                  _MK_SHIFT_CONST(18)
#define MBE_NEWMB_MPEG2_DCT_TYPE_FIELD                  _MK_FIELD_CONST(0x1, MBE_NEWMB_MPEG2_DCT_TYPE_SHIFT)
#define MBE_NEWMB_MPEG2_DCT_TYPE_RANGE                  _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define MBE_NEWMB_MPEG2_DCT_TYPE_ROW                    0

#define MBE_NEWMB_MPEG2_MV_PREDICTION_TYPE_SHIFT                        _MK_SHIFT_CONST(16)
#define MBE_NEWMB_MPEG2_MV_PREDICTION_TYPE_FIELD                        _MK_FIELD_CONST(0x3, MBE_NEWMB_MPEG2_MV_PREDICTION_TYPE_SHIFT)
#define MBE_NEWMB_MPEG2_MV_PREDICTION_TYPE_RANGE                        _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(16)
#define MBE_NEWMB_MPEG2_MV_PREDICTION_TYPE_ROW                  0
#define MBE_NEWMB_MPEG2_MV_PREDICTION_TYPE_FIELD_MV                     _MK_ENUM_CONST(0)
#define MBE_NEWMB_MPEG2_MV_PREDICTION_TYPE_FRAME_OR_16x8_MV                     _MK_ENUM_CONST(1)
#define MBE_NEWMB_MPEG2_MV_PREDICTION_TYPE_DUAL_PRIME_MV                        _MK_ENUM_CONST(2)

#define MBE_NEWMB_MPEG2_MV_FORMAT_SHIFT                 _MK_SHIFT_CONST(15)
#define MBE_NEWMB_MPEG2_MV_FORMAT_FIELD                 _MK_FIELD_CONST(0x1, MBE_NEWMB_MPEG2_MV_FORMAT_SHIFT)
#define MBE_NEWMB_MPEG2_MV_FORMAT_RANGE                 _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define MBE_NEWMB_MPEG2_MV_FORMAT_ROW                   0
#define MBE_NEWMB_MPEG2_MV_FORMAT_FIELD_FORMAT                  _MK_ENUM_CONST(0)
#define MBE_NEWMB_MPEG2_MV_FORMAT_FRAME_FORMAT                  _MK_ENUM_CONST(1)

#define MBE_NEWMB_MPEG2_MB_TYPE_SHIFT                   _MK_SHIFT_CONST(14)
#define MBE_NEWMB_MPEG2_MB_TYPE_FIELD                   _MK_FIELD_CONST(0x1, MBE_NEWMB_MPEG2_MB_TYPE_SHIFT)
#define MBE_NEWMB_MPEG2_MB_TYPE_RANGE                   _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(14)
#define MBE_NEWMB_MPEG2_MB_TYPE_ROW                     0
#define MBE_NEWMB_MPEG2_MB_TYPE_INTER                   _MK_ENUM_CONST(0)
#define MBE_NEWMB_MPEG2_MB_TYPE_INTRA                   _MK_ENUM_CONST(1)

#define MBE_NEWMB_MPEG2_X_MB_POS_SHIFT                  _MK_SHIFT_CONST(7)
#define MBE_NEWMB_MPEG2_X_MB_POS_FIELD                  _MK_FIELD_CONST(0x7f, MBE_NEWMB_MPEG2_X_MB_POS_SHIFT)
#define MBE_NEWMB_MPEG2_X_MB_POS_RANGE                  _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(7)
#define MBE_NEWMB_MPEG2_X_MB_POS_ROW                    0

#define MBE_NEWMB_MPEG2_Y_MB_POS_SHIFT                  _MK_SHIFT_CONST(0)
#define MBE_NEWMB_MPEG2_Y_MB_POS_FIELD                  _MK_FIELD_CONST(0x7f, MBE_NEWMB_MPEG2_Y_MB_POS_SHIFT)
#define MBE_NEWMB_MPEG2_Y_MB_POS_RANGE                  _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define MBE_NEWMB_MPEG2_Y_MB_POS_ROW                    0


// Packet MBE_NEWMV_MPEG2
#define MBE_NEWMV_MPEG2_SIZE 32

#define MBE_NEWMV_MPEG2_OPCODE_SHIFT                    _MK_SHIFT_CONST(28)
#define MBE_NEWMV_MPEG2_OPCODE_FIELD                    _MK_FIELD_CONST(0xf, MBE_NEWMV_MPEG2_OPCODE_SHIFT)
#define MBE_NEWMV_MPEG2_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_NEWMV_MPEG2_OPCODE_ROW                      0
#define MBE_NEWMV_MPEG2_OPCODE_NEWMV1                   _MK_ENUM_CONST(5)

#define MBE_NEWMV_MPEG2_DMVECTOR_0_SHIFT                        _MK_SHIFT_CONST(8)
#define MBE_NEWMV_MPEG2_DMVECTOR_0_FIELD                        _MK_FIELD_CONST(0x3, MBE_NEWMV_MPEG2_DMVECTOR_0_SHIFT)
#define MBE_NEWMV_MPEG2_DMVECTOR_0_RANGE                        _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(8)
#define MBE_NEWMV_MPEG2_DMVECTOR_0_ROW                  0

#define MBE_NEWMV_MPEG2_DMVECTOR_1_SHIFT                        _MK_SHIFT_CONST(6)
#define MBE_NEWMV_MPEG2_DMVECTOR_1_FIELD                        _MK_FIELD_CONST(0x3, MBE_NEWMV_MPEG2_DMVECTOR_1_SHIFT)
#define MBE_NEWMV_MPEG2_DMVECTOR_1_RANGE                        _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(6)
#define MBE_NEWMV_MPEG2_DMVECTOR_1_ROW                  0

#define MBE_NEWMV_MPEG2_FLD_SELECT_0_0_SHIFT                    _MK_SHIFT_CONST(5)
#define MBE_NEWMV_MPEG2_FLD_SELECT_0_0_FIELD                    _MK_FIELD_CONST(0x1, MBE_NEWMV_MPEG2_FLD_SELECT_0_0_SHIFT)
#define MBE_NEWMV_MPEG2_FLD_SELECT_0_0_RANGE                    _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define MBE_NEWMV_MPEG2_FLD_SELECT_0_0_ROW                      0

#define MBE_NEWMV_MPEG2_FLD_SELECT_0_1_SHIFT                    _MK_SHIFT_CONST(4)
#define MBE_NEWMV_MPEG2_FLD_SELECT_0_1_FIELD                    _MK_FIELD_CONST(0x1, MBE_NEWMV_MPEG2_FLD_SELECT_0_1_SHIFT)
#define MBE_NEWMV_MPEG2_FLD_SELECT_0_1_RANGE                    _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define MBE_NEWMV_MPEG2_FLD_SELECT_0_1_ROW                      0

#define MBE_NEWMV_MPEG2_FLD_SELECT_1_0_SHIFT                    _MK_SHIFT_CONST(3)
#define MBE_NEWMV_MPEG2_FLD_SELECT_1_0_FIELD                    _MK_FIELD_CONST(0x1, MBE_NEWMV_MPEG2_FLD_SELECT_1_0_SHIFT)
#define MBE_NEWMV_MPEG2_FLD_SELECT_1_0_RANGE                    _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define MBE_NEWMV_MPEG2_FLD_SELECT_1_0_ROW                      0

#define MBE_NEWMV_MPEG2_FLD_SELECT_1_1_SHIFT                    _MK_SHIFT_CONST(2)
#define MBE_NEWMV_MPEG2_FLD_SELECT_1_1_FIELD                    _MK_FIELD_CONST(0x1, MBE_NEWMV_MPEG2_FLD_SELECT_1_1_SHIFT)
#define MBE_NEWMV_MPEG2_FLD_SELECT_1_1_RANGE                    _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define MBE_NEWMV_MPEG2_FLD_SELECT_1_1_ROW                      0

#define MBE_NEWMV_MPEG2_MV_BACKWARD_SHIFT                       _MK_SHIFT_CONST(1)
#define MBE_NEWMV_MPEG2_MV_BACKWARD_FIELD                       _MK_FIELD_CONST(0x1, MBE_NEWMV_MPEG2_MV_BACKWARD_SHIFT)
#define MBE_NEWMV_MPEG2_MV_BACKWARD_RANGE                       _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define MBE_NEWMV_MPEG2_MV_BACKWARD_ROW                 0

#define MBE_NEWMV_MPEG2_MV_FORWARD_SHIFT                        _MK_SHIFT_CONST(0)
#define MBE_NEWMV_MPEG2_MV_FORWARD_FIELD                        _MK_FIELD_CONST(0x1, MBE_NEWMV_MPEG2_MV_FORWARD_SHIFT)
#define MBE_NEWMV_MPEG2_MV_FORWARD_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MBE_NEWMV_MPEG2_MV_FORWARD_ROW                  0


// Packet MBE_NEWMVCODE_MPEG2
#define MBE_NEWMVCODE_MPEG2_SIZE 32

#define MBE_NEWMVCODE_MPEG2_OPCODE_SHIFT                        _MK_SHIFT_CONST(28)
#define MBE_NEWMVCODE_MPEG2_OPCODE_FIELD                        _MK_FIELD_CONST(0xf, MBE_NEWMVCODE_MPEG2_OPCODE_SHIFT)
#define MBE_NEWMVCODE_MPEG2_OPCODE_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_NEWMVCODE_MPEG2_OPCODE_ROW                  0
#define MBE_NEWMVCODE_MPEG2_OPCODE_NEWMVCODE                    _MK_ENUM_CONST(6)

#define MBE_NEWMVCODE_MPEG2_MOTION_CODE_0_0_0_SHIFT                     _MK_SHIFT_CONST(18)
#define MBE_NEWMVCODE_MPEG2_MOTION_CODE_0_0_0_FIELD                     _MK_FIELD_CONST(0x3f, MBE_NEWMVCODE_MPEG2_MOTION_CODE_0_0_0_SHIFT)
#define MBE_NEWMVCODE_MPEG2_MOTION_CODE_0_0_0_RANGE                     _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(18)
#define MBE_NEWMVCODE_MPEG2_MOTION_CODE_0_0_0_ROW                       0

#define MBE_NEWMVCODE_MPEG2_MOTION_CODE_0_0_1_SHIFT                     _MK_SHIFT_CONST(12)
#define MBE_NEWMVCODE_MPEG2_MOTION_CODE_0_0_1_FIELD                     _MK_FIELD_CONST(0x3f, MBE_NEWMVCODE_MPEG2_MOTION_CODE_0_0_1_SHIFT)
#define MBE_NEWMVCODE_MPEG2_MOTION_CODE_0_0_1_RANGE                     _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(12)
#define MBE_NEWMVCODE_MPEG2_MOTION_CODE_0_0_1_ROW                       0

#define MBE_NEWMVCODE_MPEG2_MOTION_CODE_1_0_0_SHIFT                     _MK_SHIFT_CONST(6)
#define MBE_NEWMVCODE_MPEG2_MOTION_CODE_1_0_0_FIELD                     _MK_FIELD_CONST(0x3f, MBE_NEWMVCODE_MPEG2_MOTION_CODE_1_0_0_SHIFT)
#define MBE_NEWMVCODE_MPEG2_MOTION_CODE_1_0_0_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(6)
#define MBE_NEWMVCODE_MPEG2_MOTION_CODE_1_0_0_ROW                       0

#define MBE_NEWMVCODE_MPEG2_MOTION_CODE_1_0_1_SHIFT                     _MK_SHIFT_CONST(0)
#define MBE_NEWMVCODE_MPEG2_MOTION_CODE_1_0_1_FIELD                     _MK_FIELD_CONST(0x3f, MBE_NEWMVCODE_MPEG2_MOTION_CODE_1_0_1_SHIFT)
#define MBE_NEWMVCODE_MPEG2_MOTION_CODE_1_0_1_RANGE                     _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define MBE_NEWMVCODE_MPEG2_MOTION_CODE_1_0_1_ROW                       0


// Packet MBE_NEWMVCODE2_MPEG2
#define MBE_NEWMVCODE2_MPEG2_SIZE 32

#define MBE_NEWMVCODE2_MPEG2_OPCODE_SHIFT                       _MK_SHIFT_CONST(28)
#define MBE_NEWMVCODE2_MPEG2_OPCODE_FIELD                       _MK_FIELD_CONST(0xf, MBE_NEWMVCODE2_MPEG2_OPCODE_SHIFT)
#define MBE_NEWMVCODE2_MPEG2_OPCODE_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_NEWMVCODE2_MPEG2_OPCODE_ROW                 0
#define MBE_NEWMVCODE2_MPEG2_OPCODE_NEWMVCODE                   _MK_ENUM_CONST(6)

#define MBE_NEWMVCODE2_MPEG2_MOTION_CODE_0_1_0_SHIFT                    _MK_SHIFT_CONST(18)
#define MBE_NEWMVCODE2_MPEG2_MOTION_CODE_0_1_0_FIELD                    _MK_FIELD_CONST(0x3f, MBE_NEWMVCODE2_MPEG2_MOTION_CODE_0_1_0_SHIFT)
#define MBE_NEWMVCODE2_MPEG2_MOTION_CODE_0_1_0_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(18)
#define MBE_NEWMVCODE2_MPEG2_MOTION_CODE_0_1_0_ROW                      0

#define MBE_NEWMVCODE2_MPEG2_MOTION_CODE_0_1_1_SHIFT                    _MK_SHIFT_CONST(12)
#define MBE_NEWMVCODE2_MPEG2_MOTION_CODE_0_1_1_FIELD                    _MK_FIELD_CONST(0x3f, MBE_NEWMVCODE2_MPEG2_MOTION_CODE_0_1_1_SHIFT)
#define MBE_NEWMVCODE2_MPEG2_MOTION_CODE_0_1_1_RANGE                    _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(12)
#define MBE_NEWMVCODE2_MPEG2_MOTION_CODE_0_1_1_ROW                      0

#define MBE_NEWMVCODE2_MPEG2_MOTION_CODE_1_1_0_SHIFT                    _MK_SHIFT_CONST(6)
#define MBE_NEWMVCODE2_MPEG2_MOTION_CODE_1_1_0_FIELD                    _MK_FIELD_CONST(0x3f, MBE_NEWMVCODE2_MPEG2_MOTION_CODE_1_1_0_SHIFT)
#define MBE_NEWMVCODE2_MPEG2_MOTION_CODE_1_1_0_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(6)
#define MBE_NEWMVCODE2_MPEG2_MOTION_CODE_1_1_0_ROW                      0

#define MBE_NEWMVCODE2_MPEG2_MOTION_CODE_1_1_1_SHIFT                    _MK_SHIFT_CONST(0)
#define MBE_NEWMVCODE2_MPEG2_MOTION_CODE_1_1_1_FIELD                    _MK_FIELD_CONST(0x3f, MBE_NEWMVCODE2_MPEG2_MOTION_CODE_1_1_1_SHIFT)
#define MBE_NEWMVCODE2_MPEG2_MOTION_CODE_1_1_1_RANGE                    _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define MBE_NEWMVCODE2_MPEG2_MOTION_CODE_1_1_1_ROW                      0


// Packet MBE_NEWMVRESIDUAL_MPEG2
#define MBE_NEWMVRESIDUAL_MPEG2_SIZE 32

#define MBE_NEWMVRESIDUAL_MPEG2_OPCODE_SHIFT                    _MK_SHIFT_CONST(28)
#define MBE_NEWMVRESIDUAL_MPEG2_OPCODE_FIELD                    _MK_FIELD_CONST(0xf, MBE_NEWMVRESIDUAL_MPEG2_OPCODE_SHIFT)
#define MBE_NEWMVRESIDUAL_MPEG2_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_NEWMVRESIDUAL_MPEG2_OPCODE_ROW                      0
#define MBE_NEWMVRESIDUAL_MPEG2_OPCODE_NEWMVRESIDUAL                    _MK_ENUM_CONST(7)

#define MBE_NEWMVRESIDUAL_MPEG2_LAST_SHIFT                      _MK_SHIFT_CONST(16)
#define MBE_NEWMVRESIDUAL_MPEG2_LAST_FIELD                      _MK_FIELD_CONST(0x1, MBE_NEWMVRESIDUAL_MPEG2_LAST_SHIFT)
#define MBE_NEWMVRESIDUAL_MPEG2_LAST_RANGE                      _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define MBE_NEWMVRESIDUAL_MPEG2_LAST_ROW                        0

#define MBE_NEWMVRESIDUAL_MPEG2_MOTION_RESIDUAL_X_SHIFT                 _MK_SHIFT_CONST(8)
#define MBE_NEWMVRESIDUAL_MPEG2_MOTION_RESIDUAL_X_FIELD                 _MK_FIELD_CONST(0xff, MBE_NEWMVRESIDUAL_MPEG2_MOTION_RESIDUAL_X_SHIFT)
#define MBE_NEWMVRESIDUAL_MPEG2_MOTION_RESIDUAL_X_RANGE                 _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define MBE_NEWMVRESIDUAL_MPEG2_MOTION_RESIDUAL_X_ROW                   0

#define MBE_NEWMVRESIDUAL_MPEG2_MOTION_RESIDUAL_Y_SHIFT                 _MK_SHIFT_CONST(0)
#define MBE_NEWMVRESIDUAL_MPEG2_MOTION_RESIDUAL_Y_FIELD                 _MK_FIELD_CONST(0xff, MBE_NEWMVRESIDUAL_MPEG2_MOTION_RESIDUAL_Y_SHIFT)
#define MBE_NEWMVRESIDUAL_MPEG2_MOTION_RESIDUAL_Y_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define MBE_NEWMVRESIDUAL_MPEG2_MOTION_RESIDUAL_Y_ROW                   0


// Packet MBE_SETPPCBP_MPEG2
#define MBE_SETPPCBP_MPEG2_SIZE 32

#define MBE_SETPPCBP_MPEG2_OPCODE_SHIFT                 _MK_SHIFT_CONST(28)
#define MBE_SETPPCBP_MPEG2_OPCODE_FIELD                 _MK_FIELD_CONST(0xf, MBE_SETPPCBP_MPEG2_OPCODE_SHIFT)
#define MBE_SETPPCBP_MPEG2_OPCODE_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MBE_SETPPCBP_MPEG2_OPCODE_ROW                   0
#define MBE_SETPPCBP_MPEG2_OPCODE_SETPPCBP                      _MK_ENUM_CONST(4)

#define MBE_SETPPCBP_MPEG2_DISCARD_NEWMB_SHIFT                  _MK_SHIFT_CONST(24)
#define MBE_SETPPCBP_MPEG2_DISCARD_NEWMB_FIELD                  _MK_FIELD_CONST(0x1, MBE_SETPPCBP_MPEG2_DISCARD_NEWMB_SHIFT)
#define MBE_SETPPCBP_MPEG2_DISCARD_NEWMB_RANGE                  _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define MBE_SETPPCBP_MPEG2_DISCARD_NEWMB_ROW                    0

#define MBE_SETPPCBP_MPEG2_CBP_SHIFT                    _MK_SHIFT_CONST(0)
#define MBE_SETPPCBP_MPEG2_CBP_FIELD                    _MK_FIELD_CONST(0xffffff, MBE_SETPPCBP_MPEG2_CBP_SHIFT)
#define MBE_SETPPCBP_MPEG2_CBP_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(0)
#define MBE_SETPPCBP_MPEG2_CBP_ROW                      0


// Packet VDEMBE_XTRA_ADDR
#define VDEMBE_XTRA_ADDR_SIZE 8

#define VDEMBE_XTRA_ADDR_VAL_SHIFT                      _MK_SHIFT_CONST(0)
#define VDEMBE_XTRA_ADDR_VAL_FIELD                      _MK_FIELD_CONST(0xff, VDEMBE_XTRA_ADDR_VAL_SHIFT)
#define VDEMBE_XTRA_ADDR_VAL_RANGE                      _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define VDEMBE_XTRA_ADDR_VAL_ROW                        0
#define VDEMBE_XTRA_ADDR_VAL_H_LMV_ROWS_IN_VRAM                 _MK_ENUM_CONST(0)
#define VDEMBE_XTRA_ADDR_VAL_H_SMAP_IDX                 _MK_ENUM_CONST(1)
#define VDEMBE_XTRA_ADDR_VAL_H_LAST_DEC_MB_POS_PRE_EC                   _MK_ENUM_CONST(2)
#define VDEMBE_XTRA_ADDR_VAL_H_DISABLE_SKIP_REDUND_WP                   _MK_ENUM_CONST(3)
#define VDEMBE_XTRA_ADDR_VAL_H_EN_AUTOFLUSH_OOO_PREFO                   _MK_ENUM_CONST(4)
#define VDEMBE_XTRA_ADDR_VAL_H_HARD_ERROR_CONFIG                        _MK_ENUM_CONST(5)
#define VDEMBE_XTRA_ADDR_VAL_H_WPE_DISABLE                      _MK_ENUM_CONST(6)
#define VDEMBE_XTRA_ADDR_VAL_M_TEST_BUS_CORE                    _MK_ENUM_CONST(8)
#define VDEMBE_XTRA_ADDR_VAL_M_TEST_BUS_MCE                     _MK_ENUM_CONST(9)
#define VDEMBE_XTRA_ADDR_VAL_M_TEST_BUS_FMV                     _MK_ENUM_CONST(10)
#define VDEMBE_XTRA_ADDR_VAL_M_TEST_BUS_LMV                     _MK_ENUM_CONST(11)


// Register ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0                 _MK_ADDR_CONST(0x2200)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_SECURE                  0x0
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_WORD_COUNT                      0x1
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_READ_MASK                       _MK_MASK_CONST(0x17)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x17)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_BUSY_STATUS_SHIFT                       _MK_SHIFT_CONST(4)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_BUSY_STATUS_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_BUSY_STATUS_SHIFT)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_BUSY_STATUS_RANGE                       4:4
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_BUSY_STATUS_WOFFSET                     0x0
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_BUSY_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_BUSY_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_BUSY_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_BUSY_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_BUSY_STATUS_IDLE                        _MK_ENUM_CONST(0)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_BUSY_STATUS_NOT_IDLE                    _MK_ENUM_CONST(1)

#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_INTRUDE_SHIFT                   _MK_SHIFT_CONST(2)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_INTRUDE_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_INTRUDE_SHIFT)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_INTRUDE_RANGE                   2:2
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_INTRUDE_WOFFSET                 0x0
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_INTRUDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_INTRUDE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_INTRUDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_INTRUDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_WRITE_SHIFT                     _MK_SHIFT_CONST(1)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_WRITE_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_WRITE_SHIFT)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_WRITE_RANGE                     1:1
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_WRITE_WOFFSET                   0x0
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_WRITE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_WRITE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_WRITE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_WRITE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_CMD_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_CMD_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_CMD_SHIFT)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_CMD_RANGE                       0:0
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_CMD_WOFFSET                     0x0
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_CMD_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_CMD_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_CMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_CMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_CMD_NOP                 _MK_ENUM_CONST(0)
#define ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0_CMD_GO                  _MK_ENUM_CONST(1)


// Register ARVDE_PPE_PPE_H264_DBGCMDQ_0
#define ARVDE_PPE_PPE_H264_DBGCMDQ_0                    _MK_ADDR_CONST(0x2204)
#define ARVDE_PPE_PPE_H264_DBGCMDQ_0_SECURE                     0x0
#define ARVDE_PPE_PPE_H264_DBGCMDQ_0_WORD_COUNT                         0x1
#define ARVDE_PPE_PPE_H264_DBGCMDQ_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGCMDQ_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGCMDQ_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGCMDQ_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGCMDQ_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPE_PPE_H264_DBGCMDQ_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPE_PPE_H264_DBGCMDQ_0_DATA_BUS_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_PPE_PPE_H264_DBGCMDQ_0_DATA_BUS_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_PPE_PPE_H264_DBGCMDQ_0_DATA_BUS_SHIFT)
#define ARVDE_PPE_PPE_H264_DBGCMDQ_0_DATA_BUS_RANGE                     31:0
#define ARVDE_PPE_PPE_H264_DBGCMDQ_0_DATA_BUS_WOFFSET                   0x0
#define ARVDE_PPE_PPE_H264_DBGCMDQ_0_DATA_BUS_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGCMDQ_0_DATA_BUS_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGCMDQ_0_DATA_BUS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGCMDQ_0_DATA_BUS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_PPE_PPE_H264_DBGADDR_0
#define ARVDE_PPE_PPE_H264_DBGADDR_0                    _MK_ADDR_CONST(0x2208)
#define ARVDE_PPE_PPE_H264_DBGADDR_0_SECURE                     0x0
#define ARVDE_PPE_PPE_H264_DBGADDR_0_WORD_COUNT                         0x1
#define ARVDE_PPE_PPE_H264_DBGADDR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGADDR_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGADDR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGADDR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGADDR_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPE_PPE_H264_DBGADDR_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPE_PPE_H264_DBGADDR_0_PPE_DBG_ADDRESS_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_PPE_PPE_H264_DBGADDR_0_PPE_DBG_ADDRESS_FIELD                      _MK_FIELD_CONST(0xffffffff, ARVDE_PPE_PPE_H264_DBGADDR_0_PPE_DBG_ADDRESS_SHIFT)
#define ARVDE_PPE_PPE_H264_DBGADDR_0_PPE_DBG_ADDRESS_RANGE                      31:0
#define ARVDE_PPE_PPE_H264_DBGADDR_0_PPE_DBG_ADDRESS_WOFFSET                    0x0
#define ARVDE_PPE_PPE_H264_DBGADDR_0_PPE_DBG_ADDRESS_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGADDR_0_PPE_DBG_ADDRESS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGADDR_0_PPE_DBG_ADDRESS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGADDR_0_PPE_DBG_ADDRESS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_PPE_PPE_H264_DBGDATA1_0
#define ARVDE_PPE_PPE_H264_DBGDATA1_0                   _MK_ADDR_CONST(0x220c)
#define ARVDE_PPE_PPE_H264_DBGDATA1_0_SECURE                    0x0
#define ARVDE_PPE_PPE_H264_DBGDATA1_0_WORD_COUNT                        0x1
#define ARVDE_PPE_PPE_H264_DBGDATA1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGDATA1_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGDATA1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGDATA1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGDATA1_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPE_PPE_H264_DBGDATA1_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPE_PPE_H264_DBGDATA1_0_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_PPE_PPE_H264_DBGDATA1_0_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, ARVDE_PPE_PPE_H264_DBGDATA1_0_DATA_SHIFT)
#define ARVDE_PPE_PPE_H264_DBGDATA1_0_DATA_RANGE                        31:0
#define ARVDE_PPE_PPE_H264_DBGDATA1_0_DATA_WOFFSET                      0x0
#define ARVDE_PPE_PPE_H264_DBGDATA1_0_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGDATA1_0_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGDATA1_0_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGDATA1_0_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_PPE_PPE_H264_DBGDATA2_0
#define ARVDE_PPE_PPE_H264_DBGDATA2_0                   _MK_ADDR_CONST(0x2210)
#define ARVDE_PPE_PPE_H264_DBGDATA2_0_SECURE                    0x0
#define ARVDE_PPE_PPE_H264_DBGDATA2_0_WORD_COUNT                        0x1
#define ARVDE_PPE_PPE_H264_DBGDATA2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGDATA2_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGDATA2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGDATA2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGDATA2_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPE_PPE_H264_DBGDATA2_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPE_PPE_H264_DBGDATA2_0_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_PPE_PPE_H264_DBGDATA2_0_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, ARVDE_PPE_PPE_H264_DBGDATA2_0_DATA_SHIFT)
#define ARVDE_PPE_PPE_H264_DBGDATA2_0_DATA_RANGE                        31:0
#define ARVDE_PPE_PPE_H264_DBGDATA2_0_DATA_WOFFSET                      0x0
#define ARVDE_PPE_PPE_H264_DBGDATA2_0_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGDATA2_0_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGDATA2_0_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_DBGDATA2_0_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_PPE_PPE_H264_IDLECFG_0
#define ARVDE_PPE_PPE_H264_IDLECFG_0                    _MK_ADDR_CONST(0x2214)
#define ARVDE_PPE_PPE_H264_IDLECFG_0_SECURE                     0x0
#define ARVDE_PPE_PPE_H264_IDLECFG_0_WORD_COUNT                         0x1
#define ARVDE_PPE_PPE_H264_IDLECFG_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_IDLECFG_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_IDLECFG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_IDLECFG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_IDLECFG_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define ARVDE_PPE_PPE_H264_IDLECFG_0_WRITE_MASK                         _MK_MASK_CONST(0xf)
#define ARVDE_PPE_PPE_H264_IDLECFG_0_PPE_IDLE_ENABLE_SHIFT                      _MK_SHIFT_CONST(3)
#define ARVDE_PPE_PPE_H264_IDLECFG_0_PPE_IDLE_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_PPE_PPE_H264_IDLECFG_0_PPE_IDLE_ENABLE_SHIFT)
#define ARVDE_PPE_PPE_H264_IDLECFG_0_PPE_IDLE_ENABLE_RANGE                      3:3
#define ARVDE_PPE_PPE_H264_IDLECFG_0_PPE_IDLE_ENABLE_WOFFSET                    0x0
#define ARVDE_PPE_PPE_H264_IDLECFG_0_PPE_IDLE_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_IDLECFG_0_PPE_IDLE_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_IDLECFG_0_PPE_IDLE_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_IDLECFG_0_PPE_IDLE_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_IDLECFG_0_PPE_IDLE_ENABLE_OFF                        _MK_ENUM_CONST(0)
#define ARVDE_PPE_PPE_H264_IDLECFG_0_PPE_IDLE_ENABLE_ON                 _MK_ENUM_CONST(1)

#define ARVDE_PPE_PPE_H264_IDLECFG_0_PPE_IDLE_COUNT_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_PPE_PPE_H264_IDLECFG_0_PPE_IDLE_COUNT_FIELD                       _MK_FIELD_CONST(0x7, ARVDE_PPE_PPE_H264_IDLECFG_0_PPE_IDLE_COUNT_SHIFT)
#define ARVDE_PPE_PPE_H264_IDLECFG_0_PPE_IDLE_COUNT_RANGE                       2:0
#define ARVDE_PPE_PPE_H264_IDLECFG_0_PPE_IDLE_COUNT_WOFFSET                     0x0
#define ARVDE_PPE_PPE_H264_IDLECFG_0_PPE_IDLE_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_IDLECFG_0_PPE_IDLE_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_IDLECFG_0_PPE_IDLE_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_IDLECFG_0_PPE_IDLE_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_PPE_PPE_H264_OBSERVE6_0
#define ARVDE_PPE_PPE_H264_OBSERVE6_0                   _MK_ADDR_CONST(0x2218)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_SECURE                    0x0
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_WORD_COUNT                        0x1
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_READ_MASK                         _MK_MASK_CONST(0x1f1ff7)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_WRITE_MASK                        _MK_MASK_CONST(0x1f1ff7)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_FIELD                  _MK_FIELD_CONST(0x1f, ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_SHIFT)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_RANGE                  20:16
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_WOFFSET                        0x0
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_IDLE                   _MK_ENUM_CONST(0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_TFLUSH1                        _MK_ENUM_CONST(4)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_RFLUSH2                        _MK_ENUM_CONST(8)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_DFLUSH0                        _MK_ENUM_CONST(12)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_EC_RFLUSH0                     _MK_ENUM_CONST(16)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_EC_LFETCH1                     _MK_ENUM_CONST(20)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_MINFO0                 _MK_ENUM_CONST(1)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_TFLUSH2                        _MK_ENUM_CONST(5)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_TFETCH0                        _MK_ENUM_CONST(9)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_DFLUSH1                        _MK_ENUM_CONST(13)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_EC_RFLUSH1                     _MK_ENUM_CONST(17)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_EC_LFETCH2                     _MK_ENUM_CONST(21)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_MINFO1                 _MK_ENUM_CONST(2)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_RFLUSH0                        _MK_ENUM_CONST(6)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_TFETCH1                        _MK_ENUM_CONST(10)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_DFLUSH2                        _MK_ENUM_CONST(14)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_EC_RFLUSH2                     _MK_ENUM_CONST(18)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_EC_TFETCH0                     _MK_ENUM_CONST(22)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_MFETCH                 _MK_ENUM_CONST(3)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_RFLUSH1                        _MK_ENUM_CONST(7)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_TFETCH2                        _MK_ENUM_CONST(11)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_DONE                   _MK_ENUM_CONST(15)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_EC_LFETCH0                     _MK_ENUM_CONST(19)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_EC_TFETCH1                     _MK_ENUM_CONST(23)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_VDMA_STATE_EC_TFETCH2                     _MK_ENUM_CONST(24)

#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REQ_TO_CLR_SHIFT                        _MK_SHIFT_CONST(12)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REQ_TO_CLR_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REQ_TO_CLR_SHIFT)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REQ_TO_CLR_RANGE                        12:12
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REQ_TO_CLR_WOFFSET                      0x0
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REQ_TO_CLR_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REQ_TO_CLR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REQ_TO_CLR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REQ_TO_CLR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REQ_TO_SET_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REQ_TO_SET_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REQ_TO_SET_SHIFT)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REQ_TO_SET_RANGE                        11:11
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REQ_TO_SET_WOFFSET                      0x0
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REQ_TO_SET_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REQ_TO_SET_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REQ_TO_SET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REQ_TO_SET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REL_BUF_SHIFT                   _MK_SHIFT_CONST(10)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REL_BUF_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REL_BUF_SHIFT)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REL_BUF_RANGE                   10:10
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REL_BUF_WOFFSET                 0x0
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REL_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REL_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REL_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPE_PPBUF_REL_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPBUF_GNT_TO_PPE_SHIFT                    _MK_SHIFT_CONST(9)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPBUF_GNT_TO_PPE_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_PPE_PPE_H264_OBSERVE6_0_PPBUF_GNT_TO_PPE_SHIFT)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPBUF_GNT_TO_PPE_RANGE                    9:9
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPBUF_GNT_TO_PPE_WOFFSET                  0x0
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPBUF_GNT_TO_PPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPBUF_GNT_TO_PPE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPBUF_GNT_TO_PPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPBUF_GNT_TO_PPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPBUF_ID_GNT_TO_PPE_SHIFT                 _MK_SHIFT_CONST(6)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPBUF_ID_GNT_TO_PPE_FIELD                 _MK_FIELD_CONST(0x7, ARVDE_PPE_PPE_H264_OBSERVE6_0_PPBUF_ID_GNT_TO_PPE_SHIFT)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPBUF_ID_GNT_TO_PPE_RANGE                 8:6
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPBUF_ID_GNT_TO_PPE_WOFFSET                       0x0
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPBUF_ID_GNT_TO_PPE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPBUF_ID_GNT_TO_PPE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPBUF_ID_GNT_TO_PPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_PPBUF_ID_GNT_TO_PPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_FULL_SHIFT                   _MK_SHIFT_CONST(5)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_FULL_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_FULL_SHIFT)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_FULL_RANGE                   5:5
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_FULL_WOFFSET                 0x0
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_FULL_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_FULL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_FULL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_FULL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_EMPTY_SHIFT                  _MK_SHIFT_CONST(4)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_EMPTY_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_EMPTY_SHIFT)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_EMPTY_RANGE                  4:4
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_EMPTY_WOFFSET                        0x0
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_EMPTY_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_EMPTY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_EMPTY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_EMPTY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_STATE_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_STATE_FIELD                  _MK_FIELD_CONST(0x7, ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_STATE_SHIFT)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_STATE_RANGE                  2:0
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_STATE_WOFFSET                        0x0
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_STATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_STATE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_STATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_STATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_STATE_CQ_IDLE                        _MK_ENUM_CONST(0)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_STATE_CQ_WAIT                        _MK_ENUM_CONST(1)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_STATE_CQ_READ                        _MK_ENUM_CONST(2)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_STATE_CQ_GRANT                       _MK_ENUM_CONST(3)
#define ARVDE_PPE_PPE_H264_OBSERVE6_0_CMDQ_STATE_CQ_DONE                        _MK_ENUM_CONST(4)


// Register ARVDE_PPE_PPE_H264_OBSERVE7_0
#define ARVDE_PPE_PPE_H264_OBSERVE7_0                   _MK_ADDR_CONST(0x221c)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_SECURE                    0x0
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_WORD_COUNT                        0x1
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_READ_MASK                         _MK_MASK_CONST(0xffffff1f)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_WRITE_MASK                        _MK_MASK_CONST(0xffffff1f)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_MB_X_SHIFT                    _MK_SHIFT_CONST(23)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_MB_X_FIELD                    _MK_FIELD_CONST(0x1ff, ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_MB_X_SHIFT)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_MB_X_RANGE                    31:23
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_MB_X_WOFFSET                  0x0
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_MB_X_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_MB_X_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_MB_X_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_MB_X_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_MB_Y_SHIFT                    _MK_SHIFT_CONST(14)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_MB_Y_FIELD                    _MK_FIELD_CONST(0x1ff, ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_MB_Y_SHIFT)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_MB_Y_RANGE                    22:14
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_MB_Y_WOFFSET                  0x0
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_MB_Y_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_MB_Y_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_MB_Y_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_MB_Y_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_FRAME_ID_SHIFT                        _MK_SHIFT_CONST(8)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_FRAME_ID_FIELD                        _MK_FIELD_CONST(0x3f, ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_FRAME_ID_SHIFT)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_FRAME_ID_RANGE                        13:8
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_FRAME_ID_WOFFSET                      0x0
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_FRAME_ID_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_FRAME_ID_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_FRAME_ID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_CFG_FRAME_ID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_PPE_PPE_H264_OBSERVE7_0_WRITE_SM_SHIFT                    _MK_SHIFT_CONST(3)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_WRITE_SM_FIELD                    _MK_FIELD_CONST(0x3, ARVDE_PPE_PPE_H264_OBSERVE7_0_WRITE_SM_SHIFT)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_WRITE_SM_RANGE                    4:3
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_WRITE_SM_WOFFSET                  0x0
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_WRITE_SM_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_WRITE_SM_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_WRITE_SM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_WRITE_SM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_PPE_PPE_H264_OBSERVE7_0_DEBLOCK_SM_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_DEBLOCK_SM_FIELD                  _MK_FIELD_CONST(0x7, ARVDE_PPE_PPE_H264_OBSERVE7_0_DEBLOCK_SM_SHIFT)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_DEBLOCK_SM_RANGE                  2:0
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_DEBLOCK_SM_WOFFSET                        0x0
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_DEBLOCK_SM_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_DEBLOCK_SM_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_DEBLOCK_SM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_H264_OBSERVE7_0_DEBLOCK_SM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 8736 [0x2220]

// Register ARVDE_PPE_PPE_VC1_DBG_CMDQ_0
#define ARVDE_PPE_PPE_VC1_DBG_CMDQ_0                    _MK_ADDR_CONST(0x2224)
#define ARVDE_PPE_PPE_VC1_DBG_CMDQ_0_SECURE                     0x0
#define ARVDE_PPE_PPE_VC1_DBG_CMDQ_0_WORD_COUNT                         0x1
#define ARVDE_PPE_PPE_VC1_DBG_CMDQ_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_DBG_CMDQ_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_DBG_CMDQ_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_DBG_CMDQ_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_DBG_CMDQ_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPE_PPE_VC1_DBG_CMDQ_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_DBG_CMDQ_0_TOP_OF_COMMAND_QUEUE_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_PPE_PPE_VC1_DBG_CMDQ_0_TOP_OF_COMMAND_QUEUE_FIELD                 _MK_FIELD_CONST(0xffffffff, ARVDE_PPE_PPE_VC1_DBG_CMDQ_0_TOP_OF_COMMAND_QUEUE_SHIFT)
#define ARVDE_PPE_PPE_VC1_DBG_CMDQ_0_TOP_OF_COMMAND_QUEUE_RANGE                 31:0
#define ARVDE_PPE_PPE_VC1_DBG_CMDQ_0_TOP_OF_COMMAND_QUEUE_WOFFSET                       0x0
#define ARVDE_PPE_PPE_VC1_DBG_CMDQ_0_TOP_OF_COMMAND_QUEUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_DBG_CMDQ_0_TOP_OF_COMMAND_QUEUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_DBG_CMDQ_0_TOP_OF_COMMAND_QUEUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_DBG_CMDQ_0_TOP_OF_COMMAND_QUEUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_PPE_PPE_VC1_IDLE_CFG_0
#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0                    _MK_ADDR_CONST(0x2228)
#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0_SECURE                     0x0
#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0_WORD_COUNT                         0x1
#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0_WRITE_MASK                         _MK_MASK_CONST(0xf)
#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0_ENABLE_IDLE_SHIFT                  _MK_SHIFT_CONST(3)
#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0_ENABLE_IDLE_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_PPE_PPE_VC1_IDLE_CFG_0_ENABLE_IDLE_SHIFT)
#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0_ENABLE_IDLE_RANGE                  3:3
#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0_ENABLE_IDLE_WOFFSET                        0x0
#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0_ENABLE_IDLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0_ENABLE_IDLE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0_ENABLE_IDLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0_ENABLE_IDLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0_ENABLE_IDLE_OFF                    _MK_ENUM_CONST(0)
#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0_ENABLE_IDLE_ON                     _MK_ENUM_CONST(1)

#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0_IDLE_COUNT_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0_IDLE_COUNT_FIELD                   _MK_FIELD_CONST(0x7, ARVDE_PPE_PPE_VC1_IDLE_CFG_0_IDLE_COUNT_SHIFT)
#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0_IDLE_COUNT_RANGE                   2:0
#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0_IDLE_COUNT_WOFFSET                 0x0
#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0_IDLE_COUNT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0_IDLE_COUNT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0_IDLE_COUNT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_IDLE_CFG_0_IDLE_COUNT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_PPE_PPE_VC1_OBSERVE3_0
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0                    _MK_ADDR_CONST(0x222c)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_SECURE                     0x0
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_WORD_COUNT                         0x1
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_IDLE_SHIFT                    _MK_SHIFT_CONST(31)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_IDLE_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_IDLE_SHIFT)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_IDLE_RANGE                    31:31
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_IDLE_WOFFSET                  0x0
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_IDLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_IDLE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_IDLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_IDLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_IDLE_NOT_IDLE                 _MK_ENUM_CONST(0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_IDLE_IDLE                     _MK_ENUM_CONST(1)

#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_FULL_SHIFT                    _MK_SHIFT_CONST(30)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_FULL_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_FULL_SHIFT)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_FULL_RANGE                    30:30
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_FULL_WOFFSET                  0x0
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_FULL_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_FULL_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_FULL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_FULL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_EMPTY_SHIFT                   _MK_SHIFT_CONST(29)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_EMPTY_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_EMPTY_SHIFT)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_EMPTY_RANGE                   29:29
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_EMPTY_WOFFSET                 0x0
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_EMPTY_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_EMPTY_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_EMPTY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CMDQ_EMPTY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CMDQ_SHIFT                  _MK_SHIFT_CONST(27)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CMDQ_FIELD                  _MK_FIELD_CONST(0x3, ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CMDQ_SHIFT)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CMDQ_RANGE                  28:27
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CMDQ_WOFFSET                        0x0
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CMDQ_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CMDQ_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CMDQ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CMDQ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CMDQ_IDLE                   _MK_ENUM_CONST(0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CMDQ_CMD                    _MK_ENUM_CONST(1)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CMDQ_DONE                   _MK_ENUM_CONST(2)

#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP_SHIFT                       _MK_SHIFT_CONST(18)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP_FIELD                       _MK_FIELD_CONST(0x1ff, ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP_SHIFT)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP_RANGE                       26:18
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP_WOFFSET                     0x0
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__IDLE                       _MK_ENUM_CONST(0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV                 _MK_ENUM_CONST(1)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV1_R0                     _MK_ENUM_CONST(2)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV1_R1                     _MK_ENUM_CONST(3)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV1_R2                     _MK_ENUM_CONST(4)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV1_R3                     _MK_ENUM_CONST(5)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV1_R4_X0                  _MK_ENUM_CONST(6)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV1_R5                     _MK_ENUM_CONST(7)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV1_R6_X1                  _MK_ENUM_CONST(8)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV1_R7                     _MK_ENUM_CONST(9)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV1_W0_X2                  _MK_ENUM_CONST(10)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV1_W1                     _MK_ENUM_CONST(11)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV1_W2_X3                  _MK_ENUM_CONST(12)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV1_W3                     _MK_ENUM_CONST(13)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV1_W4                     _MK_ENUM_CONST(14)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV1_W5                     _MK_ENUM_CONST(15)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV1_W6                     _MK_ENUM_CONST(16)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV1_W7                     _MK_ENUM_CONST(17)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV2_R0                     _MK_ENUM_CONST(18)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV2_R1                     _MK_ENUM_CONST(19)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV2_R2                     _MK_ENUM_CONST(20)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV2_R3                     _MK_ENUM_CONST(21)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV2_R4_X0                  _MK_ENUM_CONST(22)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV2_R5                     _MK_ENUM_CONST(23)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV2_R6_X1                  _MK_ENUM_CONST(24)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV2_R7                     _MK_ENUM_CONST(25)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV2_W0_X2                  _MK_ENUM_CONST(26)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV2_W1                     _MK_ENUM_CONST(27)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV2_W2_X3                  _MK_ENUM_CONST(28)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV2_W3                     _MK_ENUM_CONST(29)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV2_W4                     _MK_ENUM_CONST(30)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV2_W5                     _MK_ENUM_CONST(31)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV2_W6                     _MK_ENUM_CONST(32)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SV2_W7                     _MK_ENUM_CONST(33)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BLV                    _MK_ENUM_CONST(34)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BLV_R0                 _MK_ENUM_CONST(35)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BLV_R1                 _MK_ENUM_CONST(36)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BLV_R2                 _MK_ENUM_CONST(37)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BLV_R3_X0                      _MK_ENUM_CONST(38)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BLV_X1                 _MK_ENUM_CONST(251)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BLV_W0_X2                      _MK_ENUM_CONST(39)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BLV_W1_X3                      _MK_ENUM_CONST(40)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BLV_W2                 _MK_ENUM_CONST(41)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BLV_W3                 _MK_ENUM_CONST(42)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BRV                    _MK_ENUM_CONST(43)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BRV_R0                 _MK_ENUM_CONST(44)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BRV_R1                 _MK_ENUM_CONST(45)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BRV_R2                 _MK_ENUM_CONST(46)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BRV_R3_X0                      _MK_ENUM_CONST(47)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BRV_X1                 _MK_ENUM_CONST(252)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BRV_W0_X2                      _MK_ENUM_CONST(48)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BRV_W1_X3                      _MK_ENUM_CONST(49)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BRV_W2                 _MK_ENUM_CONST(50)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BRV_W3                 _MK_ENUM_CONST(51)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_L                       _MK_ENUM_CONST(52)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_L_R0                    _MK_ENUM_CONST(53)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_L_R1                    _MK_ENUM_CONST(54)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_L_R2                    _MK_ENUM_CONST(55)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_L_R3                    _MK_ENUM_CONST(56)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_L_RNOP0                 _MK_ENUM_CONST(57)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_L_RNOP1                 _MK_ENUM_CONST(253)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_L_X0                    _MK_ENUM_CONST(58)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_L_X1                    _MK_ENUM_CONST(59)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_L_X2                    _MK_ENUM_CONST(60)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_L_X3                    _MK_ENUM_CONST(61)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_L_W0                    _MK_ENUM_CONST(62)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_L_W1                    _MK_ENUM_CONST(63)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_L_W2                    _MK_ENUM_CONST(64)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_L_W3                    _MK_ENUM_CONST(65)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BLH                    _MK_ENUM_CONST(66)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BLH_R0                 _MK_ENUM_CONST(67)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BLH_R1                 _MK_ENUM_CONST(68)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BLH_RNOP                       _MK_ENUM_CONST(254)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BLH_X0                 _MK_ENUM_CONST(69)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BLH_W0                 _MK_ENUM_CONST(70)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BLH_W1                 _MK_ENUM_CONST(71)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_TLH                    _MK_ENUM_CONST(72)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_TLH_R0                 _MK_ENUM_CONST(73)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_TLH_R1                 _MK_ENUM_CONST(74)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_TLH_RNOP                       _MK_ENUM_CONST(255)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_TLH_X0                 _MK_ENUM_CONST(75)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_TLH_W0                 _MK_ENUM_CONST(76)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_TLH_W1                 _MK_ENUM_CONST(77)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_R                       _MK_ENUM_CONST(78)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_R_R0                    _MK_ENUM_CONST(79)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_R_R1                    _MK_ENUM_CONST(80)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_R_R2                    _MK_ENUM_CONST(81)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_R_R3                    _MK_ENUM_CONST(82)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_R_RNOP0                 _MK_ENUM_CONST(83)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_R_RNOP1                 _MK_ENUM_CONST(256)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_R_X0                    _MK_ENUM_CONST(84)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_R_X1                    _MK_ENUM_CONST(85)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_R_X2                    _MK_ENUM_CONST(86)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_R_X3                    _MK_ENUM_CONST(87)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_R_W0                    _MK_ENUM_CONST(88)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_R_W1                    _MK_ENUM_CONST(89)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_R_W2                    _MK_ENUM_CONST(90)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_R_W3                    _MK_ENUM_CONST(91)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BRH                    _MK_ENUM_CONST(92)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BRH_R0                 _MK_ENUM_CONST(93)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BRH_R1                 _MK_ENUM_CONST(94)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BRH_RNOP                       _MK_ENUM_CONST(257)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BRH_X0                 _MK_ENUM_CONST(95)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BRH_W0                 _MK_ENUM_CONST(96)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BRH_W1                 _MK_ENUM_CONST(97)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_TRH                    _MK_ENUM_CONST(98)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_TRH_R0                 _MK_ENUM_CONST(99)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_TRH_R1                 _MK_ENUM_CONST(100)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_TRH_RNOP                       _MK_ENUM_CONST(258)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_TRH_X0                 _MK_ENUM_CONST(101)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_TRH_W0                 _MK_ENUM_CONST(102)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_TRH_W1                 _MK_ENUM_CONST(103)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_L                      _MK_ENUM_CONST(104)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_L_R0                   _MK_ENUM_CONST(105)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_L_R1                   _MK_ENUM_CONST(106)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_L_R2                   _MK_ENUM_CONST(107)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_L_R3                   _MK_ENUM_CONST(108)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_L_R4                   _MK_ENUM_CONST(109)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_L_R5                   _MK_ENUM_CONST(110)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_L_R6                   _MK_ENUM_CONST(111)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_L_R7                   _MK_ENUM_CONST(112)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_L_RNOP0                        _MK_ENUM_CONST(113)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_L_RNOP1                        _MK_ENUM_CONST(259)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_L_X2                   _MK_ENUM_CONST(114)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_L_CHK2                 _MK_ENUM_CONST(115)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_L_X0                   _MK_ENUM_CONST(116)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_L_X1                   _MK_ENUM_CONST(117)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_L_X3                   _MK_ENUM_CONST(118)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_L_W0                   _MK_ENUM_CONST(119)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_L_W1                   _MK_ENUM_CONST(120)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_R                      _MK_ENUM_CONST(121)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_R_R0                   _MK_ENUM_CONST(122)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_R_R1                   _MK_ENUM_CONST(123)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_R_R2                   _MK_ENUM_CONST(124)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_R_R3                   _MK_ENUM_CONST(125)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_R_R4                   _MK_ENUM_CONST(126)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_R_R5                   _MK_ENUM_CONST(127)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_R_R6                   _MK_ENUM_CONST(128)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_R_R7                   _MK_ENUM_CONST(129)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_R_RNOP0                        _MK_ENUM_CONST(130)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_R_RNOP1                        _MK_ENUM_CONST(260)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_R_X2                   _MK_ENUM_CONST(131)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_R_CHK2                 _MK_ENUM_CONST(132)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_R_X0                   _MK_ENUM_CONST(133)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_R_X1                   _MK_ENUM_CONST(134)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_R_X3                   _MK_ENUM_CONST(135)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_R_W0                   _MK_ENUM_CONST(136)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_R_W1                   _MK_ENUM_CONST(137)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_L                      _MK_ENUM_CONST(138)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_L_R0                   _MK_ENUM_CONST(139)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_L_R1                   _MK_ENUM_CONST(140)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_L_R2                   _MK_ENUM_CONST(141)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_L_R3                   _MK_ENUM_CONST(142)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_L_R4                   _MK_ENUM_CONST(143)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_L_R5                   _MK_ENUM_CONST(144)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_L_R6                   _MK_ENUM_CONST(145)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_L_R7                   _MK_ENUM_CONST(146)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_L_RNOP0                        _MK_ENUM_CONST(147)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_L_RNOP1                        _MK_ENUM_CONST(261)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_L_X2                   _MK_ENUM_CONST(148)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_L_CHK2                 _MK_ENUM_CONST(149)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_L_X0                   _MK_ENUM_CONST(150)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_L_X1                   _MK_ENUM_CONST(151)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_L_X3                   _MK_ENUM_CONST(152)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_L_W0                   _MK_ENUM_CONST(153)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_L_W1                   _MK_ENUM_CONST(154)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_R                      _MK_ENUM_CONST(155)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_R_R0                   _MK_ENUM_CONST(156)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_R_R1                   _MK_ENUM_CONST(157)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_R_R2                   _MK_ENUM_CONST(158)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_R_R3                   _MK_ENUM_CONST(159)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_R_R4                   _MK_ENUM_CONST(160)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_R_R5                   _MK_ENUM_CONST(161)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_R_R6                   _MK_ENUM_CONST(162)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_R_R7                   _MK_ENUM_CONST(163)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_R_RNOP0                        _MK_ENUM_CONST(164)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_R_RNOP1                        _MK_ENUM_CONST(262)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_R_X2                   _MK_ENUM_CONST(165)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_R_CHK2                 _MK_ENUM_CONST(166)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_R_X0                   _MK_ENUM_CONST(167)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_R_X1                   _MK_ENUM_CONST(168)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_R_X3                   _MK_ENUM_CONST(169)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_R_W0                   _MK_ENUM_CONST(170)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_R_W1                   _MK_ENUM_CONST(171)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_T                      _MK_ENUM_CONST(172)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_T_R0                   _MK_ENUM_CONST(173)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_T_R1                   _MK_ENUM_CONST(174)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_T_R2                   _MK_ENUM_CONST(175)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_T_R3                   _MK_ENUM_CONST(176)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_T_R4_X2                        _MK_ENUM_CONST(177)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_T_R5                   _MK_ENUM_CONST(178)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_T_R6_X3                        _MK_ENUM_CONST(179)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_T_R7                   _MK_ENUM_CONST(180)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_T_W0_X0                        _MK_ENUM_CONST(181)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_T_W1                   _MK_ENUM_CONST(182)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_T_W2_X1                        _MK_ENUM_CONST(183)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_T_W3                   _MK_ENUM_CONST(184)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_T_W4                   _MK_ENUM_CONST(185)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_T_W5                   _MK_ENUM_CONST(186)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_T_W6                   _MK_ENUM_CONST(187)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_T_W7                   _MK_ENUM_CONST(188)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_B                      _MK_ENUM_CONST(189)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_B_R0                   _MK_ENUM_CONST(190)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_B_R1                   _MK_ENUM_CONST(191)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_B_R2                   _MK_ENUM_CONST(192)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_B_R3                   _MK_ENUM_CONST(193)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_B_R4_X2                        _MK_ENUM_CONST(194)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_B_R5                   _MK_ENUM_CONST(195)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_B_R6_X3                        _MK_ENUM_CONST(196)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_B_R7                   _MK_ENUM_CONST(197)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_B_W0_X0                        _MK_ENUM_CONST(198)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_B_W1                   _MK_ENUM_CONST(199)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_B_W2_X1                        _MK_ENUM_CONST(200)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_B_W3                   _MK_ENUM_CONST(201)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_B_W4                   _MK_ENUM_CONST(202)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_B_W5                   _MK_ENUM_CONST(203)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_B_W6                   _MK_ENUM_CONST(204)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV8_B_W7                   _MK_ENUM_CONST(205)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_T                      _MK_ENUM_CONST(206)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_T_R0                   _MK_ENUM_CONST(207)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_T_R1                   _MK_ENUM_CONST(208)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_T_R2                   _MK_ENUM_CONST(209)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_T_R3                   _MK_ENUM_CONST(210)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_T_R4_X2                        _MK_ENUM_CONST(211)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_T_R5                   _MK_ENUM_CONST(212)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_T_R6_X3                        _MK_ENUM_CONST(213)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_T_R7                   _MK_ENUM_CONST(214)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_T_W0_X0                        _MK_ENUM_CONST(215)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_T_W1                   _MK_ENUM_CONST(216)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_T_W2_X1                        _MK_ENUM_CONST(217)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_T_W3                   _MK_ENUM_CONST(218)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_T_W4                   _MK_ENUM_CONST(219)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_T_W5                   _MK_ENUM_CONST(220)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_T_W6                   _MK_ENUM_CONST(221)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_T_W7                   _MK_ENUM_CONST(222)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_B                      _MK_ENUM_CONST(223)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_B_R0                   _MK_ENUM_CONST(224)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_B_R1                   _MK_ENUM_CONST(225)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_B_R2                   _MK_ENUM_CONST(226)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_B_R3                   _MK_ENUM_CONST(227)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_B_R4_X2                        _MK_ENUM_CONST(228)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_B_R5                   _MK_ENUM_CONST(229)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_B_R6_X3                        _MK_ENUM_CONST(230)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_B_R7                   _MK_ENUM_CONST(231)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_B_W0_X0                        _MK_ENUM_CONST(232)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_B_W1                   _MK_ENUM_CONST(233)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_B_W2_X1                        _MK_ENUM_CONST(234)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_B_W3                   _MK_ENUM_CONST(235)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_B_W4                   _MK_ENUM_CONST(236)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_B_W5                   _MK_ENUM_CONST(237)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_B_W6                   _MK_ENUM_CONST(238)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DV4_B_W7                   _MK_ENUM_CONST(239)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__WAIT_WRITE                 _MK_ENUM_CONST(240)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_L_XNOP                  _MK_ENUM_CONST(241)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BLH_X1                 _MK_ENUM_CONST(242)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_TLH_X1                 _MK_ENUM_CONST(243)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__SH_R_XNOP                  _MK_ENUM_CONST(244)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_BRH_X1                 _MK_ENUM_CONST(245)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__CNV_TRH_X1                 _MK_ENUM_CONST(246)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_L_XNOP                 _MK_ENUM_CONST(247)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH8_R_XNOP                 _MK_ENUM_CONST(248)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_L_XNOP                 _MK_ENUM_CONST(249)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_LOOP__DH4_R_XNOP                 _MK_ENUM_CONST(250)

#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP_SHIFT                       _MK_SHIFT_CONST(9)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP_FIELD                       _MK_FIELD_CONST(0x1ff, ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP_SHIFT)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP_RANGE                       17:9
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP_WOFFSET                     0x0
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__IDLE                       _MK_ENUM_CONST(0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV                 _MK_ENUM_CONST(1)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV1_R0                     _MK_ENUM_CONST(2)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV1_R1                     _MK_ENUM_CONST(3)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV1_R2                     _MK_ENUM_CONST(4)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV1_R3                     _MK_ENUM_CONST(5)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV1_R4_X0                  _MK_ENUM_CONST(6)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV1_R5                     _MK_ENUM_CONST(7)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV1_R6_X1                  _MK_ENUM_CONST(8)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV1_R7                     _MK_ENUM_CONST(9)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV1_W0_X2                  _MK_ENUM_CONST(10)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV1_W1                     _MK_ENUM_CONST(11)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV1_W2_X3                  _MK_ENUM_CONST(12)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV1_W3                     _MK_ENUM_CONST(13)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV1_W4                     _MK_ENUM_CONST(14)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV1_W5                     _MK_ENUM_CONST(15)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV1_W6                     _MK_ENUM_CONST(16)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV1_W7                     _MK_ENUM_CONST(17)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV2_R0                     _MK_ENUM_CONST(18)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV2_R1                     _MK_ENUM_CONST(19)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV2_R2                     _MK_ENUM_CONST(20)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV2_R3                     _MK_ENUM_CONST(21)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV2_R4_X0                  _MK_ENUM_CONST(22)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV2_R5                     _MK_ENUM_CONST(23)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV2_R6_X1                  _MK_ENUM_CONST(24)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV2_R7                     _MK_ENUM_CONST(25)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV2_W0_X2                  _MK_ENUM_CONST(26)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV2_W1                     _MK_ENUM_CONST(27)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV2_W2_X3                  _MK_ENUM_CONST(28)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV2_W3                     _MK_ENUM_CONST(29)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV2_W4                     _MK_ENUM_CONST(30)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV2_W5                     _MK_ENUM_CONST(31)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV2_W6                     _MK_ENUM_CONST(32)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SV2_W7                     _MK_ENUM_CONST(33)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BLV                    _MK_ENUM_CONST(34)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BLV_R0                 _MK_ENUM_CONST(35)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BLV_R1                 _MK_ENUM_CONST(36)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BLV_R2                 _MK_ENUM_CONST(37)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BLV_R3_X0                      _MK_ENUM_CONST(38)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BLV_X1                 _MK_ENUM_CONST(251)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BLV_W0_X2                      _MK_ENUM_CONST(39)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BLV_W1_X3                      _MK_ENUM_CONST(40)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BLV_W2                 _MK_ENUM_CONST(41)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BLV_W3                 _MK_ENUM_CONST(42)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BRV                    _MK_ENUM_CONST(43)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BRV_R0                 _MK_ENUM_CONST(44)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BRV_R1                 _MK_ENUM_CONST(45)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BRV_R2                 _MK_ENUM_CONST(46)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BRV_R3_X0                      _MK_ENUM_CONST(47)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BRV_X1                 _MK_ENUM_CONST(252)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BRV_W0_X2                      _MK_ENUM_CONST(48)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BRV_W1_X3                      _MK_ENUM_CONST(49)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BRV_W2                 _MK_ENUM_CONST(50)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BRV_W3                 _MK_ENUM_CONST(51)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_L                       _MK_ENUM_CONST(52)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_L_R0                    _MK_ENUM_CONST(53)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_L_R1                    _MK_ENUM_CONST(54)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_L_R2                    _MK_ENUM_CONST(55)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_L_R3                    _MK_ENUM_CONST(56)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_L_RNOP0                 _MK_ENUM_CONST(57)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_L_RNOP1                 _MK_ENUM_CONST(253)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_L_X0                    _MK_ENUM_CONST(58)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_L_X1                    _MK_ENUM_CONST(59)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_L_X2                    _MK_ENUM_CONST(60)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_L_X3                    _MK_ENUM_CONST(61)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_L_W0                    _MK_ENUM_CONST(62)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_L_W1                    _MK_ENUM_CONST(63)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_L_W2                    _MK_ENUM_CONST(64)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_L_W3                    _MK_ENUM_CONST(65)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BLH                    _MK_ENUM_CONST(66)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BLH_R0                 _MK_ENUM_CONST(67)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BLH_R1                 _MK_ENUM_CONST(68)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BLH_RNOP                       _MK_ENUM_CONST(254)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BLH_X0                 _MK_ENUM_CONST(69)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BLH_W0                 _MK_ENUM_CONST(70)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BLH_W1                 _MK_ENUM_CONST(71)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_TLH                    _MK_ENUM_CONST(72)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_TLH_R0                 _MK_ENUM_CONST(73)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_TLH_R1                 _MK_ENUM_CONST(74)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_TLH_RNOP                       _MK_ENUM_CONST(255)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_TLH_X0                 _MK_ENUM_CONST(75)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_TLH_W0                 _MK_ENUM_CONST(76)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_TLH_W1                 _MK_ENUM_CONST(77)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_R                       _MK_ENUM_CONST(78)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_R_R0                    _MK_ENUM_CONST(79)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_R_R1                    _MK_ENUM_CONST(80)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_R_R2                    _MK_ENUM_CONST(81)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_R_R3                    _MK_ENUM_CONST(82)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_R_RNOP0                 _MK_ENUM_CONST(83)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_R_RNOP1                 _MK_ENUM_CONST(256)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_R_X0                    _MK_ENUM_CONST(84)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_R_X1                    _MK_ENUM_CONST(85)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_R_X2                    _MK_ENUM_CONST(86)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_R_X3                    _MK_ENUM_CONST(87)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_R_W0                    _MK_ENUM_CONST(88)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_R_W1                    _MK_ENUM_CONST(89)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_R_W2                    _MK_ENUM_CONST(90)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_R_W3                    _MK_ENUM_CONST(91)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BRH                    _MK_ENUM_CONST(92)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BRH_R0                 _MK_ENUM_CONST(93)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BRH_R1                 _MK_ENUM_CONST(94)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BRH_RNOP                       _MK_ENUM_CONST(257)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BRH_X0                 _MK_ENUM_CONST(95)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BRH_W0                 _MK_ENUM_CONST(96)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BRH_W1                 _MK_ENUM_CONST(97)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_TRH                    _MK_ENUM_CONST(98)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_TRH_R0                 _MK_ENUM_CONST(99)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_TRH_R1                 _MK_ENUM_CONST(100)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_TRH_RNOP                       _MK_ENUM_CONST(258)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_TRH_X0                 _MK_ENUM_CONST(101)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_TRH_W0                 _MK_ENUM_CONST(102)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_TRH_W1                 _MK_ENUM_CONST(103)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_L                      _MK_ENUM_CONST(104)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_L_R0                   _MK_ENUM_CONST(105)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_L_R1                   _MK_ENUM_CONST(106)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_L_R2                   _MK_ENUM_CONST(107)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_L_R3                   _MK_ENUM_CONST(108)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_L_R4                   _MK_ENUM_CONST(109)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_L_R5                   _MK_ENUM_CONST(110)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_L_R6                   _MK_ENUM_CONST(111)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_L_R7                   _MK_ENUM_CONST(112)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_L_RNOP0                        _MK_ENUM_CONST(113)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_L_RNOP1                        _MK_ENUM_CONST(259)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_L_X2                   _MK_ENUM_CONST(114)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_L_CHK2                 _MK_ENUM_CONST(115)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_L_X0                   _MK_ENUM_CONST(116)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_L_X1                   _MK_ENUM_CONST(117)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_L_X3                   _MK_ENUM_CONST(118)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_L_W0                   _MK_ENUM_CONST(119)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_L_W1                   _MK_ENUM_CONST(120)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_R                      _MK_ENUM_CONST(121)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_R_R0                   _MK_ENUM_CONST(122)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_R_R1                   _MK_ENUM_CONST(123)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_R_R2                   _MK_ENUM_CONST(124)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_R_R3                   _MK_ENUM_CONST(125)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_R_R4                   _MK_ENUM_CONST(126)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_R_R5                   _MK_ENUM_CONST(127)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_R_R6                   _MK_ENUM_CONST(128)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_R_R7                   _MK_ENUM_CONST(129)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_R_RNOP0                        _MK_ENUM_CONST(130)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_R_RNOP1                        _MK_ENUM_CONST(260)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_R_X2                   _MK_ENUM_CONST(131)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_R_CHK2                 _MK_ENUM_CONST(132)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_R_X0                   _MK_ENUM_CONST(133)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_R_X1                   _MK_ENUM_CONST(134)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_R_X3                   _MK_ENUM_CONST(135)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_R_W0                   _MK_ENUM_CONST(136)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_R_W1                   _MK_ENUM_CONST(137)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_L                      _MK_ENUM_CONST(138)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_L_R0                   _MK_ENUM_CONST(139)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_L_R1                   _MK_ENUM_CONST(140)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_L_R2                   _MK_ENUM_CONST(141)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_L_R3                   _MK_ENUM_CONST(142)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_L_R4                   _MK_ENUM_CONST(143)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_L_R5                   _MK_ENUM_CONST(144)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_L_R6                   _MK_ENUM_CONST(145)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_L_R7                   _MK_ENUM_CONST(146)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_L_RNOP0                        _MK_ENUM_CONST(147)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_L_RNOP1                        _MK_ENUM_CONST(261)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_L_X2                   _MK_ENUM_CONST(148)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_L_CHK2                 _MK_ENUM_CONST(149)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_L_X0                   _MK_ENUM_CONST(150)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_L_X1                   _MK_ENUM_CONST(151)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_L_X3                   _MK_ENUM_CONST(152)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_L_W0                   _MK_ENUM_CONST(153)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_L_W1                   _MK_ENUM_CONST(154)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_R                      _MK_ENUM_CONST(155)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_R_R0                   _MK_ENUM_CONST(156)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_R_R1                   _MK_ENUM_CONST(157)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_R_R2                   _MK_ENUM_CONST(158)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_R_R3                   _MK_ENUM_CONST(159)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_R_R4                   _MK_ENUM_CONST(160)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_R_R5                   _MK_ENUM_CONST(161)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_R_R6                   _MK_ENUM_CONST(162)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_R_R7                   _MK_ENUM_CONST(163)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_R_RNOP0                        _MK_ENUM_CONST(164)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_R_RNOP1                        _MK_ENUM_CONST(262)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_R_X2                   _MK_ENUM_CONST(165)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_R_CHK2                 _MK_ENUM_CONST(166)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_R_X0                   _MK_ENUM_CONST(167)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_R_X1                   _MK_ENUM_CONST(168)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_R_X3                   _MK_ENUM_CONST(169)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_R_W0                   _MK_ENUM_CONST(170)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_R_W1                   _MK_ENUM_CONST(171)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_T                      _MK_ENUM_CONST(172)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_T_R0                   _MK_ENUM_CONST(173)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_T_R1                   _MK_ENUM_CONST(174)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_T_R2                   _MK_ENUM_CONST(175)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_T_R3                   _MK_ENUM_CONST(176)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_T_R4_X2                        _MK_ENUM_CONST(177)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_T_R5                   _MK_ENUM_CONST(178)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_T_R6_X3                        _MK_ENUM_CONST(179)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_T_R7                   _MK_ENUM_CONST(180)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_T_W0_X0                        _MK_ENUM_CONST(181)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_T_W1                   _MK_ENUM_CONST(182)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_T_W2_X1                        _MK_ENUM_CONST(183)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_T_W3                   _MK_ENUM_CONST(184)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_T_W4                   _MK_ENUM_CONST(185)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_T_W5                   _MK_ENUM_CONST(186)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_T_W6                   _MK_ENUM_CONST(187)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_T_W7                   _MK_ENUM_CONST(188)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_B                      _MK_ENUM_CONST(189)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_B_R0                   _MK_ENUM_CONST(190)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_B_R1                   _MK_ENUM_CONST(191)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_B_R2                   _MK_ENUM_CONST(192)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_B_R3                   _MK_ENUM_CONST(193)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_B_R4_X2                        _MK_ENUM_CONST(194)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_B_R5                   _MK_ENUM_CONST(195)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_B_R6_X3                        _MK_ENUM_CONST(196)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_B_R7                   _MK_ENUM_CONST(197)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_B_W0_X0                        _MK_ENUM_CONST(198)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_B_W1                   _MK_ENUM_CONST(199)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_B_W2_X1                        _MK_ENUM_CONST(200)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_B_W3                   _MK_ENUM_CONST(201)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_B_W4                   _MK_ENUM_CONST(202)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_B_W5                   _MK_ENUM_CONST(203)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_B_W6                   _MK_ENUM_CONST(204)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV8_B_W7                   _MK_ENUM_CONST(205)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_T                      _MK_ENUM_CONST(206)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_T_R0                   _MK_ENUM_CONST(207)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_T_R1                   _MK_ENUM_CONST(208)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_T_R2                   _MK_ENUM_CONST(209)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_T_R3                   _MK_ENUM_CONST(210)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_T_R4_X2                        _MK_ENUM_CONST(211)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_T_R5                   _MK_ENUM_CONST(212)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_T_R6_X3                        _MK_ENUM_CONST(213)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_T_R7                   _MK_ENUM_CONST(214)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_T_W0_X0                        _MK_ENUM_CONST(215)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_T_W1                   _MK_ENUM_CONST(216)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_T_W2_X1                        _MK_ENUM_CONST(217)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_T_W3                   _MK_ENUM_CONST(218)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_T_W4                   _MK_ENUM_CONST(219)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_T_W5                   _MK_ENUM_CONST(220)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_T_W6                   _MK_ENUM_CONST(221)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_T_W7                   _MK_ENUM_CONST(222)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_B                      _MK_ENUM_CONST(223)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_B_R0                   _MK_ENUM_CONST(224)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_B_R1                   _MK_ENUM_CONST(225)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_B_R2                   _MK_ENUM_CONST(226)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_B_R3                   _MK_ENUM_CONST(227)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_B_R4_X2                        _MK_ENUM_CONST(228)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_B_R5                   _MK_ENUM_CONST(229)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_B_R6_X3                        _MK_ENUM_CONST(230)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_B_R7                   _MK_ENUM_CONST(231)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_B_W0_X0                        _MK_ENUM_CONST(232)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_B_W1                   _MK_ENUM_CONST(233)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_B_W2_X1                        _MK_ENUM_CONST(234)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_B_W3                   _MK_ENUM_CONST(235)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_B_W4                   _MK_ENUM_CONST(236)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_B_W5                   _MK_ENUM_CONST(237)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_B_W6                   _MK_ENUM_CONST(238)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DV4_B_W7                   _MK_ENUM_CONST(239)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__WAIT_WRITE                 _MK_ENUM_CONST(240)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_L_XNOP                  _MK_ENUM_CONST(241)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BLH_X1                 _MK_ENUM_CONST(242)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_TLH_X1                 _MK_ENUM_CONST(243)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__SH_R_XNOP                  _MK_ENUM_CONST(244)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_BRH_X1                 _MK_ENUM_CONST(245)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__CNV_TRH_X1                 _MK_ENUM_CONST(246)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_L_XNOP                 _MK_ENUM_CONST(247)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH8_R_XNOP                 _MK_ENUM_CONST(248)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_L_XNOP                 _MK_ENUM_CONST(249)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_LU_LOOP__DH4_R_XNOP                 _MK_ENUM_CONST(250)

#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_SHIFT                    _MK_SHIFT_CONST(5)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_FIELD                    _MK_FIELD_CONST(0xf, ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_SHIFT)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_RANGE                    8:5
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_WOFFSET                  0x0
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC__CB_0                    _MK_ENUM_CONST(1)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC__CB_48                   _MK_ENUM_CONST(2)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC__CB_16                   _MK_ENUM_CONST(3)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC__CB_64                   _MK_ENUM_CONST(4)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC__CR_0                    _MK_ENUM_CONST(5)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC__CR_48                   _MK_ENUM_CONST(6)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC__CR_16                   _MK_ENUM_CONST(7)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_CC__CR_64                   _MK_ENUM_CONST(8)

#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN_FIELD                  _MK_FIELD_CONST(0x1f, ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN_SHIFT)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN_RANGE                  4:0
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN_WOFFSET                        0x0
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN__IDLE                  _MK_ENUM_CONST(0)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN__WAIT_BUF                      _MK_ENUM_CONST(1)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN__L_0                   _MK_ENUM_CONST(2)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN__L_48_N                        _MK_ENUM_CONST(3)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN__L_16_N                        _MK_ENUM_CONST(4)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN__L_64_N                        _MK_ENUM_CONST(5)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN__L_32_E                        _MK_ENUM_CONST(6)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN__L_80_E                        _MK_ENUM_CONST(7)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN__L_48_B                        _MK_ENUM_CONST(8)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN__L_96_B                        _MK_ENUM_CONST(9)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN__L_16_B                        _MK_ENUM_CONST(10)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN__L_64_B                        _MK_ENUM_CONST(11)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN__L_112_B                       _MK_ENUM_CONST(12)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN__L_32_EB                       _MK_ENUM_CONST(13)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN__L_80_EB                       _MK_ENUM_CONST(14)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN__L_112_EB                      _MK_ENUM_CONST(15)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN__L_128_EB                      _MK_ENUM_CONST(16)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN__WAIT_CC                       _MK_ENUM_CONST(17)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN__WAIT_VDMA                     _MK_ENUM_CONST(18)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN__VDMA_EOF1                     _MK_ENUM_CONST(19)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN__VDMA_EOF2                     _MK_ENUM_CONST(20)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN__EXTEND_LINE1                  _MK_ENUM_CONST(21)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN__EXTEND_LINE2                  _MK_ENUM_CONST(22)
#define ARVDE_PPE_PPE_VC1_OBSERVE3_0_CUR_ST_MAIN__EXTEND_LINE3                  _MK_ENUM_CONST(23)


// Register ARVDE_PPE_PPE_VC1_OBSERVE4_0
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0                    _MK_ADDR_CONST(0x2230)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_SECURE                     0x0
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_WORD_COUNT                         0x1
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_READ_MASK                  _MK_MASK_CONST(0xfb7f7fff)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CUR_ST_VD_SHIFT                    _MK_SHIFT_CONST(27)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CUR_ST_VD_FIELD                    _MK_FIELD_CONST(0x1f, ARVDE_PPE_PPE_VC1_OBSERVE4_0_CUR_ST_VD_SHIFT)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CUR_ST_VD_RANGE                    31:27
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CUR_ST_VD_WOFFSET                  0x0
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CUR_ST_VD_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CUR_ST_VD_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CUR_ST_VD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CUR_ST_VD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPBS_WAITING_FOR_DMA_WRDONE_MSB_SHIFT                      _MK_SHIFT_CONST(25)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPBS_WAITING_FOR_DMA_WRDONE_MSB_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPBS_WAITING_FOR_DMA_WRDONE_MSB_SHIFT)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPBS_WAITING_FOR_DMA_WRDONE_MSB_RANGE                      25:25
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPBS_WAITING_FOR_DMA_WRDONE_MSB_WOFFSET                    0x0
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPBS_WAITING_FOR_DMA_WRDONE_MSB_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPBS_WAITING_FOR_DMA_WRDONE_MSB_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPBS_WAITING_FOR_DMA_WRDONE_MSB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPBS_WAITING_FOR_DMA_WRDONE_MSB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPE_IDLE_SHIFT                     _MK_SHIFT_CONST(24)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPE_IDLE_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPE_IDLE_SHIFT)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPE_IDLE_RANGE                     24:24
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPE_IDLE_WOFFSET                   0x0
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPE_IDLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPE_IDLE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPE_IDLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPE_IDLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPE_IDLE_OFF                       _MK_ENUM_CONST(0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPE_IDLE_ON                        _MK_ENUM_CONST(1)

#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_MB_X_SHIFT                     _MK_SHIFT_CONST(16)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_MB_X_FIELD                     _MK_FIELD_CONST(0x7f, ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_MB_X_SHIFT)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_MB_X_RANGE                     22:16
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_MB_X_WOFFSET                   0x0
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_MB_X_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_MB_X_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_MB_X_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_MB_X_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_MB_Y_SHIFT                     _MK_SHIFT_CONST(8)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_MB_Y_FIELD                     _MK_FIELD_CONST(0x7f, ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_MB_Y_SHIFT)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_MB_Y_RANGE                     14:8
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_MB_Y_WOFFSET                   0x0
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_MB_Y_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_MB_Y_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_MB_Y_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_MB_Y_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPBS_WAITING_FOR_DMA_WRDONE_LSB_SHIFT                      _MK_SHIFT_CONST(6)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPBS_WAITING_FOR_DMA_WRDONE_LSB_FIELD                      _MK_FIELD_CONST(0x3, ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPBS_WAITING_FOR_DMA_WRDONE_LSB_SHIFT)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPBS_WAITING_FOR_DMA_WRDONE_LSB_RANGE                      7:6
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPBS_WAITING_FOR_DMA_WRDONE_LSB_WOFFSET                    0x0
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPBS_WAITING_FOR_DMA_WRDONE_LSB_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPBS_WAITING_FOR_DMA_WRDONE_LSB_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPBS_WAITING_FOR_DMA_WRDONE_LSB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_PPBS_WAITING_FOR_DMA_WRDONE_LSB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_FRAME_ID_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_FRAME_ID_FIELD                 _MK_FIELD_CONST(0x3f, ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_FRAME_ID_SHIFT)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_FRAME_ID_RANGE                 5:0
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_FRAME_ID_WOFFSET                       0x0
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_FRAME_ID_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_FRAME_ID_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_FRAME_ID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE4_0_CFG_FRAME_ID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_PPE_PPE_VC1_OBSERVE5_0
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0                    _MK_ADDR_CONST(0x2234)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_SECURE                     0x0
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_WORD_COUNT                         0x1
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER5_STATE_SHIFT                        _MK_SHIFT_CONST(10)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER5_STATE_FIELD                        _MK_FIELD_CONST(0x3, ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER5_STATE_SHIFT)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER5_STATE_RANGE                        11:10
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER5_STATE_WOFFSET                      0x0
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER5_STATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER5_STATE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER5_STATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER5_STATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER5_STATE_IDLE                 _MK_ENUM_CONST(0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER5_STATE_MCE_BUF                      _MK_ENUM_CONST(1)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER5_STATE_PPE_BUF                      _MK_ENUM_CONST(2)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER5_STATE_WAIT_PPE                     _MK_ENUM_CONST(3)

#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER4_STATE_SHIFT                        _MK_SHIFT_CONST(8)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER4_STATE_FIELD                        _MK_FIELD_CONST(0x3, ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER4_STATE_SHIFT)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER4_STATE_RANGE                        9:8
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER4_STATE_WOFFSET                      0x0
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER4_STATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER4_STATE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER4_STATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER4_STATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER4_STATE_IDLE                 _MK_ENUM_CONST(0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER4_STATE_MCE_BUF                      _MK_ENUM_CONST(1)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER4_STATE_PPE_BUF                      _MK_ENUM_CONST(2)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER4_STATE_WAIT_PPE                     _MK_ENUM_CONST(3)

#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER3_STATE_SHIFT                        _MK_SHIFT_CONST(6)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER3_STATE_FIELD                        _MK_FIELD_CONST(0x3, ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER3_STATE_SHIFT)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER3_STATE_RANGE                        7:6
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER3_STATE_WOFFSET                      0x0
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER3_STATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER3_STATE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER3_STATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER3_STATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER3_STATE_IDLE                 _MK_ENUM_CONST(0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER3_STATE_MCE_BUF                      _MK_ENUM_CONST(1)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER3_STATE_PPE_BUF                      _MK_ENUM_CONST(2)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER3_STATE_WAIT_PPE                     _MK_ENUM_CONST(3)

#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER2_STATE_SHIFT                        _MK_SHIFT_CONST(4)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER2_STATE_FIELD                        _MK_FIELD_CONST(0x3, ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER2_STATE_SHIFT)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER2_STATE_RANGE                        5:4
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER2_STATE_WOFFSET                      0x0
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER2_STATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER2_STATE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER2_STATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER2_STATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER2_STATE_IDLE                 _MK_ENUM_CONST(0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER2_STATE_MCE_BUF                      _MK_ENUM_CONST(1)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER2_STATE_PPE_BUF                      _MK_ENUM_CONST(2)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER2_STATE_WAIT_PPE                     _MK_ENUM_CONST(3)

#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER1_STATE_SHIFT                        _MK_SHIFT_CONST(2)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER1_STATE_FIELD                        _MK_FIELD_CONST(0x3, ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER1_STATE_SHIFT)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER1_STATE_RANGE                        3:2
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER1_STATE_WOFFSET                      0x0
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER1_STATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER1_STATE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER1_STATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER1_STATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER1_STATE_IDLE                 _MK_ENUM_CONST(0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER1_STATE_MCE_BUF                      _MK_ENUM_CONST(1)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER1_STATE_PPE_BUF                      _MK_ENUM_CONST(2)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER1_STATE_WAIT_PPE                     _MK_ENUM_CONST(3)

#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER0_STATE_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER0_STATE_FIELD                        _MK_FIELD_CONST(0x3, ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER0_STATE_SHIFT)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER0_STATE_RANGE                        1:0
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER0_STATE_WOFFSET                      0x0
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER0_STATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER0_STATE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER0_STATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER0_STATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER0_STATE_IDLE                 _MK_ENUM_CONST(0)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER0_STATE_MCE_BUF                      _MK_ENUM_CONST(1)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER0_STATE_PPE_BUF                      _MK_ENUM_CONST(2)
#define ARVDE_PPE_PPE_VC1_OBSERVE5_0_BUFFER0_STATE_WAIT_PPE                     _MK_ENUM_CONST(3)


// Register ARVDE_PPE_PPE_RESET_0
#define ARVDE_PPE_PPE_RESET_0                   _MK_ADDR_CONST(0x2238)
#define ARVDE_PPE_PPE_RESET_0_SECURE                    0x0
#define ARVDE_PPE_PPE_RESET_0_WORD_COUNT                        0x1
#define ARVDE_PPE_PPE_RESET_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define ARVDE_PPE_PPE_RESET_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_PPE_PPE_RESET_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_RESET_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_RESET_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define ARVDE_PPE_PPE_RESET_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_PPE_PPE_RESET_0_PPBID_FIFO_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_PPE_PPE_RESET_0_PPBID_FIFO_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_PPE_PPE_RESET_0_PPBID_FIFO_SHIFT)
#define ARVDE_PPE_PPE_RESET_0_PPBID_FIFO_RANGE                  0:0
#define ARVDE_PPE_PPE_RESET_0_PPBID_FIFO_WOFFSET                        0x0
#define ARVDE_PPE_PPE_RESET_0_PPBID_FIFO_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_PPE_PPE_RESET_0_PPBID_FIFO_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_PPE_PPE_RESET_0_PPBID_FIFO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_RESET_0_PPBID_FIFO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_PPE_PPE_CMD_PKT_EXT_0
#define ARVDE_PPE_PPE_CMD_PKT_EXT_0                     _MK_ADDR_CONST(0x2240)
#define ARVDE_PPE_PPE_CMD_PKT_EXT_0_SECURE                      0x0
#define ARVDE_PPE_PPE_CMD_PKT_EXT_0_WORD_COUNT                  0x1
#define ARVDE_PPE_PPE_CMD_PKT_EXT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_CMD_PKT_EXT_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define ARVDE_PPE_PPE_CMD_PKT_EXT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_CMD_PKT_EXT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_CMD_PKT_EXT_0_READ_MASK                   _MK_MASK_CONST(0x3)
#define ARVDE_PPE_PPE_CMD_PKT_EXT_0_WRITE_MASK                  _MK_MASK_CONST(0x3)
#define ARVDE_PPE_PPE_CMD_PKT_EXT_0_NEWSEQ_SHIFT                        _MK_SHIFT_CONST(1)
#define ARVDE_PPE_PPE_CMD_PKT_EXT_0_NEWSEQ_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_PPE_PPE_CMD_PKT_EXT_0_NEWSEQ_SHIFT)
#define ARVDE_PPE_PPE_CMD_PKT_EXT_0_NEWSEQ_RANGE                        1:1
#define ARVDE_PPE_PPE_CMD_PKT_EXT_0_NEWSEQ_WOFFSET                      0x0
#define ARVDE_PPE_PPE_CMD_PKT_EXT_0_NEWSEQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_CMD_PKT_EXT_0_NEWSEQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_PPE_PPE_CMD_PKT_EXT_0_NEWSEQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_CMD_PKT_EXT_0_NEWSEQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_PPE_PPE_CMD_PKT_EXT_0_PROCESSMB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_PPE_PPE_CMD_PKT_EXT_0_PROCESSMB_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_PPE_PPE_CMD_PKT_EXT_0_PROCESSMB_SHIFT)
#define ARVDE_PPE_PPE_CMD_PKT_EXT_0_PROCESSMB_RANGE                     0:0
#define ARVDE_PPE_PPE_CMD_PKT_EXT_0_PROCESSMB_WOFFSET                   0x0
#define ARVDE_PPE_PPE_CMD_PKT_EXT_0_PROCESSMB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_CMD_PKT_EXT_0_PROCESSMB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_PPE_PPE_CMD_PKT_EXT_0_PROCESSMB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPE_PPE_CMD_PKT_EXT_0_PROCESSMB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Packet PPECMD
#define PPECMD_SIZE 32

#define PPECMD_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define PPECMD_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, PPECMD_OPCODE_SHIFT)
#define PPECMD_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define PPECMD_OPCODE_ROW                       0
#define PPECMD_OPCODE_NEWSEQ                    _MK_ENUM_CONST(1)
#define PPECMD_OPCODE_NEWPIC                    _MK_ENUM_CONST(2)
#define PPECMD_OPCODE_PROCESSMB                 _MK_ENUM_CONST(3)
#define PPECMD_OPCODE_MBPARAM                   _MK_ENUM_CONST(4)
#define PPECMD_OPCODE_VBNDRYLO                  _MK_ENUM_CONST(5)
#define PPECMD_OPCODE_VBNDRY                    _MK_ENUM_CONST(5)
#define PPECMD_OPCODE_VBNDRYHI                  _MK_ENUM_CONST(6)
#define PPECMD_OPCODE_HBNDRYLO                  _MK_ENUM_CONST(7)
#define PPECMD_OPCODE_VBNDRYEXT                 _MK_ENUM_CONST(7)
#define PPECMD_OPCODE_HBNDRYHI                  _MK_ENUM_CONST(8)
#define PPECMD_OPCODE_HBNDRY                    _MK_ENUM_CONST(8)
#define PPECMD_OPCODE_HBNDRYEXT                 _MK_ENUM_CONST(9)
#define PPECMD_OPCODE_OVS                       _MK_ENUM_CONST(10)
#define PPECMD_OPCODE_NEWSLICE                  _MK_ENUM_CONST(11)
#define PPECMD_OPCODE_FLUSH                     _MK_ENUM_CONST(15)
#define PPECMD_OPCODE_EVAL_VBS                  _MK_ENUM_CONST(9)
#define PPECMD_OPCODE_EVAL_HBS                  _MK_ENUM_CONST(10)
#define PPECMD_OPCODE_ALT_VBS                   _MK_ENUM_CONST(12)
#define PPECMD_OPCODE_ALT_HBS                   _MK_ENUM_CONST(13)

#define PPECMD_DATA_SHIFT                       _MK_SHIFT_CONST(0)
#define PPECMD_DATA_FIELD                       _MK_FIELD_CONST(0xfffffff, PPECMD_DATA_SHIFT)
#define PPECMD_DATA_RANGE                       _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(0)
#define PPECMD_DATA_ROW                 0


// Packet PPE_NEWSEQ_EXT
#define PPE_NEWSEQ_EXT_SIZE 24

#define PPE_NEWSEQ_EXT_RESERVED_COLS_SHIFT                      _MK_SHIFT_CONST(21)
#define PPE_NEWSEQ_EXT_RESERVED_COLS_FIELD                      _MK_FIELD_CONST(0x7, PPE_NEWSEQ_EXT_RESERVED_COLS_SHIFT)
#define PPE_NEWSEQ_EXT_RESERVED_COLS_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(21)
#define PPE_NEWSEQ_EXT_RESERVED_COLS_ROW                        0

#define PPE_NEWSEQ_EXT_MB_COLS_SHIFT                    _MK_SHIFT_CONST(12)
#define PPE_NEWSEQ_EXT_MB_COLS_FIELD                    _MK_FIELD_CONST(0x1ff, PPE_NEWSEQ_EXT_MB_COLS_SHIFT)
#define PPE_NEWSEQ_EXT_MB_COLS_RANGE                    _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(12)
#define PPE_NEWSEQ_EXT_MB_COLS_ROW                      0

#define PPE_NEWSEQ_EXT_RESERVED_ROWS_SHIFT                      _MK_SHIFT_CONST(9)
#define PPE_NEWSEQ_EXT_RESERVED_ROWS_FIELD                      _MK_FIELD_CONST(0x7, PPE_NEWSEQ_EXT_RESERVED_ROWS_SHIFT)
#define PPE_NEWSEQ_EXT_RESERVED_ROWS_RANGE                      _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(9)
#define PPE_NEWSEQ_EXT_RESERVED_ROWS_ROW                        0

#define PPE_NEWSEQ_EXT_MB_ROWS_SHIFT                    _MK_SHIFT_CONST(0)
#define PPE_NEWSEQ_EXT_MB_ROWS_FIELD                    _MK_FIELD_CONST(0x1ff, PPE_NEWSEQ_EXT_MB_ROWS_SHIFT)
#define PPE_NEWSEQ_EXT_MB_ROWS_RANGE                    _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(0)
#define PPE_NEWSEQ_EXT_MB_ROWS_ROW                      0


// Packet PPE_PROCESSMB_EXT
#define PPE_PROCESSMB_EXT_SIZE 24

#define PPE_PROCESSMB_EXT_RESERVED_X_SHIFT                      _MK_SHIFT_CONST(20)
#define PPE_PROCESSMB_EXT_RESERVED_X_FIELD                      _MK_FIELD_CONST(0xf, PPE_PROCESSMB_EXT_RESERVED_X_SHIFT)
#define PPE_PROCESSMB_EXT_RESERVED_X_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(20)
#define PPE_PROCESSMB_EXT_RESERVED_X_ROW                        0

#define PPE_PROCESSMB_EXT_X_MB_POS_SHIFT                        _MK_SHIFT_CONST(12)
#define PPE_PROCESSMB_EXT_X_MB_POS_FIELD                        _MK_FIELD_CONST(0xff, PPE_PROCESSMB_EXT_X_MB_POS_SHIFT)
#define PPE_PROCESSMB_EXT_X_MB_POS_RANGE                        _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(12)
#define PPE_PROCESSMB_EXT_X_MB_POS_ROW                  0

#define PPE_PROCESSMB_EXT_RESERVED_Y_SHIFT                      _MK_SHIFT_CONST(8)
#define PPE_PROCESSMB_EXT_RESERVED_Y_FIELD                      _MK_FIELD_CONST(0xf, PPE_PROCESSMB_EXT_RESERVED_Y_SHIFT)
#define PPE_PROCESSMB_EXT_RESERVED_Y_RANGE                      _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(8)
#define PPE_PROCESSMB_EXT_RESERVED_Y_ROW                        0

#define PPE_PROCESSMB_EXT_Y_MB_POS_SHIFT                        _MK_SHIFT_CONST(0)
#define PPE_PROCESSMB_EXT_Y_MB_POS_FIELD                        _MK_FIELD_CONST(0xff, PPE_PROCESSMB_EXT_Y_MB_POS_SHIFT)
#define PPE_PROCESSMB_EXT_Y_MB_POS_RANGE                        _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define PPE_PROCESSMB_EXT_Y_MB_POS_ROW                  0


// Packet PPE_NEWSEQ
#define PPE_NEWSEQ_SIZE 32

#define PPE_NEWSEQ_OPCODE_SHIFT                 _MK_SHIFT_CONST(28)
#define PPE_NEWSEQ_OPCODE_FIELD                 _MK_FIELD_CONST(0xf, PPE_NEWSEQ_OPCODE_SHIFT)
#define PPE_NEWSEQ_OPCODE_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define PPE_NEWSEQ_OPCODE_ROW                   0
#define PPE_NEWSEQ_OPCODE_NEWSEQ                        _MK_ENUM_CONST(1)

#define PPE_NEWSEQ_V_STD_EXT_SHIFT                      _MK_SHIFT_CONST(23)
#define PPE_NEWSEQ_V_STD_EXT_FIELD                      _MK_FIELD_CONST(0x1f, PPE_NEWSEQ_V_STD_EXT_SHIFT)
#define PPE_NEWSEQ_V_STD_EXT_RANGE                      _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(23)
#define PPE_NEWSEQ_V_STD_EXT_ROW                        0
#define PPE_NEWSEQ_V_STD_EXT_VP8                        _MK_ENUM_CONST(8)
#define PPE_NEWSEQ_V_STD_EXT_SVC                        _MK_ENUM_CONST(9)

#define PPE_NEWSEQ_V_STD_SHIFT                  _MK_SHIFT_CONST(0)
#define PPE_NEWSEQ_V_STD_FIELD                  _MK_FIELD_CONST(0x7, PPE_NEWSEQ_V_STD_SHIFT)
#define PPE_NEWSEQ_V_STD_RANGE                  _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define PPE_NEWSEQ_V_STD_ROW                    0
#define PPE_NEWSEQ_V_STD_CODEC_EXT                      _MK_ENUM_CONST(3)
#define PPE_NEWSEQ_V_STD_H264                   _MK_ENUM_CONST(5)
#define PPE_NEWSEQ_V_STD_VC1                    _MK_ENUM_CONST(6)


// Packet PPE_NEWSEQ_H264
#define PPE_NEWSEQ_H264_SIZE 32

#define PPE_NEWSEQ_H264_OPCODE_SHIFT                    _MK_SHIFT_CONST(28)
#define PPE_NEWSEQ_H264_OPCODE_FIELD                    _MK_FIELD_CONST(0xf, PPE_NEWSEQ_H264_OPCODE_SHIFT)
#define PPE_NEWSEQ_H264_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define PPE_NEWSEQ_H264_OPCODE_ROW                      0
#define PPE_NEWSEQ_H264_OPCODE_NEWSEQ                   _MK_ENUM_CONST(1)

#define PPE_NEWSEQ_H264_PROFILE_SHIFT                   _MK_SHIFT_CONST(21)
#define PPE_NEWSEQ_H264_PROFILE_FIELD                   _MK_FIELD_CONST(0x3, PPE_NEWSEQ_H264_PROFILE_SHIFT)
#define PPE_NEWSEQ_H264_PROFILE_RANGE                   _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(21)
#define PPE_NEWSEQ_H264_PROFILE_ROW                     0
#define PPE_NEWSEQ_H264_PROFILE_BASELINE                        _MK_ENUM_CONST(0)
#define PPE_NEWSEQ_H264_PROFILE_MAIN                    _MK_ENUM_CONST(1)
#define PPE_NEWSEQ_H264_PROFILE_HIGH                    _MK_ENUM_CONST(2)
#define PPE_NEWSEQ_H264_PROFILE_INVALID                 _MK_ENUM_CONST(3)

#define PPE_NEWSEQ_H264_COLOR_SHIFT                     _MK_SHIFT_CONST(20)
#define PPE_NEWSEQ_H264_COLOR_FIELD                     _MK_FIELD_CONST(0x1, PPE_NEWSEQ_H264_COLOR_SHIFT)
#define PPE_NEWSEQ_H264_COLOR_RANGE                     _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define PPE_NEWSEQ_H264_COLOR_ROW                       0
#define PPE_NEWSEQ_H264_COLOR_YUV                       _MK_ENUM_CONST(0)
#define PPE_NEWSEQ_H264_COLOR_MONO                      _MK_ENUM_CONST(1)

#define PPE_NEWSEQ_H264_MB_COLS_SHIFT                   _MK_SHIFT_CONST(12)
#define PPE_NEWSEQ_H264_MB_COLS_FIELD                   _MK_FIELD_CONST(0xff, PPE_NEWSEQ_H264_MB_COLS_SHIFT)
#define PPE_NEWSEQ_H264_MB_COLS_RANGE                   _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(12)
#define PPE_NEWSEQ_H264_MB_COLS_ROW                     0

#define PPE_NEWSEQ_H264_MB_ROWS_SHIFT                   _MK_SHIFT_CONST(4)
#define PPE_NEWSEQ_H264_MB_ROWS_FIELD                   _MK_FIELD_CONST(0xff, PPE_NEWSEQ_H264_MB_ROWS_SHIFT)
#define PPE_NEWSEQ_H264_MB_ROWS_RANGE                   _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(4)
#define PPE_NEWSEQ_H264_MB_ROWS_ROW                     0

#define PPE_NEWSEQ_H264_V_STD_SHIFT                     _MK_SHIFT_CONST(0)
#define PPE_NEWSEQ_H264_V_STD_FIELD                     _MK_FIELD_CONST(0x7, PPE_NEWSEQ_H264_V_STD_SHIFT)
#define PPE_NEWSEQ_H264_V_STD_RANGE                     _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define PPE_NEWSEQ_H264_V_STD_ROW                       0
#define PPE_NEWSEQ_H264_V_STD_H264                      _MK_ENUM_CONST(5)


// Packet PPE_NEWSEQ_VC1
#define PPE_NEWSEQ_VC1_SIZE 32

#define PPE_NEWSEQ_VC1_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define PPE_NEWSEQ_VC1_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, PPE_NEWSEQ_VC1_OPCODE_SHIFT)
#define PPE_NEWSEQ_VC1_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define PPE_NEWSEQ_VC1_OPCODE_ROW                       0
#define PPE_NEWSEQ_VC1_OPCODE_NEWSEQ                    _MK_ENUM_CONST(1)

#define PPE_NEWSEQ_VC1_MB_COLS_SHIFT                    _MK_SHIFT_CONST(11)
#define PPE_NEWSEQ_VC1_MB_COLS_FIELD                    _MK_FIELD_CONST(0xff, PPE_NEWSEQ_VC1_MB_COLS_SHIFT)
#define PPE_NEWSEQ_VC1_MB_COLS_RANGE                    _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(11)
#define PPE_NEWSEQ_VC1_MB_COLS_ROW                      0

#define PPE_NEWSEQ_VC1_MB_ROWS_SHIFT                    _MK_SHIFT_CONST(3)
#define PPE_NEWSEQ_VC1_MB_ROWS_FIELD                    _MK_FIELD_CONST(0xff, PPE_NEWSEQ_VC1_MB_ROWS_SHIFT)
#define PPE_NEWSEQ_VC1_MB_ROWS_RANGE                    _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(3)
#define PPE_NEWSEQ_VC1_MB_ROWS_ROW                      0

#define PPE_NEWSEQ_VC1_V_STD_SHIFT                      _MK_SHIFT_CONST(0)
#define PPE_NEWSEQ_VC1_V_STD_FIELD                      _MK_FIELD_CONST(0x7, PPE_NEWSEQ_VC1_V_STD_SHIFT)
#define PPE_NEWSEQ_VC1_V_STD_RANGE                      _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define PPE_NEWSEQ_VC1_V_STD_ROW                        0
#define PPE_NEWSEQ_VC1_V_STD_VC1                        _MK_ENUM_CONST(6)


// Packet PPE_NEWSEQ_VP8
#define PPE_NEWSEQ_VP8_SIZE 32

#define PPE_NEWSEQ_VP8_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define PPE_NEWSEQ_VP8_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, PPE_NEWSEQ_VP8_OPCODE_SHIFT)
#define PPE_NEWSEQ_VP8_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define PPE_NEWSEQ_VP8_OPCODE_ROW                       0
#define PPE_NEWSEQ_VP8_OPCODE_NEWSEQ                    _MK_ENUM_CONST(1)

#define PPE_NEWSEQ_VP8_V_STD_EXT_SHIFT                  _MK_SHIFT_CONST(23)
#define PPE_NEWSEQ_VP8_V_STD_EXT_FIELD                  _MK_FIELD_CONST(0x1f, PPE_NEWSEQ_VP8_V_STD_EXT_SHIFT)
#define PPE_NEWSEQ_VP8_V_STD_EXT_RANGE                  _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(23)
#define PPE_NEWSEQ_VP8_V_STD_EXT_ROW                    0
#define PPE_NEWSEQ_VP8_V_STD_EXT_VP8                    _MK_ENUM_CONST(8)

#define PPE_NEWSEQ_VP8_MB_COLS_SHIFT                    _MK_SHIFT_CONST(11)
#define PPE_NEWSEQ_VP8_MB_COLS_FIELD                    _MK_FIELD_CONST(0xff, PPE_NEWSEQ_VP8_MB_COLS_SHIFT)
#define PPE_NEWSEQ_VP8_MB_COLS_RANGE                    _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(11)
#define PPE_NEWSEQ_VP8_MB_COLS_ROW                      0

#define PPE_NEWSEQ_VP8_MB_ROWS_SHIFT                    _MK_SHIFT_CONST(3)
#define PPE_NEWSEQ_VP8_MB_ROWS_FIELD                    _MK_FIELD_CONST(0xff, PPE_NEWSEQ_VP8_MB_ROWS_SHIFT)
#define PPE_NEWSEQ_VP8_MB_ROWS_RANGE                    _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(3)
#define PPE_NEWSEQ_VP8_MB_ROWS_ROW                      0

#define PPE_NEWSEQ_VP8_V_STD_SHIFT                      _MK_SHIFT_CONST(0)
#define PPE_NEWSEQ_VP8_V_STD_FIELD                      _MK_FIELD_CONST(0x7, PPE_NEWSEQ_VP8_V_STD_SHIFT)
#define PPE_NEWSEQ_VP8_V_STD_RANGE                      _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define PPE_NEWSEQ_VP8_V_STD_ROW                        0
#define PPE_NEWSEQ_VP8_V_STD_CODEC_EXT                  _MK_ENUM_CONST(3)


// Packet PPE_NEWPIC_H264
#define PPE_NEWPIC_H264_SIZE 32

#define PPE_NEWPIC_H264_OPCODE_SHIFT                    _MK_SHIFT_CONST(28)
#define PPE_NEWPIC_H264_OPCODE_FIELD                    _MK_FIELD_CONST(0xf, PPE_NEWPIC_H264_OPCODE_SHIFT)
#define PPE_NEWPIC_H264_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define PPE_NEWPIC_H264_OPCODE_ROW                      0
#define PPE_NEWPIC_H264_OPCODE_NEWPIC                   _MK_ENUM_CONST(2)

#define PPE_NEWPIC_H264_QPI_2_SHIFT                     _MK_SHIFT_CONST(22)
#define PPE_NEWPIC_H264_QPI_2_FIELD                     _MK_FIELD_CONST(0x1f, PPE_NEWPIC_H264_QPI_2_SHIFT)
#define PPE_NEWPIC_H264_QPI_2_RANGE                     _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(22)
#define PPE_NEWPIC_H264_QPI_2_ROW                       0

#define PPE_NEWPIC_H264_FETCH_SHIFT                     _MK_SHIFT_CONST(16)
#define PPE_NEWPIC_H264_FETCH_FIELD                     _MK_FIELD_CONST(0x3f, PPE_NEWPIC_H264_FETCH_SHIFT)
#define PPE_NEWPIC_H264_FETCH_RANGE                     _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(16)
#define PPE_NEWPIC_H264_FETCH_ROW                       0

#define PPE_NEWPIC_H264_QPI_1_SHIFT                     _MK_SHIFT_CONST(8)
#define PPE_NEWPIC_H264_QPI_1_FIELD                     _MK_FIELD_CONST(0x1f, PPE_NEWPIC_H264_QPI_1_SHIFT)
#define PPE_NEWPIC_H264_QPI_1_RANGE                     _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(8)
#define PPE_NEWPIC_H264_QPI_1_ROW                       0

#define PPE_NEWPIC_H264_STORE_SHIFT                     _MK_SHIFT_CONST(0)
#define PPE_NEWPIC_H264_STORE_FIELD                     _MK_FIELD_CONST(0x3f, PPE_NEWPIC_H264_STORE_SHIFT)
#define PPE_NEWPIC_H264_STORE_RANGE                     _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define PPE_NEWPIC_H264_STORE_ROW                       0


// Packet PPE_NEWPIC_VC1
#define PPE_NEWPIC_VC1_SIZE 32

#define PPE_NEWPIC_VC1_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define PPE_NEWPIC_VC1_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, PPE_NEWPIC_VC1_OPCODE_SHIFT)
#define PPE_NEWPIC_VC1_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define PPE_NEWPIC_VC1_OPCODE_ROW                       0
#define PPE_NEWPIC_VC1_OPCODE_NEWPIC                    _MK_ENUM_CONST(2)

#define PPE_NEWPIC_VC1_OFFSET_SHIFT                     _MK_SHIFT_CONST(26)
#define PPE_NEWPIC_VC1_OFFSET_FIELD                     _MK_FIELD_CONST(0x1, PPE_NEWPIC_VC1_OFFSET_SHIFT)
#define PPE_NEWPIC_VC1_OFFSET_RANGE                     _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(26)
#define PPE_NEWPIC_VC1_OFFSET_ROW                       0

#define PPE_NEWPIC_VC1_LFD_SHIFT                        _MK_SHIFT_CONST(25)
#define PPE_NEWPIC_VC1_LFD_FIELD                        _MK_FIELD_CONST(0x1, PPE_NEWPIC_VC1_LFD_SHIFT)
#define PPE_NEWPIC_VC1_LFD_RANGE                        _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define PPE_NEWPIC_VC1_LFD_ROW                  0

#define PPE_NEWPIC_VC1_OVD_SHIFT                        _MK_SHIFT_CONST(24)
#define PPE_NEWPIC_VC1_OVD_FIELD                        _MK_FIELD_CONST(0x1, PPE_NEWPIC_VC1_OVD_SHIFT)
#define PPE_NEWPIC_VC1_OVD_RANGE                        _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define PPE_NEWPIC_VC1_OVD_ROW                  0

#define PPE_NEWPIC_VC1_FTYPE_SHIFT                      _MK_SHIFT_CONST(22)
#define PPE_NEWPIC_VC1_FTYPE_FIELD                      _MK_FIELD_CONST(0x3, PPE_NEWPIC_VC1_FTYPE_SHIFT)
#define PPE_NEWPIC_VC1_FTYPE_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(22)
#define PPE_NEWPIC_VC1_FTYPE_ROW                        0
#define PPE_NEWPIC_VC1_FTYPE_I                  _MK_ENUM_CONST(1)
#define PPE_NEWPIC_VC1_FTYPE_P                  _MK_ENUM_CONST(2)
#define PPE_NEWPIC_VC1_FTYPE_B                  _MK_ENUM_CONST(3)

#define PPE_NEWPIC_VC1_PQUANT_SHIFT                     _MK_SHIFT_CONST(17)
#define PPE_NEWPIC_VC1_PQUANT_FIELD                     _MK_FIELD_CONST(0x1f, PPE_NEWPIC_VC1_PQUANT_SHIFT)
#define PPE_NEWPIC_VC1_PQUANT_RANGE                     _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(17)
#define PPE_NEWPIC_VC1_PQUANT_ROW                       0

#define PPE_NEWPIC_VC1_FCM_SHIFT                        _MK_SHIFT_CONST(14)
#define PPE_NEWPIC_VC1_FCM_FIELD                        _MK_FIELD_CONST(0x3, PPE_NEWPIC_VC1_FCM_SHIFT)
#define PPE_NEWPIC_VC1_FCM_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(14)
#define PPE_NEWPIC_VC1_FCM_ROW                  0
#define PPE_NEWPIC_VC1_FCM_PROGRESSIVE                  _MK_ENUM_CONST(0)
#define PPE_NEWPIC_VC1_FCM_INTERLACED_FRAME                     _MK_ENUM_CONST(1)
#define PPE_NEWPIC_VC1_FCM_INTERLACED_FIELD_TOP_FIELD                   _MK_ENUM_CONST(2)
#define PPE_NEWPIC_VC1_FCM_INTERLACED_FIELD_BOTTOM_FIELD                        _MK_ENUM_CONST(3)

#define PPE_NEWPIC_VC1_INTEN_SHIFT                      _MK_SHIFT_CONST(12)
#define PPE_NEWPIC_VC1_INTEN_FIELD                      _MK_FIELD_CONST(0x3, PPE_NEWPIC_VC1_INTEN_SHIFT)
#define PPE_NEWPIC_VC1_INTEN_RANGE                      _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(12)
#define PPE_NEWPIC_VC1_INTEN_ROW                        0
#define PPE_NEWPIC_VC1_INTEN_NEVER                      _MK_ENUM_CONST(0)
#define PPE_NEWPIC_VC1_INTEN_PER_MB                     _MK_ENUM_CONST(1)
#define PPE_NEWPIC_VC1_INTEN_PER_ROW                    _MK_ENUM_CONST(2)
#define PPE_NEWPIC_VC1_INTEN_PER_FRAME                  _MK_ENUM_CONST(3)

#define PPE_NEWPIC_VC1_TMP_SHIFT                        _MK_SHIFT_CONST(6)
#define PPE_NEWPIC_VC1_TMP_FIELD                        _MK_FIELD_CONST(0x3f, PPE_NEWPIC_VC1_TMP_SHIFT)
#define PPE_NEWPIC_VC1_TMP_RANGE                        _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(6)
#define PPE_NEWPIC_VC1_TMP_ROW                  0

#define PPE_NEWPIC_VC1_STORE_SHIFT                      _MK_SHIFT_CONST(0)
#define PPE_NEWPIC_VC1_STORE_FIELD                      _MK_FIELD_CONST(0x3f, PPE_NEWPIC_VC1_STORE_SHIFT)
#define PPE_NEWPIC_VC1_STORE_RANGE                      _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define PPE_NEWPIC_VC1_STORE_ROW                        0


// Packet PPE_NEWPIC_VP8
#define PPE_NEWPIC_VP8_SIZE 32

#define PPE_NEWPIC_VP8_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define PPE_NEWPIC_VP8_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, PPE_NEWPIC_VP8_OPCODE_SHIFT)
#define PPE_NEWPIC_VP8_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define PPE_NEWPIC_VP8_OPCODE_ROW                       0
#define PPE_NEWPIC_VP8_OPCODE_NEWPIC                    _MK_ENUM_CONST(2)

#define PPE_NEWPIC_VP8_INTEN_SHIFT                      _MK_SHIFT_CONST(11)
#define PPE_NEWPIC_VP8_INTEN_FIELD                      _MK_FIELD_CONST(0x3, PPE_NEWPIC_VP8_INTEN_SHIFT)
#define PPE_NEWPIC_VP8_INTEN_RANGE                      _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(11)
#define PPE_NEWPIC_VP8_INTEN_ROW                        0
#define PPE_NEWPIC_VP8_INTEN_NEVER                      _MK_ENUM_CONST(0)
#define PPE_NEWPIC_VP8_INTEN_PER_MB                     _MK_ENUM_CONST(1)
#define PPE_NEWPIC_VP8_INTEN_PER_ROW                    _MK_ENUM_CONST(2)
#define PPE_NEWPIC_VP8_INTEN_PER_FRAME                  _MK_ENUM_CONST(3)

#define PPE_NEWPIC_VP8_FRAME_TYPE_SHIFT                 _MK_SHIFT_CONST(10)
#define PPE_NEWPIC_VP8_FRAME_TYPE_FIELD                 _MK_FIELD_CONST(0x1, PPE_NEWPIC_VP8_FRAME_TYPE_SHIFT)
#define PPE_NEWPIC_VP8_FRAME_TYPE_RANGE                 _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(10)
#define PPE_NEWPIC_VP8_FRAME_TYPE_ROW                   0
#define PPE_NEWPIC_VP8_FRAME_TYPE_KEY_FRAME                     _MK_ENUM_CONST(0)
#define PPE_NEWPIC_VP8_FRAME_TYPE_INTER_FRAME                   _MK_ENUM_CONST(1)

#define PPE_NEWPIC_VP8_SHARPNESS_LEVEL_SHIFT                    _MK_SHIFT_CONST(7)
#define PPE_NEWPIC_VP8_SHARPNESS_LEVEL_FIELD                    _MK_FIELD_CONST(0x7, PPE_NEWPIC_VP8_SHARPNESS_LEVEL_SHIFT)
#define PPE_NEWPIC_VP8_SHARPNESS_LEVEL_RANGE                    _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(7)
#define PPE_NEWPIC_VP8_SHARPNESS_LEVEL_ROW                      0

#define PPE_NEWPIC_VP8_FILTER_TYPE_SHIFT                        _MK_SHIFT_CONST(6)
#define PPE_NEWPIC_VP8_FILTER_TYPE_FIELD                        _MK_FIELD_CONST(0x1, PPE_NEWPIC_VP8_FILTER_TYPE_SHIFT)
#define PPE_NEWPIC_VP8_FILTER_TYPE_RANGE                        _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define PPE_NEWPIC_VP8_FILTER_TYPE_ROW                  0
#define PPE_NEWPIC_VP8_FILTER_TYPE_NORMAL                       _MK_ENUM_CONST(0)
#define PPE_NEWPIC_VP8_FILTER_TYPE_SIMPLE                       _MK_ENUM_CONST(1)

#define PPE_NEWPIC_VP8_STORE_SHIFT                      _MK_SHIFT_CONST(0)
#define PPE_NEWPIC_VP8_STORE_FIELD                      _MK_FIELD_CONST(0x3f, PPE_NEWPIC_VP8_STORE_SHIFT)
#define PPE_NEWPIC_VP8_STORE_RANGE                      _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define PPE_NEWPIC_VP8_STORE_ROW                        0


// Packet PPE_NEWSLICE_H264
#define PPE_NEWSLICE_H264_SIZE 32

#define PPE_NEWSLICE_H264_OPCODE_SHIFT                  _MK_SHIFT_CONST(28)
#define PPE_NEWSLICE_H264_OPCODE_FIELD                  _MK_FIELD_CONST(0xf, PPE_NEWSLICE_H264_OPCODE_SHIFT)
#define PPE_NEWSLICE_H264_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define PPE_NEWSLICE_H264_OPCODE_ROW                    0
#define PPE_NEWSLICE_H264_OPCODE_NEWSLICE                       _MK_ENUM_CONST(11)

#define PPE_NEWSLICE_H264_BOTTOM_FIELD_FLAG_SHIFT                       _MK_SHIFT_CONST(2)
#define PPE_NEWSLICE_H264_BOTTOM_FIELD_FLAG_FIELD                       _MK_FIELD_CONST(0x1, PPE_NEWSLICE_H264_BOTTOM_FIELD_FLAG_SHIFT)
#define PPE_NEWSLICE_H264_BOTTOM_FIELD_FLAG_RANGE                       _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define PPE_NEWSLICE_H264_BOTTOM_FIELD_FLAG_ROW                 0
#define PPE_NEWSLICE_H264_BOTTOM_FIELD_FLAG_TOP_FIELD                   _MK_ENUM_CONST(0)
#define PPE_NEWSLICE_H264_BOTTOM_FIELD_FLAG_BOTTOM_FIELD                        _MK_ENUM_CONST(1)

#define PPE_NEWSLICE_H264_FIELD_PIC_FLAG_SHIFT                  _MK_SHIFT_CONST(1)
#define PPE_NEWSLICE_H264_FIELD_PIC_FLAG_FIELD                  _MK_FIELD_CONST(0x1, PPE_NEWSLICE_H264_FIELD_PIC_FLAG_SHIFT)
#define PPE_NEWSLICE_H264_FIELD_PIC_FLAG_RANGE                  _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define PPE_NEWSLICE_H264_FIELD_PIC_FLAG_ROW                    0
#define PPE_NEWSLICE_H264_FIELD_PIC_FLAG_FRAME_PIC                      _MK_ENUM_CONST(0)
#define PPE_NEWSLICE_H264_FIELD_PIC_FLAG_FIELD_PIC                      _MK_ENUM_CONST(1)

#define PPE_NEWSLICE_H264_MBAFFFRAMEFLAG_SHIFT                  _MK_SHIFT_CONST(0)
#define PPE_NEWSLICE_H264_MBAFFFRAMEFLAG_FIELD                  _MK_FIELD_CONST(0x1, PPE_NEWSLICE_H264_MBAFFFRAMEFLAG_SHIFT)
#define PPE_NEWSLICE_H264_MBAFFFRAMEFLAG_RANGE                  _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define PPE_NEWSLICE_H264_MBAFFFRAMEFLAG_ROW                    0
#define PPE_NEWSLICE_H264_MBAFFFRAMEFLAG_OFF                    _MK_ENUM_CONST(0)
#define PPE_NEWSLICE_H264_MBAFFFRAMEFLAG_ON                     _MK_ENUM_CONST(1)


// Packet PPE_FLUSH_H264
#define PPE_FLUSH_H264_SIZE 32

#define PPE_FLUSH_H264_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define PPE_FLUSH_H264_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, PPE_FLUSH_H264_OPCODE_SHIFT)
#define PPE_FLUSH_H264_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define PPE_FLUSH_H264_OPCODE_ROW                       0
#define PPE_FLUSH_H264_OPCODE_FLUSH                     _MK_ENUM_CONST(15)

#define PPE_FLUSH_H264_FETCH_ABV_SHIFT                  _MK_SHIFT_CONST(2)
#define PPE_FLUSH_H264_FETCH_ABV_FIELD                  _MK_FIELD_CONST(0x1, PPE_FLUSH_H264_FETCH_ABV_SHIFT)
#define PPE_FLUSH_H264_FETCH_ABV_RANGE                  _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define PPE_FLUSH_H264_FETCH_ABV_ROW                    0

#define PPE_FLUSH_H264_FETCH_LFT_SHIFT                  _MK_SHIFT_CONST(1)
#define PPE_FLUSH_H264_FETCH_LFT_FIELD                  _MK_FIELD_CONST(0x1, PPE_FLUSH_H264_FETCH_LFT_SHIFT)
#define PPE_FLUSH_H264_FETCH_LFT_RANGE                  _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define PPE_FLUSH_H264_FETCH_LFT_ROW                    0

#define PPE_FLUSH_H264_FLUSH_PRVMB_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define PPE_FLUSH_H264_FLUSH_PRVMB_DATA_FIELD                   _MK_FIELD_CONST(0x1, PPE_FLUSH_H264_FLUSH_PRVMB_DATA_SHIFT)
#define PPE_FLUSH_H264_FLUSH_PRVMB_DATA_RANGE                   _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define PPE_FLUSH_H264_FLUSH_PRVMB_DATA_ROW                     0


// Packet PPE_MBPARAM
#define PPE_MBPARAM_SIZE 32

#define PPE_MBPARAM_OPCODE_SHIFT                        _MK_SHIFT_CONST(28)
#define PPE_MBPARAM_OPCODE_FIELD                        _MK_FIELD_CONST(0xf, PPE_MBPARAM_OPCODE_SHIFT)
#define PPE_MBPARAM_OPCODE_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define PPE_MBPARAM_OPCODE_ROW                  0
#define PPE_MBPARAM_OPCODE_MBPARAM                      _MK_ENUM_CONST(4)

#define PPE_MBPARAM_QP_SHIFT                    _MK_SHIFT_CONST(16)
#define PPE_MBPARAM_QP_FIELD                    _MK_FIELD_CONST(0xff, PPE_MBPARAM_QP_SHIFT)
#define PPE_MBPARAM_QP_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define PPE_MBPARAM_QP_ROW                      0

#define PPE_MBPARAM_BETA_SHIFT                  _MK_SHIFT_CONST(8)
#define PPE_MBPARAM_BETA_FIELD                  _MK_FIELD_CONST(0xff, PPE_MBPARAM_BETA_SHIFT)
#define PPE_MBPARAM_BETA_RANGE                  _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define PPE_MBPARAM_BETA_ROW                    0

#define PPE_MBPARAM_ALPHA_SHIFT                 _MK_SHIFT_CONST(0)
#define PPE_MBPARAM_ALPHA_FIELD                 _MK_FIELD_CONST(0xff, PPE_MBPARAM_ALPHA_SHIFT)
#define PPE_MBPARAM_ALPHA_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define PPE_MBPARAM_ALPHA_ROW                   0


// Packet PPE_PROCESSMB_H264
#define PPE_PROCESSMB_H264_SIZE 32

#define PPE_PROCESSMB_H264_OPCODE_SHIFT                 _MK_SHIFT_CONST(28)
#define PPE_PROCESSMB_H264_OPCODE_FIELD                 _MK_FIELD_CONST(0xf, PPE_PROCESSMB_H264_OPCODE_SHIFT)
#define PPE_PROCESSMB_H264_OPCODE_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define PPE_PROCESSMB_H264_OPCODE_ROW                   0
#define PPE_PROCESSMB_H264_OPCODE_PROCESSMB                     _MK_ENUM_CONST(3)

#define PPE_PROCESSMB_H264_FIELD_FLAG_SHIFT                     _MK_SHIFT_CONST(20)
#define PPE_PROCESSMB_H264_FIELD_FLAG_FIELD                     _MK_FIELD_CONST(0x1, PPE_PROCESSMB_H264_FIELD_FLAG_SHIFT)
#define PPE_PROCESSMB_H264_FIELD_FLAG_RANGE                     _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define PPE_PROCESSMB_H264_FIELD_FLAG_ROW                       0
#define PPE_PROCESSMB_H264_FIELD_FLAG_FRAME_FLAG                        _MK_ENUM_CONST(0)
#define PPE_PROCESSMB_H264_FIELD_FLAG_FIELD_FLAG                        _MK_ENUM_CONST(1)

#define PPE_PROCESSMB_H264_LEFT_FIELD_FLAG_SHIFT                        _MK_SHIFT_CONST(19)
#define PPE_PROCESSMB_H264_LEFT_FIELD_FLAG_FIELD                        _MK_FIELD_CONST(0x1, PPE_PROCESSMB_H264_LEFT_FIELD_FLAG_SHIFT)
#define PPE_PROCESSMB_H264_LEFT_FIELD_FLAG_RANGE                        _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define PPE_PROCESSMB_H264_LEFT_FIELD_FLAG_ROW                  0
#define PPE_PROCESSMB_H264_LEFT_FIELD_FLAG_FRAME_FLAG                   _MK_ENUM_CONST(0)
#define PPE_PROCESSMB_H264_LEFT_FIELD_FLAG_FIELD_FLAG                   _MK_ENUM_CONST(1)

#define PPE_PROCESSMB_H264_TOP_FIELD_FLAG_SHIFT                 _MK_SHIFT_CONST(18)
#define PPE_PROCESSMB_H264_TOP_FIELD_FLAG_FIELD                 _MK_FIELD_CONST(0x1, PPE_PROCESSMB_H264_TOP_FIELD_FLAG_SHIFT)
#define PPE_PROCESSMB_H264_TOP_FIELD_FLAG_RANGE                 _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define PPE_PROCESSMB_H264_TOP_FIELD_FLAG_ROW                   0
#define PPE_PROCESSMB_H264_TOP_FIELD_FLAG_FRAME_FLAG                    _MK_ENUM_CONST(0)
#define PPE_PROCESSMB_H264_TOP_FIELD_FLAG_FIELD_FLAG                    _MK_ENUM_CONST(1)

#define PPE_PROCESSMB_H264_SYNC_SHIFT                   _MK_SHIFT_CONST(17)
#define PPE_PROCESSMB_H264_SYNC_FIELD                   _MK_FIELD_CONST(0x1, PPE_PROCESSMB_H264_SYNC_SHIFT)
#define PPE_PROCESSMB_H264_SYNC_RANGE                   _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(17)
#define PPE_PROCESSMB_H264_SYNC_ROW                     0

#define PPE_PROCESSMB_H264_FLUSH_SHIFT                  _MK_SHIFT_CONST(16)
#define PPE_PROCESSMB_H264_FLUSH_FIELD                  _MK_FIELD_CONST(0x1, PPE_PROCESSMB_H264_FLUSH_SHIFT)
#define PPE_PROCESSMB_H264_FLUSH_RANGE                  _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define PPE_PROCESSMB_H264_FLUSH_ROW                    0

#define PPE_PROCESSMB_H264_DBLK_SHIFT                   _MK_SHIFT_CONST(15)
#define PPE_PROCESSMB_H264_DBLK_FIELD                   _MK_FIELD_CONST(0x1, PPE_PROCESSMB_H264_DBLK_SHIFT)
#define PPE_PROCESSMB_H264_DBLK_RANGE                   _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define PPE_PROCESSMB_H264_DBLK_ROW                     0

#define PPE_PROCESSMB_H264_FETCH_SHIFT                  _MK_SHIFT_CONST(14)
#define PPE_PROCESSMB_H264_FETCH_FIELD                  _MK_FIELD_CONST(0x1, PPE_PROCESSMB_H264_FETCH_SHIFT)
#define PPE_PROCESSMB_H264_FETCH_RANGE                  _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(14)
#define PPE_PROCESSMB_H264_FETCH_ROW                    0

#define PPE_PROCESSMB_H264_X_MB_POS_SHIFT                       _MK_SHIFT_CONST(7)
#define PPE_PROCESSMB_H264_X_MB_POS_FIELD                       _MK_FIELD_CONST(0x7f, PPE_PROCESSMB_H264_X_MB_POS_SHIFT)
#define PPE_PROCESSMB_H264_X_MB_POS_RANGE                       _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(7)
#define PPE_PROCESSMB_H264_X_MB_POS_ROW                 0

#define PPE_PROCESSMB_H264_Y_MB_POS_SHIFT                       _MK_SHIFT_CONST(0)
#define PPE_PROCESSMB_H264_Y_MB_POS_FIELD                       _MK_FIELD_CONST(0x7f, PPE_PROCESSMB_H264_Y_MB_POS_SHIFT)
#define PPE_PROCESSMB_H264_Y_MB_POS_RANGE                       _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define PPE_PROCESSMB_H264_Y_MB_POS_ROW                 0


// Packet PPE_PROCESSMB_VC1
#define PPE_PROCESSMB_VC1_SIZE 32

#define PPE_PROCESSMB_VC1_OPCODE_SHIFT                  _MK_SHIFT_CONST(28)
#define PPE_PROCESSMB_VC1_OPCODE_FIELD                  _MK_FIELD_CONST(0xf, PPE_PROCESSMB_VC1_OPCODE_SHIFT)
#define PPE_PROCESSMB_VC1_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define PPE_PROCESSMB_VC1_OPCODE_ROW                    0
#define PPE_PROCESSMB_VC1_OPCODE_PROCESSMB                      _MK_ENUM_CONST(3)

#define PPE_PROCESSMB_VC1_SYNC_ROW_SHIFT                        _MK_SHIFT_CONST(18)
#define PPE_PROCESSMB_VC1_SYNC_ROW_FIELD                        _MK_FIELD_CONST(0x1, PPE_PROCESSMB_VC1_SYNC_ROW_SHIFT)
#define PPE_PROCESSMB_VC1_SYNC_ROW_RANGE                        _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define PPE_PROCESSMB_VC1_SYNC_ROW_ROW                  0

#define PPE_PROCESSMB_VC1_SYNC_SHIFT                    _MK_SHIFT_CONST(17)
#define PPE_PROCESSMB_VC1_SYNC_FIELD                    _MK_FIELD_CONST(0x1, PPE_PROCESSMB_VC1_SYNC_SHIFT)
#define PPE_PROCESSMB_VC1_SYNC_RANGE                    _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(17)
#define PPE_PROCESSMB_VC1_SYNC_ROW                      0

#define PPE_PROCESSMB_VC1_TOP_FIELDTX_SHIFT                     _MK_SHIFT_CONST(15)
#define PPE_PROCESSMB_VC1_TOP_FIELDTX_FIELD                     _MK_FIELD_CONST(0x1, PPE_PROCESSMB_VC1_TOP_FIELDTX_SHIFT)
#define PPE_PROCESSMB_VC1_TOP_FIELDTX_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define PPE_PROCESSMB_VC1_TOP_FIELDTX_ROW                       0
#define PPE_PROCESSMB_VC1_TOP_FIELDTX_FRAME_TX                  _MK_ENUM_CONST(0)
#define PPE_PROCESSMB_VC1_TOP_FIELDTX_FIELD_TX                  _MK_ENUM_CONST(1)

#define PPE_PROCESSMB_VC1_FIELDTX_SHIFT                 _MK_SHIFT_CONST(14)
#define PPE_PROCESSMB_VC1_FIELDTX_FIELD                 _MK_FIELD_CONST(0x1, PPE_PROCESSMB_VC1_FIELDTX_SHIFT)
#define PPE_PROCESSMB_VC1_FIELDTX_RANGE                 _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(14)
#define PPE_PROCESSMB_VC1_FIELDTX_ROW                   0
#define PPE_PROCESSMB_VC1_FIELDTX_FRAME_TX                      _MK_ENUM_CONST(0)
#define PPE_PROCESSMB_VC1_FIELDTX_FIELD_TX                      _MK_ENUM_CONST(1)

#define PPE_PROCESSMB_VC1_X_MB_POS_SHIFT                        _MK_SHIFT_CONST(7)
#define PPE_PROCESSMB_VC1_X_MB_POS_FIELD                        _MK_FIELD_CONST(0x7f, PPE_PROCESSMB_VC1_X_MB_POS_SHIFT)
#define PPE_PROCESSMB_VC1_X_MB_POS_RANGE                        _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(7)
#define PPE_PROCESSMB_VC1_X_MB_POS_ROW                  0

#define PPE_PROCESSMB_VC1_Y_MB_POS_SHIFT                        _MK_SHIFT_CONST(0)
#define PPE_PROCESSMB_VC1_Y_MB_POS_FIELD                        _MK_FIELD_CONST(0x7f, PPE_PROCESSMB_VC1_Y_MB_POS_SHIFT)
#define PPE_PROCESSMB_VC1_Y_MB_POS_RANGE                        _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define PPE_PROCESSMB_VC1_Y_MB_POS_ROW                  0


// Packet PPE_PROCESSMB_VP8
#define PPE_PROCESSMB_VP8_SIZE 32

#define PPE_PROCESSMB_VP8_OPCODE_SHIFT                  _MK_SHIFT_CONST(28)
#define PPE_PROCESSMB_VP8_OPCODE_FIELD                  _MK_FIELD_CONST(0xf, PPE_PROCESSMB_VP8_OPCODE_SHIFT)
#define PPE_PROCESSMB_VP8_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define PPE_PROCESSMB_VP8_OPCODE_ROW                    0
#define PPE_PROCESSMB_VP8_OPCODE_PROCESSMB                      _MK_ENUM_CONST(3)

#define PPE_PROCESSMB_VP8_SUBBLOCK_FILTER_DISABLE_SHIFT                 _MK_SHIFT_CONST(25)
#define PPE_PROCESSMB_VP8_SUBBLOCK_FILTER_DISABLE_FIELD                 _MK_FIELD_CONST(0x1, PPE_PROCESSMB_VP8_SUBBLOCK_FILTER_DISABLE_SHIFT)
#define PPE_PROCESSMB_VP8_SUBBLOCK_FILTER_DISABLE_RANGE                 _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define PPE_PROCESSMB_VP8_SUBBLOCK_FILTER_DISABLE_ROW                   0

#define PPE_PROCESSMB_VP8_LOOP_FILTER_LEVEL_SHIFT                       _MK_SHIFT_CONST(19)
#define PPE_PROCESSMB_VP8_LOOP_FILTER_LEVEL_FIELD                       _MK_FIELD_CONST(0x3f, PPE_PROCESSMB_VP8_LOOP_FILTER_LEVEL_SHIFT)
#define PPE_PROCESSMB_VP8_LOOP_FILTER_LEVEL_RANGE                       _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(19)
#define PPE_PROCESSMB_VP8_LOOP_FILTER_LEVEL_ROW                 0

#define PPE_PROCESSMB_VP8_SYNC_ROW_SHIFT                        _MK_SHIFT_CONST(18)
#define PPE_PROCESSMB_VP8_SYNC_ROW_FIELD                        _MK_FIELD_CONST(0x1, PPE_PROCESSMB_VP8_SYNC_ROW_SHIFT)
#define PPE_PROCESSMB_VP8_SYNC_ROW_RANGE                        _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define PPE_PROCESSMB_VP8_SYNC_ROW_ROW                  0

#define PPE_PROCESSMB_VP8_SYNC_SHIFT                    _MK_SHIFT_CONST(17)
#define PPE_PROCESSMB_VP8_SYNC_FIELD                    _MK_FIELD_CONST(0x1, PPE_PROCESSMB_VP8_SYNC_SHIFT)
#define PPE_PROCESSMB_VP8_SYNC_RANGE                    _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(17)
#define PPE_PROCESSMB_VP8_SYNC_ROW                      0

#define PPE_PROCESSMB_VP8_X_MB_POS_SHIFT                        _MK_SHIFT_CONST(7)
#define PPE_PROCESSMB_VP8_X_MB_POS_FIELD                        _MK_FIELD_CONST(0x7f, PPE_PROCESSMB_VP8_X_MB_POS_SHIFT)
#define PPE_PROCESSMB_VP8_X_MB_POS_RANGE                        _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(7)
#define PPE_PROCESSMB_VP8_X_MB_POS_ROW                  0

#define PPE_PROCESSMB_VP8_Y_MB_POS_SHIFT                        _MK_SHIFT_CONST(0)
#define PPE_PROCESSMB_VP8_Y_MB_POS_FIELD                        _MK_FIELD_CONST(0x7f, PPE_PROCESSMB_VP8_Y_MB_POS_SHIFT)
#define PPE_PROCESSMB_VP8_Y_MB_POS_RANGE                        _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define PPE_PROCESSMB_VP8_Y_MB_POS_ROW                  0


// Packet PPE_VBNDRYLO_H264
#define PPE_VBNDRYLO_H264_SIZE 32

#define PPE_VBNDRYLO_H264_OPCODE_SHIFT                  _MK_SHIFT_CONST(28)
#define PPE_VBNDRYLO_H264_OPCODE_FIELD                  _MK_FIELD_CONST(0xf, PPE_VBNDRYLO_H264_OPCODE_SHIFT)
#define PPE_VBNDRYLO_H264_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define PPE_VBNDRYLO_H264_OPCODE_ROW                    0
#define PPE_VBNDRYLO_H264_OPCODE_VBNDRYLO                       _MK_ENUM_CONST(5)

#define PPE_VBNDRYLO_H264_QP_A_BOT_0_SHIFT                      _MK_SHIFT_CONST(24)
#define PPE_VBNDRYLO_H264_QP_A_BOT_0_FIELD                      _MK_FIELD_CONST(0xf, PPE_VBNDRYLO_H264_QP_A_BOT_0_SHIFT)
#define PPE_VBNDRYLO_H264_QP_A_BOT_0_RANGE                      _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(24)
#define PPE_VBNDRYLO_H264_QP_A_BOT_0_ROW                        0

#define PPE_VBNDRYLO_H264_QP_A_SHIFT                    _MK_SHIFT_CONST(16)
#define PPE_VBNDRYLO_H264_QP_A_FIELD                    _MK_FIELD_CONST(0xff, PPE_VBNDRYLO_H264_QP_A_SHIFT)
#define PPE_VBNDRYLO_H264_QP_A_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define PPE_VBNDRYLO_H264_QP_A_ROW                      0

#define PPE_VBNDRYLO_H264_BLK_11_SHIFT                  _MK_SHIFT_CONST(14)
#define PPE_VBNDRYLO_H264_BLK_11_FIELD                  _MK_FIELD_CONST(0x3, PPE_VBNDRYLO_H264_BLK_11_SHIFT)
#define PPE_VBNDRYLO_H264_BLK_11_RANGE                  _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(14)
#define PPE_VBNDRYLO_H264_BLK_11_ROW                    0

#define PPE_VBNDRYLO_H264_BLK_9_SHIFT                   _MK_SHIFT_CONST(12)
#define PPE_VBNDRYLO_H264_BLK_9_FIELD                   _MK_FIELD_CONST(0x3, PPE_VBNDRYLO_H264_BLK_9_SHIFT)
#define PPE_VBNDRYLO_H264_BLK_9_RANGE                   _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(12)
#define PPE_VBNDRYLO_H264_BLK_9_ROW                     0

#define PPE_VBNDRYLO_H264_BLK_3_SHIFT                   _MK_SHIFT_CONST(10)
#define PPE_VBNDRYLO_H264_BLK_3_FIELD                   _MK_FIELD_CONST(0x3, PPE_VBNDRYLO_H264_BLK_3_SHIFT)
#define PPE_VBNDRYLO_H264_BLK_3_RANGE                   _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(10)
#define PPE_VBNDRYLO_H264_BLK_3_ROW                     0

#define PPE_VBNDRYLO_H264_BLK_1_SHIFT                   _MK_SHIFT_CONST(8)
#define PPE_VBNDRYLO_H264_BLK_1_FIELD                   _MK_FIELD_CONST(0x3, PPE_VBNDRYLO_H264_BLK_1_SHIFT)
#define PPE_VBNDRYLO_H264_BLK_1_RANGE                   _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(8)
#define PPE_VBNDRYLO_H264_BLK_1_ROW                     0

#define PPE_VBNDRYLO_H264_BLK_10_SHIFT                  _MK_SHIFT_CONST(6)
#define PPE_VBNDRYLO_H264_BLK_10_FIELD                  _MK_FIELD_CONST(0x3, PPE_VBNDRYLO_H264_BLK_10_SHIFT)
#define PPE_VBNDRYLO_H264_BLK_10_RANGE                  _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(6)
#define PPE_VBNDRYLO_H264_BLK_10_ROW                    0

#define PPE_VBNDRYLO_H264_BLK_8_SHIFT                   _MK_SHIFT_CONST(4)
#define PPE_VBNDRYLO_H264_BLK_8_FIELD                   _MK_FIELD_CONST(0x3, PPE_VBNDRYLO_H264_BLK_8_SHIFT)
#define PPE_VBNDRYLO_H264_BLK_8_RANGE                   _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(4)
#define PPE_VBNDRYLO_H264_BLK_8_ROW                     0

#define PPE_VBNDRYLO_H264_BLK_2_SHIFT                   _MK_SHIFT_CONST(2)
#define PPE_VBNDRYLO_H264_BLK_2_FIELD                   _MK_FIELD_CONST(0x3, PPE_VBNDRYLO_H264_BLK_2_SHIFT)
#define PPE_VBNDRYLO_H264_BLK_2_RANGE                   _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(2)
#define PPE_VBNDRYLO_H264_BLK_2_ROW                     0

#define PPE_VBNDRYLO_H264_BLK_0_SHIFT                   _MK_SHIFT_CONST(0)
#define PPE_VBNDRYLO_H264_BLK_0_FIELD                   _MK_FIELD_CONST(0x3, PPE_VBNDRYLO_H264_BLK_0_SHIFT)
#define PPE_VBNDRYLO_H264_BLK_0_RANGE                   _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define PPE_VBNDRYLO_H264_BLK_0_ROW                     0


// Packet PPE_VBNDRYHI_H264
#define PPE_VBNDRYHI_H264_SIZE 32

#define PPE_VBNDRYHI_H264_OPCODE_SHIFT                  _MK_SHIFT_CONST(28)
#define PPE_VBNDRYHI_H264_OPCODE_FIELD                  _MK_FIELD_CONST(0xf, PPE_VBNDRYHI_H264_OPCODE_SHIFT)
#define PPE_VBNDRYHI_H264_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define PPE_VBNDRYHI_H264_OPCODE_ROW                    0
#define PPE_VBNDRYHI_H264_OPCODE_VBNDRYHI                       _MK_ENUM_CONST(6)

#define PPE_VBNDRYHI_H264_QP_A_BOT_1_SHIFT                      _MK_SHIFT_CONST(24)
#define PPE_VBNDRYHI_H264_QP_A_BOT_1_FIELD                      _MK_FIELD_CONST(0xf, PPE_VBNDRYHI_H264_QP_A_BOT_1_SHIFT)
#define PPE_VBNDRYHI_H264_QP_A_BOT_1_RANGE                      _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(24)
#define PPE_VBNDRYHI_H264_QP_A_BOT_1_ROW                        0

#define PPE_VBNDRYHI_H264_BLK_10_2ND_SHIFT                      _MK_SHIFT_CONST(22)
#define PPE_VBNDRYHI_H264_BLK_10_2ND_FIELD                      _MK_FIELD_CONST(0x3, PPE_VBNDRYHI_H264_BLK_10_2ND_SHIFT)
#define PPE_VBNDRYHI_H264_BLK_10_2ND_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(22)
#define PPE_VBNDRYHI_H264_BLK_10_2ND_ROW                        0

#define PPE_VBNDRYHI_H264_BLK_8_2ND_SHIFT                       _MK_SHIFT_CONST(20)
#define PPE_VBNDRYHI_H264_BLK_8_2ND_FIELD                       _MK_FIELD_CONST(0x3, PPE_VBNDRYHI_H264_BLK_8_2ND_SHIFT)
#define PPE_VBNDRYHI_H264_BLK_8_2ND_RANGE                       _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(20)
#define PPE_VBNDRYHI_H264_BLK_8_2ND_ROW                 0

#define PPE_VBNDRYHI_H264_BLK_2_2ND_SHIFT                       _MK_SHIFT_CONST(18)
#define PPE_VBNDRYHI_H264_BLK_2_2ND_FIELD                       _MK_FIELD_CONST(0x3, PPE_VBNDRYHI_H264_BLK_2_2ND_SHIFT)
#define PPE_VBNDRYHI_H264_BLK_2_2ND_RANGE                       _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(18)
#define PPE_VBNDRYHI_H264_BLK_2_2ND_ROW                 0

#define PPE_VBNDRYHI_H264_BLK_0_2ND_SHIFT                       _MK_SHIFT_CONST(16)
#define PPE_VBNDRYHI_H264_BLK_0_2ND_FIELD                       _MK_FIELD_CONST(0x3, PPE_VBNDRYHI_H264_BLK_0_2ND_SHIFT)
#define PPE_VBNDRYHI_H264_BLK_0_2ND_RANGE                       _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(16)
#define PPE_VBNDRYHI_H264_BLK_0_2ND_ROW                 0

#define PPE_VBNDRYHI_H264_BLK_15_SHIFT                  _MK_SHIFT_CONST(14)
#define PPE_VBNDRYHI_H264_BLK_15_FIELD                  _MK_FIELD_CONST(0x3, PPE_VBNDRYHI_H264_BLK_15_SHIFT)
#define PPE_VBNDRYHI_H264_BLK_15_RANGE                  _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(14)
#define PPE_VBNDRYHI_H264_BLK_15_ROW                    0

#define PPE_VBNDRYHI_H264_BLK_13_SHIFT                  _MK_SHIFT_CONST(12)
#define PPE_VBNDRYHI_H264_BLK_13_FIELD                  _MK_FIELD_CONST(0x3, PPE_VBNDRYHI_H264_BLK_13_SHIFT)
#define PPE_VBNDRYHI_H264_BLK_13_RANGE                  _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(12)
#define PPE_VBNDRYHI_H264_BLK_13_ROW                    0

#define PPE_VBNDRYHI_H264_BLK_7_SHIFT                   _MK_SHIFT_CONST(10)
#define PPE_VBNDRYHI_H264_BLK_7_FIELD                   _MK_FIELD_CONST(0x3, PPE_VBNDRYHI_H264_BLK_7_SHIFT)
#define PPE_VBNDRYHI_H264_BLK_7_RANGE                   _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(10)
#define PPE_VBNDRYHI_H264_BLK_7_ROW                     0

#define PPE_VBNDRYHI_H264_BLK_5_SHIFT                   _MK_SHIFT_CONST(8)
#define PPE_VBNDRYHI_H264_BLK_5_FIELD                   _MK_FIELD_CONST(0x3, PPE_VBNDRYHI_H264_BLK_5_SHIFT)
#define PPE_VBNDRYHI_H264_BLK_5_RANGE                   _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(8)
#define PPE_VBNDRYHI_H264_BLK_5_ROW                     0

#define PPE_VBNDRYHI_H264_BLK_14_SHIFT                  _MK_SHIFT_CONST(6)
#define PPE_VBNDRYHI_H264_BLK_14_FIELD                  _MK_FIELD_CONST(0x3, PPE_VBNDRYHI_H264_BLK_14_SHIFT)
#define PPE_VBNDRYHI_H264_BLK_14_RANGE                  _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(6)
#define PPE_VBNDRYHI_H264_BLK_14_ROW                    0

#define PPE_VBNDRYHI_H264_BLK_12_SHIFT                  _MK_SHIFT_CONST(4)
#define PPE_VBNDRYHI_H264_BLK_12_FIELD                  _MK_FIELD_CONST(0x3, PPE_VBNDRYHI_H264_BLK_12_SHIFT)
#define PPE_VBNDRYHI_H264_BLK_12_RANGE                  _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(4)
#define PPE_VBNDRYHI_H264_BLK_12_ROW                    0

#define PPE_VBNDRYHI_H264_BLK_6_SHIFT                   _MK_SHIFT_CONST(2)
#define PPE_VBNDRYHI_H264_BLK_6_FIELD                   _MK_FIELD_CONST(0x3, PPE_VBNDRYHI_H264_BLK_6_SHIFT)
#define PPE_VBNDRYHI_H264_BLK_6_RANGE                   _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(2)
#define PPE_VBNDRYHI_H264_BLK_6_ROW                     0

#define PPE_VBNDRYHI_H264_BLK_4_SHIFT                   _MK_SHIFT_CONST(0)
#define PPE_VBNDRYHI_H264_BLK_4_FIELD                   _MK_FIELD_CONST(0x3, PPE_VBNDRYHI_H264_BLK_4_SHIFT)
#define PPE_VBNDRYHI_H264_BLK_4_RANGE                   _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define PPE_VBNDRYHI_H264_BLK_4_ROW                     0


// Packet PPE_HBNDRYLO_H264
#define PPE_HBNDRYLO_H264_SIZE 32

#define PPE_HBNDRYLO_H264_OPCODE_SHIFT                  _MK_SHIFT_CONST(28)
#define PPE_HBNDRYLO_H264_OPCODE_FIELD                  _MK_FIELD_CONST(0xf, PPE_HBNDRYLO_H264_OPCODE_SHIFT)
#define PPE_HBNDRYLO_H264_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define PPE_HBNDRYLO_H264_OPCODE_ROW                    0
#define PPE_HBNDRYLO_H264_OPCODE_HBNDRYLO                       _MK_ENUM_CONST(7)

#define PPE_HBNDRYLO_H264_QP_B_BOT_0_SHIFT                      _MK_SHIFT_CONST(24)
#define PPE_HBNDRYLO_H264_QP_B_BOT_0_FIELD                      _MK_FIELD_CONST(0xf, PPE_HBNDRYLO_H264_QP_B_BOT_0_SHIFT)
#define PPE_HBNDRYLO_H264_QP_B_BOT_0_RANGE                      _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(24)
#define PPE_HBNDRYLO_H264_QP_B_BOT_0_ROW                        0

#define PPE_HBNDRYLO_H264_QP_B_SHIFT                    _MK_SHIFT_CONST(16)
#define PPE_HBNDRYLO_H264_QP_B_FIELD                    _MK_FIELD_CONST(0xff, PPE_HBNDRYLO_H264_QP_B_SHIFT)
#define PPE_HBNDRYLO_H264_QP_B_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define PPE_HBNDRYLO_H264_QP_B_ROW                      0

#define PPE_HBNDRYLO_H264_BLK_7_SHIFT                   _MK_SHIFT_CONST(14)
#define PPE_HBNDRYLO_H264_BLK_7_FIELD                   _MK_FIELD_CONST(0x3, PPE_HBNDRYLO_H264_BLK_7_SHIFT)
#define PPE_HBNDRYLO_H264_BLK_7_RANGE                   _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(14)
#define PPE_HBNDRYLO_H264_BLK_7_ROW                     0

#define PPE_HBNDRYLO_H264_BLK_6_SHIFT                   _MK_SHIFT_CONST(12)
#define PPE_HBNDRYLO_H264_BLK_6_FIELD                   _MK_FIELD_CONST(0x3, PPE_HBNDRYLO_H264_BLK_6_SHIFT)
#define PPE_HBNDRYLO_H264_BLK_6_RANGE                   _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(12)
#define PPE_HBNDRYLO_H264_BLK_6_ROW                     0

#define PPE_HBNDRYLO_H264_BLK_3_SHIFT                   _MK_SHIFT_CONST(10)
#define PPE_HBNDRYLO_H264_BLK_3_FIELD                   _MK_FIELD_CONST(0x3, PPE_HBNDRYLO_H264_BLK_3_SHIFT)
#define PPE_HBNDRYLO_H264_BLK_3_RANGE                   _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(10)
#define PPE_HBNDRYLO_H264_BLK_3_ROW                     0

#define PPE_HBNDRYLO_H264_BLK_2_SHIFT                   _MK_SHIFT_CONST(8)
#define PPE_HBNDRYLO_H264_BLK_2_FIELD                   _MK_FIELD_CONST(0x3, PPE_HBNDRYLO_H264_BLK_2_SHIFT)
#define PPE_HBNDRYLO_H264_BLK_2_RANGE                   _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(8)
#define PPE_HBNDRYLO_H264_BLK_2_ROW                     0

#define PPE_HBNDRYLO_H264_BLK_5_SHIFT                   _MK_SHIFT_CONST(6)
#define PPE_HBNDRYLO_H264_BLK_5_FIELD                   _MK_FIELD_CONST(0x3, PPE_HBNDRYLO_H264_BLK_5_SHIFT)
#define PPE_HBNDRYLO_H264_BLK_5_RANGE                   _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(6)
#define PPE_HBNDRYLO_H264_BLK_5_ROW                     0

#define PPE_HBNDRYLO_H264_BLK_4_SHIFT                   _MK_SHIFT_CONST(4)
#define PPE_HBNDRYLO_H264_BLK_4_FIELD                   _MK_FIELD_CONST(0x3, PPE_HBNDRYLO_H264_BLK_4_SHIFT)
#define PPE_HBNDRYLO_H264_BLK_4_RANGE                   _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(4)
#define PPE_HBNDRYLO_H264_BLK_4_ROW                     0

#define PPE_HBNDRYLO_H264_BLK_1_SHIFT                   _MK_SHIFT_CONST(2)
#define PPE_HBNDRYLO_H264_BLK_1_FIELD                   _MK_FIELD_CONST(0x3, PPE_HBNDRYLO_H264_BLK_1_SHIFT)
#define PPE_HBNDRYLO_H264_BLK_1_RANGE                   _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(2)
#define PPE_HBNDRYLO_H264_BLK_1_ROW                     0

#define PPE_HBNDRYLO_H264_BLK_0_SHIFT                   _MK_SHIFT_CONST(0)
#define PPE_HBNDRYLO_H264_BLK_0_FIELD                   _MK_FIELD_CONST(0x3, PPE_HBNDRYLO_H264_BLK_0_SHIFT)
#define PPE_HBNDRYLO_H264_BLK_0_RANGE                   _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define PPE_HBNDRYLO_H264_BLK_0_ROW                     0


// Packet PPE_HBNDRYHI_H264
#define PPE_HBNDRYHI_H264_SIZE 32

#define PPE_HBNDRYHI_H264_OPCODE_SHIFT                  _MK_SHIFT_CONST(28)
#define PPE_HBNDRYHI_H264_OPCODE_FIELD                  _MK_FIELD_CONST(0xf, PPE_HBNDRYHI_H264_OPCODE_SHIFT)
#define PPE_HBNDRYHI_H264_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define PPE_HBNDRYHI_H264_OPCODE_ROW                    0
#define PPE_HBNDRYHI_H264_OPCODE_HBNDRYHI                       _MK_ENUM_CONST(8)

#define PPE_HBNDRYHI_H264_QP_B_BOT_1_SHIFT                      _MK_SHIFT_CONST(24)
#define PPE_HBNDRYHI_H264_QP_B_BOT_1_FIELD                      _MK_FIELD_CONST(0xf, PPE_HBNDRYHI_H264_QP_B_BOT_1_SHIFT)
#define PPE_HBNDRYHI_H264_QP_B_BOT_1_RANGE                      _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(24)
#define PPE_HBNDRYHI_H264_QP_B_BOT_1_ROW                        0

#define PPE_HBNDRYHI_H264_BLK_5_BOT_SHIFT                       _MK_SHIFT_CONST(22)
#define PPE_HBNDRYHI_H264_BLK_5_BOT_FIELD                       _MK_FIELD_CONST(0x3, PPE_HBNDRYHI_H264_BLK_5_BOT_SHIFT)
#define PPE_HBNDRYHI_H264_BLK_5_BOT_RANGE                       _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(22)
#define PPE_HBNDRYHI_H264_BLK_5_BOT_ROW                 0

#define PPE_HBNDRYHI_H264_BLK_4_BOT_SHIFT                       _MK_SHIFT_CONST(20)
#define PPE_HBNDRYHI_H264_BLK_4_BOT_FIELD                       _MK_FIELD_CONST(0x3, PPE_HBNDRYHI_H264_BLK_4_BOT_SHIFT)
#define PPE_HBNDRYHI_H264_BLK_4_BOT_RANGE                       _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(20)
#define PPE_HBNDRYHI_H264_BLK_4_BOT_ROW                 0

#define PPE_HBNDRYHI_H264_BLK_1_BOT_SHIFT                       _MK_SHIFT_CONST(18)
#define PPE_HBNDRYHI_H264_BLK_1_BOT_FIELD                       _MK_FIELD_CONST(0x3, PPE_HBNDRYHI_H264_BLK_1_BOT_SHIFT)
#define PPE_HBNDRYHI_H264_BLK_1_BOT_RANGE                       _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(18)
#define PPE_HBNDRYHI_H264_BLK_1_BOT_ROW                 0

#define PPE_HBNDRYHI_H264_BLK_0_BOT_SHIFT                       _MK_SHIFT_CONST(16)
#define PPE_HBNDRYHI_H264_BLK_0_BOT_FIELD                       _MK_FIELD_CONST(0x3, PPE_HBNDRYHI_H264_BLK_0_BOT_SHIFT)
#define PPE_HBNDRYHI_H264_BLK_0_BOT_RANGE                       _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(16)
#define PPE_HBNDRYHI_H264_BLK_0_BOT_ROW                 0

#define PPE_HBNDRYHI_H264_BLK_15_SHIFT                  _MK_SHIFT_CONST(14)
#define PPE_HBNDRYHI_H264_BLK_15_FIELD                  _MK_FIELD_CONST(0x3, PPE_HBNDRYHI_H264_BLK_15_SHIFT)
#define PPE_HBNDRYHI_H264_BLK_15_RANGE                  _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(14)
#define PPE_HBNDRYHI_H264_BLK_15_ROW                    0

#define PPE_HBNDRYHI_H264_BLK_14_SHIFT                  _MK_SHIFT_CONST(12)
#define PPE_HBNDRYHI_H264_BLK_14_FIELD                  _MK_FIELD_CONST(0x3, PPE_HBNDRYHI_H264_BLK_14_SHIFT)
#define PPE_HBNDRYHI_H264_BLK_14_RANGE                  _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(12)
#define PPE_HBNDRYHI_H264_BLK_14_ROW                    0

#define PPE_HBNDRYHI_H264_BLK_11_SHIFT                  _MK_SHIFT_CONST(10)
#define PPE_HBNDRYHI_H264_BLK_11_FIELD                  _MK_FIELD_CONST(0x3, PPE_HBNDRYHI_H264_BLK_11_SHIFT)
#define PPE_HBNDRYHI_H264_BLK_11_RANGE                  _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(10)
#define PPE_HBNDRYHI_H264_BLK_11_ROW                    0

#define PPE_HBNDRYHI_H264_BLK_10_SHIFT                  _MK_SHIFT_CONST(8)
#define PPE_HBNDRYHI_H264_BLK_10_FIELD                  _MK_FIELD_CONST(0x3, PPE_HBNDRYHI_H264_BLK_10_SHIFT)
#define PPE_HBNDRYHI_H264_BLK_10_RANGE                  _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(8)
#define PPE_HBNDRYHI_H264_BLK_10_ROW                    0

#define PPE_HBNDRYHI_H264_BLK_13_SHIFT                  _MK_SHIFT_CONST(6)
#define PPE_HBNDRYHI_H264_BLK_13_FIELD                  _MK_FIELD_CONST(0x3, PPE_HBNDRYHI_H264_BLK_13_SHIFT)
#define PPE_HBNDRYHI_H264_BLK_13_RANGE                  _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(6)
#define PPE_HBNDRYHI_H264_BLK_13_ROW                    0

#define PPE_HBNDRYHI_H264_BLK_12_SHIFT                  _MK_SHIFT_CONST(4)
#define PPE_HBNDRYHI_H264_BLK_12_FIELD                  _MK_FIELD_CONST(0x3, PPE_HBNDRYHI_H264_BLK_12_SHIFT)
#define PPE_HBNDRYHI_H264_BLK_12_RANGE                  _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(4)
#define PPE_HBNDRYHI_H264_BLK_12_ROW                    0

#define PPE_HBNDRYHI_H264_BLK_9_SHIFT                   _MK_SHIFT_CONST(2)
#define PPE_HBNDRYHI_H264_BLK_9_FIELD                   _MK_FIELD_CONST(0x3, PPE_HBNDRYHI_H264_BLK_9_SHIFT)
#define PPE_HBNDRYHI_H264_BLK_9_RANGE                   _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(2)
#define PPE_HBNDRYHI_H264_BLK_9_ROW                     0

#define PPE_HBNDRYHI_H264_BLK_8_SHIFT                   _MK_SHIFT_CONST(0)
#define PPE_HBNDRYHI_H264_BLK_8_FIELD                   _MK_FIELD_CONST(0x3, PPE_HBNDRYHI_H264_BLK_8_SHIFT)
#define PPE_HBNDRYHI_H264_BLK_8_RANGE                   _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define PPE_HBNDRYHI_H264_BLK_8_ROW                     0


// Packet PPE_VBNDRY_VC1
#define PPE_VBNDRY_VC1_SIZE 32

#define PPE_VBNDRY_VC1_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define PPE_VBNDRY_VC1_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, PPE_VBNDRY_VC1_OPCODE_SHIFT)
#define PPE_VBNDRY_VC1_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define PPE_VBNDRY_VC1_OPCODE_ROW                       0
#define PPE_VBNDRY_VC1_OPCODE_VBNDRY                    _MK_ENUM_CONST(5)

#define PPE_VBNDRY_VC1_BLK_23_SHIFT                     _MK_SHIFT_CONST(23)
#define PPE_VBNDRY_VC1_BLK_23_FIELD                     _MK_FIELD_CONST(0x1, PPE_VBNDRY_VC1_BLK_23_SHIFT)
#define PPE_VBNDRY_VC1_BLK_23_RANGE                     _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define PPE_VBNDRY_VC1_BLK_23_ROW                       0

#define PPE_VBNDRY_VC1_BLK_21_SHIFT                     _MK_SHIFT_CONST(22)
#define PPE_VBNDRY_VC1_BLK_21_FIELD                     _MK_FIELD_CONST(0x1, PPE_VBNDRY_VC1_BLK_21_SHIFT)
#define PPE_VBNDRY_VC1_BLK_21_RANGE                     _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define PPE_VBNDRY_VC1_BLK_21_ROW                       0

#define PPE_VBNDRY_VC1_BLK_22_SHIFT                     _MK_SHIFT_CONST(21)
#define PPE_VBNDRY_VC1_BLK_22_FIELD                     _MK_FIELD_CONST(0x1, PPE_VBNDRY_VC1_BLK_22_SHIFT)
#define PPE_VBNDRY_VC1_BLK_22_RANGE                     _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define PPE_VBNDRY_VC1_BLK_22_ROW                       0

#define PPE_VBNDRY_VC1_BLK_20_SHIFT                     _MK_SHIFT_CONST(20)
#define PPE_VBNDRY_VC1_BLK_20_FIELD                     _MK_FIELD_CONST(0x1, PPE_VBNDRY_VC1_BLK_20_SHIFT)
#define PPE_VBNDRY_VC1_BLK_20_RANGE                     _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define PPE_VBNDRY_VC1_BLK_20_ROW                       0

#define PPE_VBNDRY_VC1_BLK_19_SHIFT                     _MK_SHIFT_CONST(19)
#define PPE_VBNDRY_VC1_BLK_19_FIELD                     _MK_FIELD_CONST(0x1, PPE_VBNDRY_VC1_BLK_19_SHIFT)
#define PPE_VBNDRY_VC1_BLK_19_RANGE                     _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define PPE_VBNDRY_VC1_BLK_19_ROW                       0

#define PPE_VBNDRY_VC1_BLK_17_SHIFT                     _MK_SHIFT_CONST(18)
#define PPE_VBNDRY_VC1_BLK_17_FIELD                     _MK_FIELD_CONST(0x1, PPE_VBNDRY_VC1_BLK_17_SHIFT)
#define PPE_VBNDRY_VC1_BLK_17_RANGE                     _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define PPE_VBNDRY_VC1_BLK_17_ROW                       0

#define PPE_VBNDRY_VC1_BLK_18_SHIFT                     _MK_SHIFT_CONST(17)
#define PPE_VBNDRY_VC1_BLK_18_FIELD                     _MK_FIELD_CONST(0x1, PPE_VBNDRY_VC1_BLK_18_SHIFT)
#define PPE_VBNDRY_VC1_BLK_18_RANGE                     _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(17)
#define PPE_VBNDRY_VC1_BLK_18_ROW                       0

#define PPE_VBNDRY_VC1_BLK_16_SHIFT                     _MK_SHIFT_CONST(16)
#define PPE_VBNDRY_VC1_BLK_16_FIELD                     _MK_FIELD_CONST(0x1, PPE_VBNDRY_VC1_BLK_16_SHIFT)
#define PPE_VBNDRY_VC1_BLK_16_RANGE                     _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define PPE_VBNDRY_VC1_BLK_16_ROW                       0

#define PPE_VBNDRY_VC1_BLK_15_SHIFT                     _MK_SHIFT_CONST(15)
#define PPE_VBNDRY_VC1_BLK_15_FIELD                     _MK_FIELD_CONST(0x1, PPE_VBNDRY_VC1_BLK_15_SHIFT)
#define PPE_VBNDRY_VC1_BLK_15_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define PPE_VBNDRY_VC1_BLK_15_ROW                       0

#define PPE_VBNDRY_VC1_BLK_13_SHIFT                     _MK_SHIFT_CONST(14)
#define PPE_VBNDRY_VC1_BLK_13_FIELD                     _MK_FIELD_CONST(0x1, PPE_VBNDRY_VC1_BLK_13_SHIFT)
#define PPE_VBNDRY_VC1_BLK_13_RANGE                     _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(14)
#define PPE_VBNDRY_VC1_BLK_13_ROW                       0

#define PPE_VBNDRY_VC1_BLK_7_SHIFT                      _MK_SHIFT_CONST(13)
#define PPE_VBNDRY_VC1_BLK_7_FIELD                      _MK_FIELD_CONST(0x1, PPE_VBNDRY_VC1_BLK_7_SHIFT)
#define PPE_VBNDRY_VC1_BLK_7_RANGE                      _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(13)
#define PPE_VBNDRY_VC1_BLK_7_ROW                        0

#define PPE_VBNDRY_VC1_BLK_5_SHIFT                      _MK_SHIFT_CONST(12)
#define PPE_VBNDRY_VC1_BLK_5_FIELD                      _MK_FIELD_CONST(0x1, PPE_VBNDRY_VC1_BLK_5_SHIFT)
#define PPE_VBNDRY_VC1_BLK_5_RANGE                      _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(12)
#define PPE_VBNDRY_VC1_BLK_5_ROW                        0

#define PPE_VBNDRY_VC1_BLK_14_SHIFT                     _MK_SHIFT_CONST(11)
#define PPE_VBNDRY_VC1_BLK_14_FIELD                     _MK_FIELD_CONST(0x1, PPE_VBNDRY_VC1_BLK_14_SHIFT)
#define PPE_VBNDRY_VC1_BLK_14_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(11)
#define PPE_VBNDRY_VC1_BLK_14_ROW                       0

#define PPE_VBNDRY_VC1_BLK_12_SHIFT                     _MK_SHIFT_CONST(10)
#define PPE_VBNDRY_VC1_BLK_12_FIELD                     _MK_FIELD_CONST(0x1, PPE_VBNDRY_VC1_BLK_12_SHIFT)
#define PPE_VBNDRY_VC1_BLK_12_RANGE                     _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(10)
#define PPE_VBNDRY_VC1_BLK_12_ROW                       0

#define PPE_VBNDRY_VC1_BLK_6_SHIFT                      _MK_SHIFT_CONST(9)
#define PPE_VBNDRY_VC1_BLK_6_FIELD                      _MK_FIELD_CONST(0x1, PPE_VBNDRY_VC1_BLK_6_SHIFT)
#define PPE_VBNDRY_VC1_BLK_6_RANGE                      _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define PPE_VBNDRY_VC1_BLK_6_ROW                        0

#define PPE_VBNDRY_VC1_BLK_4_SHIFT                      _MK_SHIFT_CONST(8)
#define PPE_VBNDRY_VC1_BLK_4_FIELD                      _MK_FIELD_CONST(0x1, PPE_VBNDRY_VC1_BLK_4_SHIFT)
#define PPE_VBNDRY_VC1_BLK_4_RANGE                      _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define PPE_VBNDRY_VC1_BLK_4_ROW                        0

#define PPE_VBNDRY_VC1_BLK_11_SHIFT                     _MK_SHIFT_CONST(7)
#define PPE_VBNDRY_VC1_BLK_11_FIELD                     _MK_FIELD_CONST(0x1, PPE_VBNDRY_VC1_BLK_11_SHIFT)
#define PPE_VBNDRY_VC1_BLK_11_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define PPE_VBNDRY_VC1_BLK_11_ROW                       0

#define PPE_VBNDRY_VC1_BLK_9_SHIFT                      _MK_SHIFT_CONST(6)
#define PPE_VBNDRY_VC1_BLK_9_FIELD                      _MK_FIELD_CONST(0x1, PPE_VBNDRY_VC1_BLK_9_SHIFT)
#define PPE_VBNDRY_VC1_BLK_9_RANGE                      _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define PPE_VBNDRY_VC1_BLK_9_ROW                        0

#define PPE_VBNDRY_VC1_BLK_3_SHIFT                      _MK_SHIFT_CONST(5)
#define PPE_VBNDRY_VC1_BLK_3_FIELD                      _MK_FIELD_CONST(0x1, PPE_VBNDRY_VC1_BLK_3_SHIFT)
#define PPE_VBNDRY_VC1_BLK_3_RANGE                      _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define PPE_VBNDRY_VC1_BLK_3_ROW                        0

#define PPE_VBNDRY_VC1_BLK_1_SHIFT                      _MK_SHIFT_CONST(4)
#define PPE_VBNDRY_VC1_BLK_1_FIELD                      _MK_FIELD_CONST(0x1, PPE_VBNDRY_VC1_BLK_1_SHIFT)
#define PPE_VBNDRY_VC1_BLK_1_RANGE                      _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define PPE_VBNDRY_VC1_BLK_1_ROW                        0

#define PPE_VBNDRY_VC1_BLK_10_SHIFT                     _MK_SHIFT_CONST(3)
#define PPE_VBNDRY_VC1_BLK_10_FIELD                     _MK_FIELD_CONST(0x1, PPE_VBNDRY_VC1_BLK_10_SHIFT)
#define PPE_VBNDRY_VC1_BLK_10_RANGE                     _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define PPE_VBNDRY_VC1_BLK_10_ROW                       0

#define PPE_VBNDRY_VC1_BLK_8_SHIFT                      _MK_SHIFT_CONST(2)
#define PPE_VBNDRY_VC1_BLK_8_FIELD                      _MK_FIELD_CONST(0x1, PPE_VBNDRY_VC1_BLK_8_SHIFT)
#define PPE_VBNDRY_VC1_BLK_8_RANGE                      _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define PPE_VBNDRY_VC1_BLK_8_ROW                        0

#define PPE_VBNDRY_VC1_BLK_2_SHIFT                      _MK_SHIFT_CONST(1)
#define PPE_VBNDRY_VC1_BLK_2_FIELD                      _MK_FIELD_CONST(0x1, PPE_VBNDRY_VC1_BLK_2_SHIFT)
#define PPE_VBNDRY_VC1_BLK_2_RANGE                      _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define PPE_VBNDRY_VC1_BLK_2_ROW                        0

#define PPE_VBNDRY_VC1_BLK_0_SHIFT                      _MK_SHIFT_CONST(0)
#define PPE_VBNDRY_VC1_BLK_0_FIELD                      _MK_FIELD_CONST(0x1, PPE_VBNDRY_VC1_BLK_0_SHIFT)
#define PPE_VBNDRY_VC1_BLK_0_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define PPE_VBNDRY_VC1_BLK_0_ROW                        0


// Packet PPE_HBNDRY_VC1
#define PPE_HBNDRY_VC1_SIZE 32

#define PPE_HBNDRY_VC1_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define PPE_HBNDRY_VC1_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, PPE_HBNDRY_VC1_OPCODE_SHIFT)
#define PPE_HBNDRY_VC1_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define PPE_HBNDRY_VC1_OPCODE_ROW                       0
#define PPE_HBNDRY_VC1_OPCODE_HBNDRY                    _MK_ENUM_CONST(8)

#define PPE_HBNDRY_VC1_BLK_23_SHIFT                     _MK_SHIFT_CONST(23)
#define PPE_HBNDRY_VC1_BLK_23_FIELD                     _MK_FIELD_CONST(0x1, PPE_HBNDRY_VC1_BLK_23_SHIFT)
#define PPE_HBNDRY_VC1_BLK_23_RANGE                     _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define PPE_HBNDRY_VC1_BLK_23_ROW                       0

#define PPE_HBNDRY_VC1_BLK_22_SHIFT                     _MK_SHIFT_CONST(22)
#define PPE_HBNDRY_VC1_BLK_22_FIELD                     _MK_FIELD_CONST(0x1, PPE_HBNDRY_VC1_BLK_22_SHIFT)
#define PPE_HBNDRY_VC1_BLK_22_RANGE                     _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define PPE_HBNDRY_VC1_BLK_22_ROW                       0

#define PPE_HBNDRY_VC1_BLK_21_SHIFT                     _MK_SHIFT_CONST(21)
#define PPE_HBNDRY_VC1_BLK_21_FIELD                     _MK_FIELD_CONST(0x1, PPE_HBNDRY_VC1_BLK_21_SHIFT)
#define PPE_HBNDRY_VC1_BLK_21_RANGE                     _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define PPE_HBNDRY_VC1_BLK_21_ROW                       0

#define PPE_HBNDRY_VC1_BLK_20_SHIFT                     _MK_SHIFT_CONST(20)
#define PPE_HBNDRY_VC1_BLK_20_FIELD                     _MK_FIELD_CONST(0x1, PPE_HBNDRY_VC1_BLK_20_SHIFT)
#define PPE_HBNDRY_VC1_BLK_20_RANGE                     _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define PPE_HBNDRY_VC1_BLK_20_ROW                       0

#define PPE_HBNDRY_VC1_BLK_19_SHIFT                     _MK_SHIFT_CONST(19)
#define PPE_HBNDRY_VC1_BLK_19_FIELD                     _MK_FIELD_CONST(0x1, PPE_HBNDRY_VC1_BLK_19_SHIFT)
#define PPE_HBNDRY_VC1_BLK_19_RANGE                     _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define PPE_HBNDRY_VC1_BLK_19_ROW                       0

#define PPE_HBNDRY_VC1_BLK_18_SHIFT                     _MK_SHIFT_CONST(18)
#define PPE_HBNDRY_VC1_BLK_18_FIELD                     _MK_FIELD_CONST(0x1, PPE_HBNDRY_VC1_BLK_18_SHIFT)
#define PPE_HBNDRY_VC1_BLK_18_RANGE                     _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define PPE_HBNDRY_VC1_BLK_18_ROW                       0

#define PPE_HBNDRY_VC1_BLK_17_SHIFT                     _MK_SHIFT_CONST(17)
#define PPE_HBNDRY_VC1_BLK_17_FIELD                     _MK_FIELD_CONST(0x1, PPE_HBNDRY_VC1_BLK_17_SHIFT)
#define PPE_HBNDRY_VC1_BLK_17_RANGE                     _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(17)
#define PPE_HBNDRY_VC1_BLK_17_ROW                       0

#define PPE_HBNDRY_VC1_BLK_16_SHIFT                     _MK_SHIFT_CONST(16)
#define PPE_HBNDRY_VC1_BLK_16_FIELD                     _MK_FIELD_CONST(0x1, PPE_HBNDRY_VC1_BLK_16_SHIFT)
#define PPE_HBNDRY_VC1_BLK_16_RANGE                     _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define PPE_HBNDRY_VC1_BLK_16_ROW                       0

#define PPE_HBNDRY_VC1_BLK_15_SHIFT                     _MK_SHIFT_CONST(15)
#define PPE_HBNDRY_VC1_BLK_15_FIELD                     _MK_FIELD_CONST(0x1, PPE_HBNDRY_VC1_BLK_15_SHIFT)
#define PPE_HBNDRY_VC1_BLK_15_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define PPE_HBNDRY_VC1_BLK_15_ROW                       0

#define PPE_HBNDRY_VC1_BLK_14_SHIFT                     _MK_SHIFT_CONST(14)
#define PPE_HBNDRY_VC1_BLK_14_FIELD                     _MK_FIELD_CONST(0x1, PPE_HBNDRY_VC1_BLK_14_SHIFT)
#define PPE_HBNDRY_VC1_BLK_14_RANGE                     _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(14)
#define PPE_HBNDRY_VC1_BLK_14_ROW                       0

#define PPE_HBNDRY_VC1_BLK_11_SHIFT                     _MK_SHIFT_CONST(13)
#define PPE_HBNDRY_VC1_BLK_11_FIELD                     _MK_FIELD_CONST(0x1, PPE_HBNDRY_VC1_BLK_11_SHIFT)
#define PPE_HBNDRY_VC1_BLK_11_RANGE                     _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(13)
#define PPE_HBNDRY_VC1_BLK_11_ROW                       0

#define PPE_HBNDRY_VC1_BLK_10_SHIFT                     _MK_SHIFT_CONST(12)
#define PPE_HBNDRY_VC1_BLK_10_FIELD                     _MK_FIELD_CONST(0x1, PPE_HBNDRY_VC1_BLK_10_SHIFT)
#define PPE_HBNDRY_VC1_BLK_10_RANGE                     _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(12)
#define PPE_HBNDRY_VC1_BLK_10_ROW                       0

#define PPE_HBNDRY_VC1_BLK_13_SHIFT                     _MK_SHIFT_CONST(11)
#define PPE_HBNDRY_VC1_BLK_13_FIELD                     _MK_FIELD_CONST(0x1, PPE_HBNDRY_VC1_BLK_13_SHIFT)
#define PPE_HBNDRY_VC1_BLK_13_RANGE                     _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(11)
#define PPE_HBNDRY_VC1_BLK_13_ROW                       0

#define PPE_HBNDRY_VC1_BLK_12_SHIFT                     _MK_SHIFT_CONST(10)
#define PPE_HBNDRY_VC1_BLK_12_FIELD                     _MK_FIELD_CONST(0x1, PPE_HBNDRY_VC1_BLK_12_SHIFT)
#define PPE_HBNDRY_VC1_BLK_12_RANGE                     _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(10)
#define PPE_HBNDRY_VC1_BLK_12_ROW                       0

#define PPE_HBNDRY_VC1_BLK_9_SHIFT                      _MK_SHIFT_CONST(9)
#define PPE_HBNDRY_VC1_BLK_9_FIELD                      _MK_FIELD_CONST(0x1, PPE_HBNDRY_VC1_BLK_9_SHIFT)
#define PPE_HBNDRY_VC1_BLK_9_RANGE                      _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define PPE_HBNDRY_VC1_BLK_9_ROW                        0

#define PPE_HBNDRY_VC1_BLK_8_SHIFT                      _MK_SHIFT_CONST(8)
#define PPE_HBNDRY_VC1_BLK_8_FIELD                      _MK_FIELD_CONST(0x1, PPE_HBNDRY_VC1_BLK_8_SHIFT)
#define PPE_HBNDRY_VC1_BLK_8_RANGE                      _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define PPE_HBNDRY_VC1_BLK_8_ROW                        0

#define PPE_HBNDRY_VC1_BLK_7_SHIFT                      _MK_SHIFT_CONST(7)
#define PPE_HBNDRY_VC1_BLK_7_FIELD                      _MK_FIELD_CONST(0x1, PPE_HBNDRY_VC1_BLK_7_SHIFT)
#define PPE_HBNDRY_VC1_BLK_7_RANGE                      _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define PPE_HBNDRY_VC1_BLK_7_ROW                        0

#define PPE_HBNDRY_VC1_BLK_6_SHIFT                      _MK_SHIFT_CONST(6)
#define PPE_HBNDRY_VC1_BLK_6_FIELD                      _MK_FIELD_CONST(0x1, PPE_HBNDRY_VC1_BLK_6_SHIFT)
#define PPE_HBNDRY_VC1_BLK_6_RANGE                      _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define PPE_HBNDRY_VC1_BLK_6_ROW                        0

#define PPE_HBNDRY_VC1_BLK_3_SHIFT                      _MK_SHIFT_CONST(5)
#define PPE_HBNDRY_VC1_BLK_3_FIELD                      _MK_FIELD_CONST(0x1, PPE_HBNDRY_VC1_BLK_3_SHIFT)
#define PPE_HBNDRY_VC1_BLK_3_RANGE                      _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define PPE_HBNDRY_VC1_BLK_3_ROW                        0

#define PPE_HBNDRY_VC1_BLK_2_SHIFT                      _MK_SHIFT_CONST(4)
#define PPE_HBNDRY_VC1_BLK_2_FIELD                      _MK_FIELD_CONST(0x1, PPE_HBNDRY_VC1_BLK_2_SHIFT)
#define PPE_HBNDRY_VC1_BLK_2_RANGE                      _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define PPE_HBNDRY_VC1_BLK_2_ROW                        0

#define PPE_HBNDRY_VC1_BLK_5_SHIFT                      _MK_SHIFT_CONST(3)
#define PPE_HBNDRY_VC1_BLK_5_FIELD                      _MK_FIELD_CONST(0x1, PPE_HBNDRY_VC1_BLK_5_SHIFT)
#define PPE_HBNDRY_VC1_BLK_5_RANGE                      _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define PPE_HBNDRY_VC1_BLK_5_ROW                        0

#define PPE_HBNDRY_VC1_BLK_4_SHIFT                      _MK_SHIFT_CONST(2)
#define PPE_HBNDRY_VC1_BLK_4_FIELD                      _MK_FIELD_CONST(0x1, PPE_HBNDRY_VC1_BLK_4_SHIFT)
#define PPE_HBNDRY_VC1_BLK_4_RANGE                      _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define PPE_HBNDRY_VC1_BLK_4_ROW                        0

#define PPE_HBNDRY_VC1_BLK_1_SHIFT                      _MK_SHIFT_CONST(1)
#define PPE_HBNDRY_VC1_BLK_1_FIELD                      _MK_FIELD_CONST(0x1, PPE_HBNDRY_VC1_BLK_1_SHIFT)
#define PPE_HBNDRY_VC1_BLK_1_RANGE                      _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define PPE_HBNDRY_VC1_BLK_1_ROW                        0

#define PPE_HBNDRY_VC1_BLK_0_SHIFT                      _MK_SHIFT_CONST(0)
#define PPE_HBNDRY_VC1_BLK_0_FIELD                      _MK_FIELD_CONST(0x1, PPE_HBNDRY_VC1_BLK_0_SHIFT)
#define PPE_HBNDRY_VC1_BLK_0_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define PPE_HBNDRY_VC1_BLK_0_ROW                        0


// Packet PPE_VBNDRYEXT_VC1
#define PPE_VBNDRYEXT_VC1_SIZE 32

#define PPE_VBNDRYEXT_VC1_OPCODE_SHIFT                  _MK_SHIFT_CONST(28)
#define PPE_VBNDRYEXT_VC1_OPCODE_FIELD                  _MK_FIELD_CONST(0xf, PPE_VBNDRYEXT_VC1_OPCODE_SHIFT)
#define PPE_VBNDRYEXT_VC1_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define PPE_VBNDRYEXT_VC1_OPCODE_ROW                    0
#define PPE_VBNDRYEXT_VC1_OPCODE_VBNDRYEXT                      _MK_ENUM_CONST(7)

#define PPE_VBNDRYEXT_VC1_VFS_BLK_T_SHIFT                       _MK_SHIFT_CONST(19)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_T_FIELD                       _MK_FIELD_CONST(0x1, PPE_VBNDRYEXT_VC1_VFS_BLK_T_SHIFT)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_T_RANGE                       _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_T_ROW                 0

#define PPE_VBNDRYEXT_VC1_VFS_BLK_S_SHIFT                       _MK_SHIFT_CONST(18)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_S_FIELD                       _MK_FIELD_CONST(0x1, PPE_VBNDRYEXT_VC1_VFS_BLK_S_SHIFT)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_S_RANGE                       _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_S_ROW                 0

#define PPE_VBNDRYEXT_VC1_VFS_BLK_R_SHIFT                       _MK_SHIFT_CONST(17)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_R_FIELD                       _MK_FIELD_CONST(0x1, PPE_VBNDRYEXT_VC1_VFS_BLK_R_SHIFT)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_R_RANGE                       _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(17)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_R_ROW                 0

#define PPE_VBNDRYEXT_VC1_VFS_BLK_Q_SHIFT                       _MK_SHIFT_CONST(16)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_Q_FIELD                       _MK_FIELD_CONST(0x1, PPE_VBNDRYEXT_VC1_VFS_BLK_Q_SHIFT)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_Q_RANGE                       _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_Q_ROW                 0

#define PPE_VBNDRYEXT_VC1_VFS_BLK_P_SHIFT                       _MK_SHIFT_CONST(15)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_P_FIELD                       _MK_FIELD_CONST(0x1, PPE_VBNDRYEXT_VC1_VFS_BLK_P_SHIFT)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_P_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_P_ROW                 0

#define PPE_VBNDRYEXT_VC1_VFS_BLK_N_SHIFT                       _MK_SHIFT_CONST(14)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_N_FIELD                       _MK_FIELD_CONST(0x1, PPE_VBNDRYEXT_VC1_VFS_BLK_N_SHIFT)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_N_RANGE                       _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(14)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_N_ROW                 0

#define PPE_VBNDRYEXT_VC1_VFS_BLK_O_SHIFT                       _MK_SHIFT_CONST(13)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_O_FIELD                       _MK_FIELD_CONST(0x1, PPE_VBNDRYEXT_VC1_VFS_BLK_O_SHIFT)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_O_RANGE                       _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(13)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_O_ROW                 0

#define PPE_VBNDRYEXT_VC1_VFS_BLK_M_SHIFT                       _MK_SHIFT_CONST(12)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_M_FIELD                       _MK_FIELD_CONST(0x1, PPE_VBNDRYEXT_VC1_VFS_BLK_M_SHIFT)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_M_RANGE                       _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(12)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_M_ROW                 0

#define PPE_VBNDRYEXT_VC1_VFS_BLK_L_SHIFT                       _MK_SHIFT_CONST(11)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_L_FIELD                       _MK_FIELD_CONST(0x1, PPE_VBNDRYEXT_VC1_VFS_BLK_L_SHIFT)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_L_RANGE                       _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(11)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_L_ROW                 0

#define PPE_VBNDRYEXT_VC1_VFS_BLK_J_SHIFT                       _MK_SHIFT_CONST(10)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_J_FIELD                       _MK_FIELD_CONST(0x1, PPE_VBNDRYEXT_VC1_VFS_BLK_J_SHIFT)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_J_RANGE                       _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(10)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_J_ROW                 0

#define PPE_VBNDRYEXT_VC1_VFS_BLK_K_SHIFT                       _MK_SHIFT_CONST(9)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_K_FIELD                       _MK_FIELD_CONST(0x1, PPE_VBNDRYEXT_VC1_VFS_BLK_K_SHIFT)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_K_RANGE                       _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_K_ROW                 0

#define PPE_VBNDRYEXT_VC1_VFS_BLK_I_SHIFT                       _MK_SHIFT_CONST(8)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_I_FIELD                       _MK_FIELD_CONST(0x1, PPE_VBNDRYEXT_VC1_VFS_BLK_I_SHIFT)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_I_RANGE                       _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_I_ROW                 0

#define PPE_VBNDRYEXT_VC1_VFS_BLK_H_SHIFT                       _MK_SHIFT_CONST(7)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_H_FIELD                       _MK_FIELD_CONST(0x1, PPE_VBNDRYEXT_VC1_VFS_BLK_H_SHIFT)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_H_RANGE                       _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_H_ROW                 0

#define PPE_VBNDRYEXT_VC1_VFS_BLK_F_SHIFT                       _MK_SHIFT_CONST(6)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_F_FIELD                       _MK_FIELD_CONST(0x1, PPE_VBNDRYEXT_VC1_VFS_BLK_F_SHIFT)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_F_RANGE                       _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_F_ROW                 0

#define PPE_VBNDRYEXT_VC1_VFS_BLK_G_SHIFT                       _MK_SHIFT_CONST(5)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_G_FIELD                       _MK_FIELD_CONST(0x1, PPE_VBNDRYEXT_VC1_VFS_BLK_G_SHIFT)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_G_RANGE                       _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_G_ROW                 0

#define PPE_VBNDRYEXT_VC1_VFS_BLK_E_SHIFT                       _MK_SHIFT_CONST(4)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_E_FIELD                       _MK_FIELD_CONST(0x1, PPE_VBNDRYEXT_VC1_VFS_BLK_E_SHIFT)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_E_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_E_ROW                 0

#define PPE_VBNDRYEXT_VC1_VFS_BLK_D_SHIFT                       _MK_SHIFT_CONST(3)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_D_FIELD                       _MK_FIELD_CONST(0x1, PPE_VBNDRYEXT_VC1_VFS_BLK_D_SHIFT)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_D_RANGE                       _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_D_ROW                 0

#define PPE_VBNDRYEXT_VC1_VFS_BLK_B_SHIFT                       _MK_SHIFT_CONST(2)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_B_FIELD                       _MK_FIELD_CONST(0x1, PPE_VBNDRYEXT_VC1_VFS_BLK_B_SHIFT)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_B_RANGE                       _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_B_ROW                 0

#define PPE_VBNDRYEXT_VC1_VFS_BLK_C_SHIFT                       _MK_SHIFT_CONST(1)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_C_FIELD                       _MK_FIELD_CONST(0x1, PPE_VBNDRYEXT_VC1_VFS_BLK_C_SHIFT)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_C_RANGE                       _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_C_ROW                 0

#define PPE_VBNDRYEXT_VC1_VFS_BLK_A_SHIFT                       _MK_SHIFT_CONST(0)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_A_FIELD                       _MK_FIELD_CONST(0x1, PPE_VBNDRYEXT_VC1_VFS_BLK_A_SHIFT)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_A_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define PPE_VBNDRYEXT_VC1_VFS_BLK_A_ROW                 0


// Packet PPE_HBNDRYEXT_VC1
#define PPE_HBNDRYEXT_VC1_SIZE 32

#define PPE_HBNDRYEXT_VC1_OPCODE_SHIFT                  _MK_SHIFT_CONST(28)
#define PPE_HBNDRYEXT_VC1_OPCODE_FIELD                  _MK_FIELD_CONST(0xf, PPE_HBNDRYEXT_VC1_OPCODE_SHIFT)
#define PPE_HBNDRYEXT_VC1_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define PPE_HBNDRYEXT_VC1_OPCODE_ROW                    0
#define PPE_HBNDRYEXT_VC1_OPCODE_HBNDRYEXT                      _MK_ENUM_CONST(9)

#define PPE_HBNDRYEXT_VC1_HFS_BLK_N_SHIFT                       _MK_SHIFT_CONST(7)
#define PPE_HBNDRYEXT_VC1_HFS_BLK_N_FIELD                       _MK_FIELD_CONST(0x1, PPE_HBNDRYEXT_VC1_HFS_BLK_N_SHIFT)
#define PPE_HBNDRYEXT_VC1_HFS_BLK_N_RANGE                       _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define PPE_HBNDRYEXT_VC1_HFS_BLK_N_ROW                 0

#define PPE_HBNDRYEXT_VC1_HFS_BLK_M_SHIFT                       _MK_SHIFT_CONST(6)
#define PPE_HBNDRYEXT_VC1_HFS_BLK_M_FIELD                       _MK_FIELD_CONST(0x1, PPE_HBNDRYEXT_VC1_HFS_BLK_M_SHIFT)
#define PPE_HBNDRYEXT_VC1_HFS_BLK_M_RANGE                       _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define PPE_HBNDRYEXT_VC1_HFS_BLK_M_ROW                 0

#define PPE_HBNDRYEXT_VC1_HFS_BLK_J_SHIFT                       _MK_SHIFT_CONST(5)
#define PPE_HBNDRYEXT_VC1_HFS_BLK_J_FIELD                       _MK_FIELD_CONST(0x1, PPE_HBNDRYEXT_VC1_HFS_BLK_J_SHIFT)
#define PPE_HBNDRYEXT_VC1_HFS_BLK_J_RANGE                       _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define PPE_HBNDRYEXT_VC1_HFS_BLK_J_ROW                 0

#define PPE_HBNDRYEXT_VC1_HFS_BLK_I_SHIFT                       _MK_SHIFT_CONST(4)
#define PPE_HBNDRYEXT_VC1_HFS_BLK_I_FIELD                       _MK_FIELD_CONST(0x1, PPE_HBNDRYEXT_VC1_HFS_BLK_I_SHIFT)
#define PPE_HBNDRYEXT_VC1_HFS_BLK_I_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define PPE_HBNDRYEXT_VC1_HFS_BLK_I_ROW                 0

#define PPE_HBNDRYEXT_VC1_HFS_BLK_F_SHIFT                       _MK_SHIFT_CONST(3)
#define PPE_HBNDRYEXT_VC1_HFS_BLK_F_FIELD                       _MK_FIELD_CONST(0x1, PPE_HBNDRYEXT_VC1_HFS_BLK_F_SHIFT)
#define PPE_HBNDRYEXT_VC1_HFS_BLK_F_RANGE                       _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define PPE_HBNDRYEXT_VC1_HFS_BLK_F_ROW                 0

#define PPE_HBNDRYEXT_VC1_HFS_BLK_E_SHIFT                       _MK_SHIFT_CONST(2)
#define PPE_HBNDRYEXT_VC1_HFS_BLK_E_FIELD                       _MK_FIELD_CONST(0x1, PPE_HBNDRYEXT_VC1_HFS_BLK_E_SHIFT)
#define PPE_HBNDRYEXT_VC1_HFS_BLK_E_RANGE                       _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define PPE_HBNDRYEXT_VC1_HFS_BLK_E_ROW                 0

#define PPE_HBNDRYEXT_VC1_HFS_BLK_B_SHIFT                       _MK_SHIFT_CONST(1)
#define PPE_HBNDRYEXT_VC1_HFS_BLK_B_FIELD                       _MK_FIELD_CONST(0x1, PPE_HBNDRYEXT_VC1_HFS_BLK_B_SHIFT)
#define PPE_HBNDRYEXT_VC1_HFS_BLK_B_RANGE                       _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define PPE_HBNDRYEXT_VC1_HFS_BLK_B_ROW                 0

#define PPE_HBNDRYEXT_VC1_HFS_BLK_A_SHIFT                       _MK_SHIFT_CONST(0)
#define PPE_HBNDRYEXT_VC1_HFS_BLK_A_FIELD                       _MK_FIELD_CONST(0x1, PPE_HBNDRYEXT_VC1_HFS_BLK_A_SHIFT)
#define PPE_HBNDRYEXT_VC1_HFS_BLK_A_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define PPE_HBNDRYEXT_VC1_HFS_BLK_A_ROW                 0


// Packet PPE_OVS_VC1
#define PPE_OVS_VC1_SIZE 32

#define PPE_OVS_VC1_OPCODE_SHIFT                        _MK_SHIFT_CONST(28)
#define PPE_OVS_VC1_OPCODE_FIELD                        _MK_FIELD_CONST(0xf, PPE_OVS_VC1_OPCODE_SHIFT)
#define PPE_OVS_VC1_OPCODE_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define PPE_OVS_VC1_OPCODE_ROW                  0
#define PPE_OVS_VC1_OPCODE_OVS                  _MK_ENUM_CONST(10)

#define PPE_OVS_VC1_BLK_5_TYPE_SHIFT                    _MK_SHIFT_CONST(25)
#define PPE_OVS_VC1_BLK_5_TYPE_FIELD                    _MK_FIELD_CONST(0x1, PPE_OVS_VC1_BLK_5_TYPE_SHIFT)
#define PPE_OVS_VC1_BLK_5_TYPE_RANGE                    _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define PPE_OVS_VC1_BLK_5_TYPE_ROW                      0

#define PPE_OVS_VC1_BLK_4_TYPE_SHIFT                    _MK_SHIFT_CONST(24)
#define PPE_OVS_VC1_BLK_4_TYPE_FIELD                    _MK_FIELD_CONST(0x1, PPE_OVS_VC1_BLK_4_TYPE_SHIFT)
#define PPE_OVS_VC1_BLK_4_TYPE_RANGE                    _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define PPE_OVS_VC1_BLK_4_TYPE_ROW                      0

#define PPE_OVS_VC1_BLK_3_TYPE_SHIFT                    _MK_SHIFT_CONST(23)
#define PPE_OVS_VC1_BLK_3_TYPE_FIELD                    _MK_FIELD_CONST(0x1, PPE_OVS_VC1_BLK_3_TYPE_SHIFT)
#define PPE_OVS_VC1_BLK_3_TYPE_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define PPE_OVS_VC1_BLK_3_TYPE_ROW                      0

#define PPE_OVS_VC1_BLK_2_TYPE_SHIFT                    _MK_SHIFT_CONST(22)
#define PPE_OVS_VC1_BLK_2_TYPE_FIELD                    _MK_FIELD_CONST(0x1, PPE_OVS_VC1_BLK_2_TYPE_SHIFT)
#define PPE_OVS_VC1_BLK_2_TYPE_RANGE                    _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define PPE_OVS_VC1_BLK_2_TYPE_ROW                      0

#define PPE_OVS_VC1_BLK_1_TYPE_SHIFT                    _MK_SHIFT_CONST(21)
#define PPE_OVS_VC1_BLK_1_TYPE_FIELD                    _MK_FIELD_CONST(0x1, PPE_OVS_VC1_BLK_1_TYPE_SHIFT)
#define PPE_OVS_VC1_BLK_1_TYPE_RANGE                    _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define PPE_OVS_VC1_BLK_1_TYPE_ROW                      0

#define PPE_OVS_VC1_BLK_0_TYPE_SHIFT                    _MK_SHIFT_CONST(20)
#define PPE_OVS_VC1_BLK_0_TYPE_FIELD                    _MK_FIELD_CONST(0x1, PPE_OVS_VC1_BLK_0_TYPE_SHIFT)
#define PPE_OVS_VC1_BLK_0_TYPE_RANGE                    _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define PPE_OVS_VC1_BLK_0_TYPE_ROW                      0

#define PPE_OVS_VC1_TBLK_5_TYPE_SHIFT                   _MK_SHIFT_CONST(15)
#define PPE_OVS_VC1_TBLK_5_TYPE_FIELD                   _MK_FIELD_CONST(0x1, PPE_OVS_VC1_TBLK_5_TYPE_SHIFT)
#define PPE_OVS_VC1_TBLK_5_TYPE_RANGE                   _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define PPE_OVS_VC1_TBLK_5_TYPE_ROW                     0

#define PPE_OVS_VC1_TBLK_4_TYPE_SHIFT                   _MK_SHIFT_CONST(14)
#define PPE_OVS_VC1_TBLK_4_TYPE_FIELD                   _MK_FIELD_CONST(0x1, PPE_OVS_VC1_TBLK_4_TYPE_SHIFT)
#define PPE_OVS_VC1_TBLK_4_TYPE_RANGE                   _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(14)
#define PPE_OVS_VC1_TBLK_4_TYPE_ROW                     0

#define PPE_OVS_VC1_TBLK_3_TYPE_SHIFT                   _MK_SHIFT_CONST(13)
#define PPE_OVS_VC1_TBLK_3_TYPE_FIELD                   _MK_FIELD_CONST(0x1, PPE_OVS_VC1_TBLK_3_TYPE_SHIFT)
#define PPE_OVS_VC1_TBLK_3_TYPE_RANGE                   _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(13)
#define PPE_OVS_VC1_TBLK_3_TYPE_ROW                     0

#define PPE_OVS_VC1_TBLK_2_TYPE_SHIFT                   _MK_SHIFT_CONST(12)
#define PPE_OVS_VC1_TBLK_2_TYPE_FIELD                   _MK_FIELD_CONST(0x1, PPE_OVS_VC1_TBLK_2_TYPE_SHIFT)
#define PPE_OVS_VC1_TBLK_2_TYPE_RANGE                   _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(12)
#define PPE_OVS_VC1_TBLK_2_TYPE_ROW                     0

#define PPE_OVS_VC1_VOS_5_SHIFT                 _MK_SHIFT_CONST(11)
#define PPE_OVS_VC1_VOS_5_FIELD                 _MK_FIELD_CONST(0x1, PPE_OVS_VC1_VOS_5_SHIFT)
#define PPE_OVS_VC1_VOS_5_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(11)
#define PPE_OVS_VC1_VOS_5_ROW                   0

#define PPE_OVS_VC1_VOS_4_SHIFT                 _MK_SHIFT_CONST(10)
#define PPE_OVS_VC1_VOS_4_FIELD                 _MK_FIELD_CONST(0x1, PPE_OVS_VC1_VOS_4_SHIFT)
#define PPE_OVS_VC1_VOS_4_RANGE                 _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(10)
#define PPE_OVS_VC1_VOS_4_ROW                   0

#define PPE_OVS_VC1_VOS_3_SHIFT                 _MK_SHIFT_CONST(9)
#define PPE_OVS_VC1_VOS_3_FIELD                 _MK_FIELD_CONST(0x1, PPE_OVS_VC1_VOS_3_SHIFT)
#define PPE_OVS_VC1_VOS_3_RANGE                 _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define PPE_OVS_VC1_VOS_3_ROW                   0

#define PPE_OVS_VC1_VOS_2_SHIFT                 _MK_SHIFT_CONST(8)
#define PPE_OVS_VC1_VOS_2_FIELD                 _MK_FIELD_CONST(0x1, PPE_OVS_VC1_VOS_2_SHIFT)
#define PPE_OVS_VC1_VOS_2_RANGE                 _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define PPE_OVS_VC1_VOS_2_ROW                   0

#define PPE_OVS_VC1_VOS_1_SHIFT                 _MK_SHIFT_CONST(7)
#define PPE_OVS_VC1_VOS_1_FIELD                 _MK_FIELD_CONST(0x1, PPE_OVS_VC1_VOS_1_SHIFT)
#define PPE_OVS_VC1_VOS_1_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define PPE_OVS_VC1_VOS_1_ROW                   0

#define PPE_OVS_VC1_VOS_0_SHIFT                 _MK_SHIFT_CONST(6)
#define PPE_OVS_VC1_VOS_0_FIELD                 _MK_FIELD_CONST(0x1, PPE_OVS_VC1_VOS_0_SHIFT)
#define PPE_OVS_VC1_VOS_0_RANGE                 _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define PPE_OVS_VC1_VOS_0_ROW                   0

#define PPE_OVS_VC1_HOS_5_SHIFT                 _MK_SHIFT_CONST(5)
#define PPE_OVS_VC1_HOS_5_FIELD                 _MK_FIELD_CONST(0x1, PPE_OVS_VC1_HOS_5_SHIFT)
#define PPE_OVS_VC1_HOS_5_RANGE                 _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define PPE_OVS_VC1_HOS_5_ROW                   0

#define PPE_OVS_VC1_HOS_4_SHIFT                 _MK_SHIFT_CONST(4)
#define PPE_OVS_VC1_HOS_4_FIELD                 _MK_FIELD_CONST(0x1, PPE_OVS_VC1_HOS_4_SHIFT)
#define PPE_OVS_VC1_HOS_4_RANGE                 _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define PPE_OVS_VC1_HOS_4_ROW                   0

#define PPE_OVS_VC1_HOS_3_SHIFT                 _MK_SHIFT_CONST(3)
#define PPE_OVS_VC1_HOS_3_FIELD                 _MK_FIELD_CONST(0x1, PPE_OVS_VC1_HOS_3_SHIFT)
#define PPE_OVS_VC1_HOS_3_RANGE                 _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define PPE_OVS_VC1_HOS_3_ROW                   0

#define PPE_OVS_VC1_HOS_2_SHIFT                 _MK_SHIFT_CONST(2)
#define PPE_OVS_VC1_HOS_2_FIELD                 _MK_FIELD_CONST(0x1, PPE_OVS_VC1_HOS_2_SHIFT)
#define PPE_OVS_VC1_HOS_2_RANGE                 _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define PPE_OVS_VC1_HOS_2_ROW                   0

#define PPE_OVS_VC1_HOS_1_SHIFT                 _MK_SHIFT_CONST(1)
#define PPE_OVS_VC1_HOS_1_FIELD                 _MK_FIELD_CONST(0x1, PPE_OVS_VC1_HOS_1_SHIFT)
#define PPE_OVS_VC1_HOS_1_RANGE                 _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define PPE_OVS_VC1_HOS_1_ROW                   0

#define PPE_OVS_VC1_HOS_0_SHIFT                 _MK_SHIFT_CONST(0)
#define PPE_OVS_VC1_HOS_0_FIELD                 _MK_FIELD_CONST(0x1, PPE_OVS_VC1_HOS_0_SHIFT)
#define PPE_OVS_VC1_HOS_0_RANGE                 _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define PPE_OVS_VC1_HOS_0_ROW                   0


// Packet VDEPPE_DBG_ADDR
#define VDEPPE_DBG_ADDR_SIZE 32

#define VDEPPE_DBG_ADDR_VAL_SHIFT                       _MK_SHIFT_CONST(0)
#define VDEPPE_DBG_ADDR_VAL_FIELD                       _MK_FIELD_CONST(0xffffffff, VDEPPE_DBG_ADDR_VAL_SHIFT)
#define VDEPPE_DBG_ADDR_VAL_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define VDEPPE_DBG_ADDR_VAL_ROW                 0
#define VDEPPE_DBG_ADDR_VAL_REGS_BEG                    _MK_ENUM_CONST(0)
#define VDEPPE_DBG_ADDR_VAL_REG_IDLE1                   _MK_ENUM_CONST(0)
#define VDEPPE_DBG_ADDR_VAL_REG_STATE1                  _MK_ENUM_CONST(16)
#define VDEPPE_DBG_ADDR_VAL_REG_STATE2                  _MK_ENUM_CONST(17)
#define VDEPPE_DBG_ADDR_VAL_REG_OPT1                    _MK_ENUM_CONST(32)
#define VDEPPE_DBG_ADDR_VAL_REG_PACKET1                 _MK_ENUM_CONST(49)
#define VDEPPE_DBG_ADDR_VAL_REG_PACKET2                 _MK_ENUM_CONST(50)
#define VDEPPE_DBG_ADDR_VAL_REG_PACKET3                 _MK_ENUM_CONST(51)
#define VDEPPE_DBG_ADDR_VAL_REG_PACKET4                 _MK_ENUM_CONST(52)
#define VDEPPE_DBG_ADDR_VAL_REG_PACKET5                 _MK_ENUM_CONST(53)
#define VDEPPE_DBG_ADDR_VAL_REG_PACKET6                 _MK_ENUM_CONST(54)
#define VDEPPE_DBG_ADDR_VAL_REG_PACKET7                 _MK_ENUM_CONST(55)
#define VDEPPE_DBG_ADDR_VAL_REG_PACKET8                 _MK_ENUM_CONST(56)
#define VDEPPE_DBG_ADDR_VAL_REG_PACKET9                 _MK_ENUM_CONST(57)
#define VDEPPE_DBG_ADDR_VAL_REG_PACKETA                 _MK_ENUM_CONST(58)
#define VDEPPE_DBG_ADDR_VAL_REG_PACKETB                 _MK_ENUM_CONST(59)
#define VDEPPE_DBG_ADDR_VAL_REG_PACKETC                 _MK_ENUM_CONST(60)
#define VDEPPE_DBG_ADDR_VAL_REG_PACKETD                 _MK_ENUM_CONST(61)
#define VDEPPE_DBG_ADDR_VAL_REG_PACKETE                 _MK_ENUM_CONST(62)
#define VDEPPE_DBG_ADDR_VAL_REG_PACKETF                 _MK_ENUM_CONST(63)
#define VDEPPE_DBG_ADDR_VAL_REG_SCRATCH                 _MK_ENUM_CONST(64)
#define VDEPPE_DBG_ADDR_VAL_REGS_END                    _MK_ENUM_CONST(65535)
#define VDEPPE_DBG_ADDR_VAL_CMDQ_BEG                    _MK_ENUM_CONST(65536)
#define VDEPPE_DBG_ADDR_VAL_CMDQ_END                    _MK_ENUM_CONST(65567)
#define VDEPPE_DBG_ADDR_VAL_ABV_BEG                     _MK_ENUM_CONST(65792)
#define VDEPPE_DBG_ADDR_VAL_ABV_END                     _MK_ENUM_CONST(65983)
#define VDEPPE_DBG_ADDR_VAL_PPB_BEG                     _MK_ENUM_CONST(66560)
#define VDEPPE_DBG_ADDR_VAL_PPB_END                     _MK_ENUM_CONST(67583)


// Register ARVDE_MCE_COMMAND_QUEUE_0
#define ARVDE_MCE_COMMAND_QUEUE_0                       _MK_ADDR_CONST(0x2400)
#define ARVDE_MCE_COMMAND_QUEUE_0_SECURE                        0x0
#define ARVDE_MCE_COMMAND_QUEUE_0_WORD_COUNT                    0x1
#define ARVDE_MCE_COMMAND_QUEUE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_COMMAND_QUEUE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_COMMAND_QUEUE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_COMMAND_QUEUE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_COMMAND_QUEUE_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_MCE_COMMAND_QUEUE_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_MCE_COMMAND_QUEUE_0_COMMAND_QUEUE_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_MCE_COMMAND_QUEUE_0_COMMAND_QUEUE_FIELD                   _MK_FIELD_CONST(0xffffffff, ARVDE_MCE_COMMAND_QUEUE_0_COMMAND_QUEUE_SHIFT)
#define ARVDE_MCE_COMMAND_QUEUE_0_COMMAND_QUEUE_RANGE                   31:0
#define ARVDE_MCE_COMMAND_QUEUE_0_COMMAND_QUEUE_WOFFSET                 0x0
#define ARVDE_MCE_COMMAND_QUEUE_0_COMMAND_QUEUE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_COMMAND_QUEUE_0_COMMAND_QUEUE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_COMMAND_QUEUE_0_COMMAND_QUEUE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_COMMAND_QUEUE_0_COMMAND_QUEUE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_MCE_CPB_QUEUE_0
#define ARVDE_MCE_CPB_QUEUE_0                   _MK_ADDR_CONST(0x2404)
#define ARVDE_MCE_CPB_QUEUE_0_SECURE                    0x0
#define ARVDE_MCE_CPB_QUEUE_0_WORD_COUNT                        0x1
#define ARVDE_MCE_CPB_QUEUE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_MCE_CPB_QUEUE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_CPB_QUEUE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_CPB_QUEUE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_CPB_QUEUE_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_MCE_CPB_QUEUE_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_MCE_CPB_QUEUE_0_CPB_QUEUE_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_MCE_CPB_QUEUE_0_CPB_QUEUE_FIELD                   _MK_FIELD_CONST(0xffffffff, ARVDE_MCE_CPB_QUEUE_0_CPB_QUEUE_SHIFT)
#define ARVDE_MCE_CPB_QUEUE_0_CPB_QUEUE_RANGE                   31:0
#define ARVDE_MCE_CPB_QUEUE_0_CPB_QUEUE_WOFFSET                 0x0
#define ARVDE_MCE_CPB_QUEUE_0_CPB_QUEUE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_CPB_QUEUE_0_CPB_QUEUE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_CPB_QUEUE_0_CPB_QUEUE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_CPB_QUEUE_0_CPB_QUEUE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_MCE_MCE_CONTROL_0
#define ARVDE_MCE_MCE_CONTROL_0                 _MK_ADDR_CONST(0x2408)
#define ARVDE_MCE_MCE_CONTROL_0_SECURE                  0x0
#define ARVDE_MCE_MCE_CONTROL_0_WORD_COUNT                      0x1
#define ARVDE_MCE_MCE_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x7ff01)
#define ARVDE_MCE_MCE_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0x7ff01)
#define ARVDE_MCE_MCE_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x7ff01)
#define ARVDE_MCE_MCE_CONTROL_0_RESERVED_SHIFT                  _MK_SHIFT_CONST(18)
#define ARVDE_MCE_MCE_CONTROL_0_RESERVED_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_CONTROL_0_RESERVED_SHIFT)
#define ARVDE_MCE_MCE_CONTROL_0_RESERVED_RANGE                  18:18
#define ARVDE_MCE_MCE_CONTROL_0_RESERVED_WOFFSET                        0x0
#define ARVDE_MCE_MCE_CONTROL_0_RESERVED_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CONTROL_0_RESERVED_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_CONTROL_0_RESERVED_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CONTROL_0_RESERVED_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_CONTROL_0_MCE_SYNC_ENABLE_SHIFT                   _MK_SHIFT_CONST(16)
#define ARVDE_MCE_MCE_CONTROL_0_MCE_SYNC_ENABLE_FIELD                   _MK_FIELD_CONST(0x3, ARVDE_MCE_MCE_CONTROL_0_MCE_SYNC_ENABLE_SHIFT)
#define ARVDE_MCE_MCE_CONTROL_0_MCE_SYNC_ENABLE_RANGE                   17:16
#define ARVDE_MCE_MCE_CONTROL_0_MCE_SYNC_ENABLE_WOFFSET                 0x0
#define ARVDE_MCE_MCE_CONTROL_0_MCE_SYNC_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CONTROL_0_MCE_SYNC_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define ARVDE_MCE_MCE_CONTROL_0_MCE_SYNC_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CONTROL_0_MCE_SYNC_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_CONTROL_0_OBS_BUS_SELECT_SHIFT                    _MK_SHIFT_CONST(12)
#define ARVDE_MCE_MCE_CONTROL_0_OBS_BUS_SELECT_FIELD                    _MK_FIELD_CONST(0xf, ARVDE_MCE_MCE_CONTROL_0_OBS_BUS_SELECT_SHIFT)
#define ARVDE_MCE_MCE_CONTROL_0_OBS_BUS_SELECT_RANGE                    15:12
#define ARVDE_MCE_MCE_CONTROL_0_OBS_BUS_SELECT_WOFFSET                  0x0
#define ARVDE_MCE_MCE_CONTROL_0_OBS_BUS_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CONTROL_0_OBS_BUS_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define ARVDE_MCE_MCE_CONTROL_0_OBS_BUS_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CONTROL_0_OBS_BUS_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CONTROL_0_OBS_BUS_SELECT_MAIN_CMDQ                        _MK_ENUM_CONST(1)
#define ARVDE_MCE_MCE_CONTROL_0_OBS_BUS_SELECT_STREAM_CMDQ                      _MK_ENUM_CONST(2)
#define ARVDE_MCE_MCE_CONTROL_0_OBS_BUS_SELECT_DMA                      _MK_ENUM_CONST(3)
#define ARVDE_MCE_MCE_CONTROL_0_OBS_BUS_SELECT_FIFO_STATUS                      _MK_ENUM_CONST(4)
#define ARVDE_MCE_MCE_CONTROL_0_OBS_BUS_SELECT_STREAM_TASKQ                     _MK_ENUM_CONST(5)
#define ARVDE_MCE_MCE_CONTROL_0_OBS_BUS_SELECT_H264_INTER                       _MK_ENUM_CONST(6)
#define ARVDE_MCE_MCE_CONTROL_0_OBS_BUS_SELECT_H264_INTRA                       _MK_ENUM_CONST(7)
#define ARVDE_MCE_MCE_CONTROL_0_OBS_BUS_SELECT_VC1_INTER                        _MK_ENUM_CONST(8)
#define ARVDE_MCE_MCE_CONTROL_0_OBS_BUS_SELECT_VC1_INTRA                        _MK_ENUM_CONST(9)
#define ARVDE_MCE_MCE_CONTROL_0_OBS_BUS_SELECT_PPB_MRB_IF                       _MK_ENUM_CONST(10)

#define ARVDE_MCE_MCE_CONTROL_0_IDLE_SIGNAL_ENABLE_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_MCE_MCE_CONTROL_0_IDLE_SIGNAL_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_CONTROL_0_IDLE_SIGNAL_ENABLE_SHIFT)
#define ARVDE_MCE_MCE_CONTROL_0_IDLE_SIGNAL_ENABLE_RANGE                        11:11
#define ARVDE_MCE_MCE_CONTROL_0_IDLE_SIGNAL_ENABLE_WOFFSET                      0x0
#define ARVDE_MCE_MCE_CONTROL_0_IDLE_SIGNAL_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CONTROL_0_IDLE_SIGNAL_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_CONTROL_0_IDLE_SIGNAL_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CONTROL_0_IDLE_SIGNAL_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_CONTROL_0_IDLE_TIMER_COUNT_SHIFT                  _MK_SHIFT_CONST(8)
#define ARVDE_MCE_MCE_CONTROL_0_IDLE_TIMER_COUNT_FIELD                  _MK_FIELD_CONST(0x7, ARVDE_MCE_MCE_CONTROL_0_IDLE_TIMER_COUNT_SHIFT)
#define ARVDE_MCE_MCE_CONTROL_0_IDLE_TIMER_COUNT_RANGE                  10:8
#define ARVDE_MCE_MCE_CONTROL_0_IDLE_TIMER_COUNT_WOFFSET                        0x0
#define ARVDE_MCE_MCE_CONTROL_0_IDLE_TIMER_COUNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CONTROL_0_IDLE_TIMER_COUNT_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define ARVDE_MCE_MCE_CONTROL_0_IDLE_TIMER_COUNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CONTROL_0_IDLE_TIMER_COUNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_CONTROL_0_MCE_ENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_MCE_MCE_CONTROL_0_MCE_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_CONTROL_0_MCE_ENABLE_SHIFT)
#define ARVDE_MCE_MCE_CONTROL_0_MCE_ENABLE_RANGE                        0:0
#define ARVDE_MCE_MCE_CONTROL_0_MCE_ENABLE_WOFFSET                      0x0
#define ARVDE_MCE_MCE_CONTROL_0_MCE_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_CONTROL_0_MCE_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_CONTROL_0_MCE_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CONTROL_0_MCE_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_MCE_MCE_SEQUENCE_0
#define ARVDE_MCE_MCE_SEQUENCE_0                        _MK_ADDR_CONST(0x240c)
#define ARVDE_MCE_MCE_SEQUENCE_0_SECURE                         0x0
#define ARVDE_MCE_MCE_SEQUENCE_0_WORD_COUNT                     0x1
#define ARVDE_MCE_MCE_SEQUENCE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_SEQUENCE_0_RESET_MASK                     _MK_MASK_CONST(0x7ffffff)
#define ARVDE_MCE_MCE_SEQUENCE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_SEQUENCE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_SEQUENCE_0_READ_MASK                      _MK_MASK_CONST(0x7ffffff)
#define ARVDE_MCE_MCE_SEQUENCE_0_WRITE_MASK                     _MK_MASK_CONST(0x7ffffff)
#define ARVDE_MCE_MCE_SEQUENCE_0_INTERLACE_SHIFT                        _MK_SHIFT_CONST(26)
#define ARVDE_MCE_MCE_SEQUENCE_0_INTERLACE_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_SEQUENCE_0_INTERLACE_SHIFT)
#define ARVDE_MCE_MCE_SEQUENCE_0_INTERLACE_RANGE                        26:26
#define ARVDE_MCE_MCE_SEQUENCE_0_INTERLACE_WOFFSET                      0x0
#define ARVDE_MCE_MCE_SEQUENCE_0_INTERLACE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_SEQUENCE_0_INTERLACE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_SEQUENCE_0_INTERLACE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_SEQUENCE_0_INTERLACE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_SEQUENCE_0_VERT_PAD_VC1_SHIFT                     _MK_SHIFT_CONST(23)
#define ARVDE_MCE_MCE_SEQUENCE_0_VERT_PAD_VC1_FIELD                     _MK_FIELD_CONST(0x7, ARVDE_MCE_MCE_SEQUENCE_0_VERT_PAD_VC1_SHIFT)
#define ARVDE_MCE_MCE_SEQUENCE_0_VERT_PAD_VC1_RANGE                     25:23
#define ARVDE_MCE_MCE_SEQUENCE_0_VERT_PAD_VC1_WOFFSET                   0x0
#define ARVDE_MCE_MCE_SEQUENCE_0_VERT_PAD_VC1_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_SEQUENCE_0_VERT_PAD_VC1_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define ARVDE_MCE_MCE_SEQUENCE_0_VERT_PAD_VC1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_SEQUENCE_0_VERT_PAD_VC1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_SEQUENCE_0_HORZ_PAD_VC1_SHIFT                     _MK_SHIFT_CONST(20)
#define ARVDE_MCE_MCE_SEQUENCE_0_HORZ_PAD_VC1_FIELD                     _MK_FIELD_CONST(0x7, ARVDE_MCE_MCE_SEQUENCE_0_HORZ_PAD_VC1_SHIFT)
#define ARVDE_MCE_MCE_SEQUENCE_0_HORZ_PAD_VC1_RANGE                     22:20
#define ARVDE_MCE_MCE_SEQUENCE_0_HORZ_PAD_VC1_WOFFSET                   0x0
#define ARVDE_MCE_MCE_SEQUENCE_0_HORZ_PAD_VC1_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_SEQUENCE_0_HORZ_PAD_VC1_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define ARVDE_MCE_MCE_SEQUENCE_0_HORZ_PAD_VC1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_SEQUENCE_0_HORZ_PAD_VC1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_SEQUENCE_0_VIDEOCOMP_SHIFT                        _MK_SHIFT_CONST(19)
#define ARVDE_MCE_MCE_SEQUENCE_0_VIDEOCOMP_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_SEQUENCE_0_VIDEOCOMP_SHIFT)
#define ARVDE_MCE_MCE_SEQUENCE_0_VIDEOCOMP_RANGE                        19:19
#define ARVDE_MCE_MCE_SEQUENCE_0_VIDEOCOMP_WOFFSET                      0x0
#define ARVDE_MCE_MCE_SEQUENCE_0_VIDEOCOMP_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_SEQUENCE_0_VIDEOCOMP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_SEQUENCE_0_VIDEOCOMP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_SEQUENCE_0_VIDEOCOMP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_SEQUENCE_0_PICTUREHEIGHT_SHIFT                    _MK_SHIFT_CONST(11)
#define ARVDE_MCE_MCE_SEQUENCE_0_PICTUREHEIGHT_FIELD                    _MK_FIELD_CONST(0xff, ARVDE_MCE_MCE_SEQUENCE_0_PICTUREHEIGHT_SHIFT)
#define ARVDE_MCE_MCE_SEQUENCE_0_PICTUREHEIGHT_RANGE                    18:11
#define ARVDE_MCE_MCE_SEQUENCE_0_PICTUREHEIGHT_WOFFSET                  0x0
#define ARVDE_MCE_MCE_SEQUENCE_0_PICTUREHEIGHT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_SEQUENCE_0_PICTUREHEIGHT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define ARVDE_MCE_MCE_SEQUENCE_0_PICTUREHEIGHT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_SEQUENCE_0_PICTUREHEIGHT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_SEQUENCE_0_PICTUREWIDTH_SHIFT                     _MK_SHIFT_CONST(3)
#define ARVDE_MCE_MCE_SEQUENCE_0_PICTUREWIDTH_FIELD                     _MK_FIELD_CONST(0xff, ARVDE_MCE_MCE_SEQUENCE_0_PICTUREWIDTH_SHIFT)
#define ARVDE_MCE_MCE_SEQUENCE_0_PICTUREWIDTH_RANGE                     10:3
#define ARVDE_MCE_MCE_SEQUENCE_0_PICTUREWIDTH_WOFFSET                   0x0
#define ARVDE_MCE_MCE_SEQUENCE_0_PICTUREWIDTH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_SEQUENCE_0_PICTUREWIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define ARVDE_MCE_MCE_SEQUENCE_0_PICTUREWIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_SEQUENCE_0_PICTUREWIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_SEQUENCE_0_VIDEO_STANDARD_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_MCE_MCE_SEQUENCE_0_VIDEO_STANDARD_FIELD                   _MK_FIELD_CONST(0x7, ARVDE_MCE_MCE_SEQUENCE_0_VIDEO_STANDARD_SHIFT)
#define ARVDE_MCE_MCE_SEQUENCE_0_VIDEO_STANDARD_RANGE                   2:0
#define ARVDE_MCE_MCE_SEQUENCE_0_VIDEO_STANDARD_WOFFSET                 0x0
#define ARVDE_MCE_MCE_SEQUENCE_0_VIDEO_STANDARD_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_SEQUENCE_0_VIDEO_STANDARD_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define ARVDE_MCE_MCE_SEQUENCE_0_VIDEO_STANDARD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_SEQUENCE_0_VIDEO_STANDARD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_MCE_MCE_INTRA_DATA_0
#define ARVDE_MCE_MCE_INTRA_DATA_0                      _MK_ADDR_CONST(0x2410)
#define ARVDE_MCE_MCE_INTRA_DATA_0_SECURE                       0x0
#define ARVDE_MCE_MCE_INTRA_DATA_0_WORD_COUNT                   0x1
#define ARVDE_MCE_MCE_INTRA_DATA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INTRA_DATA_0_RESET_MASK                   _MK_MASK_CONST(0xbfff3fff)
#define ARVDE_MCE_MCE_INTRA_DATA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INTRA_DATA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INTRA_DATA_0_READ_MASK                    _MK_MASK_CONST(0xbfff3fff)
#define ARVDE_MCE_MCE_INTRA_DATA_0_WRITE_MASK                   _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_MCE_MCE_INTRA_DATA_0_FLIP_STATUS_SHIFT                    _MK_SHIFT_CONST(31)
#define ARVDE_MCE_MCE_INTRA_DATA_0_FLIP_STATUS_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_INTRA_DATA_0_FLIP_STATUS_SHIFT)
#define ARVDE_MCE_MCE_INTRA_DATA_0_FLIP_STATUS_RANGE                    31:31
#define ARVDE_MCE_MCE_INTRA_DATA_0_FLIP_STATUS_WOFFSET                  0x0
#define ARVDE_MCE_MCE_INTRA_DATA_0_FLIP_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INTRA_DATA_0_FLIP_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_INTRA_DATA_0_FLIP_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INTRA_DATA_0_FLIP_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INTRA_DATA_0_FLIP_STATUS_NORMAL                   _MK_ENUM_CONST(0)
#define ARVDE_MCE_MCE_INTRA_DATA_0_FLIP_STATUS_FLIPPED                  _MK_ENUM_CONST(1)

#define ARVDE_MCE_MCE_INTRA_DATA_0_INTRA_DATA_OUT_ADDR_SHIFT                    _MK_SHIFT_CONST(16)
#define ARVDE_MCE_MCE_INTRA_DATA_0_INTRA_DATA_OUT_ADDR_FIELD                    _MK_FIELD_CONST(0x3fff, ARVDE_MCE_MCE_INTRA_DATA_0_INTRA_DATA_OUT_ADDR_SHIFT)
#define ARVDE_MCE_MCE_INTRA_DATA_0_INTRA_DATA_OUT_ADDR_RANGE                    29:16
#define ARVDE_MCE_MCE_INTRA_DATA_0_INTRA_DATA_OUT_ADDR_WOFFSET                  0x0
#define ARVDE_MCE_MCE_INTRA_DATA_0_INTRA_DATA_OUT_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INTRA_DATA_0_INTRA_DATA_OUT_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x3fff)
#define ARVDE_MCE_MCE_INTRA_DATA_0_INTRA_DATA_OUT_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INTRA_DATA_0_INTRA_DATA_OUT_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_INTRA_DATA_0_INTRA_DATA_IN_ADDR_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_MCE_MCE_INTRA_DATA_0_INTRA_DATA_IN_ADDR_FIELD                     _MK_FIELD_CONST(0x3fff, ARVDE_MCE_MCE_INTRA_DATA_0_INTRA_DATA_IN_ADDR_SHIFT)
#define ARVDE_MCE_MCE_INTRA_DATA_0_INTRA_DATA_IN_ADDR_RANGE                     13:0
#define ARVDE_MCE_MCE_INTRA_DATA_0_INTRA_DATA_IN_ADDR_WOFFSET                   0x0
#define ARVDE_MCE_MCE_INTRA_DATA_0_INTRA_DATA_IN_ADDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INTRA_DATA_0_INTRA_DATA_IN_ADDR_DEFAULT_MASK                      _MK_MASK_CONST(0x3fff)
#define ARVDE_MCE_MCE_INTRA_DATA_0_INTRA_DATA_IN_ADDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INTRA_DATA_0_INTRA_DATA_IN_ADDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_MCE_MCE_PICTURE_0
#define ARVDE_MCE_MCE_PICTURE_0                 _MK_ADDR_CONST(0x2414)
#define ARVDE_MCE_MCE_PICTURE_0_SECURE                  0x0
#define ARVDE_MCE_MCE_PICTURE_0_WORD_COUNT                      0x1
#define ARVDE_MCE_MCE_PICTURE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_RESET_MASK                      _MK_MASK_CONST(0xfffffbf)
#define ARVDE_MCE_MCE_PICTURE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_READ_MASK                       _MK_MASK_CONST(0xfffffbf)
#define ARVDE_MCE_MCE_PICTURE_0_WRITE_MASK                      _MK_MASK_CONST(0xfffffbf)
#define ARVDE_MCE_MCE_PICTURE_0_FCM_SHIFT                       _MK_SHIFT_CONST(26)
#define ARVDE_MCE_MCE_PICTURE_0_FCM_FIELD                       _MK_FIELD_CONST(0x3, ARVDE_MCE_MCE_PICTURE_0_FCM_SHIFT)
#define ARVDE_MCE_MCE_PICTURE_0_FCM_RANGE                       27:26
#define ARVDE_MCE_MCE_PICTURE_0_FCM_WOFFSET                     0x0
#define ARVDE_MCE_MCE_PICTURE_0_FCM_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_FCM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define ARVDE_MCE_MCE_PICTURE_0_FCM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_FCM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_PICTURE_0_INTENSITY_COMP_SHIFT                    _MK_SHIFT_CONST(25)
#define ARVDE_MCE_MCE_PICTURE_0_INTENSITY_COMP_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_PICTURE_0_INTENSITY_COMP_SHIFT)
#define ARVDE_MCE_MCE_PICTURE_0_INTENSITY_COMP_RANGE                    25:25
#define ARVDE_MCE_MCE_PICTURE_0_INTENSITY_COMP_WOFFSET                  0x0
#define ARVDE_MCE_MCE_PICTURE_0_INTENSITY_COMP_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_INTENSITY_COMP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_PICTURE_0_INTENSITY_COMP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_INTENSITY_COMP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_PICTURE_0_INTERPOLATION_MODE_SHIFT                        _MK_SHIFT_CONST(24)
#define ARVDE_MCE_MCE_PICTURE_0_INTERPOLATION_MODE_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_PICTURE_0_INTERPOLATION_MODE_SHIFT)
#define ARVDE_MCE_MCE_PICTURE_0_INTERPOLATION_MODE_RANGE                        24:24
#define ARVDE_MCE_MCE_PICTURE_0_INTERPOLATION_MODE_WOFFSET                      0x0
#define ARVDE_MCE_MCE_PICTURE_0_INTERPOLATION_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_INTERPOLATION_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_PICTURE_0_INTERPOLATION_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_INTERPOLATION_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_PICTURE_0_RANGEREDREF_SHIFT                       _MK_SHIFT_CONST(23)
#define ARVDE_MCE_MCE_PICTURE_0_RANGEREDREF_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_PICTURE_0_RANGEREDREF_SHIFT)
#define ARVDE_MCE_MCE_PICTURE_0_RANGEREDREF_RANGE                       23:23
#define ARVDE_MCE_MCE_PICTURE_0_RANGEREDREF_WOFFSET                     0x0
#define ARVDE_MCE_MCE_PICTURE_0_RANGEREDREF_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_RANGEREDREF_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_PICTURE_0_RANGEREDREF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_RANGEREDREF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_PICTURE_0_RANGEREDCURR_SHIFT                      _MK_SHIFT_CONST(22)
#define ARVDE_MCE_MCE_PICTURE_0_RANGEREDCURR_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_PICTURE_0_RANGEREDCURR_SHIFT)
#define ARVDE_MCE_MCE_PICTURE_0_RANGEREDCURR_RANGE                      22:22
#define ARVDE_MCE_MCE_PICTURE_0_RANGEREDCURR_WOFFSET                    0x0
#define ARVDE_MCE_MCE_PICTURE_0_RANGEREDCURR_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_RANGEREDCURR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_PICTURE_0_RANGEREDCURR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_RANGEREDCURR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_PICTURE_0_PICREFB_SHIFT                   _MK_SHIFT_CONST(16)
#define ARVDE_MCE_MCE_PICTURE_0_PICREFB_FIELD                   _MK_FIELD_CONST(0x3f, ARVDE_MCE_MCE_PICTURE_0_PICREFB_SHIFT)
#define ARVDE_MCE_MCE_PICTURE_0_PICREFB_RANGE                   21:16
#define ARVDE_MCE_MCE_PICTURE_0_PICREFB_WOFFSET                 0x0
#define ARVDE_MCE_MCE_PICTURE_0_PICREFB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_PICREFB_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define ARVDE_MCE_MCE_PICTURE_0_PICREFB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_PICREFB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_PICTURE_0_PICREF_SHIFT                    _MK_SHIFT_CONST(10)
#define ARVDE_MCE_MCE_PICTURE_0_PICREF_FIELD                    _MK_FIELD_CONST(0x3f, ARVDE_MCE_MCE_PICTURE_0_PICREF_SHIFT)
#define ARVDE_MCE_MCE_PICTURE_0_PICREF_RANGE                    15:10
#define ARVDE_MCE_MCE_PICTURE_0_PICREF_WOFFSET                  0x0
#define ARVDE_MCE_MCE_PICTURE_0_PICREF_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_PICREF_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define ARVDE_MCE_MCE_PICTURE_0_PICREF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_PICREF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_PICTURE_0_PICREFB_VC1_SHIFT                       _MK_SHIFT_CONST(16)
#define ARVDE_MCE_MCE_PICTURE_0_PICREFB_VC1_FIELD                       _MK_FIELD_CONST(0x3f, ARVDE_MCE_MCE_PICTURE_0_PICREFB_VC1_SHIFT)
#define ARVDE_MCE_MCE_PICTURE_0_PICREFB_VC1_RANGE                       21:16
#define ARVDE_MCE_MCE_PICTURE_0_PICREFB_VC1_WOFFSET                     0x0
#define ARVDE_MCE_MCE_PICTURE_0_PICREFB_VC1_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_PICREFB_VC1_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define ARVDE_MCE_MCE_PICTURE_0_PICREFB_VC1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_PICREFB_VC1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_PICTURE_0_PICREFB_MPEG4_SHIFT                     _MK_SHIFT_CONST(15)
#define ARVDE_MCE_MCE_PICTURE_0_PICREFB_MPEG4_FIELD                     _MK_FIELD_CONST(0x3f, ARVDE_MCE_MCE_PICTURE_0_PICREFB_MPEG4_SHIFT)
#define ARVDE_MCE_MCE_PICTURE_0_PICREFB_MPEG4_RANGE                     20:15
#define ARVDE_MCE_MCE_PICTURE_0_PICREFB_MPEG4_WOFFSET                   0x0
#define ARVDE_MCE_MCE_PICTURE_0_PICREFB_MPEG4_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_PICREFB_MPEG4_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define ARVDE_MCE_MCE_PICTURE_0_PICREFB_MPEG4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_PICREFB_MPEG4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_PICTURE_0_PICREF_VC1_SHIFT                        _MK_SHIFT_CONST(10)
#define ARVDE_MCE_MCE_PICTURE_0_PICREF_VC1_FIELD                        _MK_FIELD_CONST(0x3f, ARVDE_MCE_MCE_PICTURE_0_PICREF_VC1_SHIFT)
#define ARVDE_MCE_MCE_PICTURE_0_PICREF_VC1_RANGE                        15:10
#define ARVDE_MCE_MCE_PICTURE_0_PICREF_VC1_WOFFSET                      0x0
#define ARVDE_MCE_MCE_PICTURE_0_PICREF_VC1_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_PICREF_VC1_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define ARVDE_MCE_MCE_PICTURE_0_PICREF_VC1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_PICREF_VC1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_PICTURE_0_PICREF_MPEG4_SHIFT                      _MK_SHIFT_CONST(9)
#define ARVDE_MCE_MCE_PICTURE_0_PICREF_MPEG4_FIELD                      _MK_FIELD_CONST(0x3f, ARVDE_MCE_MCE_PICTURE_0_PICREF_MPEG4_SHIFT)
#define ARVDE_MCE_MCE_PICTURE_0_PICREF_MPEG4_RANGE                      14:9
#define ARVDE_MCE_MCE_PICTURE_0_PICREF_MPEG4_WOFFSET                    0x0
#define ARVDE_MCE_MCE_PICTURE_0_PICREF_MPEG4_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_PICREF_MPEG4_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define ARVDE_MCE_MCE_PICTURE_0_PICREF_MPEG4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_PICREF_MPEG4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_PICTURE_0_B_PICTURE_SHIFT                 _MK_SHIFT_CONST(8)
#define ARVDE_MCE_MCE_PICTURE_0_B_PICTURE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_PICTURE_0_B_PICTURE_SHIFT)
#define ARVDE_MCE_MCE_PICTURE_0_B_PICTURE_RANGE                 8:8
#define ARVDE_MCE_MCE_PICTURE_0_B_PICTURE_WOFFSET                       0x0
#define ARVDE_MCE_MCE_PICTURE_0_B_PICTURE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_B_PICTURE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_PICTURE_0_B_PICTURE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_B_PICTURE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_PICTURE_0_ROUNDING_SHIFT                  _MK_SHIFT_CONST(7)
#define ARVDE_MCE_MCE_PICTURE_0_ROUNDING_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_PICTURE_0_ROUNDING_SHIFT)
#define ARVDE_MCE_MCE_PICTURE_0_ROUNDING_RANGE                  7:7
#define ARVDE_MCE_MCE_PICTURE_0_ROUNDING_WOFFSET                        0x0
#define ARVDE_MCE_MCE_PICTURE_0_ROUNDING_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_ROUNDING_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_PICTURE_0_ROUNDING_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_ROUNDING_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_PICTURE_0_OADDRESS_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_MCE_MCE_PICTURE_0_OADDRESS_FIELD                  _MK_FIELD_CONST(0x3f, ARVDE_MCE_MCE_PICTURE_0_OADDRESS_SHIFT)
#define ARVDE_MCE_MCE_PICTURE_0_OADDRESS_RANGE                  5:0
#define ARVDE_MCE_MCE_PICTURE_0_OADDRESS_WOFFSET                        0x0
#define ARVDE_MCE_MCE_PICTURE_0_OADDRESS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_OADDRESS_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define ARVDE_MCE_MCE_PICTURE_0_OADDRESS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_PICTURE_0_OADDRESS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_MCE_VC1_INTENSITY_COMP_0
#define ARVDE_MCE_VC1_INTENSITY_COMP_0                  _MK_ADDR_CONST(0x2418)
#define ARVDE_MCE_VC1_INTENSITY_COMP_0_SECURE                   0x0
#define ARVDE_MCE_VC1_INTENSITY_COMP_0_WORD_COUNT                       0x1
#define ARVDE_MCE_VC1_INTENSITY_COMP_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_VC1_INTENSITY_COMP_0_RESET_MASK                       _MK_MASK_CONST(0xfff)
#define ARVDE_MCE_VC1_INTENSITY_COMP_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_VC1_INTENSITY_COMP_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_VC1_INTENSITY_COMP_0_READ_MASK                        _MK_MASK_CONST(0xfff)
#define ARVDE_MCE_VC1_INTENSITY_COMP_0_WRITE_MASK                       _MK_MASK_CONST(0xfff)
#define ARVDE_MCE_VC1_INTENSITY_COMP_0_LUMSHIFT_SHIFT                   _MK_SHIFT_CONST(6)
#define ARVDE_MCE_VC1_INTENSITY_COMP_0_LUMSHIFT_FIELD                   _MK_FIELD_CONST(0x3f, ARVDE_MCE_VC1_INTENSITY_COMP_0_LUMSHIFT_SHIFT)
#define ARVDE_MCE_VC1_INTENSITY_COMP_0_LUMSHIFT_RANGE                   11:6
#define ARVDE_MCE_VC1_INTENSITY_COMP_0_LUMSHIFT_WOFFSET                 0x0
#define ARVDE_MCE_VC1_INTENSITY_COMP_0_LUMSHIFT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_VC1_INTENSITY_COMP_0_LUMSHIFT_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define ARVDE_MCE_VC1_INTENSITY_COMP_0_LUMSHIFT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_VC1_INTENSITY_COMP_0_LUMSHIFT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_MCE_VC1_INTENSITY_COMP_0_LUMSCALE_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_MCE_VC1_INTENSITY_COMP_0_LUMSCALE_FIELD                   _MK_FIELD_CONST(0x3f, ARVDE_MCE_VC1_INTENSITY_COMP_0_LUMSCALE_SHIFT)
#define ARVDE_MCE_VC1_INTENSITY_COMP_0_LUMSCALE_RANGE                   5:0
#define ARVDE_MCE_VC1_INTENSITY_COMP_0_LUMSCALE_WOFFSET                 0x0
#define ARVDE_MCE_VC1_INTENSITY_COMP_0_LUMSCALE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_VC1_INTENSITY_COMP_0_LUMSCALE_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define ARVDE_MCE_VC1_INTENSITY_COMP_0_LUMSCALE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_VC1_INTENSITY_COMP_0_LUMSCALE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_MCE_MACROBLOCK_0
#define ARVDE_MCE_MACROBLOCK_0                  _MK_ADDR_CONST(0x241c)
#define ARVDE_MCE_MACROBLOCK_0_SECURE                   0x0
#define ARVDE_MCE_MACROBLOCK_0_WORD_COUNT                       0x1
#define ARVDE_MCE_MACROBLOCK_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_0_RESET_MASK                       _MK_MASK_CONST(0x3ffe3fff)
#define ARVDE_MCE_MACROBLOCK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_0_READ_MASK                        _MK_MASK_CONST(0x3ffe3fff)
#define ARVDE_MCE_MACROBLOCK_0_WRITE_MASK                       _MK_MASK_CONST(0x3ffe3fff)
#define ARVDE_MCE_MACROBLOCK_0_MC_SIZE_SHIFT                    _MK_SHIFT_CONST(28)
#define ARVDE_MCE_MACROBLOCK_0_MC_SIZE_FIELD                    _MK_FIELD_CONST(0x3, ARVDE_MCE_MACROBLOCK_0_MC_SIZE_SHIFT)
#define ARVDE_MCE_MACROBLOCK_0_MC_SIZE_RANGE                    29:28
#define ARVDE_MCE_MACROBLOCK_0_MC_SIZE_WOFFSET                  0x0
#define ARVDE_MCE_MACROBLOCK_0_MC_SIZE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_0_MC_SIZE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define ARVDE_MCE_MACROBLOCK_0_MC_SIZE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_0_MC_SIZE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MACROBLOCK_0_MB_TYPE_VC1_SHIFT                        _MK_SHIFT_CONST(22)
#define ARVDE_MCE_MACROBLOCK_0_MB_TYPE_VC1_FIELD                        _MK_FIELD_CONST(0x3f, ARVDE_MCE_MACROBLOCK_0_MB_TYPE_VC1_SHIFT)
#define ARVDE_MCE_MACROBLOCK_0_MB_TYPE_VC1_RANGE                        27:22
#define ARVDE_MCE_MACROBLOCK_0_MB_TYPE_VC1_WOFFSET                      0x0
#define ARVDE_MCE_MACROBLOCK_0_MB_TYPE_VC1_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_0_MB_TYPE_VC1_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define ARVDE_MCE_MACROBLOCK_0_MB_TYPE_VC1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_0_MB_TYPE_VC1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MACROBLOCK_0_REQ_AND_REL_MRB_SHIFT                    _MK_SHIFT_CONST(26)
#define ARVDE_MCE_MACROBLOCK_0_REQ_AND_REL_MRB_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_MCE_MACROBLOCK_0_REQ_AND_REL_MRB_SHIFT)
#define ARVDE_MCE_MACROBLOCK_0_REQ_AND_REL_MRB_RANGE                    26:26
#define ARVDE_MCE_MACROBLOCK_0_REQ_AND_REL_MRB_WOFFSET                  0x0
#define ARVDE_MCE_MACROBLOCK_0_REQ_AND_REL_MRB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_0_REQ_AND_REL_MRB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MACROBLOCK_0_REQ_AND_REL_MRB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_0_REQ_AND_REL_MRB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MACROBLOCK_0_MB_TYPE_MPEG4_H264_SHIFT                 _MK_SHIFT_CONST(22)
#define ARVDE_MCE_MACROBLOCK_0_MB_TYPE_MPEG4_H264_FIELD                 _MK_FIELD_CONST(0x7, ARVDE_MCE_MACROBLOCK_0_MB_TYPE_MPEG4_H264_SHIFT)
#define ARVDE_MCE_MACROBLOCK_0_MB_TYPE_MPEG4_H264_RANGE                 24:22
#define ARVDE_MCE_MACROBLOCK_0_MB_TYPE_MPEG4_H264_WOFFSET                       0x0
#define ARVDE_MCE_MACROBLOCK_0_MB_TYPE_MPEG4_H264_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_0_MB_TYPE_MPEG4_H264_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define ARVDE_MCE_MACROBLOCK_0_MB_TYPE_MPEG4_H264_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_0_MB_TYPE_MPEG4_H264_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MACROBLOCK_0_ERRORCONCEAL_SHIFT                       _MK_SHIFT_CONST(21)
#define ARVDE_MCE_MACROBLOCK_0_ERRORCONCEAL_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MCE_MACROBLOCK_0_ERRORCONCEAL_SHIFT)
#define ARVDE_MCE_MACROBLOCK_0_ERRORCONCEAL_RANGE                       21:21
#define ARVDE_MCE_MACROBLOCK_0_ERRORCONCEAL_WOFFSET                     0x0
#define ARVDE_MCE_MACROBLOCK_0_ERRORCONCEAL_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_0_ERRORCONCEAL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MACROBLOCK_0_ERRORCONCEAL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_0_ERRORCONCEAL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MACROBLOCK_0_FLUSHMBTOPPE_SHIFT                       _MK_SHIFT_CONST(20)
#define ARVDE_MCE_MACROBLOCK_0_FLUSHMBTOPPE_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MCE_MACROBLOCK_0_FLUSHMBTOPPE_SHIFT)
#define ARVDE_MCE_MACROBLOCK_0_FLUSHMBTOPPE_RANGE                       20:20
#define ARVDE_MCE_MACROBLOCK_0_FLUSHMBTOPPE_WOFFSET                     0x0
#define ARVDE_MCE_MACROBLOCK_0_FLUSHMBTOPPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_0_FLUSHMBTOPPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MACROBLOCK_0_FLUSHMBTOPPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_0_FLUSHMBTOPPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MACROBLOCK_0_BIDIRMB_SHIFT                    _MK_SHIFT_CONST(19)
#define ARVDE_MCE_MACROBLOCK_0_BIDIRMB_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_MCE_MACROBLOCK_0_BIDIRMB_SHIFT)
#define ARVDE_MCE_MACROBLOCK_0_BIDIRMB_RANGE                    19:19
#define ARVDE_MCE_MACROBLOCK_0_BIDIRMB_WOFFSET                  0x0
#define ARVDE_MCE_MACROBLOCK_0_BIDIRMB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_0_BIDIRMB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MACROBLOCK_0_BIDIRMB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_0_BIDIRMB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MACROBLOCK_0_MV_RESOLUTION_SHIFT                      _MK_SHIFT_CONST(17)
#define ARVDE_MCE_MACROBLOCK_0_MV_RESOLUTION_FIELD                      _MK_FIELD_CONST(0x3, ARVDE_MCE_MACROBLOCK_0_MV_RESOLUTION_SHIFT)
#define ARVDE_MCE_MACROBLOCK_0_MV_RESOLUTION_RANGE                      18:17
#define ARVDE_MCE_MACROBLOCK_0_MV_RESOLUTION_WOFFSET                    0x0
#define ARVDE_MCE_MACROBLOCK_0_MV_RESOLUTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_0_MV_RESOLUTION_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define ARVDE_MCE_MACROBLOCK_0_MV_RESOLUTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_0_MV_RESOLUTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MACROBLOCK_0_MB_COLUMN_ADDRESS_SHIFT                  _MK_SHIFT_CONST(7)
#define ARVDE_MCE_MACROBLOCK_0_MB_COLUMN_ADDRESS_FIELD                  _MK_FIELD_CONST(0x7f, ARVDE_MCE_MACROBLOCK_0_MB_COLUMN_ADDRESS_SHIFT)
#define ARVDE_MCE_MACROBLOCK_0_MB_COLUMN_ADDRESS_RANGE                  13:7
#define ARVDE_MCE_MACROBLOCK_0_MB_COLUMN_ADDRESS_WOFFSET                        0x0
#define ARVDE_MCE_MACROBLOCK_0_MB_COLUMN_ADDRESS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_0_MB_COLUMN_ADDRESS_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define ARVDE_MCE_MACROBLOCK_0_MB_COLUMN_ADDRESS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_0_MB_COLUMN_ADDRESS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MACROBLOCK_0_MB_ROW_ADDRESS_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_MCE_MACROBLOCK_0_MB_ROW_ADDRESS_FIELD                     _MK_FIELD_CONST(0x7f, ARVDE_MCE_MACROBLOCK_0_MB_ROW_ADDRESS_SHIFT)
#define ARVDE_MCE_MACROBLOCK_0_MB_ROW_ADDRESS_RANGE                     6:0
#define ARVDE_MCE_MACROBLOCK_0_MB_ROW_ADDRESS_WOFFSET                   0x0
#define ARVDE_MCE_MACROBLOCK_0_MB_ROW_ADDRESS_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_0_MB_ROW_ADDRESS_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define ARVDE_MCE_MACROBLOCK_0_MB_ROW_ADDRESS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_0_MB_ROW_ADDRESS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_MCE_CODED_BLOCK_PATTERN_0
#define ARVDE_MCE_CODED_BLOCK_PATTERN_0                 _MK_ADDR_CONST(0x2420)
#define ARVDE_MCE_CODED_BLOCK_PATTERN_0_SECURE                  0x0
#define ARVDE_MCE_CODED_BLOCK_PATTERN_0_WORD_COUNT                      0x1
#define ARVDE_MCE_CODED_BLOCK_PATTERN_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_CODED_BLOCK_PATTERN_0_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_MCE_CODED_BLOCK_PATTERN_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_CODED_BLOCK_PATTERN_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_MCE_CODED_BLOCK_PATTERN_0_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_MCE_CODED_BLOCK_PATTERN_0_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_MCE_CODED_BLOCK_PATTERN_0_PPCBP_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_MCE_CODED_BLOCK_PATTERN_0_PPCBP_FIELD                     _MK_FIELD_CONST(0xffffff, ARVDE_MCE_CODED_BLOCK_PATTERN_0_PPCBP_SHIFT)
#define ARVDE_MCE_CODED_BLOCK_PATTERN_0_PPCBP_RANGE                     23:0
#define ARVDE_MCE_CODED_BLOCK_PATTERN_0_PPCBP_WOFFSET                   0x0
#define ARVDE_MCE_CODED_BLOCK_PATTERN_0_PPCBP_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_CODED_BLOCK_PATTERN_0_PPCBP_DEFAULT_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_MCE_CODED_BLOCK_PATTERN_0_PPCBP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_CODED_BLOCK_PATTERN_0_PPCBP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_MCE_MOTION_VECTOR1_0
#define ARVDE_MCE_MOTION_VECTOR1_0                      _MK_ADDR_CONST(0x2424)
#define ARVDE_MCE_MOTION_VECTOR1_0_SECURE                       0x0
#define ARVDE_MCE_MOTION_VECTOR1_0_WORD_COUNT                   0x1
#define ARVDE_MCE_MOTION_VECTOR1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR1_0_RESET_MASK                   _MK_MASK_CONST(0xfffffff)
#define ARVDE_MCE_MOTION_VECTOR1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR1_0_READ_MASK                    _MK_MASK_CONST(0xfffffff)
#define ARVDE_MCE_MOTION_VECTOR1_0_WRITE_MASK                   _MK_MASK_CONST(0xfffffff)
#define ARVDE_MCE_MOTION_VECTOR1_0_VERTICAL_MV_SHIFT                    _MK_SHIFT_CONST(14)
#define ARVDE_MCE_MOTION_VECTOR1_0_VERTICAL_MV_FIELD                    _MK_FIELD_CONST(0x3fff, ARVDE_MCE_MOTION_VECTOR1_0_VERTICAL_MV_SHIFT)
#define ARVDE_MCE_MOTION_VECTOR1_0_VERTICAL_MV_RANGE                    27:14
#define ARVDE_MCE_MOTION_VECTOR1_0_VERTICAL_MV_WOFFSET                  0x0
#define ARVDE_MCE_MOTION_VECTOR1_0_VERTICAL_MV_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR1_0_VERTICAL_MV_DEFAULT_MASK                     _MK_MASK_CONST(0x3fff)
#define ARVDE_MCE_MOTION_VECTOR1_0_VERTICAL_MV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR1_0_VERTICAL_MV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MOTION_VECTOR1_0_LASTBLOCK_SHIFT                      _MK_SHIFT_CONST(22)
#define ARVDE_MCE_MOTION_VECTOR1_0_LASTBLOCK_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_MCE_MOTION_VECTOR1_0_LASTBLOCK_SHIFT)
#define ARVDE_MCE_MOTION_VECTOR1_0_LASTBLOCK_RANGE                      22:22
#define ARVDE_MCE_MOTION_VECTOR1_0_LASTBLOCK_WOFFSET                    0x0
#define ARVDE_MCE_MOTION_VECTOR1_0_LASTBLOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR1_0_LASTBLOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MOTION_VECTOR1_0_LASTBLOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR1_0_LASTBLOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MOTION_VECTOR1_0_REFAVAIL_SHIFT                       _MK_SHIFT_CONST(19)
#define ARVDE_MCE_MOTION_VECTOR1_0_REFAVAIL_FIELD                       _MK_FIELD_CONST(0x7, ARVDE_MCE_MOTION_VECTOR1_0_REFAVAIL_SHIFT)
#define ARVDE_MCE_MOTION_VECTOR1_0_REFAVAIL_RANGE                       21:19
#define ARVDE_MCE_MOTION_VECTOR1_0_REFAVAIL_WOFFSET                     0x0
#define ARVDE_MCE_MOTION_VECTOR1_0_REFAVAIL_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR1_0_REFAVAIL_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define ARVDE_MCE_MOTION_VECTOR1_0_REFAVAIL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR1_0_REFAVAIL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MOTION_VECTOR1_0_TARGET_BLOCK_ADDR_SHIFT                      _MK_SHIFT_CONST(16)
#define ARVDE_MCE_MOTION_VECTOR1_0_TARGET_BLOCK_ADDR_FIELD                      _MK_FIELD_CONST(0x7, ARVDE_MCE_MOTION_VECTOR1_0_TARGET_BLOCK_ADDR_SHIFT)
#define ARVDE_MCE_MOTION_VECTOR1_0_TARGET_BLOCK_ADDR_RANGE                      18:16
#define ARVDE_MCE_MOTION_VECTOR1_0_TARGET_BLOCK_ADDR_WOFFSET                    0x0
#define ARVDE_MCE_MOTION_VECTOR1_0_TARGET_BLOCK_ADDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR1_0_TARGET_BLOCK_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_MCE_MOTION_VECTOR1_0_TARGET_BLOCK_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR1_0_TARGET_BLOCK_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MOTION_VECTOR1_0_INTRA_MODE_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_MCE_MOTION_VECTOR1_0_INTRA_MODE_FIELD                     _MK_FIELD_CONST(0xffff, ARVDE_MCE_MOTION_VECTOR1_0_INTRA_MODE_SHIFT)
#define ARVDE_MCE_MOTION_VECTOR1_0_INTRA_MODE_RANGE                     15:0
#define ARVDE_MCE_MOTION_VECTOR1_0_INTRA_MODE_WOFFSET                   0x0
#define ARVDE_MCE_MOTION_VECTOR1_0_INTRA_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR1_0_INTRA_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define ARVDE_MCE_MOTION_VECTOR1_0_INTRA_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR1_0_INTRA_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MOTION_VECTOR1_0_HORIZONTAL_MV_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_MCE_MOTION_VECTOR1_0_HORIZONTAL_MV_FIELD                  _MK_FIELD_CONST(0x3fff, ARVDE_MCE_MOTION_VECTOR1_0_HORIZONTAL_MV_SHIFT)
#define ARVDE_MCE_MOTION_VECTOR1_0_HORIZONTAL_MV_RANGE                  13:0
#define ARVDE_MCE_MOTION_VECTOR1_0_HORIZONTAL_MV_WOFFSET                        0x0
#define ARVDE_MCE_MOTION_VECTOR1_0_HORIZONTAL_MV_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR1_0_HORIZONTAL_MV_DEFAULT_MASK                   _MK_MASK_CONST(0x3fff)
#define ARVDE_MCE_MOTION_VECTOR1_0_HORIZONTAL_MV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR1_0_HORIZONTAL_MV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_MCE_MOTION_VECTOR2_0
#define ARVDE_MCE_MOTION_VECTOR2_0                      _MK_ADDR_CONST(0x2428)
#define ARVDE_MCE_MOTION_VECTOR2_0_SECURE                       0x0
#define ARVDE_MCE_MOTION_VECTOR2_0_WORD_COUNT                   0x1
#define ARVDE_MCE_MOTION_VECTOR2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR2_0_RESET_MASK                   _MK_MASK_CONST(0x1fffff)
#define ARVDE_MCE_MOTION_VECTOR2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR2_0_READ_MASK                    _MK_MASK_CONST(0x1fffff)
#define ARVDE_MCE_MOTION_VECTOR2_0_WRITE_MASK                   _MK_MASK_CONST(0x1fffff)
#define ARVDE_MCE_MOTION_VECTOR2_0_H264_REF_STRUCT_SHIFT                        _MK_SHIFT_CONST(19)
#define ARVDE_MCE_MOTION_VECTOR2_0_H264_REF_STRUCT_FIELD                        _MK_FIELD_CONST(0x3, ARVDE_MCE_MOTION_VECTOR2_0_H264_REF_STRUCT_SHIFT)
#define ARVDE_MCE_MOTION_VECTOR2_0_H264_REF_STRUCT_RANGE                        20:19
#define ARVDE_MCE_MOTION_VECTOR2_0_H264_REF_STRUCT_WOFFSET                      0x0
#define ARVDE_MCE_MOTION_VECTOR2_0_H264_REF_STRUCT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR2_0_H264_REF_STRUCT_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define ARVDE_MCE_MOTION_VECTOR2_0_H264_REF_STRUCT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR2_0_H264_REF_STRUCT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MOTION_VECTOR2_0_H264_WP_ENABLE_SHIFT                 _MK_SHIFT_CONST(18)
#define ARVDE_MCE_MOTION_VECTOR2_0_H264_WP_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_MCE_MOTION_VECTOR2_0_H264_WP_ENABLE_SHIFT)
#define ARVDE_MCE_MOTION_VECTOR2_0_H264_WP_ENABLE_RANGE                 18:18
#define ARVDE_MCE_MOTION_VECTOR2_0_H264_WP_ENABLE_WOFFSET                       0x0
#define ARVDE_MCE_MOTION_VECTOR2_0_H264_WP_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR2_0_H264_WP_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MOTION_VECTOR2_0_H264_WP_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR2_0_H264_WP_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MOTION_VECTOR2_0_H264_WP_PARAMS_FOLLOW_SHIFT                  _MK_SHIFT_CONST(17)
#define ARVDE_MCE_MOTION_VECTOR2_0_H264_WP_PARAMS_FOLLOW_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_MCE_MOTION_VECTOR2_0_H264_WP_PARAMS_FOLLOW_SHIFT)
#define ARVDE_MCE_MOTION_VECTOR2_0_H264_WP_PARAMS_FOLLOW_RANGE                  17:17
#define ARVDE_MCE_MOTION_VECTOR2_0_H264_WP_PARAMS_FOLLOW_WOFFSET                        0x0
#define ARVDE_MCE_MOTION_VECTOR2_0_H264_WP_PARAMS_FOLLOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR2_0_H264_WP_PARAMS_FOLLOW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MOTION_VECTOR2_0_H264_WP_PARAMS_FOLLOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR2_0_H264_WP_PARAMS_FOLLOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MOTION_VECTOR2_0_VC1_MV_DIRECTION_SHIFT                       _MK_SHIFT_CONST(17)
#define ARVDE_MCE_MOTION_VECTOR2_0_VC1_MV_DIRECTION_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MCE_MOTION_VECTOR2_0_VC1_MV_DIRECTION_SHIFT)
#define ARVDE_MCE_MOTION_VECTOR2_0_VC1_MV_DIRECTION_RANGE                       17:17
#define ARVDE_MCE_MOTION_VECTOR2_0_VC1_MV_DIRECTION_WOFFSET                     0x0
#define ARVDE_MCE_MOTION_VECTOR2_0_VC1_MV_DIRECTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR2_0_VC1_MV_DIRECTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MOTION_VECTOR2_0_VC1_MV_DIRECTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR2_0_VC1_MV_DIRECTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MOTION_VECTOR2_0_FINAL_MV_SHIFT                       _MK_SHIFT_CONST(16)
#define ARVDE_MCE_MOTION_VECTOR2_0_FINAL_MV_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MCE_MOTION_VECTOR2_0_FINAL_MV_SHIFT)
#define ARVDE_MCE_MOTION_VECTOR2_0_FINAL_MV_RANGE                       16:16
#define ARVDE_MCE_MOTION_VECTOR2_0_FINAL_MV_WOFFSET                     0x0
#define ARVDE_MCE_MOTION_VECTOR2_0_FINAL_MV_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR2_0_FINAL_MV_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MOTION_VECTOR2_0_FINAL_MV_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR2_0_FINAL_MV_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MOTION_VECTOR2_0_LAST_BLOCK_SHIFT                     _MK_SHIFT_CONST(15)
#define ARVDE_MCE_MOTION_VECTOR2_0_LAST_BLOCK_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_MCE_MOTION_VECTOR2_0_LAST_BLOCK_SHIFT)
#define ARVDE_MCE_MOTION_VECTOR2_0_LAST_BLOCK_RANGE                     15:15
#define ARVDE_MCE_MOTION_VECTOR2_0_LAST_BLOCK_WOFFSET                   0x0
#define ARVDE_MCE_MOTION_VECTOR2_0_LAST_BLOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR2_0_LAST_BLOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MOTION_VECTOR2_0_LAST_BLOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR2_0_LAST_BLOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MOTION_VECTOR2_0_ASPECT_RATIO_SHIFT                   _MK_SHIFT_CONST(11)
#define ARVDE_MCE_MOTION_VECTOR2_0_ASPECT_RATIO_FIELD                   _MK_FIELD_CONST(0xf, ARVDE_MCE_MOTION_VECTOR2_0_ASPECT_RATIO_SHIFT)
#define ARVDE_MCE_MOTION_VECTOR2_0_ASPECT_RATIO_RANGE                   14:11
#define ARVDE_MCE_MOTION_VECTOR2_0_ASPECT_RATIO_WOFFSET                 0x0
#define ARVDE_MCE_MOTION_VECTOR2_0_ASPECT_RATIO_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR2_0_ASPECT_RATIO_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define ARVDE_MCE_MOTION_VECTOR2_0_ASPECT_RATIO_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR2_0_ASPECT_RATIO_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MOTION_VECTOR2_0_TARGET_BLOCK_ADDR_SHIFT                      _MK_SHIFT_CONST(6)
#define ARVDE_MCE_MOTION_VECTOR2_0_TARGET_BLOCK_ADDR_FIELD                      _MK_FIELD_CONST(0x1f, ARVDE_MCE_MOTION_VECTOR2_0_TARGET_BLOCK_ADDR_SHIFT)
#define ARVDE_MCE_MOTION_VECTOR2_0_TARGET_BLOCK_ADDR_RANGE                      10:6
#define ARVDE_MCE_MOTION_VECTOR2_0_TARGET_BLOCK_ADDR_WOFFSET                    0x0
#define ARVDE_MCE_MOTION_VECTOR2_0_TARGET_BLOCK_ADDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR2_0_TARGET_BLOCK_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define ARVDE_MCE_MOTION_VECTOR2_0_TARGET_BLOCK_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR2_0_TARGET_BLOCK_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MOTION_VECTOR2_0_PICREF_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_MCE_MOTION_VECTOR2_0_PICREF_FIELD                 _MK_FIELD_CONST(0x3f, ARVDE_MCE_MOTION_VECTOR2_0_PICREF_SHIFT)
#define ARVDE_MCE_MOTION_VECTOR2_0_PICREF_RANGE                 5:0
#define ARVDE_MCE_MOTION_VECTOR2_0_PICREF_WOFFSET                       0x0
#define ARVDE_MCE_MOTION_VECTOR2_0_PICREF_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR2_0_PICREF_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define ARVDE_MCE_MOTION_VECTOR2_0_PICREF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MOTION_VECTOR2_0_PICREF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_MCE_INTERRUPTME_0
#define ARVDE_MCE_INTERRUPTME_0                 _MK_ADDR_CONST(0x242c)
#define ARVDE_MCE_INTERRUPTME_0_SECURE                  0x0
#define ARVDE_MCE_INTERRUPTME_0_WORD_COUNT                      0x1
#define ARVDE_MCE_INTERRUPTME_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_INTERRUPTME_0_RESET_MASK                      _MK_MASK_CONST(0xff)
#define ARVDE_MCE_INTERRUPTME_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_INTERRUPTME_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_MCE_INTERRUPTME_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define ARVDE_MCE_INTERRUPTME_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define ARVDE_MCE_INTERRUPTME_0_TAG_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_MCE_INTERRUPTME_0_TAG_FIELD                       _MK_FIELD_CONST(0xff, ARVDE_MCE_INTERRUPTME_0_TAG_SHIFT)
#define ARVDE_MCE_INTERRUPTME_0_TAG_RANGE                       7:0
#define ARVDE_MCE_INTERRUPTME_0_TAG_WOFFSET                     0x0
#define ARVDE_MCE_INTERRUPTME_0_TAG_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_INTERRUPTME_0_TAG_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define ARVDE_MCE_INTERRUPTME_0_TAG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_INTERRUPTME_0_TAG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_MCE_MCE_STATUS_0
#define ARVDE_MCE_MCE_STATUS_0                  _MK_ADDR_CONST(0x2430)
#define ARVDE_MCE_MCE_STATUS_0_SECURE                   0x0
#define ARVDE_MCE_MCE_STATUS_0_WORD_COUNT                       0x1
#define ARVDE_MCE_MCE_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0xfff03ff)
#define ARVDE_MCE_MCE_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_READ_MASK                        _MK_MASK_CONST(0xfff03ff)
#define ARVDE_MCE_MCE_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0xfff03ff)
#define ARVDE_MCE_MCE_STATUS_0_MCE_WAITING_FOR_MRB_BUF_SHIFT                    _MK_SHIFT_CONST(27)
#define ARVDE_MCE_MCE_STATUS_0_MCE_WAITING_FOR_MRB_BUF_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_STATUS_0_MCE_WAITING_FOR_MRB_BUF_SHIFT)
#define ARVDE_MCE_MCE_STATUS_0_MCE_WAITING_FOR_MRB_BUF_RANGE                    27:27
#define ARVDE_MCE_MCE_STATUS_0_MCE_WAITING_FOR_MRB_BUF_WOFFSET                  0x0
#define ARVDE_MCE_MCE_STATUS_0_MCE_WAITING_FOR_MRB_BUF_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_MCE_WAITING_FOR_MRB_BUF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_STATUS_0_MCE_WAITING_FOR_MRB_BUF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_MCE_WAITING_FOR_MRB_BUF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_STATUS_0_MCE_WAITING_FOR_PPB_BUF_SHIFT                    _MK_SHIFT_CONST(26)
#define ARVDE_MCE_MCE_STATUS_0_MCE_WAITING_FOR_PPB_BUF_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_STATUS_0_MCE_WAITING_FOR_PPB_BUF_SHIFT)
#define ARVDE_MCE_MCE_STATUS_0_MCE_WAITING_FOR_PPB_BUF_RANGE                    26:26
#define ARVDE_MCE_MCE_STATUS_0_MCE_WAITING_FOR_PPB_BUF_WOFFSET                  0x0
#define ARVDE_MCE_MCE_STATUS_0_MCE_WAITING_FOR_PPB_BUF_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_MCE_WAITING_FOR_PPB_BUF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_STATUS_0_MCE_WAITING_FOR_PPB_BUF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_MCE_WAITING_FOR_PPB_BUF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_STATUS_0_MRB_BUF_ID_HELD_SHIFT                    _MK_SHIFT_CONST(25)
#define ARVDE_MCE_MCE_STATUS_0_MRB_BUF_ID_HELD_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_STATUS_0_MRB_BUF_ID_HELD_SHIFT)
#define ARVDE_MCE_MCE_STATUS_0_MRB_BUF_ID_HELD_RANGE                    25:25
#define ARVDE_MCE_MCE_STATUS_0_MRB_BUF_ID_HELD_WOFFSET                  0x0
#define ARVDE_MCE_MCE_STATUS_0_MRB_BUF_ID_HELD_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_MRB_BUF_ID_HELD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_STATUS_0_MRB_BUF_ID_HELD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_MRB_BUF_ID_HELD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_MRB_BUF_SHIFT                  _MK_SHIFT_CONST(24)
#define ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_MRB_BUF_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_MRB_BUF_SHIFT)
#define ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_MRB_BUF_RANGE                  24:24
#define ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_MRB_BUF_WOFFSET                        0x0
#define ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_MRB_BUF_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_MRB_BUF_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_MRB_BUF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_MRB_BUF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_STATUS_0_PPB_FW_BUF_ID_HELD_SHIFT                 _MK_SHIFT_CONST(21)
#define ARVDE_MCE_MCE_STATUS_0_PPB_FW_BUF_ID_HELD_FIELD                 _MK_FIELD_CONST(0x7, ARVDE_MCE_MCE_STATUS_0_PPB_FW_BUF_ID_HELD_SHIFT)
#define ARVDE_MCE_MCE_STATUS_0_PPB_FW_BUF_ID_HELD_RANGE                 23:21
#define ARVDE_MCE_MCE_STATUS_0_PPB_FW_BUF_ID_HELD_WOFFSET                       0x0
#define ARVDE_MCE_MCE_STATUS_0_PPB_FW_BUF_ID_HELD_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_PPB_FW_BUF_ID_HELD_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define ARVDE_MCE_MCE_STATUS_0_PPB_FW_BUF_ID_HELD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_PPB_FW_BUF_ID_HELD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_FW_PPB_BUF_SHIFT                       _MK_SHIFT_CONST(20)
#define ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_FW_PPB_BUF_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_FW_PPB_BUF_SHIFT)
#define ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_FW_PPB_BUF_RANGE                       20:20
#define ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_FW_PPB_BUF_WOFFSET                     0x0
#define ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_FW_PPB_BUF_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_FW_PPB_BUF_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_FW_PPB_BUF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_FW_PPB_BUF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_STATUS_0_PPB_BUF_ID_HELD_SHIFT                    _MK_SHIFT_CONST(17)
#define ARVDE_MCE_MCE_STATUS_0_PPB_BUF_ID_HELD_FIELD                    _MK_FIELD_CONST(0x7, ARVDE_MCE_MCE_STATUS_0_PPB_BUF_ID_HELD_SHIFT)
#define ARVDE_MCE_MCE_STATUS_0_PPB_BUF_ID_HELD_RANGE                    19:17
#define ARVDE_MCE_MCE_STATUS_0_PPB_BUF_ID_HELD_WOFFSET                  0x0
#define ARVDE_MCE_MCE_STATUS_0_PPB_BUF_ID_HELD_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_PPB_BUF_ID_HELD_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define ARVDE_MCE_MCE_STATUS_0_PPB_BUF_ID_HELD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_PPB_BUF_ID_HELD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_PPB_BUF_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_PPB_BUF_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_PPB_BUF_SHIFT)
#define ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_PPB_BUF_RANGE                  16:16
#define ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_PPB_BUF_WOFFSET                        0x0
#define ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_PPB_BUF_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_PPB_BUF_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_PPB_BUF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_MCE_HOLDS_PPB_BUF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_STATUS_0_MCE_IDLE_DETECT_SHIFT                    _MK_SHIFT_CONST(9)
#define ARVDE_MCE_MCE_STATUS_0_MCE_IDLE_DETECT_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_STATUS_0_MCE_IDLE_DETECT_SHIFT)
#define ARVDE_MCE_MCE_STATUS_0_MCE_IDLE_DETECT_RANGE                    9:9
#define ARVDE_MCE_MCE_STATUS_0_MCE_IDLE_DETECT_WOFFSET                  0x0
#define ARVDE_MCE_MCE_STATUS_0_MCE_IDLE_DETECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_MCE_IDLE_DETECT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_STATUS_0_MCE_IDLE_DETECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_MCE_IDLE_DETECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_STATUS_0_MCE_IDLE_SHIFT                   _MK_SHIFT_CONST(8)
#define ARVDE_MCE_MCE_STATUS_0_MCE_IDLE_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_STATUS_0_MCE_IDLE_SHIFT)
#define ARVDE_MCE_MCE_STATUS_0_MCE_IDLE_RANGE                   8:8
#define ARVDE_MCE_MCE_STATUS_0_MCE_IDLE_WOFFSET                 0x0
#define ARVDE_MCE_MCE_STATUS_0_MCE_IDLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_MCE_IDLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_STATUS_0_MCE_IDLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_MCE_IDLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_STATUS_0_NONMV_TASKQ_FULL_SHIFT                   _MK_SHIFT_CONST(7)
#define ARVDE_MCE_MCE_STATUS_0_NONMV_TASKQ_FULL_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_STATUS_0_NONMV_TASKQ_FULL_SHIFT)
#define ARVDE_MCE_MCE_STATUS_0_NONMV_TASKQ_FULL_RANGE                   7:7
#define ARVDE_MCE_MCE_STATUS_0_NONMV_TASKQ_FULL_WOFFSET                 0x0
#define ARVDE_MCE_MCE_STATUS_0_NONMV_TASKQ_FULL_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_NONMV_TASKQ_FULL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_STATUS_0_NONMV_TASKQ_FULL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_NONMV_TASKQ_FULL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_STATUS_0_NONMV_TASKQ_EMPTY_SHIFT                  _MK_SHIFT_CONST(6)
#define ARVDE_MCE_MCE_STATUS_0_NONMV_TASKQ_EMPTY_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_STATUS_0_NONMV_TASKQ_EMPTY_SHIFT)
#define ARVDE_MCE_MCE_STATUS_0_NONMV_TASKQ_EMPTY_RANGE                  6:6
#define ARVDE_MCE_MCE_STATUS_0_NONMV_TASKQ_EMPTY_WOFFSET                        0x0
#define ARVDE_MCE_MCE_STATUS_0_NONMV_TASKQ_EMPTY_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_NONMV_TASKQ_EMPTY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_STATUS_0_NONMV_TASKQ_EMPTY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_NONMV_TASKQ_EMPTY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_STATUS_0_MV_TASKQ_FULL_SHIFT                      _MK_SHIFT_CONST(5)
#define ARVDE_MCE_MCE_STATUS_0_MV_TASKQ_FULL_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_STATUS_0_MV_TASKQ_FULL_SHIFT)
#define ARVDE_MCE_MCE_STATUS_0_MV_TASKQ_FULL_RANGE                      5:5
#define ARVDE_MCE_MCE_STATUS_0_MV_TASKQ_FULL_WOFFSET                    0x0
#define ARVDE_MCE_MCE_STATUS_0_MV_TASKQ_FULL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_MV_TASKQ_FULL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_STATUS_0_MV_TASKQ_FULL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_MV_TASKQ_FULL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_STATUS_0_MV_TASKQ_EMPTY_SHIFT                     _MK_SHIFT_CONST(4)
#define ARVDE_MCE_MCE_STATUS_0_MV_TASKQ_EMPTY_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_STATUS_0_MV_TASKQ_EMPTY_SHIFT)
#define ARVDE_MCE_MCE_STATUS_0_MV_TASKQ_EMPTY_RANGE                     4:4
#define ARVDE_MCE_MCE_STATUS_0_MV_TASKQ_EMPTY_WOFFSET                   0x0
#define ARVDE_MCE_MCE_STATUS_0_MV_TASKQ_EMPTY_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_MV_TASKQ_EMPTY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_STATUS_0_MV_TASKQ_EMPTY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_MV_TASKQ_EMPTY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_STATUS_0_CBPQ_FULL_SHIFT                  _MK_SHIFT_CONST(3)
#define ARVDE_MCE_MCE_STATUS_0_CBPQ_FULL_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_STATUS_0_CBPQ_FULL_SHIFT)
#define ARVDE_MCE_MCE_STATUS_0_CBPQ_FULL_RANGE                  3:3
#define ARVDE_MCE_MCE_STATUS_0_CBPQ_FULL_WOFFSET                        0x0
#define ARVDE_MCE_MCE_STATUS_0_CBPQ_FULL_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_CBPQ_FULL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_STATUS_0_CBPQ_FULL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_CBPQ_FULL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_STATUS_0_CBPQ_EMPTY_SHIFT                 _MK_SHIFT_CONST(2)
#define ARVDE_MCE_MCE_STATUS_0_CBPQ_EMPTY_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_STATUS_0_CBPQ_EMPTY_SHIFT)
#define ARVDE_MCE_MCE_STATUS_0_CBPQ_EMPTY_RANGE                 2:2
#define ARVDE_MCE_MCE_STATUS_0_CBPQ_EMPTY_WOFFSET                       0x0
#define ARVDE_MCE_MCE_STATUS_0_CBPQ_EMPTY_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_CBPQ_EMPTY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_STATUS_0_CBPQ_EMPTY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_CBPQ_EMPTY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_STATUS_0_CMDQ_FULL_SHIFT                  _MK_SHIFT_CONST(1)
#define ARVDE_MCE_MCE_STATUS_0_CMDQ_FULL_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_STATUS_0_CMDQ_FULL_SHIFT)
#define ARVDE_MCE_MCE_STATUS_0_CMDQ_FULL_RANGE                  1:1
#define ARVDE_MCE_MCE_STATUS_0_CMDQ_FULL_WOFFSET                        0x0
#define ARVDE_MCE_MCE_STATUS_0_CMDQ_FULL_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_CMDQ_FULL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_STATUS_0_CMDQ_FULL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_CMDQ_FULL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_STATUS_0_CMDQ_EMPTY_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_MCE_MCE_STATUS_0_CMDQ_EMPTY_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_STATUS_0_CMDQ_EMPTY_SHIFT)
#define ARVDE_MCE_MCE_STATUS_0_CMDQ_EMPTY_RANGE                 0:0
#define ARVDE_MCE_MCE_STATUS_0_CMDQ_EMPTY_WOFFSET                       0x0
#define ARVDE_MCE_MCE_STATUS_0_CMDQ_EMPTY_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_CMDQ_EMPTY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_STATUS_0_CMDQ_EMPTY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_STATUS_0_CMDQ_EMPTY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_MCE_MCE_INT_EN_0
#define ARVDE_MCE_MCE_INT_EN_0                  _MK_ADDR_CONST(0x2434)
#define ARVDE_MCE_MCE_INT_EN_0_SECURE                   0x0
#define ARVDE_MCE_MCE_INT_EN_0_WORD_COUNT                       0x1
#define ARVDE_MCE_MCE_INT_EN_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INT_EN_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INT_EN_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INT_EN_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INT_EN_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_MCE_MCE_INT_EN_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_MCE_MCE_INT_EN_0_DUMMY_SHIFT                      _MK_SHIFT_CONST(1)
#define ARVDE_MCE_MCE_INT_EN_0_DUMMY_FIELD                      _MK_FIELD_CONST(0x7fffffff, ARVDE_MCE_MCE_INT_EN_0_DUMMY_SHIFT)
#define ARVDE_MCE_MCE_INT_EN_0_DUMMY_RANGE                      31:1
#define ARVDE_MCE_MCE_INT_EN_0_DUMMY_WOFFSET                    0x0
#define ARVDE_MCE_MCE_INT_EN_0_DUMMY_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INT_EN_0_DUMMY_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INT_EN_0_DUMMY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INT_EN_0_DUMMY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_INT_EN_0_CLAMPING_DONE_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_MCE_MCE_INT_EN_0_CLAMPING_DONE_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_INT_EN_0_CLAMPING_DONE_SHIFT)
#define ARVDE_MCE_MCE_INT_EN_0_CLAMPING_DONE_RANGE                      0:0
#define ARVDE_MCE_MCE_INT_EN_0_CLAMPING_DONE_WOFFSET                    0x0
#define ARVDE_MCE_MCE_INT_EN_0_CLAMPING_DONE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INT_EN_0_CLAMPING_DONE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INT_EN_0_CLAMPING_DONE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INT_EN_0_CLAMPING_DONE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_MCE_MCE_INT_STAT_0
#define ARVDE_MCE_MCE_INT_STAT_0                        _MK_ADDR_CONST(0x2438)
#define ARVDE_MCE_MCE_INT_STAT_0_SECURE                         0x0
#define ARVDE_MCE_MCE_INT_STAT_0_WORD_COUNT                     0x1
#define ARVDE_MCE_MCE_INT_STAT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INT_STAT_0_RESET_MASK                     _MK_MASK_CONST(0x11)
#define ARVDE_MCE_MCE_INT_STAT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INT_STAT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INT_STAT_0_READ_MASK                      _MK_MASK_CONST(0x11)
#define ARVDE_MCE_MCE_INT_STAT_0_WRITE_MASK                     _MK_MASK_CONST(0x11)
#define ARVDE_MCE_MCE_INT_STAT_0_INTERRUPTME_SHIFT                      _MK_SHIFT_CONST(4)
#define ARVDE_MCE_MCE_INT_STAT_0_INTERRUPTME_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_INT_STAT_0_INTERRUPTME_SHIFT)
#define ARVDE_MCE_MCE_INT_STAT_0_INTERRUPTME_RANGE                      4:4
#define ARVDE_MCE_MCE_INT_STAT_0_INTERRUPTME_WOFFSET                    0x0
#define ARVDE_MCE_MCE_INT_STAT_0_INTERRUPTME_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INT_STAT_0_INTERRUPTME_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_INT_STAT_0_INTERRUPTME_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INT_STAT_0_INTERRUPTME_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_INT_STAT_0_CLAMPING_DONE_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_MCE_MCE_INT_STAT_0_CLAMPING_DONE_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_INT_STAT_0_CLAMPING_DONE_SHIFT)
#define ARVDE_MCE_MCE_INT_STAT_0_CLAMPING_DONE_RANGE                    0:0
#define ARVDE_MCE_MCE_INT_STAT_0_CLAMPING_DONE_WOFFSET                  0x0
#define ARVDE_MCE_MCE_INT_STAT_0_CLAMPING_DONE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INT_STAT_0_CLAMPING_DONE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_INT_STAT_0_CLAMPING_DONE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_INT_STAT_0_CLAMPING_DONE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_MCE_MCE_DEBUG1_0
#define ARVDE_MCE_MCE_DEBUG1_0                  _MK_ADDR_CONST(0x243c)
#define ARVDE_MCE_MCE_DEBUG1_0_SECURE                   0x0
#define ARVDE_MCE_MCE_DEBUG1_0_WORD_COUNT                       0x1
#define ARVDE_MCE_MCE_DEBUG1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_DEBUG1_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define ARVDE_MCE_MCE_DEBUG1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_DEBUG1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_DEBUG1_0_READ_MASK                        _MK_MASK_CONST(0xf)
#define ARVDE_MCE_MCE_DEBUG1_0_WRITE_MASK                       _MK_MASK_CONST(0xf)
#define ARVDE_MCE_MCE_DEBUG1_0_STATEMACHINE_ID_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_MCE_MCE_DEBUG1_0_STATEMACHINE_ID_FIELD                    _MK_FIELD_CONST(0xf, ARVDE_MCE_MCE_DEBUG1_0_STATEMACHINE_ID_SHIFT)
#define ARVDE_MCE_MCE_DEBUG1_0_STATEMACHINE_ID_RANGE                    3:0
#define ARVDE_MCE_MCE_DEBUG1_0_STATEMACHINE_ID_WOFFSET                  0x0
#define ARVDE_MCE_MCE_DEBUG1_0_STATEMACHINE_ID_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_DEBUG1_0_STATEMACHINE_ID_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define ARVDE_MCE_MCE_DEBUG1_0_STATEMACHINE_ID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_DEBUG1_0_STATEMACHINE_ID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_MCE_MCE_DEBUG1_STATUS_0
#define ARVDE_MCE_MCE_DEBUG1_STATUS_0                   _MK_ADDR_CONST(0x2440)
#define ARVDE_MCE_MCE_DEBUG1_STATUS_0_SECURE                    0x0
#define ARVDE_MCE_MCE_DEBUG1_STATUS_0_WORD_COUNT                        0x1
#define ARVDE_MCE_MCE_DEBUG1_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_DEBUG1_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_DEBUG1_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_DEBUG1_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_DEBUG1_STATUS_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_MCE_MCE_DEBUG1_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_DEBUG1_STATUS_0_STATEMACHINE_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_MCE_MCE_DEBUG1_STATUS_0_STATEMACHINE_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, ARVDE_MCE_MCE_DEBUG1_STATUS_0_STATEMACHINE_DATA_SHIFT)
#define ARVDE_MCE_MCE_DEBUG1_STATUS_0_STATEMACHINE_DATA_RANGE                   31:0
#define ARVDE_MCE_MCE_DEBUG1_STATUS_0_STATEMACHINE_DATA_WOFFSET                 0x0
#define ARVDE_MCE_MCE_DEBUG1_STATUS_0_STATEMACHINE_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_DEBUG1_STATUS_0_STATEMACHINE_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_DEBUG1_STATUS_0_STATEMACHINE_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_DEBUG1_STATUS_0_STATEMACHINE_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_MCE_MRB_STATUS_0
#define ARVDE_MCE_MRB_STATUS_0                  _MK_ADDR_CONST(0x2444)
#define ARVDE_MCE_MRB_STATUS_0_SECURE                   0x0
#define ARVDE_MCE_MRB_STATUS_0_WORD_COUNT                       0x1
#define ARVDE_MCE_MRB_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MRB_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MRB_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MRB_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MRB_STATUS_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_MCE_MRB_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MRB_STATUS_0_BUF0_STATE_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_MCE_MRB_STATUS_0_BUF0_STATE_FIELD                 _MK_FIELD_CONST(0x3, ARVDE_MCE_MRB_STATUS_0_BUF0_STATE_SHIFT)
#define ARVDE_MCE_MRB_STATUS_0_BUF0_STATE_RANGE                 1:0
#define ARVDE_MCE_MRB_STATUS_0_BUF0_STATE_WOFFSET                       0x0
#define ARVDE_MCE_MRB_STATUS_0_BUF0_STATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MRB_STATUS_0_BUF0_STATE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MRB_STATUS_0_BUF0_STATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MRB_STATUS_0_BUF0_STATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MRB_STATUS_0_BUF1_STATE_SHIFT                 _MK_SHIFT_CONST(2)
#define ARVDE_MCE_MRB_STATUS_0_BUF1_STATE_FIELD                 _MK_FIELD_CONST(0x3, ARVDE_MCE_MRB_STATUS_0_BUF1_STATE_SHIFT)
#define ARVDE_MCE_MRB_STATUS_0_BUF1_STATE_RANGE                 3:2
#define ARVDE_MCE_MRB_STATUS_0_BUF1_STATE_WOFFSET                       0x0
#define ARVDE_MCE_MRB_STATUS_0_BUF1_STATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MRB_STATUS_0_BUF1_STATE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MRB_STATUS_0_BUF1_STATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MRB_STATUS_0_BUF1_STATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MRB_STATUS_0_RESERVED_SHIFT                   _MK_SHIFT_CONST(4)
#define ARVDE_MCE_MRB_STATUS_0_RESERVED_FIELD                   _MK_FIELD_CONST(0xfffffff, ARVDE_MCE_MRB_STATUS_0_RESERVED_SHIFT)
#define ARVDE_MCE_MRB_STATUS_0_RESERVED_RANGE                   31:4
#define ARVDE_MCE_MRB_STATUS_0_RESERVED_WOFFSET                 0x0
#define ARVDE_MCE_MRB_STATUS_0_RESERVED_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MRB_STATUS_0_RESERVED_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MRB_STATUS_0_RESERVED_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MRB_STATUS_0_RESERVED_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_MCE_MCE_SPARE_REG_0
#define ARVDE_MCE_MCE_SPARE_REG_0                       _MK_ADDR_CONST(0x2448)
#define ARVDE_MCE_MCE_SPARE_REG_0_SECURE                        0x0
#define ARVDE_MCE_MCE_SPARE_REG_0_WORD_COUNT                    0x1
#define ARVDE_MCE_MCE_SPARE_REG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_SPARE_REG_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_MCE_MCE_SPARE_REG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_SPARE_REG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_SPARE_REG_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_MCE_MCE_SPARE_REG_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_MCE_MCE_SPARE_REG_0_SPARE_BITS_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_MCE_MCE_SPARE_REG_0_SPARE_BITS_FIELD                      _MK_FIELD_CONST(0xffffffff, ARVDE_MCE_MCE_SPARE_REG_0_SPARE_BITS_SHIFT)
#define ARVDE_MCE_MCE_SPARE_REG_0_SPARE_BITS_RANGE                      31:0
#define ARVDE_MCE_MCE_SPARE_REG_0_SPARE_BITS_WOFFSET                    0x0
#define ARVDE_MCE_MCE_SPARE_REG_0_SPARE_BITS_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_SPARE_REG_0_SPARE_BITS_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_MCE_MCE_SPARE_REG_0_SPARE_BITS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_SPARE_REG_0_SPARE_BITS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Reserved address 9292 [0x244c]

// Reserved address 9296 [0x2450]

// Reserved address 9300 [0x2454]

// Reserved address 9304 [0x2458]

// Reserved address 9308 [0x245c]

// Reserved address 9312 [0x2460]

// Register ARVDE_MCE_MCE_CMD_PKT_EXT_0
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0                     _MK_ADDR_CONST(0x2464)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_SECURE                      0x0
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_WORD_COUNT                  0x1
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_RESET_MASK                  _MK_MASK_CONST(0x1f)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_READ_MASK                   _MK_MASK_CONST(0x1f)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_WRITE_MASK                  _MK_MASK_CONST(0x1f)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWSEQ_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWSEQ_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWSEQ_SHIFT)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWSEQ_RANGE                        0:0
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWSEQ_WOFFSET                      0x0
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWSEQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWSEQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWSEQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWSEQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWMB1_SHIFT                        _MK_SHIFT_CONST(1)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWMB1_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWMB1_SHIFT)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWMB1_RANGE                        1:1
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWMB1_WOFFSET                      0x0
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWMB1_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWMB1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWMB1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWMB1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA_SHIFT                      _MK_SHIFT_CONST(2)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA_SHIFT)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA_RANGE                      2:2
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA_WOFFSET                    0x0
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA1_SHIFT                     _MK_SHIFT_CONST(3)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA1_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA1_SHIFT)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA1_RANGE                     3:3
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA1_WOFFSET                   0x0
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA1_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA2_SHIFT                     _MK_SHIFT_CONST(4)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA2_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA2_SHIFT)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA2_RANGE                     4:4
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA2_WOFFSET                   0x0
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA2_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MCE_CMD_PKT_EXT_0_NEWINTRA2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_MCE_PICTURE_SIZE_0
#define ARVDE_MCE_PICTURE_SIZE_0                        _MK_ADDR_CONST(0x2468)
#define ARVDE_MCE_PICTURE_SIZE_0_SECURE                         0x0
#define ARVDE_MCE_PICTURE_SIZE_0_WORD_COUNT                     0x1
#define ARVDE_MCE_PICTURE_SIZE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_PICTURE_SIZE_0_RESET_MASK                     _MK_MASK_CONST(0x1ff1ff)
#define ARVDE_MCE_PICTURE_SIZE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_MCE_PICTURE_SIZE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_PICTURE_SIZE_0_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_MCE_PICTURE_SIZE_0_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define ARVDE_MCE_PICTURE_SIZE_0_RESERVED_WIDTH_SHIFT                   _MK_SHIFT_CONST(21)
#define ARVDE_MCE_PICTURE_SIZE_0_RESERVED_WIDTH_FIELD                   _MK_FIELD_CONST(0x7, ARVDE_MCE_PICTURE_SIZE_0_RESERVED_WIDTH_SHIFT)
#define ARVDE_MCE_PICTURE_SIZE_0_RESERVED_WIDTH_RANGE                   23:21
#define ARVDE_MCE_PICTURE_SIZE_0_RESERVED_WIDTH_WOFFSET                 0x0
#define ARVDE_MCE_PICTURE_SIZE_0_RESERVED_WIDTH_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_PICTURE_SIZE_0_RESERVED_WIDTH_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_PICTURE_SIZE_0_RESERVED_WIDTH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_PICTURE_SIZE_0_RESERVED_WIDTH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_MCE_PICTURE_SIZE_0_PICTURE_WIDTH_SHIFT                    _MK_SHIFT_CONST(12)
#define ARVDE_MCE_PICTURE_SIZE_0_PICTURE_WIDTH_FIELD                    _MK_FIELD_CONST(0x1ff, ARVDE_MCE_PICTURE_SIZE_0_PICTURE_WIDTH_SHIFT)
#define ARVDE_MCE_PICTURE_SIZE_0_PICTURE_WIDTH_RANGE                    20:12
#define ARVDE_MCE_PICTURE_SIZE_0_PICTURE_WIDTH_WOFFSET                  0x0
#define ARVDE_MCE_PICTURE_SIZE_0_PICTURE_WIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_PICTURE_SIZE_0_PICTURE_WIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0x1ff)
#define ARVDE_MCE_PICTURE_SIZE_0_PICTURE_WIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_PICTURE_SIZE_0_PICTURE_WIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_MCE_PICTURE_SIZE_0_RESERVED_HEIGHT_SHIFT                  _MK_SHIFT_CONST(9)
#define ARVDE_MCE_PICTURE_SIZE_0_RESERVED_HEIGHT_FIELD                  _MK_FIELD_CONST(0x7, ARVDE_MCE_PICTURE_SIZE_0_RESERVED_HEIGHT_SHIFT)
#define ARVDE_MCE_PICTURE_SIZE_0_RESERVED_HEIGHT_RANGE                  11:9
#define ARVDE_MCE_PICTURE_SIZE_0_RESERVED_HEIGHT_WOFFSET                        0x0
#define ARVDE_MCE_PICTURE_SIZE_0_RESERVED_HEIGHT_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_PICTURE_SIZE_0_RESERVED_HEIGHT_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_PICTURE_SIZE_0_RESERVED_HEIGHT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_PICTURE_SIZE_0_RESERVED_HEIGHT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_MCE_PICTURE_SIZE_0_PICTURE_HEIGHT_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_MCE_PICTURE_SIZE_0_PICTURE_HEIGHT_FIELD                   _MK_FIELD_CONST(0x1ff, ARVDE_MCE_PICTURE_SIZE_0_PICTURE_HEIGHT_SHIFT)
#define ARVDE_MCE_PICTURE_SIZE_0_PICTURE_HEIGHT_RANGE                   8:0
#define ARVDE_MCE_PICTURE_SIZE_0_PICTURE_HEIGHT_WOFFSET                 0x0
#define ARVDE_MCE_PICTURE_SIZE_0_PICTURE_HEIGHT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_PICTURE_SIZE_0_PICTURE_HEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x1ff)
#define ARVDE_MCE_PICTURE_SIZE_0_PICTURE_HEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_PICTURE_SIZE_0_PICTURE_HEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_MCE_MACROBLOCK_ADDRESS_0
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0                  _MK_ADDR_CONST(0x246c)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_SECURE                   0x0
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_WORD_COUNT                       0x1
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_RESET_MASK                       _MK_MASK_CONST(0xff0ff)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_RESERVED_COL_SHIFT                       _MK_SHIFT_CONST(20)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_RESERVED_COL_FIELD                       _MK_FIELD_CONST(0xf, ARVDE_MCE_MACROBLOCK_ADDRESS_0_RESERVED_COL_SHIFT)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_RESERVED_COL_RANGE                       23:20
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_RESERVED_COL_WOFFSET                     0x0
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_RESERVED_COL_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_RESERVED_COL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_RESERVED_COL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_RESERVED_COL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_MB_COLUMN_ADDRESS_SHIFT                  _MK_SHIFT_CONST(12)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_MB_COLUMN_ADDRESS_FIELD                  _MK_FIELD_CONST(0xff, ARVDE_MCE_MACROBLOCK_ADDRESS_0_MB_COLUMN_ADDRESS_SHIFT)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_MB_COLUMN_ADDRESS_RANGE                  19:12
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_MB_COLUMN_ADDRESS_WOFFSET                        0x0
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_MB_COLUMN_ADDRESS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_MB_COLUMN_ADDRESS_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_MB_COLUMN_ADDRESS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_MB_COLUMN_ADDRESS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_RESERVED_ROW_SHIFT                       _MK_SHIFT_CONST(8)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_RESERVED_ROW_FIELD                       _MK_FIELD_CONST(0xf, ARVDE_MCE_MACROBLOCK_ADDRESS_0_RESERVED_ROW_SHIFT)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_RESERVED_ROW_RANGE                       11:8
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_RESERVED_ROW_WOFFSET                     0x0
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_RESERVED_ROW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_RESERVED_ROW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_RESERVED_ROW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_RESERVED_ROW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_MB_ROW_ADDRESS_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_MB_ROW_ADDRESS_FIELD                     _MK_FIELD_CONST(0xff, ARVDE_MCE_MACROBLOCK_ADDRESS_0_MB_ROW_ADDRESS_SHIFT)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_MB_ROW_ADDRESS_RANGE                     7:0
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_MB_ROW_ADDRESS_WOFFSET                   0x0
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_MB_ROW_ADDRESS_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_MB_ROW_ADDRESS_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_MB_ROW_ADDRESS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_MACROBLOCK_ADDRESS_0_MB_ROW_ADDRESS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_MCE_FIFO_CONTROL_0
#define ARVDE_MCE_FIFO_CONTROL_0                        _MK_ADDR_CONST(0x2470)
#define ARVDE_MCE_FIFO_CONTROL_0_SECURE                         0x0
#define ARVDE_MCE_FIFO_CONTROL_0_WORD_COUNT                     0x1
#define ARVDE_MCE_FIFO_CONTROL_0_RESET_VAL                      _MK_MASK_CONST(0x40000)
#define ARVDE_MCE_FIFO_CONTROL_0_RESET_MASK                     _MK_MASK_CONST(0x7003f)
#define ARVDE_MCE_FIFO_CONTROL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_MCE_FIFO_CONTROL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_FIFO_CONTROL_0_READ_MASK                      _MK_MASK_CONST(0x7003f)
#define ARVDE_MCE_FIFO_CONTROL_0_WRITE_MASK                     _MK_MASK_CONST(0x70000)
#define ARVDE_MCE_FIFO_CONTROL_0_CMDQ_FLUSH_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_MCE_FIFO_CONTROL_0_CMDQ_FLUSH_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MCE_FIFO_CONTROL_0_CMDQ_FLUSH_SHIFT)
#define ARVDE_MCE_FIFO_CONTROL_0_CMDQ_FLUSH_RANGE                       0:0
#define ARVDE_MCE_FIFO_CONTROL_0_CMDQ_FLUSH_WOFFSET                     0x0
#define ARVDE_MCE_FIFO_CONTROL_0_CMDQ_FLUSH_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_FIFO_CONTROL_0_CMDQ_FLUSH_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_MCE_FIFO_CONTROL_0_CMDQ_FLUSH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_FIFO_CONTROL_0_CMDQ_FLUSH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_FIFO_CONTROL_0_CMDQ_FLUSH_NOP                 _MK_ENUM_CONST(0)
#define ARVDE_MCE_FIFO_CONTROL_0_CMDQ_FLUSH_FLUSH                       _MK_ENUM_CONST(1)

#define ARVDE_MCE_FIFO_CONTROL_0_CBPQ_FLUSH_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_MCE_FIFO_CONTROL_0_CBPQ_FLUSH_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MCE_FIFO_CONTROL_0_CBPQ_FLUSH_SHIFT)
#define ARVDE_MCE_FIFO_CONTROL_0_CBPQ_FLUSH_RANGE                       1:1
#define ARVDE_MCE_FIFO_CONTROL_0_CBPQ_FLUSH_WOFFSET                     0x0
#define ARVDE_MCE_FIFO_CONTROL_0_CBPQ_FLUSH_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_FIFO_CONTROL_0_CBPQ_FLUSH_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_MCE_FIFO_CONTROL_0_CBPQ_FLUSH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_FIFO_CONTROL_0_CBPQ_FLUSH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_FIFO_CONTROL_0_CBPQ_FLUSH_NOP                 _MK_ENUM_CONST(0)
#define ARVDE_MCE_FIFO_CONTROL_0_CBPQ_FLUSH_FLUSH                       _MK_ENUM_CONST(1)

#define ARVDE_MCE_FIFO_CONTROL_0_MV_TASKQ_FLUSH_SHIFT                   _MK_SHIFT_CONST(2)
#define ARVDE_MCE_FIFO_CONTROL_0_MV_TASKQ_FLUSH_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_MCE_FIFO_CONTROL_0_MV_TASKQ_FLUSH_SHIFT)
#define ARVDE_MCE_FIFO_CONTROL_0_MV_TASKQ_FLUSH_RANGE                   2:2
#define ARVDE_MCE_FIFO_CONTROL_0_MV_TASKQ_FLUSH_WOFFSET                 0x0
#define ARVDE_MCE_FIFO_CONTROL_0_MV_TASKQ_FLUSH_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_FIFO_CONTROL_0_MV_TASKQ_FLUSH_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_MCE_FIFO_CONTROL_0_MV_TASKQ_FLUSH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_FIFO_CONTROL_0_MV_TASKQ_FLUSH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_MCE_FIFO_CONTROL_0_MV_TASKQ_FLUSH_NOP                     _MK_ENUM_CONST(0)
#define ARVDE_MCE_FIFO_CONTROL_0_MV_TASKQ_FLUSH_FLUSH                   _MK_ENUM_CONST(1)

#define ARVDE_MCE_FIFO_CONTROL_0_NONMV_TASKQ_FLUSH_SHIFT                        _MK_SHIFT_CONST(3)
#define ARVDE_MCE_FIFO_CONTROL_0_NONMV_TASKQ_FLUSH_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_MCE_FIFO_CONTROL_0_NONMV_TASKQ_FLUSH_SHIFT)
#define ARVDE_MCE_FIFO_CONTROL_0_NONMV_TASKQ_FLUSH_RANGE                        3:3
#define ARVDE_MCE_FIFO_CONTROL_0_NONMV_TASKQ_FLUSH_WOFFSET                      0x0
#define ARVDE_MCE_FIFO_CONTROL_0_NONMV_TASKQ_FLUSH_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_FIFO_CONTROL_0_NONMV_TASKQ_FLUSH_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_MCE_FIFO_CONTROL_0_NONMV_TASKQ_FLUSH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_FIFO_CONTROL_0_NONMV_TASKQ_FLUSH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_FIFO_CONTROL_0_NONMV_TASKQ_FLUSH_NOP                  _MK_ENUM_CONST(0)
#define ARVDE_MCE_FIFO_CONTROL_0_NONMV_TASKQ_FLUSH_FLUSH                        _MK_ENUM_CONST(1)

#define ARVDE_MCE_FIFO_CONTROL_0_DMAREQ_QUE_FLUSH_SHIFT                 _MK_SHIFT_CONST(4)
#define ARVDE_MCE_FIFO_CONTROL_0_DMAREQ_QUE_FLUSH_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_MCE_FIFO_CONTROL_0_DMAREQ_QUE_FLUSH_SHIFT)
#define ARVDE_MCE_FIFO_CONTROL_0_DMAREQ_QUE_FLUSH_RANGE                 4:4
#define ARVDE_MCE_FIFO_CONTROL_0_DMAREQ_QUE_FLUSH_WOFFSET                       0x0
#define ARVDE_MCE_FIFO_CONTROL_0_DMAREQ_QUE_FLUSH_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_FIFO_CONTROL_0_DMAREQ_QUE_FLUSH_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_MCE_FIFO_CONTROL_0_DMAREQ_QUE_FLUSH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_FIFO_CONTROL_0_DMAREQ_QUE_FLUSH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_FIFO_CONTROL_0_DMAREQ_QUE_FLUSH_NOP                   _MK_ENUM_CONST(0)
#define ARVDE_MCE_FIFO_CONTROL_0_DMAREQ_QUE_FLUSH_FLUSH                 _MK_ENUM_CONST(1)

#define ARVDE_MCE_FIFO_CONTROL_0_DMAPPBDN_QUE_FLUSH_SHIFT                       _MK_SHIFT_CONST(5)
#define ARVDE_MCE_FIFO_CONTROL_0_DMAPPBDN_QUE_FLUSH_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MCE_FIFO_CONTROL_0_DMAPPBDN_QUE_FLUSH_SHIFT)
#define ARVDE_MCE_FIFO_CONTROL_0_DMAPPBDN_QUE_FLUSH_RANGE                       5:5
#define ARVDE_MCE_FIFO_CONTROL_0_DMAPPBDN_QUE_FLUSH_WOFFSET                     0x0
#define ARVDE_MCE_FIFO_CONTROL_0_DMAPPBDN_QUE_FLUSH_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_FIFO_CONTROL_0_DMAPPBDN_QUE_FLUSH_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_MCE_FIFO_CONTROL_0_DMAPPBDN_QUE_FLUSH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_FIFO_CONTROL_0_DMAPPBDN_QUE_FLUSH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_FIFO_CONTROL_0_DMAPPBDN_QUE_FLUSH_NOP                 _MK_ENUM_CONST(0)
#define ARVDE_MCE_FIFO_CONTROL_0_DMAPPBDN_QUE_FLUSH_FLUSH                       _MK_ENUM_CONST(1)

#define ARVDE_MCE_FIFO_CONTROL_0_PPBDN_FIFO_DEPTH_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_MCE_FIFO_CONTROL_0_PPBDN_FIFO_DEPTH_FIELD                 _MK_FIELD_CONST(0x7, ARVDE_MCE_FIFO_CONTROL_0_PPBDN_FIFO_DEPTH_SHIFT)
#define ARVDE_MCE_FIFO_CONTROL_0_PPBDN_FIFO_DEPTH_RANGE                 18:16
#define ARVDE_MCE_FIFO_CONTROL_0_PPBDN_FIFO_DEPTH_WOFFSET                       0x0
#define ARVDE_MCE_FIFO_CONTROL_0_PPBDN_FIFO_DEPTH_DEFAULT                       _MK_MASK_CONST(0x4)
#define ARVDE_MCE_FIFO_CONTROL_0_PPBDN_FIFO_DEPTH_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define ARVDE_MCE_FIFO_CONTROL_0_PPBDN_FIFO_DEPTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_FIFO_CONTROL_0_PPBDN_FIFO_DEPTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_MCE_SLICE_0
#define ARVDE_MCE_SLICE_0                       _MK_ADDR_CONST(0x2474)
#define ARVDE_MCE_SLICE_0_SECURE                        0x0
#define ARVDE_MCE_SLICE_0_WORD_COUNT                    0x1
#define ARVDE_MCE_SLICE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_SLICE_0_RESET_MASK                    _MK_MASK_CONST(0x7)
#define ARVDE_MCE_SLICE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_SLICE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_SLICE_0_READ_MASK                     _MK_MASK_CONST(0x7)
#define ARVDE_MCE_SLICE_0_WRITE_MASK                    _MK_MASK_CONST(0x7)
#define ARVDE_MCE_SLICE_0_BOTTOM_FIELD_FLAG_SHIFT                       _MK_SHIFT_CONST(2)
#define ARVDE_MCE_SLICE_0_BOTTOM_FIELD_FLAG_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_MCE_SLICE_0_BOTTOM_FIELD_FLAG_SHIFT)
#define ARVDE_MCE_SLICE_0_BOTTOM_FIELD_FLAG_RANGE                       2:2
#define ARVDE_MCE_SLICE_0_BOTTOM_FIELD_FLAG_WOFFSET                     0x0
#define ARVDE_MCE_SLICE_0_BOTTOM_FIELD_FLAG_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_SLICE_0_BOTTOM_FIELD_FLAG_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_MCE_SLICE_0_BOTTOM_FIELD_FLAG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_MCE_SLICE_0_BOTTOM_FIELD_FLAG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_SLICE_0_BOTTOM_FIELD_FLAG_TOP_FIELD                   _MK_ENUM_CONST(0)
#define ARVDE_MCE_SLICE_0_BOTTOM_FIELD_FLAG_BOTTOM_FIELD                        _MK_ENUM_CONST(1)

#define ARVDE_MCE_SLICE_0_FIELD_PIC_FLAG_SHIFT                  _MK_SHIFT_CONST(1)
#define ARVDE_MCE_SLICE_0_FIELD_PIC_FLAG_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_MCE_SLICE_0_FIELD_PIC_FLAG_SHIFT)
#define ARVDE_MCE_SLICE_0_FIELD_PIC_FLAG_RANGE                  1:1
#define ARVDE_MCE_SLICE_0_FIELD_PIC_FLAG_WOFFSET                        0x0
#define ARVDE_MCE_SLICE_0_FIELD_PIC_FLAG_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_SLICE_0_FIELD_PIC_FLAG_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_MCE_SLICE_0_FIELD_PIC_FLAG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_SLICE_0_FIELD_PIC_FLAG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_SLICE_0_FIELD_PIC_FLAG_FRAME_PIC                      _MK_ENUM_CONST(0)
#define ARVDE_MCE_SLICE_0_FIELD_PIC_FLAG_FIELD_PIC                      _MK_ENUM_CONST(1)

#define ARVDE_MCE_SLICE_0_MBAFFFRAMEFLAG_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_MCE_SLICE_0_MBAFFFRAMEFLAG_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_MCE_SLICE_0_MBAFFFRAMEFLAG_SHIFT)
#define ARVDE_MCE_SLICE_0_MBAFFFRAMEFLAG_RANGE                  0:0
#define ARVDE_MCE_SLICE_0_MBAFFFRAMEFLAG_WOFFSET                        0x0
#define ARVDE_MCE_SLICE_0_MBAFFFRAMEFLAG_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_SLICE_0_MBAFFFRAMEFLAG_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_MCE_SLICE_0_MBAFFFRAMEFLAG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_SLICE_0_MBAFFFRAMEFLAG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_SLICE_0_MBAFFFRAMEFLAG_OFF                    _MK_ENUM_CONST(0)
#define ARVDE_MCE_SLICE_0_MBAFFFRAMEFLAG_ON                     _MK_ENUM_CONST(1)


// Register ARVDE_MCE_NEWINTRA1_CFG_0
#define ARVDE_MCE_NEWINTRA1_CFG_0                       _MK_ADDR_CONST(0x2478)
#define ARVDE_MCE_NEWINTRA1_CFG_0_SECURE                        0x0
#define ARVDE_MCE_NEWINTRA1_CFG_0_WORD_COUNT                    0x1
#define ARVDE_MCE_NEWINTRA1_CFG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_NEWINTRA1_CFG_0_RESET_MASK                    _MK_MASK_CONST(0x3fff)
#define ARVDE_MCE_NEWINTRA1_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_NEWINTRA1_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_NEWINTRA1_CFG_0_READ_MASK                     _MK_MASK_CONST(0x3fff)
#define ARVDE_MCE_NEWINTRA1_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff)
#define ARVDE_MCE_NEWINTRA1_CFG_0_ADR_OUT_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_MCE_NEWINTRA1_CFG_0_ADR_OUT_FIELD                 _MK_FIELD_CONST(0x3fff, ARVDE_MCE_NEWINTRA1_CFG_0_ADR_OUT_SHIFT)
#define ARVDE_MCE_NEWINTRA1_CFG_0_ADR_OUT_RANGE                 13:0
#define ARVDE_MCE_NEWINTRA1_CFG_0_ADR_OUT_WOFFSET                       0x0
#define ARVDE_MCE_NEWINTRA1_CFG_0_ADR_OUT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_NEWINTRA1_CFG_0_ADR_OUT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define ARVDE_MCE_NEWINTRA1_CFG_0_ADR_OUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_NEWINTRA1_CFG_0_ADR_OUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_MCE_NEWINTRA2_CFG_0
#define ARVDE_MCE_NEWINTRA2_CFG_0                       _MK_ADDR_CONST(0x247c)
#define ARVDE_MCE_NEWINTRA2_CFG_0_SECURE                        0x0
#define ARVDE_MCE_NEWINTRA2_CFG_0_WORD_COUNT                    0x1
#define ARVDE_MCE_NEWINTRA2_CFG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_MCE_NEWINTRA2_CFG_0_RESET_MASK                    _MK_MASK_CONST(0x3fff)
#define ARVDE_MCE_NEWINTRA2_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_NEWINTRA2_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_NEWINTRA2_CFG_0_READ_MASK                     _MK_MASK_CONST(0x3fff)
#define ARVDE_MCE_NEWINTRA2_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff)
#define ARVDE_MCE_NEWINTRA2_CFG_0_ADR_OUT_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_MCE_NEWINTRA2_CFG_0_ADR_OUT_FIELD                 _MK_FIELD_CONST(0x3fff, ARVDE_MCE_NEWINTRA2_CFG_0_ADR_OUT_SHIFT)
#define ARVDE_MCE_NEWINTRA2_CFG_0_ADR_OUT_RANGE                 13:0
#define ARVDE_MCE_NEWINTRA2_CFG_0_ADR_OUT_WOFFSET                       0x0
#define ARVDE_MCE_NEWINTRA2_CFG_0_ADR_OUT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_MCE_NEWINTRA2_CFG_0_ADR_OUT_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define ARVDE_MCE_NEWINTRA2_CFG_0_ADR_OUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_NEWINTRA2_CFG_0_ADR_OUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_MCE_NEWMV_EXT_0
#define ARVDE_MCE_NEWMV_EXT_0                   _MK_ADDR_CONST(0x2480)
#define ARVDE_MCE_NEWMV_EXT_0_SECURE                    0x0
#define ARVDE_MCE_NEWMV_EXT_0_WORD_COUNT                        0x1
#define ARVDE_MCE_NEWMV_EXT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_MCE_NEWMV_EXT_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_NEWMV_EXT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_MCE_NEWMV_EXT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_NEWMV_EXT_0_READ_MASK                         _MK_MASK_CONST(0x30003)
#define ARVDE_MCE_NEWMV_EXT_0_WRITE_MASK                        _MK_MASK_CONST(0x30003)
#define ARVDE_MCE_NEWMV_EXT_0_MVY_MSB_SHIFT                     _MK_SHIFT_CONST(16)
#define ARVDE_MCE_NEWMV_EXT_0_MVY_MSB_FIELD                     _MK_FIELD_CONST(0x3, ARVDE_MCE_NEWMV_EXT_0_MVY_MSB_SHIFT)
#define ARVDE_MCE_NEWMV_EXT_0_MVY_MSB_RANGE                     17:16
#define ARVDE_MCE_NEWMV_EXT_0_MVY_MSB_WOFFSET                   0x0
#define ARVDE_MCE_NEWMV_EXT_0_MVY_MSB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_NEWMV_EXT_0_MVY_MSB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_NEWMV_EXT_0_MVY_MSB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_NEWMV_EXT_0_MVY_MSB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_MCE_NEWMV_EXT_0_MVX_MSB_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_MCE_NEWMV_EXT_0_MVX_MSB_FIELD                     _MK_FIELD_CONST(0x3, ARVDE_MCE_NEWMV_EXT_0_MVX_MSB_SHIFT)
#define ARVDE_MCE_NEWMV_EXT_0_MVX_MSB_RANGE                     1:0
#define ARVDE_MCE_NEWMV_EXT_0_MVX_MSB_WOFFSET                   0x0
#define ARVDE_MCE_NEWMV_EXT_0_MVX_MSB_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_MCE_NEWMV_EXT_0_MVX_MSB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_MCE_NEWMV_EXT_0_MVX_MSB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_MCE_NEWMV_EXT_0_MVX_MSB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Packet MCECMD
#define MCECMD_SIZE 32

#define MCECMD_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define MCECMD_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, MCECMD_OPCODE_SHIFT)
#define MCECMD_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCECMD_OPCODE_ROW                       0
#define MCECMD_OPCODE_NEWSEQ                    _MK_ENUM_CONST(1)
#define MCECMD_OPCODE_NEWPIC                    _MK_ENUM_CONST(2)
#define MCECMD_OPCODE_NEWMB1                    _MK_ENUM_CONST(3)
#define MCECMD_OPCODE_NEWMB2                    _MK_ENUM_CONST(4)
#define MCECMD_OPCODE_NEWPPCBP                  _MK_ENUM_CONST(4)
#define MCECMD_OPCODE_NEWMV1                    _MK_ENUM_CONST(5)
#define MCECMD_OPCODE_NEWMV2                    _MK_ENUM_CONST(6)
#define MCECMD_OPCODE_NEWINTRA_CFG                      _MK_ENUM_CONST(7)
#define MCECMD_OPCODE_NEWWP                     _MK_ENUM_CONST(8)
#define MCECMD_OPCODE_NEWSLICE                  _MK_ENUM_CONST(10)
#define MCECMD_OPCODE_NEWINTRA1_CFG                     _MK_ENUM_CONST(11)
#define MCECMD_OPCODE_NEWINTRA2_CFG                     _MK_ENUM_CONST(12)
#define MCECMD_OPCODE_NEWPICIC                  _MK_ENUM_CONST(12)
#define MCECMD_OPCODE_INTERRUPT_ME                      _MK_ENUM_CONST(15)

#define MCECMD_DATA_SHIFT                       _MK_SHIFT_CONST(0)
#define MCECMD_DATA_FIELD                       _MK_FIELD_CONST(0xfffffff, MCECMD_DATA_SHIFT)
#define MCECMD_DATA_RANGE                       _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(0)
#define MCECMD_DATA_ROW                 0


// Packet MCE_NEWSEQ_EXT
#define MCE_NEWSEQ_EXT_SIZE 24

#define MCE_NEWSEQ_EXT_RESERVED_COLS_SHIFT                      _MK_SHIFT_CONST(21)
#define MCE_NEWSEQ_EXT_RESERVED_COLS_FIELD                      _MK_FIELD_CONST(0x7, MCE_NEWSEQ_EXT_RESERVED_COLS_SHIFT)
#define MCE_NEWSEQ_EXT_RESERVED_COLS_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(21)
#define MCE_NEWSEQ_EXT_RESERVED_COLS_ROW                        0

#define MCE_NEWSEQ_EXT_MB_COLS_SHIFT                    _MK_SHIFT_CONST(12)
#define MCE_NEWSEQ_EXT_MB_COLS_FIELD                    _MK_FIELD_CONST(0x1ff, MCE_NEWSEQ_EXT_MB_COLS_SHIFT)
#define MCE_NEWSEQ_EXT_MB_COLS_RANGE                    _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(12)
#define MCE_NEWSEQ_EXT_MB_COLS_ROW                      0

#define MCE_NEWSEQ_EXT_RESERVED_ROWS_SHIFT                      _MK_SHIFT_CONST(9)
#define MCE_NEWSEQ_EXT_RESERVED_ROWS_FIELD                      _MK_FIELD_CONST(0x7, MCE_NEWSEQ_EXT_RESERVED_ROWS_SHIFT)
#define MCE_NEWSEQ_EXT_RESERVED_ROWS_RANGE                      _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(9)
#define MCE_NEWSEQ_EXT_RESERVED_ROWS_ROW                        0

#define MCE_NEWSEQ_EXT_MB_ROWS_SHIFT                    _MK_SHIFT_CONST(0)
#define MCE_NEWSEQ_EXT_MB_ROWS_FIELD                    _MK_FIELD_CONST(0x1ff, MCE_NEWSEQ_EXT_MB_ROWS_SHIFT)
#define MCE_NEWSEQ_EXT_MB_ROWS_RANGE                    _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(0)
#define MCE_NEWSEQ_EXT_MB_ROWS_ROW                      0


// Packet MCE_NEWINTRA_CFG_EXT
#define MCE_NEWINTRA_CFG_EXT_SIZE 14

#define MCE_NEWINTRA_CFG_EXT_ADR_IN_SHIFT                       _MK_SHIFT_CONST(0)
#define MCE_NEWINTRA_CFG_EXT_ADR_IN_FIELD                       _MK_FIELD_CONST(0x3fff, MCE_NEWINTRA_CFG_EXT_ADR_IN_SHIFT)
#define MCE_NEWINTRA_CFG_EXT_ADR_IN_RANGE                       _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(0)
#define MCE_NEWINTRA_CFG_EXT_ADR_IN_ROW                 0


// Packet MCE_NEWMB1_EXT
#define MCE_NEWMB1_EXT_SIZE 24

#define MCE_NEWMB1_EXT_RESERVED_COL_SHIFT                       _MK_SHIFT_CONST(20)
#define MCE_NEWMB1_EXT_RESERVED_COL_FIELD                       _MK_FIELD_CONST(0xf, MCE_NEWMB1_EXT_RESERVED_COL_SHIFT)
#define MCE_NEWMB1_EXT_RESERVED_COL_RANGE                       _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(20)
#define MCE_NEWMB1_EXT_RESERVED_COL_ROW                 0

#define MCE_NEWMB1_EXT_MB_COL_SHIFT                     _MK_SHIFT_CONST(12)
#define MCE_NEWMB1_EXT_MB_COL_FIELD                     _MK_FIELD_CONST(0xff, MCE_NEWMB1_EXT_MB_COL_SHIFT)
#define MCE_NEWMB1_EXT_MB_COL_RANGE                     _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(12)
#define MCE_NEWMB1_EXT_MB_COL_ROW                       0

#define MCE_NEWMB1_EXT_RESERVED_ROW_SHIFT                       _MK_SHIFT_CONST(8)
#define MCE_NEWMB1_EXT_RESERVED_ROW_FIELD                       _MK_FIELD_CONST(0xf, MCE_NEWMB1_EXT_RESERVED_ROW_SHIFT)
#define MCE_NEWMB1_EXT_RESERVED_ROW_RANGE                       _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(8)
#define MCE_NEWMB1_EXT_RESERVED_ROW_ROW                 0

#define MCE_NEWMB1_EXT_MB_ROW_SHIFT                     _MK_SHIFT_CONST(0)
#define MCE_NEWMB1_EXT_MB_ROW_FIELD                     _MK_FIELD_CONST(0xff, MCE_NEWMB1_EXT_MB_ROW_SHIFT)
#define MCE_NEWMB1_EXT_MB_ROW_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define MCE_NEWMB1_EXT_MB_ROW_ROW                       0


// Packet MCE_NEWSEQ
#define MCE_NEWSEQ_SIZE 32

#define MCE_NEWSEQ_OPCODE_SHIFT                 _MK_SHIFT_CONST(28)
#define MCE_NEWSEQ_OPCODE_FIELD                 _MK_FIELD_CONST(0xf, MCE_NEWSEQ_OPCODE_SHIFT)
#define MCE_NEWSEQ_OPCODE_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWSEQ_OPCODE_ROW                   0
#define MCE_NEWSEQ_OPCODE_NEWSEQ                        _MK_ENUM_CONST(1)

#define MCE_NEWSEQ_RESERVED_SHIFT                       _MK_SHIFT_CONST(25)
#define MCE_NEWSEQ_RESERVED_FIELD                       _MK_FIELD_CONST(0x7, MCE_NEWSEQ_RESERVED_SHIFT)
#define MCE_NEWSEQ_RESERVED_RANGE                       _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(25)
#define MCE_NEWSEQ_RESERVED_ROW                 0

#define MCE_NEWSEQ_V_STD_EXT_SHIFT                      _MK_SHIFT_CONST(20)
#define MCE_NEWSEQ_V_STD_EXT_FIELD                      _MK_FIELD_CONST(0x1f, MCE_NEWSEQ_V_STD_EXT_SHIFT)
#define MCE_NEWSEQ_V_STD_EXT_RANGE                      _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(20)
#define MCE_NEWSEQ_V_STD_EXT_ROW                        0
#define MCE_NEWSEQ_V_STD_EXT_VP8                        _MK_ENUM_CONST(8)

#define MCE_NEWSEQ_DATA_SHIFT                   _MK_SHIFT_CONST(3)
#define MCE_NEWSEQ_DATA_FIELD                   _MK_FIELD_CONST(0x1ffff, MCE_NEWSEQ_DATA_SHIFT)
#define MCE_NEWSEQ_DATA_RANGE                   _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(3)
#define MCE_NEWSEQ_DATA_ROW                     0

#define MCE_NEWSEQ_V_STD_SHIFT                  _MK_SHIFT_CONST(0)
#define MCE_NEWSEQ_V_STD_FIELD                  _MK_FIELD_CONST(0x7, MCE_NEWSEQ_V_STD_SHIFT)
#define MCE_NEWSEQ_V_STD_RANGE                  _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define MCE_NEWSEQ_V_STD_ROW                    0
#define MCE_NEWSEQ_V_STD_JPEG                   _MK_ENUM_CONST(0)
#define MCE_NEWSEQ_V_STD_MPEG1                  _MK_ENUM_CONST(1)
#define MCE_NEWSEQ_V_STD_MPEG2                  _MK_ENUM_CONST(2)
#define MCE_NEWSEQ_V_STD_CODEC_EXT                      _MK_ENUM_CONST(3)
#define MCE_NEWSEQ_V_STD_MPEG4_V2                       _MK_ENUM_CONST(4)
#define MCE_NEWSEQ_V_STD_H264                   _MK_ENUM_CONST(5)
#define MCE_NEWSEQ_V_STD_VC1                    _MK_ENUM_CONST(6)
#define MCE_NEWSEQ_V_STD_H263                   _MK_ENUM_CONST(7)


// Packet MCE_NEWSEQ_VP8
#define MCE_NEWSEQ_VP8_SIZE 32

#define MCE_NEWSEQ_VP8_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define MCE_NEWSEQ_VP8_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, MCE_NEWSEQ_VP8_OPCODE_SHIFT)
#define MCE_NEWSEQ_VP8_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWSEQ_VP8_OPCODE_ROW                       0
#define MCE_NEWSEQ_VP8_OPCODE_NEWSEQ                    _MK_ENUM_CONST(1)

#define MCE_NEWSEQ_VP8_V_STD_EXT_SHIFT                  _MK_SHIFT_CONST(20)
#define MCE_NEWSEQ_VP8_V_STD_EXT_FIELD                  _MK_FIELD_CONST(0x1f, MCE_NEWSEQ_VP8_V_STD_EXT_SHIFT)
#define MCE_NEWSEQ_VP8_V_STD_EXT_RANGE                  _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(20)
#define MCE_NEWSEQ_VP8_V_STD_EXT_ROW                    0
#define MCE_NEWSEQ_VP8_V_STD_EXT_VP8                    _MK_ENUM_CONST(8)

#define MCE_NEWSEQ_VP8_MB_COLS_SHIFT                    _MK_SHIFT_CONST(11)
#define MCE_NEWSEQ_VP8_MB_COLS_FIELD                    _MK_FIELD_CONST(0xff, MCE_NEWSEQ_VP8_MB_COLS_SHIFT)
#define MCE_NEWSEQ_VP8_MB_COLS_RANGE                    _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(11)
#define MCE_NEWSEQ_VP8_MB_COLS_ROW                      0

#define MCE_NEWSEQ_VP8_MB_ROWS_SHIFT                    _MK_SHIFT_CONST(3)
#define MCE_NEWSEQ_VP8_MB_ROWS_FIELD                    _MK_FIELD_CONST(0xff, MCE_NEWSEQ_VP8_MB_ROWS_SHIFT)
#define MCE_NEWSEQ_VP8_MB_ROWS_RANGE                    _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(3)
#define MCE_NEWSEQ_VP8_MB_ROWS_ROW                      0

#define MCE_NEWSEQ_VP8_V_STD_SHIFT                      _MK_SHIFT_CONST(0)
#define MCE_NEWSEQ_VP8_V_STD_FIELD                      _MK_FIELD_CONST(0x7, MCE_NEWSEQ_VP8_V_STD_SHIFT)
#define MCE_NEWSEQ_VP8_V_STD_RANGE                      _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define MCE_NEWSEQ_VP8_V_STD_ROW                        0
#define MCE_NEWSEQ_VP8_V_STD_CODEC_EXT                  _MK_ENUM_CONST(3)


// Packet MCE_NEWSEQ_MPEG2
#define MCE_NEWSEQ_MPEG2_SIZE 32

#define MCE_NEWSEQ_MPEG2_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define MCE_NEWSEQ_MPEG2_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, MCE_NEWSEQ_MPEG2_OPCODE_SHIFT)
#define MCE_NEWSEQ_MPEG2_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWSEQ_MPEG2_OPCODE_ROW                     0
#define MCE_NEWSEQ_MPEG2_OPCODE_NEWSEQ                  _MK_ENUM_CONST(1)

#define MCE_NEWSEQ_MPEG2_MB_COLS_SHIFT                  _MK_SHIFT_CONST(11)
#define MCE_NEWSEQ_MPEG2_MB_COLS_FIELD                  _MK_FIELD_CONST(0xff, MCE_NEWSEQ_MPEG2_MB_COLS_SHIFT)
#define MCE_NEWSEQ_MPEG2_MB_COLS_RANGE                  _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(11)
#define MCE_NEWSEQ_MPEG2_MB_COLS_ROW                    0

#define MCE_NEWSEQ_MPEG2_MB_ROWS_SHIFT                  _MK_SHIFT_CONST(3)
#define MCE_NEWSEQ_MPEG2_MB_ROWS_FIELD                  _MK_FIELD_CONST(0xff, MCE_NEWSEQ_MPEG2_MB_ROWS_SHIFT)
#define MCE_NEWSEQ_MPEG2_MB_ROWS_RANGE                  _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(3)
#define MCE_NEWSEQ_MPEG2_MB_ROWS_ROW                    0

#define MCE_NEWSEQ_MPEG2_V_STD_SHIFT                    _MK_SHIFT_CONST(0)
#define MCE_NEWSEQ_MPEG2_V_STD_FIELD                    _MK_FIELD_CONST(0x7, MCE_NEWSEQ_MPEG2_V_STD_SHIFT)
#define MCE_NEWSEQ_MPEG2_V_STD_RANGE                    _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define MCE_NEWSEQ_MPEG2_V_STD_ROW                      0
#define MCE_NEWSEQ_MPEG2_V_STD_MPEG1                    _MK_ENUM_CONST(1)
#define MCE_NEWSEQ_MPEG2_V_STD_MPEG2                    _MK_ENUM_CONST(2)


// Packet MCE_NEWPIC_MPEG2
#define MCE_NEWPIC_MPEG2_SIZE 32

#define MCE_NEWPIC_MPEG2_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define MCE_NEWPIC_MPEG2_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, MCE_NEWPIC_MPEG2_OPCODE_SHIFT)
#define MCE_NEWPIC_MPEG2_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWPIC_MPEG2_OPCODE_ROW                     0
#define MCE_NEWPIC_MPEG2_OPCODE_NEWPIC                  _MK_ENUM_CONST(2)

#define MCE_NEWPIC_MPEG2_PICTURE_STRUCTURE_SHIFT                        _MK_SHIFT_CONST(6)
#define MCE_NEWPIC_MPEG2_PICTURE_STRUCTURE_FIELD                        _MK_FIELD_CONST(0x3, MCE_NEWPIC_MPEG2_PICTURE_STRUCTURE_SHIFT)
#define MCE_NEWPIC_MPEG2_PICTURE_STRUCTURE_RANGE                        _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(6)
#define MCE_NEWPIC_MPEG2_PICTURE_STRUCTURE_ROW                  0
#define MCE_NEWPIC_MPEG2_PICTURE_STRUCTURE_TOP_FIELD                    _MK_ENUM_CONST(1)
#define MCE_NEWPIC_MPEG2_PICTURE_STRUCTURE_BOT_FIELD                    _MK_ENUM_CONST(2)
#define MCE_NEWPIC_MPEG2_PICTURE_STRUCTURE_FRM_PICT                     _MK_ENUM_CONST(3)

#define MCE_NEWPIC_MPEG2_FRM_ID_SHIFT                   _MK_SHIFT_CONST(0)
#define MCE_NEWPIC_MPEG2_FRM_ID_FIELD                   _MK_FIELD_CONST(0x3f, MCE_NEWPIC_MPEG2_FRM_ID_SHIFT)
#define MCE_NEWPIC_MPEG2_FRM_ID_RANGE                   _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define MCE_NEWPIC_MPEG2_FRM_ID_ROW                     0


// Packet MCE_NEWPIC_VP8
#define MCE_NEWPIC_VP8_SIZE 32

#define MCE_NEWPIC_VP8_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define MCE_NEWPIC_VP8_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, MCE_NEWPIC_VP8_OPCODE_SHIFT)
#define MCE_NEWPIC_VP8_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWPIC_VP8_OPCODE_ROW                       0
#define MCE_NEWPIC_VP8_OPCODE_NEWPIC                    _MK_ENUM_CONST(2)

#define MCE_NEWPIC_VP8_MV_EXT_SHIFT                     _MK_SHIFT_CONST(7)
#define MCE_NEWPIC_VP8_MV_EXT_FIELD                     _MK_FIELD_CONST(0x1, MCE_NEWPIC_VP8_MV_EXT_SHIFT)
#define MCE_NEWPIC_VP8_MV_EXT_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define MCE_NEWPIC_VP8_MV_EXT_ROW                       0
#define MCE_NEWPIC_VP8_MV_EXT_DIS                       _MK_ENUM_CONST(0)
#define MCE_NEWPIC_VP8_MV_EXT_ENB                       _MK_ENUM_CONST(1)

#define MCE_NEWPIC_VP8_INTERPOLATION_TYPE_SHIFT                 _MK_SHIFT_CONST(6)
#define MCE_NEWPIC_VP8_INTERPOLATION_TYPE_FIELD                 _MK_FIELD_CONST(0x1, MCE_NEWPIC_VP8_INTERPOLATION_TYPE_SHIFT)
#define MCE_NEWPIC_VP8_INTERPOLATION_TYPE_RANGE                 _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define MCE_NEWPIC_VP8_INTERPOLATION_TYPE_ROW                   0
#define MCE_NEWPIC_VP8_INTERPOLATION_TYPE_BILINEAR                      _MK_ENUM_CONST(0)
#define MCE_NEWPIC_VP8_INTERPOLATION_TYPE_SIX_TAP                       _MK_ENUM_CONST(1)

#define MCE_NEWPIC_VP8_FRM_ID_SHIFT                     _MK_SHIFT_CONST(0)
#define MCE_NEWPIC_VP8_FRM_ID_FIELD                     _MK_FIELD_CONST(0x3f, MCE_NEWPIC_VP8_FRM_ID_SHIFT)
#define MCE_NEWPIC_VP8_FRM_ID_RANGE                     _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define MCE_NEWPIC_VP8_FRM_ID_ROW                       0


// Packet MCE_NEWMB1_MPEG2
#define MCE_NEWMB1_MPEG2_SIZE 32

#define MCE_NEWMB1_MPEG2_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define MCE_NEWMB1_MPEG2_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, MCE_NEWMB1_MPEG2_OPCODE_SHIFT)
#define MCE_NEWMB1_MPEG2_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWMB1_MPEG2_OPCODE_ROW                     0
#define MCE_NEWMB1_MPEG2_OPCODE_NEWMB1                  _MK_ENUM_CONST(3)

#define MCE_NEWMB1_MPEG2_CBP_SHIFT                      _MK_SHIFT_CONST(21)
#define MCE_NEWMB1_MPEG2_CBP_FIELD                      _MK_FIELD_CONST(0x3f, MCE_NEWMB1_MPEG2_CBP_SHIFT)
#define MCE_NEWMB1_MPEG2_CBP_RANGE                      _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(21)
#define MCE_NEWMB1_MPEG2_CBP_ROW                        0

#define MCE_NEWMB1_MPEG2_ERRORCONCEAL_SHIFT                     _MK_SHIFT_CONST(20)
#define MCE_NEWMB1_MPEG2_ERRORCONCEAL_FIELD                     _MK_FIELD_CONST(0x1, MCE_NEWMB1_MPEG2_ERRORCONCEAL_SHIFT)
#define MCE_NEWMB1_MPEG2_ERRORCONCEAL_RANGE                     _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define MCE_NEWMB1_MPEG2_ERRORCONCEAL_ROW                       0

#define MCE_NEWMB1_MPEG2_DCT_TYPE_SHIFT                 _MK_SHIFT_CONST(19)
#define MCE_NEWMB1_MPEG2_DCT_TYPE_FIELD                 _MK_FIELD_CONST(0x1, MCE_NEWMB1_MPEG2_DCT_TYPE_SHIFT)
#define MCE_NEWMB1_MPEG2_DCT_TYPE_RANGE                 _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define MCE_NEWMB1_MPEG2_DCT_TYPE_ROW                   0
#define MCE_NEWMB1_MPEG2_DCT_TYPE_FRAME_DCT                     _MK_ENUM_CONST(0)
#define MCE_NEWMB1_MPEG2_DCT_TYPE_FIELD_DCT                     _MK_ENUM_CONST(1)

#define MCE_NEWMB1_MPEG2_MV_FORMAT_SHIFT                        _MK_SHIFT_CONST(18)
#define MCE_NEWMB1_MPEG2_MV_FORMAT_FIELD                        _MK_FIELD_CONST(0x1, MCE_NEWMB1_MPEG2_MV_FORMAT_SHIFT)
#define MCE_NEWMB1_MPEG2_MV_FORMAT_RANGE                        _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define MCE_NEWMB1_MPEG2_MV_FORMAT_ROW                  0
#define MCE_NEWMB1_MPEG2_MV_FORMAT_FIELD_FORMAT                 _MK_ENUM_CONST(0)
#define MCE_NEWMB1_MPEG2_MV_FORMAT_FRAME_FORMAT                 _MK_ENUM_CONST(1)

#define MCE_NEWMB1_MPEG2_ASPECT_SHIFT                   _MK_SHIFT_CONST(16)
#define MCE_NEWMB1_MPEG2_ASPECT_FIELD                   _MK_FIELD_CONST(0x1, MCE_NEWMB1_MPEG2_ASPECT_SHIFT)
#define MCE_NEWMB1_MPEG2_ASPECT_RANGE                   _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define MCE_NEWMB1_MPEG2_ASPECT_ROW                     0
#define MCE_NEWMB1_MPEG2_ASPECT_MC_16x16                        _MK_ENUM_CONST(0)
#define MCE_NEWMB1_MPEG2_ASPECT_MC_16x8                 _MK_ENUM_CONST(1)

#define MCE_NEWMB1_MPEG2_MB_TYPE_SHIFT                  _MK_SHIFT_CONST(14)
#define MCE_NEWMB1_MPEG2_MB_TYPE_FIELD                  _MK_FIELD_CONST(0x3, MCE_NEWMB1_MPEG2_MB_TYPE_SHIFT)
#define MCE_NEWMB1_MPEG2_MB_TYPE_RANGE                  _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(14)
#define MCE_NEWMB1_MPEG2_MB_TYPE_ROW                    0
#define MCE_NEWMB1_MPEG2_MB_TYPE_INTRA                  _MK_ENUM_CONST(0)
#define MCE_NEWMB1_MPEG2_MB_TYPE_INTER_1MV                      _MK_ENUM_CONST(1)
#define MCE_NEWMB1_MPEG2_MB_TYPE_INTER_2MV                      _MK_ENUM_CONST(2)

#define MCE_NEWMB1_MPEG2_MB_COL_SHIFT                   _MK_SHIFT_CONST(7)
#define MCE_NEWMB1_MPEG2_MB_COL_FIELD                   _MK_FIELD_CONST(0x7f, MCE_NEWMB1_MPEG2_MB_COL_SHIFT)
#define MCE_NEWMB1_MPEG2_MB_COL_RANGE                   _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(7)
#define MCE_NEWMB1_MPEG2_MB_COL_ROW                     0

#define MCE_NEWMB1_MPEG2_MB_ROW_SHIFT                   _MK_SHIFT_CONST(0)
#define MCE_NEWMB1_MPEG2_MB_ROW_FIELD                   _MK_FIELD_CONST(0x7f, MCE_NEWMB1_MPEG2_MB_ROW_SHIFT)
#define MCE_NEWMB1_MPEG2_MB_ROW_RANGE                   _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define MCE_NEWMB1_MPEG2_MB_ROW_ROW                     0


// Packet MCE_EC_MPEG2
#define MCE_EC_MPEG2_SIZE 32

#define MCE_EC_MPEG2_OPCODE_SHIFT                       _MK_SHIFT_CONST(28)
#define MCE_EC_MPEG2_OPCODE_FIELD                       _MK_FIELD_CONST(0xf, MCE_EC_MPEG2_OPCODE_SHIFT)
#define MCE_EC_MPEG2_OPCODE_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_EC_MPEG2_OPCODE_ROW                 0
#define MCE_EC_MPEG2_OPCODE_NEWMV1                      _MK_ENUM_CONST(5)

#define MCE_EC_MPEG2_PIXEL_REPLICATION_SHIFT                    _MK_SHIFT_CONST(3)
#define MCE_EC_MPEG2_PIXEL_REPLICATION_FIELD                    _MK_FIELD_CONST(0x1, MCE_EC_MPEG2_PIXEL_REPLICATION_SHIFT)
#define MCE_EC_MPEG2_PIXEL_REPLICATION_RANGE                    _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define MCE_EC_MPEG2_PIXEL_REPLICATION_ROW                      0

#define MCE_EC_MPEG2_DC_AVERAGING_SHIFT                 _MK_SHIFT_CONST(2)
#define MCE_EC_MPEG2_DC_AVERAGING_FIELD                 _MK_FIELD_CONST(0x1, MCE_EC_MPEG2_DC_AVERAGING_SHIFT)
#define MCE_EC_MPEG2_DC_AVERAGING_RANGE                 _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define MCE_EC_MPEG2_DC_AVERAGING_ROW                   0

#define MCE_EC_MPEG2_LFT_NBR_VLD_SHIFT                  _MK_SHIFT_CONST(1)
#define MCE_EC_MPEG2_LFT_NBR_VLD_FIELD                  _MK_FIELD_CONST(0x1, MCE_EC_MPEG2_LFT_NBR_VLD_SHIFT)
#define MCE_EC_MPEG2_LFT_NBR_VLD_RANGE                  _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define MCE_EC_MPEG2_LFT_NBR_VLD_ROW                    0

#define MCE_EC_MPEG2_TOP_NBR_VLD_SHIFT                  _MK_SHIFT_CONST(0)
#define MCE_EC_MPEG2_TOP_NBR_VLD_FIELD                  _MK_FIELD_CONST(0x1, MCE_EC_MPEG2_TOP_NBR_VLD_SHIFT)
#define MCE_EC_MPEG2_TOP_NBR_VLD_RANGE                  _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MCE_EC_MPEG2_TOP_NBR_VLD_ROW                    0


// Packet MCE_NEWMV1_MPEG2
#define MCE_NEWMV1_MPEG2_SIZE 32

#define MCE_NEWMV1_MPEG2_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define MCE_NEWMV1_MPEG2_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, MCE_NEWMV1_MPEG2_OPCODE_SHIFT)
#define MCE_NEWMV1_MPEG2_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWMV1_MPEG2_OPCODE_ROW                     0
#define MCE_NEWMV1_MPEG2_OPCODE_NEWMV1                  _MK_ENUM_CONST(5)

#define MCE_NEWMV1_MPEG2_V_MV_SHIFT                     _MK_SHIFT_CONST(14)
#define MCE_NEWMV1_MPEG2_V_MV_FIELD                     _MK_FIELD_CONST(0x3fff, MCE_NEWMV1_MPEG2_V_MV_SHIFT)
#define MCE_NEWMV1_MPEG2_V_MV_RANGE                     _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(14)
#define MCE_NEWMV1_MPEG2_V_MV_ROW                       0

#define MCE_NEWMV1_MPEG2_H_MV_SHIFT                     _MK_SHIFT_CONST(0)
#define MCE_NEWMV1_MPEG2_H_MV_FIELD                     _MK_FIELD_CONST(0x3fff, MCE_NEWMV1_MPEG2_H_MV_SHIFT)
#define MCE_NEWMV1_MPEG2_H_MV_RANGE                     _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(0)
#define MCE_NEWMV1_MPEG2_H_MV_ROW                       0


// Packet MCE_NEWMV2_MPEG2
#define MCE_NEWMV2_MPEG2_SIZE 32

#define MCE_NEWMV2_MPEG2_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define MCE_NEWMV2_MPEG2_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, MCE_NEWMV2_MPEG2_OPCODE_SHIFT)
#define MCE_NEWMV2_MPEG2_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWMV2_MPEG2_OPCODE_ROW                     0
#define MCE_NEWMV2_MPEG2_OPCODE_NEWMV2                  _MK_ENUM_CONST(6)

#define MCE_NEWMV2_MPEG2_REF_STRUCT_SHIFT                       _MK_SHIFT_CONST(17)
#define MCE_NEWMV2_MPEG2_REF_STRUCT_FIELD                       _MK_FIELD_CONST(0x3, MCE_NEWMV2_MPEG2_REF_STRUCT_SHIFT)
#define MCE_NEWMV2_MPEG2_REF_STRUCT_RANGE                       _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(17)
#define MCE_NEWMV2_MPEG2_REF_STRUCT_ROW                 0
#define MCE_NEWMV2_MPEG2_REF_STRUCT_TOP_FIELD                   _MK_ENUM_CONST(1)
#define MCE_NEWMV2_MPEG2_REF_STRUCT_BOTTOM_FIELD                        _MK_ENUM_CONST(2)
#define MCE_NEWMV2_MPEG2_REF_STRUCT_FRAME_PICTURE                       _MK_ENUM_CONST(3)

#define MCE_NEWMV2_MPEG2_FINAL_SHIFT                    _MK_SHIFT_CONST(16)
#define MCE_NEWMV2_MPEG2_FINAL_FIELD                    _MK_FIELD_CONST(0x1, MCE_NEWMV2_MPEG2_FINAL_SHIFT)
#define MCE_NEWMV2_MPEG2_FINAL_RANGE                    _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define MCE_NEWMV2_MPEG2_FINAL_ROW                      0
#define MCE_NEWMV2_MPEG2_FINAL_NOT_FINAL                        _MK_ENUM_CONST(0)
#define MCE_NEWMV2_MPEG2_FINAL_FINAL                    _MK_ENUM_CONST(1)

#define MCE_NEWMV2_MPEG2_LAST_SHIFT                     _MK_SHIFT_CONST(15)
#define MCE_NEWMV2_MPEG2_LAST_FIELD                     _MK_FIELD_CONST(0x1, MCE_NEWMV2_MPEG2_LAST_SHIFT)
#define MCE_NEWMV2_MPEG2_LAST_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define MCE_NEWMV2_MPEG2_LAST_ROW                       0
#define MCE_NEWMV2_MPEG2_LAST_NOT_LAST                  _MK_ENUM_CONST(0)
#define MCE_NEWMV2_MPEG2_LAST_LAST                      _MK_ENUM_CONST(1)

#define MCE_NEWMV2_MPEG2_BLK_SHIFT                      _MK_SHIFT_CONST(6)
#define MCE_NEWMV2_MPEG2_BLK_FIELD                      _MK_FIELD_CONST(0x1f, MCE_NEWMV2_MPEG2_BLK_SHIFT)
#define MCE_NEWMV2_MPEG2_BLK_RANGE                      _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(6)
#define MCE_NEWMV2_MPEG2_BLK_ROW                        0

#define MCE_NEWMV2_MPEG2_REF_SHIFT                      _MK_SHIFT_CONST(0)
#define MCE_NEWMV2_MPEG2_REF_FIELD                      _MK_FIELD_CONST(0x3f, MCE_NEWMV2_MPEG2_REF_SHIFT)
#define MCE_NEWMV2_MPEG2_REF_RANGE                      _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define MCE_NEWMV2_MPEG2_REF_ROW                        0


// Packet MCE_NEWSEQ_H264
#define MCE_NEWSEQ_H264_SIZE 32

#define MCE_NEWSEQ_H264_OPCODE_SHIFT                    _MK_SHIFT_CONST(28)
#define MCE_NEWSEQ_H264_OPCODE_FIELD                    _MK_FIELD_CONST(0xf, MCE_NEWSEQ_H264_OPCODE_SHIFT)
#define MCE_NEWSEQ_H264_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWSEQ_H264_OPCODE_ROW                      0
#define MCE_NEWSEQ_H264_OPCODE_NEWSEQ                   _MK_ENUM_CONST(1)

#define MCE_NEWSEQ_H264_RESERVED_SHIFT                  _MK_SHIFT_CONST(22)
#define MCE_NEWSEQ_H264_RESERVED_FIELD                  _MK_FIELD_CONST(0x3f, MCE_NEWSEQ_H264_RESERVED_SHIFT)
#define MCE_NEWSEQ_H264_RESERVED_RANGE                  _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(22)
#define MCE_NEWSEQ_H264_RESERVED_ROW                    0

#define MCE_NEWSEQ_H264_PROFILE_SHIFT                   _MK_SHIFT_CONST(20)
#define MCE_NEWSEQ_H264_PROFILE_FIELD                   _MK_FIELD_CONST(0x3, MCE_NEWSEQ_H264_PROFILE_SHIFT)
#define MCE_NEWSEQ_H264_PROFILE_RANGE                   _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(20)
#define MCE_NEWSEQ_H264_PROFILE_ROW                     0
#define MCE_NEWSEQ_H264_PROFILE_BASELINE                        _MK_ENUM_CONST(0)
#define MCE_NEWSEQ_H264_PROFILE_MAIN                    _MK_ENUM_CONST(1)
#define MCE_NEWSEQ_H264_PROFILE_HIGH                    _MK_ENUM_CONST(2)
#define MCE_NEWSEQ_H264_PROFILE_INVALID                 _MK_ENUM_CONST(3)

#define MCE_NEWSEQ_H264_COLOR_SHIFT                     _MK_SHIFT_CONST(19)
#define MCE_NEWSEQ_H264_COLOR_FIELD                     _MK_FIELD_CONST(0x1, MCE_NEWSEQ_H264_COLOR_SHIFT)
#define MCE_NEWSEQ_H264_COLOR_RANGE                     _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define MCE_NEWSEQ_H264_COLOR_ROW                       0
#define MCE_NEWSEQ_H264_COLOR_YUV                       _MK_ENUM_CONST(0)
#define MCE_NEWSEQ_H264_COLOR_MONO                      _MK_ENUM_CONST(1)

#define MCE_NEWSEQ_H264_MB_COLS_SHIFT                   _MK_SHIFT_CONST(11)
#define MCE_NEWSEQ_H264_MB_COLS_FIELD                   _MK_FIELD_CONST(0xff, MCE_NEWSEQ_H264_MB_COLS_SHIFT)
#define MCE_NEWSEQ_H264_MB_COLS_RANGE                   _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(11)
#define MCE_NEWSEQ_H264_MB_COLS_ROW                     0

#define MCE_NEWSEQ_H264_MB_ROWS_SHIFT                   _MK_SHIFT_CONST(3)
#define MCE_NEWSEQ_H264_MB_ROWS_FIELD                   _MK_FIELD_CONST(0xff, MCE_NEWSEQ_H264_MB_ROWS_SHIFT)
#define MCE_NEWSEQ_H264_MB_ROWS_RANGE                   _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(3)
#define MCE_NEWSEQ_H264_MB_ROWS_ROW                     0

#define MCE_NEWSEQ_H264_V_STD_SHIFT                     _MK_SHIFT_CONST(0)
#define MCE_NEWSEQ_H264_V_STD_FIELD                     _MK_FIELD_CONST(0x7, MCE_NEWSEQ_H264_V_STD_SHIFT)
#define MCE_NEWSEQ_H264_V_STD_RANGE                     _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define MCE_NEWSEQ_H264_V_STD_ROW                       0
#define MCE_NEWSEQ_H264_V_STD_H264                      _MK_ENUM_CONST(5)


// Packet MCE_NEWPIC_H264
#define MCE_NEWPIC_H264_SIZE 32

#define MCE_NEWPIC_H264_OPCODE_SHIFT                    _MK_SHIFT_CONST(28)
#define MCE_NEWPIC_H264_OPCODE_FIELD                    _MK_FIELD_CONST(0xf, MCE_NEWPIC_H264_OPCODE_SHIFT)
#define MCE_NEWPIC_H264_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWPIC_H264_OPCODE_ROW                      0
#define MCE_NEWPIC_H264_OPCODE_NEWPIC                   _MK_ENUM_CONST(2)

#define MCE_NEWPIC_H264_RESERVED_SHIFT                  _MK_SHIFT_CONST(10)
#define MCE_NEWPIC_H264_RESERVED_FIELD                  _MK_FIELD_CONST(0x3ffff, MCE_NEWPIC_H264_RESERVED_SHIFT)
#define MCE_NEWPIC_H264_RESERVED_RANGE                  _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(10)
#define MCE_NEWPIC_H264_RESERVED_ROW                    0

#define MCE_NEWPIC_H264_DBLK_SHIFT                      _MK_SHIFT_CONST(9)
#define MCE_NEWPIC_H264_DBLK_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPIC_H264_DBLK_SHIFT)
#define MCE_NEWPIC_H264_DBLK_RANGE                      _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define MCE_NEWPIC_H264_DBLK_ROW                        0

#define MCE_NEWPIC_H264_RND_SHIFT                       _MK_SHIFT_CONST(7)
#define MCE_NEWPIC_H264_RND_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWPIC_H264_RND_SHIFT)
#define MCE_NEWPIC_H264_RND_RANGE                       _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define MCE_NEWPIC_H264_RND_ROW                 0
#define MCE_NEWPIC_H264_RND_RND_OFF                     _MK_ENUM_CONST(0)
#define MCE_NEWPIC_H264_RND_RND_ON                      _MK_ENUM_CONST(1)

#define MCE_NEWPIC_H264_FRM_ID_SHIFT                    _MK_SHIFT_CONST(0)
#define MCE_NEWPIC_H264_FRM_ID_FIELD                    _MK_FIELD_CONST(0x3f, MCE_NEWPIC_H264_FRM_ID_SHIFT)
#define MCE_NEWPIC_H264_FRM_ID_RANGE                    _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define MCE_NEWPIC_H264_FRM_ID_ROW                      0


// Packet MCE_NEWSLICE_H264
#define MCE_NEWSLICE_H264_SIZE 32

#define MCE_NEWSLICE_H264_OPCODE_SHIFT                  _MK_SHIFT_CONST(28)
#define MCE_NEWSLICE_H264_OPCODE_FIELD                  _MK_FIELD_CONST(0xf, MCE_NEWSLICE_H264_OPCODE_SHIFT)
#define MCE_NEWSLICE_H264_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWSLICE_H264_OPCODE_ROW                    0
#define MCE_NEWSLICE_H264_OPCODE_NEWSLICE                       _MK_ENUM_CONST(10)

#define MCE_NEWSLICE_H264_BOTTOM_FIELD_FLAG_SHIFT                       _MK_SHIFT_CONST(2)
#define MCE_NEWSLICE_H264_BOTTOM_FIELD_FLAG_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWSLICE_H264_BOTTOM_FIELD_FLAG_SHIFT)
#define MCE_NEWSLICE_H264_BOTTOM_FIELD_FLAG_RANGE                       _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define MCE_NEWSLICE_H264_BOTTOM_FIELD_FLAG_ROW                 0
#define MCE_NEWSLICE_H264_BOTTOM_FIELD_FLAG_TOP_FIELD                   _MK_ENUM_CONST(0)
#define MCE_NEWSLICE_H264_BOTTOM_FIELD_FLAG_BOTTOM_FIELD                        _MK_ENUM_CONST(1)

#define MCE_NEWSLICE_H264_FIELD_PIC_FLAG_SHIFT                  _MK_SHIFT_CONST(1)
#define MCE_NEWSLICE_H264_FIELD_PIC_FLAG_FIELD                  _MK_FIELD_CONST(0x1, MCE_NEWSLICE_H264_FIELD_PIC_FLAG_SHIFT)
#define MCE_NEWSLICE_H264_FIELD_PIC_FLAG_RANGE                  _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define MCE_NEWSLICE_H264_FIELD_PIC_FLAG_ROW                    0
#define MCE_NEWSLICE_H264_FIELD_PIC_FLAG_FRAME_PIC                      _MK_ENUM_CONST(0)
#define MCE_NEWSLICE_H264_FIELD_PIC_FLAG_FIELD_PIC                      _MK_ENUM_CONST(1)

#define MCE_NEWSLICE_H264_MBAFFFRAMEFLAG_SHIFT                  _MK_SHIFT_CONST(0)
#define MCE_NEWSLICE_H264_MBAFFFRAMEFLAG_FIELD                  _MK_FIELD_CONST(0x1, MCE_NEWSLICE_H264_MBAFFFRAMEFLAG_SHIFT)
#define MCE_NEWSLICE_H264_MBAFFFRAMEFLAG_RANGE                  _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MCE_NEWSLICE_H264_MBAFFFRAMEFLAG_ROW                    0
#define MCE_NEWSLICE_H264_MBAFFFRAMEFLAG_OFF                    _MK_ENUM_CONST(0)
#define MCE_NEWSLICE_H264_MBAFFFRAMEFLAG_ON                     _MK_ENUM_CONST(1)


// Packet MCE_NEWMB1_H264
#define MCE_NEWMB1_H264_SIZE 32

#define MCE_NEWMB1_H264_OPCODE_SHIFT                    _MK_SHIFT_CONST(28)
#define MCE_NEWMB1_H264_OPCODE_FIELD                    _MK_FIELD_CONST(0xf, MCE_NEWMB1_H264_OPCODE_SHIFT)
#define MCE_NEWMB1_H264_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWMB1_H264_OPCODE_ROW                      0
#define MCE_NEWMB1_H264_OPCODE_NEWMB1                   _MK_ENUM_CONST(3)

#define MCE_NEWMB1_H264_RESERVED_SHIFT                  _MK_SHIFT_CONST(27)
#define MCE_NEWMB1_H264_RESERVED_FIELD                  _MK_FIELD_CONST(0x1, MCE_NEWMB1_H264_RESERVED_SHIFT)
#define MCE_NEWMB1_H264_RESERVED_RANGE                  _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define MCE_NEWMB1_H264_RESERVED_ROW                    0

#define MCE_NEWMB1_H264_REQ_AND_REL_PPB_SHIFT                   _MK_SHIFT_CONST(26)
#define MCE_NEWMB1_H264_REQ_AND_REL_PPB_FIELD                   _MK_FIELD_CONST(0x1, MCE_NEWMB1_H264_REQ_AND_REL_PPB_SHIFT)
#define MCE_NEWMB1_H264_REQ_AND_REL_PPB_RANGE                   _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(26)
#define MCE_NEWMB1_H264_REQ_AND_REL_PPB_ROW                     0

#define MCE_NEWMB1_H264_REQ_AND_REL_MRB_SHIFT                   _MK_SHIFT_CONST(26)
#define MCE_NEWMB1_H264_REQ_AND_REL_MRB_FIELD                   _MK_FIELD_CONST(0x1, MCE_NEWMB1_H264_REQ_AND_REL_MRB_SHIFT)
#define MCE_NEWMB1_H264_REQ_AND_REL_MRB_RANGE                   _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(26)
#define MCE_NEWMB1_H264_REQ_AND_REL_MRB_ROW                     0

#define MCE_NEWMB1_H264_T_L_FIELD_FLAG_SHIFT                    _MK_SHIFT_CONST(25)
#define MCE_NEWMB1_H264_T_L_FIELD_FLAG_FIELD                    _MK_FIELD_CONST(0x1, MCE_NEWMB1_H264_T_L_FIELD_FLAG_SHIFT)
#define MCE_NEWMB1_H264_T_L_FIELD_FLAG_RANGE                    _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define MCE_NEWMB1_H264_T_L_FIELD_FLAG_ROW                      0
#define MCE_NEWMB1_H264_T_L_FIELD_FLAG_FRAME_FLAG                       _MK_ENUM_CONST(0)
#define MCE_NEWMB1_H264_T_L_FIELD_FLAG_FIELD_FLAG                       _MK_ENUM_CONST(1)

#define MCE_NEWMB1_H264_T_FIELD_FLAG_SHIFT                      _MK_SHIFT_CONST(24)
#define MCE_NEWMB1_H264_T_FIELD_FLAG_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWMB1_H264_T_FIELD_FLAG_SHIFT)
#define MCE_NEWMB1_H264_T_FIELD_FLAG_RANGE                      _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define MCE_NEWMB1_H264_T_FIELD_FLAG_ROW                        0
#define MCE_NEWMB1_H264_T_FIELD_FLAG_FRAME_FLAG                 _MK_ENUM_CONST(0)
#define MCE_NEWMB1_H264_T_FIELD_FLAG_FIELD_FLAG                 _MK_ENUM_CONST(1)

#define MCE_NEWMB1_H264_L_FIELD_FLAG_SHIFT                      _MK_SHIFT_CONST(23)
#define MCE_NEWMB1_H264_L_FIELD_FLAG_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWMB1_H264_L_FIELD_FLAG_SHIFT)
#define MCE_NEWMB1_H264_L_FIELD_FLAG_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define MCE_NEWMB1_H264_L_FIELD_FLAG_ROW                        0
#define MCE_NEWMB1_H264_L_FIELD_FLAG_FRAME_FLAG                 _MK_ENUM_CONST(0)
#define MCE_NEWMB1_H264_L_FIELD_FLAG_FIELD_FLAG                 _MK_ENUM_CONST(1)

#define MCE_NEWMB1_H264_T_R_FIELD_FLAG_SHIFT                    _MK_SHIFT_CONST(22)
#define MCE_NEWMB1_H264_T_R_FIELD_FLAG_FIELD                    _MK_FIELD_CONST(0x1, MCE_NEWMB1_H264_T_R_FIELD_FLAG_SHIFT)
#define MCE_NEWMB1_H264_T_R_FIELD_FLAG_RANGE                    _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define MCE_NEWMB1_H264_T_R_FIELD_FLAG_ROW                      0
#define MCE_NEWMB1_H264_T_R_FIELD_FLAG_FRAME_FLAG                       _MK_ENUM_CONST(0)
#define MCE_NEWMB1_H264_T_R_FIELD_FLAG_FIELD_FLAG                       _MK_ENUM_CONST(1)

#define MCE_NEWMB1_H264_FIELD_FLAG_SHIFT                        _MK_SHIFT_CONST(21)
#define MCE_NEWMB1_H264_FIELD_FLAG_FIELD                        _MK_FIELD_CONST(0x1, MCE_NEWMB1_H264_FIELD_FLAG_SHIFT)
#define MCE_NEWMB1_H264_FIELD_FLAG_RANGE                        _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define MCE_NEWMB1_H264_FIELD_FLAG_ROW                  0
#define MCE_NEWMB1_H264_FIELD_FLAG_FRAME_FLAG                   _MK_ENUM_CONST(0)
#define MCE_NEWMB1_H264_FIELD_FLAG_FIELD_FLAG                   _MK_ENUM_CONST(1)

#define MCE_NEWMB1_H264_FLUSH_SHIFT                     _MK_SHIFT_CONST(20)
#define MCE_NEWMB1_H264_FLUSH_FIELD                     _MK_FIELD_CONST(0x1, MCE_NEWMB1_H264_FLUSH_SHIFT)
#define MCE_NEWMB1_H264_FLUSH_RANGE                     _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define MCE_NEWMB1_H264_FLUSH_ROW                       0
#define MCE_NEWMB1_H264_FLUSH_PPE_FLUSH_PPB                     _MK_ENUM_CONST(0)
#define MCE_NEWMB1_H264_FLUSH_MCE_FLUSH_PPB                     _MK_ENUM_CONST(1)

#define MCE_NEWMB1_H264_BI_MC_SHIFT                     _MK_SHIFT_CONST(19)
#define MCE_NEWMB1_H264_BI_MC_FIELD                     _MK_FIELD_CONST(0x1, MCE_NEWMB1_H264_BI_MC_SHIFT)
#define MCE_NEWMB1_H264_BI_MC_RANGE                     _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define MCE_NEWMB1_H264_BI_MC_ROW                       0
#define MCE_NEWMB1_H264_BI_MC_MONO                      _MK_ENUM_CONST(0)
#define MCE_NEWMB1_H264_BI_MC_BI                        _MK_ENUM_CONST(1)

#define MCE_NEWMB1_H264_MV_RES_SHIFT                    _MK_SHIFT_CONST(17)
#define MCE_NEWMB1_H264_MV_RES_FIELD                    _MK_FIELD_CONST(0x3, MCE_NEWMB1_H264_MV_RES_SHIFT)
#define MCE_NEWMB1_H264_MV_RES_RANGE                    _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(17)
#define MCE_NEWMB1_H264_MV_RES_ROW                      0
#define MCE_NEWMB1_H264_MV_RES_INTEGER_PIXEL                    _MK_ENUM_CONST(0)
#define MCE_NEWMB1_H264_MV_RES_HALF_PIXEL                       _MK_ENUM_CONST(1)
#define MCE_NEWMB1_H264_MV_RES_QUARTER_PIXEL                    _MK_ENUM_CONST(2)
#define MCE_NEWMB1_H264_MV_RES_EIGHTH_PIXEL                     _MK_ENUM_CONST(3)

#define MCE_NEWMB1_H264_MB_TYPE_SHIFT                   _MK_SHIFT_CONST(14)
#define MCE_NEWMB1_H264_MB_TYPE_FIELD                   _MK_FIELD_CONST(0x7, MCE_NEWMB1_H264_MB_TYPE_SHIFT)
#define MCE_NEWMB1_H264_MB_TYPE_RANGE                   _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(14)
#define MCE_NEWMB1_H264_MB_TYPE_ROW                     0
#define MCE_NEWMB1_H264_MB_TYPE_INTRA_16x16                     _MK_ENUM_CONST(0)
#define MCE_NEWMB1_H264_MB_TYPE_INTRA_4x4                       _MK_ENUM_CONST(1)
#define MCE_NEWMB1_H264_MB_TYPE_INTRA_8x8                       _MK_ENUM_CONST(2)
#define MCE_NEWMB1_H264_MB_TYPE_INTER                   _MK_ENUM_CONST(3)
#define MCE_NEWMB1_H264_MB_TYPE_IPCM                    _MK_ENUM_CONST(7)

#define MCE_NEWMB1_H264_MB_COL_SHIFT                    _MK_SHIFT_CONST(7)
#define MCE_NEWMB1_H264_MB_COL_FIELD                    _MK_FIELD_CONST(0x7f, MCE_NEWMB1_H264_MB_COL_SHIFT)
#define MCE_NEWMB1_H264_MB_COL_RANGE                    _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(7)
#define MCE_NEWMB1_H264_MB_COL_ROW                      0

#define MCE_NEWMB1_H264_MB_ROW_SHIFT                    _MK_SHIFT_CONST(0)
#define MCE_NEWMB1_H264_MB_ROW_FIELD                    _MK_FIELD_CONST(0x7f, MCE_NEWMB1_H264_MB_ROW_SHIFT)
#define MCE_NEWMB1_H264_MB_ROW_RANGE                    _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define MCE_NEWMB1_H264_MB_ROW_ROW                      0


// Packet MCE_NEWMB2_H264
#define MCE_NEWMB2_H264_SIZE 32

#define MCE_NEWMB2_H264_OPCODE_SHIFT                    _MK_SHIFT_CONST(28)
#define MCE_NEWMB2_H264_OPCODE_FIELD                    _MK_FIELD_CONST(0xf, MCE_NEWMB2_H264_OPCODE_SHIFT)
#define MCE_NEWMB2_H264_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWMB2_H264_OPCODE_ROW                      0
#define MCE_NEWMB2_H264_OPCODE_NEWMB2                   _MK_ENUM_CONST(4)

#define MCE_NEWMB2_H264_RESERVED_SHIFT                  _MK_SHIFT_CONST(24)
#define MCE_NEWMB2_H264_RESERVED_FIELD                  _MK_FIELD_CONST(0xf, MCE_NEWMB2_H264_RESERVED_SHIFT)
#define MCE_NEWMB2_H264_RESERVED_RANGE                  _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(24)
#define MCE_NEWMB2_H264_RESERVED_ROW                    0

#define MCE_NEWMB2_H264_PPCBP_SHIFT                     _MK_SHIFT_CONST(0)
#define MCE_NEWMB2_H264_PPCBP_FIELD                     _MK_FIELD_CONST(0xffffff, MCE_NEWMB2_H264_PPCBP_SHIFT)
#define MCE_NEWMB2_H264_PPCBP_RANGE                     _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(0)
#define MCE_NEWMB2_H264_PPCBP_ROW                       0

#define MCE_NEWMB2_H264_PPCBP_B23_V_SHIFT                       _MK_SHIFT_CONST(23)
#define MCE_NEWMB2_H264_PPCBP_B23_V_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWMB2_H264_PPCBP_B23_V_SHIFT)
#define MCE_NEWMB2_H264_PPCBP_B23_V_RANGE                       _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define MCE_NEWMB2_H264_PPCBP_B23_V_ROW                 0

#define MCE_NEWMB2_H264_PPCBP_B22_V_SHIFT                       _MK_SHIFT_CONST(22)
#define MCE_NEWMB2_H264_PPCBP_B22_V_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWMB2_H264_PPCBP_B22_V_SHIFT)
#define MCE_NEWMB2_H264_PPCBP_B22_V_RANGE                       _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define MCE_NEWMB2_H264_PPCBP_B22_V_ROW                 0

#define MCE_NEWMB2_H264_PPCBP_B21_V_SHIFT                       _MK_SHIFT_CONST(21)
#define MCE_NEWMB2_H264_PPCBP_B21_V_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWMB2_H264_PPCBP_B21_V_SHIFT)
#define MCE_NEWMB2_H264_PPCBP_B21_V_RANGE                       _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define MCE_NEWMB2_H264_PPCBP_B21_V_ROW                 0

#define MCE_NEWMB2_H264_PPCBP_B20_V_SHIFT                       _MK_SHIFT_CONST(20)
#define MCE_NEWMB2_H264_PPCBP_B20_V_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWMB2_H264_PPCBP_B20_V_SHIFT)
#define MCE_NEWMB2_H264_PPCBP_B20_V_RANGE                       _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define MCE_NEWMB2_H264_PPCBP_B20_V_ROW                 0

#define MCE_NEWMB2_H264_PPCBP_B19_U_SHIFT                       _MK_SHIFT_CONST(19)
#define MCE_NEWMB2_H264_PPCBP_B19_U_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWMB2_H264_PPCBP_B19_U_SHIFT)
#define MCE_NEWMB2_H264_PPCBP_B19_U_RANGE                       _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define MCE_NEWMB2_H264_PPCBP_B19_U_ROW                 0

#define MCE_NEWMB2_H264_PPCBP_B18_U_SHIFT                       _MK_SHIFT_CONST(18)
#define MCE_NEWMB2_H264_PPCBP_B18_U_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWMB2_H264_PPCBP_B18_U_SHIFT)
#define MCE_NEWMB2_H264_PPCBP_B18_U_RANGE                       _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define MCE_NEWMB2_H264_PPCBP_B18_U_ROW                 0

#define MCE_NEWMB2_H264_PPCBP_B17_U_SHIFT                       _MK_SHIFT_CONST(17)
#define MCE_NEWMB2_H264_PPCBP_B17_U_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWMB2_H264_PPCBP_B17_U_SHIFT)
#define MCE_NEWMB2_H264_PPCBP_B17_U_RANGE                       _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(17)
#define MCE_NEWMB2_H264_PPCBP_B17_U_ROW                 0

#define MCE_NEWMB2_H264_PPCBP_B16_U_SHIFT                       _MK_SHIFT_CONST(16)
#define MCE_NEWMB2_H264_PPCBP_B16_U_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWMB2_H264_PPCBP_B16_U_SHIFT)
#define MCE_NEWMB2_H264_PPCBP_B16_U_RANGE                       _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define MCE_NEWMB2_H264_PPCBP_B16_U_ROW                 0

#define MCE_NEWMB2_H264_PPCBP_B15_Y_SHIFT                       _MK_SHIFT_CONST(15)
#define MCE_NEWMB2_H264_PPCBP_B15_Y_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWMB2_H264_PPCBP_B15_Y_SHIFT)
#define MCE_NEWMB2_H264_PPCBP_B15_Y_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define MCE_NEWMB2_H264_PPCBP_B15_Y_ROW                 0

#define MCE_NEWMB2_H264_PPCBP_B14_Y_SHIFT                       _MK_SHIFT_CONST(14)
#define MCE_NEWMB2_H264_PPCBP_B14_Y_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWMB2_H264_PPCBP_B14_Y_SHIFT)
#define MCE_NEWMB2_H264_PPCBP_B14_Y_RANGE                       _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(14)
#define MCE_NEWMB2_H264_PPCBP_B14_Y_ROW                 0

#define MCE_NEWMB2_H264_PPCBP_B13_Y_SHIFT                       _MK_SHIFT_CONST(13)
#define MCE_NEWMB2_H264_PPCBP_B13_Y_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWMB2_H264_PPCBP_B13_Y_SHIFT)
#define MCE_NEWMB2_H264_PPCBP_B13_Y_RANGE                       _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(13)
#define MCE_NEWMB2_H264_PPCBP_B13_Y_ROW                 0

#define MCE_NEWMB2_H264_PPCBP_B12_Y_SHIFT                       _MK_SHIFT_CONST(12)
#define MCE_NEWMB2_H264_PPCBP_B12_Y_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWMB2_H264_PPCBP_B12_Y_SHIFT)
#define MCE_NEWMB2_H264_PPCBP_B12_Y_RANGE                       _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(12)
#define MCE_NEWMB2_H264_PPCBP_B12_Y_ROW                 0

#define MCE_NEWMB2_H264_PPCBP_B11_Y_SHIFT                       _MK_SHIFT_CONST(11)
#define MCE_NEWMB2_H264_PPCBP_B11_Y_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWMB2_H264_PPCBP_B11_Y_SHIFT)
#define MCE_NEWMB2_H264_PPCBP_B11_Y_RANGE                       _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(11)
#define MCE_NEWMB2_H264_PPCBP_B11_Y_ROW                 0

#define MCE_NEWMB2_H264_PPCBP_B10_Y_SHIFT                       _MK_SHIFT_CONST(10)
#define MCE_NEWMB2_H264_PPCBP_B10_Y_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWMB2_H264_PPCBP_B10_Y_SHIFT)
#define MCE_NEWMB2_H264_PPCBP_B10_Y_RANGE                       _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(10)
#define MCE_NEWMB2_H264_PPCBP_B10_Y_ROW                 0

#define MCE_NEWMB2_H264_PPCBP_B9_Y_SHIFT                        _MK_SHIFT_CONST(9)
#define MCE_NEWMB2_H264_PPCBP_B9_Y_FIELD                        _MK_FIELD_CONST(0x1, MCE_NEWMB2_H264_PPCBP_B9_Y_SHIFT)
#define MCE_NEWMB2_H264_PPCBP_B9_Y_RANGE                        _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define MCE_NEWMB2_H264_PPCBP_B9_Y_ROW                  0

#define MCE_NEWMB2_H264_PPCBP_B8_Y_SHIFT                        _MK_SHIFT_CONST(8)
#define MCE_NEWMB2_H264_PPCBP_B8_Y_FIELD                        _MK_FIELD_CONST(0x1, MCE_NEWMB2_H264_PPCBP_B8_Y_SHIFT)
#define MCE_NEWMB2_H264_PPCBP_B8_Y_RANGE                        _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define MCE_NEWMB2_H264_PPCBP_B8_Y_ROW                  0

#define MCE_NEWMB2_H264_PPCBP_B7_Y_SHIFT                        _MK_SHIFT_CONST(7)
#define MCE_NEWMB2_H264_PPCBP_B7_Y_FIELD                        _MK_FIELD_CONST(0x1, MCE_NEWMB2_H264_PPCBP_B7_Y_SHIFT)
#define MCE_NEWMB2_H264_PPCBP_B7_Y_RANGE                        _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define MCE_NEWMB2_H264_PPCBP_B7_Y_ROW                  0

#define MCE_NEWMB2_H264_PPCBP_B6_Y_SHIFT                        _MK_SHIFT_CONST(6)
#define MCE_NEWMB2_H264_PPCBP_B6_Y_FIELD                        _MK_FIELD_CONST(0x1, MCE_NEWMB2_H264_PPCBP_B6_Y_SHIFT)
#define MCE_NEWMB2_H264_PPCBP_B6_Y_RANGE                        _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define MCE_NEWMB2_H264_PPCBP_B6_Y_ROW                  0

#define MCE_NEWMB2_H264_PPCBP_B5_Y_SHIFT                        _MK_SHIFT_CONST(5)
#define MCE_NEWMB2_H264_PPCBP_B5_Y_FIELD                        _MK_FIELD_CONST(0x1, MCE_NEWMB2_H264_PPCBP_B5_Y_SHIFT)
#define MCE_NEWMB2_H264_PPCBP_B5_Y_RANGE                        _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define MCE_NEWMB2_H264_PPCBP_B5_Y_ROW                  0

#define MCE_NEWMB2_H264_PPCBP_B4_Y_SHIFT                        _MK_SHIFT_CONST(4)
#define MCE_NEWMB2_H264_PPCBP_B4_Y_FIELD                        _MK_FIELD_CONST(0x1, MCE_NEWMB2_H264_PPCBP_B4_Y_SHIFT)
#define MCE_NEWMB2_H264_PPCBP_B4_Y_RANGE                        _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define MCE_NEWMB2_H264_PPCBP_B4_Y_ROW                  0

#define MCE_NEWMB2_H264_PPCBP_B3_Y_SHIFT                        _MK_SHIFT_CONST(3)
#define MCE_NEWMB2_H264_PPCBP_B3_Y_FIELD                        _MK_FIELD_CONST(0x1, MCE_NEWMB2_H264_PPCBP_B3_Y_SHIFT)
#define MCE_NEWMB2_H264_PPCBP_B3_Y_RANGE                        _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define MCE_NEWMB2_H264_PPCBP_B3_Y_ROW                  0

#define MCE_NEWMB2_H264_PPCBP_B2_Y_SHIFT                        _MK_SHIFT_CONST(2)
#define MCE_NEWMB2_H264_PPCBP_B2_Y_FIELD                        _MK_FIELD_CONST(0x1, MCE_NEWMB2_H264_PPCBP_B2_Y_SHIFT)
#define MCE_NEWMB2_H264_PPCBP_B2_Y_RANGE                        _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define MCE_NEWMB2_H264_PPCBP_B2_Y_ROW                  0

#define MCE_NEWMB2_H264_PPCBP_B1_Y_SHIFT                        _MK_SHIFT_CONST(1)
#define MCE_NEWMB2_H264_PPCBP_B1_Y_FIELD                        _MK_FIELD_CONST(0x1, MCE_NEWMB2_H264_PPCBP_B1_Y_SHIFT)
#define MCE_NEWMB2_H264_PPCBP_B1_Y_RANGE                        _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define MCE_NEWMB2_H264_PPCBP_B1_Y_ROW                  0

#define MCE_NEWMB2_H264_PPCBP_B0_Y_SHIFT                        _MK_SHIFT_CONST(0)
#define MCE_NEWMB2_H264_PPCBP_B0_Y_FIELD                        _MK_FIELD_CONST(0x1, MCE_NEWMB2_H264_PPCBP_B0_Y_SHIFT)
#define MCE_NEWMB2_H264_PPCBP_B0_Y_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MCE_NEWMB2_H264_PPCBP_B0_Y_ROW                  0


// Packet MCE_NEWMV1_INTRA_H264
#define MCE_NEWMV1_INTRA_H264_SIZE 32

#define MCE_NEWMV1_INTRA_H264_OPCODE_SHIFT                      _MK_SHIFT_CONST(28)
#define MCE_NEWMV1_INTRA_H264_OPCODE_FIELD                      _MK_FIELD_CONST(0xf, MCE_NEWMV1_INTRA_H264_OPCODE_SHIFT)
#define MCE_NEWMV1_INTRA_H264_OPCODE_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWMV1_INTRA_H264_OPCODE_ROW                        0
#define MCE_NEWMV1_INTRA_H264_OPCODE_NEWMV1                     _MK_ENUM_CONST(5)

#define MCE_NEWMV1_INTRA_H264_T_L_REF_AV_BOT_SHIFT                      _MK_SHIFT_CONST(27)
#define MCE_NEWMV1_INTRA_H264_T_L_REF_AV_BOT_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWMV1_INTRA_H264_T_L_REF_AV_BOT_SHIFT)
#define MCE_NEWMV1_INTRA_H264_T_L_REF_AV_BOT_RANGE                      _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define MCE_NEWMV1_INTRA_H264_T_L_REF_AV_BOT_ROW                        0
#define MCE_NEWMV1_INTRA_H264_T_L_REF_AV_BOT_NON_AV                     _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_H264_T_L_REF_AV_BOT_AV                 _MK_ENUM_CONST(1)

#define MCE_NEWMV1_INTRA_H264_T_R_REF_AV_BOT_SHIFT                      _MK_SHIFT_CONST(26)
#define MCE_NEWMV1_INTRA_H264_T_R_REF_AV_BOT_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWMV1_INTRA_H264_T_R_REF_AV_BOT_SHIFT)
#define MCE_NEWMV1_INTRA_H264_T_R_REF_AV_BOT_RANGE                      _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(26)
#define MCE_NEWMV1_INTRA_H264_T_R_REF_AV_BOT_ROW                        0
#define MCE_NEWMV1_INTRA_H264_T_R_REF_AV_BOT_NON_AV                     _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_H264_T_R_REF_AV_BOT_AV                 _MK_ENUM_CONST(1)

#define MCE_NEWMV1_INTRA_H264_T_REF_AV_BOT_SHIFT                        _MK_SHIFT_CONST(25)
#define MCE_NEWMV1_INTRA_H264_T_REF_AV_BOT_FIELD                        _MK_FIELD_CONST(0x1, MCE_NEWMV1_INTRA_H264_T_REF_AV_BOT_SHIFT)
#define MCE_NEWMV1_INTRA_H264_T_REF_AV_BOT_RANGE                        _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define MCE_NEWMV1_INTRA_H264_T_REF_AV_BOT_ROW                  0
#define MCE_NEWMV1_INTRA_H264_T_REF_AV_BOT_NON_AV                       _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_H264_T_REF_AV_BOT_AV                   _MK_ENUM_CONST(1)

#define MCE_NEWMV1_INTRA_H264_L_REF_AV_BOT_SHIFT                        _MK_SHIFT_CONST(24)
#define MCE_NEWMV1_INTRA_H264_L_REF_AV_BOT_FIELD                        _MK_FIELD_CONST(0x1, MCE_NEWMV1_INTRA_H264_L_REF_AV_BOT_SHIFT)
#define MCE_NEWMV1_INTRA_H264_L_REF_AV_BOT_RANGE                        _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define MCE_NEWMV1_INTRA_H264_L_REF_AV_BOT_ROW                  0
#define MCE_NEWMV1_INTRA_H264_L_REF_AV_BOT_NON_AV                       _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_H264_L_REF_AV_BOT_AV                   _MK_ENUM_CONST(1)

#define MCE_NEWMV1_INTRA_H264_T_L_REF_AV_SHIFT                  _MK_SHIFT_CONST(23)
#define MCE_NEWMV1_INTRA_H264_T_L_REF_AV_FIELD                  _MK_FIELD_CONST(0x1, MCE_NEWMV1_INTRA_H264_T_L_REF_AV_SHIFT)
#define MCE_NEWMV1_INTRA_H264_T_L_REF_AV_RANGE                  _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define MCE_NEWMV1_INTRA_H264_T_L_REF_AV_ROW                    0
#define MCE_NEWMV1_INTRA_H264_T_L_REF_AV_NON_AV                 _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_H264_T_L_REF_AV_AV                     _MK_ENUM_CONST(1)

#define MCE_NEWMV1_INTRA_H264_LAST_SHIFT                        _MK_SHIFT_CONST(22)
#define MCE_NEWMV1_INTRA_H264_LAST_FIELD                        _MK_FIELD_CONST(0x1, MCE_NEWMV1_INTRA_H264_LAST_SHIFT)
#define MCE_NEWMV1_INTRA_H264_LAST_RANGE                        _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define MCE_NEWMV1_INTRA_H264_LAST_ROW                  0
#define MCE_NEWMV1_INTRA_H264_LAST_NOT_LAST                     _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_H264_LAST_LAST                 _MK_ENUM_CONST(1)

#define MCE_NEWMV1_INTRA_H264_T_REF_AV_SHIFT                    _MK_SHIFT_CONST(21)
#define MCE_NEWMV1_INTRA_H264_T_REF_AV_FIELD                    _MK_FIELD_CONST(0x1, MCE_NEWMV1_INTRA_H264_T_REF_AV_SHIFT)
#define MCE_NEWMV1_INTRA_H264_T_REF_AV_RANGE                    _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define MCE_NEWMV1_INTRA_H264_T_REF_AV_ROW                      0
#define MCE_NEWMV1_INTRA_H264_T_REF_AV_NON_AV                   _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_H264_T_REF_AV_AV                       _MK_ENUM_CONST(1)

#define MCE_NEWMV1_INTRA_H264_L_REF_AV_SHIFT                    _MK_SHIFT_CONST(20)
#define MCE_NEWMV1_INTRA_H264_L_REF_AV_FIELD                    _MK_FIELD_CONST(0x1, MCE_NEWMV1_INTRA_H264_L_REF_AV_SHIFT)
#define MCE_NEWMV1_INTRA_H264_L_REF_AV_RANGE                    _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define MCE_NEWMV1_INTRA_H264_L_REF_AV_ROW                      0
#define MCE_NEWMV1_INTRA_H264_L_REF_AV_NON_AV                   _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_H264_L_REF_AV_AV                       _MK_ENUM_CONST(1)

#define MCE_NEWMV1_INTRA_H264_T_R_REF_AV_SHIFT                  _MK_SHIFT_CONST(19)
#define MCE_NEWMV1_INTRA_H264_T_R_REF_AV_FIELD                  _MK_FIELD_CONST(0x1, MCE_NEWMV1_INTRA_H264_T_R_REF_AV_SHIFT)
#define MCE_NEWMV1_INTRA_H264_T_R_REF_AV_RANGE                  _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define MCE_NEWMV1_INTRA_H264_T_R_REF_AV_ROW                    0
#define MCE_NEWMV1_INTRA_H264_T_R_REF_AV_NON_AV                 _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_H264_T_R_REF_AV_AV                     _MK_ENUM_CONST(1)

#define MCE_NEWMV1_INTRA_H264_REF_AV_SHIFT                      _MK_SHIFT_CONST(19)
#define MCE_NEWMV1_INTRA_H264_REF_AV_FIELD                      _MK_FIELD_CONST(0x7, MCE_NEWMV1_INTRA_H264_REF_AV_SHIFT)
#define MCE_NEWMV1_INTRA_H264_REF_AV_RANGE                      _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(19)
#define MCE_NEWMV1_INTRA_H264_REF_AV_ROW                        0

#define MCE_NEWMV1_INTRA_H264_BLK_SHIFT                 _MK_SHIFT_CONST(16)
#define MCE_NEWMV1_INTRA_H264_BLK_FIELD                 _MK_FIELD_CONST(0x7, MCE_NEWMV1_INTRA_H264_BLK_SHIFT)
#define MCE_NEWMV1_INTRA_H264_BLK_RANGE                 _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(16)
#define MCE_NEWMV1_INTRA_H264_BLK_ROW                   0
#define MCE_NEWMV1_INTRA_H264_BLK_INTRA_4x4_0_3                 _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_H264_BLK_INTRA_4x4_4_7                 _MK_ENUM_CONST(1)
#define MCE_NEWMV1_INTRA_H264_BLK_INTRA_4x4_8_11                        _MK_ENUM_CONST(2)
#define MCE_NEWMV1_INTRA_H264_BLK_INTRA_4x4_12_15                       _MK_ENUM_CONST(3)
#define MCE_NEWMV1_INTRA_H264_BLK_CHROMA                        _MK_ENUM_CONST(4)
#define MCE_NEWMV1_INTRA_H264_BLK_INTRA_16x16                   _MK_ENUM_CONST(7)
#define MCE_NEWMV1_INTRA_H264_BLK_INTRA_8x8                     _MK_ENUM_CONST(6)

#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_3_15_MODE_SHIFT                 _MK_SHIFT_CONST(12)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_3_15_MODE_FIELD                 _MK_FIELD_CONST(0xf, MCE_NEWMV1_INTRA_H264_INTRA_4x4_3_15_MODE_SHIFT)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_3_15_MODE_RANGE                 _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(12)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_3_15_MODE_ROW                   0
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_3_15_MODE_VER                   _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_3_15_MODE_HOR                   _MK_ENUM_CONST(1)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_3_15_MODE_DC                    _MK_ENUM_CONST(2)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_3_15_MODE_DIA_L                 _MK_ENUM_CONST(3)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_3_15_MODE_DIA_R                 _MK_ENUM_CONST(4)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_3_15_MODE_VER_R                 _MK_ENUM_CONST(5)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_3_15_MODE_HOR_D                 _MK_ENUM_CONST(6)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_3_15_MODE_VER_L                 _MK_ENUM_CONST(7)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_3_15_MODE_HOR_U                 _MK_ENUM_CONST(8)

#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_2_14_MODE_SHIFT                 _MK_SHIFT_CONST(8)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_2_14_MODE_FIELD                 _MK_FIELD_CONST(0xf, MCE_NEWMV1_INTRA_H264_INTRA_4x4_2_14_MODE_SHIFT)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_2_14_MODE_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(8)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_2_14_MODE_ROW                   0
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_2_14_MODE_VER                   _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_2_14_MODE_HOR                   _MK_ENUM_CONST(1)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_2_14_MODE_DC                    _MK_ENUM_CONST(2)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_2_14_MODE_DIA_L                 _MK_ENUM_CONST(3)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_2_14_MODE_DIA_R                 _MK_ENUM_CONST(4)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_2_14_MODE_VER_R                 _MK_ENUM_CONST(5)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_2_14_MODE_HOR_D                 _MK_ENUM_CONST(6)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_2_14_MODE_VER_L                 _MK_ENUM_CONST(7)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_2_14_MODE_HOR_U                 _MK_ENUM_CONST(8)

#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_1_13_MODE_SHIFT                 _MK_SHIFT_CONST(4)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_1_13_MODE_FIELD                 _MK_FIELD_CONST(0xf, MCE_NEWMV1_INTRA_H264_INTRA_4x4_1_13_MODE_SHIFT)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_1_13_MODE_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(4)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_1_13_MODE_ROW                   0
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_1_13_MODE_VER                   _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_1_13_MODE_HOR                   _MK_ENUM_CONST(1)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_1_13_MODE_DC                    _MK_ENUM_CONST(2)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_1_13_MODE_DIA_L                 _MK_ENUM_CONST(3)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_1_13_MODE_DIA_R                 _MK_ENUM_CONST(4)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_1_13_MODE_VER_R                 _MK_ENUM_CONST(5)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_1_13_MODE_HOR_D                 _MK_ENUM_CONST(6)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_1_13_MODE_VER_L                 _MK_ENUM_CONST(7)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_1_13_MODE_HOR_U                 _MK_ENUM_CONST(8)

#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_0_12_MODE_SHIFT                 _MK_SHIFT_CONST(0)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_0_12_MODE_FIELD                 _MK_FIELD_CONST(0xf, MCE_NEWMV1_INTRA_H264_INTRA_4x4_0_12_MODE_SHIFT)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_0_12_MODE_RANGE                 _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(0)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_0_12_MODE_ROW                   0
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_0_12_MODE_VER                   _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_0_12_MODE_HOR                   _MK_ENUM_CONST(1)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_0_12_MODE_DC                    _MK_ENUM_CONST(2)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_0_12_MODE_DIA_L                 _MK_ENUM_CONST(3)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_0_12_MODE_DIA_R                 _MK_ENUM_CONST(4)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_0_12_MODE_VER_R                 _MK_ENUM_CONST(5)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_0_12_MODE_HOR_D                 _MK_ENUM_CONST(6)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_0_12_MODE_VER_L                 _MK_ENUM_CONST(7)
#define MCE_NEWMV1_INTRA_H264_INTRA_4x4_0_12_MODE_HOR_U                 _MK_ENUM_CONST(8)

#define MCE_NEWMV1_INTRA_H264_INTRA_16x16_MODE_SHIFT                    _MK_SHIFT_CONST(0)
#define MCE_NEWMV1_INTRA_H264_INTRA_16x16_MODE_FIELD                    _MK_FIELD_CONST(0x3, MCE_NEWMV1_INTRA_H264_INTRA_16x16_MODE_SHIFT)
#define MCE_NEWMV1_INTRA_H264_INTRA_16x16_MODE_RANGE                    _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define MCE_NEWMV1_INTRA_H264_INTRA_16x16_MODE_ROW                      0
#define MCE_NEWMV1_INTRA_H264_INTRA_16x16_MODE_VER                      _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_H264_INTRA_16x16_MODE_HOR                      _MK_ENUM_CONST(1)
#define MCE_NEWMV1_INTRA_H264_INTRA_16x16_MODE_DC                       _MK_ENUM_CONST(2)
#define MCE_NEWMV1_INTRA_H264_INTRA_16x16_MODE_PLANE                    _MK_ENUM_CONST(3)

#define MCE_NEWMV1_INTRA_H264_CHROMA_MODE_SHIFT                 _MK_SHIFT_CONST(0)
#define MCE_NEWMV1_INTRA_H264_CHROMA_MODE_FIELD                 _MK_FIELD_CONST(0x3, MCE_NEWMV1_INTRA_H264_CHROMA_MODE_SHIFT)
#define MCE_NEWMV1_INTRA_H264_CHROMA_MODE_RANGE                 _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define MCE_NEWMV1_INTRA_H264_CHROMA_MODE_ROW                   0
#define MCE_NEWMV1_INTRA_H264_CHROMA_MODE_DC                    _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_H264_CHROMA_MODE_HOR                   _MK_ENUM_CONST(1)
#define MCE_NEWMV1_INTRA_H264_CHROMA_MODE_VER                   _MK_ENUM_CONST(2)
#define MCE_NEWMV1_INTRA_H264_CHROMA_MODE_PLANE                 _MK_ENUM_CONST(3)

#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_3_MODE_SHIFT                    _MK_SHIFT_CONST(12)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_3_MODE_FIELD                    _MK_FIELD_CONST(0xf, MCE_NEWMV1_INTRA_H264_INTRA_8x8_3_MODE_SHIFT)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_3_MODE_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(12)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_3_MODE_ROW                      0
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_3_MODE_VER                      _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_3_MODE_HOR                      _MK_ENUM_CONST(1)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_3_MODE_DC                       _MK_ENUM_CONST(2)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_3_MODE_DIA_L                    _MK_ENUM_CONST(3)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_3_MODE_DIA_R                    _MK_ENUM_CONST(4)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_3_MODE_VER_R                    _MK_ENUM_CONST(5)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_3_MODE_HOR_D                    _MK_ENUM_CONST(6)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_3_MODE_VER_L                    _MK_ENUM_CONST(7)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_3_MODE_HOR_U                    _MK_ENUM_CONST(8)

#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_2_MODE_SHIFT                    _MK_SHIFT_CONST(8)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_2_MODE_FIELD                    _MK_FIELD_CONST(0xf, MCE_NEWMV1_INTRA_H264_INTRA_8x8_2_MODE_SHIFT)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_2_MODE_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(8)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_2_MODE_ROW                      0
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_2_MODE_VER                      _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_2_MODE_HOR                      _MK_ENUM_CONST(1)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_2_MODE_DC                       _MK_ENUM_CONST(2)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_2_MODE_DIA_L                    _MK_ENUM_CONST(3)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_2_MODE_DIA_R                    _MK_ENUM_CONST(4)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_2_MODE_VER_R                    _MK_ENUM_CONST(5)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_2_MODE_HOR_D                    _MK_ENUM_CONST(6)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_2_MODE_VER_L                    _MK_ENUM_CONST(7)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_2_MODE_HOR_U                    _MK_ENUM_CONST(8)

#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_1_MODE_SHIFT                    _MK_SHIFT_CONST(4)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_1_MODE_FIELD                    _MK_FIELD_CONST(0xf, MCE_NEWMV1_INTRA_H264_INTRA_8x8_1_MODE_SHIFT)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_1_MODE_RANGE                    _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(4)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_1_MODE_ROW                      0
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_1_MODE_VER                      _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_1_MODE_HOR                      _MK_ENUM_CONST(1)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_1_MODE_DC                       _MK_ENUM_CONST(2)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_1_MODE_DIA_L                    _MK_ENUM_CONST(3)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_1_MODE_DIA_R                    _MK_ENUM_CONST(4)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_1_MODE_VER_R                    _MK_ENUM_CONST(5)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_1_MODE_HOR_D                    _MK_ENUM_CONST(6)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_1_MODE_VER_L                    _MK_ENUM_CONST(7)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_1_MODE_HOR_U                    _MK_ENUM_CONST(8)

#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_0_MODE_SHIFT                    _MK_SHIFT_CONST(0)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_0_MODE_FIELD                    _MK_FIELD_CONST(0xf, MCE_NEWMV1_INTRA_H264_INTRA_8x8_0_MODE_SHIFT)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_0_MODE_RANGE                    _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(0)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_0_MODE_ROW                      0
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_0_MODE_VER                      _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_0_MODE_HOR                      _MK_ENUM_CONST(1)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_0_MODE_DC                       _MK_ENUM_CONST(2)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_0_MODE_DIA_L                    _MK_ENUM_CONST(3)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_0_MODE_DIA_R                    _MK_ENUM_CONST(4)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_0_MODE_VER_R                    _MK_ENUM_CONST(5)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_0_MODE_HOR_D                    _MK_ENUM_CONST(6)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_0_MODE_VER_L                    _MK_ENUM_CONST(7)
#define MCE_NEWMV1_INTRA_H264_INTRA_8x8_0_MODE_HOR_U                    _MK_ENUM_CONST(8)

#define MCE_NEWMV1_INTRA_H264_MODE_SHIFT                        _MK_SHIFT_CONST(0)
#define MCE_NEWMV1_INTRA_H264_MODE_FIELD                        _MK_FIELD_CONST(0xffff, MCE_NEWMV1_INTRA_H264_MODE_SHIFT)
#define MCE_NEWMV1_INTRA_H264_MODE_RANGE                        _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define MCE_NEWMV1_INTRA_H264_MODE_ROW                  0


// Packet MCE_NEWMV1_INTER_H264
#define MCE_NEWMV1_INTER_H264_SIZE 32

#define MCE_NEWMV1_INTER_H264_OPCODE_SHIFT                      _MK_SHIFT_CONST(28)
#define MCE_NEWMV1_INTER_H264_OPCODE_FIELD                      _MK_FIELD_CONST(0xf, MCE_NEWMV1_INTER_H264_OPCODE_SHIFT)
#define MCE_NEWMV1_INTER_H264_OPCODE_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWMV1_INTER_H264_OPCODE_ROW                        0
#define MCE_NEWMV1_INTER_H264_OPCODE_NEWMV1                     _MK_ENUM_CONST(5)

#define MCE_NEWMV1_INTER_H264_V_MV_SHIFT                        _MK_SHIFT_CONST(14)
#define MCE_NEWMV1_INTER_H264_V_MV_FIELD                        _MK_FIELD_CONST(0x3fff, MCE_NEWMV1_INTER_H264_V_MV_SHIFT)
#define MCE_NEWMV1_INTER_H264_V_MV_RANGE                        _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(14)
#define MCE_NEWMV1_INTER_H264_V_MV_ROW                  0

#define MCE_NEWMV1_INTER_H264_H_MV_SHIFT                        _MK_SHIFT_CONST(0)
#define MCE_NEWMV1_INTER_H264_H_MV_FIELD                        _MK_FIELD_CONST(0x3fff, MCE_NEWMV1_INTER_H264_H_MV_SHIFT)
#define MCE_NEWMV1_INTER_H264_H_MV_RANGE                        _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(0)
#define MCE_NEWMV1_INTER_H264_H_MV_ROW                  0


// Packet MCE_NEWMV2_H264
#define MCE_NEWMV2_H264_SIZE 32

#define MCE_NEWMV2_H264_OPCODE_SHIFT                    _MK_SHIFT_CONST(28)
#define MCE_NEWMV2_H264_OPCODE_FIELD                    _MK_FIELD_CONST(0xf, MCE_NEWMV2_H264_OPCODE_SHIFT)
#define MCE_NEWMV2_H264_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWMV2_H264_OPCODE_ROW                      0
#define MCE_NEWMV2_H264_OPCODE_NEWMV2                   _MK_ENUM_CONST(6)

#define MCE_NEWMV2_H264_RESERVED_SHIFT                  _MK_SHIFT_CONST(21)
#define MCE_NEWMV2_H264_RESERVED_FIELD                  _MK_FIELD_CONST(0x7f, MCE_NEWMV2_H264_RESERVED_SHIFT)
#define MCE_NEWMV2_H264_RESERVED_RANGE                  _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(21)
#define MCE_NEWMV2_H264_RESERVED_ROW                    0

#define MCE_NEWMV2_H264_REF_STRUCT_SHIFT                        _MK_SHIFT_CONST(19)
#define MCE_NEWMV2_H264_REF_STRUCT_FIELD                        _MK_FIELD_CONST(0x3, MCE_NEWMV2_H264_REF_STRUCT_SHIFT)
#define MCE_NEWMV2_H264_REF_STRUCT_RANGE                        _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(19)
#define MCE_NEWMV2_H264_REF_STRUCT_ROW                  0
#define MCE_NEWMV2_H264_REF_STRUCT_FRAME_PICTURE                        _MK_ENUM_CONST(0)
#define MCE_NEWMV2_H264_REF_STRUCT_TOP_FIELD                    _MK_ENUM_CONST(1)
#define MCE_NEWMV2_H264_REF_STRUCT_BOTTOM_FIELD                 _MK_ENUM_CONST(2)

#define MCE_NEWMV2_H264_WP_ENABLE_SHIFT                 _MK_SHIFT_CONST(18)
#define MCE_NEWMV2_H264_WP_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MCE_NEWMV2_H264_WP_ENABLE_SHIFT)
#define MCE_NEWMV2_H264_WP_ENABLE_RANGE                 _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define MCE_NEWMV2_H264_WP_ENABLE_ROW                   0
#define MCE_NEWMV2_H264_WP_ENABLE_OFF                   _MK_ENUM_CONST(0)
#define MCE_NEWMV2_H264_WP_ENABLE_ON                    _MK_ENUM_CONST(1)

#define MCE_NEWMV2_H264_WP_PARAMS_FOLLOW_SHIFT                  _MK_SHIFT_CONST(17)
#define MCE_NEWMV2_H264_WP_PARAMS_FOLLOW_FIELD                  _MK_FIELD_CONST(0x1, MCE_NEWMV2_H264_WP_PARAMS_FOLLOW_SHIFT)
#define MCE_NEWMV2_H264_WP_PARAMS_FOLLOW_RANGE                  _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(17)
#define MCE_NEWMV2_H264_WP_PARAMS_FOLLOW_ROW                    0
#define MCE_NEWMV2_H264_WP_PARAMS_FOLLOW_NOT_FOLLOW                     _MK_ENUM_CONST(0)
#define MCE_NEWMV2_H264_WP_PARAMS_FOLLOW_FOLLOW                 _MK_ENUM_CONST(1)

#define MCE_NEWMV2_H264_FINAL_SHIFT                     _MK_SHIFT_CONST(16)
#define MCE_NEWMV2_H264_FINAL_FIELD                     _MK_FIELD_CONST(0x1, MCE_NEWMV2_H264_FINAL_SHIFT)
#define MCE_NEWMV2_H264_FINAL_RANGE                     _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define MCE_NEWMV2_H264_FINAL_ROW                       0
#define MCE_NEWMV2_H264_FINAL_NOT_FINAL                 _MK_ENUM_CONST(0)
#define MCE_NEWMV2_H264_FINAL_FINAL                     _MK_ENUM_CONST(1)

#define MCE_NEWMV2_H264_LAST_SHIFT                      _MK_SHIFT_CONST(15)
#define MCE_NEWMV2_H264_LAST_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWMV2_H264_LAST_SHIFT)
#define MCE_NEWMV2_H264_LAST_RANGE                      _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define MCE_NEWMV2_H264_LAST_ROW                        0
#define MCE_NEWMV2_H264_LAST_NOT_LAST                   _MK_ENUM_CONST(0)
#define MCE_NEWMV2_H264_LAST_LAST                       _MK_ENUM_CONST(1)

#define MCE_NEWMV2_H264_ASPECT_SHIFT                    _MK_SHIFT_CONST(11)
#define MCE_NEWMV2_H264_ASPECT_FIELD                    _MK_FIELD_CONST(0xf, MCE_NEWMV2_H264_ASPECT_SHIFT)
#define MCE_NEWMV2_H264_ASPECT_RANGE                    _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(11)
#define MCE_NEWMV2_H264_ASPECT_ROW                      0
#define MCE_NEWMV2_H264_ASPECT_MC_16x16                 _MK_ENUM_CONST(1)
#define MCE_NEWMV2_H264_ASPECT_MC_16x8                  _MK_ENUM_CONST(2)
#define MCE_NEWMV2_H264_ASPECT_MC_8x16                  _MK_ENUM_CONST(3)
#define MCE_NEWMV2_H264_ASPECT_MC_8x8                   _MK_ENUM_CONST(4)
#define MCE_NEWMV2_H264_ASPECT_MC_8x4                   _MK_ENUM_CONST(5)
#define MCE_NEWMV2_H264_ASPECT_MC_4x8                   _MK_ENUM_CONST(6)
#define MCE_NEWMV2_H264_ASPECT_MC_4x4                   _MK_ENUM_CONST(7)

#define MCE_NEWMV2_H264_BLK_SHIFT                       _MK_SHIFT_CONST(6)
#define MCE_NEWMV2_H264_BLK_FIELD                       _MK_FIELD_CONST(0x1f, MCE_NEWMV2_H264_BLK_SHIFT)
#define MCE_NEWMV2_H264_BLK_RANGE                       _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(6)
#define MCE_NEWMV2_H264_BLK_ROW                 0
#define MCE_NEWMV2_H264_BLK_BLK0_Y                      _MK_ENUM_CONST(0)
#define MCE_NEWMV2_H264_BLK_BLK1_Y                      _MK_ENUM_CONST(1)
#define MCE_NEWMV2_H264_BLK_BLK2_Y                      _MK_ENUM_CONST(2)
#define MCE_NEWMV2_H264_BLK_BLK3_Y                      _MK_ENUM_CONST(3)
#define MCE_NEWMV2_H264_BLK_BLK4_Y                      _MK_ENUM_CONST(4)
#define MCE_NEWMV2_H264_BLK_BLK5_Y                      _MK_ENUM_CONST(5)
#define MCE_NEWMV2_H264_BLK_BLK6_Y                      _MK_ENUM_CONST(6)
#define MCE_NEWMV2_H264_BLK_BLK7_Y                      _MK_ENUM_CONST(7)
#define MCE_NEWMV2_H264_BLK_BLK8_Y                      _MK_ENUM_CONST(8)
#define MCE_NEWMV2_H264_BLK_BLK9_Y                      _MK_ENUM_CONST(9)
#define MCE_NEWMV2_H264_BLK_BLK10_Y                     _MK_ENUM_CONST(10)
#define MCE_NEWMV2_H264_BLK_BLK11_Y                     _MK_ENUM_CONST(11)
#define MCE_NEWMV2_H264_BLK_BLK12_Y                     _MK_ENUM_CONST(12)
#define MCE_NEWMV2_H264_BLK_BLK13_Y                     _MK_ENUM_CONST(13)
#define MCE_NEWMV2_H264_BLK_BLK14_Y                     _MK_ENUM_CONST(14)
#define MCE_NEWMV2_H264_BLK_BLK15_Y                     _MK_ENUM_CONST(15)
#define MCE_NEWMV2_H264_BLK_BLK16_U                     _MK_ENUM_CONST(16)
#define MCE_NEWMV2_H264_BLK_BLK17_U                     _MK_ENUM_CONST(17)
#define MCE_NEWMV2_H264_BLK_BLK18_U                     _MK_ENUM_CONST(18)
#define MCE_NEWMV2_H264_BLK_BLK19_U                     _MK_ENUM_CONST(19)
#define MCE_NEWMV2_H264_BLK_BLK20_V                     _MK_ENUM_CONST(20)
#define MCE_NEWMV2_H264_BLK_BLK21_V                     _MK_ENUM_CONST(21)
#define MCE_NEWMV2_H264_BLK_BLK22_V                     _MK_ENUM_CONST(22)
#define MCE_NEWMV2_H264_BLK_BLK23_V                     _MK_ENUM_CONST(23)

#define MCE_NEWMV2_H264_REF_SHIFT                       _MK_SHIFT_CONST(0)
#define MCE_NEWMV2_H264_REF_FIELD                       _MK_FIELD_CONST(0x3f, MCE_NEWMV2_H264_REF_SHIFT)
#define MCE_NEWMV2_H264_REF_RANGE                       _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define MCE_NEWMV2_H264_REF_ROW                 0


// Packet MCE_NEWWP_H264
#define MCE_NEWWP_H264_SIZE 32

#define MCE_NEWWP_H264_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define MCE_NEWWP_H264_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, MCE_NEWWP_H264_OPCODE_SHIFT)
#define MCE_NEWWP_H264_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWWP_H264_OPCODE_ROW                       0
#define MCE_NEWWP_H264_OPCODE_NEWWP                     _MK_ENUM_CONST(8)

#define MCE_NEWWP_H264_RESERVED_SHIFT                   _MK_SHIFT_CONST(27)
#define MCE_NEWWP_H264_RESERVED_FIELD                   _MK_FIELD_CONST(0x1, MCE_NEWWP_H264_RESERVED_SHIFT)
#define MCE_NEWWP_H264_RESERVED_RANGE                   _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define MCE_NEWWP_H264_RESERVED_ROW                     0

#define MCE_NEWWP_H264_LOGWD_Y_SHIFT                    _MK_SHIFT_CONST(24)
#define MCE_NEWWP_H264_LOGWD_Y_FIELD                    _MK_FIELD_CONST(0x7, MCE_NEWWP_H264_LOGWD_Y_SHIFT)
#define MCE_NEWWP_H264_LOGWD_Y_RANGE                    _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(24)
#define MCE_NEWWP_H264_LOGWD_Y_ROW                      0

#define MCE_NEWWP_H264_OFFSET_V_SHIFT                   _MK_SHIFT_CONST(16)
#define MCE_NEWWP_H264_OFFSET_V_FIELD                   _MK_FIELD_CONST(0xff, MCE_NEWWP_H264_OFFSET_V_SHIFT)
#define MCE_NEWWP_H264_OFFSET_V_RANGE                   _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define MCE_NEWWP_H264_OFFSET_V_ROW                     0

#define MCE_NEWWP_H264_OFFSET_U_SHIFT                   _MK_SHIFT_CONST(8)
#define MCE_NEWWP_H264_OFFSET_U_FIELD                   _MK_FIELD_CONST(0xff, MCE_NEWWP_H264_OFFSET_U_SHIFT)
#define MCE_NEWWP_H264_OFFSET_U_RANGE                   _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define MCE_NEWWP_H264_OFFSET_U_ROW                     0

#define MCE_NEWWP_H264_OFFSET_Y_SHIFT                   _MK_SHIFT_CONST(0)
#define MCE_NEWWP_H264_OFFSET_Y_FIELD                   _MK_FIELD_CONST(0xff, MCE_NEWWP_H264_OFFSET_Y_SHIFT)
#define MCE_NEWWP_H264_OFFSET_Y_RANGE                   _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define MCE_NEWWP_H264_OFFSET_Y_ROW                     0


// Packet MCE_NEWWPPAYLOAD_H264
#define MCE_NEWWPPAYLOAD_H264_SIZE 32

#define MCE_NEWWPPAYLOAD_H264_RESERVED_SHIFT                    _MK_SHIFT_CONST(30)
#define MCE_NEWWPPAYLOAD_H264_RESERVED_FIELD                    _MK_FIELD_CONST(0x3, MCE_NEWWPPAYLOAD_H264_RESERVED_SHIFT)
#define MCE_NEWWPPAYLOAD_H264_RESERVED_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(30)
#define MCE_NEWWPPAYLOAD_H264_RESERVED_ROW                      0

#define MCE_NEWWPPAYLOAD_H264_LOGWD_UV_SHIFT                    _MK_SHIFT_CONST(27)
#define MCE_NEWWPPAYLOAD_H264_LOGWD_UV_FIELD                    _MK_FIELD_CONST(0x7, MCE_NEWWPPAYLOAD_H264_LOGWD_UV_SHIFT)
#define MCE_NEWWPPAYLOAD_H264_LOGWD_UV_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(27)
#define MCE_NEWWPPAYLOAD_H264_LOGWD_UV_ROW                      0

#define MCE_NEWWPPAYLOAD_H264_WEIGHT_V_SHIFT                    _MK_SHIFT_CONST(18)
#define MCE_NEWWPPAYLOAD_H264_WEIGHT_V_FIELD                    _MK_FIELD_CONST(0x1ff, MCE_NEWWPPAYLOAD_H264_WEIGHT_V_SHIFT)
#define MCE_NEWWPPAYLOAD_H264_WEIGHT_V_RANGE                    _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(18)
#define MCE_NEWWPPAYLOAD_H264_WEIGHT_V_ROW                      0

#define MCE_NEWWPPAYLOAD_H264_WEIGHT_U_SHIFT                    _MK_SHIFT_CONST(9)
#define MCE_NEWWPPAYLOAD_H264_WEIGHT_U_FIELD                    _MK_FIELD_CONST(0x1ff, MCE_NEWWPPAYLOAD_H264_WEIGHT_U_SHIFT)
#define MCE_NEWWPPAYLOAD_H264_WEIGHT_U_RANGE                    _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(9)
#define MCE_NEWWPPAYLOAD_H264_WEIGHT_U_ROW                      0

#define MCE_NEWWPPAYLOAD_H264_WEIGHT_Y_SHIFT                    _MK_SHIFT_CONST(0)
#define MCE_NEWWPPAYLOAD_H264_WEIGHT_Y_FIELD                    _MK_FIELD_CONST(0x1ff, MCE_NEWWPPAYLOAD_H264_WEIGHT_Y_SHIFT)
#define MCE_NEWWPPAYLOAD_H264_WEIGHT_Y_RANGE                    _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(0)
#define MCE_NEWWPPAYLOAD_H264_WEIGHT_Y_ROW                      0


// Packet MCE_NEWINTRA_CFG
#define MCE_NEWINTRA_CFG_SIZE 32

#define MCE_NEWINTRA_CFG_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define MCE_NEWINTRA_CFG_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, MCE_NEWINTRA_CFG_OPCODE_SHIFT)
#define MCE_NEWINTRA_CFG_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWINTRA_CFG_OPCODE_ROW                     0
#define MCE_NEWINTRA_CFG_OPCODE_NEWINTRA_CFG                    _MK_ENUM_CONST(7)

#define MCE_NEWINTRA_CFG_IN_EQUAL_OUT_SHIFT                     _MK_SHIFT_CONST(26)
#define MCE_NEWINTRA_CFG_IN_EQUAL_OUT_FIELD                     _MK_FIELD_CONST(0x1, MCE_NEWINTRA_CFG_IN_EQUAL_OUT_SHIFT)
#define MCE_NEWINTRA_CFG_IN_EQUAL_OUT_RANGE                     _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(26)
#define MCE_NEWINTRA_CFG_IN_EQUAL_OUT_ROW                       0

#define MCE_NEWINTRA_CFG_ADR_OUT_SHIFT                  _MK_SHIFT_CONST(12)
#define MCE_NEWINTRA_CFG_ADR_OUT_FIELD                  _MK_FIELD_CONST(0x3fff, MCE_NEWINTRA_CFG_ADR_OUT_SHIFT)
#define MCE_NEWINTRA_CFG_ADR_OUT_RANGE                  _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(12)
#define MCE_NEWINTRA_CFG_ADR_OUT_ROW                    0

#define MCE_NEWINTRA_CFG_ADR_IN_SHIFT                   _MK_SHIFT_CONST(0)
#define MCE_NEWINTRA_CFG_ADR_IN_FIELD                   _MK_FIELD_CONST(0xfff, MCE_NEWINTRA_CFG_ADR_IN_SHIFT)
#define MCE_NEWINTRA_CFG_ADR_IN_RANGE                   _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define MCE_NEWINTRA_CFG_ADR_IN_ROW                     0


// Packet MCE_NEWINTRA1_CFG
#define MCE_NEWINTRA1_CFG_SIZE 32

#define MCE_NEWINTRA1_CFG_OPCODE_SHIFT                  _MK_SHIFT_CONST(28)
#define MCE_NEWINTRA1_CFG_OPCODE_FIELD                  _MK_FIELD_CONST(0xf, MCE_NEWINTRA1_CFG_OPCODE_SHIFT)
#define MCE_NEWINTRA1_CFG_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWINTRA1_CFG_OPCODE_ROW                    0
#define MCE_NEWINTRA1_CFG_OPCODE_NEWINTRA1_CFG                  _MK_ENUM_CONST(11)

#define MCE_NEWINTRA1_CFG_ADR_OUT_SHIFT                 _MK_SHIFT_CONST(0)
#define MCE_NEWINTRA1_CFG_ADR_OUT_FIELD                 _MK_FIELD_CONST(0x3fff, MCE_NEWINTRA1_CFG_ADR_OUT_SHIFT)
#define MCE_NEWINTRA1_CFG_ADR_OUT_RANGE                 _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(0)
#define MCE_NEWINTRA1_CFG_ADR_OUT_ROW                   0


// Packet MCE_NEWINTRA2_CFG
#define MCE_NEWINTRA2_CFG_SIZE 32

#define MCE_NEWINTRA2_CFG_OPCODE_SHIFT                  _MK_SHIFT_CONST(28)
#define MCE_NEWINTRA2_CFG_OPCODE_FIELD                  _MK_FIELD_CONST(0xf, MCE_NEWINTRA2_CFG_OPCODE_SHIFT)
#define MCE_NEWINTRA2_CFG_OPCODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWINTRA2_CFG_OPCODE_ROW                    0
#define MCE_NEWINTRA2_CFG_OPCODE_NEWINTRA2_CFG                  _MK_ENUM_CONST(12)

#define MCE_NEWINTRA2_CFG_ADR_OUT_SHIFT                 _MK_SHIFT_CONST(0)
#define MCE_NEWINTRA2_CFG_ADR_OUT_FIELD                 _MK_FIELD_CONST(0x3fff, MCE_NEWINTRA2_CFG_ADR_OUT_SHIFT)
#define MCE_NEWINTRA2_CFG_ADR_OUT_RANGE                 _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(0)
#define MCE_NEWINTRA2_CFG_ADR_OUT_ROW                   0


// Packet MCE_INTERRUPT_ME
#define MCE_INTERRUPT_ME_SIZE 32

#define MCE_INTERRUPT_ME_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define MCE_INTERRUPT_ME_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, MCE_INTERRUPT_ME_OPCODE_SHIFT)
#define MCE_INTERRUPT_ME_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_INTERRUPT_ME_OPCODE_ROW                     0
#define MCE_INTERRUPT_ME_OPCODE_INTERRUPT_ME                    _MK_ENUM_CONST(15)

#define MCE_INTERRUPT_ME_RESERVED_SHIFT                 _MK_SHIFT_CONST(8)
#define MCE_INTERRUPT_ME_RESERVED_FIELD                 _MK_FIELD_CONST(0xfffff, MCE_INTERRUPT_ME_RESERVED_SHIFT)
#define MCE_INTERRUPT_ME_RESERVED_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(8)
#define MCE_INTERRUPT_ME_RESERVED_ROW                   0

#define MCE_INTERRUPT_ME_TAG_SHIFT                      _MK_SHIFT_CONST(0)
#define MCE_INTERRUPT_ME_TAG_FIELD                      _MK_FIELD_CONST(0xff, MCE_INTERRUPT_ME_TAG_SHIFT)
#define MCE_INTERRUPT_ME_TAG_RANGE                      _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define MCE_INTERRUPT_ME_TAG_ROW                        0


// Packet MCE_NEWSEQ_MPEG4
#define MCE_NEWSEQ_MPEG4_SIZE 32

#define MCE_NEWSEQ_MPEG4_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define MCE_NEWSEQ_MPEG4_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, MCE_NEWSEQ_MPEG4_OPCODE_SHIFT)
#define MCE_NEWSEQ_MPEG4_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWSEQ_MPEG4_OPCODE_ROW                     0
#define MCE_NEWSEQ_MPEG4_OPCODE_NEWSEQ                  _MK_ENUM_CONST(1)

#define MCE_NEWSEQ_MPEG4_RESERVED_SHIFT                 _MK_SHIFT_CONST(20)
#define MCE_NEWSEQ_MPEG4_RESERVED_FIELD                 _MK_FIELD_CONST(0xff, MCE_NEWSEQ_MPEG4_RESERVED_SHIFT)
#define MCE_NEWSEQ_MPEG4_RESERVED_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(20)
#define MCE_NEWSEQ_MPEG4_RESERVED_ROW                   0

#define MCE_NEWSEQ_MPEG4_V_COMP_SHIFT                   _MK_SHIFT_CONST(19)
#define MCE_NEWSEQ_MPEG4_V_COMP_FIELD                   _MK_FIELD_CONST(0x1, MCE_NEWSEQ_MPEG4_V_COMP_SHIFT)
#define MCE_NEWSEQ_MPEG4_V_COMP_RANGE                   _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define MCE_NEWSEQ_MPEG4_V_COMP_ROW                     0
#define MCE_NEWSEQ_MPEG4_V_COMP_YUV                     _MK_ENUM_CONST(0)
#define MCE_NEWSEQ_MPEG4_V_COMP_Y_ONLY                  _MK_ENUM_CONST(1)

#define MCE_NEWSEQ_MPEG4_MB_COLS_SHIFT                  _MK_SHIFT_CONST(11)
#define MCE_NEWSEQ_MPEG4_MB_COLS_FIELD                  _MK_FIELD_CONST(0xff, MCE_NEWSEQ_MPEG4_MB_COLS_SHIFT)
#define MCE_NEWSEQ_MPEG4_MB_COLS_RANGE                  _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(11)
#define MCE_NEWSEQ_MPEG4_MB_COLS_ROW                    0

#define MCE_NEWSEQ_MPEG4_MB_ROWS_SHIFT                  _MK_SHIFT_CONST(3)
#define MCE_NEWSEQ_MPEG4_MB_ROWS_FIELD                  _MK_FIELD_CONST(0xff, MCE_NEWSEQ_MPEG4_MB_ROWS_SHIFT)
#define MCE_NEWSEQ_MPEG4_MB_ROWS_RANGE                  _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(3)
#define MCE_NEWSEQ_MPEG4_MB_ROWS_ROW                    0

#define MCE_NEWSEQ_MPEG4_V_STD_SHIFT                    _MK_SHIFT_CONST(0)
#define MCE_NEWSEQ_MPEG4_V_STD_FIELD                    _MK_FIELD_CONST(0x7, MCE_NEWSEQ_MPEG4_V_STD_SHIFT)
#define MCE_NEWSEQ_MPEG4_V_STD_RANGE                    _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define MCE_NEWSEQ_MPEG4_V_STD_ROW                      0
#define MCE_NEWSEQ_MPEG4_V_STD_MPEG4_V2                 _MK_ENUM_CONST(4)


// Packet MCE_NEWPIC_MPEG4
#define MCE_NEWPIC_MPEG4_SIZE 32

#define MCE_NEWPIC_MPEG4_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define MCE_NEWPIC_MPEG4_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, MCE_NEWPIC_MPEG4_OPCODE_SHIFT)
#define MCE_NEWPIC_MPEG4_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWPIC_MPEG4_OPCODE_ROW                     0
#define MCE_NEWPIC_MPEG4_OPCODE_NEWPIC                  _MK_ENUM_CONST(2)

#define MCE_NEWPIC_MPEG4_BPREF_TYPE_SHIFT                       _MK_SHIFT_CONST(27)
#define MCE_NEWPIC_MPEG4_BPREF_TYPE_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWPIC_MPEG4_BPREF_TYPE_SHIFT)
#define MCE_NEWPIC_MPEG4_BPREF_TYPE_RANGE                       _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define MCE_NEWPIC_MPEG4_BPREF_TYPE_ROW                 0

#define MCE_NEWPIC_MPEG4_BPREF_STRUCT_SHIFT                     _MK_SHIFT_CONST(26)
#define MCE_NEWPIC_MPEG4_BPREF_STRUCT_FIELD                     _MK_FIELD_CONST(0x1, MCE_NEWPIC_MPEG4_BPREF_STRUCT_SHIFT)
#define MCE_NEWPIC_MPEG4_BPREF_STRUCT_RANGE                     _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(26)
#define MCE_NEWPIC_MPEG4_BPREF_STRUCT_ROW                       0

#define MCE_NEWPIC_MPEG4_FPREF_TYPE_SHIFT                       _MK_SHIFT_CONST(25)
#define MCE_NEWPIC_MPEG4_FPREF_TYPE_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWPIC_MPEG4_FPREF_TYPE_SHIFT)
#define MCE_NEWPIC_MPEG4_FPREF_TYPE_RANGE                       _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define MCE_NEWPIC_MPEG4_FPREF_TYPE_ROW                 0

#define MCE_NEWPIC_MPEG4_FPREF_STRUCT_SHIFT                     _MK_SHIFT_CONST(24)
#define MCE_NEWPIC_MPEG4_FPREF_STRUCT_FIELD                     _MK_FIELD_CONST(0x1, MCE_NEWPIC_MPEG4_FPREF_STRUCT_SHIFT)
#define MCE_NEWPIC_MPEG4_FPREF_STRUCT_RANGE                     _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define MCE_NEWPIC_MPEG4_FPREF_STRUCT_ROW                       0

#define MCE_NEWPIC_MPEG4_P_TYPE_SHIFT                   _MK_SHIFT_CONST(23)
#define MCE_NEWPIC_MPEG4_P_TYPE_FIELD                   _MK_FIELD_CONST(0x1, MCE_NEWPIC_MPEG4_P_TYPE_SHIFT)
#define MCE_NEWPIC_MPEG4_P_TYPE_RANGE                   _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define MCE_NEWPIC_MPEG4_P_TYPE_ROW                     0

#define MCE_NEWPIC_MPEG4_P_STRUCT_SHIFT                 _MK_SHIFT_CONST(22)
#define MCE_NEWPIC_MPEG4_P_STRUCT_FIELD                 _MK_FIELD_CONST(0x1, MCE_NEWPIC_MPEG4_P_STRUCT_SHIFT)
#define MCE_NEWPIC_MPEG4_P_STRUCT_RANGE                 _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define MCE_NEWPIC_MPEG4_P_STRUCT_ROW                   0

#define MCE_NEWPIC_MPEG4_INTERLACE_SHIFT                        _MK_SHIFT_CONST(21)
#define MCE_NEWPIC_MPEG4_INTERLACE_FIELD                        _MK_FIELD_CONST(0x1, MCE_NEWPIC_MPEG4_INTERLACE_SHIFT)
#define MCE_NEWPIC_MPEG4_INTERLACE_RANGE                        _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define MCE_NEWPIC_MPEG4_INTERLACE_ROW                  0

#define MCE_NEWPIC_MPEG4_BREF_ID_SHIFT                  _MK_SHIFT_CONST(15)
#define MCE_NEWPIC_MPEG4_BREF_ID_FIELD                  _MK_FIELD_CONST(0x3f, MCE_NEWPIC_MPEG4_BREF_ID_SHIFT)
#define MCE_NEWPIC_MPEG4_BREF_ID_RANGE                  _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(15)
#define MCE_NEWPIC_MPEG4_BREF_ID_ROW                    0

#define MCE_NEWPIC_MPEG4_FREF_ID_SHIFT                  _MK_SHIFT_CONST(9)
#define MCE_NEWPIC_MPEG4_FREF_ID_FIELD                  _MK_FIELD_CONST(0x3f, MCE_NEWPIC_MPEG4_FREF_ID_SHIFT)
#define MCE_NEWPIC_MPEG4_FREF_ID_RANGE                  _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(9)
#define MCE_NEWPIC_MPEG4_FREF_ID_ROW                    0

#define MCE_NEWPIC_MPEG4_B_PIC_SHIFT                    _MK_SHIFT_CONST(8)
#define MCE_NEWPIC_MPEG4_B_PIC_FIELD                    _MK_FIELD_CONST(0x1, MCE_NEWPIC_MPEG4_B_PIC_SHIFT)
#define MCE_NEWPIC_MPEG4_B_PIC_RANGE                    _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define MCE_NEWPIC_MPEG4_B_PIC_ROW                      0
#define MCE_NEWPIC_MPEG4_B_PIC_NOT_B_PIC                        _MK_ENUM_CONST(0)
#define MCE_NEWPIC_MPEG4_B_PIC_B_PIC                    _MK_ENUM_CONST(1)

#define MCE_NEWPIC_MPEG4_RND_SHIFT                      _MK_SHIFT_CONST(7)
#define MCE_NEWPIC_MPEG4_RND_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPIC_MPEG4_RND_SHIFT)
#define MCE_NEWPIC_MPEG4_RND_RANGE                      _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define MCE_NEWPIC_MPEG4_RND_ROW                        0

#define MCE_NEWPIC_MPEG4_OUTSIDE_MV_SHIFT                       _MK_SHIFT_CONST(6)
#define MCE_NEWPIC_MPEG4_OUTSIDE_MV_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWPIC_MPEG4_OUTSIDE_MV_SHIFT)
#define MCE_NEWPIC_MPEG4_OUTSIDE_MV_RANGE                       _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define MCE_NEWPIC_MPEG4_OUTSIDE_MV_ROW                 0

#define MCE_NEWPIC_MPEG4_FRM_ID_SHIFT                   _MK_SHIFT_CONST(0)
#define MCE_NEWPIC_MPEG4_FRM_ID_FIELD                   _MK_FIELD_CONST(0x3f, MCE_NEWPIC_MPEG4_FRM_ID_SHIFT)
#define MCE_NEWPIC_MPEG4_FRM_ID_RANGE                   _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define MCE_NEWPIC_MPEG4_FRM_ID_ROW                     0


// Packet MCE_NEWMB1_MPEG4
#define MCE_NEWMB1_MPEG4_SIZE 32

#define MCE_NEWMB1_MPEG4_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define MCE_NEWMB1_MPEG4_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, MCE_NEWMB1_MPEG4_OPCODE_SHIFT)
#define MCE_NEWMB1_MPEG4_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWMB1_MPEG4_OPCODE_ROW                     0
#define MCE_NEWMB1_MPEG4_OPCODE_NEWMB1                  _MK_ENUM_CONST(3)

#define MCE_NEWMB1_MPEG4_CBP_SHIFT                      _MK_SHIFT_CONST(22)
#define MCE_NEWMB1_MPEG4_CBP_FIELD                      _MK_FIELD_CONST(0x3f, MCE_NEWMB1_MPEG4_CBP_SHIFT)
#define MCE_NEWMB1_MPEG4_CBP_RANGE                      _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(22)
#define MCE_NEWMB1_MPEG4_CBP_ROW                        0

#define MCE_NEWMB1_MPEG4_CBP_B5_SHIFT                   _MK_SHIFT_CONST(27)
#define MCE_NEWMB1_MPEG4_CBP_B5_FIELD                   _MK_FIELD_CONST(0x1, MCE_NEWMB1_MPEG4_CBP_B5_SHIFT)
#define MCE_NEWMB1_MPEG4_CBP_B5_RANGE                   _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define MCE_NEWMB1_MPEG4_CBP_B5_ROW                     0

#define MCE_NEWMB1_MPEG4_CBP_B4_SHIFT                   _MK_SHIFT_CONST(26)
#define MCE_NEWMB1_MPEG4_CBP_B4_FIELD                   _MK_FIELD_CONST(0x1, MCE_NEWMB1_MPEG4_CBP_B4_SHIFT)
#define MCE_NEWMB1_MPEG4_CBP_B4_RANGE                   _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(26)
#define MCE_NEWMB1_MPEG4_CBP_B4_ROW                     0

#define MCE_NEWMB1_MPEG4_CBP_B3_SHIFT                   _MK_SHIFT_CONST(25)
#define MCE_NEWMB1_MPEG4_CBP_B3_FIELD                   _MK_FIELD_CONST(0x1, MCE_NEWMB1_MPEG4_CBP_B3_SHIFT)
#define MCE_NEWMB1_MPEG4_CBP_B3_RANGE                   _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define MCE_NEWMB1_MPEG4_CBP_B3_ROW                     0

#define MCE_NEWMB1_MPEG4_CBP_B2_SHIFT                   _MK_SHIFT_CONST(24)
#define MCE_NEWMB1_MPEG4_CBP_B2_FIELD                   _MK_FIELD_CONST(0x1, MCE_NEWMB1_MPEG4_CBP_B2_SHIFT)
#define MCE_NEWMB1_MPEG4_CBP_B2_RANGE                   _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define MCE_NEWMB1_MPEG4_CBP_B2_ROW                     0

#define MCE_NEWMB1_MPEG4_CBP_B1_SHIFT                   _MK_SHIFT_CONST(23)
#define MCE_NEWMB1_MPEG4_CBP_B1_FIELD                   _MK_FIELD_CONST(0x1, MCE_NEWMB1_MPEG4_CBP_B1_SHIFT)
#define MCE_NEWMB1_MPEG4_CBP_B1_RANGE                   _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define MCE_NEWMB1_MPEG4_CBP_B1_ROW                     0

#define MCE_NEWMB1_MPEG4_CBP_B0_SHIFT                   _MK_SHIFT_CONST(22)
#define MCE_NEWMB1_MPEG4_CBP_B0_FIELD                   _MK_FIELD_CONST(0x1, MCE_NEWMB1_MPEG4_CBP_B0_SHIFT)
#define MCE_NEWMB1_MPEG4_CBP_B0_RANGE                   _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define MCE_NEWMB1_MPEG4_CBP_B0_ROW                     0

#define MCE_NEWMB1_MPEG4_MC_SIZE_SHIFT                  _MK_SHIFT_CONST(21)
#define MCE_NEWMB1_MPEG4_MC_SIZE_FIELD                  _MK_FIELD_CONST(0x1, MCE_NEWMB1_MPEG4_MC_SIZE_SHIFT)
#define MCE_NEWMB1_MPEG4_MC_SIZE_RANGE                  _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define MCE_NEWMB1_MPEG4_MC_SIZE_ROW                    0
#define MCE_NEWMB1_MPEG4_MC_SIZE_MC_16x16                       _MK_ENUM_CONST(0)
#define MCE_NEWMB1_MPEG4_MC_SIZE_MC_8x8                 _MK_ENUM_CONST(1)

#define MCE_NEWMB1_MPEG4_FLUSH_SHIFT                    _MK_SHIFT_CONST(20)
#define MCE_NEWMB1_MPEG4_FLUSH_FIELD                    _MK_FIELD_CONST(0x1, MCE_NEWMB1_MPEG4_FLUSH_SHIFT)
#define MCE_NEWMB1_MPEG4_FLUSH_RANGE                    _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define MCE_NEWMB1_MPEG4_FLUSH_ROW                      0
#define MCE_NEWMB1_MPEG4_FLUSH_PPE_FLUSH_PPB                    _MK_ENUM_CONST(0)
#define MCE_NEWMB1_MPEG4_FLUSH_MCE_FLUSH_PPB                    _MK_ENUM_CONST(1)

#define MCE_NEWMB1_MPEG4_BI_MC_SHIFT                    _MK_SHIFT_CONST(19)
#define MCE_NEWMB1_MPEG4_BI_MC_FIELD                    _MK_FIELD_CONST(0x1, MCE_NEWMB1_MPEG4_BI_MC_SHIFT)
#define MCE_NEWMB1_MPEG4_BI_MC_RANGE                    _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define MCE_NEWMB1_MPEG4_BI_MC_ROW                      0
#define MCE_NEWMB1_MPEG4_BI_MC_MONO                     _MK_ENUM_CONST(0)
#define MCE_NEWMB1_MPEG4_BI_MC_BI                       _MK_ENUM_CONST(1)

#define MCE_NEWMB1_MPEG4_MV_RES_SHIFT                   _MK_SHIFT_CONST(17)
#define MCE_NEWMB1_MPEG4_MV_RES_FIELD                   _MK_FIELD_CONST(0x3, MCE_NEWMB1_MPEG4_MV_RES_SHIFT)
#define MCE_NEWMB1_MPEG4_MV_RES_RANGE                   _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(17)
#define MCE_NEWMB1_MPEG4_MV_RES_ROW                     0
#define MCE_NEWMB1_MPEG4_MV_RES_INTEGER                 _MK_ENUM_CONST(0)
#define MCE_NEWMB1_MPEG4_MV_RES_HALF                    _MK_ENUM_CONST(1)
#define MCE_NEWMB1_MPEG4_MV_RES_QUARTER                 _MK_ENUM_CONST(2)

#define MCE_NEWMB1_MPEG4_MB_TYPE_SHIFT                  _MK_SHIFT_CONST(14)
#define MCE_NEWMB1_MPEG4_MB_TYPE_FIELD                  _MK_FIELD_CONST(0x7, MCE_NEWMB1_MPEG4_MB_TYPE_SHIFT)
#define MCE_NEWMB1_MPEG4_MB_TYPE_RANGE                  _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(14)
#define MCE_NEWMB1_MPEG4_MB_TYPE_ROW                    0
#define MCE_NEWMB1_MPEG4_MB_TYPE_INTRA                  _MK_ENUM_CONST(0)
#define MCE_NEWMB1_MPEG4_MB_TYPE_INTER_FORWARD_BI                       _MK_ENUM_CONST(3)
#define MCE_NEWMB1_MPEG4_MB_TYPE_INTER_BACKWARD                 _MK_ENUM_CONST(7)

#define MCE_NEWMB1_MPEG4_MB_COL_SHIFT                   _MK_SHIFT_CONST(7)
#define MCE_NEWMB1_MPEG4_MB_COL_FIELD                   _MK_FIELD_CONST(0x7f, MCE_NEWMB1_MPEG4_MB_COL_SHIFT)
#define MCE_NEWMB1_MPEG4_MB_COL_RANGE                   _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(7)
#define MCE_NEWMB1_MPEG4_MB_COL_ROW                     0

#define MCE_NEWMB1_MPEG4_MB_ROW_SHIFT                   _MK_SHIFT_CONST(0)
#define MCE_NEWMB1_MPEG4_MB_ROW_FIELD                   _MK_FIELD_CONST(0x7f, MCE_NEWMB1_MPEG4_MB_ROW_SHIFT)
#define MCE_NEWMB1_MPEG4_MB_ROW_RANGE                   _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define MCE_NEWMB1_MPEG4_MB_ROW_ROW                     0


// Packet MCE_NEWMB2_MPEG4
#define MCE_NEWMB2_MPEG4_SIZE 32

#define MCE_NEWMB2_MPEG4_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define MCE_NEWMB2_MPEG4_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, MCE_NEWMB2_MPEG4_OPCODE_SHIFT)
#define MCE_NEWMB2_MPEG4_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWMB2_MPEG4_OPCODE_ROW                     0
#define MCE_NEWMB2_MPEG4_OPCODE_NEWMB2                  _MK_ENUM_CONST(4)

#define MCE_NEWMB2_MPEG4_RESERVED_SHIFT                 _MK_SHIFT_CONST(3)
#define MCE_NEWMB2_MPEG4_RESERVED_FIELD                 _MK_FIELD_CONST(0x1ffffff, MCE_NEWMB2_MPEG4_RESERVED_SHIFT)
#define MCE_NEWMB2_MPEG4_RESERVED_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(3)
#define MCE_NEWMB2_MPEG4_RESERVED_ROW                   0

#define MCE_NEWMB2_MPEG4_DUAL_SHIFT                     _MK_SHIFT_CONST(2)
#define MCE_NEWMB2_MPEG4_DUAL_FIELD                     _MK_FIELD_CONST(0x1, MCE_NEWMB2_MPEG4_DUAL_SHIFT)
#define MCE_NEWMB2_MPEG4_DUAL_RANGE                     _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define MCE_NEWMB2_MPEG4_DUAL_ROW                       0

#define MCE_NEWMB2_MPEG4_FDCT_SHIFT                     _MK_SHIFT_CONST(1)
#define MCE_NEWMB2_MPEG4_FDCT_FIELD                     _MK_FIELD_CONST(0x1, MCE_NEWMB2_MPEG4_FDCT_SHIFT)
#define MCE_NEWMB2_MPEG4_FDCT_RANGE                     _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define MCE_NEWMB2_MPEG4_FDCT_ROW                       0

#define MCE_NEWMB2_MPEG4_FMC_SHIFT                      _MK_SHIFT_CONST(0)
#define MCE_NEWMB2_MPEG4_FMC_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWMB2_MPEG4_FMC_SHIFT)
#define MCE_NEWMB2_MPEG4_FMC_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MCE_NEWMB2_MPEG4_FMC_ROW                        0


// Packet MCE_NEWMV1_MPEG4
#define MCE_NEWMV1_MPEG4_SIZE 32

#define MCE_NEWMV1_MPEG4_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define MCE_NEWMV1_MPEG4_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, MCE_NEWMV1_MPEG4_OPCODE_SHIFT)
#define MCE_NEWMV1_MPEG4_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWMV1_MPEG4_OPCODE_ROW                     0
#define MCE_NEWMV1_MPEG4_OPCODE_NEWMV1                  _MK_ENUM_CONST(5)

#define MCE_NEWMV1_MPEG4_V_MV_SHIFT                     _MK_SHIFT_CONST(14)
#define MCE_NEWMV1_MPEG4_V_MV_FIELD                     _MK_FIELD_CONST(0x3fff, MCE_NEWMV1_MPEG4_V_MV_SHIFT)
#define MCE_NEWMV1_MPEG4_V_MV_RANGE                     _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(14)
#define MCE_NEWMV1_MPEG4_V_MV_ROW                       0

#define MCE_NEWMV1_MPEG4_H_MV_SHIFT                     _MK_SHIFT_CONST(0)
#define MCE_NEWMV1_MPEG4_H_MV_FIELD                     _MK_FIELD_CONST(0x3fff, MCE_NEWMV1_MPEG4_H_MV_SHIFT)
#define MCE_NEWMV1_MPEG4_H_MV_RANGE                     _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(0)
#define MCE_NEWMV1_MPEG4_H_MV_ROW                       0


// Packet MCE_NEWMV2_MPEG4
#define MCE_NEWMV2_MPEG4_SIZE 32

#define MCE_NEWMV2_MPEG4_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define MCE_NEWMV2_MPEG4_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, MCE_NEWMV2_MPEG4_OPCODE_SHIFT)
#define MCE_NEWMV2_MPEG4_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWMV2_MPEG4_OPCODE_ROW                     0
#define MCE_NEWMV2_MPEG4_OPCODE_NEWMV2                  _MK_ENUM_CONST(6)

#define MCE_NEWMV2_MPEG4_RESERVED_SHIFT                 _MK_SHIFT_CONST(3)
#define MCE_NEWMV2_MPEG4_RESERVED_FIELD                 _MK_FIELD_CONST(0x1ffffff, MCE_NEWMV2_MPEG4_RESERVED_SHIFT)
#define MCE_NEWMV2_MPEG4_RESERVED_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(3)
#define MCE_NEWMV2_MPEG4_RESERVED_ROW                   0

#define MCE_NEWMV2_MPEG4_FIRST_SHIFT                    _MK_SHIFT_CONST(2)
#define MCE_NEWMV2_MPEG4_FIRST_FIELD                    _MK_FIELD_CONST(0x1, MCE_NEWMV2_MPEG4_FIRST_SHIFT)
#define MCE_NEWMV2_MPEG4_FIRST_RANGE                    _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define MCE_NEWMV2_MPEG4_FIRST_ROW                      0

#define MCE_NEWMV2_MPEG4_R_FLD_SHIFT                    _MK_SHIFT_CONST(1)
#define MCE_NEWMV2_MPEG4_R_FLD_FIELD                    _MK_FIELD_CONST(0x1, MCE_NEWMV2_MPEG4_R_FLD_SHIFT)
#define MCE_NEWMV2_MPEG4_R_FLD_RANGE                    _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define MCE_NEWMV2_MPEG4_R_FLD_ROW                      0

#define MCE_NEWMV2_MPEG4_FLD_SHIFT                      _MK_SHIFT_CONST(0)
#define MCE_NEWMV2_MPEG4_FLD_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWMV2_MPEG4_FLD_SHIFT)
#define MCE_NEWMV2_MPEG4_FLD_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MCE_NEWMV2_MPEG4_FLD_ROW                        0


// Packet MCE_NEWSEQ_VC1
#define MCE_NEWSEQ_VC1_SIZE 32

#define MCE_NEWSEQ_VC1_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define MCE_NEWSEQ_VC1_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, MCE_NEWSEQ_VC1_OPCODE_SHIFT)
#define MCE_NEWSEQ_VC1_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWSEQ_VC1_OPCODE_ROW                       0
#define MCE_NEWSEQ_VC1_OPCODE_NEWSEQ                    _MK_ENUM_CONST(1)

#define MCE_NEWSEQ_VC1_INTERLACE_SHIFT                  _MK_SHIFT_CONST(26)
#define MCE_NEWSEQ_VC1_INTERLACE_FIELD                  _MK_FIELD_CONST(0x1, MCE_NEWSEQ_VC1_INTERLACE_SHIFT)
#define MCE_NEWSEQ_VC1_INTERLACE_RANGE                  _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(26)
#define MCE_NEWSEQ_VC1_INTERLACE_ROW                    0

#define MCE_NEWSEQ_VC1_V_PAD_SHIFT                      _MK_SHIFT_CONST(23)
#define MCE_NEWSEQ_VC1_V_PAD_FIELD                      _MK_FIELD_CONST(0x7, MCE_NEWSEQ_VC1_V_PAD_SHIFT)
#define MCE_NEWSEQ_VC1_V_PAD_RANGE                      _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(23)
#define MCE_NEWSEQ_VC1_V_PAD_ROW                        0

#define MCE_NEWSEQ_VC1_H_PAD_SHIFT                      _MK_SHIFT_CONST(20)
#define MCE_NEWSEQ_VC1_H_PAD_FIELD                      _MK_FIELD_CONST(0x7, MCE_NEWSEQ_VC1_H_PAD_SHIFT)
#define MCE_NEWSEQ_VC1_H_PAD_RANGE                      _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(20)
#define MCE_NEWSEQ_VC1_H_PAD_ROW                        0

#define MCE_NEWSEQ_VC1_V_COMP_SHIFT                     _MK_SHIFT_CONST(19)
#define MCE_NEWSEQ_VC1_V_COMP_FIELD                     _MK_FIELD_CONST(0x1, MCE_NEWSEQ_VC1_V_COMP_SHIFT)
#define MCE_NEWSEQ_VC1_V_COMP_RANGE                     _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define MCE_NEWSEQ_VC1_V_COMP_ROW                       0
#define MCE_NEWSEQ_VC1_V_COMP_YUV                       _MK_ENUM_CONST(0)
#define MCE_NEWSEQ_VC1_V_COMP_Y_ONLY                    _MK_ENUM_CONST(1)

#define MCE_NEWSEQ_VC1_MB_COLS_SHIFT                    _MK_SHIFT_CONST(11)
#define MCE_NEWSEQ_VC1_MB_COLS_FIELD                    _MK_FIELD_CONST(0xff, MCE_NEWSEQ_VC1_MB_COLS_SHIFT)
#define MCE_NEWSEQ_VC1_MB_COLS_RANGE                    _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(11)
#define MCE_NEWSEQ_VC1_MB_COLS_ROW                      0

#define MCE_NEWSEQ_VC1_MB_ROWS_SHIFT                    _MK_SHIFT_CONST(3)
#define MCE_NEWSEQ_VC1_MB_ROWS_FIELD                    _MK_FIELD_CONST(0xff, MCE_NEWSEQ_VC1_MB_ROWS_SHIFT)
#define MCE_NEWSEQ_VC1_MB_ROWS_RANGE                    _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(3)
#define MCE_NEWSEQ_VC1_MB_ROWS_ROW                      0

#define MCE_NEWSEQ_VC1_V_STD_SHIFT                      _MK_SHIFT_CONST(0)
#define MCE_NEWSEQ_VC1_V_STD_FIELD                      _MK_FIELD_CONST(0x7, MCE_NEWSEQ_VC1_V_STD_SHIFT)
#define MCE_NEWSEQ_VC1_V_STD_RANGE                      _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define MCE_NEWSEQ_VC1_V_STD_ROW                        0
#define MCE_NEWSEQ_VC1_V_STD_VC1                        _MK_ENUM_CONST(6)


// Packet MCE_NEWPIC_VC1
#define MCE_NEWPIC_VC1_SIZE 32

#define MCE_NEWPIC_VC1_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define MCE_NEWPIC_VC1_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, MCE_NEWPIC_VC1_OPCODE_SHIFT)
#define MCE_NEWPIC_VC1_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWPIC_VC1_OPCODE_ROW                       0
#define MCE_NEWPIC_VC1_OPCODE_NEWPIC                    _MK_ENUM_CONST(2)

#define MCE_NEWPIC_VC1_FCM_SHIFT                        _MK_SHIFT_CONST(26)
#define MCE_NEWPIC_VC1_FCM_FIELD                        _MK_FIELD_CONST(0x3, MCE_NEWPIC_VC1_FCM_SHIFT)
#define MCE_NEWPIC_VC1_FCM_RANGE                        _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(26)
#define MCE_NEWPIC_VC1_FCM_ROW                  0
#define MCE_NEWPIC_VC1_FCM_PROGRESSIVE                  _MK_ENUM_CONST(0)
#define MCE_NEWPIC_VC1_FCM_INTERLACED_FRAME                     _MK_ENUM_CONST(1)
#define MCE_NEWPIC_VC1_FCM_INTERLACED_FIELD_TOP_FIELD                   _MK_ENUM_CONST(2)
#define MCE_NEWPIC_VC1_FCM_INTERLACED_FIELD_BOTTOM_FIELD                        _MK_ENUM_CONST(3)

#define MCE_NEWPIC_VC1_IC_EN_SHIFT                      _MK_SHIFT_CONST(25)
#define MCE_NEWPIC_VC1_IC_EN_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPIC_VC1_IC_EN_SHIFT)
#define MCE_NEWPIC_VC1_IC_EN_RANGE                      _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define MCE_NEWPIC_VC1_IC_EN_ROW                        0
#define MCE_NEWPIC_VC1_IC_EN_IC_OFF                     _MK_ENUM_CONST(0)
#define MCE_NEWPIC_VC1_IC_EN_IC_ON                      _MK_ENUM_CONST(1)

#define MCE_NEWPIC_VC1_INT_MODE_SHIFT                   _MK_SHIFT_CONST(24)
#define MCE_NEWPIC_VC1_INT_MODE_FIELD                   _MK_FIELD_CONST(0x1, MCE_NEWPIC_VC1_INT_MODE_SHIFT)
#define MCE_NEWPIC_VC1_INT_MODE_RANGE                   _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define MCE_NEWPIC_VC1_INT_MODE_ROW                     0
#define MCE_NEWPIC_VC1_INT_MODE_BICUBIC                 _MK_ENUM_CONST(0)
#define MCE_NEWPIC_VC1_INT_MODE_BILINEAR                        _MK_ENUM_CONST(1)

#define MCE_NEWPIC_VC1_RR_REF_SHIFT                     _MK_SHIFT_CONST(23)
#define MCE_NEWPIC_VC1_RR_REF_FIELD                     _MK_FIELD_CONST(0x1, MCE_NEWPIC_VC1_RR_REF_SHIFT)
#define MCE_NEWPIC_VC1_RR_REF_RANGE                     _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define MCE_NEWPIC_VC1_RR_REF_ROW                       0

#define MCE_NEWPIC_VC1_FREF_FCM_SHIFT                   _MK_SHIFT_CONST(23)
#define MCE_NEWPIC_VC1_FREF_FCM_FIELD                   _MK_FIELD_CONST(0x1, MCE_NEWPIC_VC1_FREF_FCM_SHIFT)
#define MCE_NEWPIC_VC1_FREF_FCM_RANGE                   _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define MCE_NEWPIC_VC1_FREF_FCM_ROW                     0
#define MCE_NEWPIC_VC1_FREF_FCM_PROGRESSIVE                     _MK_ENUM_CONST(0)
#define MCE_NEWPIC_VC1_FREF_FCM_INTERLACED                      _MK_ENUM_CONST(1)

#define MCE_NEWPIC_VC1_RR_CUR_SHIFT                     _MK_SHIFT_CONST(22)
#define MCE_NEWPIC_VC1_RR_CUR_FIELD                     _MK_FIELD_CONST(0x1, MCE_NEWPIC_VC1_RR_CUR_SHIFT)
#define MCE_NEWPIC_VC1_RR_CUR_RANGE                     _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define MCE_NEWPIC_VC1_RR_CUR_ROW                       0

#define MCE_NEWPIC_VC1_BREF_ID_SHIFT                    _MK_SHIFT_CONST(16)
#define MCE_NEWPIC_VC1_BREF_ID_FIELD                    _MK_FIELD_CONST(0x3f, MCE_NEWPIC_VC1_BREF_ID_SHIFT)
#define MCE_NEWPIC_VC1_BREF_ID_RANGE                    _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(16)
#define MCE_NEWPIC_VC1_BREF_ID_ROW                      0

#define MCE_NEWPIC_VC1_FREF_ID_SHIFT                    _MK_SHIFT_CONST(10)
#define MCE_NEWPIC_VC1_FREF_ID_FIELD                    _MK_FIELD_CONST(0x3f, MCE_NEWPIC_VC1_FREF_ID_SHIFT)
#define MCE_NEWPIC_VC1_FREF_ID_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(10)
#define MCE_NEWPIC_VC1_FREF_ID_ROW                      0

#define MCE_NEWPIC_VC1_FLUSH_SHIFT                      _MK_SHIFT_CONST(9)
#define MCE_NEWPIC_VC1_FLUSH_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPIC_VC1_FLUSH_SHIFT)
#define MCE_NEWPIC_VC1_FLUSH_RANGE                      _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define MCE_NEWPIC_VC1_FLUSH_ROW                        0
#define MCE_NEWPIC_VC1_FLUSH_PPE_FLUSH_PPB                      _MK_ENUM_CONST(0)
#define MCE_NEWPIC_VC1_FLUSH_MCE_FLUSH_PPB                      _MK_ENUM_CONST(1)

#define MCE_NEWPIC_VC1_B_PICT_SHIFT                     _MK_SHIFT_CONST(8)
#define MCE_NEWPIC_VC1_B_PICT_FIELD                     _MK_FIELD_CONST(0x1, MCE_NEWPIC_VC1_B_PICT_SHIFT)
#define MCE_NEWPIC_VC1_B_PICT_RANGE                     _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define MCE_NEWPIC_VC1_B_PICT_ROW                       0
#define MCE_NEWPIC_VC1_B_PICT_NOT_BI                    _MK_ENUM_CONST(0)
#define MCE_NEWPIC_VC1_B_PICT_BI                        _MK_ENUM_CONST(1)

#define MCE_NEWPIC_VC1_RND_SHIFT                        _MK_SHIFT_CONST(7)
#define MCE_NEWPIC_VC1_RND_FIELD                        _MK_FIELD_CONST(0x1, MCE_NEWPIC_VC1_RND_SHIFT)
#define MCE_NEWPIC_VC1_RND_RANGE                        _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define MCE_NEWPIC_VC1_RND_ROW                  0

#define MCE_NEWPIC_VC1_SECOND_FIELD_SHIFT                       _MK_SHIFT_CONST(6)
#define MCE_NEWPIC_VC1_SECOND_FIELD_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWPIC_VC1_SECOND_FIELD_SHIFT)
#define MCE_NEWPIC_VC1_SECOND_FIELD_RANGE                       _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define MCE_NEWPIC_VC1_SECOND_FIELD_ROW                 0

#define MCE_NEWPIC_VC1_FRM_ID_SHIFT                     _MK_SHIFT_CONST(0)
#define MCE_NEWPIC_VC1_FRM_ID_FIELD                     _MK_FIELD_CONST(0x3f, MCE_NEWPIC_VC1_FRM_ID_SHIFT)
#define MCE_NEWPIC_VC1_FRM_ID_RANGE                     _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define MCE_NEWPIC_VC1_FRM_ID_ROW                       0


// Packet MCE_NEWPICIC_VC1
#define MCE_NEWPICIC_VC1_SIZE 32

#define MCE_NEWPICIC_VC1_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define MCE_NEWPICIC_VC1_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, MCE_NEWPICIC_VC1_OPCODE_SHIFT)
#define MCE_NEWPICIC_VC1_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWPICIC_VC1_OPCODE_ROW                     0
#define MCE_NEWPICIC_VC1_OPCODE_NEWPICIC                        _MK_ENUM_CONST(12)

#define MCE_NEWPICIC_VC1_REF_FLD_ID_SHIFT                       _MK_SHIFT_CONST(25)
#define MCE_NEWPICIC_VC1_REF_FLD_ID_FIELD                       _MK_FIELD_CONST(0x7, MCE_NEWPICIC_VC1_REF_FLD_ID_SHIFT)
#define MCE_NEWPICIC_VC1_REF_FLD_ID_RANGE                       _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(25)
#define MCE_NEWPICIC_VC1_REF_FLD_ID_ROW                 0
#define MCE_NEWPICIC_VC1_REF_FLD_ID_PROGRESSIVE                 _MK_ENUM_CONST(0)
#define MCE_NEWPICIC_VC1_REF_FLD_ID_FWD_TOP_FLD_REF                     _MK_ENUM_CONST(1)
#define MCE_NEWPICIC_VC1_REF_FLD_ID_FWD_TOP_FLD_CUR                     _MK_ENUM_CONST(2)
#define MCE_NEWPICIC_VC1_REF_FLD_ID_FWD_BOT_FLD_REF                     _MK_ENUM_CONST(3)
#define MCE_NEWPICIC_VC1_REF_FLD_ID_FWD_BOT_FLD_CUR                     _MK_ENUM_CONST(4)
#define MCE_NEWPICIC_VC1_REF_FLD_ID_BWD_TOP_FLD_REF                     _MK_ENUM_CONST(5)
#define MCE_NEWPICIC_VC1_REF_FLD_ID_BWD_BOT_FLD_REF                     _MK_ENUM_CONST(6)

#define MCE_NEWPICIC_VC1_PARAM_VALID_SHIFT                      _MK_SHIFT_CONST(24)
#define MCE_NEWPICIC_VC1_PARAM_VALID_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPICIC_VC1_PARAM_VALID_SHIFT)
#define MCE_NEWPICIC_VC1_PARAM_VALID_RANGE                      _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define MCE_NEWPICIC_VC1_PARAM_VALID_ROW                        0
#define MCE_NEWPICIC_VC1_PARAM_VALID_ONE                        _MK_ENUM_CONST(0)
#define MCE_NEWPICIC_VC1_PARAM_VALID_BOTH                       _MK_ENUM_CONST(1)

#define MCE_NEWPICIC_VC1_SHIFT2_SHIFT                   _MK_SHIFT_CONST(18)
#define MCE_NEWPICIC_VC1_SHIFT2_FIELD                   _MK_FIELD_CONST(0x3f, MCE_NEWPICIC_VC1_SHIFT2_SHIFT)
#define MCE_NEWPICIC_VC1_SHIFT2_RANGE                   _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(18)
#define MCE_NEWPICIC_VC1_SHIFT2_ROW                     0

#define MCE_NEWPICIC_VC1_SCALE2_SHIFT                   _MK_SHIFT_CONST(12)
#define MCE_NEWPICIC_VC1_SCALE2_FIELD                   _MK_FIELD_CONST(0x3f, MCE_NEWPICIC_VC1_SCALE2_SHIFT)
#define MCE_NEWPICIC_VC1_SCALE2_RANGE                   _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(12)
#define MCE_NEWPICIC_VC1_SCALE2_ROW                     0

#define MCE_NEWPICIC_VC1_SHIFT_SHIFT                    _MK_SHIFT_CONST(6)
#define MCE_NEWPICIC_VC1_SHIFT_FIELD                    _MK_FIELD_CONST(0x3f, MCE_NEWPICIC_VC1_SHIFT_SHIFT)
#define MCE_NEWPICIC_VC1_SHIFT_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(6)
#define MCE_NEWPICIC_VC1_SHIFT_ROW                      0

#define MCE_NEWPICIC_VC1_SCALE_SHIFT                    _MK_SHIFT_CONST(0)
#define MCE_NEWPICIC_VC1_SCALE_FIELD                    _MK_FIELD_CONST(0x3f, MCE_NEWPICIC_VC1_SCALE_SHIFT)
#define MCE_NEWPICIC_VC1_SCALE_RANGE                    _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define MCE_NEWPICIC_VC1_SCALE_ROW                      0


// Packet MCE_NEWMB_VC1
#define MCE_NEWMB_VC1_SIZE 32

#define MCE_NEWMB_VC1_OPCODE_SHIFT                      _MK_SHIFT_CONST(28)
#define MCE_NEWMB_VC1_OPCODE_FIELD                      _MK_FIELD_CONST(0xf, MCE_NEWMB_VC1_OPCODE_SHIFT)
#define MCE_NEWMB_VC1_OPCODE_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWMB_VC1_OPCODE_ROW                        0
#define MCE_NEWMB_VC1_OPCODE_NEWMB1                     _MK_ENUM_CONST(3)

#define MCE_NEWMB_VC1_INTRA_STATUS_5_SHIFT                      _MK_SHIFT_CONST(27)
#define MCE_NEWMB_VC1_INTRA_STATUS_5_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWMB_VC1_INTRA_STATUS_5_SHIFT)
#define MCE_NEWMB_VC1_INTRA_STATUS_5_RANGE                      _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(27)
#define MCE_NEWMB_VC1_INTRA_STATUS_5_ROW                        0
#define MCE_NEWMB_VC1_INTRA_STATUS_5_INTER                      _MK_ENUM_CONST(0)
#define MCE_NEWMB_VC1_INTRA_STATUS_5_INTRA                      _MK_ENUM_CONST(1)

#define MCE_NEWMB_VC1_INTRA_STATUS_4_SHIFT                      _MK_SHIFT_CONST(26)
#define MCE_NEWMB_VC1_INTRA_STATUS_4_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWMB_VC1_INTRA_STATUS_4_SHIFT)
#define MCE_NEWMB_VC1_INTRA_STATUS_4_RANGE                      _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(26)
#define MCE_NEWMB_VC1_INTRA_STATUS_4_ROW                        0
#define MCE_NEWMB_VC1_INTRA_STATUS_4_INTER                      _MK_ENUM_CONST(0)
#define MCE_NEWMB_VC1_INTRA_STATUS_4_INTRA                      _MK_ENUM_CONST(1)

#define MCE_NEWMB_VC1_INTRA_STATUS_3_SHIFT                      _MK_SHIFT_CONST(25)
#define MCE_NEWMB_VC1_INTRA_STATUS_3_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWMB_VC1_INTRA_STATUS_3_SHIFT)
#define MCE_NEWMB_VC1_INTRA_STATUS_3_RANGE                      _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define MCE_NEWMB_VC1_INTRA_STATUS_3_ROW                        0
#define MCE_NEWMB_VC1_INTRA_STATUS_3_INTER                      _MK_ENUM_CONST(0)
#define MCE_NEWMB_VC1_INTRA_STATUS_3_INTRA                      _MK_ENUM_CONST(1)

#define MCE_NEWMB_VC1_INTRA_STATUS_2_SHIFT                      _MK_SHIFT_CONST(24)
#define MCE_NEWMB_VC1_INTRA_STATUS_2_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWMB_VC1_INTRA_STATUS_2_SHIFT)
#define MCE_NEWMB_VC1_INTRA_STATUS_2_RANGE                      _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define MCE_NEWMB_VC1_INTRA_STATUS_2_ROW                        0
#define MCE_NEWMB_VC1_INTRA_STATUS_2_INTER                      _MK_ENUM_CONST(0)
#define MCE_NEWMB_VC1_INTRA_STATUS_2_INTRA                      _MK_ENUM_CONST(1)

#define MCE_NEWMB_VC1_INTRA_STATUS_1_SHIFT                      _MK_SHIFT_CONST(23)
#define MCE_NEWMB_VC1_INTRA_STATUS_1_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWMB_VC1_INTRA_STATUS_1_SHIFT)
#define MCE_NEWMB_VC1_INTRA_STATUS_1_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define MCE_NEWMB_VC1_INTRA_STATUS_1_ROW                        0
#define MCE_NEWMB_VC1_INTRA_STATUS_1_INTER                      _MK_ENUM_CONST(0)
#define MCE_NEWMB_VC1_INTRA_STATUS_1_INTRA                      _MK_ENUM_CONST(1)

#define MCE_NEWMB_VC1_INTRA_STATUS_0_SHIFT                      _MK_SHIFT_CONST(22)
#define MCE_NEWMB_VC1_INTRA_STATUS_0_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWMB_VC1_INTRA_STATUS_0_SHIFT)
#define MCE_NEWMB_VC1_INTRA_STATUS_0_RANGE                      _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define MCE_NEWMB_VC1_INTRA_STATUS_0_ROW                        0
#define MCE_NEWMB_VC1_INTRA_STATUS_0_INTER                      _MK_ENUM_CONST(0)
#define MCE_NEWMB_VC1_INTRA_STATUS_0_INTRA                      _MK_ENUM_CONST(1)

#define MCE_NEWMB_VC1_CONCEAL_SHIFT                     _MK_SHIFT_CONST(21)
#define MCE_NEWMB_VC1_CONCEAL_FIELD                     _MK_FIELD_CONST(0x1, MCE_NEWMB_VC1_CONCEAL_SHIFT)
#define MCE_NEWMB_VC1_CONCEAL_RANGE                     _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define MCE_NEWMB_VC1_CONCEAL_ROW                       0
#define MCE_NEWMB_VC1_CONCEAL_CONCEAL_OFF                       _MK_ENUM_CONST(0)
#define MCE_NEWMB_VC1_CONCEAL_CONCEAL_ON                        _MK_ENUM_CONST(1)

#define MCE_NEWMB_VC1_FIELDTX_SHIFT                     _MK_SHIFT_CONST(20)
#define MCE_NEWMB_VC1_FIELDTX_FIELD                     _MK_FIELD_CONST(0x1, MCE_NEWMB_VC1_FIELDTX_SHIFT)
#define MCE_NEWMB_VC1_FIELDTX_RANGE                     _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define MCE_NEWMB_VC1_FIELDTX_ROW                       0
#define MCE_NEWMB_VC1_FIELDTX_FRAMETX                   _MK_ENUM_CONST(0)
#define MCE_NEWMB_VC1_FIELDTX_FIELDTX                   _MK_ENUM_CONST(1)

#define MCE_NEWMB_VC1_MV_FORMAT_SHIFT                   _MK_SHIFT_CONST(19)
#define MCE_NEWMB_VC1_MV_FORMAT_FIELD                   _MK_FIELD_CONST(0x1, MCE_NEWMB_VC1_MV_FORMAT_SHIFT)
#define MCE_NEWMB_VC1_MV_FORMAT_RANGE                   _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define MCE_NEWMB_VC1_MV_FORMAT_ROW                     0
#define MCE_NEWMB_VC1_MV_FORMAT_FRAME_FORMAT                    _MK_ENUM_CONST(0)
#define MCE_NEWMB_VC1_MV_FORMAT_FIELD_FORMAT                    _MK_ENUM_CONST(1)

#define MCE_NEWMB_VC1_MV_RES_SHIFT                      _MK_SHIFT_CONST(17)
#define MCE_NEWMB_VC1_MV_RES_FIELD                      _MK_FIELD_CONST(0x3, MCE_NEWMB_VC1_MV_RES_SHIFT)
#define MCE_NEWMB_VC1_MV_RES_RANGE                      _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(17)
#define MCE_NEWMB_VC1_MV_RES_ROW                        0
#define MCE_NEWMB_VC1_MV_RES_QUARTER_PIXEL                      _MK_ENUM_CONST(2)

#define MCE_NEWMB_VC1_RESERVED1_SHIFT                   _MK_SHIFT_CONST(14)
#define MCE_NEWMB_VC1_RESERVED1_FIELD                   _MK_FIELD_CONST(0x7, MCE_NEWMB_VC1_RESERVED1_SHIFT)
#define MCE_NEWMB_VC1_RESERVED1_RANGE                   _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(14)
#define MCE_NEWMB_VC1_RESERVED1_ROW                     0

#define MCE_NEWMB_VC1_MB_COL_SHIFT                      _MK_SHIFT_CONST(7)
#define MCE_NEWMB_VC1_MB_COL_FIELD                      _MK_FIELD_CONST(0x7f, MCE_NEWMB_VC1_MB_COL_SHIFT)
#define MCE_NEWMB_VC1_MB_COL_RANGE                      _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(7)
#define MCE_NEWMB_VC1_MB_COL_ROW                        0

#define MCE_NEWMB_VC1_MB_ROW_SHIFT                      _MK_SHIFT_CONST(0)
#define MCE_NEWMB_VC1_MB_ROW_FIELD                      _MK_FIELD_CONST(0x7f, MCE_NEWMB_VC1_MB_ROW_SHIFT)
#define MCE_NEWMB_VC1_MB_ROW_RANGE                      _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define MCE_NEWMB_VC1_MB_ROW_ROW                        0


// Packet MCE_NEWMV1_VC1
#define MCE_NEWMV1_VC1_SIZE 32

#define MCE_NEWMV1_VC1_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define MCE_NEWMV1_VC1_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, MCE_NEWMV1_VC1_OPCODE_SHIFT)
#define MCE_NEWMV1_VC1_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWMV1_VC1_OPCODE_ROW                       0
#define MCE_NEWMV1_VC1_OPCODE_NEWMV1                    _MK_ENUM_CONST(5)

#define MCE_NEWMV1_VC1_V_MV_SHIFT                       _MK_SHIFT_CONST(14)
#define MCE_NEWMV1_VC1_V_MV_FIELD                       _MK_FIELD_CONST(0x3fff, MCE_NEWMV1_VC1_V_MV_SHIFT)
#define MCE_NEWMV1_VC1_V_MV_RANGE                       _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(14)
#define MCE_NEWMV1_VC1_V_MV_ROW                 0

#define MCE_NEWMV1_VC1_H_MV_SHIFT                       _MK_SHIFT_CONST(0)
#define MCE_NEWMV1_VC1_H_MV_FIELD                       _MK_FIELD_CONST(0x3fff, MCE_NEWMV1_VC1_H_MV_SHIFT)
#define MCE_NEWMV1_VC1_H_MV_RANGE                       _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(0)
#define MCE_NEWMV1_VC1_H_MV_ROW                 0


// Packet MCE_NEWMV2_VC1
#define MCE_NEWMV2_VC1_SIZE 32

#define MCE_NEWMV2_VC1_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define MCE_NEWMV2_VC1_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, MCE_NEWMV2_VC1_OPCODE_SHIFT)
#define MCE_NEWMV2_VC1_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWMV2_VC1_OPCODE_ROW                       0
#define MCE_NEWMV2_VC1_OPCODE_NEWMV2                    _MK_ENUM_CONST(6)

#define MCE_NEWMV2_VC1_RESERVED_SHIFT                   _MK_SHIFT_CONST(20)
#define MCE_NEWMV2_VC1_RESERVED_FIELD                   _MK_FIELD_CONST(0xff, MCE_NEWMV2_VC1_RESERVED_SHIFT)
#define MCE_NEWMV2_VC1_RESERVED_RANGE                   _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(20)
#define MCE_NEWMV2_VC1_RESERVED_ROW                     0

#define MCE_NEWMV2_VC1_REF_STRUCT_SHIFT                 _MK_SHIFT_CONST(18)
#define MCE_NEWMV2_VC1_REF_STRUCT_FIELD                 _MK_FIELD_CONST(0x3, MCE_NEWMV2_VC1_REF_STRUCT_SHIFT)
#define MCE_NEWMV2_VC1_REF_STRUCT_RANGE                 _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(18)
#define MCE_NEWMV2_VC1_REF_STRUCT_ROW                   0
#define MCE_NEWMV2_VC1_REF_STRUCT_FRAME_PICTURE                 _MK_ENUM_CONST(0)
#define MCE_NEWMV2_VC1_REF_STRUCT_TOP_FIELD                     _MK_ENUM_CONST(1)
#define MCE_NEWMV2_VC1_REF_STRUCT_BOTTOM_FIELD                  _MK_ENUM_CONST(2)

#define MCE_NEWMV2_VC1_MV_DIR_SHIFT                     _MK_SHIFT_CONST(17)
#define MCE_NEWMV2_VC1_MV_DIR_FIELD                     _MK_FIELD_CONST(0x1, MCE_NEWMV2_VC1_MV_DIR_SHIFT)
#define MCE_NEWMV2_VC1_MV_DIR_RANGE                     _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(17)
#define MCE_NEWMV2_VC1_MV_DIR_ROW                       0
#define MCE_NEWMV2_VC1_MV_DIR_FORWARD                   _MK_ENUM_CONST(0)
#define MCE_NEWMV2_VC1_MV_DIR_BACKWARD                  _MK_ENUM_CONST(1)

#define MCE_NEWMV2_VC1_FINAL_SHIFT                      _MK_SHIFT_CONST(16)
#define MCE_NEWMV2_VC1_FINAL_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWMV2_VC1_FINAL_SHIFT)
#define MCE_NEWMV2_VC1_FINAL_RANGE                      _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define MCE_NEWMV2_VC1_FINAL_ROW                        0
#define MCE_NEWMV2_VC1_FINAL_NOT_FINAL                  _MK_ENUM_CONST(0)
#define MCE_NEWMV2_VC1_FINAL_FINAL                      _MK_ENUM_CONST(1)

#define MCE_NEWMV2_VC1_LAST_SHIFT                       _MK_SHIFT_CONST(15)
#define MCE_NEWMV2_VC1_LAST_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWMV2_VC1_LAST_SHIFT)
#define MCE_NEWMV2_VC1_LAST_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define MCE_NEWMV2_VC1_LAST_ROW                 0
#define MCE_NEWMV2_VC1_LAST_NOT_LAST                    _MK_ENUM_CONST(0)
#define MCE_NEWMV2_VC1_LAST_LAST                        _MK_ENUM_CONST(1)

#define MCE_NEWMV2_VC1_ASPECT_SHIFT                     _MK_SHIFT_CONST(11)
#define MCE_NEWMV2_VC1_ASPECT_FIELD                     _MK_FIELD_CONST(0xf, MCE_NEWMV2_VC1_ASPECT_SHIFT)
#define MCE_NEWMV2_VC1_ASPECT_RANGE                     _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(11)
#define MCE_NEWMV2_VC1_ASPECT_ROW                       0
#define MCE_NEWMV2_VC1_ASPECT_MC_16x16                  _MK_ENUM_CONST(1)
#define MCE_NEWMV2_VC1_ASPECT_MC_16x8                   _MK_ENUM_CONST(2)
#define MCE_NEWMV2_VC1_ASPECT_MC_8x8                    _MK_ENUM_CONST(4)
#define MCE_NEWMV2_VC1_ASPECT_MC_8x4                    _MK_ENUM_CONST(5)
#define MCE_NEWMV2_VC1_ASPECT_MC_4x4                    _MK_ENUM_CONST(7)

#define MCE_NEWMV2_VC1_BLK_SHIFT                        _MK_SHIFT_CONST(6)
#define MCE_NEWMV2_VC1_BLK_FIELD                        _MK_FIELD_CONST(0x1f, MCE_NEWMV2_VC1_BLK_SHIFT)
#define MCE_NEWMV2_VC1_BLK_RANGE                        _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(6)
#define MCE_NEWMV2_VC1_BLK_ROW                  0
#define MCE_NEWMV2_VC1_BLK_BLK0_Y                       _MK_ENUM_CONST(0)
#define MCE_NEWMV2_VC1_BLK_BLK4_Y                       _MK_ENUM_CONST(4)
#define MCE_NEWMV2_VC1_BLK_BLK8_Y                       _MK_ENUM_CONST(8)
#define MCE_NEWMV2_VC1_BLK_BLK12_Y                      _MK_ENUM_CONST(12)
#define MCE_NEWMV2_VC1_BLK_BLK16_U                      _MK_ENUM_CONST(16)
#define MCE_NEWMV2_VC1_BLK_BLK17_U                      _MK_ENUM_CONST(17)
#define MCE_NEWMV2_VC1_BLK_BLK18_U                      _MK_ENUM_CONST(18)
#define MCE_NEWMV2_VC1_BLK_BLK19_U                      _MK_ENUM_CONST(19)
#define MCE_NEWMV2_VC1_BLK_BLK20_V                      _MK_ENUM_CONST(20)

#define MCE_NEWMV2_VC1_REF_SHIFT                        _MK_SHIFT_CONST(0)
#define MCE_NEWMV2_VC1_REF_FIELD                        _MK_FIELD_CONST(0x3f, MCE_NEWMV2_VC1_REF_SHIFT)
#define MCE_NEWMV2_VC1_REF_RANGE                        _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define MCE_NEWMV2_VC1_REF_ROW                  0


// Packet MCE_NEWPPCBP_VC1
#define MCE_NEWPPCBP_VC1_SIZE 32

#define MCE_NEWPPCBP_VC1_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define MCE_NEWPPCBP_VC1_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, MCE_NEWPPCBP_VC1_OPCODE_SHIFT)
#define MCE_NEWPPCBP_VC1_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWPPCBP_VC1_OPCODE_ROW                     0
#define MCE_NEWPPCBP_VC1_OPCODE_NEWPPCBP                        _MK_ENUM_CONST(4)

#define MCE_NEWPPCBP_VC1_CBP_SHIFT                      _MK_SHIFT_CONST(0)
#define MCE_NEWPPCBP_VC1_CBP_FIELD                      _MK_FIELD_CONST(0xffffff, MCE_NEWPPCBP_VC1_CBP_SHIFT)
#define MCE_NEWPPCBP_VC1_CBP_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(0)
#define MCE_NEWPPCBP_VC1_CBP_ROW                        0

#define MCE_NEWPPCBP_VC1_PPCBP_B23_V_SHIFT                      _MK_SHIFT_CONST(23)
#define MCE_NEWPPCBP_VC1_PPCBP_B23_V_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VC1_PPCBP_B23_V_SHIFT)
#define MCE_NEWPPCBP_VC1_PPCBP_B23_V_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define MCE_NEWPPCBP_VC1_PPCBP_B23_V_ROW                        0

#define MCE_NEWPPCBP_VC1_PPCBP_B22_V_SHIFT                      _MK_SHIFT_CONST(22)
#define MCE_NEWPPCBP_VC1_PPCBP_B22_V_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VC1_PPCBP_B22_V_SHIFT)
#define MCE_NEWPPCBP_VC1_PPCBP_B22_V_RANGE                      _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define MCE_NEWPPCBP_VC1_PPCBP_B22_V_ROW                        0

#define MCE_NEWPPCBP_VC1_PPCBP_B21_V_SHIFT                      _MK_SHIFT_CONST(21)
#define MCE_NEWPPCBP_VC1_PPCBP_B21_V_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VC1_PPCBP_B21_V_SHIFT)
#define MCE_NEWPPCBP_VC1_PPCBP_B21_V_RANGE                      _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define MCE_NEWPPCBP_VC1_PPCBP_B21_V_ROW                        0

#define MCE_NEWPPCBP_VC1_PPCBP_B20_V_SHIFT                      _MK_SHIFT_CONST(20)
#define MCE_NEWPPCBP_VC1_PPCBP_B20_V_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VC1_PPCBP_B20_V_SHIFT)
#define MCE_NEWPPCBP_VC1_PPCBP_B20_V_RANGE                      _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define MCE_NEWPPCBP_VC1_PPCBP_B20_V_ROW                        0

#define MCE_NEWPPCBP_VC1_PPCBP_B19_U_SHIFT                      _MK_SHIFT_CONST(19)
#define MCE_NEWPPCBP_VC1_PPCBP_B19_U_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VC1_PPCBP_B19_U_SHIFT)
#define MCE_NEWPPCBP_VC1_PPCBP_B19_U_RANGE                      _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define MCE_NEWPPCBP_VC1_PPCBP_B19_U_ROW                        0

#define MCE_NEWPPCBP_VC1_PPCBP_B18_U_SHIFT                      _MK_SHIFT_CONST(18)
#define MCE_NEWPPCBP_VC1_PPCBP_B18_U_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VC1_PPCBP_B18_U_SHIFT)
#define MCE_NEWPPCBP_VC1_PPCBP_B18_U_RANGE                      _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define MCE_NEWPPCBP_VC1_PPCBP_B18_U_ROW                        0

#define MCE_NEWPPCBP_VC1_PPCBP_B17_U_SHIFT                      _MK_SHIFT_CONST(17)
#define MCE_NEWPPCBP_VC1_PPCBP_B17_U_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VC1_PPCBP_B17_U_SHIFT)
#define MCE_NEWPPCBP_VC1_PPCBP_B17_U_RANGE                      _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(17)
#define MCE_NEWPPCBP_VC1_PPCBP_B17_U_ROW                        0

#define MCE_NEWPPCBP_VC1_PPCBP_B16_U_SHIFT                      _MK_SHIFT_CONST(16)
#define MCE_NEWPPCBP_VC1_PPCBP_B16_U_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VC1_PPCBP_B16_U_SHIFT)
#define MCE_NEWPPCBP_VC1_PPCBP_B16_U_RANGE                      _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define MCE_NEWPPCBP_VC1_PPCBP_B16_U_ROW                        0

#define MCE_NEWPPCBP_VC1_PPCBP_B15_Y_SHIFT                      _MK_SHIFT_CONST(15)
#define MCE_NEWPPCBP_VC1_PPCBP_B15_Y_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VC1_PPCBP_B15_Y_SHIFT)
#define MCE_NEWPPCBP_VC1_PPCBP_B15_Y_RANGE                      _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define MCE_NEWPPCBP_VC1_PPCBP_B15_Y_ROW                        0

#define MCE_NEWPPCBP_VC1_PPCBP_B14_Y_SHIFT                      _MK_SHIFT_CONST(14)
#define MCE_NEWPPCBP_VC1_PPCBP_B14_Y_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VC1_PPCBP_B14_Y_SHIFT)
#define MCE_NEWPPCBP_VC1_PPCBP_B14_Y_RANGE                      _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(14)
#define MCE_NEWPPCBP_VC1_PPCBP_B14_Y_ROW                        0

#define MCE_NEWPPCBP_VC1_PPCBP_B13_Y_SHIFT                      _MK_SHIFT_CONST(13)
#define MCE_NEWPPCBP_VC1_PPCBP_B13_Y_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VC1_PPCBP_B13_Y_SHIFT)
#define MCE_NEWPPCBP_VC1_PPCBP_B13_Y_RANGE                      _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(13)
#define MCE_NEWPPCBP_VC1_PPCBP_B13_Y_ROW                        0

#define MCE_NEWPPCBP_VC1_PPCBP_B12_Y_SHIFT                      _MK_SHIFT_CONST(12)
#define MCE_NEWPPCBP_VC1_PPCBP_B12_Y_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VC1_PPCBP_B12_Y_SHIFT)
#define MCE_NEWPPCBP_VC1_PPCBP_B12_Y_RANGE                      _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(12)
#define MCE_NEWPPCBP_VC1_PPCBP_B12_Y_ROW                        0

#define MCE_NEWPPCBP_VC1_PPCBP_B11_Y_SHIFT                      _MK_SHIFT_CONST(11)
#define MCE_NEWPPCBP_VC1_PPCBP_B11_Y_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VC1_PPCBP_B11_Y_SHIFT)
#define MCE_NEWPPCBP_VC1_PPCBP_B11_Y_RANGE                      _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(11)
#define MCE_NEWPPCBP_VC1_PPCBP_B11_Y_ROW                        0

#define MCE_NEWPPCBP_VC1_PPCBP_B10_Y_SHIFT                      _MK_SHIFT_CONST(10)
#define MCE_NEWPPCBP_VC1_PPCBP_B10_Y_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VC1_PPCBP_B10_Y_SHIFT)
#define MCE_NEWPPCBP_VC1_PPCBP_B10_Y_RANGE                      _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(10)
#define MCE_NEWPPCBP_VC1_PPCBP_B10_Y_ROW                        0

#define MCE_NEWPPCBP_VC1_PPCBP_B9_Y_SHIFT                       _MK_SHIFT_CONST(9)
#define MCE_NEWPPCBP_VC1_PPCBP_B9_Y_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VC1_PPCBP_B9_Y_SHIFT)
#define MCE_NEWPPCBP_VC1_PPCBP_B9_Y_RANGE                       _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define MCE_NEWPPCBP_VC1_PPCBP_B9_Y_ROW                 0

#define MCE_NEWPPCBP_VC1_PPCBP_B8_Y_SHIFT                       _MK_SHIFT_CONST(8)
#define MCE_NEWPPCBP_VC1_PPCBP_B8_Y_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VC1_PPCBP_B8_Y_SHIFT)
#define MCE_NEWPPCBP_VC1_PPCBP_B8_Y_RANGE                       _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define MCE_NEWPPCBP_VC1_PPCBP_B8_Y_ROW                 0

#define MCE_NEWPPCBP_VC1_PPCBP_B7_Y_SHIFT                       _MK_SHIFT_CONST(7)
#define MCE_NEWPPCBP_VC1_PPCBP_B7_Y_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VC1_PPCBP_B7_Y_SHIFT)
#define MCE_NEWPPCBP_VC1_PPCBP_B7_Y_RANGE                       _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define MCE_NEWPPCBP_VC1_PPCBP_B7_Y_ROW                 0

#define MCE_NEWPPCBP_VC1_PPCBP_B6_Y_SHIFT                       _MK_SHIFT_CONST(6)
#define MCE_NEWPPCBP_VC1_PPCBP_B6_Y_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VC1_PPCBP_B6_Y_SHIFT)
#define MCE_NEWPPCBP_VC1_PPCBP_B6_Y_RANGE                       _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define MCE_NEWPPCBP_VC1_PPCBP_B6_Y_ROW                 0

#define MCE_NEWPPCBP_VC1_PPCBP_B5_Y_SHIFT                       _MK_SHIFT_CONST(5)
#define MCE_NEWPPCBP_VC1_PPCBP_B5_Y_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VC1_PPCBP_B5_Y_SHIFT)
#define MCE_NEWPPCBP_VC1_PPCBP_B5_Y_RANGE                       _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define MCE_NEWPPCBP_VC1_PPCBP_B5_Y_ROW                 0

#define MCE_NEWPPCBP_VC1_PPCBP_B4_Y_SHIFT                       _MK_SHIFT_CONST(4)
#define MCE_NEWPPCBP_VC1_PPCBP_B4_Y_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VC1_PPCBP_B4_Y_SHIFT)
#define MCE_NEWPPCBP_VC1_PPCBP_B4_Y_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define MCE_NEWPPCBP_VC1_PPCBP_B4_Y_ROW                 0

#define MCE_NEWPPCBP_VC1_PPCBP_B3_Y_SHIFT                       _MK_SHIFT_CONST(3)
#define MCE_NEWPPCBP_VC1_PPCBP_B3_Y_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VC1_PPCBP_B3_Y_SHIFT)
#define MCE_NEWPPCBP_VC1_PPCBP_B3_Y_RANGE                       _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define MCE_NEWPPCBP_VC1_PPCBP_B3_Y_ROW                 0

#define MCE_NEWPPCBP_VC1_PPCBP_B2_Y_SHIFT                       _MK_SHIFT_CONST(2)
#define MCE_NEWPPCBP_VC1_PPCBP_B2_Y_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VC1_PPCBP_B2_Y_SHIFT)
#define MCE_NEWPPCBP_VC1_PPCBP_B2_Y_RANGE                       _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define MCE_NEWPPCBP_VC1_PPCBP_B2_Y_ROW                 0

#define MCE_NEWPPCBP_VC1_PPCBP_B1_Y_SHIFT                       _MK_SHIFT_CONST(1)
#define MCE_NEWPPCBP_VC1_PPCBP_B1_Y_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VC1_PPCBP_B1_Y_SHIFT)
#define MCE_NEWPPCBP_VC1_PPCBP_B1_Y_RANGE                       _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define MCE_NEWPPCBP_VC1_PPCBP_B1_Y_ROW                 0

#define MCE_NEWPPCBP_VC1_PPCBP_B0_Y_SHIFT                       _MK_SHIFT_CONST(0)
#define MCE_NEWPPCBP_VC1_PPCBP_B0_Y_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VC1_PPCBP_B0_Y_SHIFT)
#define MCE_NEWPPCBP_VC1_PPCBP_B0_Y_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MCE_NEWPPCBP_VC1_PPCBP_B0_Y_ROW                 0


// Packet MCE_NEWMB_VP8
#define MCE_NEWMB_VP8_SIZE 32

#define MCE_NEWMB_VP8_OPCODE_SHIFT                      _MK_SHIFT_CONST(28)
#define MCE_NEWMB_VP8_OPCODE_FIELD                      _MK_FIELD_CONST(0xf, MCE_NEWMB_VP8_OPCODE_SHIFT)
#define MCE_NEWMB_VP8_OPCODE_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWMB_VP8_OPCODE_ROW                        0
#define MCE_NEWMB_VP8_OPCODE_NEWMB1                     _MK_ENUM_CONST(3)

#define MCE_NEWMB_VP8_RESERVED_SHIFT                    _MK_SHIFT_CONST(23)
#define MCE_NEWMB_VP8_RESERVED_FIELD                    _MK_FIELD_CONST(0x1f, MCE_NEWMB_VP8_RESERVED_SHIFT)
#define MCE_NEWMB_VP8_RESERVED_RANGE                    _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(23)
#define MCE_NEWMB_VP8_RESERVED_ROW                      0

#define MCE_NEWMB_VP8_MV_RES_CHROMA_SHIFT                       _MK_SHIFT_CONST(21)
#define MCE_NEWMB_VP8_MV_RES_CHROMA_FIELD                       _MK_FIELD_CONST(0x3, MCE_NEWMB_VP8_MV_RES_CHROMA_SHIFT)
#define MCE_NEWMB_VP8_MV_RES_CHROMA_RANGE                       _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(21)
#define MCE_NEWMB_VP8_MV_RES_CHROMA_ROW                 0
#define MCE_NEWMB_VP8_MV_RES_CHROMA_INTEGER_PIXEL                       _MK_ENUM_CONST(0)
#define MCE_NEWMB_VP8_MV_RES_CHROMA_HALF_PIXEL                  _MK_ENUM_CONST(1)
#define MCE_NEWMB_VP8_MV_RES_CHROMA_QUARTER_PIXEL                       _MK_ENUM_CONST(2)
#define MCE_NEWMB_VP8_MV_RES_CHROMA_EIGHTH_PIXEL                        _MK_ENUM_CONST(3)

#define MCE_NEWMB_VP8_FLUSH_SHIFT                       _MK_SHIFT_CONST(20)
#define MCE_NEWMB_VP8_FLUSH_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWMB_VP8_FLUSH_SHIFT)
#define MCE_NEWMB_VP8_FLUSH_RANGE                       _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define MCE_NEWMB_VP8_FLUSH_ROW                 0
#define MCE_NEWMB_VP8_FLUSH_PPE_FLUSH_PPB                       _MK_ENUM_CONST(0)
#define MCE_NEWMB_VP8_FLUSH_MCE_FLUSH_PPB                       _MK_ENUM_CONST(1)

#define MCE_NEWMB_VP8_MV_RES_SHIFT                      _MK_SHIFT_CONST(17)
#define MCE_NEWMB_VP8_MV_RES_FIELD                      _MK_FIELD_CONST(0x3, MCE_NEWMB_VP8_MV_RES_SHIFT)
#define MCE_NEWMB_VP8_MV_RES_RANGE                      _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(17)
#define MCE_NEWMB_VP8_MV_RES_ROW                        0
#define MCE_NEWMB_VP8_MV_RES_INTEGER_PIXEL                      _MK_ENUM_CONST(0)
#define MCE_NEWMB_VP8_MV_RES_HALF_PIXEL                 _MK_ENUM_CONST(1)
#define MCE_NEWMB_VP8_MV_RES_QUARTER_PIXEL                      _MK_ENUM_CONST(2)
#define MCE_NEWMB_VP8_MV_RES_EIGHTH_PIXEL                       _MK_ENUM_CONST(3)

#define MCE_NEWMB_VP8_MB_TYPE_SHIFT                     _MK_SHIFT_CONST(14)
#define MCE_NEWMB_VP8_MB_TYPE_FIELD                     _MK_FIELD_CONST(0x7, MCE_NEWMB_VP8_MB_TYPE_SHIFT)
#define MCE_NEWMB_VP8_MB_TYPE_RANGE                     _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(14)
#define MCE_NEWMB_VP8_MB_TYPE_ROW                       0
#define MCE_NEWMB_VP8_MB_TYPE_INTRA_16x16                       _MK_ENUM_CONST(0)
#define MCE_NEWMB_VP8_MB_TYPE_INTRA_4x4                 _MK_ENUM_CONST(1)
#define MCE_NEWMB_VP8_MB_TYPE_INTER                     _MK_ENUM_CONST(3)
#define MCE_NEWMB_VP8_MB_TYPE_IPCM                      _MK_ENUM_CONST(7)

#define MCE_NEWMB_VP8_MB_COL_SHIFT                      _MK_SHIFT_CONST(7)
#define MCE_NEWMB_VP8_MB_COL_FIELD                      _MK_FIELD_CONST(0x7f, MCE_NEWMB_VP8_MB_COL_SHIFT)
#define MCE_NEWMB_VP8_MB_COL_RANGE                      _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(7)
#define MCE_NEWMB_VP8_MB_COL_ROW                        0

#define MCE_NEWMB_VP8_MB_ROW_SHIFT                      _MK_SHIFT_CONST(0)
#define MCE_NEWMB_VP8_MB_ROW_FIELD                      _MK_FIELD_CONST(0x7f, MCE_NEWMB_VP8_MB_ROW_SHIFT)
#define MCE_NEWMB_VP8_MB_ROW_RANGE                      _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define MCE_NEWMB_VP8_MB_ROW_ROW                        0


// Packet MCE_NEWMV1_INTRA_VP8
#define MCE_NEWMV1_INTRA_VP8_SIZE 32

#define MCE_NEWMV1_INTRA_VP8_OPCODE_SHIFT                       _MK_SHIFT_CONST(28)
#define MCE_NEWMV1_INTRA_VP8_OPCODE_FIELD                       _MK_FIELD_CONST(0xf, MCE_NEWMV1_INTRA_VP8_OPCODE_SHIFT)
#define MCE_NEWMV1_INTRA_VP8_OPCODE_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWMV1_INTRA_VP8_OPCODE_ROW                 0
#define MCE_NEWMV1_INTRA_VP8_OPCODE_NEWMV1                      _MK_ENUM_CONST(5)

#define MCE_NEWMV1_INTRA_VP8_RESERVED_SHIFT                     _MK_SHIFT_CONST(24)
#define MCE_NEWMV1_INTRA_VP8_RESERVED_FIELD                     _MK_FIELD_CONST(0xf, MCE_NEWMV1_INTRA_VP8_RESERVED_SHIFT)
#define MCE_NEWMV1_INTRA_VP8_RESERVED_RANGE                     _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(24)
#define MCE_NEWMV1_INTRA_VP8_RESERVED_ROW                       0

#define MCE_NEWMV1_INTRA_VP8_T_L_REF_AV_SHIFT                   _MK_SHIFT_CONST(23)
#define MCE_NEWMV1_INTRA_VP8_T_L_REF_AV_FIELD                   _MK_FIELD_CONST(0x1, MCE_NEWMV1_INTRA_VP8_T_L_REF_AV_SHIFT)
#define MCE_NEWMV1_INTRA_VP8_T_L_REF_AV_RANGE                   _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define MCE_NEWMV1_INTRA_VP8_T_L_REF_AV_ROW                     0
#define MCE_NEWMV1_INTRA_VP8_T_L_REF_AV_NON_AV                  _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_VP8_T_L_REF_AV_AV                      _MK_ENUM_CONST(1)

#define MCE_NEWMV1_INTRA_VP8_LAST_SHIFT                 _MK_SHIFT_CONST(22)
#define MCE_NEWMV1_INTRA_VP8_LAST_FIELD                 _MK_FIELD_CONST(0x1, MCE_NEWMV1_INTRA_VP8_LAST_SHIFT)
#define MCE_NEWMV1_INTRA_VP8_LAST_RANGE                 _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define MCE_NEWMV1_INTRA_VP8_LAST_ROW                   0
#define MCE_NEWMV1_INTRA_VP8_LAST_NOT_LAST                      _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_VP8_LAST_LAST                  _MK_ENUM_CONST(1)

#define MCE_NEWMV1_INTRA_VP8_T_REF_AV_SHIFT                     _MK_SHIFT_CONST(21)
#define MCE_NEWMV1_INTRA_VP8_T_REF_AV_FIELD                     _MK_FIELD_CONST(0x1, MCE_NEWMV1_INTRA_VP8_T_REF_AV_SHIFT)
#define MCE_NEWMV1_INTRA_VP8_T_REF_AV_RANGE                     _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define MCE_NEWMV1_INTRA_VP8_T_REF_AV_ROW                       0
#define MCE_NEWMV1_INTRA_VP8_T_REF_AV_NON_AV                    _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_VP8_T_REF_AV_AV                        _MK_ENUM_CONST(1)

#define MCE_NEWMV1_INTRA_VP8_L_REF_AV_SHIFT                     _MK_SHIFT_CONST(20)
#define MCE_NEWMV1_INTRA_VP8_L_REF_AV_FIELD                     _MK_FIELD_CONST(0x1, MCE_NEWMV1_INTRA_VP8_L_REF_AV_SHIFT)
#define MCE_NEWMV1_INTRA_VP8_L_REF_AV_RANGE                     _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define MCE_NEWMV1_INTRA_VP8_L_REF_AV_ROW                       0
#define MCE_NEWMV1_INTRA_VP8_L_REF_AV_NON_AV                    _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_VP8_L_REF_AV_AV                        _MK_ENUM_CONST(1)

#define MCE_NEWMV1_INTRA_VP8_T_R_REF_AV_SHIFT                   _MK_SHIFT_CONST(19)
#define MCE_NEWMV1_INTRA_VP8_T_R_REF_AV_FIELD                   _MK_FIELD_CONST(0x1, MCE_NEWMV1_INTRA_VP8_T_R_REF_AV_SHIFT)
#define MCE_NEWMV1_INTRA_VP8_T_R_REF_AV_RANGE                   _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define MCE_NEWMV1_INTRA_VP8_T_R_REF_AV_ROW                     0
#define MCE_NEWMV1_INTRA_VP8_T_R_REF_AV_NON_AV                  _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_VP8_T_R_REF_AV_AV                      _MK_ENUM_CONST(1)

#define MCE_NEWMV1_INTRA_VP8_REF_AV_SHIFT                       _MK_SHIFT_CONST(19)
#define MCE_NEWMV1_INTRA_VP8_REF_AV_FIELD                       _MK_FIELD_CONST(0x7, MCE_NEWMV1_INTRA_VP8_REF_AV_SHIFT)
#define MCE_NEWMV1_INTRA_VP8_REF_AV_RANGE                       _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(19)
#define MCE_NEWMV1_INTRA_VP8_REF_AV_ROW                 0

#define MCE_NEWMV1_INTRA_VP8_BLK_SHIFT                  _MK_SHIFT_CONST(16)
#define MCE_NEWMV1_INTRA_VP8_BLK_FIELD                  _MK_FIELD_CONST(0x7, MCE_NEWMV1_INTRA_VP8_BLK_SHIFT)
#define MCE_NEWMV1_INTRA_VP8_BLK_RANGE                  _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(16)
#define MCE_NEWMV1_INTRA_VP8_BLK_ROW                    0
#define MCE_NEWMV1_INTRA_VP8_BLK_INTRA_4x4_0_3                  _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_VP8_BLK_INTRA_4x4_4_7                  _MK_ENUM_CONST(1)
#define MCE_NEWMV1_INTRA_VP8_BLK_INTRA_4x4_8_11                 _MK_ENUM_CONST(2)
#define MCE_NEWMV1_INTRA_VP8_BLK_INTRA_4x4_12_15                        _MK_ENUM_CONST(3)
#define MCE_NEWMV1_INTRA_VP8_BLK_CHROMA                 _MK_ENUM_CONST(4)
#define MCE_NEWMV1_INTRA_VP8_BLK_INTRA_16x16                    _MK_ENUM_CONST(7)

#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_3_15_MODE_SHIFT                  _MK_SHIFT_CONST(12)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_3_15_MODE_FIELD                  _MK_FIELD_CONST(0xf, MCE_NEWMV1_INTRA_VP8_INTRA_4x4_3_15_MODE_SHIFT)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_3_15_MODE_RANGE                  _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(12)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_3_15_MODE_ROW                    0
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_3_15_MODE_VER                    _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_3_15_MODE_HOR                    _MK_ENUM_CONST(1)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_3_15_MODE_DC                     _MK_ENUM_CONST(2)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_3_15_MODE_DIA_L                  _MK_ENUM_CONST(3)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_3_15_MODE_DIA_R                  _MK_ENUM_CONST(4)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_3_15_MODE_VER_R                  _MK_ENUM_CONST(5)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_3_15_MODE_HOR_D                  _MK_ENUM_CONST(6)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_3_15_MODE_VER_L                  _MK_ENUM_CONST(7)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_3_15_MODE_HOR_U                  _MK_ENUM_CONST(8)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_3_15_MODE_TM_PRED                        _MK_ENUM_CONST(9)

#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_2_14_MODE_SHIFT                  _MK_SHIFT_CONST(8)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_2_14_MODE_FIELD                  _MK_FIELD_CONST(0xf, MCE_NEWMV1_INTRA_VP8_INTRA_4x4_2_14_MODE_SHIFT)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_2_14_MODE_RANGE                  _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(8)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_2_14_MODE_ROW                    0
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_2_14_MODE_VER                    _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_2_14_MODE_HOR                    _MK_ENUM_CONST(1)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_2_14_MODE_DC                     _MK_ENUM_CONST(2)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_2_14_MODE_DIA_L                  _MK_ENUM_CONST(3)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_2_14_MODE_DIA_R                  _MK_ENUM_CONST(4)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_2_14_MODE_VER_R                  _MK_ENUM_CONST(5)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_2_14_MODE_HOR_D                  _MK_ENUM_CONST(6)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_2_14_MODE_VER_L                  _MK_ENUM_CONST(7)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_2_14_MODE_HOR_U                  _MK_ENUM_CONST(8)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_2_14_MODE_TM_PRED                        _MK_ENUM_CONST(9)

#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_1_13_MODE_SHIFT                  _MK_SHIFT_CONST(4)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_1_13_MODE_FIELD                  _MK_FIELD_CONST(0xf, MCE_NEWMV1_INTRA_VP8_INTRA_4x4_1_13_MODE_SHIFT)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_1_13_MODE_RANGE                  _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(4)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_1_13_MODE_ROW                    0
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_1_13_MODE_VER                    _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_1_13_MODE_HOR                    _MK_ENUM_CONST(1)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_1_13_MODE_DC                     _MK_ENUM_CONST(2)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_1_13_MODE_DIA_L                  _MK_ENUM_CONST(3)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_1_13_MODE_DIA_R                  _MK_ENUM_CONST(4)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_1_13_MODE_VER_R                  _MK_ENUM_CONST(5)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_1_13_MODE_HOR_D                  _MK_ENUM_CONST(6)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_1_13_MODE_VER_L                  _MK_ENUM_CONST(7)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_1_13_MODE_HOR_U                  _MK_ENUM_CONST(8)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_1_13_MODE_TM_PRED                        _MK_ENUM_CONST(9)

#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_0_12_MODE_SHIFT                  _MK_SHIFT_CONST(0)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_0_12_MODE_FIELD                  _MK_FIELD_CONST(0xf, MCE_NEWMV1_INTRA_VP8_INTRA_4x4_0_12_MODE_SHIFT)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_0_12_MODE_RANGE                  _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(0)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_0_12_MODE_ROW                    0
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_0_12_MODE_VER                    _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_0_12_MODE_HOR                    _MK_ENUM_CONST(1)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_0_12_MODE_DC                     _MK_ENUM_CONST(2)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_0_12_MODE_DIA_L                  _MK_ENUM_CONST(3)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_0_12_MODE_DIA_R                  _MK_ENUM_CONST(4)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_0_12_MODE_VER_R                  _MK_ENUM_CONST(5)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_0_12_MODE_HOR_D                  _MK_ENUM_CONST(6)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_0_12_MODE_VER_L                  _MK_ENUM_CONST(7)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_0_12_MODE_HOR_U                  _MK_ENUM_CONST(8)
#define MCE_NEWMV1_INTRA_VP8_INTRA_4x4_0_12_MODE_TM_PRED                        _MK_ENUM_CONST(9)

#define MCE_NEWMV1_INTRA_VP8_INTRA_16x16_MODE_SHIFT                     _MK_SHIFT_CONST(0)
#define MCE_NEWMV1_INTRA_VP8_INTRA_16x16_MODE_FIELD                     _MK_FIELD_CONST(0x3, MCE_NEWMV1_INTRA_VP8_INTRA_16x16_MODE_SHIFT)
#define MCE_NEWMV1_INTRA_VP8_INTRA_16x16_MODE_RANGE                     _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define MCE_NEWMV1_INTRA_VP8_INTRA_16x16_MODE_ROW                       0
#define MCE_NEWMV1_INTRA_VP8_INTRA_16x16_MODE_VER                       _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_VP8_INTRA_16x16_MODE_HOR                       _MK_ENUM_CONST(1)
#define MCE_NEWMV1_INTRA_VP8_INTRA_16x16_MODE_DC                        _MK_ENUM_CONST(2)
#define MCE_NEWMV1_INTRA_VP8_INTRA_16x16_MODE_TM_PRED                   _MK_ENUM_CONST(3)

#define MCE_NEWMV1_INTRA_VP8_CHROMA_MODE_SHIFT                  _MK_SHIFT_CONST(0)
#define MCE_NEWMV1_INTRA_VP8_CHROMA_MODE_FIELD                  _MK_FIELD_CONST(0x3, MCE_NEWMV1_INTRA_VP8_CHROMA_MODE_SHIFT)
#define MCE_NEWMV1_INTRA_VP8_CHROMA_MODE_RANGE                  _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define MCE_NEWMV1_INTRA_VP8_CHROMA_MODE_ROW                    0
#define MCE_NEWMV1_INTRA_VP8_CHROMA_MODE_DC                     _MK_ENUM_CONST(0)
#define MCE_NEWMV1_INTRA_VP8_CHROMA_MODE_HOR                    _MK_ENUM_CONST(1)
#define MCE_NEWMV1_INTRA_VP8_CHROMA_MODE_VER                    _MK_ENUM_CONST(2)
#define MCE_NEWMV1_INTRA_VP8_CHROMA_MODE_TM_PRED                        _MK_ENUM_CONST(3)

#define MCE_NEWMV1_INTRA_VP8_MODE_SHIFT                 _MK_SHIFT_CONST(0)
#define MCE_NEWMV1_INTRA_VP8_MODE_FIELD                 _MK_FIELD_CONST(0xffff, MCE_NEWMV1_INTRA_VP8_MODE_SHIFT)
#define MCE_NEWMV1_INTRA_VP8_MODE_RANGE                 _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define MCE_NEWMV1_INTRA_VP8_MODE_ROW                   0


// Packet MCE_NEWMV1_INTER_VP8
#define MCE_NEWMV1_INTER_VP8_SIZE 32

#define MCE_NEWMV1_INTER_VP8_OPCODE_SHIFT                       _MK_SHIFT_CONST(28)
#define MCE_NEWMV1_INTER_VP8_OPCODE_FIELD                       _MK_FIELD_CONST(0xf, MCE_NEWMV1_INTER_VP8_OPCODE_SHIFT)
#define MCE_NEWMV1_INTER_VP8_OPCODE_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWMV1_INTER_VP8_OPCODE_ROW                 0
#define MCE_NEWMV1_INTER_VP8_OPCODE_NEWMV1                      _MK_ENUM_CONST(5)

#define MCE_NEWMV1_INTER_VP8_V_MV_SHIFT                 _MK_SHIFT_CONST(14)
#define MCE_NEWMV1_INTER_VP8_V_MV_FIELD                 _MK_FIELD_CONST(0x3fff, MCE_NEWMV1_INTER_VP8_V_MV_SHIFT)
#define MCE_NEWMV1_INTER_VP8_V_MV_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(14)
#define MCE_NEWMV1_INTER_VP8_V_MV_ROW                   0

#define MCE_NEWMV1_INTER_VP8_H_MV_SHIFT                 _MK_SHIFT_CONST(0)
#define MCE_NEWMV1_INTER_VP8_H_MV_FIELD                 _MK_FIELD_CONST(0x3fff, MCE_NEWMV1_INTER_VP8_H_MV_SHIFT)
#define MCE_NEWMV1_INTER_VP8_H_MV_RANGE                 _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(0)
#define MCE_NEWMV1_INTER_VP8_H_MV_ROW                   0


// Packet MCE_NEWMV1_EXT
#define MCE_NEWMV1_EXT_SIZE 32

#define MCE_NEWMV1_EXT_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define MCE_NEWMV1_EXT_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, MCE_NEWMV1_EXT_OPCODE_SHIFT)
#define MCE_NEWMV1_EXT_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWMV1_EXT_OPCODE_ROW                       0
#define MCE_NEWMV1_EXT_OPCODE_NEWMV1_EXT                        _MK_ENUM_CONST(8)

#define MCE_NEWMV1_EXT_MVY_MSB_SHIFT                    _MK_SHIFT_CONST(16)
#define MCE_NEWMV1_EXT_MVY_MSB_FIELD                    _MK_FIELD_CONST(0x3, MCE_NEWMV1_EXT_MVY_MSB_SHIFT)
#define MCE_NEWMV1_EXT_MVY_MSB_RANGE                    _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(16)
#define MCE_NEWMV1_EXT_MVY_MSB_ROW                      0

#define MCE_NEWMV1_EXT_MVX_MSB_SHIFT                    _MK_SHIFT_CONST(0)
#define MCE_NEWMV1_EXT_MVX_MSB_FIELD                    _MK_FIELD_CONST(0x3, MCE_NEWMV1_EXT_MVX_MSB_SHIFT)
#define MCE_NEWMV1_EXT_MVX_MSB_RANGE                    _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define MCE_NEWMV1_EXT_MVX_MSB_ROW                      0


// Packet MCE_NEWMV2_VP8
#define MCE_NEWMV2_VP8_SIZE 32

#define MCE_NEWMV2_VP8_OPCODE_SHIFT                     _MK_SHIFT_CONST(28)
#define MCE_NEWMV2_VP8_OPCODE_FIELD                     _MK_FIELD_CONST(0xf, MCE_NEWMV2_VP8_OPCODE_SHIFT)
#define MCE_NEWMV2_VP8_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWMV2_VP8_OPCODE_ROW                       0
#define MCE_NEWMV2_VP8_OPCODE_NEWMV2                    _MK_ENUM_CONST(6)

#define MCE_NEWMV2_VP8_LAST_SHIFT                       _MK_SHIFT_CONST(15)
#define MCE_NEWMV2_VP8_LAST_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWMV2_VP8_LAST_SHIFT)
#define MCE_NEWMV2_VP8_LAST_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define MCE_NEWMV2_VP8_LAST_ROW                 0
#define MCE_NEWMV2_VP8_LAST_NOT_LAST                    _MK_ENUM_CONST(0)
#define MCE_NEWMV2_VP8_LAST_LAST                        _MK_ENUM_CONST(1)

#define MCE_NEWMV2_VP8_ASPECT_SHIFT                     _MK_SHIFT_CONST(11)
#define MCE_NEWMV2_VP8_ASPECT_FIELD                     _MK_FIELD_CONST(0xf, MCE_NEWMV2_VP8_ASPECT_SHIFT)
#define MCE_NEWMV2_VP8_ASPECT_RANGE                     _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(11)
#define MCE_NEWMV2_VP8_ASPECT_ROW                       0
#define MCE_NEWMV2_VP8_ASPECT_MC_16x16                  _MK_ENUM_CONST(1)
#define MCE_NEWMV2_VP8_ASPECT_MC_16x8                   _MK_ENUM_CONST(2)
#define MCE_NEWMV2_VP8_ASPECT_MC_8x16                   _MK_ENUM_CONST(3)
#define MCE_NEWMV2_VP8_ASPECT_MC_8x8                    _MK_ENUM_CONST(4)
#define MCE_NEWMV2_VP8_ASPECT_MC_8x4                    _MK_ENUM_CONST(5)
#define MCE_NEWMV2_VP8_ASPECT_MC_4x8                    _MK_ENUM_CONST(6)
#define MCE_NEWMV2_VP8_ASPECT_MC_4x4                    _MK_ENUM_CONST(7)
#define MCE_NEWMV2_VP8_ASPECT_MC_16x4                   _MK_ENUM_CONST(8)
#define MCE_NEWMV2_VP8_ASPECT_MC_4x16                   _MK_ENUM_CONST(9)
#define MCE_NEWMV2_VP8_ASPECT_MC_12x4                   _MK_ENUM_CONST(10)
#define MCE_NEWMV2_VP8_ASPECT_MC_4x12                   _MK_ENUM_CONST(11)
#define MCE_NEWMV2_VP8_ASPECT_MC_16x12                  _MK_ENUM_CONST(12)
#define MCE_NEWMV2_VP8_ASPECT_MC_12x16                  _MK_ENUM_CONST(13)
#define MCE_NEWMV2_VP8_ASPECT_MC_12x12                  _MK_ENUM_CONST(14)

#define MCE_NEWMV2_VP8_BLK_SHIFT                        _MK_SHIFT_CONST(6)
#define MCE_NEWMV2_VP8_BLK_FIELD                        _MK_FIELD_CONST(0x1f, MCE_NEWMV2_VP8_BLK_SHIFT)
#define MCE_NEWMV2_VP8_BLK_RANGE                        _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(6)
#define MCE_NEWMV2_VP8_BLK_ROW                  0
#define MCE_NEWMV2_VP8_BLK_BLK0_Y                       _MK_ENUM_CONST(0)
#define MCE_NEWMV2_VP8_BLK_BLK1_Y                       _MK_ENUM_CONST(1)
#define MCE_NEWMV2_VP8_BLK_BLK2_Y                       _MK_ENUM_CONST(2)
#define MCE_NEWMV2_VP8_BLK_BLK3_Y                       _MK_ENUM_CONST(3)
#define MCE_NEWMV2_VP8_BLK_BLK4_Y                       _MK_ENUM_CONST(4)
#define MCE_NEWMV2_VP8_BLK_BLK5_Y                       _MK_ENUM_CONST(5)
#define MCE_NEWMV2_VP8_BLK_BLK6_Y                       _MK_ENUM_CONST(6)
#define MCE_NEWMV2_VP8_BLK_BLK7_Y                       _MK_ENUM_CONST(7)
#define MCE_NEWMV2_VP8_BLK_BLK8_Y                       _MK_ENUM_CONST(8)
#define MCE_NEWMV2_VP8_BLK_BLK9_Y                       _MK_ENUM_CONST(9)
#define MCE_NEWMV2_VP8_BLK_BLK10_Y                      _MK_ENUM_CONST(10)
#define MCE_NEWMV2_VP8_BLK_BLK11_Y                      _MK_ENUM_CONST(11)
#define MCE_NEWMV2_VP8_BLK_BLK12_Y                      _MK_ENUM_CONST(12)
#define MCE_NEWMV2_VP8_BLK_BLK13_Y                      _MK_ENUM_CONST(13)
#define MCE_NEWMV2_VP8_BLK_BLK14_Y                      _MK_ENUM_CONST(14)
#define MCE_NEWMV2_VP8_BLK_BLK15_Y                      _MK_ENUM_CONST(15)
#define MCE_NEWMV2_VP8_BLK_BLK0_UV                      _MK_ENUM_CONST(16)
#define MCE_NEWMV2_VP8_BLK_BLK1_UV                      _MK_ENUM_CONST(17)
#define MCE_NEWMV2_VP8_BLK_BLK2_UV                      _MK_ENUM_CONST(18)
#define MCE_NEWMV2_VP8_BLK_BLK3_UV                      _MK_ENUM_CONST(19)

#define MCE_NEWMV2_VP8_REF_SHIFT                        _MK_SHIFT_CONST(0)
#define MCE_NEWMV2_VP8_REF_FIELD                        _MK_FIELD_CONST(0x3f, MCE_NEWMV2_VP8_REF_SHIFT)
#define MCE_NEWMV2_VP8_REF_RANGE                        _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define MCE_NEWMV2_VP8_REF_ROW                  0


// Packet MCE_NEWPPCBP_VP8
#define MCE_NEWPPCBP_VP8_SIZE 32

#define MCE_NEWPPCBP_VP8_OPCODE_SHIFT                   _MK_SHIFT_CONST(28)
#define MCE_NEWPPCBP_VP8_OPCODE_FIELD                   _MK_FIELD_CONST(0xf, MCE_NEWPPCBP_VP8_OPCODE_SHIFT)
#define MCE_NEWPPCBP_VP8_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(28)
#define MCE_NEWPPCBP_VP8_OPCODE_ROW                     0
#define MCE_NEWPPCBP_VP8_OPCODE_NEWPPCBP                        _MK_ENUM_CONST(4)

#define MCE_NEWPPCBP_VP8_PPCBP_SHIFT                    _MK_SHIFT_CONST(0)
#define MCE_NEWPPCBP_VP8_PPCBP_FIELD                    _MK_FIELD_CONST(0xffffff, MCE_NEWPPCBP_VP8_PPCBP_SHIFT)
#define MCE_NEWPPCBP_VP8_PPCBP_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(0)
#define MCE_NEWPPCBP_VP8_PPCBP_ROW                      0

#define MCE_NEWPPCBP_VP8_PPCBP_B23_V_SHIFT                      _MK_SHIFT_CONST(23)
#define MCE_NEWPPCBP_VP8_PPCBP_B23_V_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VP8_PPCBP_B23_V_SHIFT)
#define MCE_NEWPPCBP_VP8_PPCBP_B23_V_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define MCE_NEWPPCBP_VP8_PPCBP_B23_V_ROW                        0

#define MCE_NEWPPCBP_VP8_PPCBP_B22_V_SHIFT                      _MK_SHIFT_CONST(22)
#define MCE_NEWPPCBP_VP8_PPCBP_B22_V_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VP8_PPCBP_B22_V_SHIFT)
#define MCE_NEWPPCBP_VP8_PPCBP_B22_V_RANGE                      _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define MCE_NEWPPCBP_VP8_PPCBP_B22_V_ROW                        0

#define MCE_NEWPPCBP_VP8_PPCBP_B21_V_SHIFT                      _MK_SHIFT_CONST(21)
#define MCE_NEWPPCBP_VP8_PPCBP_B21_V_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VP8_PPCBP_B21_V_SHIFT)
#define MCE_NEWPPCBP_VP8_PPCBP_B21_V_RANGE                      _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define MCE_NEWPPCBP_VP8_PPCBP_B21_V_ROW                        0

#define MCE_NEWPPCBP_VP8_PPCBP_B20_V_SHIFT                      _MK_SHIFT_CONST(20)
#define MCE_NEWPPCBP_VP8_PPCBP_B20_V_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VP8_PPCBP_B20_V_SHIFT)
#define MCE_NEWPPCBP_VP8_PPCBP_B20_V_RANGE                      _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define MCE_NEWPPCBP_VP8_PPCBP_B20_V_ROW                        0

#define MCE_NEWPPCBP_VP8_PPCBP_B19_U_SHIFT                      _MK_SHIFT_CONST(19)
#define MCE_NEWPPCBP_VP8_PPCBP_B19_U_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VP8_PPCBP_B19_U_SHIFT)
#define MCE_NEWPPCBP_VP8_PPCBP_B19_U_RANGE                      _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define MCE_NEWPPCBP_VP8_PPCBP_B19_U_ROW                        0

#define MCE_NEWPPCBP_VP8_PPCBP_B18_U_SHIFT                      _MK_SHIFT_CONST(18)
#define MCE_NEWPPCBP_VP8_PPCBP_B18_U_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VP8_PPCBP_B18_U_SHIFT)
#define MCE_NEWPPCBP_VP8_PPCBP_B18_U_RANGE                      _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define MCE_NEWPPCBP_VP8_PPCBP_B18_U_ROW                        0

#define MCE_NEWPPCBP_VP8_PPCBP_B17_U_SHIFT                      _MK_SHIFT_CONST(17)
#define MCE_NEWPPCBP_VP8_PPCBP_B17_U_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VP8_PPCBP_B17_U_SHIFT)
#define MCE_NEWPPCBP_VP8_PPCBP_B17_U_RANGE                      _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(17)
#define MCE_NEWPPCBP_VP8_PPCBP_B17_U_ROW                        0

#define MCE_NEWPPCBP_VP8_PPCBP_B16_U_SHIFT                      _MK_SHIFT_CONST(16)
#define MCE_NEWPPCBP_VP8_PPCBP_B16_U_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VP8_PPCBP_B16_U_SHIFT)
#define MCE_NEWPPCBP_VP8_PPCBP_B16_U_RANGE                      _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define MCE_NEWPPCBP_VP8_PPCBP_B16_U_ROW                        0

#define MCE_NEWPPCBP_VP8_PPCBP_B15_Y_SHIFT                      _MK_SHIFT_CONST(15)
#define MCE_NEWPPCBP_VP8_PPCBP_B15_Y_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VP8_PPCBP_B15_Y_SHIFT)
#define MCE_NEWPPCBP_VP8_PPCBP_B15_Y_RANGE                      _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define MCE_NEWPPCBP_VP8_PPCBP_B15_Y_ROW                        0

#define MCE_NEWPPCBP_VP8_PPCBP_B14_Y_SHIFT                      _MK_SHIFT_CONST(14)
#define MCE_NEWPPCBP_VP8_PPCBP_B14_Y_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VP8_PPCBP_B14_Y_SHIFT)
#define MCE_NEWPPCBP_VP8_PPCBP_B14_Y_RANGE                      _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(14)
#define MCE_NEWPPCBP_VP8_PPCBP_B14_Y_ROW                        0

#define MCE_NEWPPCBP_VP8_PPCBP_B13_Y_SHIFT                      _MK_SHIFT_CONST(13)
#define MCE_NEWPPCBP_VP8_PPCBP_B13_Y_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VP8_PPCBP_B13_Y_SHIFT)
#define MCE_NEWPPCBP_VP8_PPCBP_B13_Y_RANGE                      _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(13)
#define MCE_NEWPPCBP_VP8_PPCBP_B13_Y_ROW                        0

#define MCE_NEWPPCBP_VP8_PPCBP_B12_Y_SHIFT                      _MK_SHIFT_CONST(12)
#define MCE_NEWPPCBP_VP8_PPCBP_B12_Y_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VP8_PPCBP_B12_Y_SHIFT)
#define MCE_NEWPPCBP_VP8_PPCBP_B12_Y_RANGE                      _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(12)
#define MCE_NEWPPCBP_VP8_PPCBP_B12_Y_ROW                        0

#define MCE_NEWPPCBP_VP8_PPCBP_B11_Y_SHIFT                      _MK_SHIFT_CONST(11)
#define MCE_NEWPPCBP_VP8_PPCBP_B11_Y_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VP8_PPCBP_B11_Y_SHIFT)
#define MCE_NEWPPCBP_VP8_PPCBP_B11_Y_RANGE                      _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(11)
#define MCE_NEWPPCBP_VP8_PPCBP_B11_Y_ROW                        0

#define MCE_NEWPPCBP_VP8_PPCBP_B10_Y_SHIFT                      _MK_SHIFT_CONST(10)
#define MCE_NEWPPCBP_VP8_PPCBP_B10_Y_FIELD                      _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VP8_PPCBP_B10_Y_SHIFT)
#define MCE_NEWPPCBP_VP8_PPCBP_B10_Y_RANGE                      _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(10)
#define MCE_NEWPPCBP_VP8_PPCBP_B10_Y_ROW                        0

#define MCE_NEWPPCBP_VP8_PPCBP_B9_Y_SHIFT                       _MK_SHIFT_CONST(9)
#define MCE_NEWPPCBP_VP8_PPCBP_B9_Y_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VP8_PPCBP_B9_Y_SHIFT)
#define MCE_NEWPPCBP_VP8_PPCBP_B9_Y_RANGE                       _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define MCE_NEWPPCBP_VP8_PPCBP_B9_Y_ROW                 0

#define MCE_NEWPPCBP_VP8_PPCBP_B8_Y_SHIFT                       _MK_SHIFT_CONST(8)
#define MCE_NEWPPCBP_VP8_PPCBP_B8_Y_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VP8_PPCBP_B8_Y_SHIFT)
#define MCE_NEWPPCBP_VP8_PPCBP_B8_Y_RANGE                       _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define MCE_NEWPPCBP_VP8_PPCBP_B8_Y_ROW                 0

#define MCE_NEWPPCBP_VP8_PPCBP_B7_Y_SHIFT                       _MK_SHIFT_CONST(7)
#define MCE_NEWPPCBP_VP8_PPCBP_B7_Y_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VP8_PPCBP_B7_Y_SHIFT)
#define MCE_NEWPPCBP_VP8_PPCBP_B7_Y_RANGE                       _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define MCE_NEWPPCBP_VP8_PPCBP_B7_Y_ROW                 0

#define MCE_NEWPPCBP_VP8_PPCBP_B6_Y_SHIFT                       _MK_SHIFT_CONST(6)
#define MCE_NEWPPCBP_VP8_PPCBP_B6_Y_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VP8_PPCBP_B6_Y_SHIFT)
#define MCE_NEWPPCBP_VP8_PPCBP_B6_Y_RANGE                       _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define MCE_NEWPPCBP_VP8_PPCBP_B6_Y_ROW                 0

#define MCE_NEWPPCBP_VP8_PPCBP_B5_Y_SHIFT                       _MK_SHIFT_CONST(5)
#define MCE_NEWPPCBP_VP8_PPCBP_B5_Y_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VP8_PPCBP_B5_Y_SHIFT)
#define MCE_NEWPPCBP_VP8_PPCBP_B5_Y_RANGE                       _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define MCE_NEWPPCBP_VP8_PPCBP_B5_Y_ROW                 0

#define MCE_NEWPPCBP_VP8_PPCBP_B4_Y_SHIFT                       _MK_SHIFT_CONST(4)
#define MCE_NEWPPCBP_VP8_PPCBP_B4_Y_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VP8_PPCBP_B4_Y_SHIFT)
#define MCE_NEWPPCBP_VP8_PPCBP_B4_Y_RANGE                       _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define MCE_NEWPPCBP_VP8_PPCBP_B4_Y_ROW                 0

#define MCE_NEWPPCBP_VP8_PPCBP_B3_Y_SHIFT                       _MK_SHIFT_CONST(3)
#define MCE_NEWPPCBP_VP8_PPCBP_B3_Y_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VP8_PPCBP_B3_Y_SHIFT)
#define MCE_NEWPPCBP_VP8_PPCBP_B3_Y_RANGE                       _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define MCE_NEWPPCBP_VP8_PPCBP_B3_Y_ROW                 0

#define MCE_NEWPPCBP_VP8_PPCBP_B2_Y_SHIFT                       _MK_SHIFT_CONST(2)
#define MCE_NEWPPCBP_VP8_PPCBP_B2_Y_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VP8_PPCBP_B2_Y_SHIFT)
#define MCE_NEWPPCBP_VP8_PPCBP_B2_Y_RANGE                       _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define MCE_NEWPPCBP_VP8_PPCBP_B2_Y_ROW                 0

#define MCE_NEWPPCBP_VP8_PPCBP_B1_Y_SHIFT                       _MK_SHIFT_CONST(1)
#define MCE_NEWPPCBP_VP8_PPCBP_B1_Y_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VP8_PPCBP_B1_Y_SHIFT)
#define MCE_NEWPPCBP_VP8_PPCBP_B1_Y_RANGE                       _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define MCE_NEWPPCBP_VP8_PPCBP_B1_Y_ROW                 0

#define MCE_NEWPPCBP_VP8_PPCBP_B0_Y_SHIFT                       _MK_SHIFT_CONST(0)
#define MCE_NEWPPCBP_VP8_PPCBP_B0_Y_FIELD                       _MK_FIELD_CONST(0x1, MCE_NEWPPCBP_VP8_PPCBP_B0_Y_SHIFT)
#define MCE_NEWPPCBP_VP8_PPCBP_B0_Y_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MCE_NEWPPCBP_VP8_PPCBP_B0_Y_ROW                 0


// Register ARVDE_TFE_TFE_CTRL_REG_0
#define ARVDE_TFE_TFE_CTRL_REG_0                        _MK_ADDR_CONST(0x2600)
#define ARVDE_TFE_TFE_CTRL_REG_0_SECURE                         0x0
#define ARVDE_TFE_TFE_CTRL_REG_0_WORD_COUNT                     0x1
#define ARVDE_TFE_TFE_CTRL_REG_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CTRL_REG_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CTRL_REG_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CTRL_REG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CTRL_REG_0_READ_MASK                      _MK_MASK_CONST(0xb000018f)
#define ARVDE_TFE_TFE_CTRL_REG_0_WRITE_MASK                     _MK_MASK_CONST(0xb000018f)
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_IDLE_CNTR_FLD_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_IDLE_CNTR_FLD_FIELD                        _MK_FIELD_CONST(0x7, ARVDE_TFE_TFE_CTRL_REG_0_TFE_IDLE_CNTR_FLD_SHIFT)
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_IDLE_CNTR_FLD_RANGE                        2:0
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_IDLE_CNTR_FLD_WOFFSET                      0x0
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_IDLE_CNTR_FLD_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_IDLE_CNTR_FLD_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_IDLE_CNTR_FLD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_IDLE_CNTR_FLD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_IDLE_EN_FLD_SHIFT                  _MK_SHIFT_CONST(3)
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_IDLE_EN_FLD_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_CTRL_REG_0_TFE_IDLE_EN_FLD_SHIFT)
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_IDLE_EN_FLD_RANGE                  3:3
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_IDLE_EN_FLD_WOFFSET                        0x0
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_IDLE_EN_FLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_IDLE_EN_FLD_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_IDLE_EN_FLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_IDLE_EN_FLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_CTRL_REG_0_DISABLE_ZERO_CHK_FLD_SHIFT                     _MK_SHIFT_CONST(7)
#define ARVDE_TFE_TFE_CTRL_REG_0_DISABLE_ZERO_CHK_FLD_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_CTRL_REG_0_DISABLE_ZERO_CHK_FLD_SHIFT)
#define ARVDE_TFE_TFE_CTRL_REG_0_DISABLE_ZERO_CHK_FLD_RANGE                     7:7
#define ARVDE_TFE_TFE_CTRL_REG_0_DISABLE_ZERO_CHK_FLD_WOFFSET                   0x0
#define ARVDE_TFE_TFE_CTRL_REG_0_DISABLE_ZERO_CHK_FLD_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CTRL_REG_0_DISABLE_ZERO_CHK_FLD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CTRL_REG_0_DISABLE_ZERO_CHK_FLD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CTRL_REG_0_DISABLE_ZERO_CHK_FLD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_CTRL_REG_0_CLIP_ENABLE_FLD_SHIFT                  _MK_SHIFT_CONST(8)
#define ARVDE_TFE_TFE_CTRL_REG_0_CLIP_ENABLE_FLD_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_CTRL_REG_0_CLIP_ENABLE_FLD_SHIFT)
#define ARVDE_TFE_TFE_CTRL_REG_0_CLIP_ENABLE_FLD_RANGE                  8:8
#define ARVDE_TFE_TFE_CTRL_REG_0_CLIP_ENABLE_FLD_WOFFSET                        0x0
#define ARVDE_TFE_TFE_CTRL_REG_0_CLIP_ENABLE_FLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CTRL_REG_0_CLIP_ENABLE_FLD_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CTRL_REG_0_CLIP_ENABLE_FLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CTRL_REG_0_CLIP_ENABLE_FLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_MEM_SYN_EN_FLD_SHIFT                       _MK_SHIFT_CONST(28)
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_MEM_SYN_EN_FLD_FIELD                       _MK_FIELD_CONST(0x3, ARVDE_TFE_TFE_CTRL_REG_0_TFE_MEM_SYN_EN_FLD_SHIFT)
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_MEM_SYN_EN_FLD_RANGE                       29:28
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_MEM_SYN_EN_FLD_WOFFSET                     0x0
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_MEM_SYN_EN_FLD_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_MEM_SYN_EN_FLD_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_MEM_SYN_EN_FLD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_MEM_SYN_EN_FLD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_INTR_EN_FLD_SHIFT                  _MK_SHIFT_CONST(31)
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_INTR_EN_FLD_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_CTRL_REG_0_TFE_INTR_EN_FLD_SHIFT)
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_INTR_EN_FLD_RANGE                  31:31
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_INTR_EN_FLD_WOFFSET                        0x0
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_INTR_EN_FLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_INTR_EN_FLD_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_INTR_EN_FLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CTRL_REG_0_TFE_INTR_EN_FLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0                       _MK_ADDR_CONST(0x2604)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_SECURE                        0x0
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_WORD_COUNT                    0x1
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_STREAM_TYPE_FLD_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_STREAM_TYPE_FLD_FIELD                     _MK_FIELD_CONST(0x7, ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_STREAM_TYPE_FLD_SHIFT)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_STREAM_TYPE_FLD_RANGE                     2:0
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_STREAM_TYPE_FLD_WOFFSET                   0x0
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_STREAM_TYPE_FLD_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_STREAM_TYPE_FLD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_STREAM_TYPE_FLD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_STREAM_TYPE_FLD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_STREAM_TYPE_FLD_JPEG                      _MK_ENUM_CONST(0)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_STREAM_TYPE_FLD_MPEG1                     _MK_ENUM_CONST(1)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_STREAM_TYPE_FLD_MPEG2                     _MK_ENUM_CONST(2)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_STREAM_TYPE_FLD_CODEC_EXT                 _MK_ENUM_CONST(3)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_STREAM_TYPE_FLD_MPEG4                     _MK_ENUM_CONST(4)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_STREAM_TYPE_FLD_H264                      _MK_ENUM_CONST(5)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_STREAM_TYPE_FLD_VC1                       _MK_ENUM_CONST(6)

#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_PIC_HEIGHT_FLD_SHIFT                      _MK_SHIFT_CONST(3)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_PIC_HEIGHT_FLD_FIELD                      _MK_FIELD_CONST(0xfff, ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_PIC_HEIGHT_FLD_SHIFT)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_PIC_HEIGHT_FLD_RANGE                      14:3
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_PIC_HEIGHT_FLD_WOFFSET                    0x0
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_PIC_HEIGHT_FLD_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_PIC_HEIGHT_FLD_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_PIC_HEIGHT_FLD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_PIC_HEIGHT_FLD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_PIC_WIDTH_FLD_SHIFT                       _MK_SHIFT_CONST(15)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_PIC_WIDTH_FLD_FIELD                       _MK_FIELD_CONST(0xfff, ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_PIC_WIDTH_FLD_SHIFT)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_PIC_WIDTH_FLD_RANGE                       26:15
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_PIC_WIDTH_FLD_WOFFSET                     0x0
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_PIC_WIDTH_FLD_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_PIC_WIDTH_FLD_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_PIC_WIDTH_FLD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_PIC_WIDTH_FLD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_STREAM_TYPE_FLD_EXT_SHIFT                 _MK_SHIFT_CONST(27)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_STREAM_TYPE_FLD_EXT_FIELD                 _MK_FIELD_CONST(0x1f, ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_STREAM_TYPE_FLD_EXT_SHIFT)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_STREAM_TYPE_FLD_EXT_RANGE                 31:27
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_STREAM_TYPE_FLD_EXT_WOFFSET                       0x0
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_STREAM_TYPE_FLD_EXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_STREAM_TYPE_FLD_EXT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_STREAM_TYPE_FLD_EXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_STREAM_TYPE_FLD_EXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0_TFE_STREAM_TYPE_FLD_EXT_VP8                   _MK_ENUM_CONST(8)


// Register ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0                      _MK_ADDR_CONST(0x2608)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_SECURE                       0x0
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_WORD_COUNT                   0x1
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_READ_MASK                    _MK_MASK_CONST(0xfff)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_WRITE_MASK                   _MK_MASK_CONST(0xfff)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_CHROMA_TYPE_FLD_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_CHROMA_TYPE_FLD_FIELD                   _MK_FIELD_CONST(0x7, ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_CHROMA_TYPE_FLD_SHIFT)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_CHROMA_TYPE_FLD_RANGE                   2:0
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_CHROMA_TYPE_FLD_WOFFSET                 0x0
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_CHROMA_TYPE_FLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_CHROMA_TYPE_FLD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_CHROMA_TYPE_FLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_CHROMA_TYPE_FLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_CHROMA_TYPE_FLD_FOUR20                  _MK_ENUM_CONST(0)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_CHROMA_TYPE_FLD_FOUR22                  _MK_ENUM_CONST(1)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_CHROMA_TYPE_FLD_FOUR22T                 _MK_ENUM_CONST(2)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_CHROMA_TYPE_FLD_FOUR44                  _MK_ENUM_CONST(3)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_CHROMA_TYPE_FLD_ONE00                   _MK_ENUM_CONST(4)

#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_SCALING_FLD_SHIFT                       _MK_SHIFT_CONST(3)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_SCALING_FLD_FIELD                       _MK_FIELD_CONST(0x3, ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_SCALING_FLD_SHIFT)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_SCALING_FLD_RANGE                       4:3
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_SCALING_FLD_WOFFSET                     0x0
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_SCALING_FLD_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_SCALING_FLD_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_SCALING_FLD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_SCALING_FLD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_SCALING_FLD_NO_SCALE                    _MK_ENUM_CONST(0)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_SCALING_FLD_SCALE_BY_2                  _MK_ENUM_CONST(1)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_SCALING_FLD_SCALE_BY_4                  _MK_ENUM_CONST(2)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_SCALING_FLD_SCALE_BY_8                  _MK_ENUM_CONST(3)

#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_DCT_IDCT_FLD_SHIFT                      _MK_SHIFT_CONST(5)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_DCT_IDCT_FLD_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_DCT_IDCT_FLD_SHIFT)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_DCT_IDCT_FLD_RANGE                      5:5
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_DCT_IDCT_FLD_WOFFSET                    0x0
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_DCT_IDCT_FLD_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_DCT_IDCT_FLD_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_DCT_IDCT_FLD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_DCT_IDCT_FLD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_DCT_IDCT_FLD_IDCT                       _MK_ENUM_CONST(0)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_JPEG_DCT_IDCT_FLD_FDCT                       _MK_ENUM_CONST(1)

#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_TFE_PICT_ID_FLD_SHIFT                        _MK_SHIFT_CONST(6)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_TFE_PICT_ID_FLD_FIELD                        _MK_FIELD_CONST(0x1f, ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_TFE_PICT_ID_FLD_SHIFT)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_TFE_PICT_ID_FLD_RANGE                        10:6
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_TFE_PICT_ID_FLD_WOFFSET                      0x0
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_TFE_PICT_ID_FLD_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_TFE_PICT_ID_FLD_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_TFE_PICT_ID_FLD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_TFE_PICT_ID_FLD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_FLUSH_LUMA_IN_ONE00_FLD_SHIFT                        _MK_SHIFT_CONST(11)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_FLUSH_LUMA_IN_ONE00_FLD_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_FLUSH_LUMA_IN_ONE00_FLD_SHIFT)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_FLUSH_LUMA_IN_ONE00_FLD_RANGE                        11:11
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_FLUSH_LUMA_IN_ONE00_FLD_WOFFSET                      0x0
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_FLUSH_LUMA_IN_ONE00_FLD_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_FLUSH_LUMA_IN_ONE00_FLD_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_FLUSH_LUMA_IN_ONE00_FLD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0_FLUSH_LUMA_IN_ONE00_FLD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0
#define ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0                  _MK_ADDR_CONST(0x260c)
#define ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0_SECURE                   0x0
#define ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0_WORD_COUNT                       0x1
#define ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0_READ_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0_WRITE_MASK                       _MK_MASK_CONST(0x7ff07ff)
#define ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0_TFE_START_Y_FLD_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0_TFE_START_Y_FLD_FIELD                    _MK_FIELD_CONST(0x7ff, ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0_TFE_START_Y_FLD_SHIFT)
#define ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0_TFE_START_Y_FLD_RANGE                    10:0
#define ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0_TFE_START_Y_FLD_WOFFSET                  0x0
#define ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0_TFE_START_Y_FLD_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0_TFE_START_Y_FLD_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0_TFE_START_Y_FLD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0_TFE_START_Y_FLD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0_TFE_START_X_FLD_SHIFT                    _MK_SHIFT_CONST(16)
#define ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0_TFE_START_X_FLD_FIELD                    _MK_FIELD_CONST(0x7ff, ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0_TFE_START_X_FLD_SHIFT)
#define ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0_TFE_START_X_FLD_RANGE                    26:16
#define ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0_TFE_START_X_FLD_WOFFSET                  0x0
#define ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0_TFE_START_X_FLD_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0_TFE_START_X_FLD_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0_TFE_START_X_FLD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0_TFE_START_X_FLD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0
#define ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0                      _MK_ADDR_CONST(0x2610)
#define ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0_SECURE                       0x0
#define ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0_WORD_COUNT                   0x1
#define ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0_READ_MASK                    _MK_MASK_CONST(0x800fffff)
#define ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0_WRITE_MASK                   _MK_MASK_CONST(0x800fffff)
#define ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0_TFE_START_ENCODE_FLD_SHIFT                   _MK_SHIFT_CONST(31)
#define ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0_TFE_START_ENCODE_FLD_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0_TFE_START_ENCODE_FLD_SHIFT)
#define ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0_TFE_START_ENCODE_FLD_RANGE                   31:31
#define ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0_TFE_START_ENCODE_FLD_WOFFSET                 0x0
#define ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0_TFE_START_ENCODE_FLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0_TFE_START_ENCODE_FLD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0_TFE_START_ENCODE_FLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0_TFE_START_ENCODE_FLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0_TFE_ENCODE_MB_COUNT_FLD_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0_TFE_ENCODE_MB_COUNT_FLD_FIELD                        _MK_FIELD_CONST(0xfffff, ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0_TFE_ENCODE_MB_COUNT_FLD_SHIFT)
#define ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0_TFE_ENCODE_MB_COUNT_FLD_RANGE                        19:0
#define ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0_TFE_ENCODE_MB_COUNT_FLD_WOFFSET                      0x0
#define ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0_TFE_ENCODE_MB_COUNT_FLD_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0_TFE_ENCODE_MB_COUNT_FLD_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0_TFE_ENCODE_MB_COUNT_FLD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0_TFE_ENCODE_MB_COUNT_FLD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_TFE_TFE_MRB_INIT_REG_ADDR_0
#define ARVDE_TFE_TFE_MRB_INIT_REG_ADDR_0                       _MK_ADDR_CONST(0x2614)
#define ARVDE_TFE_TFE_MRB_INIT_REG_ADDR_0_SECURE                        0x0
#define ARVDE_TFE_TFE_MRB_INIT_REG_ADDR_0_WORD_COUNT                    0x1
#define ARVDE_TFE_TFE_MRB_INIT_REG_ADDR_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_MRB_INIT_REG_ADDR_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_MRB_INIT_REG_ADDR_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_MRB_INIT_REG_ADDR_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_MRB_INIT_REG_ADDR_0_READ_MASK                     _MK_MASK_CONST(0x3ff)
#define ARVDE_TFE_TFE_MRB_INIT_REG_ADDR_0_WRITE_MASK                    _MK_MASK_CONST(0x3ff)
#define ARVDE_TFE_TFE_MRB_INIT_REG_ADDR_0_TFE_MRB_INIT_VALUE_FLD_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_TFE_TFE_MRB_INIT_REG_ADDR_0_TFE_MRB_INIT_VALUE_FLD_FIELD                  _MK_FIELD_CONST(0x3ff, ARVDE_TFE_TFE_MRB_INIT_REG_ADDR_0_TFE_MRB_INIT_VALUE_FLD_SHIFT)
#define ARVDE_TFE_TFE_MRB_INIT_REG_ADDR_0_TFE_MRB_INIT_VALUE_FLD_RANGE                  9:0
#define ARVDE_TFE_TFE_MRB_INIT_REG_ADDR_0_TFE_MRB_INIT_VALUE_FLD_WOFFSET                        0x0
#define ARVDE_TFE_TFE_MRB_INIT_REG_ADDR_0_TFE_MRB_INIT_VALUE_FLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_MRB_INIT_REG_ADDR_0_TFE_MRB_INIT_VALUE_FLD_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_MRB_INIT_REG_ADDR_0_TFE_MRB_INIT_VALUE_FLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_MRB_INIT_REG_ADDR_0_TFE_MRB_INIT_VALUE_FLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0                        _MK_ADDR_CONST(0x2618)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_SECURE                         0x0
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_WORD_COUNT                     0x1
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_READ_MASK                      _MK_MASK_CONST(0x1a00f)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_WRITE_MASK                     _MK_MASK_CONST(0x1a00f)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_ERROR_INTR_EN_FLD_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_ERROR_INTR_EN_FLD_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_ERROR_INTR_EN_FLD_SHIFT)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_ERROR_INTR_EN_FLD_RANGE                    0:0
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_ERROR_INTR_EN_FLD_WOFFSET                  0x0
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_ERROR_INTR_EN_FLD_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_ERROR_INTR_EN_FLD_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_ERROR_INTR_EN_FLD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_ERROR_INTR_EN_FLD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_LAST_MB_IN_ROW_INTR_EN_FLD_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_LAST_MB_IN_ROW_INTR_EN_FLD_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_LAST_MB_IN_ROW_INTR_EN_FLD_SHIFT)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_LAST_MB_IN_ROW_INTR_EN_FLD_RANGE                       1:1
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_LAST_MB_IN_ROW_INTR_EN_FLD_WOFFSET                     0x0
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_LAST_MB_IN_ROW_INTR_EN_FLD_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_LAST_MB_IN_ROW_INTR_EN_FLD_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_LAST_MB_IN_ROW_INTR_EN_FLD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_LAST_MB_IN_ROW_INTR_EN_FLD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_LAST_MB_IN_FRAME_INTR_EN_FLD_SHIFT                     _MK_SHIFT_CONST(2)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_LAST_MB_IN_FRAME_INTR_EN_FLD_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_LAST_MB_IN_FRAME_INTR_EN_FLD_SHIFT)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_LAST_MB_IN_FRAME_INTR_EN_FLD_RANGE                     2:2
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_LAST_MB_IN_FRAME_INTR_EN_FLD_WOFFSET                   0x0
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_LAST_MB_IN_FRAME_INTR_EN_FLD_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_LAST_MB_IN_FRAME_INTR_EN_FLD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_LAST_MB_IN_FRAME_INTR_EN_FLD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_LAST_MB_IN_FRAME_INTR_EN_FLD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_VP8_CLAMP_ERROR_EN_FLD_SHIFT                   _MK_SHIFT_CONST(3)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_VP8_CLAMP_ERROR_EN_FLD_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_VP8_CLAMP_ERROR_EN_FLD_SHIFT)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_VP8_CLAMP_ERROR_EN_FLD_RANGE                   3:3
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_VP8_CLAMP_ERROR_EN_FLD_WOFFSET                 0x0
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_VP8_CLAMP_ERROR_EN_FLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_VP8_CLAMP_ERROR_EN_FLD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_VP8_CLAMP_ERROR_EN_FLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_VP8_CLAMP_ERROR_EN_FLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_MB_DONE_INTR_EN_FLD_SHIFT                  _MK_SHIFT_CONST(13)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_MB_DONE_INTR_EN_FLD_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_MB_DONE_INTR_EN_FLD_SHIFT)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_MB_DONE_INTR_EN_FLD_RANGE                  13:13
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_MB_DONE_INTR_EN_FLD_WOFFSET                        0x0
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_MB_DONE_INTR_EN_FLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_MB_DONE_INTR_EN_FLD_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_MB_DONE_INTR_EN_FLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_MB_DONE_INTR_EN_FLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_IDLE_INTR_EN_FLD_SHIFT                     _MK_SHIFT_CONST(15)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_IDLE_INTR_EN_FLD_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_IDLE_INTR_EN_FLD_SHIFT)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_IDLE_INTR_EN_FLD_RANGE                     15:15
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_IDLE_INTR_EN_FLD_WOFFSET                   0x0
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_IDLE_INTR_EN_FLD_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_IDLE_INTR_EN_FLD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_IDLE_INTR_EN_FLD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_IDLE_INTR_EN_FLD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_ENCODE_DONE_INTR_EN_FLD_SHIFT                      _MK_SHIFT_CONST(16)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_ENCODE_DONE_INTR_EN_FLD_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_ENCODE_DONE_INTR_EN_FLD_SHIFT)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_ENCODE_DONE_INTR_EN_FLD_RANGE                      16:16
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_ENCODE_DONE_INTR_EN_FLD_WOFFSET                    0x0
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_ENCODE_DONE_INTR_EN_FLD_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_ENCODE_DONE_INTR_EN_FLD_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_ENCODE_DONE_INTR_EN_FLD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0_TFE_ENCODE_DONE_INTR_EN_FLD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_TFE_TFE_STATUS_REG_ADDR_0
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0                 _MK_ADDR_CONST(0x261c)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_SECURE                  0x0
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_WORD_COUNT                      0x1
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_READ_MASK                       _MK_MASK_CONST(0xc001a006)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_WRITE_MASK                      _MK_MASK_CONST(0xc001a006)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_LAST_MB_IN_ROW_DONE_FLD_SHIFT                   _MK_SHIFT_CONST(1)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_LAST_MB_IN_ROW_DONE_FLD_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_STATUS_REG_ADDR_0_LAST_MB_IN_ROW_DONE_FLD_SHIFT)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_LAST_MB_IN_ROW_DONE_FLD_RANGE                   1:1
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_LAST_MB_IN_ROW_DONE_FLD_WOFFSET                 0x0
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_LAST_MB_IN_ROW_DONE_FLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_LAST_MB_IN_ROW_DONE_FLD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_LAST_MB_IN_ROW_DONE_FLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_LAST_MB_IN_ROW_DONE_FLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_LAST_MB_IN_FRAME_DONE_FLD_SHIFT                 _MK_SHIFT_CONST(2)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_LAST_MB_IN_FRAME_DONE_FLD_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_STATUS_REG_ADDR_0_LAST_MB_IN_FRAME_DONE_FLD_SHIFT)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_LAST_MB_IN_FRAME_DONE_FLD_RANGE                 2:2
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_LAST_MB_IN_FRAME_DONE_FLD_WOFFSET                       0x0
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_LAST_MB_IN_FRAME_DONE_FLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_LAST_MB_IN_FRAME_DONE_FLD_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_LAST_MB_IN_FRAME_DONE_FLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_LAST_MB_IN_FRAME_DONE_FLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_MB_DONE_FLD_SHIFT                   _MK_SHIFT_CONST(13)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_MB_DONE_FLD_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_MB_DONE_FLD_SHIFT)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_MB_DONE_FLD_RANGE                   13:13
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_MB_DONE_FLD_WOFFSET                 0x0
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_MB_DONE_FLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_MB_DONE_FLD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_MB_DONE_FLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_MB_DONE_FLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_IDLE_FLD_SHIFT                      _MK_SHIFT_CONST(15)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_IDLE_FLD_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_IDLE_FLD_SHIFT)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_IDLE_FLD_RANGE                      15:15
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_IDLE_FLD_WOFFSET                    0x0
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_IDLE_FLD_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_IDLE_FLD_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_IDLE_FLD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_IDLE_FLD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_ENCODE_DONE_FLD_SHIFT                       _MK_SHIFT_CONST(16)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_ENCODE_DONE_FLD_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_ENCODE_DONE_FLD_SHIFT)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_ENCODE_DONE_FLD_RANGE                       16:16
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_ENCODE_DONE_FLD_WOFFSET                     0x0
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_ENCODE_DONE_FLD_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_ENCODE_DONE_FLD_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_ENCODE_DONE_FLD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_ENCODE_DONE_FLD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_CLIP_DONE_ERROR_FLD_SHIFT                   _MK_SHIFT_CONST(30)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_CLIP_DONE_ERROR_FLD_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_CLIP_DONE_ERROR_FLD_SHIFT)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_CLIP_DONE_ERROR_FLD_RANGE                   30:30
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_CLIP_DONE_ERROR_FLD_WOFFSET                 0x0
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_CLIP_DONE_ERROR_FLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_CLIP_DONE_ERROR_FLD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_CLIP_DONE_ERROR_FLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_CLIP_DONE_ERROR_FLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_NON_ZERO_CBP_ERROR_FLD_SHIFT                        _MK_SHIFT_CONST(31)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_NON_ZERO_CBP_ERROR_FLD_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_NON_ZERO_CBP_ERROR_FLD_SHIFT)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_NON_ZERO_CBP_ERROR_FLD_RANGE                        31:31
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_NON_ZERO_CBP_ERROR_FLD_WOFFSET                      0x0
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_NON_ZERO_CBP_ERROR_FLD_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_NON_ZERO_CBP_ERROR_FLD_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_NON_ZERO_CBP_ERROR_FLD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_STATUS_REG_ADDR_0_TFE_NON_ZERO_CBP_ERROR_FLD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0
#define ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0                 _MK_ADDR_CONST(0x2620)
#define ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0_SECURE                  0x0
#define ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0_WORD_COUNT                      0x1
#define ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0_READ_MASK                       _MK_MASK_CONST(0xfff0fff)
#define ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0_TFE_MB_Y_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0_TFE_MB_Y_FIELD                  _MK_FIELD_CONST(0xfff, ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0_TFE_MB_Y_SHIFT)
#define ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0_TFE_MB_Y_RANGE                  11:0
#define ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0_TFE_MB_Y_WOFFSET                        0x0
#define ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0_TFE_MB_Y_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0_TFE_MB_Y_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0_TFE_MB_Y_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0_TFE_MB_Y_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0_TFE_MB_X_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0_TFE_MB_X_FIELD                  _MK_FIELD_CONST(0xfff, ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0_TFE_MB_X_SHIFT)
#define ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0_TFE_MB_X_RANGE                  27:16
#define ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0_TFE_MB_X_WOFFSET                        0x0
#define ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0_TFE_MB_X_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0_TFE_MB_X_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0_TFE_MB_X_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0_TFE_MB_X_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0                 _MK_ADDR_CONST(0x2624)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_SECURE                  0x0
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_WORD_COUNT                      0x1
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_READ_MASK                       _MK_MASK_CONST(0x3f7fff)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_XFORM_STATE_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_XFORM_STATE_FIELD                       _MK_FIELD_CONST(0xf, ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_XFORM_STATE_SHIFT)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_XFORM_STATE_RANGE                       3:0
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_XFORM_STATE_WOFFSET                     0x0
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_XFORM_STATE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_XFORM_STATE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_XFORM_STATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_XFORM_STATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_BUFF_MGMT_STATE_SHIFT                   _MK_SHIFT_CONST(4)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_BUFF_MGMT_STATE_FIELD                   _MK_FIELD_CONST(0xff, ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_BUFF_MGMT_STATE_SHIFT)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_BUFF_MGMT_STATE_RANGE                   11:4
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_BUFF_MGMT_STATE_WOFFSET                 0x0
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_BUFF_MGMT_STATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_BUFF_MGMT_STATE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_BUFF_MGMT_STATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_BUFF_MGMT_STATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_VDMA_STATE_SHIFT                        _MK_SHIFT_CONST(12)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_VDMA_STATE_FIELD                        _MK_FIELD_CONST(0x7, ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_VDMA_STATE_SHIFT)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_VDMA_STATE_RANGE                        14:12
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_VDMA_STATE_WOFFSET                      0x0
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_VDMA_STATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_VDMA_STATE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_VDMA_STATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_VDMA_STATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_TFE_IDLE_DETECT_SHIFT                   _MK_SHIFT_CONST(16)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_TFE_IDLE_DETECT_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_TFE_IDLE_DETECT_SHIFT)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_TFE_IDLE_DETECT_RANGE                   16:16
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_TFE_IDLE_DETECT_WOFFSET                 0x0
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_TFE_IDLE_DETECT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_TFE_IDLE_DETECT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_TFE_IDLE_DETECT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_TFE_IDLE_DETECT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_BLK_PROCESS_STATE_SHIFT                 _MK_SHIFT_CONST(17)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_BLK_PROCESS_STATE_FIELD                 _MK_FIELD_CONST(0x1f, ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_BLK_PROCESS_STATE_SHIFT)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_BLK_PROCESS_STATE_RANGE                 21:17
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_BLK_PROCESS_STATE_WOFFSET                       0x0
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_BLK_PROCESS_STATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_BLK_PROCESS_STATE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_BLK_PROCESS_STATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0_BLK_PROCESS_STATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0                 _MK_ADDR_CONST(0x2628)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_SECURE                  0x0
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_WORD_COUNT                      0x1
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_READ_MASK                       _MK_MASK_CONST(0xfffe8000)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_TFE_REQ_TO_SET_SHIFT                    _MK_SHIFT_CONST(15)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_TFE_REQ_TO_SET_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_TFE_REQ_TO_SET_SHIFT)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_TFE_REQ_TO_SET_RANGE                    15:15
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_TFE_REQ_TO_SET_WOFFSET                  0x0
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_TFE_REQ_TO_SET_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_TFE_REQ_TO_SET_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_TFE_REQ_TO_SET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_TFE_REQ_TO_SET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BLKS_IN_MB_DECODED_SHIFT                        _MK_SHIFT_CONST(17)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BLKS_IN_MB_DECODED_FIELD                        _MK_FIELD_CONST(0x7, ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BLKS_IN_MB_DECODED_SHIFT)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BLKS_IN_MB_DECODED_RANGE                        19:17
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BLKS_IN_MB_DECODED_WOFFSET                      0x0
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BLKS_IN_MB_DECODED_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BLKS_IN_MB_DECODED_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BLKS_IN_MB_DECODED_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BLKS_IN_MB_DECODED_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_EOMB_SHIFT                  _MK_SHIFT_CONST(20)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_EOMB_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_EOMB_SHIFT)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_EOMB_RANGE                  20:20
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_EOMB_WOFFSET                        0x0
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_EOMB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_EOMB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_EOMB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_EOMB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_MRB_AVAIL_SHIFT                 _MK_SHIFT_CONST(21)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_MRB_AVAIL_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_MRB_AVAIL_SHIFT)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_MRB_AVAIL_RANGE                 21:21
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_MRB_AVAIL_WOFFSET                       0x0
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_MRB_AVAIL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_MRB_AVAIL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_MRB_AVAIL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_MRB_AVAIL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_MRB_BUF_ID_SHIFT                        _MK_SHIFT_CONST(22)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_MRB_BUF_ID_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_MRB_BUF_ID_SHIFT)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_MRB_BUF_ID_RANGE                        22:22
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_MRB_BUF_ID_WOFFSET                      0x0
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_MRB_BUF_ID_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_MRB_BUF_ID_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_MRB_BUF_ID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_MRB_BUF_ID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_BTYPE_SHIFT                 _MK_SHIFT_CONST(23)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_BTYPE_FIELD                 _MK_FIELD_CONST(0x3, ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_BTYPE_SHIFT)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_BTYPE_RANGE                 24:23
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_BTYPE_WOFFSET                       0x0
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_BTYPE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_BTYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_BTYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_BTYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_CBP_SHIFT                   _MK_SHIFT_CONST(25)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_CBP_FIELD                   _MK_FIELD_CONST(0xf, ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_CBP_SHIFT)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_CBP_RANGE                   28:25
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_CBP_WOFFSET                 0x0
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_CBP_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_CBP_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_CBP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_CBP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_TTYPE_SHIFT                 _MK_SHIFT_CONST(29)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_TTYPE_FIELD                 _MK_FIELD_CONST(0x3, ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_TTYPE_SHIFT)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_TTYPE_RANGE                 30:29
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_TTYPE_WOFFSET                       0x0
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_TTYPE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_TTYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_TTYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_TTYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_TFE_RDY_SHIFT                       _MK_SHIFT_CONST(31)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_TFE_RDY_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_TFE_RDY_SHIFT)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_TFE_RDY_RANGE                       31:31
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_TFE_RDY_WOFFSET                     0x0
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_TFE_RDY_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_TFE_RDY_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_TFE_RDY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0_BSE_TFE_RDY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0                   _MK_ADDR_CONST(0x262c)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_SECURE                    0x0
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_WORD_COUNT                        0x1
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_RESET_MASK                        _MK_MASK_CONST(0x80000000)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_READ_MASK                         _MK_MASK_CONST(0x9f1f1f1f)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_WRITE_MASK                        _MK_MASK_CONST(0x9f1f1f1f)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_LUMA_RIGHT_PAD_FLD_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_LUMA_RIGHT_PAD_FLD_FIELD                  _MK_FIELD_CONST(0x1f, ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_LUMA_RIGHT_PAD_FLD_SHIFT)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_LUMA_RIGHT_PAD_FLD_RANGE                  4:0
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_LUMA_RIGHT_PAD_FLD_WOFFSET                        0x0
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_LUMA_RIGHT_PAD_FLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_LUMA_RIGHT_PAD_FLD_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_LUMA_RIGHT_PAD_FLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_LUMA_RIGHT_PAD_FLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_LUMA_BOTTOM_PAD_FLD_SHIFT                 _MK_SHIFT_CONST(8)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_LUMA_BOTTOM_PAD_FLD_FIELD                 _MK_FIELD_CONST(0x1f, ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_LUMA_BOTTOM_PAD_FLD_SHIFT)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_LUMA_BOTTOM_PAD_FLD_RANGE                 12:8
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_LUMA_BOTTOM_PAD_FLD_WOFFSET                       0x0
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_LUMA_BOTTOM_PAD_FLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_LUMA_BOTTOM_PAD_FLD_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_LUMA_BOTTOM_PAD_FLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_LUMA_BOTTOM_PAD_FLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_CHROMA_RIGHT_PAD_FLD_SHIFT                        _MK_SHIFT_CONST(16)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_CHROMA_RIGHT_PAD_FLD_FIELD                        _MK_FIELD_CONST(0x1f, ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_CHROMA_RIGHT_PAD_FLD_SHIFT)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_CHROMA_RIGHT_PAD_FLD_RANGE                        20:16
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_CHROMA_RIGHT_PAD_FLD_WOFFSET                      0x0
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_CHROMA_RIGHT_PAD_FLD_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_CHROMA_RIGHT_PAD_FLD_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_CHROMA_RIGHT_PAD_FLD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_CHROMA_RIGHT_PAD_FLD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_CHROMA_BOTTOM_PAD_FLD_SHIFT                       _MK_SHIFT_CONST(24)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_CHROMA_BOTTOM_PAD_FLD_FIELD                       _MK_FIELD_CONST(0x1f, ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_CHROMA_BOTTOM_PAD_FLD_SHIFT)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_CHROMA_BOTTOM_PAD_FLD_RANGE                       28:24
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_CHROMA_BOTTOM_PAD_FLD_WOFFSET                     0x0
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_CHROMA_BOTTOM_PAD_FLD_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_CHROMA_BOTTOM_PAD_FLD_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_CHROMA_BOTTOM_PAD_FLD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_CHROMA_BOTTOM_PAD_FLD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_ENABLE_PAD_FLD_SHIFT                      _MK_SHIFT_CONST(31)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_ENABLE_PAD_FLD_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_ENABLE_PAD_FLD_SHIFT)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_ENABLE_PAD_FLD_RANGE                      31:31
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_ENABLE_PAD_FLD_WOFFSET                    0x0
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_ENABLE_PAD_FLD_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_ENABLE_PAD_FLD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_ENABLE_PAD_FLD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0_ENABLE_PAD_FLD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_TFE_TFE_FIFO_FLUSH_CMD_0
#define ARVDE_TFE_TFE_FIFO_FLUSH_CMD_0                  _MK_ADDR_CONST(0x2630)
#define ARVDE_TFE_TFE_FIFO_FLUSH_CMD_0_SECURE                   0x0
#define ARVDE_TFE_TFE_FIFO_FLUSH_CMD_0_WORD_COUNT                       0x1
#define ARVDE_TFE_TFE_FIFO_FLUSH_CMD_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_FIFO_FLUSH_CMD_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_TFE_TFE_FIFO_FLUSH_CMD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_FIFO_FLUSH_CMD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_FIFO_FLUSH_CMD_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_TFE_TFE_FIFO_FLUSH_CMD_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_TFE_TFE_FIFO_FLUSH_CMD_0_TFE_BUFMGMT_FIFO_FLUSH_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_TFE_TFE_FIFO_FLUSH_CMD_0_TFE_BUFMGMT_FIFO_FLUSH_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_TFE_TFE_FIFO_FLUSH_CMD_0_TFE_BUFMGMT_FIFO_FLUSH_SHIFT)
#define ARVDE_TFE_TFE_FIFO_FLUSH_CMD_0_TFE_BUFMGMT_FIFO_FLUSH_RANGE                     0:0
#define ARVDE_TFE_TFE_FIFO_FLUSH_CMD_0_TFE_BUFMGMT_FIFO_FLUSH_WOFFSET                   0x0
#define ARVDE_TFE_TFE_FIFO_FLUSH_CMD_0_TFE_BUFMGMT_FIFO_FLUSH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_FIFO_FLUSH_CMD_0_TFE_BUFMGMT_FIFO_FLUSH_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_TFE_TFE_FIFO_FLUSH_CMD_0_TFE_BUFMGMT_FIFO_FLUSH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_FIFO_FLUSH_CMD_0_TFE_BUFMGMT_FIFO_FLUSH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_TFE_TFE_SPARE_REG_0
#define ARVDE_TFE_TFE_SPARE_REG_0                       _MK_ADDR_CONST(0x2634)
#define ARVDE_TFE_TFE_SPARE_REG_0_SECURE                        0x0
#define ARVDE_TFE_TFE_SPARE_REG_0_WORD_COUNT                    0x1
#define ARVDE_TFE_TFE_SPARE_REG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_SPARE_REG_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_TFE_TFE_SPARE_REG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_SPARE_REG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_SPARE_REG_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_TFE_TFE_SPARE_REG_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_TFE_TFE_SPARE_REG_0_SPARE_BITS_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_TFE_TFE_SPARE_REG_0_SPARE_BITS_FIELD                      _MK_FIELD_CONST(0xffffffff, ARVDE_TFE_TFE_SPARE_REG_0_SPARE_BITS_SHIFT)
#define ARVDE_TFE_TFE_SPARE_REG_0_SPARE_BITS_RANGE                      31:0
#define ARVDE_TFE_TFE_SPARE_REG_0_SPARE_BITS_WOFFSET                    0x0
#define ARVDE_TFE_TFE_SPARE_REG_0_SPARE_BITS_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_SPARE_REG_0_SPARE_BITS_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_TFE_TFE_SPARE_REG_0_SPARE_BITS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_TFE_TFE_SPARE_REG_0_SPARE_BITS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_PPB_IDLE_MON_0
#define ARVDE_PPB_IDLE_MON_0                    _MK_ADDR_CONST(0x2800)
#define ARVDE_PPB_IDLE_MON_0_SECURE                     0x0
#define ARVDE_PPB_IDLE_MON_0_WORD_COUNT                         0x1
#define ARVDE_PPB_IDLE_MON_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_MON_0_RESET_MASK                         _MK_MASK_CONST(0xbfffffff)
#define ARVDE_PPB_IDLE_MON_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_MON_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_MON_0_READ_MASK                  _MK_MASK_CONST(0xbfffffff)
#define ARVDE_PPB_IDLE_MON_0_WRITE_MASK                         _MK_MASK_CONST(0xbfffffff)
#define ARVDE_PPB_IDLE_MON_0_ENB_SHIFT                  _MK_SHIFT_CONST(31)
#define ARVDE_PPB_IDLE_MON_0_ENB_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_PPB_IDLE_MON_0_ENB_SHIFT)
#define ARVDE_PPB_IDLE_MON_0_ENB_RANGE                  31:31
#define ARVDE_PPB_IDLE_MON_0_ENB_WOFFSET                        0x0
#define ARVDE_PPB_IDLE_MON_0_ENB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_MON_0_ENB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_PPB_IDLE_MON_0_ENB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_MON_0_ENB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_PPB_IDLE_MON_0_INT_STATUS_SHIFT                   _MK_SHIFT_CONST(29)
#define ARVDE_PPB_IDLE_MON_0_INT_STATUS_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_PPB_IDLE_MON_0_INT_STATUS_SHIFT)
#define ARVDE_PPB_IDLE_MON_0_INT_STATUS_RANGE                   29:29
#define ARVDE_PPB_IDLE_MON_0_INT_STATUS_WOFFSET                 0x0
#define ARVDE_PPB_IDLE_MON_0_INT_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_MON_0_INT_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_PPB_IDLE_MON_0_INT_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_MON_0_INT_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_PPB_IDLE_MON_0_SAMPLE_MODE_SHIFT                  _MK_SHIFT_CONST(28)
#define ARVDE_PPB_IDLE_MON_0_SAMPLE_MODE_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_PPB_IDLE_MON_0_SAMPLE_MODE_SHIFT)
#define ARVDE_PPB_IDLE_MON_0_SAMPLE_MODE_RANGE                  28:28
#define ARVDE_PPB_IDLE_MON_0_SAMPLE_MODE_WOFFSET                        0x0
#define ARVDE_PPB_IDLE_MON_0_SAMPLE_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_MON_0_SAMPLE_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_PPB_IDLE_MON_0_SAMPLE_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_MON_0_SAMPLE_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_PPB_IDLE_MON_0_SAMPLE_PERIOD_SHIFT                        _MK_SHIFT_CONST(3)
#define ARVDE_PPB_IDLE_MON_0_SAMPLE_PERIOD_FIELD                        _MK_FIELD_CONST(0x1ffffff, ARVDE_PPB_IDLE_MON_0_SAMPLE_PERIOD_SHIFT)
#define ARVDE_PPB_IDLE_MON_0_SAMPLE_PERIOD_RANGE                        27:3
#define ARVDE_PPB_IDLE_MON_0_SAMPLE_PERIOD_WOFFSET                      0x0
#define ARVDE_PPB_IDLE_MON_0_SAMPLE_PERIOD_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_MON_0_SAMPLE_PERIOD_DEFAULT_MASK                 _MK_MASK_CONST(0x1ffffff)
#define ARVDE_PPB_IDLE_MON_0_SAMPLE_PERIOD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_MON_0_SAMPLE_PERIOD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_PPB_IDLE_MON_0_THRESH_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_PPB_IDLE_MON_0_THRESH_FIELD                       _MK_FIELD_CONST(0x7, ARVDE_PPB_IDLE_MON_0_THRESH_SHIFT)
#define ARVDE_PPB_IDLE_MON_0_THRESH_RANGE                       2:0
#define ARVDE_PPB_IDLE_MON_0_THRESH_WOFFSET                     0x0
#define ARVDE_PPB_IDLE_MON_0_THRESH_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_MON_0_THRESH_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define ARVDE_PPB_IDLE_MON_0_THRESH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_MON_0_THRESH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_PPB_IDLE_STATUS_0
#define ARVDE_PPB_IDLE_STATUS_0                 _MK_ADDR_CONST(0x2804)
#define ARVDE_PPB_IDLE_STATUS_0_SECURE                  0x0
#define ARVDE_PPB_IDLE_STATUS_0_WORD_COUNT                      0x1
#define ARVDE_PPB_IDLE_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_IDLE_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_STATUS_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_IDLE_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_STATUS_0_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_PPB_IDLE_STATUS_0_COUNT_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_PPB_IDLE_STATUS_0_COUNT_SHIFT)
#define ARVDE_PPB_IDLE_STATUS_0_COUNT_RANGE                     31:0
#define ARVDE_PPB_IDLE_STATUS_0_COUNT_WOFFSET                   0x0
#define ARVDE_PPB_IDLE_STATUS_0_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_STATUS_0_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_IDLE_STATUS_0_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_STATUS_0_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 10248 [0x2808]

// Reserved address 10252 [0x280c]

// Register ARVDE_PPB_IDLE_SUBMOD_MON_0
#define ARVDE_PPB_IDLE_SUBMOD_MON_0                     _MK_ADDR_CONST(0x2810)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_SECURE                      0x0
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_WORD_COUNT                  0x1
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_ENB_SHIFT                   _MK_SHIFT_CONST(31)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_ENB_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_PPB_IDLE_SUBMOD_MON_0_ENB_SHIFT)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_ENB_RANGE                   31:31
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_ENB_WOFFSET                 0x0
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_ENB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_ENB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_ENB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_ENB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_PPB_IDLE_SUBMOD_MON_0_INT_ENB_SHIFT                       _MK_SHIFT_CONST(30)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_INT_ENB_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_PPB_IDLE_SUBMOD_MON_0_INT_ENB_SHIFT)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_INT_ENB_RANGE                       30:30
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_INT_ENB_WOFFSET                     0x0
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_INT_ENB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_INT_ENB_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_INT_ENB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_INT_ENB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_PPB_IDLE_SUBMOD_MON_0_INT_STATUS_SHIFT                    _MK_SHIFT_CONST(29)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_INT_STATUS_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_PPB_IDLE_SUBMOD_MON_0_INT_STATUS_SHIFT)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_INT_STATUS_RANGE                    29:29
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_INT_STATUS_WOFFSET                  0x0
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_INT_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_INT_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_INT_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_INT_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_PPB_IDLE_SUBMOD_MON_0_SAMPLE_MODE_SHIFT                   _MK_SHIFT_CONST(28)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_SAMPLE_MODE_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_PPB_IDLE_SUBMOD_MON_0_SAMPLE_MODE_SHIFT)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_SAMPLE_MODE_RANGE                   28:28
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_SAMPLE_MODE_WOFFSET                 0x0
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_SAMPLE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_SAMPLE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_SAMPLE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_SAMPLE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_PPB_IDLE_SUBMOD_MON_0_SAMPLE_PERIOD_SHIFT                 _MK_SHIFT_CONST(3)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_SAMPLE_PERIOD_FIELD                 _MK_FIELD_CONST(0x1ffffff, ARVDE_PPB_IDLE_SUBMOD_MON_0_SAMPLE_PERIOD_SHIFT)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_SAMPLE_PERIOD_RANGE                 27:3
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_SAMPLE_PERIOD_WOFFSET                       0x0
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_SAMPLE_PERIOD_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_SAMPLE_PERIOD_DEFAULT_MASK                  _MK_MASK_CONST(0x1ffffff)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_SAMPLE_PERIOD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_SAMPLE_PERIOD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_PPB_IDLE_SUBMOD_MON_0_THRESH_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_THRESH_FIELD                        _MK_FIELD_CONST(0x7, ARVDE_PPB_IDLE_SUBMOD_MON_0_THRESH_SHIFT)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_THRESH_RANGE                        2:0
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_THRESH_WOFFSET                      0x0
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_THRESH_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_THRESH_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_THRESH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_MON_0_THRESH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_PPB_IDLE_SUBMOD_STATUS_0
#define ARVDE_PPB_IDLE_SUBMOD_STATUS_0                  _MK_ADDR_CONST(0x2814)
#define ARVDE_PPB_IDLE_SUBMOD_STATUS_0_SECURE                   0x0
#define ARVDE_PPB_IDLE_SUBMOD_STATUS_0_WORD_COUNT                       0x1
#define ARVDE_PPB_IDLE_SUBMOD_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_IDLE_SUBMOD_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_STATUS_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_IDLE_SUBMOD_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_STATUS_0_COUNT_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_PPB_IDLE_SUBMOD_STATUS_0_COUNT_FIELD                      _MK_FIELD_CONST(0xffffffff, ARVDE_PPB_IDLE_SUBMOD_STATUS_0_COUNT_SHIFT)
#define ARVDE_PPB_IDLE_SUBMOD_STATUS_0_COUNT_RANGE                      31:0
#define ARVDE_PPB_IDLE_SUBMOD_STATUS_0_COUNT_WOFFSET                    0x0
#define ARVDE_PPB_IDLE_SUBMOD_STATUS_0_COUNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_STATUS_0_COUNT_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_IDLE_SUBMOD_STATUS_0_COUNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_STATUS_0_COUNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_PPB_IDLE_SUBMOD_SELECT_0
#define ARVDE_PPB_IDLE_SUBMOD_SELECT_0                  _MK_ADDR_CONST(0x2818)
#define ARVDE_PPB_IDLE_SUBMOD_SELECT_0_SECURE                   0x0
#define ARVDE_PPB_IDLE_SUBMOD_SELECT_0_WORD_COUNT                       0x1
#define ARVDE_PPB_IDLE_SUBMOD_SELECT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_SELECT_0_RESET_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_PPB_IDLE_SUBMOD_SELECT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_SELECT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_SELECT_0_READ_MASK                        _MK_MASK_CONST(0x7)
#define ARVDE_PPB_IDLE_SUBMOD_SELECT_0_WRITE_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_PPB_IDLE_SUBMOD_SELECT_0_MODULE_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_PPB_IDLE_SUBMOD_SELECT_0_MODULE_FIELD                     _MK_FIELD_CONST(0x7, ARVDE_PPB_IDLE_SUBMOD_SELECT_0_MODULE_SHIFT)
#define ARVDE_PPB_IDLE_SUBMOD_SELECT_0_MODULE_RANGE                     2:0
#define ARVDE_PPB_IDLE_SUBMOD_SELECT_0_MODULE_WOFFSET                   0x0
#define ARVDE_PPB_IDLE_SUBMOD_SELECT_0_MODULE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_SELECT_0_MODULE_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define ARVDE_PPB_IDLE_SUBMOD_SELECT_0_MODULE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_SELECT_0_MODULE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_IDLE_SUBMOD_SELECT_0_MODULE_SXE                       _MK_ENUM_CONST(0)
#define ARVDE_PPB_IDLE_SUBMOD_SELECT_0_MODULE_BSEV                      _MK_ENUM_CONST(1)
#define ARVDE_PPB_IDLE_SUBMOD_SELECT_0_MODULE_TFE                       _MK_ENUM_CONST(2)
#define ARVDE_PPB_IDLE_SUBMOD_SELECT_0_MODULE_MBE                       _MK_ENUM_CONST(3)
#define ARVDE_PPB_IDLE_SUBMOD_SELECT_0_MODULE_MCE                       _MK_ENUM_CONST(4)
#define ARVDE_PPB_IDLE_SUBMOD_SELECT_0_MODULE_PPE                       _MK_ENUM_CONST(5)
#define ARVDE_PPB_IDLE_SUBMOD_SELECT_0_MODULE_CBC                       _MK_ENUM_CONST(6)
#define ARVDE_PPB_IDLE_SUBMOD_SELECT_0_MODULE_OTHERS                    _MK_ENUM_CONST(7)


// Reserved address 10268 [0x281c]

// Register ARVDE_PPB_OBS0_0
#define ARVDE_PPB_OBS0_0                        _MK_ADDR_CONST(0x2820)
#define ARVDE_PPB_OBS0_0_SECURE                         0x0
#define ARVDE_PPB_OBS0_0_WORD_COUNT                     0x1
#define ARVDE_PPB_OBS0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define ARVDE_PPB_OBS0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_READ_MASK                      _MK_MASK_CONST(0x3fff)
#define ARVDE_PPB_OBS0_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_SXE_IDLE_ACK_SHIFT                     _MK_SHIFT_CONST(13)
#define ARVDE_PPB_OBS0_0_SXE_IDLE_ACK_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_PPB_OBS0_0_SXE_IDLE_ACK_SHIFT)
#define ARVDE_PPB_OBS0_0_SXE_IDLE_ACK_RANGE                     13:13
#define ARVDE_PPB_OBS0_0_SXE_IDLE_ACK_WOFFSET                   0x0
#define ARVDE_PPB_OBS0_0_SXE_IDLE_ACK_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_SXE_IDLE_ACK_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_SXE_IDLE_ACK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_SXE_IDLE_ACK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_PPB_OBS0_0_TFE_IDLE_ACK_SHIFT                     _MK_SHIFT_CONST(12)
#define ARVDE_PPB_OBS0_0_TFE_IDLE_ACK_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_PPB_OBS0_0_TFE_IDLE_ACK_SHIFT)
#define ARVDE_PPB_OBS0_0_TFE_IDLE_ACK_RANGE                     12:12
#define ARVDE_PPB_OBS0_0_TFE_IDLE_ACK_WOFFSET                   0x0
#define ARVDE_PPB_OBS0_0_TFE_IDLE_ACK_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_TFE_IDLE_ACK_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_TFE_IDLE_ACK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_TFE_IDLE_ACK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_PPB_OBS0_0_MCE_IDLE_ACK_SHIFT                     _MK_SHIFT_CONST(11)
#define ARVDE_PPB_OBS0_0_MCE_IDLE_ACK_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_PPB_OBS0_0_MCE_IDLE_ACK_SHIFT)
#define ARVDE_PPB_OBS0_0_MCE_IDLE_ACK_RANGE                     11:11
#define ARVDE_PPB_OBS0_0_MCE_IDLE_ACK_WOFFSET                   0x0
#define ARVDE_PPB_OBS0_0_MCE_IDLE_ACK_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_MCE_IDLE_ACK_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_MCE_IDLE_ACK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_MCE_IDLE_ACK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_PPB_OBS0_0_MBE_IDLE_ACK_SHIFT                     _MK_SHIFT_CONST(10)
#define ARVDE_PPB_OBS0_0_MBE_IDLE_ACK_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_PPB_OBS0_0_MBE_IDLE_ACK_SHIFT)
#define ARVDE_PPB_OBS0_0_MBE_IDLE_ACK_RANGE                     10:10
#define ARVDE_PPB_OBS0_0_MBE_IDLE_ACK_WOFFSET                   0x0
#define ARVDE_PPB_OBS0_0_MBE_IDLE_ACK_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_MBE_IDLE_ACK_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_MBE_IDLE_ACK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_MBE_IDLE_ACK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_PPB_OBS0_0_PPE_IDLE_ACK_SHIFT                     _MK_SHIFT_CONST(9)
#define ARVDE_PPB_OBS0_0_PPE_IDLE_ACK_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_PPB_OBS0_0_PPE_IDLE_ACK_SHIFT)
#define ARVDE_PPB_OBS0_0_PPE_IDLE_ACK_RANGE                     9:9
#define ARVDE_PPB_OBS0_0_PPE_IDLE_ACK_WOFFSET                   0x0
#define ARVDE_PPB_OBS0_0_PPE_IDLE_ACK_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_PPE_IDLE_ACK_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_PPE_IDLE_ACK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_PPE_IDLE_ACK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_PPB_OBS0_0_BSEV_IDLE_ACK_SHIFT                    _MK_SHIFT_CONST(8)
#define ARVDE_PPB_OBS0_0_BSEV_IDLE_ACK_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_PPB_OBS0_0_BSEV_IDLE_ACK_SHIFT)
#define ARVDE_PPB_OBS0_0_BSEV_IDLE_ACK_RANGE                    8:8
#define ARVDE_PPB_OBS0_0_BSEV_IDLE_ACK_WOFFSET                  0x0
#define ARVDE_PPB_OBS0_0_BSEV_IDLE_ACK_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_BSEV_IDLE_ACK_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_BSEV_IDLE_ACK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_BSEV_IDLE_ACK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_PPB_OBS0_0_CBC_IDLE_ACK_SHIFT                     _MK_SHIFT_CONST(7)
#define ARVDE_PPB_OBS0_0_CBC_IDLE_ACK_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_PPB_OBS0_0_CBC_IDLE_ACK_SHIFT)
#define ARVDE_PPB_OBS0_0_CBC_IDLE_ACK_RANGE                     7:7
#define ARVDE_PPB_OBS0_0_CBC_IDLE_ACK_WOFFSET                   0x0
#define ARVDE_PPB_OBS0_0_CBC_IDLE_ACK_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_CBC_IDLE_ACK_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_CBC_IDLE_ACK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_CBC_IDLE_ACK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_PPB_OBS0_0_VDE_IDLE_INT_SHIFT                     _MK_SHIFT_CONST(6)
#define ARVDE_PPB_OBS0_0_VDE_IDLE_INT_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_PPB_OBS0_0_VDE_IDLE_INT_SHIFT)
#define ARVDE_PPB_OBS0_0_VDE_IDLE_INT_RANGE                     6:6
#define ARVDE_PPB_OBS0_0_VDE_IDLE_INT_WOFFSET                   0x0
#define ARVDE_PPB_OBS0_0_VDE_IDLE_INT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_VDE_IDLE_INT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_VDE_IDLE_INT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_VDE_IDLE_INT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_PPB_OBS0_0_SUBMOD_IDLE_INT_SHIFT                  _MK_SHIFT_CONST(5)
#define ARVDE_PPB_OBS0_0_SUBMOD_IDLE_INT_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_PPB_OBS0_0_SUBMOD_IDLE_INT_SHIFT)
#define ARVDE_PPB_OBS0_0_SUBMOD_IDLE_INT_RANGE                  5:5
#define ARVDE_PPB_OBS0_0_SUBMOD_IDLE_INT_WOFFSET                        0x0
#define ARVDE_PPB_OBS0_0_SUBMOD_IDLE_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_SUBMOD_IDLE_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_PPB_OBS0_0_SUBMOD_IDLE_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_SUBMOD_IDLE_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_PPB_OBS0_0_DMA_OOB_SHIFT                  _MK_SHIFT_CONST(4)
#define ARVDE_PPB_OBS0_0_DMA_OOB_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_PPB_OBS0_0_DMA_OOB_SHIFT)
#define ARVDE_PPB_OBS0_0_DMA_OOB_RANGE                  4:4
#define ARVDE_PPB_OBS0_0_DMA_OOB_WOFFSET                        0x0
#define ARVDE_PPB_OBS0_0_DMA_OOB_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_DMA_OOB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_PPB_OBS0_0_DMA_OOB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_DMA_OOB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_PPB_OBS0_0_DMA_BADCMD_SHIFT                       _MK_SHIFT_CONST(3)
#define ARVDE_PPB_OBS0_0_DMA_BADCMD_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_PPB_OBS0_0_DMA_BADCMD_SHIFT)
#define ARVDE_PPB_OBS0_0_DMA_BADCMD_RANGE                       3:3
#define ARVDE_PPB_OBS0_0_DMA_BADCMD_WOFFSET                     0x0
#define ARVDE_PPB_OBS0_0_DMA_BADCMD_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_DMA_BADCMD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_PPB_OBS0_0_DMA_BADCMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_DMA_BADCMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_PPB_OBS0_0_MBE_INT_SHIFT                  _MK_SHIFT_CONST(2)
#define ARVDE_PPB_OBS0_0_MBE_INT_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_PPB_OBS0_0_MBE_INT_SHIFT)
#define ARVDE_PPB_OBS0_0_MBE_INT_RANGE                  2:2
#define ARVDE_PPB_OBS0_0_MBE_INT_WOFFSET                        0x0
#define ARVDE_PPB_OBS0_0_MBE_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_MBE_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_PPB_OBS0_0_MBE_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_MBE_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_PPB_OBS0_0_MCE_INT_SHIFT                  _MK_SHIFT_CONST(1)
#define ARVDE_PPB_OBS0_0_MCE_INT_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_PPB_OBS0_0_MCE_INT_SHIFT)
#define ARVDE_PPB_OBS0_0_MCE_INT_RANGE                  1:1
#define ARVDE_PPB_OBS0_0_MCE_INT_WOFFSET                        0x0
#define ARVDE_PPB_OBS0_0_MCE_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_MCE_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_PPB_OBS0_0_MCE_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_MCE_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_PPB_OBS0_0_TFE_INT_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_PPB_OBS0_0_TFE_INT_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_PPB_OBS0_0_TFE_INT_SHIFT)
#define ARVDE_PPB_OBS0_0_TFE_INT_RANGE                  0:0
#define ARVDE_PPB_OBS0_0_TFE_INT_WOFFSET                        0x0
#define ARVDE_PPB_OBS0_0_TFE_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_TFE_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_PPB_OBS0_0_TFE_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPB_OBS0_0_TFE_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_PPB_ACTIVITY_MON_0
#define ARVDE_PPB_ACTIVITY_MON_0                        _MK_ADDR_CONST(0x2824)
#define ARVDE_PPB_ACTIVITY_MON_0_SECURE                         0x0
#define ARVDE_PPB_ACTIVITY_MON_0_WORD_COUNT                     0x1
#define ARVDE_PPB_ACTIVITY_MON_0_RESET_VAL                      _MK_MASK_CONST(0x7)
#define ARVDE_PPB_ACTIVITY_MON_0_RESET_MASK                     _MK_MASK_CONST(0x80000007)
#define ARVDE_PPB_ACTIVITY_MON_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_PPB_ACTIVITY_MON_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_ACTIVITY_MON_0_READ_MASK                      _MK_MASK_CONST(0x80000007)
#define ARVDE_PPB_ACTIVITY_MON_0_WRITE_MASK                     _MK_MASK_CONST(0x80000007)
#define ARVDE_PPB_ACTIVITY_MON_0_COUNT_EN_SHIFT                 _MK_SHIFT_CONST(31)
#define ARVDE_PPB_ACTIVITY_MON_0_COUNT_EN_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_PPB_ACTIVITY_MON_0_COUNT_EN_SHIFT)
#define ARVDE_PPB_ACTIVITY_MON_0_COUNT_EN_RANGE                 31:31
#define ARVDE_PPB_ACTIVITY_MON_0_COUNT_EN_WOFFSET                       0x0
#define ARVDE_PPB_ACTIVITY_MON_0_COUNT_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_PPB_ACTIVITY_MON_0_COUNT_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_PPB_ACTIVITY_MON_0_COUNT_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_PPB_ACTIVITY_MON_0_COUNT_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_PPB_ACTIVITY_MON_0_COUNT_EN_DISABLE                       _MK_ENUM_CONST(0)
#define ARVDE_PPB_ACTIVITY_MON_0_COUNT_EN_ENABLE                        _MK_ENUM_CONST(1)

#define ARVDE_PPB_ACTIVITY_MON_0_DIV_COUNT_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_PPB_ACTIVITY_MON_0_DIV_COUNT_FIELD                        _MK_FIELD_CONST(0x7, ARVDE_PPB_ACTIVITY_MON_0_DIV_COUNT_SHIFT)
#define ARVDE_PPB_ACTIVITY_MON_0_DIV_COUNT_RANGE                        2:0
#define ARVDE_PPB_ACTIVITY_MON_0_DIV_COUNT_WOFFSET                      0x0
#define ARVDE_PPB_ACTIVITY_MON_0_DIV_COUNT_DEFAULT                      _MK_MASK_CONST(0x7)
#define ARVDE_PPB_ACTIVITY_MON_0_DIV_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define ARVDE_PPB_ACTIVITY_MON_0_DIV_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_ACTIVITY_MON_0_DIV_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_PPB_XBAR2PPSB_DBG1_0
#define ARVDE_PPB_XBAR2PPSB_DBG1_0                      _MK_ADDR_CONST(0x2830)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_SECURE                       0x0
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_WORD_COUNT                   0x1
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_RESET_VAL                    _MK_MASK_CONST(0x80001)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_STATE_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_STATE_FIELD                  _MK_FIELD_CONST(0x3f, ARVDE_PPB_XBAR2PPSB_DBG1_0_STATE_SHIFT)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_STATE_RANGE                  5:0
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_STATE_WOFFSET                        0x0
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_STATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_STATE_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_STATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_STATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_PPB_XBAR2PPSB_DBG1_0_LAST_PPSB_EN_SHIFT                   _MK_SHIFT_CONST(6)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_LAST_PPSB_EN_FIELD                   _MK_FIELD_CONST(0x7ff, ARVDE_PPB_XBAR2PPSB_DBG1_0_LAST_PPSB_EN_SHIFT)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_LAST_PPSB_EN_RANGE                   16:6
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_LAST_PPSB_EN_WOFFSET                 0x0
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_LAST_PPSB_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_LAST_PPSB_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x7ff)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_LAST_PPSB_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_LAST_PPSB_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_PPB_XBAR2PPSB_DBG1_0_LAST_REQ_SHIFT                       _MK_SHIFT_CONST(17)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_LAST_REQ_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_PPB_XBAR2PPSB_DBG1_0_LAST_REQ_SHIFT)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_LAST_REQ_RANGE                       17:17
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_LAST_REQ_WOFFSET                     0x0
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_LAST_REQ_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_LAST_REQ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_LAST_REQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_LAST_REQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_PPB_XBAR2PPSB_DBG1_0_TZ_NS_BIT_SHIFT                      _MK_SHIFT_CONST(18)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_TZ_NS_BIT_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_PPB_XBAR2PPSB_DBG1_0_TZ_NS_BIT_SHIFT)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_TZ_NS_BIT_RANGE                      18:18
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_TZ_NS_BIT_WOFFSET                    0x0
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_TZ_NS_BIT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_TZ_NS_BIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_TZ_NS_BIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_TZ_NS_BIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_PPB_XBAR2PPSB_DBG1_0_RD_DATA_RDY_SHIFT                    _MK_SHIFT_CONST(19)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_RD_DATA_RDY_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_PPB_XBAR2PPSB_DBG1_0_RD_DATA_RDY_SHIFT)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_RD_DATA_RDY_RANGE                    19:19
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_RD_DATA_RDY_WOFFSET                  0x0
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_RD_DATA_RDY_DEFAULT                  _MK_MASK_CONST(0x1)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_RD_DATA_RDY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_RD_DATA_RDY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_RD_DATA_RDY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_PPB_XBAR2PPSB_DBG1_0_PPSB_ADDR_SHIFT                      _MK_SHIFT_CONST(20)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_PPSB_ADDR_FIELD                      _MK_FIELD_CONST(0xfff, ARVDE_PPB_XBAR2PPSB_DBG1_0_PPSB_ADDR_SHIFT)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_PPSB_ADDR_RANGE                      31:20
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_PPSB_ADDR_WOFFSET                    0x0
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_PPSB_ADDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_PPSB_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_PPSB_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_PPB_XBAR2PPSB_DBG1_0_PPSB_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_PPB_XBAR2PPSB_DBG2_0
#define ARVDE_PPB_XBAR2PPSB_DBG2_0                      _MK_ADDR_CONST(0x2834)
#define ARVDE_PPB_XBAR2PPSB_DBG2_0_SECURE                       0x0
#define ARVDE_PPB_XBAR2PPSB_DBG2_0_WORD_COUNT                   0x1
#define ARVDE_PPB_XBAR2PPSB_DBG2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_PPB_XBAR2PPSB_DBG2_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_XBAR2PPSB_DBG2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_PPB_XBAR2PPSB_DBG2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_XBAR2PPSB_DBG2_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_XBAR2PPSB_DBG2_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_XBAR2PPSB_DBG2_0_PPSB_WDATA_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_PPB_XBAR2PPSB_DBG2_0_PPSB_WDATA_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_PPB_XBAR2PPSB_DBG2_0_PPSB_WDATA_SHIFT)
#define ARVDE_PPB_XBAR2PPSB_DBG2_0_PPSB_WDATA_RANGE                     31:0
#define ARVDE_PPB_XBAR2PPSB_DBG2_0_PPSB_WDATA_WOFFSET                   0x0
#define ARVDE_PPB_XBAR2PPSB_DBG2_0_PPSB_WDATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_XBAR2PPSB_DBG2_0_PPSB_WDATA_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_XBAR2PPSB_DBG2_0_PPSB_WDATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_XBAR2PPSB_DBG2_0_PPSB_WDATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_PPB_VDE_DBG_CONFIG_0
#define ARVDE_PPB_VDE_DBG_CONFIG_0                      _MK_ADDR_CONST(0x2840)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_SECURE                       0x0
#define ARVDE_PPB_VDE_DBG_CONFIG_0_WORD_COUNT                   0x1
#define ARVDE_PPB_VDE_DBG_CONFIG_0_RESET_VAL                    _MK_MASK_CONST(0x5000000)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_RESET_MASK                   _MK_MASK_CONST(0xcfffffff)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_READ_MASK                    _MK_MASK_CONST(0xcfffffff)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_WRITE_MASK                   _MK_MASK_CONST(0x8fffffff)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_ENB_SHIFT                    _MK_SHIFT_CONST(31)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_ENB_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_PPB_VDE_DBG_CONFIG_0_ENB_SHIFT)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_ENB_RANGE                    31:31
#define ARVDE_PPB_VDE_DBG_CONFIG_0_ENB_WOFFSET                  0x0
#define ARVDE_PPB_VDE_DBG_CONFIG_0_ENB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_ENB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_ENB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_ENB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_ENB_DISABLE                  _MK_ENUM_CONST(0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_ENB_ENABLE                   _MK_ENUM_CONST(1)

#define ARVDE_PPB_VDE_DBG_CONFIG_0_DONE_SHIFT                   _MK_SHIFT_CONST(30)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_DONE_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_PPB_VDE_DBG_CONFIG_0_DONE_SHIFT)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_DONE_RANGE                   30:30
#define ARVDE_PPB_VDE_DBG_CONFIG_0_DONE_WOFFSET                 0x0
#define ARVDE_PPB_VDE_DBG_CONFIG_0_DONE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_DONE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_DONE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_DONE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_DONE_IN_PROGRESS                     _MK_ENUM_CONST(0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_DONE_DONE                    _MK_ENUM_CONST(1)

#define ARVDE_PPB_VDE_DBG_CONFIG_0_VID_STD_SHIFT                        _MK_SHIFT_CONST(24)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_VID_STD_FIELD                        _MK_FIELD_CONST(0xf, ARVDE_PPB_VDE_DBG_CONFIG_0_VID_STD_SHIFT)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_VID_STD_RANGE                        27:24
#define ARVDE_PPB_VDE_DBG_CONFIG_0_VID_STD_WOFFSET                      0x0
#define ARVDE_PPB_VDE_DBG_CONFIG_0_VID_STD_DEFAULT                      _MK_MASK_CONST(0x5)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_VID_STD_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_VID_STD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_VID_STD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_VID_STD_JPEG                 _MK_ENUM_CONST(0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_VID_STD_MPEG1                        _MK_ENUM_CONST(1)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_VID_STD_MPEG2                        _MK_ENUM_CONST(2)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_VID_STD_MPEG4                        _MK_ENUM_CONST(4)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_VID_STD_H264                 _MK_ENUM_CONST(5)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_VID_STD_VC1                  _MK_ENUM_CONST(6)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_VID_STD_VP8                  _MK_ENUM_CONST(7)

#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON2_SHIFT                        _MK_SHIFT_CONST(17)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON2_FIELD                        _MK_FIELD_CONST(0x7f, ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON2_SHIFT)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON2_RANGE                        23:17
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON2_WOFFSET                      0x0
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON2_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON2_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON2_PPE_RD_DMA_CMD                       _MK_ENUM_CONST(0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON2_PPE_WR_DMA_CMD                       _MK_ENUM_CONST(1)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON2_PRE_DMA_CMD                  _MK_ENUM_CONST(2)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON2_UCQ_MBE_CMD                  _MK_ENUM_CONST(3)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON2_UCQ_BSEV_CMD                 _MK_ENUM_CONST(4)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON2_UCQ_BSEV_RDATA                       _MK_ENUM_CONST(5)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON2_BSEV_UCQ_REQ                 _MK_ENUM_CONST(6)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON2_BSEV_UCQ_WDATA                       _MK_ENUM_CONST(7)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON2_BSEV_TFE_PARAM                       _MK_ENUM_CONST(8)

#define ARVDE_PPB_VDE_DBG_CONFIG_0_USE_AHB_SHIFT                        _MK_SHIFT_CONST(16)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_USE_AHB_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_PPB_VDE_DBG_CONFIG_0_USE_AHB_SHIFT)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_USE_AHB_RANGE                        16:16
#define ARVDE_PPB_VDE_DBG_CONFIG_0_USE_AHB_WOFFSET                      0x0
#define ARVDE_PPB_VDE_DBG_CONFIG_0_USE_AHB_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_USE_AHB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_USE_AHB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_USE_AHB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_PPB_VDE_DBG_CONFIG_0_FIFO_THRSHLD_SHIFT                   _MK_SHIFT_CONST(12)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_FIFO_THRSHLD_FIELD                   _MK_FIELD_CONST(0xf, ARVDE_PPB_VDE_DBG_CONFIG_0_FIFO_THRSHLD_SHIFT)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_FIFO_THRSHLD_RANGE                   15:12
#define ARVDE_PPB_VDE_DBG_CONFIG_0_FIFO_THRSHLD_WOFFSET                 0x0
#define ARVDE_PPB_VDE_DBG_CONFIG_0_FIFO_THRSHLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_FIFO_THRSHLD_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_FIFO_THRSHLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_FIFO_THRSHLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_FIFO_THRSHLD_ALMOST_FULL                     _MK_ENUM_CONST(0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_FIFO_THRSHLD_THREE_FOURTH                    _MK_ENUM_CONST(1)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_FIFO_THRSHLD_HALF                    _MK_ENUM_CONST(2)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_FIFO_THRSHLD_ONE_FOURTH                      _MK_ENUM_CONST(3)

#define ARVDE_PPB_VDE_DBG_CONFIG_0_TRIG_STOP_SHIFT                      _MK_SHIFT_CONST(8)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_TRIG_STOP_FIELD                      _MK_FIELD_CONST(0xf, ARVDE_PPB_VDE_DBG_CONFIG_0_TRIG_STOP_SHIFT)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_TRIG_STOP_RANGE                      11:8
#define ARVDE_PPB_VDE_DBG_CONFIG_0_TRIG_STOP_WOFFSET                    0x0
#define ARVDE_PPB_VDE_DBG_CONFIG_0_TRIG_STOP_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_TRIG_STOP_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_TRIG_STOP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_TRIG_STOP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_TRIG_STOP_XY                 _MK_ENUM_CONST(0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_TRIG_STOP_SAMPLES                    _MK_ENUM_CONST(1)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_TRIG_STOP_CONT                       _MK_ENUM_CONST(2)

#define ARVDE_PPB_VDE_DBG_CONFIG_0_TRIG_START_SHIFT                     _MK_SHIFT_CONST(4)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_TRIG_START_FIELD                     _MK_FIELD_CONST(0xf, ARVDE_PPB_VDE_DBG_CONFIG_0_TRIG_START_SHIFT)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_TRIG_START_RANGE                     7:4
#define ARVDE_PPB_VDE_DBG_CONFIG_0_TRIG_START_WOFFSET                   0x0
#define ARVDE_PPB_VDE_DBG_CONFIG_0_TRIG_START_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_TRIG_START_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_TRIG_START_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_TRIG_START_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_TRIG_START_XY                        _MK_ENUM_CONST(0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_TRIG_START_FID                       _MK_ENUM_CONST(1)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_TRIG_START_FNUM                      _MK_ENUM_CONST(2)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_TRIG_START_CMD                       _MK_ENUM_CONST(3)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_TRIG_START_CMD_AND_XY                        _MK_ENUM_CONST(4)

#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON_FIELD                 _MK_FIELD_CONST(0xf, ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON_SHIFT)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON_RANGE                 3:0
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON_WOFFSET                       0x0
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON_BSEV_CBC_CMD                  _MK_ENUM_CONST(0)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON_CBC_BSEV_DATA                 _MK_ENUM_CONST(1)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON_SXE_BSEV_CMD                  _MK_ENUM_CONST(2)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON_BSEV_SXE_DATA                 _MK_ENUM_CONST(3)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON_SXE_MBE_CMD                   _MK_ENUM_CONST(4)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON_MBE_MCE_CMD                   _MK_ENUM_CONST(5)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON_MBE_MCE_CBP                   _MK_ENUM_CONST(6)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON_MBE_PPE_CMD                   _MK_ENUM_CONST(7)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON_PRE_PPB_CMD                   _MK_ENUM_CONST(8)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON_MBE_PRE_CMD                   _MK_ENUM_CONST(9)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON_PRE_MRB_CMD                   _MK_ENUM_CONST(10)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON_BSEV_DMA_CMD                  _MK_ENUM_CONST(11)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON_TFE_DMA_CMD                   _MK_ENUM_CONST(12)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON_MCE_DMA_CMD                   _MK_ENUM_CONST(13)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON_MBE_DMA_CMD                   _MK_ENUM_CONST(14)
#define ARVDE_PPB_VDE_DBG_CONFIG_0_IF_MON_USE_IFMON2                    _MK_ENUM_CONST(15)


// Register ARVDE_PPB_VDE_DBG_START_TRIG_0
#define ARVDE_PPB_VDE_DBG_START_TRIG_0                  _MK_ADDR_CONST(0x2844)
#define ARVDE_PPB_VDE_DBG_START_TRIG_0_SECURE                   0x0
#define ARVDE_PPB_VDE_DBG_START_TRIG_0_WORD_COUNT                       0x1
#define ARVDE_PPB_VDE_DBG_START_TRIG_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_START_TRIG_0_RESET_MASK                       _MK_MASK_CONST(0xff00ff)
#define ARVDE_PPB_VDE_DBG_START_TRIG_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_START_TRIG_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_START_TRIG_0_READ_MASK                        _MK_MASK_CONST(0xff00ff)
#define ARVDE_PPB_VDE_DBG_START_TRIG_0_WRITE_MASK                       _MK_MASK_CONST(0xff00ff)
#define ARVDE_PPB_VDE_DBG_START_TRIG_0_X_POS_SHIFT                      _MK_SHIFT_CONST(16)
#define ARVDE_PPB_VDE_DBG_START_TRIG_0_X_POS_FIELD                      _MK_FIELD_CONST(0xff, ARVDE_PPB_VDE_DBG_START_TRIG_0_X_POS_SHIFT)
#define ARVDE_PPB_VDE_DBG_START_TRIG_0_X_POS_RANGE                      23:16
#define ARVDE_PPB_VDE_DBG_START_TRIG_0_X_POS_WOFFSET                    0x0
#define ARVDE_PPB_VDE_DBG_START_TRIG_0_X_POS_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_START_TRIG_0_X_POS_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define ARVDE_PPB_VDE_DBG_START_TRIG_0_X_POS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_START_TRIG_0_X_POS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_PPB_VDE_DBG_START_TRIG_0_Y_POS_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_PPB_VDE_DBG_START_TRIG_0_Y_POS_FIELD                      _MK_FIELD_CONST(0xff, ARVDE_PPB_VDE_DBG_START_TRIG_0_Y_POS_SHIFT)
#define ARVDE_PPB_VDE_DBG_START_TRIG_0_Y_POS_RANGE                      7:0
#define ARVDE_PPB_VDE_DBG_START_TRIG_0_Y_POS_WOFFSET                    0x0
#define ARVDE_PPB_VDE_DBG_START_TRIG_0_Y_POS_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_START_TRIG_0_Y_POS_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define ARVDE_PPB_VDE_DBG_START_TRIG_0_Y_POS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_START_TRIG_0_Y_POS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_PPB_VDE_DBG_FRAME_TRIG_0
#define ARVDE_PPB_VDE_DBG_FRAME_TRIG_0                  _MK_ADDR_CONST(0x2848)
#define ARVDE_PPB_VDE_DBG_FRAME_TRIG_0_SECURE                   0x0
#define ARVDE_PPB_VDE_DBG_FRAME_TRIG_0_WORD_COUNT                       0x1
#define ARVDE_PPB_VDE_DBG_FRAME_TRIG_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_FRAME_TRIG_0_RESET_MASK                       _MK_MASK_CONST(0xffff1f)
#define ARVDE_PPB_VDE_DBG_FRAME_TRIG_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_FRAME_TRIG_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_FRAME_TRIG_0_READ_MASK                        _MK_MASK_CONST(0xffff1f)
#define ARVDE_PPB_VDE_DBG_FRAME_TRIG_0_WRITE_MASK                       _MK_MASK_CONST(0xffff1f)
#define ARVDE_PPB_VDE_DBG_FRAME_TRIG_0_FRAME_ID_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_PPB_VDE_DBG_FRAME_TRIG_0_FRAME_ID_FIELD                   _MK_FIELD_CONST(0x1f, ARVDE_PPB_VDE_DBG_FRAME_TRIG_0_FRAME_ID_SHIFT)
#define ARVDE_PPB_VDE_DBG_FRAME_TRIG_0_FRAME_ID_RANGE                   4:0
#define ARVDE_PPB_VDE_DBG_FRAME_TRIG_0_FRAME_ID_WOFFSET                 0x0
#define ARVDE_PPB_VDE_DBG_FRAME_TRIG_0_FRAME_ID_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_FRAME_TRIG_0_FRAME_ID_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define ARVDE_PPB_VDE_DBG_FRAME_TRIG_0_FRAME_ID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_FRAME_TRIG_0_FRAME_ID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_PPB_VDE_DBG_FRAME_TRIG_0_FRAME_NUM_SHIFT                  _MK_SHIFT_CONST(8)
#define ARVDE_PPB_VDE_DBG_FRAME_TRIG_0_FRAME_NUM_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_PPB_VDE_DBG_FRAME_TRIG_0_FRAME_NUM_SHIFT)
#define ARVDE_PPB_VDE_DBG_FRAME_TRIG_0_FRAME_NUM_RANGE                  23:8
#define ARVDE_PPB_VDE_DBG_FRAME_TRIG_0_FRAME_NUM_WOFFSET                        0x0
#define ARVDE_PPB_VDE_DBG_FRAME_TRIG_0_FRAME_NUM_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_FRAME_TRIG_0_FRAME_NUM_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_PPB_VDE_DBG_FRAME_TRIG_0_FRAME_NUM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_FRAME_TRIG_0_FRAME_NUM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_PPB_VDE_DBG_CMD_TRIG_0
#define ARVDE_PPB_VDE_DBG_CMD_TRIG_0                    _MK_ADDR_CONST(0x284c)
#define ARVDE_PPB_VDE_DBG_CMD_TRIG_0_SECURE                     0x0
#define ARVDE_PPB_VDE_DBG_CMD_TRIG_0_WORD_COUNT                         0x1
#define ARVDE_PPB_VDE_DBG_CMD_TRIG_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CMD_TRIG_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_VDE_DBG_CMD_TRIG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CMD_TRIG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CMD_TRIG_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_VDE_DBG_CMD_TRIG_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_VDE_DBG_CMD_TRIG_0_CMD_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_PPB_VDE_DBG_CMD_TRIG_0_CMD_FIELD                  _MK_FIELD_CONST(0xffffffff, ARVDE_PPB_VDE_DBG_CMD_TRIG_0_CMD_SHIFT)
#define ARVDE_PPB_VDE_DBG_CMD_TRIG_0_CMD_RANGE                  31:0
#define ARVDE_PPB_VDE_DBG_CMD_TRIG_0_CMD_WOFFSET                        0x0
#define ARVDE_PPB_VDE_DBG_CMD_TRIG_0_CMD_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CMD_TRIG_0_CMD_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_VDE_DBG_CMD_TRIG_0_CMD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CMD_TRIG_0_CMD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_PPB_VDE_DBG_CMD_MASK_0
#define ARVDE_PPB_VDE_DBG_CMD_MASK_0                    _MK_ADDR_CONST(0x2850)
#define ARVDE_PPB_VDE_DBG_CMD_MASK_0_SECURE                     0x0
#define ARVDE_PPB_VDE_DBG_CMD_MASK_0_WORD_COUNT                         0x1
#define ARVDE_PPB_VDE_DBG_CMD_MASK_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CMD_MASK_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_VDE_DBG_CMD_MASK_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CMD_MASK_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CMD_MASK_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_VDE_DBG_CMD_MASK_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_VDE_DBG_CMD_MASK_0_MASK_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_PPB_VDE_DBG_CMD_MASK_0_MASK_FIELD                 _MK_FIELD_CONST(0xffffffff, ARVDE_PPB_VDE_DBG_CMD_MASK_0_MASK_SHIFT)
#define ARVDE_PPB_VDE_DBG_CMD_MASK_0_MASK_RANGE                 31:0
#define ARVDE_PPB_VDE_DBG_CMD_MASK_0_MASK_WOFFSET                       0x0
#define ARVDE_PPB_VDE_DBG_CMD_MASK_0_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CMD_MASK_0_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_VDE_DBG_CMD_MASK_0_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_CMD_MASK_0_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_PPB_VDE_DBG_STOP_TRIG_0
#define ARVDE_PPB_VDE_DBG_STOP_TRIG_0                   _MK_ADDR_CONST(0x2854)
#define ARVDE_PPB_VDE_DBG_STOP_TRIG_0_SECURE                    0x0
#define ARVDE_PPB_VDE_DBG_STOP_TRIG_0_WORD_COUNT                        0x1
#define ARVDE_PPB_VDE_DBG_STOP_TRIG_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_STOP_TRIG_0_RESET_MASK                        _MK_MASK_CONST(0xff00ff)
#define ARVDE_PPB_VDE_DBG_STOP_TRIG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_STOP_TRIG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_STOP_TRIG_0_READ_MASK                         _MK_MASK_CONST(0xff00ff)
#define ARVDE_PPB_VDE_DBG_STOP_TRIG_0_WRITE_MASK                        _MK_MASK_CONST(0xff00ff)
#define ARVDE_PPB_VDE_DBG_STOP_TRIG_0_X_POS_SHIFT                       _MK_SHIFT_CONST(16)
#define ARVDE_PPB_VDE_DBG_STOP_TRIG_0_X_POS_FIELD                       _MK_FIELD_CONST(0xff, ARVDE_PPB_VDE_DBG_STOP_TRIG_0_X_POS_SHIFT)
#define ARVDE_PPB_VDE_DBG_STOP_TRIG_0_X_POS_RANGE                       23:16
#define ARVDE_PPB_VDE_DBG_STOP_TRIG_0_X_POS_WOFFSET                     0x0
#define ARVDE_PPB_VDE_DBG_STOP_TRIG_0_X_POS_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_STOP_TRIG_0_X_POS_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define ARVDE_PPB_VDE_DBG_STOP_TRIG_0_X_POS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_STOP_TRIG_0_X_POS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_PPB_VDE_DBG_STOP_TRIG_0_Y_POS_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_PPB_VDE_DBG_STOP_TRIG_0_Y_POS_FIELD                       _MK_FIELD_CONST(0xff, ARVDE_PPB_VDE_DBG_STOP_TRIG_0_Y_POS_SHIFT)
#define ARVDE_PPB_VDE_DBG_STOP_TRIG_0_Y_POS_RANGE                       7:0
#define ARVDE_PPB_VDE_DBG_STOP_TRIG_0_Y_POS_WOFFSET                     0x0
#define ARVDE_PPB_VDE_DBG_STOP_TRIG_0_Y_POS_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_STOP_TRIG_0_Y_POS_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define ARVDE_PPB_VDE_DBG_STOP_TRIG_0_Y_POS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_STOP_TRIG_0_Y_POS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_PPB_VDE_DBG_STOP_SAMPLE_0
#define ARVDE_PPB_VDE_DBG_STOP_SAMPLE_0                 _MK_ADDR_CONST(0x2858)
#define ARVDE_PPB_VDE_DBG_STOP_SAMPLE_0_SECURE                  0x0
#define ARVDE_PPB_VDE_DBG_STOP_SAMPLE_0_WORD_COUNT                      0x1
#define ARVDE_PPB_VDE_DBG_STOP_SAMPLE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_STOP_SAMPLE_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_VDE_DBG_STOP_SAMPLE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_STOP_SAMPLE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_STOP_SAMPLE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_VDE_DBG_STOP_SAMPLE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_VDE_DBG_STOP_SAMPLE_0_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_PPB_VDE_DBG_STOP_SAMPLE_0_COUNT_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_PPB_VDE_DBG_STOP_SAMPLE_0_COUNT_SHIFT)
#define ARVDE_PPB_VDE_DBG_STOP_SAMPLE_0_COUNT_RANGE                     31:0
#define ARVDE_PPB_VDE_DBG_STOP_SAMPLE_0_COUNT_WOFFSET                   0x0
#define ARVDE_PPB_VDE_DBG_STOP_SAMPLE_0_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_STOP_SAMPLE_0_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_VDE_DBG_STOP_SAMPLE_0_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_STOP_SAMPLE_0_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_PPB_VDE_DBG_BUF_START_0
#define ARVDE_PPB_VDE_DBG_BUF_START_0                   _MK_ADDR_CONST(0x285c)
#define ARVDE_PPB_VDE_DBG_BUF_START_0_SECURE                    0x0
#define ARVDE_PPB_VDE_DBG_BUF_START_0_WORD_COUNT                        0x1
#define ARVDE_PPB_VDE_DBG_BUF_START_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_BUF_START_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_VDE_DBG_BUF_START_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_BUF_START_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_BUF_START_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_VDE_DBG_BUF_START_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_VDE_DBG_BUF_START_0_ADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_PPB_VDE_DBG_BUF_START_0_ADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, ARVDE_PPB_VDE_DBG_BUF_START_0_ADDR_SHIFT)
#define ARVDE_PPB_VDE_DBG_BUF_START_0_ADDR_RANGE                        31:0
#define ARVDE_PPB_VDE_DBG_BUF_START_0_ADDR_WOFFSET                      0x0
#define ARVDE_PPB_VDE_DBG_BUF_START_0_ADDR_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_BUF_START_0_ADDR_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_VDE_DBG_BUF_START_0_ADDR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_BUF_START_0_ADDR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_PPB_VDE_DBG_BUF_SIZE_0
#define ARVDE_PPB_VDE_DBG_BUF_SIZE_0                    _MK_ADDR_CONST(0x2860)
#define ARVDE_PPB_VDE_DBG_BUF_SIZE_0_SECURE                     0x0
#define ARVDE_PPB_VDE_DBG_BUF_SIZE_0_WORD_COUNT                         0x1
#define ARVDE_PPB_VDE_DBG_BUF_SIZE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_BUF_SIZE_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_VDE_DBG_BUF_SIZE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_BUF_SIZE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_BUF_SIZE_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_VDE_DBG_BUF_SIZE_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_VDE_DBG_BUF_SIZE_0_DEPTH_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_PPB_VDE_DBG_BUF_SIZE_0_DEPTH_FIELD                        _MK_FIELD_CONST(0xffffffff, ARVDE_PPB_VDE_DBG_BUF_SIZE_0_DEPTH_SHIFT)
#define ARVDE_PPB_VDE_DBG_BUF_SIZE_0_DEPTH_RANGE                        31:0
#define ARVDE_PPB_VDE_DBG_BUF_SIZE_0_DEPTH_WOFFSET                      0x0
#define ARVDE_PPB_VDE_DBG_BUF_SIZE_0_DEPTH_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_BUF_SIZE_0_DEPTH_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_VDE_DBG_BUF_SIZE_0_DEPTH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_BUF_SIZE_0_DEPTH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_PPB_VDE_DBG_BUF_PTR_0
#define ARVDE_PPB_VDE_DBG_BUF_PTR_0                     _MK_ADDR_CONST(0x2864)
#define ARVDE_PPB_VDE_DBG_BUF_PTR_0_SECURE                      0x0
#define ARVDE_PPB_VDE_DBG_BUF_PTR_0_WORD_COUNT                  0x1
#define ARVDE_PPB_VDE_DBG_BUF_PTR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_BUF_PTR_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_VDE_DBG_BUF_PTR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_BUF_PTR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_BUF_PTR_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_VDE_DBG_BUF_PTR_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_BUF_PTR_0_CURR_PTR_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_PPB_VDE_DBG_BUF_PTR_0_CURR_PTR_FIELD                      _MK_FIELD_CONST(0xffffffff, ARVDE_PPB_VDE_DBG_BUF_PTR_0_CURR_PTR_SHIFT)
#define ARVDE_PPB_VDE_DBG_BUF_PTR_0_CURR_PTR_RANGE                      31:0
#define ARVDE_PPB_VDE_DBG_BUF_PTR_0_CURR_PTR_WOFFSET                    0x0
#define ARVDE_PPB_VDE_DBG_BUF_PTR_0_CURR_PTR_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_BUF_PTR_0_CURR_PTR_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_VDE_DBG_BUF_PTR_0_CURR_PTR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_BUF_PTR_0_CURR_PTR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_PPB_VDE_DBG_STATUS_0
#define ARVDE_PPB_VDE_DBG_STATUS_0                      _MK_ADDR_CONST(0x2868)
#define ARVDE_PPB_VDE_DBG_STATUS_0_SECURE                       0x0
#define ARVDE_PPB_VDE_DBG_STATUS_0_WORD_COUNT                   0x1
#define ARVDE_PPB_VDE_DBG_STATUS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_STATUS_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_VDE_DBG_STATUS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_STATUS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_STATUS_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_PPB_VDE_DBG_STATUS_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_STATUS_0_CURR_X_POS_SHIFT                     _MK_SHIFT_CONST(24)
#define ARVDE_PPB_VDE_DBG_STATUS_0_CURR_X_POS_FIELD                     _MK_FIELD_CONST(0xff, ARVDE_PPB_VDE_DBG_STATUS_0_CURR_X_POS_SHIFT)
#define ARVDE_PPB_VDE_DBG_STATUS_0_CURR_X_POS_RANGE                     31:24
#define ARVDE_PPB_VDE_DBG_STATUS_0_CURR_X_POS_WOFFSET                   0x0
#define ARVDE_PPB_VDE_DBG_STATUS_0_CURR_X_POS_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_STATUS_0_CURR_X_POS_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define ARVDE_PPB_VDE_DBG_STATUS_0_CURR_X_POS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_STATUS_0_CURR_X_POS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_PPB_VDE_DBG_STATUS_0_CURR_Y_POS_SHIFT                     _MK_SHIFT_CONST(16)
#define ARVDE_PPB_VDE_DBG_STATUS_0_CURR_Y_POS_FIELD                     _MK_FIELD_CONST(0xff, ARVDE_PPB_VDE_DBG_STATUS_0_CURR_Y_POS_SHIFT)
#define ARVDE_PPB_VDE_DBG_STATUS_0_CURR_Y_POS_RANGE                     23:16
#define ARVDE_PPB_VDE_DBG_STATUS_0_CURR_Y_POS_WOFFSET                   0x0
#define ARVDE_PPB_VDE_DBG_STATUS_0_CURR_Y_POS_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_STATUS_0_CURR_Y_POS_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define ARVDE_PPB_VDE_DBG_STATUS_0_CURR_Y_POS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_STATUS_0_CURR_Y_POS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_PPB_VDE_DBG_STATUS_0_NUM_FRM_DEC_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_PPB_VDE_DBG_STATUS_0_NUM_FRM_DEC_FIELD                    _MK_FIELD_CONST(0xffff, ARVDE_PPB_VDE_DBG_STATUS_0_NUM_FRM_DEC_SHIFT)
#define ARVDE_PPB_VDE_DBG_STATUS_0_NUM_FRM_DEC_RANGE                    15:0
#define ARVDE_PPB_VDE_DBG_STATUS_0_NUM_FRM_DEC_WOFFSET                  0x0
#define ARVDE_PPB_VDE_DBG_STATUS_0_NUM_FRM_DEC_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_STATUS_0_NUM_FRM_DEC_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define ARVDE_PPB_VDE_DBG_STATUS_0_NUM_FRM_DEC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_PPB_VDE_DBG_STATUS_0_NUM_FRM_DEC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_DMA_MODE_0
#define ARVDE_DMA_MODE_0                        _MK_ADDR_CONST(0x2a00)
#define ARVDE_DMA_MODE_0_SECURE                         0x0
#define ARVDE_DMA_MODE_0_WORD_COUNT                     0x1
#define ARVDE_DMA_MODE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MODE_0_RESET_MASK                     _MK_MASK_CONST(0x1f)
#define ARVDE_DMA_MODE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MODE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MODE_0_READ_MASK                      _MK_MASK_CONST(0x1f)
#define ARVDE_DMA_MODE_0_WRITE_MASK                     _MK_MASK_CONST(0x1f)
#define ARVDE_DMA_MODE_0_COHERENCY_CHECK_SHIFT                  _MK_SHIFT_CONST(4)
#define ARVDE_DMA_MODE_0_COHERENCY_CHECK_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_DMA_MODE_0_COHERENCY_CHECK_SHIFT)
#define ARVDE_DMA_MODE_0_COHERENCY_CHECK_RANGE                  4:4
#define ARVDE_DMA_MODE_0_COHERENCY_CHECK_WOFFSET                        0x0
#define ARVDE_DMA_MODE_0_COHERENCY_CHECK_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MODE_0_COHERENCY_CHECK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_DMA_MODE_0_COHERENCY_CHECK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MODE_0_COHERENCY_CHECK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MODE_0_COHERENCY_CHECK_ON                     _MK_ENUM_CONST(0)
#define ARVDE_DMA_MODE_0_COHERENCY_CHECK_OFF                    _MK_ENUM_CONST(1)

#define ARVDE_DMA_MODE_0_VC1_MODE_SHIFT                 _MK_SHIFT_CONST(3)
#define ARVDE_DMA_MODE_0_VC1_MODE_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_DMA_MODE_0_VC1_MODE_SHIFT)
#define ARVDE_DMA_MODE_0_VC1_MODE_RANGE                 3:3
#define ARVDE_DMA_MODE_0_VC1_MODE_WOFFSET                       0x0
#define ARVDE_DMA_MODE_0_VC1_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MODE_0_VC1_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_DMA_MODE_0_VC1_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MODE_0_VC1_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MODE_0_VC1_MODE_NOT_VC1                       _MK_ENUM_CONST(0)
#define ARVDE_DMA_MODE_0_VC1_MODE_VC1                   _MK_ENUM_CONST(1)

#define ARVDE_DMA_MODE_0_COLORFMT_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_DMA_MODE_0_COLORFMT_FIELD                 _MK_FIELD_CONST(0x7, ARVDE_DMA_MODE_0_COLORFMT_SHIFT)
#define ARVDE_DMA_MODE_0_COLORFMT_RANGE                 2:0
#define ARVDE_DMA_MODE_0_COLORFMT_WOFFSET                       0x0
#define ARVDE_DMA_MODE_0_COLORFMT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MODE_0_COLORFMT_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define ARVDE_DMA_MODE_0_COLORFMT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MODE_0_COLORFMT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MODE_0_COLORFMT_T_Y8___U8___V8_N420                   _MK_ENUM_CONST(0)
#define ARVDE_DMA_MODE_0_COLORFMT_FMT_420                       _MK_ENUM_CONST(0)
#define ARVDE_DMA_MODE_0_COLORFMT_T_Y8___U8___V8_N422                   _MK_ENUM_CONST(1)
#define ARVDE_DMA_MODE_0_COLORFMT_FMT_422                       _MK_ENUM_CONST(1)
#define ARVDE_DMA_MODE_0_COLORFMT_T_Y8___U8___V8_N422R                  _MK_ENUM_CONST(2)
#define ARVDE_DMA_MODE_0_COLORFMT_FMT_422T                      _MK_ENUM_CONST(2)
#define ARVDE_DMA_MODE_0_COLORFMT_T_Y8___U8___V8_N444                   _MK_ENUM_CONST(3)
#define ARVDE_DMA_MODE_0_COLORFMT_FMT_444                       _MK_ENUM_CONST(3)
#define ARVDE_DMA_MODE_0_COLORFMT_T_Y8                  _MK_ENUM_CONST(4)
#define ARVDE_DMA_MODE_0_COLORFMT_FMT_100                       _MK_ENUM_CONST(4)


// Register ARVDE_DMA_MCER_CACHE_CONF_0
#define ARVDE_DMA_MCER_CACHE_CONF_0                     _MK_ADDR_CONST(0x2a04)
#define ARVDE_DMA_MCER_CACHE_CONF_0_SECURE                      0x0
#define ARVDE_DMA_MCER_CACHE_CONF_0_WORD_COUNT                  0x1
#define ARVDE_DMA_MCER_CACHE_CONF_0_RESET_VAL                   _MK_MASK_CONST(0x1)
#define ARVDE_DMA_MCER_CACHE_CONF_0_RESET_MASK                  _MK_MASK_CONST(0x80ff001f)
#define ARVDE_DMA_MCER_CACHE_CONF_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CONF_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CONF_0_READ_MASK                   _MK_MASK_CONST(0x80ff001f)
#define ARVDE_DMA_MCER_CACHE_CONF_0_WRITE_MASK                  _MK_MASK_CONST(0xff001f)
#define ARVDE_DMA_MCER_CACHE_CONF_0_HW_FIF_INV_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_DMA_MCER_CACHE_CONF_0_HW_FIF_INV_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_DMA_MCER_CACHE_CONF_0_HW_FIF_INV_ENABLE_SHIFT)
#define ARVDE_DMA_MCER_CACHE_CONF_0_HW_FIF_INV_ENABLE_RANGE                     0:0
#define ARVDE_DMA_MCER_CACHE_CONF_0_HW_FIF_INV_ENABLE_WOFFSET                   0x0
#define ARVDE_DMA_MCER_CACHE_CONF_0_HW_FIF_INV_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_DMA_MCER_CACHE_CONF_0_HW_FIF_INV_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_DMA_MCER_CACHE_CONF_0_HW_FIF_INV_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CONF_0_HW_FIF_INV_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_DMA_MCER_CACHE_CONF_0_STATS_EN_SHIFT                      _MK_SHIFT_CONST(1)
#define ARVDE_DMA_MCER_CACHE_CONF_0_STATS_EN_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_DMA_MCER_CACHE_CONF_0_STATS_EN_SHIFT)
#define ARVDE_DMA_MCER_CACHE_CONF_0_STATS_EN_RANGE                      1:1
#define ARVDE_DMA_MCER_CACHE_CONF_0_STATS_EN_WOFFSET                    0x0
#define ARVDE_DMA_MCER_CACHE_CONF_0_STATS_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CONF_0_STATS_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_DMA_MCER_CACHE_CONF_0_STATS_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CONF_0_STATS_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_DMA_MCER_CACHE_CONF_0_CACHE_EN_SHIFT                      _MK_SHIFT_CONST(2)
#define ARVDE_DMA_MCER_CACHE_CONF_0_CACHE_EN_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_DMA_MCER_CACHE_CONF_0_CACHE_EN_SHIFT)
#define ARVDE_DMA_MCER_CACHE_CONF_0_CACHE_EN_RANGE                      2:2
#define ARVDE_DMA_MCER_CACHE_CONF_0_CACHE_EN_WOFFSET                    0x0
#define ARVDE_DMA_MCER_CACHE_CONF_0_CACHE_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CONF_0_CACHE_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_DMA_MCER_CACHE_CONF_0_CACHE_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CONF_0_CACHE_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_DMA_MCER_CACHE_CONF_0_ATOM32_EN_SHIFT                     _MK_SHIFT_CONST(3)
#define ARVDE_DMA_MCER_CACHE_CONF_0_ATOM32_EN_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_DMA_MCER_CACHE_CONF_0_ATOM32_EN_SHIFT)
#define ARVDE_DMA_MCER_CACHE_CONF_0_ATOM32_EN_RANGE                     3:3
#define ARVDE_DMA_MCER_CACHE_CONF_0_ATOM32_EN_WOFFSET                   0x0
#define ARVDE_DMA_MCER_CACHE_CONF_0_ATOM32_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CONF_0_ATOM32_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_DMA_MCER_CACHE_CONF_0_ATOM32_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CONF_0_ATOM32_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_DMA_MCER_CACHE_CONF_0_ATOM32_UPPER16_ONLY_SHIFT                   _MK_SHIFT_CONST(4)
#define ARVDE_DMA_MCER_CACHE_CONF_0_ATOM32_UPPER16_ONLY_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_DMA_MCER_CACHE_CONF_0_ATOM32_UPPER16_ONLY_SHIFT)
#define ARVDE_DMA_MCER_CACHE_CONF_0_ATOM32_UPPER16_ONLY_RANGE                   4:4
#define ARVDE_DMA_MCER_CACHE_CONF_0_ATOM32_UPPER16_ONLY_WOFFSET                 0x0
#define ARVDE_DMA_MCER_CACHE_CONF_0_ATOM32_UPPER16_ONLY_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CONF_0_ATOM32_UPPER16_ONLY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_DMA_MCER_CACHE_CONF_0_ATOM32_UPPER16_ONLY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CONF_0_ATOM32_UPPER16_ONLY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CONF_0_ATOM32_UPPER16_ONLY_INIT_ENUM                       DISABLE
#define ARVDE_DMA_MCER_CACHE_CONF_0_ATOM32_UPPER16_ONLY_DISABLE                 _MK_ENUM_CONST(0)
#define ARVDE_DMA_MCER_CACHE_CONF_0_ATOM32_UPPER16_ONLY_ENABLE                  _MK_ENUM_CONST(1)

#define ARVDE_DMA_MCER_CACHE_CONF_0_INDEX_MAP_SHIFT                     _MK_SHIFT_CONST(16)
#define ARVDE_DMA_MCER_CACHE_CONF_0_INDEX_MAP_FIELD                     _MK_FIELD_CONST(0xff, ARVDE_DMA_MCER_CACHE_CONF_0_INDEX_MAP_SHIFT)
#define ARVDE_DMA_MCER_CACHE_CONF_0_INDEX_MAP_RANGE                     23:16
#define ARVDE_DMA_MCER_CACHE_CONF_0_INDEX_MAP_WOFFSET                   0x0
#define ARVDE_DMA_MCER_CACHE_CONF_0_INDEX_MAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CONF_0_INDEX_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define ARVDE_DMA_MCER_CACHE_CONF_0_INDEX_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CONF_0_INDEX_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_DMA_MCER_CACHE_CONF_0_CACHE_FLUSH_SHIFT                   _MK_SHIFT_CONST(31)
#define ARVDE_DMA_MCER_CACHE_CONF_0_CACHE_FLUSH_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_DMA_MCER_CACHE_CONF_0_CACHE_FLUSH_SHIFT)
#define ARVDE_DMA_MCER_CACHE_CONF_0_CACHE_FLUSH_RANGE                   31:31
#define ARVDE_DMA_MCER_CACHE_CONF_0_CACHE_FLUSH_WOFFSET                 0x0
#define ARVDE_DMA_MCER_CACHE_CONF_0_CACHE_FLUSH_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CONF_0_CACHE_FLUSH_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_DMA_MCER_CACHE_CONF_0_CACHE_FLUSH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CONF_0_CACHE_FLUSH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CONF_0_CACHE_FLUSH_NOP                     _MK_ENUM_CONST(0)
#define ARVDE_DMA_MCER_CACHE_CONF_0_CACHE_FLUSH_FLUSH                   _MK_ENUM_CONST(1)


// Register ARVDE_DMA_MCER_CACHE_STATS_HIT_0
#define ARVDE_DMA_MCER_CACHE_STATS_HIT_0                        _MK_ADDR_CONST(0x2a08)
#define ARVDE_DMA_MCER_CACHE_STATS_HIT_0_SECURE                         0x0
#define ARVDE_DMA_MCER_CACHE_STATS_HIT_0_WORD_COUNT                     0x1
#define ARVDE_DMA_MCER_CACHE_STATS_HIT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_STATS_HIT_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_STATS_HIT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_STATS_HIT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_STATS_HIT_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_DMA_MCER_CACHE_STATS_HIT_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_STATS_HIT_0_HIT_CNT_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_DMA_MCER_CACHE_STATS_HIT_0_HIT_CNT_FIELD                  _MK_FIELD_CONST(0xffffffff, ARVDE_DMA_MCER_CACHE_STATS_HIT_0_HIT_CNT_SHIFT)
#define ARVDE_DMA_MCER_CACHE_STATS_HIT_0_HIT_CNT_RANGE                  31:0
#define ARVDE_DMA_MCER_CACHE_STATS_HIT_0_HIT_CNT_WOFFSET                        0x0
#define ARVDE_DMA_MCER_CACHE_STATS_HIT_0_HIT_CNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_STATS_HIT_0_HIT_CNT_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_STATS_HIT_0_HIT_CNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_STATS_HIT_0_HIT_CNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_DMA_MCER_CACHE_STATS_MISS_0
#define ARVDE_DMA_MCER_CACHE_STATS_MISS_0                       _MK_ADDR_CONST(0x2a0c)
#define ARVDE_DMA_MCER_CACHE_STATS_MISS_0_SECURE                        0x0
#define ARVDE_DMA_MCER_CACHE_STATS_MISS_0_WORD_COUNT                    0x1
#define ARVDE_DMA_MCER_CACHE_STATS_MISS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_STATS_MISS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_STATS_MISS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_STATS_MISS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_STATS_MISS_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_DMA_MCER_CACHE_STATS_MISS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_STATS_MISS_0_MISS_CNT_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_DMA_MCER_CACHE_STATS_MISS_0_MISS_CNT_FIELD                        _MK_FIELD_CONST(0xffffffff, ARVDE_DMA_MCER_CACHE_STATS_MISS_0_MISS_CNT_SHIFT)
#define ARVDE_DMA_MCER_CACHE_STATS_MISS_0_MISS_CNT_RANGE                        31:0
#define ARVDE_DMA_MCER_CACHE_STATS_MISS_0_MISS_CNT_WOFFSET                      0x0
#define ARVDE_DMA_MCER_CACHE_STATS_MISS_0_MISS_CNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_STATS_MISS_0_MISS_CNT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_STATS_MISS_0_MISS_CNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_STATS_MISS_0_MISS_CNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_DMA_MCER_CACHE_CTRL_0
#define ARVDE_DMA_MCER_CACHE_CTRL_0                     _MK_ADDR_CONST(0x2a10)
#define ARVDE_DMA_MCER_CACHE_CTRL_0_SECURE                      0x0
#define ARVDE_DMA_MCER_CACHE_CTRL_0_WORD_COUNT                  0x1
#define ARVDE_DMA_MCER_CACHE_CTRL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CTRL_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CTRL_0_READ_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x3)
#define ARVDE_DMA_MCER_CACHE_CTRL_0_SW_INV_MCER_CACHE_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_DMA_MCER_CACHE_CTRL_0_SW_INV_MCER_CACHE_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_DMA_MCER_CACHE_CTRL_0_SW_INV_MCER_CACHE_SHIFT)
#define ARVDE_DMA_MCER_CACHE_CTRL_0_SW_INV_MCER_CACHE_RANGE                     0:0
#define ARVDE_DMA_MCER_CACHE_CTRL_0_SW_INV_MCER_CACHE_WOFFSET                   0x0
#define ARVDE_DMA_MCER_CACHE_CTRL_0_SW_INV_MCER_CACHE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CTRL_0_SW_INV_MCER_CACHE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CTRL_0_SW_INV_MCER_CACHE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CTRL_0_SW_INV_MCER_CACHE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_DMA_MCER_CACHE_CTRL_0_STATS_TEST_SHIFT                    _MK_SHIFT_CONST(1)
#define ARVDE_DMA_MCER_CACHE_CTRL_0_STATS_TEST_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_DMA_MCER_CACHE_CTRL_0_STATS_TEST_SHIFT)
#define ARVDE_DMA_MCER_CACHE_CTRL_0_STATS_TEST_RANGE                    1:1
#define ARVDE_DMA_MCER_CACHE_CTRL_0_STATS_TEST_WOFFSET                  0x0
#define ARVDE_DMA_MCER_CACHE_CTRL_0_STATS_TEST_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CTRL_0_STATS_TEST_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CTRL_0_STATS_TEST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_MCER_CACHE_CTRL_0_STATS_TEST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_DMA_DEBUG_OBS_SELECT_0
#define ARVDE_DMA_DEBUG_OBS_SELECT_0                    _MK_ADDR_CONST(0x2a14)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_SECURE                     0x0
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_WORD_COUNT                         0x1
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_READ_MASK                  _MK_MASK_CONST(0x800300ff)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_WRITE_MASK                         _MK_MASK_CONST(0x300ff)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_DMA_IDLE_SHIFT                     _MK_SHIFT_CONST(31)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_DMA_IDLE_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_DMA_DEBUG_OBS_SELECT_0_DMA_IDLE_SHIFT)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_DMA_IDLE_RANGE                     31:31
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_DMA_IDLE_WOFFSET                   0x0
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_DMA_IDLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_DMA_IDLE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_DMA_IDLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_DMA_IDLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_DMA_DEBUG_OBS_SELECT_0_ERROR_OUT_OF_BOUNDS_SHIFT                  _MK_SHIFT_CONST(17)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_ERROR_OUT_OF_BOUNDS_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_DMA_DEBUG_OBS_SELECT_0_ERROR_OUT_OF_BOUNDS_SHIFT)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_ERROR_OUT_OF_BOUNDS_RANGE                  17:17
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_ERROR_OUT_OF_BOUNDS_WOFFSET                        0x0
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_ERROR_OUT_OF_BOUNDS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_ERROR_OUT_OF_BOUNDS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_ERROR_OUT_OF_BOUNDS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_ERROR_OUT_OF_BOUNDS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_DMA_DEBUG_OBS_SELECT_0_ERROR_BAD_SS_CMD_SHIFT                     _MK_SHIFT_CONST(16)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_ERROR_BAD_SS_CMD_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_DMA_DEBUG_OBS_SELECT_0_ERROR_BAD_SS_CMD_SHIFT)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_ERROR_BAD_SS_CMD_RANGE                     16:16
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_ERROR_BAD_SS_CMD_WOFFSET                   0x0
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_ERROR_BAD_SS_CMD_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_ERROR_BAD_SS_CMD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_ERROR_BAD_SS_CMD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_ERROR_BAD_SS_CMD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_DMA_DEBUG_OBS_SELECT_0_OBS_TEST_BUS_SELECT_SHIFT                  _MK_SHIFT_CONST(4)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_OBS_TEST_BUS_SELECT_FIELD                  _MK_FIELD_CONST(0xf, ARVDE_DMA_DEBUG_OBS_SELECT_0_OBS_TEST_BUS_SELECT_SHIFT)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_OBS_TEST_BUS_SELECT_RANGE                  7:4
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_OBS_TEST_BUS_SELECT_WOFFSET                        0x0
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_OBS_TEST_BUS_SELECT_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_OBS_TEST_BUS_SELECT_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_OBS_TEST_BUS_SELECT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_OBS_TEST_BUS_SELECT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_DMA_DEBUG_OBS_SELECT_0_OBS_PPSB_SELECT_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_OBS_PPSB_SELECT_FIELD                      _MK_FIELD_CONST(0xf, ARVDE_DMA_DEBUG_OBS_SELECT_0_OBS_PPSB_SELECT_SHIFT)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_OBS_PPSB_SELECT_RANGE                      3:0
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_OBS_PPSB_SELECT_WOFFSET                    0x0
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_OBS_PPSB_SELECT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_OBS_PPSB_SELECT_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_OBS_PPSB_SELECT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DEBUG_OBS_SELECT_0_OBS_PPSB_SELECT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_DMA_DEBUG_OBS_PPSB_RDATA_0
#define ARVDE_DMA_DEBUG_OBS_PPSB_RDATA_0                        _MK_ADDR_CONST(0x2a18)
#define ARVDE_DMA_DEBUG_OBS_PPSB_RDATA_0_SECURE                         0x0
#define ARVDE_DMA_DEBUG_OBS_PPSB_RDATA_0_WORD_COUNT                     0x1
#define ARVDE_DMA_DEBUG_OBS_PPSB_RDATA_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DEBUG_OBS_PPSB_RDATA_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DEBUG_OBS_PPSB_RDATA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DEBUG_OBS_PPSB_RDATA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DEBUG_OBS_PPSB_RDATA_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_DMA_DEBUG_OBS_PPSB_RDATA_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DEBUG_OBS_PPSB_RDATA_0_OBS_PPSB_RDATA_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_DMA_DEBUG_OBS_PPSB_RDATA_0_OBS_PPSB_RDATA_FIELD                   _MK_FIELD_CONST(0xffffffff, ARVDE_DMA_DEBUG_OBS_PPSB_RDATA_0_OBS_PPSB_RDATA_SHIFT)
#define ARVDE_DMA_DEBUG_OBS_PPSB_RDATA_0_OBS_PPSB_RDATA_RANGE                   31:0
#define ARVDE_DMA_DEBUG_OBS_PPSB_RDATA_0_OBS_PPSB_RDATA_WOFFSET                 0x0
#define ARVDE_DMA_DEBUG_OBS_PPSB_RDATA_0_OBS_PPSB_RDATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DEBUG_OBS_PPSB_RDATA_0_OBS_PPSB_RDATA_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DEBUG_OBS_PPSB_RDATA_0_OBS_PPSB_RDATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DEBUG_OBS_PPSB_RDATA_0_OBS_PPSB_RDATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_DMA_OPTIMIZATIONS_0
#define ARVDE_DMA_OPTIMIZATIONS_0                       _MK_ADDR_CONST(0x2a1c)
#define ARVDE_DMA_OPTIMIZATIONS_0_SECURE                        0x0
#define ARVDE_DMA_OPTIMIZATIONS_0_WORD_COUNT                    0x1
#define ARVDE_DMA_OPTIMIZATIONS_0_RESET_VAL                     _MK_MASK_CONST(0x1)
#define ARVDE_DMA_OPTIMIZATIONS_0_RESET_MASK                    _MK_MASK_CONST(0x10000103)
#define ARVDE_DMA_OPTIMIZATIONS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_OPTIMIZATIONS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_OPTIMIZATIONS_0_READ_MASK                     _MK_MASK_CONST(0x500f0103)
#define ARVDE_DMA_OPTIMIZATIONS_0_WRITE_MASK                    _MK_MASK_CONST(0x90000103)
#define ARVDE_DMA_OPTIMIZATIONS_0_FLUSH_HELD_DATA_SHIFT                 _MK_SHIFT_CONST(31)
#define ARVDE_DMA_OPTIMIZATIONS_0_FLUSH_HELD_DATA_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_DMA_OPTIMIZATIONS_0_FLUSH_HELD_DATA_SHIFT)
#define ARVDE_DMA_OPTIMIZATIONS_0_FLUSH_HELD_DATA_RANGE                 31:31
#define ARVDE_DMA_OPTIMIZATIONS_0_FLUSH_HELD_DATA_WOFFSET                       0x0
#define ARVDE_DMA_OPTIMIZATIONS_0_FLUSH_HELD_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_OPTIMIZATIONS_0_FLUSH_HELD_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_DMA_OPTIMIZATIONS_0_FLUSH_HELD_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_OPTIMIZATIONS_0_FLUSH_HELD_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_OPTIMIZATIONS_0_FLUSH_HELD_DATA_NOP                   _MK_ENUM_CONST(0)
#define ARVDE_DMA_OPTIMIZATIONS_0_FLUSH_HELD_DATA_START                 _MK_ENUM_CONST(1)

#define ARVDE_DMA_OPTIMIZATIONS_0_FLUSHING_STATUS_SHIFT                 _MK_SHIFT_CONST(30)
#define ARVDE_DMA_OPTIMIZATIONS_0_FLUSHING_STATUS_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_DMA_OPTIMIZATIONS_0_FLUSHING_STATUS_SHIFT)
#define ARVDE_DMA_OPTIMIZATIONS_0_FLUSHING_STATUS_RANGE                 30:30
#define ARVDE_DMA_OPTIMIZATIONS_0_FLUSHING_STATUS_WOFFSET                       0x0
#define ARVDE_DMA_OPTIMIZATIONS_0_FLUSHING_STATUS_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_OPTIMIZATIONS_0_FLUSHING_STATUS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_DMA_OPTIMIZATIONS_0_FLUSHING_STATUS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_OPTIMIZATIONS_0_FLUSHING_STATUS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_OPTIMIZATIONS_0_FLUSHING_STATUS_IDLE                  _MK_ENUM_CONST(0)
#define ARVDE_DMA_OPTIMIZATIONS_0_FLUSHING_STATUS_BUSY                  _MK_ENUM_CONST(1)

#define ARVDE_DMA_OPTIMIZATIONS_0_BAD_COAL_SEQUENCE_DETECTED_SHIFT                      _MK_SHIFT_CONST(28)
#define ARVDE_DMA_OPTIMIZATIONS_0_BAD_COAL_SEQUENCE_DETECTED_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_DMA_OPTIMIZATIONS_0_BAD_COAL_SEQUENCE_DETECTED_SHIFT)
#define ARVDE_DMA_OPTIMIZATIONS_0_BAD_COAL_SEQUENCE_DETECTED_RANGE                      28:28
#define ARVDE_DMA_OPTIMIZATIONS_0_BAD_COAL_SEQUENCE_DETECTED_WOFFSET                    0x0
#define ARVDE_DMA_OPTIMIZATIONS_0_BAD_COAL_SEQUENCE_DETECTED_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_OPTIMIZATIONS_0_BAD_COAL_SEQUENCE_DETECTED_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_DMA_OPTIMIZATIONS_0_BAD_COAL_SEQUENCE_DETECTED_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_OPTIMIZATIONS_0_BAD_COAL_SEQUENCE_DETECTED_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_DMA_OPTIMIZATIONS_0_HOLDING_COALESCEABLE_DATA_STATE_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_DMA_OPTIMIZATIONS_0_HOLDING_COALESCEABLE_DATA_STATE_FIELD                 _MK_FIELD_CONST(0xf, ARVDE_DMA_OPTIMIZATIONS_0_HOLDING_COALESCEABLE_DATA_STATE_SHIFT)
#define ARVDE_DMA_OPTIMIZATIONS_0_HOLDING_COALESCEABLE_DATA_STATE_RANGE                 19:16
#define ARVDE_DMA_OPTIMIZATIONS_0_HOLDING_COALESCEABLE_DATA_STATE_WOFFSET                       0x0
#define ARVDE_DMA_OPTIMIZATIONS_0_HOLDING_COALESCEABLE_DATA_STATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_OPTIMIZATIONS_0_HOLDING_COALESCEABLE_DATA_STATE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_DMA_OPTIMIZATIONS_0_HOLDING_COALESCEABLE_DATA_STATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_OPTIMIZATIONS_0_HOLDING_COALESCEABLE_DATA_STATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_OPTIMIZATIONS_0_HOLDING_COALESCEABLE_DATA_STATE_NONE                  _MK_ENUM_CONST(0)
#define ARVDE_DMA_OPTIMIZATIONS_0_HOLDING_COALESCEABLE_DATA_STATE_L1                    _MK_ENUM_CONST(1)
#define ARVDE_DMA_OPTIMIZATIONS_0_HOLDING_COALESCEABLE_DATA_STATE_M1                    _MK_ENUM_CONST(2)
#define ARVDE_DMA_OPTIMIZATIONS_0_HOLDING_COALESCEABLE_DATA_STATE_L1_R1                 _MK_ENUM_CONST(3)
#define ARVDE_DMA_OPTIMIZATIONS_0_HOLDING_COALESCEABLE_DATA_STATE_R1                    _MK_ENUM_CONST(4)
#define ARVDE_DMA_OPTIMIZATIONS_0_HOLDING_COALESCEABLE_DATA_STATE_L12                   _MK_ENUM_CONST(5)
#define ARVDE_DMA_OPTIMIZATIONS_0_HOLDING_COALESCEABLE_DATA_STATE_M1_L2                 _MK_ENUM_CONST(6)
#define ARVDE_DMA_OPTIMIZATIONS_0_HOLDING_COALESCEABLE_DATA_STATE_M12                   _MK_ENUM_CONST(7)
#define ARVDE_DMA_OPTIMIZATIONS_0_HOLDING_COALESCEABLE_DATA_STATE_R1_L2                 _MK_ENUM_CONST(8)
#define ARVDE_DMA_OPTIMIZATIONS_0_HOLDING_COALESCEABLE_DATA_STATE_L2                    _MK_ENUM_CONST(9)
#define ARVDE_DMA_OPTIMIZATIONS_0_HOLDING_COALESCEABLE_DATA_STATE_L2_R2                 _MK_ENUM_CONST(10)
#define ARVDE_DMA_OPTIMIZATIONS_0_HOLDING_COALESCEABLE_DATA_STATE_L2_F                  _MK_ENUM_CONST(11)
#define ARVDE_DMA_OPTIMIZATIONS_0_HOLDING_COALESCEABLE_DATA_STATE_NONE_BOT                      _MK_ENUM_CONST(12)
#define ARVDE_DMA_OPTIMIZATIONS_0_HOLDING_COALESCEABLE_DATA_STATE_R2                    _MK_ENUM_CONST(13)

#define ARVDE_DMA_OPTIMIZATIONS_0_PPE_16X18_ALT_LINEARIZATION_SHIFT                     _MK_SHIFT_CONST(8)
#define ARVDE_DMA_OPTIMIZATIONS_0_PPE_16X18_ALT_LINEARIZATION_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_DMA_OPTIMIZATIONS_0_PPE_16X18_ALT_LINEARIZATION_SHIFT)
#define ARVDE_DMA_OPTIMIZATIONS_0_PPE_16X18_ALT_LINEARIZATION_RANGE                     8:8
#define ARVDE_DMA_OPTIMIZATIONS_0_PPE_16X18_ALT_LINEARIZATION_WOFFSET                   0x0
#define ARVDE_DMA_OPTIMIZATIONS_0_PPE_16X18_ALT_LINEARIZATION_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_OPTIMIZATIONS_0_PPE_16X18_ALT_LINEARIZATION_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_DMA_OPTIMIZATIONS_0_PPE_16X18_ALT_LINEARIZATION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_OPTIMIZATIONS_0_PPE_16X18_ALT_LINEARIZATION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_OPTIMIZATIONS_0_PPE_16X18_ALT_LINEARIZATION_DISABLE                   _MK_ENUM_CONST(0)
#define ARVDE_DMA_OPTIMIZATIONS_0_PPE_16X18_ALT_LINEARIZATION_ENABLE                    _MK_ENUM_CONST(1)

#define ARVDE_DMA_OPTIMIZATIONS_0_RD_SUBTILE_COALESCE_SHIFT                     _MK_SHIFT_CONST(1)
#define ARVDE_DMA_OPTIMIZATIONS_0_RD_SUBTILE_COALESCE_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_DMA_OPTIMIZATIONS_0_RD_SUBTILE_COALESCE_SHIFT)
#define ARVDE_DMA_OPTIMIZATIONS_0_RD_SUBTILE_COALESCE_RANGE                     1:1
#define ARVDE_DMA_OPTIMIZATIONS_0_RD_SUBTILE_COALESCE_WOFFSET                   0x0
#define ARVDE_DMA_OPTIMIZATIONS_0_RD_SUBTILE_COALESCE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_OPTIMIZATIONS_0_RD_SUBTILE_COALESCE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_DMA_OPTIMIZATIONS_0_RD_SUBTILE_COALESCE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_OPTIMIZATIONS_0_RD_SUBTILE_COALESCE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_OPTIMIZATIONS_0_RD_SUBTILE_COALESCE_DISABLE                   _MK_ENUM_CONST(0)
#define ARVDE_DMA_OPTIMIZATIONS_0_RD_SUBTILE_COALESCE_ENABLE                    _MK_ENUM_CONST(1)

#define ARVDE_DMA_OPTIMIZATIONS_0_WR_SUBTILE_COALESCE_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_DMA_OPTIMIZATIONS_0_WR_SUBTILE_COALESCE_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_DMA_OPTIMIZATIONS_0_WR_SUBTILE_COALESCE_SHIFT)
#define ARVDE_DMA_OPTIMIZATIONS_0_WR_SUBTILE_COALESCE_RANGE                     0:0
#define ARVDE_DMA_OPTIMIZATIONS_0_WR_SUBTILE_COALESCE_WOFFSET                   0x0
#define ARVDE_DMA_OPTIMIZATIONS_0_WR_SUBTILE_COALESCE_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_DMA_OPTIMIZATIONS_0_WR_SUBTILE_COALESCE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_DMA_OPTIMIZATIONS_0_WR_SUBTILE_COALESCE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_OPTIMIZATIONS_0_WR_SUBTILE_COALESCE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_OPTIMIZATIONS_0_WR_SUBTILE_COALESCE_DISABLE                   _MK_ENUM_CONST(0)
#define ARVDE_DMA_OPTIMIZATIONS_0_WR_SUBTILE_COALESCE_ENABLE                    _MK_ENUM_CONST(1)


// Register ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0                  _MK_ADDR_CONST(0x2a20)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_SECURE                   0x0
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_WORD_COUNT                       0x1
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_RESET_MASK                       _MK_MASK_CONST(0x3000f)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_READ_MASK                        _MK_MASK_CONST(0x3000f)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_WRITE_MASK                       _MK_MASK_CONST(0x3000f)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_WRCL_MCLE2X_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_WRCL_MCLE2X_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_WRCL_MCLE2X_SHIFT)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_WRCL_MCLE2X_RANGE                      0:0
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_WRCL_MCLE2X_WOFFSET                    0x0
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_WRCL_MCLE2X_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_WRCL_MCLE2X_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_WRCL_MCLE2X_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_WRCL_MCLE2X_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_WRCL_MCLE2X_INIT_ENUM                  DISABLE
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_WRCL_MCLE2X_DISABLE                    _MK_ENUM_CONST(0)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_WRCL_MCLE2X_ENABLE                     _MK_ENUM_CONST(1)

#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_RDMC_RDFAST_SHIFT                      _MK_SHIFT_CONST(1)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_RDMC_RDFAST_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_RDMC_RDFAST_SHIFT)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_RDMC_RDFAST_RANGE                      1:1
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_RDMC_RDFAST_WOFFSET                    0x0
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_RDMC_RDFAST_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_RDMC_RDFAST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_RDMC_RDFAST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_RDMC_RDFAST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_RDMC_RDFAST_INIT_ENUM                  DISABLE
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_RDMC_RDFAST_DISABLE                    _MK_ENUM_CONST(0)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_RDMC_RDFAST_ENABLE                     _MK_ENUM_CONST(1)

#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_WRMC_CLLE2X_SHIFT                      _MK_SHIFT_CONST(2)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_WRMC_CLLE2X_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_WRMC_CLLE2X_SHIFT)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_WRMC_CLLE2X_RANGE                      2:2
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_WRMC_CLLE2X_WOFFSET                    0x0
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_WRMC_CLLE2X_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_WRMC_CLLE2X_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_WRMC_CLLE2X_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_WRMC_CLLE2X_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_WRMC_CLLE2X_INIT_ENUM                  DISABLE
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_WRMC_CLLE2X_DISABLE                    _MK_ENUM_CONST(0)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_WRMC_CLLE2X_ENABLE                     _MK_ENUM_CONST(1)

#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_RDCL_RDFAST_SHIFT                      _MK_SHIFT_CONST(3)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_RDCL_RDFAST_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_RDCL_RDFAST_SHIFT)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_RDCL_RDFAST_RANGE                      3:3
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_RDCL_RDFAST_WOFFSET                    0x0
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_RDCL_RDFAST_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_RDCL_RDFAST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_RDCL_RDFAST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_RDCL_RDFAST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_RDCL_RDFAST_INIT_ENUM                  DISABLE
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_RDCL_RDFAST_DISABLE                    _MK_ENUM_CONST(0)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_MCCIF_RDCL_RDFAST_ENABLE                     _MK_ENUM_CONST(1)

#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_WCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_WCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_WCLK_OVERRIDE_SHIFT)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_WCLK_OVERRIDE_RANGE                  16:16
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_WCLK_OVERRIDE_WOFFSET                        0x0
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_WCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_WCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_WCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_WCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_RCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(17)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_RCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_RCLK_OVERRIDE_SHIFT)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_RCLK_OVERRIDE_RANGE                  17:17
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_RCLK_OVERRIDE_WOFFSET                        0x0
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_RCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_RCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_RCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0_VDE_RCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 10785 [0x2a21]

// Reserved address 10786 [0x2a22]

// Reserved address 10787 [0x2a23]

// Register ARVDE_DMA_TIMEOUT_WCOAL_VDE_0
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0                   _MK_ADDR_CONST(0x2a24)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_SECURE                    0x0
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_WORD_COUNT                        0x1
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_RESET_VAL                         _MK_MASK_CONST(0x32323232)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEBSEVW_WCOAL_TMVAL_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEBSEVW_WCOAL_TMVAL_FIELD                        _MK_FIELD_CONST(0xff, ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEBSEVW_WCOAL_TMVAL_SHIFT)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEBSEVW_WCOAL_TMVAL_RANGE                        7:0
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEBSEVW_WCOAL_TMVAL_WOFFSET                      0x0
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEBSEVW_WCOAL_TMVAL_DEFAULT                      _MK_MASK_CONST(0x32)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEBSEVW_WCOAL_TMVAL_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEBSEVW_WCOAL_TMVAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEBSEVW_WCOAL_TMVAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEDBGW_WCOAL_TMVAL_SHIFT                 _MK_SHIFT_CONST(8)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEDBGW_WCOAL_TMVAL_FIELD                 _MK_FIELD_CONST(0xff, ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEDBGW_WCOAL_TMVAL_SHIFT)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEDBGW_WCOAL_TMVAL_RANGE                 15:8
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEDBGW_WCOAL_TMVAL_WOFFSET                       0x0
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEDBGW_WCOAL_TMVAL_DEFAULT                       _MK_MASK_CONST(0x32)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEDBGW_WCOAL_TMVAL_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEDBGW_WCOAL_TMVAL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEDBGW_WCOAL_TMVAL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEMBEW_WCOAL_TMVAL_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEMBEW_WCOAL_TMVAL_FIELD                 _MK_FIELD_CONST(0xff, ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEMBEW_WCOAL_TMVAL_SHIFT)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEMBEW_WCOAL_TMVAL_RANGE                 23:16
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEMBEW_WCOAL_TMVAL_WOFFSET                       0x0
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEMBEW_WCOAL_TMVAL_DEFAULT                       _MK_MASK_CONST(0x32)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEMBEW_WCOAL_TMVAL_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEMBEW_WCOAL_TMVAL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDEMBEW_WCOAL_TMVAL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDETPMW_WCOAL_TMVAL_SHIFT                 _MK_SHIFT_CONST(24)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDETPMW_WCOAL_TMVAL_FIELD                 _MK_FIELD_CONST(0xff, ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDETPMW_WCOAL_TMVAL_SHIFT)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDETPMW_WCOAL_TMVAL_RANGE                 31:24
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDETPMW_WCOAL_TMVAL_WOFFSET                       0x0
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDETPMW_WCOAL_TMVAL_DEFAULT                       _MK_MASK_CONST(0x32)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDETPMW_WCOAL_TMVAL_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDETPMW_WCOAL_TMVAL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_TIMEOUT_WCOAL_VDE_0_VDETPMW_WCOAL_TMVAL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 10789 [0x2a25]

// Reserved address 10790 [0x2a26]

// Reserved address 10791 [0x2a27]

// Reserved address 10792 [0x2a28]

// Reserved address 10793 [0x2a29]

// Reserved address 10794 [0x2a2a]

// Reserved address 10795 [0x2a2b]

// Reserved address 10796 [0x2a2c]

// Reserved address 10797 [0x2a2d]

// Reserved address 10798 [0x2a2e]

// Reserved address 10799 [0x2a2f]

// Reserved address 10800 [0x2a30]

// Reserved address 10801 [0x2a31]

// Reserved address 10802 [0x2a32]

// Reserved address 10803 [0x2a33]

// Reserved address 10804 [0x2a34]

// Reserved address 10805 [0x2a35]

// Reserved address 10806 [0x2a36]

// Reserved address 10807 [0x2a37]

// Register ARVDE_DMA_IP_PREFETCH_CFG_0_0
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0                   _MK_ADDR_CONST(0x2a38)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_SECURE                    0x0
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_WORD_COUNT                        0x1
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_RESET_VAL                         _MK_MASK_CONST(0x81040800)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_RESET_MASK                        _MK_MASK_CONST(0xc31fffff)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_READ_MASK                         _MK_MASK_CONST(0xc31fffff)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_WRITE_MASK                        _MK_MASK_CONST(0x831fffff)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_ENABLE_SHIFT                      _MK_SHIFT_CONST(31)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_DMA_IP_PREFETCH_CFG_0_0_ENABLE_SHIFT)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_ENABLE_RANGE                      31:31
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_ENABLE_WOFFSET                    0x0
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_KICKSTARTED_SHIFT                 _MK_SHIFT_CONST(30)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_KICKSTARTED_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_DMA_IP_PREFETCH_CFG_0_0_KICKSTARTED_SHIFT)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_KICKSTARTED_RANGE                 30:30
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_KICKSTARTED_WOFFSET                       0x0
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_KICKSTARTED_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_KICKSTARTED_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_KICKSTARTED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_KICKSTARTED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_DISABLE_ADDR_BNDRY_CHK_SHIFT                      _MK_SHIFT_CONST(25)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_DISABLE_ADDR_BNDRY_CHK_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_DMA_IP_PREFETCH_CFG_0_0_DISABLE_ADDR_BNDRY_CHK_SHIFT)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_DISABLE_ADDR_BNDRY_CHK_RANGE                      25:25
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_DISABLE_ADDR_BNDRY_CHK_WOFFSET                    0x0
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_DISABLE_ADDR_BNDRY_CHK_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_DISABLE_ADDR_BNDRY_CHK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_DISABLE_ADDR_BNDRY_CHK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_DISABLE_ADDR_BNDRY_CHK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_DISABLE_CHECK_SIZE_SHIFT                  _MK_SHIFT_CONST(24)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_DISABLE_CHECK_SIZE_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_DMA_IP_PREFETCH_CFG_0_0_DISABLE_CHECK_SIZE_SHIFT)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_DISABLE_CHECK_SIZE_RANGE                  24:24
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_DISABLE_CHECK_SIZE_WOFFSET                        0x0
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_DISABLE_CHECK_SIZE_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_DISABLE_CHECK_SIZE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_DISABLE_CHECK_SIZE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_DISABLE_CHECK_SIZE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_ADDR_BNDRY_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_ADDR_BNDRY_FIELD                  _MK_FIELD_CONST(0x1f, ARVDE_DMA_IP_PREFETCH_CFG_0_0_ADDR_BNDRY_SHIFT)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_ADDR_BNDRY_RANGE                  20:16
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_ADDR_BNDRY_WOFFSET                        0x0
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_ADDR_BNDRY_DEFAULT                        _MK_MASK_CONST(0x4)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_ADDR_BNDRY_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_ADDR_BNDRY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_ADDR_BNDRY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_INACTIVITY_TIMEOUT_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_INACTIVITY_TIMEOUT_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_DMA_IP_PREFETCH_CFG_0_0_INACTIVITY_TIMEOUT_SHIFT)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_INACTIVITY_TIMEOUT_RANGE                  15:0
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_INACTIVITY_TIMEOUT_WOFFSET                        0x0
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_INACTIVITY_TIMEOUT_DEFAULT                        _MK_MASK_CONST(0x800)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_INACTIVITY_TIMEOUT_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_INACTIVITY_TIMEOUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_PREFETCH_CFG_0_0_INACTIVITY_TIMEOUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_DMA_IP_PREFETCH_CFG_1_0
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0                   _MK_ADDR_CONST(0x2a3c)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_SECURE                    0x0
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_WORD_COUNT                        0x1
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_RESET_VAL                         _MK_MASK_CONST(0x81040800)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_RESET_MASK                        _MK_MASK_CONST(0xc31fffff)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_READ_MASK                         _MK_MASK_CONST(0xc31fffff)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_WRITE_MASK                        _MK_MASK_CONST(0x831fffff)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_ENABLE_SHIFT                      _MK_SHIFT_CONST(31)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_DMA_IP_PREFETCH_CFG_1_0_ENABLE_SHIFT)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_ENABLE_RANGE                      31:31
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_ENABLE_WOFFSET                    0x0
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_KICKSTARTED_SHIFT                 _MK_SHIFT_CONST(30)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_KICKSTARTED_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_DMA_IP_PREFETCH_CFG_1_0_KICKSTARTED_SHIFT)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_KICKSTARTED_RANGE                 30:30
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_KICKSTARTED_WOFFSET                       0x0
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_KICKSTARTED_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_KICKSTARTED_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_KICKSTARTED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_KICKSTARTED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_DISABLE_ADDR_BNDRY_CHK_SHIFT                      _MK_SHIFT_CONST(25)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_DISABLE_ADDR_BNDRY_CHK_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_DMA_IP_PREFETCH_CFG_1_0_DISABLE_ADDR_BNDRY_CHK_SHIFT)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_DISABLE_ADDR_BNDRY_CHK_RANGE                      25:25
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_DISABLE_ADDR_BNDRY_CHK_WOFFSET                    0x0
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_DISABLE_ADDR_BNDRY_CHK_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_DISABLE_ADDR_BNDRY_CHK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_DISABLE_ADDR_BNDRY_CHK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_DISABLE_ADDR_BNDRY_CHK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_DISABLE_CHECK_SIZE_SHIFT                  _MK_SHIFT_CONST(24)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_DISABLE_CHECK_SIZE_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_DMA_IP_PREFETCH_CFG_1_0_DISABLE_CHECK_SIZE_SHIFT)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_DISABLE_CHECK_SIZE_RANGE                  24:24
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_DISABLE_CHECK_SIZE_WOFFSET                        0x0
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_DISABLE_CHECK_SIZE_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_DISABLE_CHECK_SIZE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_DISABLE_CHECK_SIZE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_DISABLE_CHECK_SIZE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_ADDR_BNDRY_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_ADDR_BNDRY_FIELD                  _MK_FIELD_CONST(0x1f, ARVDE_DMA_IP_PREFETCH_CFG_1_0_ADDR_BNDRY_SHIFT)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_ADDR_BNDRY_RANGE                  20:16
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_ADDR_BNDRY_WOFFSET                        0x0
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_ADDR_BNDRY_DEFAULT                        _MK_MASK_CONST(0x4)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_ADDR_BNDRY_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_ADDR_BNDRY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_ADDR_BNDRY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_INACTIVITY_TIMEOUT_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_INACTIVITY_TIMEOUT_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_DMA_IP_PREFETCH_CFG_1_0_INACTIVITY_TIMEOUT_SHIFT)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_INACTIVITY_TIMEOUT_RANGE                  15:0
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_INACTIVITY_TIMEOUT_WOFFSET                        0x0
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_INACTIVITY_TIMEOUT_DEFAULT                        _MK_MASK_CONST(0x800)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_INACTIVITY_TIMEOUT_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_INACTIVITY_TIMEOUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_PREFETCH_CFG_1_0_INACTIVITY_TIMEOUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_DMA_DISPLAY_0
#define ARVDE_DMA_DISPLAY_0                     _MK_ADDR_CONST(0x2a40)
#define ARVDE_DMA_DISPLAY_0_SECURE                      0x0
#define ARVDE_DMA_DISPLAY_0_WORD_COUNT                  0x1
#define ARVDE_DMA_DISPLAY_0_RESET_VAL                   _MK_MASK_CONST(0x1c41248)
#define ARVDE_DMA_DISPLAY_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_DMA_DISPLAY_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DISPLAY_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DISPLAY_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_DMA_DISPLAY_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define ARVDE_DMA_DISPLAY_0_WRITE_DISPLAY_SHIFT                 _MK_SHIFT_CONST(31)
#define ARVDE_DMA_DISPLAY_0_WRITE_DISPLAY_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_DMA_DISPLAY_0_WRITE_DISPLAY_SHIFT)
#define ARVDE_DMA_DISPLAY_0_WRITE_DISPLAY_RANGE                 31:31
#define ARVDE_DMA_DISPLAY_0_WRITE_DISPLAY_WOFFSET                       0x0
#define ARVDE_DMA_DISPLAY_0_WRITE_DISPLAY_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DISPLAY_0_WRITE_DISPLAY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_DMA_DISPLAY_0_WRITE_DISPLAY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DISPLAY_0_WRITE_DISPLAY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DISPLAY_0_WRITE_DISPLAY_DISABLE                       _MK_ENUM_CONST(0)
#define ARVDE_DMA_DISPLAY_0_WRITE_DISPLAY_ENABLE                        _MK_ENUM_CONST(1)

#define ARVDE_DMA_DISPLAY_0_FRAME_ID_SHIFT                      _MK_SHIFT_CONST(26)
#define ARVDE_DMA_DISPLAY_0_FRAME_ID_FIELD                      _MK_FIELD_CONST(0x1f, ARVDE_DMA_DISPLAY_0_FRAME_ID_SHIFT)
#define ARVDE_DMA_DISPLAY_0_FRAME_ID_RANGE                      30:26
#define ARVDE_DMA_DISPLAY_0_FRAME_ID_WOFFSET                    0x0
#define ARVDE_DMA_DISPLAY_0_FRAME_ID_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DISPLAY_0_FRAME_ID_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define ARVDE_DMA_DISPLAY_0_FRAME_ID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DISPLAY_0_FRAME_ID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_DMA_DISPLAY_0_RM_SHIFT_SHIFT                      _MK_SHIFT_CONST(23)
#define ARVDE_DMA_DISPLAY_0_RM_SHIFT_FIELD                      _MK_FIELD_CONST(0x7, ARVDE_DMA_DISPLAY_0_RM_SHIFT_SHIFT)
#define ARVDE_DMA_DISPLAY_0_RM_SHIFT_RANGE                      25:23
#define ARVDE_DMA_DISPLAY_0_RM_SHIFT_WOFFSET                    0x0
#define ARVDE_DMA_DISPLAY_0_RM_SHIFT_DEFAULT                    _MK_MASK_CONST(0x3)
#define ARVDE_DMA_DISPLAY_0_RM_SHIFT_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_DMA_DISPLAY_0_RM_SHIFT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DISPLAY_0_RM_SHIFT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_DMA_DISPLAY_0_UV_BIAS_SHIFT                       _MK_SHIFT_CONST(19)
#define ARVDE_DMA_DISPLAY_0_UV_BIAS_FIELD                       _MK_FIELD_CONST(0xf, ARVDE_DMA_DISPLAY_0_UV_BIAS_SHIFT)
#define ARVDE_DMA_DISPLAY_0_UV_BIAS_RANGE                       22:19
#define ARVDE_DMA_DISPLAY_0_UV_BIAS_WOFFSET                     0x0
#define ARVDE_DMA_DISPLAY_0_UV_BIAS_DEFAULT                     _MK_MASK_CONST(0x8)
#define ARVDE_DMA_DISPLAY_0_UV_BIAS_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define ARVDE_DMA_DISPLAY_0_UV_BIAS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DISPLAY_0_UV_BIAS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_DMA_DISPLAY_0_Y_BIAS_SHIFT                        _MK_SHIFT_CONST(15)
#define ARVDE_DMA_DISPLAY_0_Y_BIAS_FIELD                        _MK_FIELD_CONST(0xf, ARVDE_DMA_DISPLAY_0_Y_BIAS_SHIFT)
#define ARVDE_DMA_DISPLAY_0_Y_BIAS_RANGE                        18:15
#define ARVDE_DMA_DISPLAY_0_Y_BIAS_WOFFSET                      0x0
#define ARVDE_DMA_DISPLAY_0_Y_BIAS_DEFAULT                      _MK_MASK_CONST(0x8)
#define ARVDE_DMA_DISPLAY_0_Y_BIAS_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define ARVDE_DMA_DISPLAY_0_Y_BIAS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DISPLAY_0_Y_BIAS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_DMA_DISPLAY_0_UV_SCALE_SHIFT                      _MK_SHIFT_CONST(9)
#define ARVDE_DMA_DISPLAY_0_UV_SCALE_FIELD                      _MK_FIELD_CONST(0x3f, ARVDE_DMA_DISPLAY_0_UV_SCALE_SHIFT)
#define ARVDE_DMA_DISPLAY_0_UV_SCALE_RANGE                      14:9
#define ARVDE_DMA_DISPLAY_0_UV_SCALE_WOFFSET                    0x0
#define ARVDE_DMA_DISPLAY_0_UV_SCALE_DEFAULT                    _MK_MASK_CONST(0x9)
#define ARVDE_DMA_DISPLAY_0_UV_SCALE_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define ARVDE_DMA_DISPLAY_0_UV_SCALE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DISPLAY_0_UV_SCALE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_DMA_DISPLAY_0_Y_SCALE_SHIFT                       _MK_SHIFT_CONST(3)
#define ARVDE_DMA_DISPLAY_0_Y_SCALE_FIELD                       _MK_FIELD_CONST(0x3f, ARVDE_DMA_DISPLAY_0_Y_SCALE_SHIFT)
#define ARVDE_DMA_DISPLAY_0_Y_SCALE_RANGE                       8:3
#define ARVDE_DMA_DISPLAY_0_Y_SCALE_WOFFSET                     0x0
#define ARVDE_DMA_DISPLAY_0_Y_SCALE_DEFAULT                     _MK_MASK_CONST(0x9)
#define ARVDE_DMA_DISPLAY_0_Y_SCALE_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define ARVDE_DMA_DISPLAY_0_Y_SCALE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DISPLAY_0_Y_SCALE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_DMA_DISPLAY_0_NO_RECON_WRITE_SHIFT                        _MK_SHIFT_CONST(2)
#define ARVDE_DMA_DISPLAY_0_NO_RECON_WRITE_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_DMA_DISPLAY_0_NO_RECON_WRITE_SHIFT)
#define ARVDE_DMA_DISPLAY_0_NO_RECON_WRITE_RANGE                        2:2
#define ARVDE_DMA_DISPLAY_0_NO_RECON_WRITE_WOFFSET                      0x0
#define ARVDE_DMA_DISPLAY_0_NO_RECON_WRITE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DISPLAY_0_NO_RECON_WRITE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_DMA_DISPLAY_0_NO_RECON_WRITE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DISPLAY_0_NO_RECON_WRITE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DISPLAY_0_NO_RECON_WRITE_DISABLE                      _MK_ENUM_CONST(0)
#define ARVDE_DMA_DISPLAY_0_NO_RECON_WRITE_ENABLE                       _MK_ENUM_CONST(1)

#define ARVDE_DMA_DISPLAY_0_RANGE_MAPUV_FLAG_SHIFT                      _MK_SHIFT_CONST(1)
#define ARVDE_DMA_DISPLAY_0_RANGE_MAPUV_FLAG_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_DMA_DISPLAY_0_RANGE_MAPUV_FLAG_SHIFT)
#define ARVDE_DMA_DISPLAY_0_RANGE_MAPUV_FLAG_RANGE                      1:1
#define ARVDE_DMA_DISPLAY_0_RANGE_MAPUV_FLAG_WOFFSET                    0x0
#define ARVDE_DMA_DISPLAY_0_RANGE_MAPUV_FLAG_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DISPLAY_0_RANGE_MAPUV_FLAG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_DMA_DISPLAY_0_RANGE_MAPUV_FLAG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DISPLAY_0_RANGE_MAPUV_FLAG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DISPLAY_0_RANGE_MAPUV_FLAG_DISABLE                    _MK_ENUM_CONST(0)
#define ARVDE_DMA_DISPLAY_0_RANGE_MAPUV_FLAG_ENABLE                     _MK_ENUM_CONST(1)

#define ARVDE_DMA_DISPLAY_0_RANGE_MAPY_FLAG_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_DMA_DISPLAY_0_RANGE_MAPY_FLAG_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_DMA_DISPLAY_0_RANGE_MAPY_FLAG_SHIFT)
#define ARVDE_DMA_DISPLAY_0_RANGE_MAPY_FLAG_RANGE                       0:0
#define ARVDE_DMA_DISPLAY_0_RANGE_MAPY_FLAG_WOFFSET                     0x0
#define ARVDE_DMA_DISPLAY_0_RANGE_MAPY_FLAG_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DISPLAY_0_RANGE_MAPY_FLAG_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_DMA_DISPLAY_0_RANGE_MAPY_FLAG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DISPLAY_0_RANGE_MAPY_FLAG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DISPLAY_0_RANGE_MAPY_FLAG_DISABLE                     _MK_ENUM_CONST(0)
#define ARVDE_DMA_DISPLAY_0_RANGE_MAPY_FLAG_ENABLE                      _MK_ENUM_CONST(1)


// Register ARVDE_DMA_FIFO_FLUSH_0
#define ARVDE_DMA_FIFO_FLUSH_0                  _MK_ADDR_CONST(0x2a44)
#define ARVDE_DMA_FIFO_FLUSH_0_SECURE                   0x0
#define ARVDE_DMA_FIFO_FLUSH_0_WORD_COUNT                       0x1
#define ARVDE_DMA_FIFO_FLUSH_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_RESET_MASK                       _MK_MASK_CONST(0x3ff)
#define ARVDE_DMA_FIFO_FLUSH_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_READ_MASK                        _MK_MASK_CONST(0x3ff)
#define ARVDE_DMA_FIFO_FLUSH_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_TPMW_COH_FLUSH_SHIFT                     _MK_SHIFT_CONST(9)
#define ARVDE_DMA_FIFO_FLUSH_0_TPMW_COH_FLUSH_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_DMA_FIFO_FLUSH_0_TPMW_COH_FLUSH_SHIFT)
#define ARVDE_DMA_FIFO_FLUSH_0_TPMW_COH_FLUSH_RANGE                     9:9
#define ARVDE_DMA_FIFO_FLUSH_0_TPMW_COH_FLUSH_WOFFSET                   0x0
#define ARVDE_DMA_FIFO_FLUSH_0_TPMW_COH_FLUSH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_TPMW_COH_FLUSH_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_DMA_FIFO_FLUSH_0_TPMW_COH_FLUSH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_TPMW_COH_FLUSH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_TPMW_COH_FLUSH_NOP                       _MK_ENUM_CONST(0)
#define ARVDE_DMA_FIFO_FLUSH_0_TPMW_COH_FLUSH_FLUSH                     _MK_ENUM_CONST(1)

#define ARVDE_DMA_FIFO_FLUSH_0_TPER_COH_FLUSH_SHIFT                     _MK_SHIFT_CONST(8)
#define ARVDE_DMA_FIFO_FLUSH_0_TPER_COH_FLUSH_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_DMA_FIFO_FLUSH_0_TPER_COH_FLUSH_SHIFT)
#define ARVDE_DMA_FIFO_FLUSH_0_TPER_COH_FLUSH_RANGE                     8:8
#define ARVDE_DMA_FIFO_FLUSH_0_TPER_COH_FLUSH_WOFFSET                   0x0
#define ARVDE_DMA_FIFO_FLUSH_0_TPER_COH_FLUSH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_TPER_COH_FLUSH_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_DMA_FIFO_FLUSH_0_TPER_COH_FLUSH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_TPER_COH_FLUSH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_TPER_COH_FLUSH_NOP                       _MK_ENUM_CONST(0)
#define ARVDE_DMA_FIFO_FLUSH_0_TPER_COH_FLUSH_FLUSH                     _MK_ENUM_CONST(1)

#define ARVDE_DMA_FIFO_FLUSH_0_MCER_COH_FLUSH_SHIFT                     _MK_SHIFT_CONST(7)
#define ARVDE_DMA_FIFO_FLUSH_0_MCER_COH_FLUSH_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_DMA_FIFO_FLUSH_0_MCER_COH_FLUSH_SHIFT)
#define ARVDE_DMA_FIFO_FLUSH_0_MCER_COH_FLUSH_RANGE                     7:7
#define ARVDE_DMA_FIFO_FLUSH_0_MCER_COH_FLUSH_WOFFSET                   0x0
#define ARVDE_DMA_FIFO_FLUSH_0_MCER_COH_FLUSH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_MCER_COH_FLUSH_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_DMA_FIFO_FLUSH_0_MCER_COH_FLUSH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_MCER_COH_FLUSH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_MCER_COH_FLUSH_NOP                       _MK_ENUM_CONST(0)
#define ARVDE_DMA_FIFO_FLUSH_0_MCER_COH_FLUSH_FLUSH                     _MK_ENUM_CONST(1)

#define ARVDE_DMA_FIFO_FLUSH_0_TPE_ADGEN_FLUSH_SHIFT                    _MK_SHIFT_CONST(6)
#define ARVDE_DMA_FIFO_FLUSH_0_TPE_ADGEN_FLUSH_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_DMA_FIFO_FLUSH_0_TPE_ADGEN_FLUSH_SHIFT)
#define ARVDE_DMA_FIFO_FLUSH_0_TPE_ADGEN_FLUSH_RANGE                    6:6
#define ARVDE_DMA_FIFO_FLUSH_0_TPE_ADGEN_FLUSH_WOFFSET                  0x0
#define ARVDE_DMA_FIFO_FLUSH_0_TPE_ADGEN_FLUSH_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_TPE_ADGEN_FLUSH_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_DMA_FIFO_FLUSH_0_TPE_ADGEN_FLUSH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_TPE_ADGEN_FLUSH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_TPE_ADGEN_FLUSH_NOP                      _MK_ENUM_CONST(0)
#define ARVDE_DMA_FIFO_FLUSH_0_TPE_ADGEN_FLUSH_FLUSH                    _MK_ENUM_CONST(1)

#define ARVDE_DMA_FIFO_FLUSH_0_TPE_RDINF_FLUSH_SHIFT                    _MK_SHIFT_CONST(5)
#define ARVDE_DMA_FIFO_FLUSH_0_TPE_RDINF_FLUSH_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_DMA_FIFO_FLUSH_0_TPE_RDINF_FLUSH_SHIFT)
#define ARVDE_DMA_FIFO_FLUSH_0_TPE_RDINF_FLUSH_RANGE                    5:5
#define ARVDE_DMA_FIFO_FLUSH_0_TPE_RDINF_FLUSH_WOFFSET                  0x0
#define ARVDE_DMA_FIFO_FLUSH_0_TPE_RDINF_FLUSH_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_TPE_RDINF_FLUSH_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_DMA_FIFO_FLUSH_0_TPE_RDINF_FLUSH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_TPE_RDINF_FLUSH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_TPE_RDINF_FLUSH_NOP                      _MK_ENUM_CONST(0)
#define ARVDE_DMA_FIFO_FLUSH_0_TPE_RDINF_FLUSH_FLUSH                    _MK_ENUM_CONST(1)

#define ARVDE_DMA_FIFO_FLUSH_0_MCE_ADGEN_FLUSH_SHIFT                    _MK_SHIFT_CONST(4)
#define ARVDE_DMA_FIFO_FLUSH_0_MCE_ADGEN_FLUSH_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_DMA_FIFO_FLUSH_0_MCE_ADGEN_FLUSH_SHIFT)
#define ARVDE_DMA_FIFO_FLUSH_0_MCE_ADGEN_FLUSH_RANGE                    4:4
#define ARVDE_DMA_FIFO_FLUSH_0_MCE_ADGEN_FLUSH_WOFFSET                  0x0
#define ARVDE_DMA_FIFO_FLUSH_0_MCE_ADGEN_FLUSH_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_MCE_ADGEN_FLUSH_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_DMA_FIFO_FLUSH_0_MCE_ADGEN_FLUSH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_MCE_ADGEN_FLUSH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_MCE_ADGEN_FLUSH_NOP                      _MK_ENUM_CONST(0)
#define ARVDE_DMA_FIFO_FLUSH_0_MCE_ADGEN_FLUSH_FLUSH                    _MK_ENUM_CONST(1)

#define ARVDE_DMA_FIFO_FLUSH_0_MCE_RDINF_FLUSH_SHIFT                    _MK_SHIFT_CONST(3)
#define ARVDE_DMA_FIFO_FLUSH_0_MCE_RDINF_FLUSH_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_DMA_FIFO_FLUSH_0_MCE_RDINF_FLUSH_SHIFT)
#define ARVDE_DMA_FIFO_FLUSH_0_MCE_RDINF_FLUSH_RANGE                    3:3
#define ARVDE_DMA_FIFO_FLUSH_0_MCE_RDINF_FLUSH_WOFFSET                  0x0
#define ARVDE_DMA_FIFO_FLUSH_0_MCE_RDINF_FLUSH_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_MCE_RDINF_FLUSH_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_DMA_FIFO_FLUSH_0_MCE_RDINF_FLUSH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_MCE_RDINF_FLUSH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_MCE_RDINF_FLUSH_NOP                      _MK_ENUM_CONST(0)
#define ARVDE_DMA_FIFO_FLUSH_0_MCE_RDINF_FLUSH_FLUSH                    _MK_ENUM_CONST(1)

#define ARVDE_DMA_FIFO_FLUSH_0_WDATA_FLUSH_SHIFT                        _MK_SHIFT_CONST(2)
#define ARVDE_DMA_FIFO_FLUSH_0_WDATA_FLUSH_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_DMA_FIFO_FLUSH_0_WDATA_FLUSH_SHIFT)
#define ARVDE_DMA_FIFO_FLUSH_0_WDATA_FLUSH_RANGE                        2:2
#define ARVDE_DMA_FIFO_FLUSH_0_WDATA_FLUSH_WOFFSET                      0x0
#define ARVDE_DMA_FIFO_FLUSH_0_WDATA_FLUSH_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_WDATA_FLUSH_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_DMA_FIFO_FLUSH_0_WDATA_FLUSH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_WDATA_FLUSH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_WDATA_FLUSH_NOP                  _MK_ENUM_CONST(0)
#define ARVDE_DMA_FIFO_FLUSH_0_WDATA_FLUSH_FLUSH                        _MK_ENUM_CONST(1)

#define ARVDE_DMA_FIFO_FLUSH_0_INSTR_FLUSH_SHIFT                        _MK_SHIFT_CONST(1)
#define ARVDE_DMA_FIFO_FLUSH_0_INSTR_FLUSH_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_DMA_FIFO_FLUSH_0_INSTR_FLUSH_SHIFT)
#define ARVDE_DMA_FIFO_FLUSH_0_INSTR_FLUSH_RANGE                        1:1
#define ARVDE_DMA_FIFO_FLUSH_0_INSTR_FLUSH_WOFFSET                      0x0
#define ARVDE_DMA_FIFO_FLUSH_0_INSTR_FLUSH_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_INSTR_FLUSH_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_DMA_FIFO_FLUSH_0_INSTR_FLUSH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_INSTR_FLUSH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_INSTR_FLUSH_NOP                  _MK_ENUM_CONST(0)
#define ARVDE_DMA_FIFO_FLUSH_0_INSTR_FLUSH_FLUSH                        _MK_ENUM_CONST(1)

#define ARVDE_DMA_FIFO_FLUSH_0_WRSYNCLST_FLUSH_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_DMA_FIFO_FLUSH_0_WRSYNCLST_FLUSH_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_DMA_FIFO_FLUSH_0_WRSYNCLST_FLUSH_SHIFT)
#define ARVDE_DMA_FIFO_FLUSH_0_WRSYNCLST_FLUSH_RANGE                    0:0
#define ARVDE_DMA_FIFO_FLUSH_0_WRSYNCLST_FLUSH_WOFFSET                  0x0
#define ARVDE_DMA_FIFO_FLUSH_0_WRSYNCLST_FLUSH_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_WRSYNCLST_FLUSH_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_DMA_FIFO_FLUSH_0_WRSYNCLST_FLUSH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_WRSYNCLST_FLUSH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_DMA_FIFO_FLUSH_0_WRSYNCLST_FLUSH_NOP                      _MK_ENUM_CONST(0)
#define ARVDE_DMA_FIFO_FLUSH_0_WRSYNCLST_FLUSH_FLUSH                    _MK_ENUM_CONST(1)


// Register ARVDE_DMA_IP_STATUS_OUTSTANDING_0
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0                       _MK_ADDR_CONST(0x2a60)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_SECURE                        0x0
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_WORD_COUNT                    0x1
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_READ_MASK                     _MK_MASK_CONST(0xe001e)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDETPMW_WRITES_SHIFT                  _MK_SHIFT_CONST(19)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDETPMW_WRITES_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDETPMW_WRITES_SHIFT)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDETPMW_WRITES_RANGE                  19:19
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDETPMW_WRITES_WOFFSET                        0x0
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDETPMW_WRITES_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDETPMW_WRITES_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDETPMW_WRITES_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDETPMW_WRITES_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_MBE_WRITES_SHIFT                      _MK_SHIFT_CONST(18)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_MBE_WRITES_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_DMA_IP_STATUS_OUTSTANDING_0_MBE_WRITES_SHIFT)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_MBE_WRITES_RANGE                      18:18
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_MBE_WRITES_WOFFSET                    0x0
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_MBE_WRITES_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_MBE_WRITES_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_MBE_WRITES_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_MBE_WRITES_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_BSEV_WRITES_SHIFT                     _MK_SHIFT_CONST(17)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_BSEV_WRITES_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_DMA_IP_STATUS_OUTSTANDING_0_BSEV_WRITES_SHIFT)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_BSEV_WRITES_RANGE                     17:17
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_BSEV_WRITES_WOFFSET                   0x0
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_BSEV_WRITES_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_BSEV_WRITES_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_BSEV_WRITES_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_BSEV_WRITES_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDETPER_READS_SHIFT                   _MK_SHIFT_CONST(4)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDETPER_READS_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDETPER_READS_SHIFT)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDETPER_READS_RANGE                   4:4
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDETPER_READS_WOFFSET                 0x0
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDETPER_READS_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDETPER_READS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDETPER_READS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDETPER_READS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDEMCER_READS_SHIFT                   _MK_SHIFT_CONST(3)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDEMCER_READS_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDEMCER_READS_SHIFT)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDEMCER_READS_RANGE                   3:3
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDEMCER_READS_WOFFSET                 0x0
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDEMCER_READS_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDEMCER_READS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDEMCER_READS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_VDEMCER_READS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_MBE_READS_SHIFT                       _MK_SHIFT_CONST(2)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_MBE_READS_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_DMA_IP_STATUS_OUTSTANDING_0_MBE_READS_SHIFT)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_MBE_READS_RANGE                       2:2
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_MBE_READS_WOFFSET                     0x0
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_MBE_READS_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_MBE_READS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_MBE_READS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_MBE_READS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_BSEV_READS_SHIFT                      _MK_SHIFT_CONST(1)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_BSEV_READS_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_DMA_IP_STATUS_OUTSTANDING_0_BSEV_READS_SHIFT)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_BSEV_READS_RANGE                      1:1
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_BSEV_READS_WOFFSET                    0x0
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_BSEV_READS_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_BSEV_READS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_BSEV_READS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_IP_STATUS_OUTSTANDING_0_BSEV_READS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_DMA_DMA_SPARE_REG_0
#define ARVDE_DMA_DMA_SPARE_REG_0                       _MK_ADDR_CONST(0x2a70)
#define ARVDE_DMA_DMA_SPARE_REG_0_SECURE                        0x0
#define ARVDE_DMA_DMA_SPARE_REG_0_WORD_COUNT                    0x1
#define ARVDE_DMA_DMA_SPARE_REG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DMA_SPARE_REG_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DMA_SPARE_REG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DMA_SPARE_REG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DMA_SPARE_REG_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_DMA_DMA_SPARE_REG_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_DMA_DMA_SPARE_REG_0_SPARE_BITS_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_DMA_DMA_SPARE_REG_0_SPARE_BITS_FIELD                      _MK_FIELD_CONST(0xffffffff, ARVDE_DMA_DMA_SPARE_REG_0_SPARE_BITS_SHIFT)
#define ARVDE_DMA_DMA_SPARE_REG_0_SPARE_BITS_RANGE                      31:0
#define ARVDE_DMA_DMA_SPARE_REG_0_SPARE_BITS_WOFFSET                    0x0
#define ARVDE_DMA_DMA_SPARE_REG_0_SPARE_BITS_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DMA_SPARE_REG_0_SPARE_BITS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DMA_SPARE_REG_0_SPARE_BITS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_DMA_DMA_SPARE_REG_0_SPARE_BITS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_UCQ_UCQ_CONTROL_0
#define ARVDE_UCQ_UCQ_CONTROL_0                 _MK_ADDR_CONST(0x2c00)
#define ARVDE_UCQ_UCQ_CONTROL_0_SECURE                  0x0
#define ARVDE_UCQ_UCQ_CONTROL_0_WORD_COUNT                      0x1
#define ARVDE_UCQ_UCQ_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0xd60)
#define ARVDE_UCQ_UCQ_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0xd60)
#define ARVDE_UCQ_UCQ_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0xd60)
#define ARVDE_UCQ_UCQ_CONTROL_0_MBE_EN_SHIFT                    _MK_SHIFT_CONST(11)
#define ARVDE_UCQ_UCQ_CONTROL_0_MBE_EN_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_UCQ_UCQ_CONTROL_0_MBE_EN_SHIFT)
#define ARVDE_UCQ_UCQ_CONTROL_0_MBE_EN_RANGE                    11:11
#define ARVDE_UCQ_UCQ_CONTROL_0_MBE_EN_WOFFSET                  0x0
#define ARVDE_UCQ_UCQ_CONTROL_0_MBE_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_CONTROL_0_MBE_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_CONTROL_0_MBE_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_CONTROL_0_MBE_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_UCQ_CONTROL_0_BSEV_EN_SHIFT                   _MK_SHIFT_CONST(10)
#define ARVDE_UCQ_UCQ_CONTROL_0_BSEV_EN_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_UCQ_UCQ_CONTROL_0_BSEV_EN_SHIFT)
#define ARVDE_UCQ_UCQ_CONTROL_0_BSEV_EN_RANGE                   10:10
#define ARVDE_UCQ_UCQ_CONTROL_0_BSEV_EN_WOFFSET                 0x0
#define ARVDE_UCQ_UCQ_CONTROL_0_BSEV_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_CONTROL_0_BSEV_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_CONTROL_0_BSEV_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_CONTROL_0_BSEV_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_UCQ_CONTROL_0_UCQ_INTR_EN_SHIFT                       _MK_SHIFT_CONST(8)
#define ARVDE_UCQ_UCQ_CONTROL_0_UCQ_INTR_EN_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_UCQ_UCQ_CONTROL_0_UCQ_INTR_EN_SHIFT)
#define ARVDE_UCQ_UCQ_CONTROL_0_UCQ_INTR_EN_RANGE                       8:8
#define ARVDE_UCQ_UCQ_CONTROL_0_UCQ_INTR_EN_WOFFSET                     0x0
#define ARVDE_UCQ_UCQ_CONTROL_0_UCQ_INTR_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_CONTROL_0_UCQ_INTR_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_CONTROL_0_UCQ_INTR_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_CONTROL_0_UCQ_INTR_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_UCQ_CONTROL_0_MBE_BUF_EMPTY_INTR_EN_SHIFT                     _MK_SHIFT_CONST(6)
#define ARVDE_UCQ_UCQ_CONTROL_0_MBE_BUF_EMPTY_INTR_EN_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_UCQ_UCQ_CONTROL_0_MBE_BUF_EMPTY_INTR_EN_SHIFT)
#define ARVDE_UCQ_UCQ_CONTROL_0_MBE_BUF_EMPTY_INTR_EN_RANGE                     6:6
#define ARVDE_UCQ_UCQ_CONTROL_0_MBE_BUF_EMPTY_INTR_EN_WOFFSET                   0x0
#define ARVDE_UCQ_UCQ_CONTROL_0_MBE_BUF_EMPTY_INTR_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_CONTROL_0_MBE_BUF_EMPTY_INTR_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_CONTROL_0_MBE_BUF_EMPTY_INTR_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_CONTROL_0_MBE_BUF_EMPTY_INTR_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_UCQ_CONTROL_0_BSEV_BUF_EMPTY_INTR_EN_SHIFT                    _MK_SHIFT_CONST(5)
#define ARVDE_UCQ_UCQ_CONTROL_0_BSEV_BUF_EMPTY_INTR_EN_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_UCQ_UCQ_CONTROL_0_BSEV_BUF_EMPTY_INTR_EN_SHIFT)
#define ARVDE_UCQ_UCQ_CONTROL_0_BSEV_BUF_EMPTY_INTR_EN_RANGE                    5:5
#define ARVDE_UCQ_UCQ_CONTROL_0_BSEV_BUF_EMPTY_INTR_EN_WOFFSET                  0x0
#define ARVDE_UCQ_UCQ_CONTROL_0_BSEV_BUF_EMPTY_INTR_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_CONTROL_0_BSEV_BUF_EMPTY_INTR_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_CONTROL_0_BSEV_BUF_EMPTY_INTR_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_CONTROL_0_BSEV_BUF_EMPTY_INTR_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_UCQ_UCQ_INT_STATUS_0
#define ARVDE_UCQ_UCQ_INT_STATUS_0                      _MK_ADDR_CONST(0x2c04)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_SECURE                       0x0
#define ARVDE_UCQ_UCQ_INT_STATUS_0_WORD_COUNT                   0x1
#define ARVDE_UCQ_UCQ_INT_STATUS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_RESET_MASK                   _MK_MASK_CONST(0x813c)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_READ_MASK                    _MK_MASK_CONST(0x813c)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_WRITE_MASK                   _MK_MASK_CONST(0x813c)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_UCQ_INTR_SHIFT                       _MK_SHIFT_CONST(15)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_UCQ_INTR_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_UCQ_UCQ_INT_STATUS_0_UCQ_INTR_SHIFT)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_UCQ_INTR_RANGE                       15:15
#define ARVDE_UCQ_UCQ_INT_STATUS_0_UCQ_INTR_WOFFSET                     0x0
#define ARVDE_UCQ_UCQ_INT_STATUS_0_UCQ_INTR_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_UCQ_INTR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_UCQ_INTR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_UCQ_INTR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_UCQ_INT_STATUS_0_UCQ_ABORT_SHIFT                      _MK_SHIFT_CONST(8)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_UCQ_ABORT_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_UCQ_UCQ_INT_STATUS_0_UCQ_ABORT_SHIFT)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_UCQ_ABORT_RANGE                      8:8
#define ARVDE_UCQ_UCQ_INT_STATUS_0_UCQ_ABORT_WOFFSET                    0x0
#define ARVDE_UCQ_UCQ_INT_STATUS_0_UCQ_ABORT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_UCQ_ABORT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_UCQ_ABORT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_UCQ_ABORT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_UCQ_INT_STATUS_0_MBE_PONG_EMPTY_INTR_SHIFT                    _MK_SHIFT_CONST(5)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_MBE_PONG_EMPTY_INTR_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_UCQ_UCQ_INT_STATUS_0_MBE_PONG_EMPTY_INTR_SHIFT)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_MBE_PONG_EMPTY_INTR_RANGE                    5:5
#define ARVDE_UCQ_UCQ_INT_STATUS_0_MBE_PONG_EMPTY_INTR_WOFFSET                  0x0
#define ARVDE_UCQ_UCQ_INT_STATUS_0_MBE_PONG_EMPTY_INTR_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_MBE_PONG_EMPTY_INTR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_MBE_PONG_EMPTY_INTR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_MBE_PONG_EMPTY_INTR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_UCQ_INT_STATUS_0_MBE_PING_EMPTY_INTR_SHIFT                    _MK_SHIFT_CONST(4)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_MBE_PING_EMPTY_INTR_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_UCQ_UCQ_INT_STATUS_0_MBE_PING_EMPTY_INTR_SHIFT)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_MBE_PING_EMPTY_INTR_RANGE                    4:4
#define ARVDE_UCQ_UCQ_INT_STATUS_0_MBE_PING_EMPTY_INTR_WOFFSET                  0x0
#define ARVDE_UCQ_UCQ_INT_STATUS_0_MBE_PING_EMPTY_INTR_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_MBE_PING_EMPTY_INTR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_MBE_PING_EMPTY_INTR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_MBE_PING_EMPTY_INTR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_UCQ_INT_STATUS_0_BSEV_PONG_EMPTY_INTR_SHIFT                   _MK_SHIFT_CONST(3)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_BSEV_PONG_EMPTY_INTR_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_UCQ_UCQ_INT_STATUS_0_BSEV_PONG_EMPTY_INTR_SHIFT)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_BSEV_PONG_EMPTY_INTR_RANGE                   3:3
#define ARVDE_UCQ_UCQ_INT_STATUS_0_BSEV_PONG_EMPTY_INTR_WOFFSET                 0x0
#define ARVDE_UCQ_UCQ_INT_STATUS_0_BSEV_PONG_EMPTY_INTR_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_BSEV_PONG_EMPTY_INTR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_BSEV_PONG_EMPTY_INTR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_BSEV_PONG_EMPTY_INTR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_UCQ_INT_STATUS_0_BSEV_PING_EMPTY_INTR_SHIFT                   _MK_SHIFT_CONST(2)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_BSEV_PING_EMPTY_INTR_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_UCQ_UCQ_INT_STATUS_0_BSEV_PING_EMPTY_INTR_SHIFT)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_BSEV_PING_EMPTY_INTR_RANGE                   2:2
#define ARVDE_UCQ_UCQ_INT_STATUS_0_BSEV_PING_EMPTY_INTR_WOFFSET                 0x0
#define ARVDE_UCQ_UCQ_INT_STATUS_0_BSEV_PING_EMPTY_INTR_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_BSEV_PING_EMPTY_INTR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_BSEV_PING_EMPTY_INTR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_INT_STATUS_0_BSEV_PING_EMPTY_INTR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_UCQ_UCQ_BUFFER_STATUS_0
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0                   _MK_ADDR_CONST(0x2c08)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_SECURE                    0x0
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_WORD_COUNT                        0x1
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x3c)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x3c)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_READ_MASK                         _MK_MASK_CONST(0x3c)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_MBE_PONG_EMPTY_SHIFT                      _MK_SHIFT_CONST(5)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_MBE_PONG_EMPTY_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_UCQ_UCQ_BUFFER_STATUS_0_MBE_PONG_EMPTY_SHIFT)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_MBE_PONG_EMPTY_RANGE                      5:5
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_MBE_PONG_EMPTY_WOFFSET                    0x0
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_MBE_PONG_EMPTY_DEFAULT                    _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_MBE_PONG_EMPTY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_MBE_PONG_EMPTY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_MBE_PONG_EMPTY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_MBE_PING_EMPTY_SHIFT                      _MK_SHIFT_CONST(4)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_MBE_PING_EMPTY_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_UCQ_UCQ_BUFFER_STATUS_0_MBE_PING_EMPTY_SHIFT)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_MBE_PING_EMPTY_RANGE                      4:4
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_MBE_PING_EMPTY_WOFFSET                    0x0
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_MBE_PING_EMPTY_DEFAULT                    _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_MBE_PING_EMPTY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_MBE_PING_EMPTY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_MBE_PING_EMPTY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_BSEV_PONG_EMPTY_SHIFT                     _MK_SHIFT_CONST(3)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_BSEV_PONG_EMPTY_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_UCQ_UCQ_BUFFER_STATUS_0_BSEV_PONG_EMPTY_SHIFT)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_BSEV_PONG_EMPTY_RANGE                     3:3
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_BSEV_PONG_EMPTY_WOFFSET                   0x0
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_BSEV_PONG_EMPTY_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_BSEV_PONG_EMPTY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_BSEV_PONG_EMPTY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_BSEV_PONG_EMPTY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_BSEV_PING_EMPTY_SHIFT                     _MK_SHIFT_CONST(2)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_BSEV_PING_EMPTY_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_UCQ_UCQ_BUFFER_STATUS_0_BSEV_PING_EMPTY_SHIFT)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_BSEV_PING_EMPTY_RANGE                     2:2
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_BSEV_PING_EMPTY_WOFFSET                   0x0
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_BSEV_PING_EMPTY_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_BSEV_PING_EMPTY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_BSEV_PING_EMPTY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_BUFFER_STATUS_0_BSEV_PING_EMPTY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 11276 [0x2c0c]

// Reserved address 11280 [0x2c10]

// Reserved address 11284 [0x2c14]

// Reserved address 11288 [0x2c18]

// Reserved address 11292 [0x2c1c]

// Reserved address 11296 [0x2c20]

// Reserved address 11300 [0x2c24]

// Reserved address 11304 [0x2c28]

// Reserved address 11308 [0x2c2c]

// Register ARVDE_UCQ_BSEV_CONTROL_0
#define ARVDE_UCQ_BSEV_CONTROL_0                        _MK_ADDR_CONST(0x2c30)
#define ARVDE_UCQ_BSEV_CONTROL_0_SECURE                         0x0
#define ARVDE_UCQ_BSEV_CONTROL_0_WORD_COUNT                     0x1
#define ARVDE_UCQ_BSEV_CONTROL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_CONTROL_0_RESET_MASK                     _MK_MASK_CONST(0x11ff)
#define ARVDE_UCQ_BSEV_CONTROL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_CONTROL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_CONTROL_0_READ_MASK                      _MK_MASK_CONST(0x11ff)
#define ARVDE_UCQ_BSEV_CONTROL_0_WRITE_MASK                     _MK_MASK_CONST(0x11ff)
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_CMD_SRC_SHIFT                     _MK_SHIFT_CONST(12)
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_CMD_SRC_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_UCQ_BSEV_CONTROL_0_BSEV_CMD_SRC_SHIFT)
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_CMD_SRC_RANGE                     12:12
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_CMD_SRC_WOFFSET                   0x0
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_CMD_SRC_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_CMD_SRC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_CMD_SRC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_CMD_SRC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_CMD_SRC_IRAM                      _MK_ENUM_CONST(0)
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_CMD_SRC_DRAM                      _MK_ENUM_CONST(1)

#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_USE_BUF_DEPTH_INFO_SHIFT                  _MK_SHIFT_CONST(8)
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_USE_BUF_DEPTH_INFO_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_UCQ_BSEV_CONTROL_0_BSEV_USE_BUF_DEPTH_INFO_SHIFT)
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_USE_BUF_DEPTH_INFO_RANGE                  8:8
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_USE_BUF_DEPTH_INFO_WOFFSET                        0x0
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_USE_BUF_DEPTH_INFO_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_USE_BUF_DEPTH_INFO_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_USE_BUF_DEPTH_INFO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_USE_BUF_DEPTH_INFO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_BURST_SIZE_SHIFT                  _MK_SHIFT_CONST(4)
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_BURST_SIZE_FIELD                  _MK_FIELD_CONST(0xf, ARVDE_UCQ_BSEV_CONTROL_0_BSEV_BURST_SIZE_SHIFT)
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_BURST_SIZE_RANGE                  7:4
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_BURST_SIZE_WOFFSET                        0x0
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_BURST_SIZE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_BURST_SIZE_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_BURST_SIZE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_BURST_SIZE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_WATERMARK_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_WATERMARK_FIELD                   _MK_FIELD_CONST(0xf, ARVDE_UCQ_BSEV_CONTROL_0_BSEV_WATERMARK_SHIFT)
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_WATERMARK_RANGE                   3:0
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_WATERMARK_WOFFSET                 0x0
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_WATERMARK_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_WATERMARK_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_WATERMARK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_CONTROL_0_BSEV_WATERMARK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_UCQ_BSEV_PING_0
#define ARVDE_UCQ_BSEV_PING_0                   _MK_ADDR_CONST(0x2c34)
#define ARVDE_UCQ_BSEV_PING_0_SECURE                    0x0
#define ARVDE_UCQ_BSEV_PING_0_WORD_COUNT                        0x1
#define ARVDE_UCQ_BSEV_PING_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PING_0_RESET_MASK                        _MK_MASK_CONST(0xafffffff)
#define ARVDE_UCQ_BSEV_PING_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PING_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PING_0_READ_MASK                         _MK_MASK_CONST(0xafffffff)
#define ARVDE_UCQ_BSEV_PING_0_WRITE_MASK                        _MK_MASK_CONST(0xafffffff)
#define ARVDE_UCQ_BSEV_PING_0_PING_BUFFER_VLD_SHIFT                     _MK_SHIFT_CONST(31)
#define ARVDE_UCQ_BSEV_PING_0_PING_BUFFER_VLD_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_UCQ_BSEV_PING_0_PING_BUFFER_VLD_SHIFT)
#define ARVDE_UCQ_BSEV_PING_0_PING_BUFFER_VLD_RANGE                     31:31
#define ARVDE_UCQ_BSEV_PING_0_PING_BUFFER_VLD_WOFFSET                   0x0
#define ARVDE_UCQ_BSEV_PING_0_PING_BUFFER_VLD_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PING_0_PING_BUFFER_VLD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_BSEV_PING_0_PING_BUFFER_VLD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PING_0_PING_BUFFER_VLD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_BSEV_PING_0_ADDRWREN_SHIFT                    _MK_SHIFT_CONST(29)
#define ARVDE_UCQ_BSEV_PING_0_ADDRWREN_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_UCQ_BSEV_PING_0_ADDRWREN_SHIFT)
#define ARVDE_UCQ_BSEV_PING_0_ADDRWREN_RANGE                    29:29
#define ARVDE_UCQ_BSEV_PING_0_ADDRWREN_WOFFSET                  0x0
#define ARVDE_UCQ_BSEV_PING_0_ADDRWREN_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PING_0_ADDRWREN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_BSEV_PING_0_ADDRWREN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PING_0_ADDRWREN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_BSEV_PING_0_BSEV_PING_BUFFER_DEPTH_SHIFT                      _MK_SHIFT_CONST(16)
#define ARVDE_UCQ_BSEV_PING_0_BSEV_PING_BUFFER_DEPTH_FIELD                      _MK_FIELD_CONST(0xfff, ARVDE_UCQ_BSEV_PING_0_BSEV_PING_BUFFER_DEPTH_SHIFT)
#define ARVDE_UCQ_BSEV_PING_0_BSEV_PING_BUFFER_DEPTH_RANGE                      27:16
#define ARVDE_UCQ_BSEV_PING_0_BSEV_PING_BUFFER_DEPTH_WOFFSET                    0x0
#define ARVDE_UCQ_BSEV_PING_0_BSEV_PING_BUFFER_DEPTH_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PING_0_BSEV_PING_BUFFER_DEPTH_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define ARVDE_UCQ_BSEV_PING_0_BSEV_PING_BUFFER_DEPTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PING_0_BSEV_PING_BUFFER_DEPTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_BSEV_PING_0_BSEV_PING_START_ADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_UCQ_BSEV_PING_0_BSEV_PING_START_ADDR_FIELD                        _MK_FIELD_CONST(0xffff, ARVDE_UCQ_BSEV_PING_0_BSEV_PING_START_ADDR_SHIFT)
#define ARVDE_UCQ_BSEV_PING_0_BSEV_PING_START_ADDR_RANGE                        15:0
#define ARVDE_UCQ_BSEV_PING_0_BSEV_PING_START_ADDR_WOFFSET                      0x0
#define ARVDE_UCQ_BSEV_PING_0_BSEV_PING_START_ADDR_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PING_0_BSEV_PING_START_ADDR_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define ARVDE_UCQ_BSEV_PING_0_BSEV_PING_START_ADDR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PING_0_BSEV_PING_START_ADDR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_UCQ_BSEV_PONG_0
#define ARVDE_UCQ_BSEV_PONG_0                   _MK_ADDR_CONST(0x2c38)
#define ARVDE_UCQ_BSEV_PONG_0_SECURE                    0x0
#define ARVDE_UCQ_BSEV_PONG_0_WORD_COUNT                        0x1
#define ARVDE_UCQ_BSEV_PONG_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PONG_0_RESET_MASK                        _MK_MASK_CONST(0xafffffff)
#define ARVDE_UCQ_BSEV_PONG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PONG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PONG_0_READ_MASK                         _MK_MASK_CONST(0xafffffff)
#define ARVDE_UCQ_BSEV_PONG_0_WRITE_MASK                        _MK_MASK_CONST(0xafffffff)
#define ARVDE_UCQ_BSEV_PONG_0_PONG_BUFFER_VLD_SHIFT                     _MK_SHIFT_CONST(31)
#define ARVDE_UCQ_BSEV_PONG_0_PONG_BUFFER_VLD_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_UCQ_BSEV_PONG_0_PONG_BUFFER_VLD_SHIFT)
#define ARVDE_UCQ_BSEV_PONG_0_PONG_BUFFER_VLD_RANGE                     31:31
#define ARVDE_UCQ_BSEV_PONG_0_PONG_BUFFER_VLD_WOFFSET                   0x0
#define ARVDE_UCQ_BSEV_PONG_0_PONG_BUFFER_VLD_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PONG_0_PONG_BUFFER_VLD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_BSEV_PONG_0_PONG_BUFFER_VLD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PONG_0_PONG_BUFFER_VLD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_BSEV_PONG_0_ADDRWREN_SHIFT                    _MK_SHIFT_CONST(29)
#define ARVDE_UCQ_BSEV_PONG_0_ADDRWREN_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_UCQ_BSEV_PONG_0_ADDRWREN_SHIFT)
#define ARVDE_UCQ_BSEV_PONG_0_ADDRWREN_RANGE                    29:29
#define ARVDE_UCQ_BSEV_PONG_0_ADDRWREN_WOFFSET                  0x0
#define ARVDE_UCQ_BSEV_PONG_0_ADDRWREN_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PONG_0_ADDRWREN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_BSEV_PONG_0_ADDRWREN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PONG_0_ADDRWREN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_BSEV_PONG_0_BSEV_PONG_BUFFER_DEPTH_SHIFT                      _MK_SHIFT_CONST(16)
#define ARVDE_UCQ_BSEV_PONG_0_BSEV_PONG_BUFFER_DEPTH_FIELD                      _MK_FIELD_CONST(0xfff, ARVDE_UCQ_BSEV_PONG_0_BSEV_PONG_BUFFER_DEPTH_SHIFT)
#define ARVDE_UCQ_BSEV_PONG_0_BSEV_PONG_BUFFER_DEPTH_RANGE                      27:16
#define ARVDE_UCQ_BSEV_PONG_0_BSEV_PONG_BUFFER_DEPTH_WOFFSET                    0x0
#define ARVDE_UCQ_BSEV_PONG_0_BSEV_PONG_BUFFER_DEPTH_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PONG_0_BSEV_PONG_BUFFER_DEPTH_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define ARVDE_UCQ_BSEV_PONG_0_BSEV_PONG_BUFFER_DEPTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PONG_0_BSEV_PONG_BUFFER_DEPTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_BSEV_PONG_0_BSEV_PONG_START_ADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_UCQ_BSEV_PONG_0_BSEV_PONG_START_ADDR_FIELD                        _MK_FIELD_CONST(0xffff, ARVDE_UCQ_BSEV_PONG_0_BSEV_PONG_START_ADDR_SHIFT)
#define ARVDE_UCQ_BSEV_PONG_0_BSEV_PONG_START_ADDR_RANGE                        15:0
#define ARVDE_UCQ_BSEV_PONG_0_BSEV_PONG_START_ADDR_WOFFSET                      0x0
#define ARVDE_UCQ_BSEV_PONG_0_BSEV_PONG_START_ADDR_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PONG_0_BSEV_PONG_START_ADDR_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define ARVDE_UCQ_BSEV_PONG_0_BSEV_PONG_START_ADDR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PONG_0_BSEV_PONG_START_ADDR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 11324 [0x2c3c]

// Register ARVDE_UCQ_MBE_CONTROL_0
#define ARVDE_UCQ_MBE_CONTROL_0                 _MK_ADDR_CONST(0x2c40)
#define ARVDE_UCQ_MBE_CONTROL_0_SECURE                  0x0
#define ARVDE_UCQ_MBE_CONTROL_0_WORD_COUNT                      0x1
#define ARVDE_UCQ_MBE_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x11ff)
#define ARVDE_UCQ_MBE_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0x11ff)
#define ARVDE_UCQ_MBE_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x11ff)
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_CMD_SRC_SHIFT                       _MK_SHIFT_CONST(12)
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_CMD_SRC_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_UCQ_MBE_CONTROL_0_MBE_CMD_SRC_SHIFT)
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_CMD_SRC_RANGE                       12:12
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_CMD_SRC_WOFFSET                     0x0
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_CMD_SRC_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_CMD_SRC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_CMD_SRC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_CMD_SRC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_CMD_SRC_IRAM                        _MK_ENUM_CONST(0)
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_CMD_SRC_DRAM                        _MK_ENUM_CONST(1)

#define ARVDE_UCQ_MBE_CONTROL_0_MBE_USE_BUF_DEPTH_INFO_SHIFT                    _MK_SHIFT_CONST(8)
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_USE_BUF_DEPTH_INFO_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_UCQ_MBE_CONTROL_0_MBE_USE_BUF_DEPTH_INFO_SHIFT)
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_USE_BUF_DEPTH_INFO_RANGE                    8:8
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_USE_BUF_DEPTH_INFO_WOFFSET                  0x0
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_USE_BUF_DEPTH_INFO_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_USE_BUF_DEPTH_INFO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_USE_BUF_DEPTH_INFO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_USE_BUF_DEPTH_INFO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_MBE_CONTROL_0_MBE_BURST_SIZE_SHIFT                    _MK_SHIFT_CONST(4)
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_BURST_SIZE_FIELD                    _MK_FIELD_CONST(0xf, ARVDE_UCQ_MBE_CONTROL_0_MBE_BURST_SIZE_SHIFT)
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_BURST_SIZE_RANGE                    7:4
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_BURST_SIZE_WOFFSET                  0x0
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_BURST_SIZE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_BURST_SIZE_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_BURST_SIZE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_BURST_SIZE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_MBE_CONTROL_0_MBE_WATERMARK_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_WATERMARK_FIELD                     _MK_FIELD_CONST(0xf, ARVDE_UCQ_MBE_CONTROL_0_MBE_WATERMARK_SHIFT)
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_WATERMARK_RANGE                     3:0
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_WATERMARK_WOFFSET                   0x0
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_WATERMARK_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_WATERMARK_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_WATERMARK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_CONTROL_0_MBE_WATERMARK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_UCQ_MBE_PING_0
#define ARVDE_UCQ_MBE_PING_0                    _MK_ADDR_CONST(0x2c44)
#define ARVDE_UCQ_MBE_PING_0_SECURE                     0x0
#define ARVDE_UCQ_MBE_PING_0_WORD_COUNT                         0x1
#define ARVDE_UCQ_MBE_PING_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PING_0_RESET_MASK                         _MK_MASK_CONST(0xafffffff)
#define ARVDE_UCQ_MBE_PING_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PING_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PING_0_READ_MASK                  _MK_MASK_CONST(0xafffffff)
#define ARVDE_UCQ_MBE_PING_0_WRITE_MASK                         _MK_MASK_CONST(0xafffffff)
#define ARVDE_UCQ_MBE_PING_0_PING_BUFFER_VLD_SHIFT                      _MK_SHIFT_CONST(31)
#define ARVDE_UCQ_MBE_PING_0_PING_BUFFER_VLD_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_UCQ_MBE_PING_0_PING_BUFFER_VLD_SHIFT)
#define ARVDE_UCQ_MBE_PING_0_PING_BUFFER_VLD_RANGE                      31:31
#define ARVDE_UCQ_MBE_PING_0_PING_BUFFER_VLD_WOFFSET                    0x0
#define ARVDE_UCQ_MBE_PING_0_PING_BUFFER_VLD_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PING_0_PING_BUFFER_VLD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_MBE_PING_0_PING_BUFFER_VLD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PING_0_PING_BUFFER_VLD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_MBE_PING_0_ADDRWREN_SHIFT                     _MK_SHIFT_CONST(29)
#define ARVDE_UCQ_MBE_PING_0_ADDRWREN_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_UCQ_MBE_PING_0_ADDRWREN_SHIFT)
#define ARVDE_UCQ_MBE_PING_0_ADDRWREN_RANGE                     29:29
#define ARVDE_UCQ_MBE_PING_0_ADDRWREN_WOFFSET                   0x0
#define ARVDE_UCQ_MBE_PING_0_ADDRWREN_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PING_0_ADDRWREN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_MBE_PING_0_ADDRWREN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PING_0_ADDRWREN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_MBE_PING_0_MBE_PING_BUFFER_DEPTH_SHIFT                        _MK_SHIFT_CONST(16)
#define ARVDE_UCQ_MBE_PING_0_MBE_PING_BUFFER_DEPTH_FIELD                        _MK_FIELD_CONST(0xfff, ARVDE_UCQ_MBE_PING_0_MBE_PING_BUFFER_DEPTH_SHIFT)
#define ARVDE_UCQ_MBE_PING_0_MBE_PING_BUFFER_DEPTH_RANGE                        27:16
#define ARVDE_UCQ_MBE_PING_0_MBE_PING_BUFFER_DEPTH_WOFFSET                      0x0
#define ARVDE_UCQ_MBE_PING_0_MBE_PING_BUFFER_DEPTH_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PING_0_MBE_PING_BUFFER_DEPTH_DEFAULT_MASK                 _MK_MASK_CONST(0xfff)
#define ARVDE_UCQ_MBE_PING_0_MBE_PING_BUFFER_DEPTH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PING_0_MBE_PING_BUFFER_DEPTH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_MBE_PING_0_MBE_PING_START_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_UCQ_MBE_PING_0_MBE_PING_START_ADDR_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_UCQ_MBE_PING_0_MBE_PING_START_ADDR_SHIFT)
#define ARVDE_UCQ_MBE_PING_0_MBE_PING_START_ADDR_RANGE                  15:0
#define ARVDE_UCQ_MBE_PING_0_MBE_PING_START_ADDR_WOFFSET                        0x0
#define ARVDE_UCQ_MBE_PING_0_MBE_PING_START_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PING_0_MBE_PING_START_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_UCQ_MBE_PING_0_MBE_PING_START_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PING_0_MBE_PING_START_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_UCQ_MBE_PONG_0
#define ARVDE_UCQ_MBE_PONG_0                    _MK_ADDR_CONST(0x2c48)
#define ARVDE_UCQ_MBE_PONG_0_SECURE                     0x0
#define ARVDE_UCQ_MBE_PONG_0_WORD_COUNT                         0x1
#define ARVDE_UCQ_MBE_PONG_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PONG_0_RESET_MASK                         _MK_MASK_CONST(0xafffffff)
#define ARVDE_UCQ_MBE_PONG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PONG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PONG_0_READ_MASK                  _MK_MASK_CONST(0xafffffff)
#define ARVDE_UCQ_MBE_PONG_0_WRITE_MASK                         _MK_MASK_CONST(0xafffffff)
#define ARVDE_UCQ_MBE_PONG_0_PONG_BUFFER_VLD_SHIFT                      _MK_SHIFT_CONST(31)
#define ARVDE_UCQ_MBE_PONG_0_PONG_BUFFER_VLD_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_UCQ_MBE_PONG_0_PONG_BUFFER_VLD_SHIFT)
#define ARVDE_UCQ_MBE_PONG_0_PONG_BUFFER_VLD_RANGE                      31:31
#define ARVDE_UCQ_MBE_PONG_0_PONG_BUFFER_VLD_WOFFSET                    0x0
#define ARVDE_UCQ_MBE_PONG_0_PONG_BUFFER_VLD_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PONG_0_PONG_BUFFER_VLD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_MBE_PONG_0_PONG_BUFFER_VLD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PONG_0_PONG_BUFFER_VLD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_MBE_PONG_0_ADDRWREN_SHIFT                     _MK_SHIFT_CONST(29)
#define ARVDE_UCQ_MBE_PONG_0_ADDRWREN_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_UCQ_MBE_PONG_0_ADDRWREN_SHIFT)
#define ARVDE_UCQ_MBE_PONG_0_ADDRWREN_RANGE                     29:29
#define ARVDE_UCQ_MBE_PONG_0_ADDRWREN_WOFFSET                   0x0
#define ARVDE_UCQ_MBE_PONG_0_ADDRWREN_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PONG_0_ADDRWREN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_MBE_PONG_0_ADDRWREN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PONG_0_ADDRWREN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_MBE_PONG_0_MBE_PONG_BUFFER_DEPTH_SHIFT                        _MK_SHIFT_CONST(16)
#define ARVDE_UCQ_MBE_PONG_0_MBE_PONG_BUFFER_DEPTH_FIELD                        _MK_FIELD_CONST(0xfff, ARVDE_UCQ_MBE_PONG_0_MBE_PONG_BUFFER_DEPTH_SHIFT)
#define ARVDE_UCQ_MBE_PONG_0_MBE_PONG_BUFFER_DEPTH_RANGE                        27:16
#define ARVDE_UCQ_MBE_PONG_0_MBE_PONG_BUFFER_DEPTH_WOFFSET                      0x0
#define ARVDE_UCQ_MBE_PONG_0_MBE_PONG_BUFFER_DEPTH_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PONG_0_MBE_PONG_BUFFER_DEPTH_DEFAULT_MASK                 _MK_MASK_CONST(0xfff)
#define ARVDE_UCQ_MBE_PONG_0_MBE_PONG_BUFFER_DEPTH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PONG_0_MBE_PONG_BUFFER_DEPTH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_MBE_PONG_0_MBE_PONG_START_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_UCQ_MBE_PONG_0_MBE_PONG_START_ADDR_FIELD                  _MK_FIELD_CONST(0xffff, ARVDE_UCQ_MBE_PONG_0_MBE_PONG_START_ADDR_SHIFT)
#define ARVDE_UCQ_MBE_PONG_0_MBE_PONG_START_ADDR_RANGE                  15:0
#define ARVDE_UCQ_MBE_PONG_0_MBE_PONG_START_ADDR_WOFFSET                        0x0
#define ARVDE_UCQ_MBE_PONG_0_MBE_PONG_START_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PONG_0_MBE_PONG_START_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_UCQ_MBE_PONG_0_MBE_PONG_START_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PONG_0_MBE_PONG_START_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 11340 [0x2c4c]

// Register ARVDE_UCQ_BSEV_PING_DRAM_ADDR_0
#define ARVDE_UCQ_BSEV_PING_DRAM_ADDR_0                 _MK_ADDR_CONST(0x2c50)
#define ARVDE_UCQ_BSEV_PING_DRAM_ADDR_0_SECURE                  0x0
#define ARVDE_UCQ_BSEV_PING_DRAM_ADDR_0_WORD_COUNT                      0x1
#define ARVDE_UCQ_BSEV_PING_DRAM_ADDR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PING_DRAM_ADDR_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_UCQ_BSEV_PING_DRAM_ADDR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PING_DRAM_ADDR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PING_DRAM_ADDR_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_UCQ_BSEV_PING_DRAM_ADDR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_UCQ_BSEV_PING_DRAM_ADDR_0_START_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_UCQ_BSEV_PING_DRAM_ADDR_0_START_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_UCQ_BSEV_PING_DRAM_ADDR_0_START_SHIFT)
#define ARVDE_UCQ_BSEV_PING_DRAM_ADDR_0_START_RANGE                     31:0
#define ARVDE_UCQ_BSEV_PING_DRAM_ADDR_0_START_WOFFSET                   0x0
#define ARVDE_UCQ_BSEV_PING_DRAM_ADDR_0_START_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PING_DRAM_ADDR_0_START_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_UCQ_BSEV_PING_DRAM_ADDR_0_START_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PING_DRAM_ADDR_0_START_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_UCQ_BSEV_PONG_DRAM_ADDR_0
#define ARVDE_UCQ_BSEV_PONG_DRAM_ADDR_0                 _MK_ADDR_CONST(0x2c54)
#define ARVDE_UCQ_BSEV_PONG_DRAM_ADDR_0_SECURE                  0x0
#define ARVDE_UCQ_BSEV_PONG_DRAM_ADDR_0_WORD_COUNT                      0x1
#define ARVDE_UCQ_BSEV_PONG_DRAM_ADDR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PONG_DRAM_ADDR_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_UCQ_BSEV_PONG_DRAM_ADDR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PONG_DRAM_ADDR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PONG_DRAM_ADDR_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_UCQ_BSEV_PONG_DRAM_ADDR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_UCQ_BSEV_PONG_DRAM_ADDR_0_START_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_UCQ_BSEV_PONG_DRAM_ADDR_0_START_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_UCQ_BSEV_PONG_DRAM_ADDR_0_START_SHIFT)
#define ARVDE_UCQ_BSEV_PONG_DRAM_ADDR_0_START_RANGE                     31:0
#define ARVDE_UCQ_BSEV_PONG_DRAM_ADDR_0_START_WOFFSET                   0x0
#define ARVDE_UCQ_BSEV_PONG_DRAM_ADDR_0_START_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PONG_DRAM_ADDR_0_START_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define ARVDE_UCQ_BSEV_PONG_DRAM_ADDR_0_START_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_BSEV_PONG_DRAM_ADDR_0_START_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_UCQ_MBE_PING_DRAM_ADDR_0
#define ARVDE_UCQ_MBE_PING_DRAM_ADDR_0                  _MK_ADDR_CONST(0x2c60)
#define ARVDE_UCQ_MBE_PING_DRAM_ADDR_0_SECURE                   0x0
#define ARVDE_UCQ_MBE_PING_DRAM_ADDR_0_WORD_COUNT                       0x1
#define ARVDE_UCQ_MBE_PING_DRAM_ADDR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PING_DRAM_ADDR_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_UCQ_MBE_PING_DRAM_ADDR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PING_DRAM_ADDR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PING_DRAM_ADDR_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_UCQ_MBE_PING_DRAM_ADDR_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_UCQ_MBE_PING_DRAM_ADDR_0_START_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_UCQ_MBE_PING_DRAM_ADDR_0_START_FIELD                      _MK_FIELD_CONST(0xffffffff, ARVDE_UCQ_MBE_PING_DRAM_ADDR_0_START_SHIFT)
#define ARVDE_UCQ_MBE_PING_DRAM_ADDR_0_START_RANGE                      31:0
#define ARVDE_UCQ_MBE_PING_DRAM_ADDR_0_START_WOFFSET                    0x0
#define ARVDE_UCQ_MBE_PING_DRAM_ADDR_0_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PING_DRAM_ADDR_0_START_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_UCQ_MBE_PING_DRAM_ADDR_0_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PING_DRAM_ADDR_0_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_UCQ_MBE_PONG_DRAM_ADDR_0
#define ARVDE_UCQ_MBE_PONG_DRAM_ADDR_0                  _MK_ADDR_CONST(0x2c64)
#define ARVDE_UCQ_MBE_PONG_DRAM_ADDR_0_SECURE                   0x0
#define ARVDE_UCQ_MBE_PONG_DRAM_ADDR_0_WORD_COUNT                       0x1
#define ARVDE_UCQ_MBE_PONG_DRAM_ADDR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PONG_DRAM_ADDR_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_UCQ_MBE_PONG_DRAM_ADDR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PONG_DRAM_ADDR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PONG_DRAM_ADDR_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_UCQ_MBE_PONG_DRAM_ADDR_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_UCQ_MBE_PONG_DRAM_ADDR_0_START_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_UCQ_MBE_PONG_DRAM_ADDR_0_START_FIELD                      _MK_FIELD_CONST(0xffffffff, ARVDE_UCQ_MBE_PONG_DRAM_ADDR_0_START_SHIFT)
#define ARVDE_UCQ_MBE_PONG_DRAM_ADDR_0_START_RANGE                      31:0
#define ARVDE_UCQ_MBE_PONG_DRAM_ADDR_0_START_WOFFSET                    0x0
#define ARVDE_UCQ_MBE_PONG_DRAM_ADDR_0_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PONG_DRAM_ADDR_0_START_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define ARVDE_UCQ_MBE_PONG_DRAM_ADDR_0_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_MBE_PONG_DRAM_ADDR_0_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_UCQ_UCQ_STATUS_0
#define ARVDE_UCQ_UCQ_STATUS_0                  _MK_ADDR_CONST(0x2c70)
#define ARVDE_UCQ_UCQ_STATUS_0_SECURE                   0x0
#define ARVDE_UCQ_UCQ_STATUS_0_WORD_COUNT                       0x1
#define ARVDE_UCQ_UCQ_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x17)
#define ARVDE_UCQ_UCQ_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0x1f)
#define ARVDE_UCQ_UCQ_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_STATUS_0_READ_MASK                        _MK_MASK_CONST(0x1f)
#define ARVDE_UCQ_UCQ_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_STATUS_0_UCQ_ARB_IDLE_SHIFT                       _MK_SHIFT_CONST(4)
#define ARVDE_UCQ_UCQ_STATUS_0_UCQ_ARB_IDLE_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_UCQ_UCQ_STATUS_0_UCQ_ARB_IDLE_SHIFT)
#define ARVDE_UCQ_UCQ_STATUS_0_UCQ_ARB_IDLE_RANGE                       4:4
#define ARVDE_UCQ_UCQ_STATUS_0_UCQ_ARB_IDLE_WOFFSET                     0x0
#define ARVDE_UCQ_UCQ_STATUS_0_UCQ_ARB_IDLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_STATUS_0_UCQ_ARB_IDLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_STATUS_0_UCQ_ARB_IDLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_STATUS_0_UCQ_ARB_IDLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_UCQ_STATUS_0_BSEV_REQ_ACTV_SHIFT                      _MK_SHIFT_CONST(3)
#define ARVDE_UCQ_UCQ_STATUS_0_BSEV_REQ_ACTV_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_UCQ_UCQ_STATUS_0_BSEV_REQ_ACTV_SHIFT)
#define ARVDE_UCQ_UCQ_STATUS_0_BSEV_REQ_ACTV_RANGE                      3:3
#define ARVDE_UCQ_UCQ_STATUS_0_BSEV_REQ_ACTV_WOFFSET                    0x0
#define ARVDE_UCQ_UCQ_STATUS_0_BSEV_REQ_ACTV_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_STATUS_0_BSEV_REQ_ACTV_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_STATUS_0_BSEV_REQ_ACTV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_STATUS_0_BSEV_REQ_ACTV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_UCQ_STATUS_0_REQ_FIFO_EMPTY_SHIFT                     _MK_SHIFT_CONST(2)
#define ARVDE_UCQ_UCQ_STATUS_0_REQ_FIFO_EMPTY_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_UCQ_UCQ_STATUS_0_REQ_FIFO_EMPTY_SHIFT)
#define ARVDE_UCQ_UCQ_STATUS_0_REQ_FIFO_EMPTY_RANGE                     2:2
#define ARVDE_UCQ_UCQ_STATUS_0_REQ_FIFO_EMPTY_WOFFSET                   0x0
#define ARVDE_UCQ_UCQ_STATUS_0_REQ_FIFO_EMPTY_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_STATUS_0_REQ_FIFO_EMPTY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_STATUS_0_REQ_FIFO_EMPTY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_STATUS_0_REQ_FIFO_EMPTY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_UCQ_STATUS_0_RDATA_FIFO_EMPTY_SHIFT                   _MK_SHIFT_CONST(1)
#define ARVDE_UCQ_UCQ_STATUS_0_RDATA_FIFO_EMPTY_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_UCQ_UCQ_STATUS_0_RDATA_FIFO_EMPTY_SHIFT)
#define ARVDE_UCQ_UCQ_STATUS_0_RDATA_FIFO_EMPTY_RANGE                   1:1
#define ARVDE_UCQ_UCQ_STATUS_0_RDATA_FIFO_EMPTY_WOFFSET                 0x0
#define ARVDE_UCQ_UCQ_STATUS_0_RDATA_FIFO_EMPTY_DEFAULT                 _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_STATUS_0_RDATA_FIFO_EMPTY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_STATUS_0_RDATA_FIFO_EMPTY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_STATUS_0_RDATA_FIFO_EMPTY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_UCQ_STATUS_0_WDATA_FIFO_EMPTY_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_UCQ_UCQ_STATUS_0_WDATA_FIFO_EMPTY_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_UCQ_UCQ_STATUS_0_WDATA_FIFO_EMPTY_SHIFT)
#define ARVDE_UCQ_UCQ_STATUS_0_WDATA_FIFO_EMPTY_RANGE                   0:0
#define ARVDE_UCQ_UCQ_STATUS_0_WDATA_FIFO_EMPTY_WOFFSET                 0x0
#define ARVDE_UCQ_UCQ_STATUS_0_WDATA_FIFO_EMPTY_DEFAULT                 _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_STATUS_0_WDATA_FIFO_EMPTY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_STATUS_0_WDATA_FIFO_EMPTY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_STATUS_0_WDATA_FIFO_EMPTY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_UCQ_UCQ_DEBUG1_0
#define ARVDE_UCQ_UCQ_DEBUG1_0                  _MK_ADDR_CONST(0x2c74)
#define ARVDE_UCQ_UCQ_DEBUG1_0_SECURE                   0x0
#define ARVDE_UCQ_UCQ_DEBUG1_0_WORD_COUNT                       0x1
#define ARVDE_UCQ_UCQ_DEBUG1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_DEBUG1_0_RESET_MASK                       _MK_MASK_CONST(0x1f07ff)
#define ARVDE_UCQ_UCQ_DEBUG1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_DEBUG1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_DEBUG1_0_READ_MASK                        _MK_MASK_CONST(0x1f07ff)
#define ARVDE_UCQ_UCQ_DEBUG1_0_WRITE_MASK                       _MK_MASK_CONST(0x1f07ff)
#define ARVDE_UCQ_UCQ_DEBUG1_0_MBE_RDATA_FIFO_COUNT_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_UCQ_UCQ_DEBUG1_0_MBE_RDATA_FIFO_COUNT_FIELD                       _MK_FIELD_CONST(0xf, ARVDE_UCQ_UCQ_DEBUG1_0_MBE_RDATA_FIFO_COUNT_SHIFT)
#define ARVDE_UCQ_UCQ_DEBUG1_0_MBE_RDATA_FIFO_COUNT_RANGE                       3:0
#define ARVDE_UCQ_UCQ_DEBUG1_0_MBE_RDATA_FIFO_COUNT_WOFFSET                     0x0
#define ARVDE_UCQ_UCQ_DEBUG1_0_MBE_RDATA_FIFO_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_DEBUG1_0_MBE_RDATA_FIFO_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define ARVDE_UCQ_UCQ_DEBUG1_0_MBE_RDATA_FIFO_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_DEBUG1_0_MBE_RDATA_FIFO_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_UCQ_DEBUG1_0_BSEVCMD_RDATA_FIFO_COUNT_SHIFT                   _MK_SHIFT_CONST(4)
#define ARVDE_UCQ_UCQ_DEBUG1_0_BSEVCMD_RDATA_FIFO_COUNT_FIELD                   _MK_FIELD_CONST(0xf, ARVDE_UCQ_UCQ_DEBUG1_0_BSEVCMD_RDATA_FIFO_COUNT_SHIFT)
#define ARVDE_UCQ_UCQ_DEBUG1_0_BSEVCMD_RDATA_FIFO_COUNT_RANGE                   7:4
#define ARVDE_UCQ_UCQ_DEBUG1_0_BSEVCMD_RDATA_FIFO_COUNT_WOFFSET                 0x0
#define ARVDE_UCQ_UCQ_DEBUG1_0_BSEVCMD_RDATA_FIFO_COUNT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_DEBUG1_0_BSEVCMD_RDATA_FIFO_COUNT_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define ARVDE_UCQ_UCQ_DEBUG1_0_BSEVCMD_RDATA_FIFO_COUNT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_DEBUG1_0_BSEVCMD_RDATA_FIFO_COUNT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_UCQ_DEBUG1_0_BSEV_RDATA_FIFO_COUNT_SHIFT                      _MK_SHIFT_CONST(8)
#define ARVDE_UCQ_UCQ_DEBUG1_0_BSEV_RDATA_FIFO_COUNT_FIELD                      _MK_FIELD_CONST(0x7, ARVDE_UCQ_UCQ_DEBUG1_0_BSEV_RDATA_FIFO_COUNT_SHIFT)
#define ARVDE_UCQ_UCQ_DEBUG1_0_BSEV_RDATA_FIFO_COUNT_RANGE                      10:8
#define ARVDE_UCQ_UCQ_DEBUG1_0_BSEV_RDATA_FIFO_COUNT_WOFFSET                    0x0
#define ARVDE_UCQ_UCQ_DEBUG1_0_BSEV_RDATA_FIFO_COUNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_DEBUG1_0_BSEV_RDATA_FIFO_COUNT_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_UCQ_UCQ_DEBUG1_0_BSEV_RDATA_FIFO_COUNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_DEBUG1_0_BSEV_RDATA_FIFO_COUNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_UCQ_DEBUG1_0_XBAR_WDATA_FIFO_COUNT_SHIFT                      _MK_SHIFT_CONST(16)
#define ARVDE_UCQ_UCQ_DEBUG1_0_XBAR_WDATA_FIFO_COUNT_FIELD                      _MK_FIELD_CONST(0xf, ARVDE_UCQ_UCQ_DEBUG1_0_XBAR_WDATA_FIFO_COUNT_SHIFT)
#define ARVDE_UCQ_UCQ_DEBUG1_0_XBAR_WDATA_FIFO_COUNT_RANGE                      19:16
#define ARVDE_UCQ_UCQ_DEBUG1_0_XBAR_WDATA_FIFO_COUNT_WOFFSET                    0x0
#define ARVDE_UCQ_UCQ_DEBUG1_0_XBAR_WDATA_FIFO_COUNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_DEBUG1_0_XBAR_WDATA_FIFO_COUNT_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define ARVDE_UCQ_UCQ_DEBUG1_0_XBAR_WDATA_FIFO_COUNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_DEBUG1_0_XBAR_WDATA_FIFO_COUNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_UCQ_UCQ_DEBUG1_0_XBAR_REQ_FIFO_FULL_SHIFT                 _MK_SHIFT_CONST(20)
#define ARVDE_UCQ_UCQ_DEBUG1_0_XBAR_REQ_FIFO_FULL_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_UCQ_UCQ_DEBUG1_0_XBAR_REQ_FIFO_FULL_SHIFT)
#define ARVDE_UCQ_UCQ_DEBUG1_0_XBAR_REQ_FIFO_FULL_RANGE                 20:20
#define ARVDE_UCQ_UCQ_DEBUG1_0_XBAR_REQ_FIFO_FULL_WOFFSET                       0x0
#define ARVDE_UCQ_UCQ_DEBUG1_0_XBAR_REQ_FIFO_FULL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_DEBUG1_0_XBAR_REQ_FIFO_FULL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_UCQ_UCQ_DEBUG1_0_XBAR_REQ_FIFO_FULL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_UCQ_UCQ_DEBUG1_0_XBAR_REQ_FIFO_FULL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_CBC_VRAM_ADDR_0
#define ARVDE_CBC_VRAM_ADDR_0                   _MK_ADDR_CONST(0x2e00)
#define ARVDE_CBC_VRAM_ADDR_0_SECURE                    0x0
#define ARVDE_CBC_VRAM_ADDR_0_WORD_COUNT                        0x1
#define ARVDE_CBC_VRAM_ADDR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_CBC_VRAM_ADDR_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_CBC_VRAM_ADDR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_VRAM_ADDR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_CBC_VRAM_ADDR_0_READ_MASK                         _MK_MASK_CONST(0xfffffff)
#define ARVDE_CBC_VRAM_ADDR_0_WRITE_MASK                        _MK_MASK_CONST(0xfffffff)
#define ARVDE_CBC_VRAM_ADDR_0_MV_VRAM_BASE_ADDR_SHIFT                   _MK_SHIFT_CONST(14)
#define ARVDE_CBC_VRAM_ADDR_0_MV_VRAM_BASE_ADDR_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_CBC_VRAM_ADDR_0_MV_VRAM_BASE_ADDR_SHIFT)
#define ARVDE_CBC_VRAM_ADDR_0_MV_VRAM_BASE_ADDR_RANGE                   27:14
#define ARVDE_CBC_VRAM_ADDR_0_MV_VRAM_BASE_ADDR_WOFFSET                 0x0
#define ARVDE_CBC_VRAM_ADDR_0_MV_VRAM_BASE_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_CBC_VRAM_ADDR_0_MV_VRAM_BASE_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_VRAM_ADDR_0_MV_VRAM_BASE_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_CBC_VRAM_ADDR_0_MV_VRAM_BASE_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_CBC_VRAM_ADDR_0_VRAM_BASE_ADDR_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_CBC_VRAM_ADDR_0_VRAM_BASE_ADDR_FIELD                      _MK_FIELD_CONST(0x3fff, ARVDE_CBC_VRAM_ADDR_0_VRAM_BASE_ADDR_SHIFT)
#define ARVDE_CBC_VRAM_ADDR_0_VRAM_BASE_ADDR_RANGE                      13:0
#define ARVDE_CBC_VRAM_ADDR_0_VRAM_BASE_ADDR_WOFFSET                    0x0
#define ARVDE_CBC_VRAM_ADDR_0_VRAM_BASE_ADDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_VRAM_ADDR_0_VRAM_BASE_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_VRAM_ADDR_0_VRAM_BASE_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_CBC_VRAM_ADDR_0_VRAM_BASE_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_CBC_VRAM_PARAMS_0
#define ARVDE_CBC_VRAM_PARAMS_0                 _MK_ADDR_CONST(0x2e04)
#define ARVDE_CBC_VRAM_PARAMS_0_SECURE                  0x0
#define ARVDE_CBC_VRAM_PARAMS_0_WORD_COUNT                      0x1
#define ARVDE_CBC_VRAM_PARAMS_0_RESET_VAL                       _MK_MASK_CONST(0x100)
#define ARVDE_CBC_VRAM_PARAMS_0_RESET_MASK                      _MK_MASK_CONST(0x100)
#define ARVDE_CBC_VRAM_PARAMS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_VRAM_PARAMS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_CBC_VRAM_PARAMS_0_READ_MASK                       _MK_MASK_CONST(0x100)
#define ARVDE_CBC_VRAM_PARAMS_0_WRITE_MASK                      _MK_MASK_CONST(0x100)
#define ARVDE_CBC_VRAM_PARAMS_0_VRAM_PREFETCH_ENABLE_SHIFT                      _MK_SHIFT_CONST(8)
#define ARVDE_CBC_VRAM_PARAMS_0_VRAM_PREFETCH_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_CBC_VRAM_PARAMS_0_VRAM_PREFETCH_ENABLE_SHIFT)
#define ARVDE_CBC_VRAM_PARAMS_0_VRAM_PREFETCH_ENABLE_RANGE                      8:8
#define ARVDE_CBC_VRAM_PARAMS_0_VRAM_PREFETCH_ENABLE_WOFFSET                    0x0
#define ARVDE_CBC_VRAM_PARAMS_0_VRAM_PREFETCH_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define ARVDE_CBC_VRAM_PARAMS_0_VRAM_PREFETCH_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_CBC_VRAM_PARAMS_0_VRAM_PREFETCH_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_CBC_VRAM_PARAMS_0_VRAM_PREFETCH_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_VRAM_PARAMS_0_VRAM_PREFETCH_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define ARVDE_CBC_VRAM_PARAMS_0_VRAM_PREFETCH_ENABLE_ENABLE                     _MK_ENUM_CONST(1)


// Register ARVDE_CBC_CBC_PARAMS_0
#define ARVDE_CBC_CBC_PARAMS_0                  _MK_ADDR_CONST(0x2e08)
#define ARVDE_CBC_CBC_PARAMS_0_SECURE                   0x0
#define ARVDE_CBC_CBC_PARAMS_0_WORD_COUNT                       0x1
#define ARVDE_CBC_CBC_PARAMS_0_RESET_VAL                        _MK_MASK_CONST(0x3)
#define ARVDE_CBC_CBC_PARAMS_0_RESET_MASK                       _MK_MASK_CONST(0x73)
#define ARVDE_CBC_CBC_PARAMS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CBC_PARAMS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CBC_PARAMS_0_READ_MASK                        _MK_MASK_CONST(0x73)
#define ARVDE_CBC_CBC_PARAMS_0_WRITE_MASK                       _MK_MASK_CONST(0x73)
#define ARVDE_CBC_CBC_PARAMS_0_IDLE_COUNT_SHIFT                 _MK_SHIFT_CONST(4)
#define ARVDE_CBC_CBC_PARAMS_0_IDLE_COUNT_FIELD                 _MK_FIELD_CONST(0x7, ARVDE_CBC_CBC_PARAMS_0_IDLE_COUNT_SHIFT)
#define ARVDE_CBC_CBC_PARAMS_0_IDLE_COUNT_RANGE                 6:4
#define ARVDE_CBC_CBC_PARAMS_0_IDLE_COUNT_WOFFSET                       0x0
#define ARVDE_CBC_CBC_PARAMS_0_IDLE_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CBC_PARAMS_0_IDLE_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define ARVDE_CBC_CBC_PARAMS_0_IDLE_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CBC_PARAMS_0_IDLE_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_CBC_CBC_PARAMS_0_IDLE_ENABLE_SHIFT                        _MK_SHIFT_CONST(1)
#define ARVDE_CBC_CBC_PARAMS_0_IDLE_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_CBC_CBC_PARAMS_0_IDLE_ENABLE_SHIFT)
#define ARVDE_CBC_CBC_PARAMS_0_IDLE_ENABLE_RANGE                        1:1
#define ARVDE_CBC_CBC_PARAMS_0_IDLE_ENABLE_WOFFSET                      0x0
#define ARVDE_CBC_CBC_PARAMS_0_IDLE_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define ARVDE_CBC_CBC_PARAMS_0_IDLE_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ARVDE_CBC_CBC_PARAMS_0_IDLE_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CBC_PARAMS_0_IDLE_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CBC_PARAMS_0_IDLE_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define ARVDE_CBC_CBC_PARAMS_0_IDLE_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define ARVDE_CBC_CBC_PARAMS_0_LOOK_AHEAD_ENABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_CBC_CBC_PARAMS_0_LOOK_AHEAD_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_CBC_CBC_PARAMS_0_LOOK_AHEAD_ENABLE_SHIFT)
#define ARVDE_CBC_CBC_PARAMS_0_LOOK_AHEAD_ENABLE_RANGE                  0:0
#define ARVDE_CBC_CBC_PARAMS_0_LOOK_AHEAD_ENABLE_WOFFSET                        0x0
#define ARVDE_CBC_CBC_PARAMS_0_LOOK_AHEAD_ENABLE_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_CBC_CBC_PARAMS_0_LOOK_AHEAD_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_CBC_CBC_PARAMS_0_LOOK_AHEAD_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CBC_PARAMS_0_LOOK_AHEAD_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CBC_PARAMS_0_LOOK_AHEAD_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define ARVDE_CBC_CBC_PARAMS_0_LOOK_AHEAD_ENABLE_ENABLE                 _MK_ENUM_CONST(1)


// Register ARVDE_CBC_SOFT_RESET_CMD_0
#define ARVDE_CBC_SOFT_RESET_CMD_0                      _MK_ADDR_CONST(0x2e0c)
#define ARVDE_CBC_SOFT_RESET_CMD_0_SECURE                       0x0
#define ARVDE_CBC_SOFT_RESET_CMD_0_WORD_COUNT                   0x1
#define ARVDE_CBC_SOFT_RESET_CMD_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_SOFT_RESET_CMD_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define ARVDE_CBC_SOFT_RESET_CMD_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_SOFT_RESET_CMD_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_CBC_SOFT_RESET_CMD_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define ARVDE_CBC_SOFT_RESET_CMD_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define ARVDE_CBC_SOFT_RESET_CMD_0_BDEC_SOFT_INIT_SHIFT                 _MK_SHIFT_CONST(1)
#define ARVDE_CBC_SOFT_RESET_CMD_0_BDEC_SOFT_INIT_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_CBC_SOFT_RESET_CMD_0_BDEC_SOFT_INIT_SHIFT)
#define ARVDE_CBC_SOFT_RESET_CMD_0_BDEC_SOFT_INIT_RANGE                 1:1
#define ARVDE_CBC_SOFT_RESET_CMD_0_BDEC_SOFT_INIT_WOFFSET                       0x0
#define ARVDE_CBC_SOFT_RESET_CMD_0_BDEC_SOFT_INIT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_SOFT_RESET_CMD_0_BDEC_SOFT_INIT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_CBC_SOFT_RESET_CMD_0_BDEC_SOFT_INIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_SOFT_RESET_CMD_0_BDEC_SOFT_INIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_CBC_SOFT_RESET_CMD_0_CTX_VAR_SOFT_INIT_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_CBC_SOFT_RESET_CMD_0_CTX_VAR_SOFT_INIT_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_CBC_SOFT_RESET_CMD_0_CTX_VAR_SOFT_INIT_SHIFT)
#define ARVDE_CBC_SOFT_RESET_CMD_0_CTX_VAR_SOFT_INIT_RANGE                      0:0
#define ARVDE_CBC_SOFT_RESET_CMD_0_CTX_VAR_SOFT_INIT_WOFFSET                    0x0
#define ARVDE_CBC_SOFT_RESET_CMD_0_CTX_VAR_SOFT_INIT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_SOFT_RESET_CMD_0_CTX_VAR_SOFT_INIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_CBC_SOFT_RESET_CMD_0_CTX_VAR_SOFT_INIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_CBC_SOFT_RESET_CMD_0_CTX_VAR_SOFT_INIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_CBC_BDEC_STATE_RESTORE_0
#define ARVDE_CBC_BDEC_STATE_RESTORE_0                  _MK_ADDR_CONST(0x2e10)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_SECURE                   0x0
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_WORD_COUNT                       0x1
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_RESET_MASK                       _MK_MASK_CONST(0x17fffff)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_READ_MASK                        _MK_MASK_CONST(0x17fffff)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_WRITE_MASK                       _MK_MASK_CONST(0x17fffff)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_BDEC_INIT_SHIFT                  _MK_SHIFT_CONST(24)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_BDEC_INIT_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_CBC_BDEC_STATE_RESTORE_0_BDEC_INIT_SHIFT)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_BDEC_INIT_RANGE                  24:24
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_BDEC_INIT_WOFFSET                        0x0
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_BDEC_INIT_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_BDEC_INIT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_BDEC_INIT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_BDEC_INIT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_CBC_BDEC_STATE_RESTORE_0_BDEC_FLUSH_BITS_SHIFT                    _MK_SHIFT_CONST(18)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_BDEC_FLUSH_BITS_FIELD                    _MK_FIELD_CONST(0x1f, ARVDE_CBC_BDEC_STATE_RESTORE_0_BDEC_FLUSH_BITS_SHIFT)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_BDEC_FLUSH_BITS_RANGE                    22:18
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_BDEC_FLUSH_BITS_WOFFSET                  0x0
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_BDEC_FLUSH_BITS_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_BDEC_FLUSH_BITS_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_BDEC_FLUSH_BITS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_BDEC_FLUSH_BITS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_CBC_BDEC_STATE_RESTORE_0_CODIRANGE_SHIFT                  _MK_SHIFT_CONST(9)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_CODIRANGE_FIELD                  _MK_FIELD_CONST(0x1ff, ARVDE_CBC_BDEC_STATE_RESTORE_0_CODIRANGE_SHIFT)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_CODIRANGE_RANGE                  17:9
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_CODIRANGE_WOFFSET                        0x0
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_CODIRANGE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_CODIRANGE_DEFAULT_MASK                   _MK_MASK_CONST(0x1ff)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_CODIRANGE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_CODIRANGE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_CBC_BDEC_STATE_RESTORE_0_CODIOFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_CODIOFFSET_FIELD                 _MK_FIELD_CONST(0x1ff, ARVDE_CBC_BDEC_STATE_RESTORE_0_CODIOFFSET_SHIFT)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_CODIOFFSET_RANGE                 8:0
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_CODIOFFSET_WOFFSET                       0x0
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_CODIOFFSET_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_CODIOFFSET_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_CODIOFFSET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_BDEC_STATE_RESTORE_0_CODIOFFSET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_CBC_CTX_MEM_LOAD_CMD_0
#define ARVDE_CBC_CTX_MEM_LOAD_CMD_0                    _MK_ADDR_CONST(0x2e14)
#define ARVDE_CBC_CTX_MEM_LOAD_CMD_0_SECURE                     0x0
#define ARVDE_CBC_CTX_MEM_LOAD_CMD_0_WORD_COUNT                         0x1
#define ARVDE_CBC_CTX_MEM_LOAD_CMD_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CTX_MEM_LOAD_CMD_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CTX_MEM_LOAD_CMD_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CTX_MEM_LOAD_CMD_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CTX_MEM_LOAD_CMD_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_CBC_CTX_MEM_LOAD_CMD_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define ARVDE_CBC_CTX_MEM_LOAD_CMD_0_CTX_MEM_INIT_ADDRESS_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_CBC_CTX_MEM_LOAD_CMD_0_CTX_MEM_INIT_ADDRESS_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_CBC_CTX_MEM_LOAD_CMD_0_CTX_MEM_INIT_ADDRESS_SHIFT)
#define ARVDE_CBC_CTX_MEM_LOAD_CMD_0_CTX_MEM_INIT_ADDRESS_RANGE                 0:0
#define ARVDE_CBC_CTX_MEM_LOAD_CMD_0_CTX_MEM_INIT_ADDRESS_WOFFSET                       0x0
#define ARVDE_CBC_CTX_MEM_LOAD_CMD_0_CTX_MEM_INIT_ADDRESS_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CTX_MEM_LOAD_CMD_0_CTX_MEM_INIT_ADDRESS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CTX_MEM_LOAD_CMD_0_CTX_MEM_INIT_ADDRESS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CTX_MEM_LOAD_CMD_0_CTX_MEM_INIT_ADDRESS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_CBC_CTX_MEM_LOAD_DATA_0
#define ARVDE_CBC_CTX_MEM_LOAD_DATA_0                   _MK_ADDR_CONST(0x2e18)
#define ARVDE_CBC_CTX_MEM_LOAD_DATA_0_SECURE                    0x0
#define ARVDE_CBC_CTX_MEM_LOAD_DATA_0_WORD_COUNT                        0x1
#define ARVDE_CBC_CTX_MEM_LOAD_DATA_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CTX_MEM_LOAD_DATA_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CTX_MEM_LOAD_DATA_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CTX_MEM_LOAD_DATA_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CTX_MEM_LOAD_DATA_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_CBC_CTX_MEM_LOAD_DATA_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_CBC_CTX_MEM_LOAD_DATA_0_CTX_MEM_LOAD_DATA_DWORD_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_CBC_CTX_MEM_LOAD_DATA_0_CTX_MEM_LOAD_DATA_DWORD_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_CBC_CTX_MEM_LOAD_DATA_0_CTX_MEM_LOAD_DATA_DWORD_SHIFT)
#define ARVDE_CBC_CTX_MEM_LOAD_DATA_0_CTX_MEM_LOAD_DATA_DWORD_RANGE                     31:0
#define ARVDE_CBC_CTX_MEM_LOAD_DATA_0_CTX_MEM_LOAD_DATA_DWORD_WOFFSET                   0x0
#define ARVDE_CBC_CTX_MEM_LOAD_DATA_0_CTX_MEM_LOAD_DATA_DWORD_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CTX_MEM_LOAD_DATA_0_CTX_MEM_LOAD_DATA_DWORD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CTX_MEM_LOAD_DATA_0_CTX_MEM_LOAD_DATA_DWORD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CTX_MEM_LOAD_DATA_0_CTX_MEM_LOAD_DATA_DWORD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_CBC_CTX_MEM_READ_DATA_0
#define ARVDE_CBC_CTX_MEM_READ_DATA_0                   _MK_ADDR_CONST(0x2e1c)
#define ARVDE_CBC_CTX_MEM_READ_DATA_0_SECURE                    0x0
#define ARVDE_CBC_CTX_MEM_READ_DATA_0_WORD_COUNT                        0x1
#define ARVDE_CBC_CTX_MEM_READ_DATA_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CTX_MEM_READ_DATA_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CTX_MEM_READ_DATA_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CTX_MEM_READ_DATA_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CTX_MEM_READ_DATA_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ARVDE_CBC_CTX_MEM_READ_DATA_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CTX_MEM_READ_DATA_0_CTX_MEM_READ_DATA_DWORD_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_CBC_CTX_MEM_READ_DATA_0_CTX_MEM_READ_DATA_DWORD_FIELD                     _MK_FIELD_CONST(0xffffffff, ARVDE_CBC_CTX_MEM_READ_DATA_0_CTX_MEM_READ_DATA_DWORD_SHIFT)
#define ARVDE_CBC_CTX_MEM_READ_DATA_0_CTX_MEM_READ_DATA_DWORD_RANGE                     31:0
#define ARVDE_CBC_CTX_MEM_READ_DATA_0_CTX_MEM_READ_DATA_DWORD_WOFFSET                   0x0
#define ARVDE_CBC_CTX_MEM_READ_DATA_0_CTX_MEM_READ_DATA_DWORD_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CTX_MEM_READ_DATA_0_CTX_MEM_READ_DATA_DWORD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CTX_MEM_READ_DATA_0_CTX_MEM_READ_DATA_DWORD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CTX_MEM_READ_DATA_0_CTX_MEM_READ_DATA_DWORD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_CBC_BSEV_RESULT_PUSH_DATA_0
#define ARVDE_CBC_BSEV_RESULT_PUSH_DATA_0                       _MK_ADDR_CONST(0x2e20)
#define ARVDE_CBC_BSEV_RESULT_PUSH_DATA_0_SECURE                        0x0
#define ARVDE_CBC_BSEV_RESULT_PUSH_DATA_0_WORD_COUNT                    0x1
#define ARVDE_CBC_BSEV_RESULT_PUSH_DATA_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_CBC_BSEV_RESULT_PUSH_DATA_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_BSEV_RESULT_PUSH_DATA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_CBC_BSEV_RESULT_PUSH_DATA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_BSEV_RESULT_PUSH_DATA_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_CBC_BSEV_RESULT_PUSH_DATA_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_CBC_BSEV_RESULT_PUSH_DATA_0_BSEV_RESULT_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_CBC_BSEV_RESULT_PUSH_DATA_0_BSEV_RESULT_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, ARVDE_CBC_BSEV_RESULT_PUSH_DATA_0_BSEV_RESULT_DATA_SHIFT)
#define ARVDE_CBC_BSEV_RESULT_PUSH_DATA_0_BSEV_RESULT_DATA_RANGE                        31:0
#define ARVDE_CBC_BSEV_RESULT_PUSH_DATA_0_BSEV_RESULT_DATA_WOFFSET                      0x0
#define ARVDE_CBC_BSEV_RESULT_PUSH_DATA_0_BSEV_RESULT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_CBC_BSEV_RESULT_PUSH_DATA_0_BSEV_RESULT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_CBC_BSEV_RESULT_PUSH_DATA_0_BSEV_RESULT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_CBC_BSEV_RESULT_PUSH_DATA_0_BSEV_RESULT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_CBC_DEBUG_CONTROL_0
#define ARVDE_CBC_DEBUG_CONTROL_0                       _MK_ADDR_CONST(0x2e24)
#define ARVDE_CBC_DEBUG_CONTROL_0_SECURE                        0x0
#define ARVDE_CBC_DEBUG_CONTROL_0_WORD_COUNT                    0x1
#define ARVDE_CBC_DEBUG_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_CBC_DEBUG_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0x1f)
#define ARVDE_CBC_DEBUG_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_CBC_DEBUG_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_DEBUG_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0x1f)
#define ARVDE_CBC_DEBUG_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0x1f)
#define ARVDE_CBC_DEBUG_CONTROL_0_DEBUG_MUX_SEL_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_CBC_DEBUG_CONTROL_0_DEBUG_MUX_SEL_FIELD                   _MK_FIELD_CONST(0x1f, ARVDE_CBC_DEBUG_CONTROL_0_DEBUG_MUX_SEL_SHIFT)
#define ARVDE_CBC_DEBUG_CONTROL_0_DEBUG_MUX_SEL_RANGE                   4:0
#define ARVDE_CBC_DEBUG_CONTROL_0_DEBUG_MUX_SEL_WOFFSET                 0x0
#define ARVDE_CBC_DEBUG_CONTROL_0_DEBUG_MUX_SEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_CBC_DEBUG_CONTROL_0_DEBUG_MUX_SEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define ARVDE_CBC_DEBUG_CONTROL_0_DEBUG_MUX_SEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_CBC_DEBUG_CONTROL_0_DEBUG_MUX_SEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_CBC_DEBUG_DATA_0
#define ARVDE_CBC_DEBUG_DATA_0                  _MK_ADDR_CONST(0x2e28)
#define ARVDE_CBC_DEBUG_DATA_0_SECURE                   0x0
#define ARVDE_CBC_DEBUG_DATA_0_WORD_COUNT                       0x1
#define ARVDE_CBC_DEBUG_DATA_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_CBC_DEBUG_DATA_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_DEBUG_DATA_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_CBC_DEBUG_DATA_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_DEBUG_DATA_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_CBC_DEBUG_DATA_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_DEBUG_DATA_0_DEBUG_RESULT_DATA_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_CBC_DEBUG_DATA_0_DEBUG_RESULT_DATA_FIELD                  _MK_FIELD_CONST(0xffffffff, ARVDE_CBC_DEBUG_DATA_0_DEBUG_RESULT_DATA_SHIFT)
#define ARVDE_CBC_DEBUG_DATA_0_DEBUG_RESULT_DATA_RANGE                  31:0
#define ARVDE_CBC_DEBUG_DATA_0_DEBUG_RESULT_DATA_WOFFSET                        0x0
#define ARVDE_CBC_DEBUG_DATA_0_DEBUG_RESULT_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_CBC_DEBUG_DATA_0_DEBUG_RESULT_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_CBC_DEBUG_DATA_0_DEBUG_RESULT_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_CBC_DEBUG_DATA_0_DEBUG_RESULT_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_CBC_SEQ_CONFIG_0
#define ARVDE_CBC_SEQ_CONFIG_0                  _MK_ADDR_CONST(0x2e2c)
#define ARVDE_CBC_SEQ_CONFIG_0_SECURE                   0x0
#define ARVDE_CBC_SEQ_CONFIG_0_WORD_COUNT                       0x1
#define ARVDE_CBC_SEQ_CONFIG_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_CBC_SEQ_CONFIG_0_RESET_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_CBC_SEQ_CONFIG_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_CBC_SEQ_CONFIG_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_SEQ_CONFIG_0_READ_MASK                        _MK_MASK_CONST(0x7)
#define ARVDE_CBC_SEQ_CONFIG_0_WRITE_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_CBC_SEQ_CONFIG_0_V_STD_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_CBC_SEQ_CONFIG_0_V_STD_FIELD                      _MK_FIELD_CONST(0x7, ARVDE_CBC_SEQ_CONFIG_0_V_STD_SHIFT)
#define ARVDE_CBC_SEQ_CONFIG_0_V_STD_RANGE                      2:0
#define ARVDE_CBC_SEQ_CONFIG_0_V_STD_WOFFSET                    0x0
#define ARVDE_CBC_SEQ_CONFIG_0_V_STD_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_SEQ_CONFIG_0_V_STD_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_CBC_SEQ_CONFIG_0_V_STD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_CBC_SEQ_CONFIG_0_V_STD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_SEQ_CONFIG_0_V_STD_H264                       _MK_ENUM_CONST(0)
#define ARVDE_CBC_SEQ_CONFIG_0_V_STD_VP8                        _MK_ENUM_CONST(1)


// Register ARVDE_CBC_LL_COUNT_0
#define ARVDE_CBC_LL_COUNT_0                    _MK_ADDR_CONST(0x2e30)
#define ARVDE_CBC_LL_COUNT_0_SECURE                     0x0
#define ARVDE_CBC_LL_COUNT_0_WORD_COUNT                         0x1
#define ARVDE_CBC_LL_COUNT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_LL_COUNT_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define ARVDE_CBC_LL_COUNT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_CBC_LL_COUNT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_LL_COUNT_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define ARVDE_CBC_LL_COUNT_0_WRITE_MASK                         _MK_MASK_CONST(0xf)
#define ARVDE_CBC_LL_COUNT_0_COEF_LL_COUNT_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_CBC_LL_COUNT_0_COEF_LL_COUNT_FIELD                        _MK_FIELD_CONST(0xf, ARVDE_CBC_LL_COUNT_0_COEF_LL_COUNT_SHIFT)
#define ARVDE_CBC_LL_COUNT_0_COEF_LL_COUNT_RANGE                        3:0
#define ARVDE_CBC_LL_COUNT_0_COEF_LL_COUNT_WOFFSET                      0x0
#define ARVDE_CBC_LL_COUNT_0_COEF_LL_COUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_CBC_LL_COUNT_0_COEF_LL_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define ARVDE_CBC_LL_COUNT_0_COEF_LL_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_CBC_LL_COUNT_0_COEF_LL_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_CBC_SEGMENT_ID_PROB_VP8_0
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0                 _MK_ADDR_CONST(0x2e34)
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SECURE                  0x0
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_WORD_COUNT                      0x1
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_2_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_2_FIELD                 _MK_FIELD_CONST(0xff, ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_2_SHIFT)
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_2_RANGE                 23:16
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_2_WOFFSET                       0x0
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_2_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_1_SHIFT                 _MK_SHIFT_CONST(8)
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_1_FIELD                 _MK_FIELD_CONST(0xff, ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_1_SHIFT)
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_1_RANGE                 15:8
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_1_WOFFSET                       0x0
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_0_FIELD                 _MK_FIELD_CONST(0xff, ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_0_SHIFT)
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_0_RANGE                 7:0
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_0_WOFFSET                       0x0
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_SEGMENT_ID_PROB_VP8_0_SEGMENT_ID_PROB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_CBC_REF_FRAME_SIGN_BIAS_0
#define ARVDE_CBC_REF_FRAME_SIGN_BIAS_0                 _MK_ADDR_CONST(0x2e38)
#define ARVDE_CBC_REF_FRAME_SIGN_BIAS_0_SECURE                  0x0
#define ARVDE_CBC_REF_FRAME_SIGN_BIAS_0_WORD_COUNT                      0x1
#define ARVDE_CBC_REF_FRAME_SIGN_BIAS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_REF_FRAME_SIGN_BIAS_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_CBC_REF_FRAME_SIGN_BIAS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_REF_FRAME_SIGN_BIAS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_CBC_REF_FRAME_SIGN_BIAS_0_READ_MASK                       _MK_MASK_CONST(0x3)
#define ARVDE_CBC_REF_FRAME_SIGN_BIAS_0_WRITE_MASK                      _MK_MASK_CONST(0x3)
#define ARVDE_CBC_REF_FRAME_SIGN_BIAS_0_ALTREF_SIGN_BIAS_SHIFT                  _MK_SHIFT_CONST(1)
#define ARVDE_CBC_REF_FRAME_SIGN_BIAS_0_ALTREF_SIGN_BIAS_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_CBC_REF_FRAME_SIGN_BIAS_0_ALTREF_SIGN_BIAS_SHIFT)
#define ARVDE_CBC_REF_FRAME_SIGN_BIAS_0_ALTREF_SIGN_BIAS_RANGE                  1:1
#define ARVDE_CBC_REF_FRAME_SIGN_BIAS_0_ALTREF_SIGN_BIAS_WOFFSET                        0x0
#define ARVDE_CBC_REF_FRAME_SIGN_BIAS_0_ALTREF_SIGN_BIAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_CBC_REF_FRAME_SIGN_BIAS_0_ALTREF_SIGN_BIAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_CBC_REF_FRAME_SIGN_BIAS_0_ALTREF_SIGN_BIAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_CBC_REF_FRAME_SIGN_BIAS_0_ALTREF_SIGN_BIAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_CBC_REF_FRAME_SIGN_BIAS_0_GOLDEN_SIGN_BIAS_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_CBC_REF_FRAME_SIGN_BIAS_0_GOLDEN_SIGN_BIAS_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_CBC_REF_FRAME_SIGN_BIAS_0_GOLDEN_SIGN_BIAS_SHIFT)
#define ARVDE_CBC_REF_FRAME_SIGN_BIAS_0_GOLDEN_SIGN_BIAS_RANGE                  0:0
#define ARVDE_CBC_REF_FRAME_SIGN_BIAS_0_GOLDEN_SIGN_BIAS_WOFFSET                        0x0
#define ARVDE_CBC_REF_FRAME_SIGN_BIAS_0_GOLDEN_SIGN_BIAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_CBC_REF_FRAME_SIGN_BIAS_0_GOLDEN_SIGN_BIAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_CBC_REF_FRAME_SIGN_BIAS_0_GOLDEN_SIGN_BIAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_CBC_REF_FRAME_SIGN_BIAS_0_GOLDEN_SIGN_BIAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_CBC_HDR_BED_STATE_0
#define ARVDE_CBC_HDR_BED_STATE_0                       _MK_ADDR_CONST(0x2e3c)
#define ARVDE_CBC_HDR_BED_STATE_0_SECURE                        0x0
#define ARVDE_CBC_HDR_BED_STATE_0_WORD_COUNT                    0x1
#define ARVDE_CBC_HDR_BED_STATE_0_RESET_VAL                     _MK_MASK_CONST(0xff00)
#define ARVDE_CBC_HDR_BED_STATE_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_CBC_HDR_BED_STATE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_CBC_HDR_BED_STATE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_HDR_BED_STATE_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define ARVDE_CBC_HDR_BED_STATE_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_CBC_HDR_BED_STATE_0_HDR_VALUE_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_CBC_HDR_BED_STATE_0_HDR_VALUE_FIELD                       _MK_FIELD_CONST(0xff, ARVDE_CBC_HDR_BED_STATE_0_HDR_VALUE_SHIFT)
#define ARVDE_CBC_HDR_BED_STATE_0_HDR_VALUE_RANGE                       7:0
#define ARVDE_CBC_HDR_BED_STATE_0_HDR_VALUE_WOFFSET                     0x0
#define ARVDE_CBC_HDR_BED_STATE_0_HDR_VALUE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_CBC_HDR_BED_STATE_0_HDR_VALUE_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define ARVDE_CBC_HDR_BED_STATE_0_HDR_VALUE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_HDR_BED_STATE_0_HDR_VALUE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_CBC_HDR_BED_STATE_0_HDR_RANGE_SHIFT                       _MK_SHIFT_CONST(8)
#define ARVDE_CBC_HDR_BED_STATE_0_HDR_RANGE_FIELD                       _MK_FIELD_CONST(0xff, ARVDE_CBC_HDR_BED_STATE_0_HDR_RANGE_SHIFT)
#define ARVDE_CBC_HDR_BED_STATE_0_HDR_RANGE_RANGE                       15:8
#define ARVDE_CBC_HDR_BED_STATE_0_HDR_RANGE_WOFFSET                     0x0
#define ARVDE_CBC_HDR_BED_STATE_0_HDR_RANGE_DEFAULT                     _MK_MASK_CONST(0xff)
#define ARVDE_CBC_HDR_BED_STATE_0_HDR_RANGE_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define ARVDE_CBC_HDR_BED_STATE_0_HDR_RANGE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_HDR_BED_STATE_0_HDR_RANGE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_CBC_COEF_BED_STATE_0
#define ARVDE_CBC_COEF_BED_STATE_0                      _MK_ADDR_CONST(0x2e40)
#define ARVDE_CBC_COEF_BED_STATE_0_SECURE                       0x0
#define ARVDE_CBC_COEF_BED_STATE_0_WORD_COUNT                   0x1
#define ARVDE_CBC_COEF_BED_STATE_0_RESET_VAL                    _MK_MASK_CONST(0xff00)
#define ARVDE_CBC_COEF_BED_STATE_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_CBC_COEF_BED_STATE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_COEF_BED_STATE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_CBC_COEF_BED_STATE_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define ARVDE_CBC_COEF_BED_STATE_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define ARVDE_CBC_COEF_BED_STATE_0_COEF_VALUE_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_CBC_COEF_BED_STATE_0_COEF_VALUE_FIELD                     _MK_FIELD_CONST(0xff, ARVDE_CBC_COEF_BED_STATE_0_COEF_VALUE_SHIFT)
#define ARVDE_CBC_COEF_BED_STATE_0_COEF_VALUE_RANGE                     7:0
#define ARVDE_CBC_COEF_BED_STATE_0_COEF_VALUE_WOFFSET                   0x0
#define ARVDE_CBC_COEF_BED_STATE_0_COEF_VALUE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_CBC_COEF_BED_STATE_0_COEF_VALUE_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define ARVDE_CBC_COEF_BED_STATE_0_COEF_VALUE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_CBC_COEF_BED_STATE_0_COEF_VALUE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_CBC_COEF_BED_STATE_0_COEF_RANGE_SHIFT                     _MK_SHIFT_CONST(8)
#define ARVDE_CBC_COEF_BED_STATE_0_COEF_RANGE_FIELD                     _MK_FIELD_CONST(0xff, ARVDE_CBC_COEF_BED_STATE_0_COEF_RANGE_SHIFT)
#define ARVDE_CBC_COEF_BED_STATE_0_COEF_RANGE_RANGE                     15:8
#define ARVDE_CBC_COEF_BED_STATE_0_COEF_RANGE_WOFFSET                   0x0
#define ARVDE_CBC_COEF_BED_STATE_0_COEF_RANGE_DEFAULT                   _MK_MASK_CONST(0xff)
#define ARVDE_CBC_COEF_BED_STATE_0_COEF_RANGE_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define ARVDE_CBC_COEF_BED_STATE_0_COEF_RANGE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_CBC_COEF_BED_STATE_0_COEF_RANGE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_CBC_COEF_PROB_0
#define ARVDE_CBC_COEF_PROB_0                   _MK_ADDR_CONST(0x2e44)
#define ARVDE_CBC_COEF_PROB_0_SECURE                    0x0
#define ARVDE_CBC_COEF_PROB_0_WORD_COUNT                        0x1
#define ARVDE_CBC_COEF_PROB_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_CBC_COEF_PROB_0_RESET_MASK                        _MK_MASK_CONST(0x1fffffff)
#define ARVDE_CBC_COEF_PROB_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_COEF_PROB_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_CBC_COEF_PROB_0_READ_MASK                         _MK_MASK_CONST(0x1fffffff)
#define ARVDE_CBC_COEF_PROB_0_WRITE_MASK                        _MK_MASK_CONST(0x1fffffff)
#define ARVDE_CBC_COEF_PROB_0_REFRESH_COEF_PROB_SHIFT                   _MK_SHIFT_CONST(28)
#define ARVDE_CBC_COEF_PROB_0_REFRESH_COEF_PROB_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_CBC_COEF_PROB_0_REFRESH_COEF_PROB_SHIFT)
#define ARVDE_CBC_COEF_PROB_0_REFRESH_COEF_PROB_RANGE                   28:28
#define ARVDE_CBC_COEF_PROB_0_REFRESH_COEF_PROB_WOFFSET                 0x0
#define ARVDE_CBC_COEF_PROB_0_REFRESH_COEF_PROB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_CBC_COEF_PROB_0_REFRESH_COEF_PROB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_CBC_COEF_PROB_0_REFRESH_COEF_PROB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_CBC_COEF_PROB_0_REFRESH_COEF_PROB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_CBC_COEF_PROB_0_SCRATCH_COEF_PROB_VRAM_ADDR_SHIFT                 _MK_SHIFT_CONST(14)
#define ARVDE_CBC_COEF_PROB_0_SCRATCH_COEF_PROB_VRAM_ADDR_FIELD                 _MK_FIELD_CONST(0x3fff, ARVDE_CBC_COEF_PROB_0_SCRATCH_COEF_PROB_VRAM_ADDR_SHIFT)
#define ARVDE_CBC_COEF_PROB_0_SCRATCH_COEF_PROB_VRAM_ADDR_RANGE                 27:14
#define ARVDE_CBC_COEF_PROB_0_SCRATCH_COEF_PROB_VRAM_ADDR_WOFFSET                       0x0
#define ARVDE_CBC_COEF_PROB_0_SCRATCH_COEF_PROB_VRAM_ADDR_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_COEF_PROB_0_SCRATCH_COEF_PROB_VRAM_ADDR_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define ARVDE_CBC_COEF_PROB_0_SCRATCH_COEF_PROB_VRAM_ADDR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_COEF_PROB_0_SCRATCH_COEF_PROB_VRAM_ADDR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_CBC_COEF_PROB_0_COEF_PROB_VRAM_ADDR_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_CBC_COEF_PROB_0_COEF_PROB_VRAM_ADDR_FIELD                 _MK_FIELD_CONST(0x3fff, ARVDE_CBC_COEF_PROB_0_COEF_PROB_VRAM_ADDR_SHIFT)
#define ARVDE_CBC_COEF_PROB_0_COEF_PROB_VRAM_ADDR_RANGE                 13:0
#define ARVDE_CBC_COEF_PROB_0_COEF_PROB_VRAM_ADDR_WOFFSET                       0x0
#define ARVDE_CBC_COEF_PROB_0_COEF_PROB_VRAM_ADDR_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_COEF_PROB_0_COEF_PROB_VRAM_ADDR_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define ARVDE_CBC_COEF_PROB_0_COEF_PROB_VRAM_ADDR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_COEF_PROB_0_COEF_PROB_VRAM_ADDR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_CBC_YMODE_PROB_0
#define ARVDE_CBC_YMODE_PROB_0                  _MK_ADDR_CONST(0x2e48)
#define ARVDE_CBC_YMODE_PROB_0_SECURE                   0x0
#define ARVDE_CBC_YMODE_PROB_0_WORD_COUNT                       0x1
#define ARVDE_CBC_YMODE_PROB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_CBC_YMODE_PROB_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_YMODE_PROB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_CBC_YMODE_PROB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_YMODE_PROB_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ARVDE_CBC_YMODE_PROB_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P0_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P0_FIELD                   _MK_FIELD_CONST(0xff, ARVDE_CBC_YMODE_PROB_0_YMODE_P0_SHIFT)
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P0_RANGE                   7:0
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P0_WOFFSET                 0x0
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P0_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_CBC_YMODE_PROB_0_YMODE_P1_SHIFT                   _MK_SHIFT_CONST(8)
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P1_FIELD                   _MK_FIELD_CONST(0xff, ARVDE_CBC_YMODE_PROB_0_YMODE_P1_SHIFT)
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P1_RANGE                   15:8
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P1_WOFFSET                 0x0
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P1_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_CBC_YMODE_PROB_0_YMODE_P2_SHIFT                   _MK_SHIFT_CONST(16)
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P2_FIELD                   _MK_FIELD_CONST(0xff, ARVDE_CBC_YMODE_PROB_0_YMODE_P2_SHIFT)
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P2_RANGE                   23:16
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P2_WOFFSET                 0x0
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P2_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_CBC_YMODE_PROB_0_YMODE_P3_SHIFT                   _MK_SHIFT_CONST(24)
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P3_FIELD                   _MK_FIELD_CONST(0xff, ARVDE_CBC_YMODE_PROB_0_YMODE_P3_SHIFT)
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P3_RANGE                   31:24
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P3_WOFFSET                 0x0
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P3_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_CBC_YMODE_PROB_0_YMODE_P3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_CBC_UVMODE_PROB_0
#define ARVDE_CBC_UVMODE_PROB_0                 _MK_ADDR_CONST(0x2e4c)
#define ARVDE_CBC_UVMODE_PROB_0_SECURE                  0x0
#define ARVDE_CBC_UVMODE_PROB_0_WORD_COUNT                      0x1
#define ARVDE_CBC_UVMODE_PROB_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_UVMODE_PROB_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_CBC_UVMODE_PROB_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_UVMODE_PROB_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_CBC_UVMODE_PROB_0_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_CBC_UVMODE_PROB_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_CBC_UVMODE_PROB_0_UVMODE_P0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_CBC_UVMODE_PROB_0_UVMODE_P0_FIELD                 _MK_FIELD_CONST(0xff, ARVDE_CBC_UVMODE_PROB_0_UVMODE_P0_SHIFT)
#define ARVDE_CBC_UVMODE_PROB_0_UVMODE_P0_RANGE                 7:0
#define ARVDE_CBC_UVMODE_PROB_0_UVMODE_P0_WOFFSET                       0x0
#define ARVDE_CBC_UVMODE_PROB_0_UVMODE_P0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_UVMODE_PROB_0_UVMODE_P0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_UVMODE_PROB_0_UVMODE_P0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_UVMODE_PROB_0_UVMODE_P0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_CBC_UVMODE_PROB_0_UVMODE_P1_SHIFT                 _MK_SHIFT_CONST(8)
#define ARVDE_CBC_UVMODE_PROB_0_UVMODE_P1_FIELD                 _MK_FIELD_CONST(0xff, ARVDE_CBC_UVMODE_PROB_0_UVMODE_P1_SHIFT)
#define ARVDE_CBC_UVMODE_PROB_0_UVMODE_P1_RANGE                 15:8
#define ARVDE_CBC_UVMODE_PROB_0_UVMODE_P1_WOFFSET                       0x0
#define ARVDE_CBC_UVMODE_PROB_0_UVMODE_P1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_UVMODE_PROB_0_UVMODE_P1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_UVMODE_PROB_0_UVMODE_P1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_UVMODE_PROB_0_UVMODE_P1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_CBC_UVMODE_PROB_0_UVMODE_P2_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_CBC_UVMODE_PROB_0_UVMODE_P2_FIELD                 _MK_FIELD_CONST(0xff, ARVDE_CBC_UVMODE_PROB_0_UVMODE_P2_SHIFT)
#define ARVDE_CBC_UVMODE_PROB_0_UVMODE_P2_RANGE                 23:16
#define ARVDE_CBC_UVMODE_PROB_0_UVMODE_P2_WOFFSET                       0x0
#define ARVDE_CBC_UVMODE_PROB_0_UVMODE_P2_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_UVMODE_PROB_0_UVMODE_P2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_UVMODE_PROB_0_UVMODE_P2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_UVMODE_PROB_0_UVMODE_P2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_CBC_MV_CONTEXT_INIT_0
#define ARVDE_CBC_MV_CONTEXT_INIT_0                     _MK_ADDR_CONST(0x2e50)
#define ARVDE_CBC_MV_CONTEXT_INIT_0_SECURE                      0x0
#define ARVDE_CBC_MV_CONTEXT_INIT_0_WORD_COUNT                  0x1
#define ARVDE_CBC_MV_CONTEXT_INIT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_CBC_MV_CONTEXT_INIT_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_MV_CONTEXT_INIT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_CBC_MV_CONTEXT_INIT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_CBC_MV_CONTEXT_INIT_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define ARVDE_CBC_MV_CONTEXT_INIT_0_WRITE_MASK                  _MK_MASK_CONST(0xf)
#define ARVDE_CBC_MV_CONTEXT_INIT_0_BURST_CNT_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_CBC_MV_CONTEXT_INIT_0_BURST_CNT_FIELD                     _MK_FIELD_CONST(0xf, ARVDE_CBC_MV_CONTEXT_INIT_0_BURST_CNT_SHIFT)
#define ARVDE_CBC_MV_CONTEXT_INIT_0_BURST_CNT_RANGE                     3:0
#define ARVDE_CBC_MV_CONTEXT_INIT_0_BURST_CNT_WOFFSET                   0x0
#define ARVDE_CBC_MV_CONTEXT_INIT_0_BURST_CNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_CBC_MV_CONTEXT_INIT_0_BURST_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_CBC_MV_CONTEXT_INIT_0_BURST_CNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_CBC_MV_CONTEXT_INIT_0_BURST_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_CBC_MV_CONTEXT_PROB_0
#define ARVDE_CBC_MV_CONTEXT_PROB_0                     _MK_ADDR_CONST(0x2e54)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_SECURE                      0x0
#define ARVDE_CBC_MV_CONTEXT_PROB_0_WORD_COUNT                  0x1
#define ARVDE_CBC_MV_CONTEXT_PROB_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB0_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB0_FIELD                 _MK_FIELD_CONST(0xff, ARVDE_CBC_MV_CONTEXT_PROB_0_PROB0_SHIFT)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB0_RANGE                 7:0
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB0_WOFFSET                       0x0
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB0_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB1_SHIFT                 _MK_SHIFT_CONST(8)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB1_FIELD                 _MK_FIELD_CONST(0xff, ARVDE_CBC_MV_CONTEXT_PROB_0_PROB1_SHIFT)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB1_RANGE                 15:8
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB1_WOFFSET                       0x0
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB2_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB2_FIELD                 _MK_FIELD_CONST(0xff, ARVDE_CBC_MV_CONTEXT_PROB_0_PROB2_SHIFT)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB2_RANGE                 23:16
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB2_WOFFSET                       0x0
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB2_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB3_SHIFT                 _MK_SHIFT_CONST(24)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB3_FIELD                 _MK_FIELD_CONST(0xff, ARVDE_CBC_MV_CONTEXT_PROB_0_PROB3_SHIFT)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB3_RANGE                 31:24
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB3_WOFFSET                       0x0
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB3_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_MV_CONTEXT_PROB_0_PROB3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_CBC_PROB_READ_CONTROL_0
#define ARVDE_CBC_PROB_READ_CONTROL_0                   _MK_ADDR_CONST(0x2e58)
#define ARVDE_CBC_PROB_READ_CONTROL_0_SECURE                    0x0
#define ARVDE_CBC_PROB_READ_CONTROL_0_WORD_COUNT                        0x1
#define ARVDE_CBC_PROB_READ_CONTROL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_CBC_PROB_READ_CONTROL_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_CBC_PROB_READ_CONTROL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_PROB_READ_CONTROL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_CBC_PROB_READ_CONTROL_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define ARVDE_CBC_PROB_READ_CONTROL_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_CBC_PROB_READ_CONTROL_0_SRC_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_CBC_PROB_READ_CONTROL_0_SRC_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_CBC_PROB_READ_CONTROL_0_SRC_SHIFT)
#define ARVDE_CBC_PROB_READ_CONTROL_0_SRC_RANGE                 0:0
#define ARVDE_CBC_PROB_READ_CONTROL_0_SRC_WOFFSET                       0x0
#define ARVDE_CBC_PROB_READ_CONTROL_0_SRC_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_PROB_READ_CONTROL_0_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_PROB_READ_CONTROL_0_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_PROB_READ_CONTROL_0_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_CBC_COEF_ERROR_CONTROL_0
#define ARVDE_CBC_COEF_ERROR_CONTROL_0                  _MK_ADDR_CONST(0x2e5c)
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_SECURE                   0x0
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_WORD_COUNT                       0x1
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_RESET_VAL                        _MK_MASK_CONST(0x6)
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_RESET_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_READ_MASK                        _MK_MASK_CONST(0x7)
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_WRITE_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_CODED_MB_ZERO_AT_EOB_SHIFT                       _MK_SHIFT_CONST(2)
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_CODED_MB_ZERO_AT_EOB_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_CBC_COEF_ERROR_CONTROL_0_CODED_MB_ZERO_AT_EOB_SHIFT)
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_CODED_MB_ZERO_AT_EOB_RANGE                       2:2
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_CODED_MB_ZERO_AT_EOB_WOFFSET                     0x0
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_CODED_MB_ZERO_AT_EOB_DEFAULT                     _MK_MASK_CONST(0x1)
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_CODED_MB_ZERO_AT_EOB_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_CODED_MB_ZERO_AT_EOB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_CODED_MB_ZERO_AT_EOB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_CBC_COEF_ERROR_CONTROL_0_MULTI_ZERO_AT_EOB_SHIFT                  _MK_SHIFT_CONST(1)
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_MULTI_ZERO_AT_EOB_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_CBC_COEF_ERROR_CONTROL_0_MULTI_ZERO_AT_EOB_SHIFT)
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_MULTI_ZERO_AT_EOB_RANGE                  1:1
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_MULTI_ZERO_AT_EOB_WOFFSET                        0x0
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_MULTI_ZERO_AT_EOB_DEFAULT                        _MK_MASK_CONST(0x1)
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_MULTI_ZERO_AT_EOB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_MULTI_ZERO_AT_EOB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_MULTI_ZERO_AT_EOB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_CBC_COEF_ERROR_CONTROL_0_CODED_BLK_ZERO_AT_EOB_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_CODED_BLK_ZERO_AT_EOB_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_CBC_COEF_ERROR_CONTROL_0_CODED_BLK_ZERO_AT_EOB_SHIFT)
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_CODED_BLK_ZERO_AT_EOB_RANGE                      0:0
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_CODED_BLK_ZERO_AT_EOB_WOFFSET                    0x0
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_CODED_BLK_ZERO_AT_EOB_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_CODED_BLK_ZERO_AT_EOB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_CODED_BLK_ZERO_AT_EOB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_CBC_COEF_ERROR_CONTROL_0_CODED_BLK_ZERO_AT_EOB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_CBC_CBC_SPARE_REG_0
#define ARVDE_CBC_CBC_SPARE_REG_0                       _MK_ADDR_CONST(0x2e60)
#define ARVDE_CBC_CBC_SPARE_REG_0_SECURE                        0x0
#define ARVDE_CBC_CBC_SPARE_REG_0_WORD_COUNT                    0x1
#define ARVDE_CBC_CBC_SPARE_REG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CBC_SPARE_REG_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CBC_SPARE_REG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CBC_SPARE_REG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CBC_SPARE_REG_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ARVDE_CBC_CBC_SPARE_REG_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define ARVDE_CBC_CBC_SPARE_REG_0_SPARE_BITS_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_CBC_CBC_SPARE_REG_0_SPARE_BITS_FIELD                      _MK_FIELD_CONST(0xffffffff, ARVDE_CBC_CBC_SPARE_REG_0_SPARE_BITS_SHIFT)
#define ARVDE_CBC_CBC_SPARE_REG_0_SPARE_BITS_RANGE                      31:0
#define ARVDE_CBC_CBC_SPARE_REG_0_SPARE_BITS_WOFFSET                    0x0
#define ARVDE_CBC_CBC_SPARE_REG_0_SPARE_BITS_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CBC_SPARE_REG_0_SPARE_BITS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CBC_SPARE_REG_0_SPARE_BITS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_CBC_CBC_SPARE_REG_0_SPARE_BITS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Packet CBCCMD
#define CBCCMD_SIZE 32

#define CBCCMD_OPCODE_SHIFT                     _MK_SHIFT_CONST(27)
#define CBCCMD_OPCODE_FIELD                     _MK_FIELD_CONST(0x1f, CBCCMD_OPCODE_SHIFT)
#define CBCCMD_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(27)
#define CBCCMD_OPCODE_ROW                       0
#define CBCCMD_OPCODE_INIT_PICTURE                      _MK_ENUM_CONST(0)
#define CBCCMD_OPCODE_INIT_SLICE                        _MK_ENUM_CONST(1)
#define CBCCMD_OPCODE_INIT_MB                   _MK_ENUM_CONST(2)
#define CBCCMD_OPCODE_INIT_MB_VP8                       _MK_ENUM_CONST(2)
#define CBCCMD_OPCODE_MB_SKIP_FLAG                      _MK_ENUM_CONST(3)
#define CBCCMD_OPCODE_MB_FIELD_DECODING_FLAG                    _MK_ENUM_CONST(4)
#define CBCCMD_OPCODE_END_OF_SLICE_FLAG                 _MK_ENUM_CONST(5)
#define CBCCMD_OPCODE_MB_TYPE                   _MK_ENUM_CONST(6)
#define CBCCMD_OPCODE_TRANSFORM_SIZE_8X8_FLAG                   _MK_ENUM_CONST(7)
#define CBCCMD_OPCODE_CODED_BLOCK_PATTERN                       _MK_ENUM_CONST(8)
#define CBCCMD_OPCODE_MB_QP_DELTA                       _MK_ENUM_CONST(9)
#define CBCCMD_OPCODE_PREV_INTRA4X4_PRED_MODE_FLAG                      _MK_ENUM_CONST(10)
#define CBCCMD_OPCODE_REM_INTRA4X4_PRED_MODE                    _MK_ENUM_CONST(11)
#define CBCCMD_OPCODE_PREV_INTRA8X8_PRED_MODE_FLAG                      _MK_ENUM_CONST(12)
#define CBCCMD_OPCODE_REM_INTRA8X8_PRED_MODE                    _MK_ENUM_CONST(13)
#define CBCCMD_OPCODE_INTRA_CHROMA_PRED_MODE                    _MK_ENUM_CONST(14)
#define CBCCMD_OPCODE_SUB_MB_TYPE                       _MK_ENUM_CONST(15)
#define CBCCMD_OPCODE_REF_IDX_LX                        _MK_ENUM_CONST(16)
#define CBCCMD_OPCODE_MVD_LX                    _MK_ENUM_CONST(17)
#define CBCCMD_OPCODE_RESIDUAL                  _MK_ENUM_CONST(24)
#define CBCCMD_OPCODE_MB_PRED                   _MK_ENUM_CONST(25)
#define CBCCMD_OPCODE_SUB_MB_PRED                       _MK_ENUM_CONST(26)
#define CBCCMD_OPCODE_DECODE_MBCNT                      _MK_ENUM_CONST(30)

#define CBCCMD_DATA_SHIFT                       _MK_SHIFT_CONST(0)
#define CBCCMD_DATA_FIELD                       _MK_FIELD_CONST(0x7ffffff, CBCCMD_DATA_SHIFT)
#define CBCCMD_DATA_RANGE                       _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(0)
#define CBCCMD_DATA_ROW                 0


// Packet CBC_INIT_PICTURE
#define CBC_INIT_PICTURE_SIZE 32

#define CBC_INIT_PICTURE_OPCODE_SHIFT                   _MK_SHIFT_CONST(27)
#define CBC_INIT_PICTURE_OPCODE_FIELD                   _MK_FIELD_CONST(0x1f, CBC_INIT_PICTURE_OPCODE_SHIFT)
#define CBC_INIT_PICTURE_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(27)
#define CBC_INIT_PICTURE_OPCODE_ROW                     0
#define CBC_INIT_PICTURE_OPCODE_INIT_PICTURE                    _MK_ENUM_CONST(0)

#define CBC_INIT_PICTURE_DIRECT_8x8_INFERENCE_FLAG_SHIFT                        _MK_SHIFT_CONST(25)
#define CBC_INIT_PICTURE_DIRECT_8x8_INFERENCE_FLAG_FIELD                        _MK_FIELD_CONST(0x1, CBC_INIT_PICTURE_DIRECT_8x8_INFERENCE_FLAG_SHIFT)
#define CBC_INIT_PICTURE_DIRECT_8x8_INFERENCE_FLAG_RANGE                        _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define CBC_INIT_PICTURE_DIRECT_8x8_INFERENCE_FLAG_ROW                  0

#define CBC_INIT_PICTURE_TRANSFORM_8x8_MODE_FLAG_SHIFT                  _MK_SHIFT_CONST(24)
#define CBC_INIT_PICTURE_TRANSFORM_8x8_MODE_FLAG_FIELD                  _MK_FIELD_CONST(0x1, CBC_INIT_PICTURE_TRANSFORM_8x8_MODE_FLAG_SHIFT)
#define CBC_INIT_PICTURE_TRANSFORM_8x8_MODE_FLAG_RANGE                  _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define CBC_INIT_PICTURE_TRANSFORM_8x8_MODE_FLAG_ROW                    0

#define CBC_INIT_PICTURE_RESERVED_WIDTH_SHIFT                   _MK_SHIFT_CONST(21)
#define CBC_INIT_PICTURE_RESERVED_WIDTH_FIELD                   _MK_FIELD_CONST(0x7, CBC_INIT_PICTURE_RESERVED_WIDTH_SHIFT)
#define CBC_INIT_PICTURE_RESERVED_WIDTH_RANGE                   _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(21)
#define CBC_INIT_PICTURE_RESERVED_WIDTH_ROW                     0

#define CBC_INIT_PICTURE_PIC_WIDTH_SHIFT                        _MK_SHIFT_CONST(12)
#define CBC_INIT_PICTURE_PIC_WIDTH_FIELD                        _MK_FIELD_CONST(0x1ff, CBC_INIT_PICTURE_PIC_WIDTH_SHIFT)
#define CBC_INIT_PICTURE_PIC_WIDTH_RANGE                        _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(12)
#define CBC_INIT_PICTURE_PIC_WIDTH_ROW                  0

#define CBC_INIT_PICTURE_RESERVED_HEIGHT_SHIFT                  _MK_SHIFT_CONST(9)
#define CBC_INIT_PICTURE_RESERVED_HEIGHT_FIELD                  _MK_FIELD_CONST(0x7, CBC_INIT_PICTURE_RESERVED_HEIGHT_SHIFT)
#define CBC_INIT_PICTURE_RESERVED_HEIGHT_RANGE                  _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(9)
#define CBC_INIT_PICTURE_RESERVED_HEIGHT_ROW                    0

#define CBC_INIT_PICTURE_PIC_HEIGHT_SHIFT                       _MK_SHIFT_CONST(0)
#define CBC_INIT_PICTURE_PIC_HEIGHT_FIELD                       _MK_FIELD_CONST(0x1ff, CBC_INIT_PICTURE_PIC_HEIGHT_SHIFT)
#define CBC_INIT_PICTURE_PIC_HEIGHT_RANGE                       _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(0)
#define CBC_INIT_PICTURE_PIC_HEIGHT_ROW                 0


// Packet CBC_INIT_PICTURE_VP8
#define CBC_INIT_PICTURE_VP8_SIZE 32

#define CBC_INIT_PICTURE_VP8_OPCODE_SHIFT                       _MK_SHIFT_CONST(27)
#define CBC_INIT_PICTURE_VP8_OPCODE_FIELD                       _MK_FIELD_CONST(0x1f, CBC_INIT_PICTURE_VP8_OPCODE_SHIFT)
#define CBC_INIT_PICTURE_VP8_OPCODE_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(27)
#define CBC_INIT_PICTURE_VP8_OPCODE_ROW                 0
#define CBC_INIT_PICTURE_VP8_OPCODE_INIT_PICTURE                        _MK_ENUM_CONST(0)

#define CBC_INIT_PICTURE_VP8_MV_EXT_SHIFT                       _MK_SHIFT_CONST(26)
#define CBC_INIT_PICTURE_VP8_MV_EXT_FIELD                       _MK_FIELD_CONST(0x1, CBC_INIT_PICTURE_VP8_MV_EXT_SHIFT)
#define CBC_INIT_PICTURE_VP8_MV_EXT_RANGE                       _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(26)
#define CBC_INIT_PICTURE_VP8_MV_EXT_ROW                 0
#define CBC_INIT_PICTURE_VP8_MV_EXT_DIS                 _MK_ENUM_CONST(0)
#define CBC_INIT_PICTURE_VP8_MV_EXT_ENB                 _MK_ENUM_CONST(1)

#define CBC_INIT_PICTURE_VP8_FRAME_TYPE_SHIFT                   _MK_SHIFT_CONST(25)
#define CBC_INIT_PICTURE_VP8_FRAME_TYPE_FIELD                   _MK_FIELD_CONST(0x1, CBC_INIT_PICTURE_VP8_FRAME_TYPE_SHIFT)
#define CBC_INIT_PICTURE_VP8_FRAME_TYPE_RANGE                   _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define CBC_INIT_PICTURE_VP8_FRAME_TYPE_ROW                     0
#define CBC_INIT_PICTURE_VP8_FRAME_TYPE_KEY                     _MK_ENUM_CONST(0)
#define CBC_INIT_PICTURE_VP8_FRAME_TYPE_NON_KEY                 _MK_ENUM_CONST(1)

#define CBC_INIT_PICTURE_VP8_UPDATE_MB_SEG_MAP_ENB_SHIFT                        _MK_SHIFT_CONST(24)
#define CBC_INIT_PICTURE_VP8_UPDATE_MB_SEG_MAP_ENB_FIELD                        _MK_FIELD_CONST(0x1, CBC_INIT_PICTURE_VP8_UPDATE_MB_SEG_MAP_ENB_SHIFT)
#define CBC_INIT_PICTURE_VP8_UPDATE_MB_SEG_MAP_ENB_RANGE                        _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define CBC_INIT_PICTURE_VP8_UPDATE_MB_SEG_MAP_ENB_ROW                  0
#define CBC_INIT_PICTURE_VP8_UPDATE_MB_SEG_MAP_ENB_DIS                  _MK_ENUM_CONST(0)
#define CBC_INIT_PICTURE_VP8_UPDATE_MB_SEG_MAP_ENB_ENB                  _MK_ENUM_CONST(1)

#define CBC_INIT_PICTURE_VP8_RESERVED_WIDTH_SHIFT                       _MK_SHIFT_CONST(21)
#define CBC_INIT_PICTURE_VP8_RESERVED_WIDTH_FIELD                       _MK_FIELD_CONST(0x7, CBC_INIT_PICTURE_VP8_RESERVED_WIDTH_SHIFT)
#define CBC_INIT_PICTURE_VP8_RESERVED_WIDTH_RANGE                       _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(21)
#define CBC_INIT_PICTURE_VP8_RESERVED_WIDTH_ROW                 0

#define CBC_INIT_PICTURE_VP8_PIC_WIDTH_SHIFT                    _MK_SHIFT_CONST(12)
#define CBC_INIT_PICTURE_VP8_PIC_WIDTH_FIELD                    _MK_FIELD_CONST(0x1ff, CBC_INIT_PICTURE_VP8_PIC_WIDTH_SHIFT)
#define CBC_INIT_PICTURE_VP8_PIC_WIDTH_RANGE                    _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(12)
#define CBC_INIT_PICTURE_VP8_PIC_WIDTH_ROW                      0

#define CBC_INIT_PICTURE_VP8_RESERVED_HEIGHT_SHIFT                      _MK_SHIFT_CONST(9)
#define CBC_INIT_PICTURE_VP8_RESERVED_HEIGHT_FIELD                      _MK_FIELD_CONST(0x7, CBC_INIT_PICTURE_VP8_RESERVED_HEIGHT_SHIFT)
#define CBC_INIT_PICTURE_VP8_RESERVED_HEIGHT_RANGE                      _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(9)
#define CBC_INIT_PICTURE_VP8_RESERVED_HEIGHT_ROW                        0

#define CBC_INIT_PICTURE_VP8_PIC_HEIGHT_SHIFT                   _MK_SHIFT_CONST(0)
#define CBC_INIT_PICTURE_VP8_PIC_HEIGHT_FIELD                   _MK_FIELD_CONST(0x1ff, CBC_INIT_PICTURE_VP8_PIC_HEIGHT_SHIFT)
#define CBC_INIT_PICTURE_VP8_PIC_HEIGHT_RANGE                   _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(0)
#define CBC_INIT_PICTURE_VP8_PIC_HEIGHT_ROW                     0


// Packet CBC_INIT_SLICE
#define CBC_INIT_SLICE_SIZE 32

#define CBC_INIT_SLICE_OPCODE_SHIFT                     _MK_SHIFT_CONST(27)
#define CBC_INIT_SLICE_OPCODE_FIELD                     _MK_FIELD_CONST(0x1f, CBC_INIT_SLICE_OPCODE_SHIFT)
#define CBC_INIT_SLICE_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(27)
#define CBC_INIT_SLICE_OPCODE_ROW                       0
#define CBC_INIT_SLICE_OPCODE_INIT_SLICE                        _MK_ENUM_CONST(1)

#define CBC_INIT_SLICE_FIELD_PIC_FLAG_SHIFT                     _MK_SHIFT_CONST(26)
#define CBC_INIT_SLICE_FIELD_PIC_FLAG_FIELD                     _MK_FIELD_CONST(0x1, CBC_INIT_SLICE_FIELD_PIC_FLAG_SHIFT)
#define CBC_INIT_SLICE_FIELD_PIC_FLAG_RANGE                     _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(26)
#define CBC_INIT_SLICE_FIELD_PIC_FLAG_ROW                       0

#define CBC_INIT_SLICE_MBAFFFRAMEFLAG_SHIFT                     _MK_SHIFT_CONST(25)
#define CBC_INIT_SLICE_MBAFFFRAMEFLAG_FIELD                     _MK_FIELD_CONST(0x1, CBC_INIT_SLICE_MBAFFFRAMEFLAG_SHIFT)
#define CBC_INIT_SLICE_MBAFFFRAMEFLAG_RANGE                     _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(25)
#define CBC_INIT_SLICE_MBAFFFRAMEFLAG_ROW                       0

#define CBC_INIT_SLICE_SLICE_DP_SHIFT                   _MK_SHIFT_CONST(24)
#define CBC_INIT_SLICE_SLICE_DP_FIELD                   _MK_FIELD_CONST(0x1, CBC_INIT_SLICE_SLICE_DP_SHIFT)
#define CBC_INIT_SLICE_SLICE_DP_RANGE                   _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define CBC_INIT_SLICE_SLICE_DP_ROW                     0

#define CBC_INIT_SLICE_CHROMA_FORMAT_IDC_SHIFT                  _MK_SHIFT_CONST(22)
#define CBC_INIT_SLICE_CHROMA_FORMAT_IDC_FIELD                  _MK_FIELD_CONST(0x3, CBC_INIT_SLICE_CHROMA_FORMAT_IDC_SHIFT)
#define CBC_INIT_SLICE_CHROMA_FORMAT_IDC_RANGE                  _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(22)
#define CBC_INIT_SLICE_CHROMA_FORMAT_IDC_ROW                    0

#define CBC_INIT_SLICE_CST_INTRA_PRED_SHIFT                     _MK_SHIFT_CONST(21)
#define CBC_INIT_SLICE_CST_INTRA_PRED_FIELD                     _MK_FIELD_CONST(0x1, CBC_INIT_SLICE_CST_INTRA_PRED_SHIFT)
#define CBC_INIT_SLICE_CST_INTRA_PRED_RANGE                     _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define CBC_INIT_SLICE_CST_INTRA_PRED_ROW                       0

#define CBC_INIT_SLICE_RESERVED_SHIFT                   _MK_SHIFT_CONST(11)
#define CBC_INIT_SLICE_RESERVED_FIELD                   _MK_FIELD_CONST(0x3ff, CBC_INIT_SLICE_RESERVED_SHIFT)
#define CBC_INIT_SLICE_RESERVED_RANGE                   _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(11)
#define CBC_INIT_SLICE_RESERVED_ROW                     0

#define CBC_INIT_SLICE_NUM_REF_IDX_L0_SHIFT                     _MK_SHIFT_CONST(16)
#define CBC_INIT_SLICE_NUM_REF_IDX_L0_FIELD                     _MK_FIELD_CONST(0x1f, CBC_INIT_SLICE_NUM_REF_IDX_L0_SHIFT)
#define CBC_INIT_SLICE_NUM_REF_IDX_L0_RANGE                     _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(16)
#define CBC_INIT_SLICE_NUM_REF_IDX_L0_ROW                       0

#define CBC_INIT_SLICE_NUM_REF_IDX_L1_SHIFT                     _MK_SHIFT_CONST(11)
#define CBC_INIT_SLICE_NUM_REF_IDX_L1_FIELD                     _MK_FIELD_CONST(0x1f, CBC_INIT_SLICE_NUM_REF_IDX_L1_SHIFT)
#define CBC_INIT_SLICE_NUM_REF_IDX_L1_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(11)
#define CBC_INIT_SLICE_NUM_REF_IDX_L1_ROW                       0

#define CBC_INIT_SLICE_SLICE_TYPE_SHIFT                 _MK_SHIFT_CONST(8)
#define CBC_INIT_SLICE_SLICE_TYPE_FIELD                 _MK_FIELD_CONST(0x7, CBC_INIT_SLICE_SLICE_TYPE_SHIFT)
#define CBC_INIT_SLICE_SLICE_TYPE_RANGE                 _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(8)
#define CBC_INIT_SLICE_SLICE_TYPE_ROW                   0
#define CBC_INIT_SLICE_SLICE_TYPE_P                     _MK_ENUM_CONST(0)
#define CBC_INIT_SLICE_SLICE_TYPE_B                     _MK_ENUM_CONST(1)
#define CBC_INIT_SLICE_SLICE_TYPE_I                     _MK_ENUM_CONST(2)
#define CBC_INIT_SLICE_SLICE_TYPE_SP                    _MK_ENUM_CONST(3)
#define CBC_INIT_SLICE_SLICE_TYPE_SI                    _MK_ENUM_CONST(4)

#define CBC_INIT_SLICE_SLICE_QPY_SHIFT                  _MK_SHIFT_CONST(2)
#define CBC_INIT_SLICE_SLICE_QPY_FIELD                  _MK_FIELD_CONST(0x3f, CBC_INIT_SLICE_SLICE_QPY_SHIFT)
#define CBC_INIT_SLICE_SLICE_QPY_RANGE                  _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(2)
#define CBC_INIT_SLICE_SLICE_QPY_ROW                    0

#define CBC_INIT_SLICE_CABAC_INIT_IDC_SHIFT                     _MK_SHIFT_CONST(0)
#define CBC_INIT_SLICE_CABAC_INIT_IDC_FIELD                     _MK_FIELD_CONST(0x3, CBC_INIT_SLICE_CABAC_INIT_IDC_SHIFT)
#define CBC_INIT_SLICE_CABAC_INIT_IDC_RANGE                     _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define CBC_INIT_SLICE_CABAC_INIT_IDC_ROW                       0


// Packet CBC_INIT_MB
#define CBC_INIT_MB_SIZE 32

#define CBC_INIT_MB_OPCODE_SHIFT                        _MK_SHIFT_CONST(27)
#define CBC_INIT_MB_OPCODE_FIELD                        _MK_FIELD_CONST(0x1f, CBC_INIT_MB_OPCODE_SHIFT)
#define CBC_INIT_MB_OPCODE_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(27)
#define CBC_INIT_MB_OPCODE_ROW                  0
#define CBC_INIT_MB_OPCODE_INIT_MB                      _MK_ENUM_CONST(2)

#define CBC_INIT_MB_RESERVED_SHIFT                      _MK_SHIFT_CONST(14)
#define CBC_INIT_MB_RESERVED_FIELD                      _MK_FIELD_CONST(0x7f, CBC_INIT_MB_RESERVED_SHIFT)
#define CBC_INIT_MB_RESERVED_RANGE                      _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(14)
#define CBC_INIT_MB_RESERVED_ROW                        0

#define CBC_INIT_MB_RESERVED_X_SHIFT                    _MK_SHIFT_CONST(20)
#define CBC_INIT_MB_RESERVED_X_FIELD                    _MK_FIELD_CONST(0xf, CBC_INIT_MB_RESERVED_X_SHIFT)
#define CBC_INIT_MB_RESERVED_X_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(20)
#define CBC_INIT_MB_RESERVED_X_ROW                      0

#define CBC_INIT_MB_MBX_SHIFT                   _MK_SHIFT_CONST(12)
#define CBC_INIT_MB_MBX_FIELD                   _MK_FIELD_CONST(0xff, CBC_INIT_MB_MBX_SHIFT)
#define CBC_INIT_MB_MBX_RANGE                   _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(12)
#define CBC_INIT_MB_MBX_ROW                     0

#define CBC_INIT_MB_RESERVED_Y_SHIFT                    _MK_SHIFT_CONST(8)
#define CBC_INIT_MB_RESERVED_Y_FIELD                    _MK_FIELD_CONST(0xf, CBC_INIT_MB_RESERVED_Y_SHIFT)
#define CBC_INIT_MB_RESERVED_Y_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(8)
#define CBC_INIT_MB_RESERVED_Y_ROW                      0

#define CBC_INIT_MB_MBY_SHIFT                   _MK_SHIFT_CONST(0)
#define CBC_INIT_MB_MBY_FIELD                   _MK_FIELD_CONST(0xff, CBC_INIT_MB_MBY_SHIFT)
#define CBC_INIT_MB_MBY_RANGE                   _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define CBC_INIT_MB_MBY_ROW                     0


// Packet CBC_INIT_MB_VP8
#define CBC_INIT_MB_VP8_SIZE 32

#define CBC_INIT_MB_VP8_OPCODE_SHIFT                    _MK_SHIFT_CONST(27)
#define CBC_INIT_MB_VP8_OPCODE_FIELD                    _MK_FIELD_CONST(0x1f, CBC_INIT_MB_VP8_OPCODE_SHIFT)
#define CBC_INIT_MB_VP8_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(27)
#define CBC_INIT_MB_VP8_OPCODE_ROW                      0
#define CBC_INIT_MB_VP8_OPCODE_INIT_MB                  _MK_ENUM_CONST(2)

#define CBC_INIT_MB_VP8_RESERVED_SHIFT                  _MK_SHIFT_CONST(0)
#define CBC_INIT_MB_VP8_RESERVED_FIELD                  _MK_FIELD_CONST(0x7ffffff, CBC_INIT_MB_VP8_RESERVED_SHIFT)
#define CBC_INIT_MB_VP8_RESERVED_RANGE                  _MK_SHIFT_CONST(26):_MK_SHIFT_CONST(0)
#define CBC_INIT_MB_VP8_RESERVED_ROW                    0


// Packet CBC_MB_FIELD_DECODING_FLAG
#define CBC_MB_FIELD_DECODING_FLAG_SIZE 32

#define CBC_MB_FIELD_DECODING_FLAG_OPCODE_SHIFT                 _MK_SHIFT_CONST(27)
#define CBC_MB_FIELD_DECODING_FLAG_OPCODE_FIELD                 _MK_FIELD_CONST(0x1f, CBC_MB_FIELD_DECODING_FLAG_OPCODE_SHIFT)
#define CBC_MB_FIELD_DECODING_FLAG_OPCODE_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(27)
#define CBC_MB_FIELD_DECODING_FLAG_OPCODE_ROW                   0
#define CBC_MB_FIELD_DECODING_FLAG_OPCODE_MB_FIELD_DECODING_FLAG                        _MK_ENUM_CONST(4)

#define CBC_MB_FIELD_DECODING_FLAG_RESERVED_SHIFT                       _MK_SHIFT_CONST(0)
#define CBC_MB_FIELD_DECODING_FLAG_RESERVED_FIELD                       _MK_FIELD_CONST(0x1fffff, CBC_MB_FIELD_DECODING_FLAG_RESERVED_SHIFT)
#define CBC_MB_FIELD_DECODING_FLAG_RESERVED_RANGE                       _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(0)
#define CBC_MB_FIELD_DECODING_FLAG_RESERVED_ROW                 0


// Packet CBC_MB_TYPE
#define CBC_MB_TYPE_SIZE 32

#define CBC_MB_TYPE_OPCODE_SHIFT                        _MK_SHIFT_CONST(27)
#define CBC_MB_TYPE_OPCODE_FIELD                        _MK_FIELD_CONST(0x1f, CBC_MB_TYPE_OPCODE_SHIFT)
#define CBC_MB_TYPE_OPCODE_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(27)
#define CBC_MB_TYPE_OPCODE_ROW                  0
#define CBC_MB_TYPE_OPCODE_MB_TYPE                      _MK_ENUM_CONST(6)

#define CBC_MB_TYPE_RESERVED_SHIFT                      _MK_SHIFT_CONST(0)
#define CBC_MB_TYPE_RESERVED_FIELD                      _MK_FIELD_CONST(0x1fffff, CBC_MB_TYPE_RESERVED_SHIFT)
#define CBC_MB_TYPE_RESERVED_RANGE                      _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(0)
#define CBC_MB_TYPE_RESERVED_ROW                        0


// Packet CBC_SUB_MB_TYPE
#define CBC_SUB_MB_TYPE_SIZE 31

#define CBC_SUB_MB_TYPE_OPCODE_SHIFT                    _MK_SHIFT_CONST(27)
#define CBC_SUB_MB_TYPE_OPCODE_FIELD                    _MK_FIELD_CONST(0x1f, CBC_SUB_MB_TYPE_OPCODE_SHIFT)
#define CBC_SUB_MB_TYPE_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(27)
#define CBC_SUB_MB_TYPE_OPCODE_ROW                      0
#define CBC_SUB_MB_TYPE_OPCODE_SUB_MB_TYPE                      _MK_ENUM_CONST(15)

#define CBC_SUB_MB_TYPE_RESERVED_SHIFT                  _MK_SHIFT_CONST(3)
#define CBC_SUB_MB_TYPE_RESERVED_FIELD                  _MK_FIELD_CONST(0x3ffff, CBC_SUB_MB_TYPE_RESERVED_SHIFT)
#define CBC_SUB_MB_TYPE_RESERVED_RANGE                  _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(3)
#define CBC_SUB_MB_TYPE_RESERVED_ROW                    0

#define CBC_SUB_MB_TYPE_MB_PART_IDX_SHIFT                       _MK_SHIFT_CONST(1)
#define CBC_SUB_MB_TYPE_MB_PART_IDX_FIELD                       _MK_FIELD_CONST(0x3, CBC_SUB_MB_TYPE_MB_PART_IDX_SHIFT)
#define CBC_SUB_MB_TYPE_MB_PART_IDX_RANGE                       _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define CBC_SUB_MB_TYPE_MB_PART_IDX_ROW                 0


// Packet CBC_REF_IDX_LX
#define CBC_REF_IDX_LX_SIZE 32

#define CBC_REF_IDX_LX_OPCODE_SHIFT                     _MK_SHIFT_CONST(27)
#define CBC_REF_IDX_LX_OPCODE_FIELD                     _MK_FIELD_CONST(0x1f, CBC_REF_IDX_LX_OPCODE_SHIFT)
#define CBC_REF_IDX_LX_OPCODE_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(27)
#define CBC_REF_IDX_LX_OPCODE_ROW                       0
#define CBC_REF_IDX_LX_OPCODE_REF_IDX_LX                        _MK_ENUM_CONST(16)

#define CBC_REF_IDX_LX_RESERVED_SHIFT                   _MK_SHIFT_CONST(3)
#define CBC_REF_IDX_LX_RESERVED_FIELD                   _MK_FIELD_CONST(0x3ffff, CBC_REF_IDX_LX_RESERVED_SHIFT)
#define CBC_REF_IDX_LX_RESERVED_RANGE                   _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(3)
#define CBC_REF_IDX_LX_RESERVED_ROW                     0

#define CBC_REF_IDX_LX_MB_PART_IDX_SHIFT                        _MK_SHIFT_CONST(1)
#define CBC_REF_IDX_LX_MB_PART_IDX_FIELD                        _MK_FIELD_CONST(0x3, CBC_REF_IDX_LX_MB_PART_IDX_SHIFT)
#define CBC_REF_IDX_LX_MB_PART_IDX_RANGE                        _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define CBC_REF_IDX_LX_MB_PART_IDX_ROW                  0

#define CBC_REF_IDX_LX_PRED_MODE_SHIFT                  _MK_SHIFT_CONST(0)
#define CBC_REF_IDX_LX_PRED_MODE_FIELD                  _MK_FIELD_CONST(0x1, CBC_REF_IDX_LX_PRED_MODE_SHIFT)
#define CBC_REF_IDX_LX_PRED_MODE_RANGE                  _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBC_REF_IDX_LX_PRED_MODE_ROW                    0
#define CBC_REF_IDX_LX_PRED_MODE_L0                     _MK_ENUM_CONST(0)
#define CBC_REF_IDX_LX_PRED_MODE_L1                     _MK_ENUM_CONST(1)


// Packet CBC_MVD_LX
#define CBC_MVD_LX_SIZE 32

#define CBC_MVD_LX_OPCODE_SHIFT                 _MK_SHIFT_CONST(27)
#define CBC_MVD_LX_OPCODE_FIELD                 _MK_FIELD_CONST(0x1f, CBC_MVD_LX_OPCODE_SHIFT)
#define CBC_MVD_LX_OPCODE_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(27)
#define CBC_MVD_LX_OPCODE_ROW                   0
#define CBC_MVD_LX_OPCODE_MVD_LX                        _MK_ENUM_CONST(17)

#define CBC_MVD_LX_RESERVED_SHIFT                       _MK_SHIFT_CONST(6)
#define CBC_MVD_LX_RESERVED_FIELD                       _MK_FIELD_CONST(0x7fff, CBC_MVD_LX_RESERVED_SHIFT)
#define CBC_MVD_LX_RESERVED_RANGE                       _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(6)
#define CBC_MVD_LX_RESERVED_ROW                 0

#define CBC_MVD_LX_COMP_IDX_SHIFT                       _MK_SHIFT_CONST(5)
#define CBC_MVD_LX_COMP_IDX_FIELD                       _MK_FIELD_CONST(0x1, CBC_MVD_LX_COMP_IDX_SHIFT)
#define CBC_MVD_LX_COMP_IDX_RANGE                       _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define CBC_MVD_LX_COMP_IDX_ROW                 0

#define CBC_MVD_LX_SUB_MB_PART_IDX_SHIFT                        _MK_SHIFT_CONST(3)
#define CBC_MVD_LX_SUB_MB_PART_IDX_FIELD                        _MK_FIELD_CONST(0x3, CBC_MVD_LX_SUB_MB_PART_IDX_SHIFT)
#define CBC_MVD_LX_SUB_MB_PART_IDX_RANGE                        _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(3)
#define CBC_MVD_LX_SUB_MB_PART_IDX_ROW                  0

#define CBC_MVD_LX_MB_PART_IDX_SHIFT                    _MK_SHIFT_CONST(1)
#define CBC_MVD_LX_MB_PART_IDX_FIELD                    _MK_FIELD_CONST(0x3, CBC_MVD_LX_MB_PART_IDX_SHIFT)
#define CBC_MVD_LX_MB_PART_IDX_RANGE                    _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define CBC_MVD_LX_MB_PART_IDX_ROW                      0

#define CBC_MVD_LX_PRED_MODE_SHIFT                      _MK_SHIFT_CONST(0)
#define CBC_MVD_LX_PRED_MODE_FIELD                      _MK_FIELD_CONST(0x1, CBC_MVD_LX_PRED_MODE_SHIFT)
#define CBC_MVD_LX_PRED_MODE_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBC_MVD_LX_PRED_MODE_ROW                        0
#define CBC_MVD_LX_PRED_MODE_L0                 _MK_ENUM_CONST(0)
#define CBC_MVD_LX_PRED_MODE_L1                 _MK_ENUM_CONST(1)


// Packet CBC_RESIDUAL
#define CBC_RESIDUAL_SIZE 5

#define CBC_RESIDUAL_OPCODE_SHIFT                       _MK_SHIFT_CONST(27)
#define CBC_RESIDUAL_OPCODE_FIELD                       _MK_FIELD_CONST(0x1f, CBC_RESIDUAL_OPCODE_SHIFT)
#define CBC_RESIDUAL_OPCODE_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(27)
#define CBC_RESIDUAL_OPCODE_ROW                 0
#define CBC_RESIDUAL_OPCODE_RESIDUAL                    _MK_ENUM_CONST(24)


// Packet CBC_MB_PRED
#define CBC_MB_PRED_SIZE 5

#define CBC_MB_PRED_OPCODE_SHIFT                        _MK_SHIFT_CONST(27)
#define CBC_MB_PRED_OPCODE_FIELD                        _MK_FIELD_CONST(0x1f, CBC_MB_PRED_OPCODE_SHIFT)
#define CBC_MB_PRED_OPCODE_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(27)
#define CBC_MB_PRED_OPCODE_ROW                  0
#define CBC_MB_PRED_OPCODE_MB_PRED                      _MK_ENUM_CONST(25)


// Packet CBC_SUB_MB_PRED
#define CBC_SUB_MB_PRED_SIZE 5

#define CBC_SUB_MB_PRED_OPCODE_SHIFT                    _MK_SHIFT_CONST(27)
#define CBC_SUB_MB_PRED_OPCODE_FIELD                    _MK_FIELD_CONST(0x1f, CBC_SUB_MB_PRED_OPCODE_SHIFT)
#define CBC_SUB_MB_PRED_OPCODE_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(27)
#define CBC_SUB_MB_PRED_OPCODE_ROW                      0
#define CBC_SUB_MB_PRED_OPCODE_SUB_MB_PRED                      _MK_ENUM_CONST(26)


// Packet CBC_DECODE_MBCNT
#define CBC_DECODE_MBCNT_SIZE 32

#define CBC_DECODE_MBCNT_OPCODE_SHIFT                   _MK_SHIFT_CONST(27)
#define CBC_DECODE_MBCNT_OPCODE_FIELD                   _MK_FIELD_CONST(0x1f, CBC_DECODE_MBCNT_OPCODE_SHIFT)
#define CBC_DECODE_MBCNT_OPCODE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(27)
#define CBC_DECODE_MBCNT_OPCODE_ROW                     0
#define CBC_DECODE_MBCNT_OPCODE_DECODE_MBCNT                    _MK_ENUM_CONST(30)

#define CBC_DECODE_MBCNT_NEW_PIC_SHIFT                  _MK_SHIFT_CONST(17)
#define CBC_DECODE_MBCNT_NEW_PIC_FIELD                  _MK_FIELD_CONST(0x1, CBC_DECODE_MBCNT_NEW_PIC_SHIFT)
#define CBC_DECODE_MBCNT_NEW_PIC_RANGE                  _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(17)
#define CBC_DECODE_MBCNT_NEW_PIC_ROW                    0

#define CBC_DECODE_MBCNT_DIS_COEFF_PARSING_SHIFT                        _MK_SHIFT_CONST(16)
#define CBC_DECODE_MBCNT_DIS_COEFF_PARSING_FIELD                        _MK_FIELD_CONST(0x1, CBC_DECODE_MBCNT_DIS_COEFF_PARSING_SHIFT)
#define CBC_DECODE_MBCNT_DIS_COEFF_PARSING_RANGE                        _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define CBC_DECODE_MBCNT_DIS_COEFF_PARSING_ROW                  0

#define CBC_DECODE_MBCNT_MBCNT_SHIFT                    _MK_SHIFT_CONST(0)
#define CBC_DECODE_MBCNT_MBCNT_FIELD                    _MK_FIELD_CONST(0xffff, CBC_DECODE_MBCNT_MBCNT_SHIFT)
#define CBC_DECODE_MBCNT_MBCNT_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CBC_DECODE_MBCNT_MBCNT_ROW                      0


// Register ARVDE_FRAME_CONFIG_A_0
#define ARVDE_FRAME_CONFIG_A_0                  _MK_ADDR_CONST(0x3800)
#define ARVDE_FRAME_CONFIG_A_0_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_A_0_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_A_0_RESET_VAL                        _MK_MASK_CONST(0x80000000)
#define ARVDE_FRAME_CONFIG_A_0_RESET_MASK                       _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_0_READ_MASK                        _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_0_WRITE_MASK                       _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_0_SURFACE_FORMAT_SHIFT                     _MK_SHIFT_CONST(31)
#define ARVDE_FRAME_CONFIG_A_0_SURFACE_FORMAT_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_A_0_SURFACE_FORMAT_SHIFT)
#define ARVDE_FRAME_CONFIG_A_0_SURFACE_FORMAT_RANGE                     31:31
#define ARVDE_FRAME_CONFIG_A_0_SURFACE_FORMAT_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_A_0_SURFACE_FORMAT_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_A_0_SURFACE_FORMAT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_A_0_SURFACE_FORMAT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_0_SURFACE_FORMAT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_0_SURFACE_FORMAT_LINEAR                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_A_0_SURFACE_FORMAT_TILED                     _MK_ENUM_CONST(1)

#define ARVDE_FRAME_CONFIG_A_0_LUMA_Y_BASE_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_A_0_LUMA_Y_BASE_FIELD                        _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_A_0_LUMA_Y_BASE_SHIFT)
#define ARVDE_FRAME_CONFIG_A_0_LUMA_Y_BASE_RANGE                        23:0
#define ARVDE_FRAME_CONFIG_A_0_LUMA_Y_BASE_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_A_0_LUMA_Y_BASE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_0_LUMA_Y_BASE_DEFAULT_MASK                 _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_A_0_LUMA_Y_BASE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_0_LUMA_Y_BASE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_A
#define ARVDE_FRAME_CONFIG_A                    _MK_ADDR_CONST(0x3800)
#define ARVDE_FRAME_CONFIG_A_SECURE                     0x0
#define ARVDE_FRAME_CONFIG_A_WORD_COUNT                         0x1
#define ARVDE_FRAME_CONFIG_A_RESET_VAL                  _MK_MASK_CONST(0x80000000)
#define ARVDE_FRAME_CONFIG_A_RESET_MASK                         _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_READ_MASK                  _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_WRITE_MASK                         _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_SURFACE_FORMAT_SHIFT                       _MK_SHIFT_CONST(31)
#define ARVDE_FRAME_CONFIG_A_SURFACE_FORMAT_FIELD                       _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_A_SURFACE_FORMAT_SHIFT)
#define ARVDE_FRAME_CONFIG_A_SURFACE_FORMAT_RANGE                       31:31
#define ARVDE_FRAME_CONFIG_A_SURFACE_FORMAT_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_A_SURFACE_FORMAT_DEFAULT                     _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_A_SURFACE_FORMAT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_A_SURFACE_FORMAT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_SURFACE_FORMAT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_SURFACE_FORMAT_LINEAR                      _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_A_SURFACE_FORMAT_TILED                       _MK_ENUM_CONST(1)

#define ARVDE_FRAME_CONFIG_A_LUMA_Y_BASE_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_A_LUMA_Y_BASE_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_A_LUMA_Y_BASE_SHIFT)
#define ARVDE_FRAME_CONFIG_A_LUMA_Y_BASE_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_A_LUMA_Y_BASE_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_A_LUMA_Y_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_LUMA_Y_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_A_LUMA_Y_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_LUMA_Y_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_A_1
#define ARVDE_FRAME_CONFIG_A_1                  _MK_ADDR_CONST(0x3804)
#define ARVDE_FRAME_CONFIG_A_1_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_A_1_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_A_1_RESET_VAL                        _MK_MASK_CONST(0x80000000)
#define ARVDE_FRAME_CONFIG_A_1_RESET_MASK                       _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_1_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_1_READ_MASK                        _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_1_WRITE_MASK                       _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_1_SURFACE_FORMAT_SHIFT                     _MK_SHIFT_CONST(31)
#define ARVDE_FRAME_CONFIG_A_1_SURFACE_FORMAT_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_A_1_SURFACE_FORMAT_SHIFT)
#define ARVDE_FRAME_CONFIG_A_1_SURFACE_FORMAT_RANGE                     31:31
#define ARVDE_FRAME_CONFIG_A_1_SURFACE_FORMAT_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_A_1_SURFACE_FORMAT_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_A_1_SURFACE_FORMAT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_A_1_SURFACE_FORMAT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_1_SURFACE_FORMAT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_1_SURFACE_FORMAT_LINEAR                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_A_1_SURFACE_FORMAT_TILED                     _MK_ENUM_CONST(1)

#define ARVDE_FRAME_CONFIG_A_1_LUMA_Y_BASE_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_A_1_LUMA_Y_BASE_FIELD                        _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_A_1_LUMA_Y_BASE_SHIFT)
#define ARVDE_FRAME_CONFIG_A_1_LUMA_Y_BASE_RANGE                        23:0
#define ARVDE_FRAME_CONFIG_A_1_LUMA_Y_BASE_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_A_1_LUMA_Y_BASE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_1_LUMA_Y_BASE_DEFAULT_MASK                 _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_A_1_LUMA_Y_BASE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_1_LUMA_Y_BASE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_A_2
#define ARVDE_FRAME_CONFIG_A_2                  _MK_ADDR_CONST(0x3808)
#define ARVDE_FRAME_CONFIG_A_2_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_A_2_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_A_2_RESET_VAL                        _MK_MASK_CONST(0x80000000)
#define ARVDE_FRAME_CONFIG_A_2_RESET_MASK                       _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_2_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_2_READ_MASK                        _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_2_WRITE_MASK                       _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_2_SURFACE_FORMAT_SHIFT                     _MK_SHIFT_CONST(31)
#define ARVDE_FRAME_CONFIG_A_2_SURFACE_FORMAT_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_A_2_SURFACE_FORMAT_SHIFT)
#define ARVDE_FRAME_CONFIG_A_2_SURFACE_FORMAT_RANGE                     31:31
#define ARVDE_FRAME_CONFIG_A_2_SURFACE_FORMAT_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_A_2_SURFACE_FORMAT_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_A_2_SURFACE_FORMAT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_A_2_SURFACE_FORMAT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_2_SURFACE_FORMAT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_2_SURFACE_FORMAT_LINEAR                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_A_2_SURFACE_FORMAT_TILED                     _MK_ENUM_CONST(1)

#define ARVDE_FRAME_CONFIG_A_2_LUMA_Y_BASE_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_A_2_LUMA_Y_BASE_FIELD                        _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_A_2_LUMA_Y_BASE_SHIFT)
#define ARVDE_FRAME_CONFIG_A_2_LUMA_Y_BASE_RANGE                        23:0
#define ARVDE_FRAME_CONFIG_A_2_LUMA_Y_BASE_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_A_2_LUMA_Y_BASE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_2_LUMA_Y_BASE_DEFAULT_MASK                 _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_A_2_LUMA_Y_BASE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_2_LUMA_Y_BASE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_A_3
#define ARVDE_FRAME_CONFIG_A_3                  _MK_ADDR_CONST(0x380c)
#define ARVDE_FRAME_CONFIG_A_3_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_A_3_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_A_3_RESET_VAL                        _MK_MASK_CONST(0x80000000)
#define ARVDE_FRAME_CONFIG_A_3_RESET_MASK                       _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_3_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_3_READ_MASK                        _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_3_WRITE_MASK                       _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_3_SURFACE_FORMAT_SHIFT                     _MK_SHIFT_CONST(31)
#define ARVDE_FRAME_CONFIG_A_3_SURFACE_FORMAT_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_A_3_SURFACE_FORMAT_SHIFT)
#define ARVDE_FRAME_CONFIG_A_3_SURFACE_FORMAT_RANGE                     31:31
#define ARVDE_FRAME_CONFIG_A_3_SURFACE_FORMAT_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_A_3_SURFACE_FORMAT_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_A_3_SURFACE_FORMAT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_A_3_SURFACE_FORMAT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_3_SURFACE_FORMAT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_3_SURFACE_FORMAT_LINEAR                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_A_3_SURFACE_FORMAT_TILED                     _MK_ENUM_CONST(1)

#define ARVDE_FRAME_CONFIG_A_3_LUMA_Y_BASE_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_A_3_LUMA_Y_BASE_FIELD                        _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_A_3_LUMA_Y_BASE_SHIFT)
#define ARVDE_FRAME_CONFIG_A_3_LUMA_Y_BASE_RANGE                        23:0
#define ARVDE_FRAME_CONFIG_A_3_LUMA_Y_BASE_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_A_3_LUMA_Y_BASE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_3_LUMA_Y_BASE_DEFAULT_MASK                 _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_A_3_LUMA_Y_BASE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_3_LUMA_Y_BASE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_A_4
#define ARVDE_FRAME_CONFIG_A_4                  _MK_ADDR_CONST(0x3810)
#define ARVDE_FRAME_CONFIG_A_4_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_A_4_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_A_4_RESET_VAL                        _MK_MASK_CONST(0x80000000)
#define ARVDE_FRAME_CONFIG_A_4_RESET_MASK                       _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_4_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_4_READ_MASK                        _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_4_WRITE_MASK                       _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_4_SURFACE_FORMAT_SHIFT                     _MK_SHIFT_CONST(31)
#define ARVDE_FRAME_CONFIG_A_4_SURFACE_FORMAT_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_A_4_SURFACE_FORMAT_SHIFT)
#define ARVDE_FRAME_CONFIG_A_4_SURFACE_FORMAT_RANGE                     31:31
#define ARVDE_FRAME_CONFIG_A_4_SURFACE_FORMAT_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_A_4_SURFACE_FORMAT_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_A_4_SURFACE_FORMAT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_A_4_SURFACE_FORMAT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_4_SURFACE_FORMAT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_4_SURFACE_FORMAT_LINEAR                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_A_4_SURFACE_FORMAT_TILED                     _MK_ENUM_CONST(1)

#define ARVDE_FRAME_CONFIG_A_4_LUMA_Y_BASE_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_A_4_LUMA_Y_BASE_FIELD                        _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_A_4_LUMA_Y_BASE_SHIFT)
#define ARVDE_FRAME_CONFIG_A_4_LUMA_Y_BASE_RANGE                        23:0
#define ARVDE_FRAME_CONFIG_A_4_LUMA_Y_BASE_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_A_4_LUMA_Y_BASE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_4_LUMA_Y_BASE_DEFAULT_MASK                 _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_A_4_LUMA_Y_BASE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_4_LUMA_Y_BASE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_A_5
#define ARVDE_FRAME_CONFIG_A_5                  _MK_ADDR_CONST(0x3814)
#define ARVDE_FRAME_CONFIG_A_5_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_A_5_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_A_5_RESET_VAL                        _MK_MASK_CONST(0x80000000)
#define ARVDE_FRAME_CONFIG_A_5_RESET_MASK                       _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_5_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_5_READ_MASK                        _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_5_WRITE_MASK                       _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_5_SURFACE_FORMAT_SHIFT                     _MK_SHIFT_CONST(31)
#define ARVDE_FRAME_CONFIG_A_5_SURFACE_FORMAT_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_A_5_SURFACE_FORMAT_SHIFT)
#define ARVDE_FRAME_CONFIG_A_5_SURFACE_FORMAT_RANGE                     31:31
#define ARVDE_FRAME_CONFIG_A_5_SURFACE_FORMAT_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_A_5_SURFACE_FORMAT_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_A_5_SURFACE_FORMAT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_A_5_SURFACE_FORMAT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_5_SURFACE_FORMAT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_5_SURFACE_FORMAT_LINEAR                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_A_5_SURFACE_FORMAT_TILED                     _MK_ENUM_CONST(1)

#define ARVDE_FRAME_CONFIG_A_5_LUMA_Y_BASE_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_A_5_LUMA_Y_BASE_FIELD                        _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_A_5_LUMA_Y_BASE_SHIFT)
#define ARVDE_FRAME_CONFIG_A_5_LUMA_Y_BASE_RANGE                        23:0
#define ARVDE_FRAME_CONFIG_A_5_LUMA_Y_BASE_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_A_5_LUMA_Y_BASE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_5_LUMA_Y_BASE_DEFAULT_MASK                 _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_A_5_LUMA_Y_BASE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_5_LUMA_Y_BASE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_A_6
#define ARVDE_FRAME_CONFIG_A_6                  _MK_ADDR_CONST(0x3818)
#define ARVDE_FRAME_CONFIG_A_6_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_A_6_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_A_6_RESET_VAL                        _MK_MASK_CONST(0x80000000)
#define ARVDE_FRAME_CONFIG_A_6_RESET_MASK                       _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_6_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_6_READ_MASK                        _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_6_WRITE_MASK                       _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_6_SURFACE_FORMAT_SHIFT                     _MK_SHIFT_CONST(31)
#define ARVDE_FRAME_CONFIG_A_6_SURFACE_FORMAT_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_A_6_SURFACE_FORMAT_SHIFT)
#define ARVDE_FRAME_CONFIG_A_6_SURFACE_FORMAT_RANGE                     31:31
#define ARVDE_FRAME_CONFIG_A_6_SURFACE_FORMAT_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_A_6_SURFACE_FORMAT_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_A_6_SURFACE_FORMAT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_A_6_SURFACE_FORMAT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_6_SURFACE_FORMAT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_6_SURFACE_FORMAT_LINEAR                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_A_6_SURFACE_FORMAT_TILED                     _MK_ENUM_CONST(1)

#define ARVDE_FRAME_CONFIG_A_6_LUMA_Y_BASE_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_A_6_LUMA_Y_BASE_FIELD                        _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_A_6_LUMA_Y_BASE_SHIFT)
#define ARVDE_FRAME_CONFIG_A_6_LUMA_Y_BASE_RANGE                        23:0
#define ARVDE_FRAME_CONFIG_A_6_LUMA_Y_BASE_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_A_6_LUMA_Y_BASE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_6_LUMA_Y_BASE_DEFAULT_MASK                 _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_A_6_LUMA_Y_BASE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_6_LUMA_Y_BASE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_A_7
#define ARVDE_FRAME_CONFIG_A_7                  _MK_ADDR_CONST(0x381c)
#define ARVDE_FRAME_CONFIG_A_7_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_A_7_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_A_7_RESET_VAL                        _MK_MASK_CONST(0x80000000)
#define ARVDE_FRAME_CONFIG_A_7_RESET_MASK                       _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_7_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_7_READ_MASK                        _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_7_WRITE_MASK                       _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_7_SURFACE_FORMAT_SHIFT                     _MK_SHIFT_CONST(31)
#define ARVDE_FRAME_CONFIG_A_7_SURFACE_FORMAT_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_A_7_SURFACE_FORMAT_SHIFT)
#define ARVDE_FRAME_CONFIG_A_7_SURFACE_FORMAT_RANGE                     31:31
#define ARVDE_FRAME_CONFIG_A_7_SURFACE_FORMAT_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_A_7_SURFACE_FORMAT_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_A_7_SURFACE_FORMAT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_A_7_SURFACE_FORMAT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_7_SURFACE_FORMAT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_7_SURFACE_FORMAT_LINEAR                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_A_7_SURFACE_FORMAT_TILED                     _MK_ENUM_CONST(1)

#define ARVDE_FRAME_CONFIG_A_7_LUMA_Y_BASE_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_A_7_LUMA_Y_BASE_FIELD                        _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_A_7_LUMA_Y_BASE_SHIFT)
#define ARVDE_FRAME_CONFIG_A_7_LUMA_Y_BASE_RANGE                        23:0
#define ARVDE_FRAME_CONFIG_A_7_LUMA_Y_BASE_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_A_7_LUMA_Y_BASE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_7_LUMA_Y_BASE_DEFAULT_MASK                 _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_A_7_LUMA_Y_BASE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_7_LUMA_Y_BASE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_A_8
#define ARVDE_FRAME_CONFIG_A_8                  _MK_ADDR_CONST(0x3820)
#define ARVDE_FRAME_CONFIG_A_8_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_A_8_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_A_8_RESET_VAL                        _MK_MASK_CONST(0x80000000)
#define ARVDE_FRAME_CONFIG_A_8_RESET_MASK                       _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_8_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_8_READ_MASK                        _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_8_WRITE_MASK                       _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_8_SURFACE_FORMAT_SHIFT                     _MK_SHIFT_CONST(31)
#define ARVDE_FRAME_CONFIG_A_8_SURFACE_FORMAT_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_A_8_SURFACE_FORMAT_SHIFT)
#define ARVDE_FRAME_CONFIG_A_8_SURFACE_FORMAT_RANGE                     31:31
#define ARVDE_FRAME_CONFIG_A_8_SURFACE_FORMAT_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_A_8_SURFACE_FORMAT_DEFAULT                   _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_A_8_SURFACE_FORMAT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_A_8_SURFACE_FORMAT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_8_SURFACE_FORMAT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_8_SURFACE_FORMAT_LINEAR                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_A_8_SURFACE_FORMAT_TILED                     _MK_ENUM_CONST(1)

#define ARVDE_FRAME_CONFIG_A_8_LUMA_Y_BASE_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_A_8_LUMA_Y_BASE_FIELD                        _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_A_8_LUMA_Y_BASE_SHIFT)
#define ARVDE_FRAME_CONFIG_A_8_LUMA_Y_BASE_RANGE                        23:0
#define ARVDE_FRAME_CONFIG_A_8_LUMA_Y_BASE_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_A_8_LUMA_Y_BASE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_8_LUMA_Y_BASE_DEFAULT_MASK                 _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_A_8_LUMA_Y_BASE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_8_LUMA_Y_BASE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_A_CLONE8_0
#define ARVDE_FRAME_CONFIG_A_CLONE8_0                   _MK_ADDR_CONST(0x3824)
#define ARVDE_FRAME_CONFIG_A_CLONE8_0_SECURE                    0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_0_WORD_COUNT                        0x1
#define ARVDE_FRAME_CONFIG_A_CLONE8_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_0_READ_MASK                         _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_0_WRITE_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_0_SURFACE_FORMAT_SHIFT                      _MK_SHIFT_CONST(31)
#define ARVDE_FRAME_CONFIG_A_CLONE8_0_SURFACE_FORMAT_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_A_CLONE8_0_SURFACE_FORMAT_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_0_SURFACE_FORMAT_RANGE                      31:31
#define ARVDE_FRAME_CONFIG_A_CLONE8_0_SURFACE_FORMAT_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_0_SURFACE_FORMAT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_0_SURFACE_FORMAT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_0_SURFACE_FORMAT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_0_SURFACE_FORMAT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_0_SURFACE_FORMAT_LINEAR                     _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_0_SURFACE_FORMAT_TILED                      _MK_ENUM_CONST(1)

#define ARVDE_FRAME_CONFIG_A_CLONE8_0_LUMA_Y_BASE_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_0_LUMA_Y_BASE_FIELD                 _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_A_CLONE8_0_LUMA_Y_BASE_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_0_LUMA_Y_BASE_RANGE                 23:0
#define ARVDE_FRAME_CONFIG_A_CLONE8_0_LUMA_Y_BASE_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_0_LUMA_Y_BASE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_0_LUMA_Y_BASE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_0_LUMA_Y_BASE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_0_LUMA_Y_BASE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_A_CLONE8
#define ARVDE_FRAME_CONFIG_A_CLONE8                     _MK_ADDR_CONST(0x3824)
#define ARVDE_FRAME_CONFIG_A_CLONE8_SECURE                      0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_WORD_COUNT                  0x1
#define ARVDE_FRAME_CONFIG_A_CLONE8_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_READ_MASK                   _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_WRITE_MASK                  _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_SURFACE_FORMAT_SHIFT                        _MK_SHIFT_CONST(31)
#define ARVDE_FRAME_CONFIG_A_CLONE8_SURFACE_FORMAT_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_A_CLONE8_SURFACE_FORMAT_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_SURFACE_FORMAT_RANGE                        31:31
#define ARVDE_FRAME_CONFIG_A_CLONE8_SURFACE_FORMAT_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_SURFACE_FORMAT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_SURFACE_FORMAT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_SURFACE_FORMAT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_SURFACE_FORMAT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_SURFACE_FORMAT_LINEAR                       _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_SURFACE_FORMAT_TILED                        _MK_ENUM_CONST(1)

#define ARVDE_FRAME_CONFIG_A_CLONE8_LUMA_Y_BASE_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_LUMA_Y_BASE_FIELD                   _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_A_CLONE8_LUMA_Y_BASE_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_LUMA_Y_BASE_RANGE                   23:0
#define ARVDE_FRAME_CONFIG_A_CLONE8_LUMA_Y_BASE_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_LUMA_Y_BASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_LUMA_Y_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_LUMA_Y_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_LUMA_Y_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_A_CLONE8_1
#define ARVDE_FRAME_CONFIG_A_CLONE8_1                   _MK_ADDR_CONST(0x3828)
#define ARVDE_FRAME_CONFIG_A_CLONE8_1_SECURE                    0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_1_WORD_COUNT                        0x1
#define ARVDE_FRAME_CONFIG_A_CLONE8_1_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_1_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_1_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_1_READ_MASK                         _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_1_WRITE_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_1_SURFACE_FORMAT_SHIFT                      _MK_SHIFT_CONST(31)
#define ARVDE_FRAME_CONFIG_A_CLONE8_1_SURFACE_FORMAT_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_A_CLONE8_1_SURFACE_FORMAT_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_1_SURFACE_FORMAT_RANGE                      31:31
#define ARVDE_FRAME_CONFIG_A_CLONE8_1_SURFACE_FORMAT_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_1_SURFACE_FORMAT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_1_SURFACE_FORMAT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_1_SURFACE_FORMAT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_1_SURFACE_FORMAT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_1_SURFACE_FORMAT_LINEAR                     _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_1_SURFACE_FORMAT_TILED                      _MK_ENUM_CONST(1)

#define ARVDE_FRAME_CONFIG_A_CLONE8_1_LUMA_Y_BASE_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_1_LUMA_Y_BASE_FIELD                 _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_A_CLONE8_1_LUMA_Y_BASE_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_1_LUMA_Y_BASE_RANGE                 23:0
#define ARVDE_FRAME_CONFIG_A_CLONE8_1_LUMA_Y_BASE_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_1_LUMA_Y_BASE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_1_LUMA_Y_BASE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_1_LUMA_Y_BASE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_1_LUMA_Y_BASE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_A_CLONE8_2
#define ARVDE_FRAME_CONFIG_A_CLONE8_2                   _MK_ADDR_CONST(0x382c)
#define ARVDE_FRAME_CONFIG_A_CLONE8_2_SECURE                    0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_2_WORD_COUNT                        0x1
#define ARVDE_FRAME_CONFIG_A_CLONE8_2_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_2_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_2_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_2_READ_MASK                         _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_2_WRITE_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_2_SURFACE_FORMAT_SHIFT                      _MK_SHIFT_CONST(31)
#define ARVDE_FRAME_CONFIG_A_CLONE8_2_SURFACE_FORMAT_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_A_CLONE8_2_SURFACE_FORMAT_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_2_SURFACE_FORMAT_RANGE                      31:31
#define ARVDE_FRAME_CONFIG_A_CLONE8_2_SURFACE_FORMAT_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_2_SURFACE_FORMAT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_2_SURFACE_FORMAT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_2_SURFACE_FORMAT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_2_SURFACE_FORMAT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_2_SURFACE_FORMAT_LINEAR                     _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_2_SURFACE_FORMAT_TILED                      _MK_ENUM_CONST(1)

#define ARVDE_FRAME_CONFIG_A_CLONE8_2_LUMA_Y_BASE_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_2_LUMA_Y_BASE_FIELD                 _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_A_CLONE8_2_LUMA_Y_BASE_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_2_LUMA_Y_BASE_RANGE                 23:0
#define ARVDE_FRAME_CONFIG_A_CLONE8_2_LUMA_Y_BASE_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_2_LUMA_Y_BASE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_2_LUMA_Y_BASE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_2_LUMA_Y_BASE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_2_LUMA_Y_BASE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_A_CLONE8_3
#define ARVDE_FRAME_CONFIG_A_CLONE8_3                   _MK_ADDR_CONST(0x3830)
#define ARVDE_FRAME_CONFIG_A_CLONE8_3_SECURE                    0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_3_WORD_COUNT                        0x1
#define ARVDE_FRAME_CONFIG_A_CLONE8_3_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_3_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_3_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_3_READ_MASK                         _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_3_WRITE_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_3_SURFACE_FORMAT_SHIFT                      _MK_SHIFT_CONST(31)
#define ARVDE_FRAME_CONFIG_A_CLONE8_3_SURFACE_FORMAT_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_A_CLONE8_3_SURFACE_FORMAT_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_3_SURFACE_FORMAT_RANGE                      31:31
#define ARVDE_FRAME_CONFIG_A_CLONE8_3_SURFACE_FORMAT_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_3_SURFACE_FORMAT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_3_SURFACE_FORMAT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_3_SURFACE_FORMAT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_3_SURFACE_FORMAT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_3_SURFACE_FORMAT_LINEAR                     _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_3_SURFACE_FORMAT_TILED                      _MK_ENUM_CONST(1)

#define ARVDE_FRAME_CONFIG_A_CLONE8_3_LUMA_Y_BASE_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_3_LUMA_Y_BASE_FIELD                 _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_A_CLONE8_3_LUMA_Y_BASE_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_3_LUMA_Y_BASE_RANGE                 23:0
#define ARVDE_FRAME_CONFIG_A_CLONE8_3_LUMA_Y_BASE_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_3_LUMA_Y_BASE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_3_LUMA_Y_BASE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_3_LUMA_Y_BASE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_3_LUMA_Y_BASE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_A_CLONE8_4
#define ARVDE_FRAME_CONFIG_A_CLONE8_4                   _MK_ADDR_CONST(0x3834)
#define ARVDE_FRAME_CONFIG_A_CLONE8_4_SECURE                    0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_4_WORD_COUNT                        0x1
#define ARVDE_FRAME_CONFIG_A_CLONE8_4_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_4_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_4_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_4_READ_MASK                         _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_4_WRITE_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_4_SURFACE_FORMAT_SHIFT                      _MK_SHIFT_CONST(31)
#define ARVDE_FRAME_CONFIG_A_CLONE8_4_SURFACE_FORMAT_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_A_CLONE8_4_SURFACE_FORMAT_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_4_SURFACE_FORMAT_RANGE                      31:31
#define ARVDE_FRAME_CONFIG_A_CLONE8_4_SURFACE_FORMAT_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_4_SURFACE_FORMAT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_4_SURFACE_FORMAT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_4_SURFACE_FORMAT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_4_SURFACE_FORMAT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_4_SURFACE_FORMAT_LINEAR                     _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_4_SURFACE_FORMAT_TILED                      _MK_ENUM_CONST(1)

#define ARVDE_FRAME_CONFIG_A_CLONE8_4_LUMA_Y_BASE_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_4_LUMA_Y_BASE_FIELD                 _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_A_CLONE8_4_LUMA_Y_BASE_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_4_LUMA_Y_BASE_RANGE                 23:0
#define ARVDE_FRAME_CONFIG_A_CLONE8_4_LUMA_Y_BASE_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_4_LUMA_Y_BASE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_4_LUMA_Y_BASE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_4_LUMA_Y_BASE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_4_LUMA_Y_BASE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_A_CLONE8_5
#define ARVDE_FRAME_CONFIG_A_CLONE8_5                   _MK_ADDR_CONST(0x3838)
#define ARVDE_FRAME_CONFIG_A_CLONE8_5_SECURE                    0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_5_WORD_COUNT                        0x1
#define ARVDE_FRAME_CONFIG_A_CLONE8_5_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_5_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_5_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_5_READ_MASK                         _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_5_WRITE_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_5_SURFACE_FORMAT_SHIFT                      _MK_SHIFT_CONST(31)
#define ARVDE_FRAME_CONFIG_A_CLONE8_5_SURFACE_FORMAT_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_A_CLONE8_5_SURFACE_FORMAT_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_5_SURFACE_FORMAT_RANGE                      31:31
#define ARVDE_FRAME_CONFIG_A_CLONE8_5_SURFACE_FORMAT_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_5_SURFACE_FORMAT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_5_SURFACE_FORMAT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_5_SURFACE_FORMAT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_5_SURFACE_FORMAT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_5_SURFACE_FORMAT_LINEAR                     _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_5_SURFACE_FORMAT_TILED                      _MK_ENUM_CONST(1)

#define ARVDE_FRAME_CONFIG_A_CLONE8_5_LUMA_Y_BASE_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_5_LUMA_Y_BASE_FIELD                 _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_A_CLONE8_5_LUMA_Y_BASE_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_5_LUMA_Y_BASE_RANGE                 23:0
#define ARVDE_FRAME_CONFIG_A_CLONE8_5_LUMA_Y_BASE_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_5_LUMA_Y_BASE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_5_LUMA_Y_BASE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_5_LUMA_Y_BASE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_5_LUMA_Y_BASE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_A_CLONE8_6
#define ARVDE_FRAME_CONFIG_A_CLONE8_6                   _MK_ADDR_CONST(0x383c)
#define ARVDE_FRAME_CONFIG_A_CLONE8_6_SECURE                    0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_6_WORD_COUNT                        0x1
#define ARVDE_FRAME_CONFIG_A_CLONE8_6_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_6_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_6_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_6_READ_MASK                         _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_6_WRITE_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_6_SURFACE_FORMAT_SHIFT                      _MK_SHIFT_CONST(31)
#define ARVDE_FRAME_CONFIG_A_CLONE8_6_SURFACE_FORMAT_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_A_CLONE8_6_SURFACE_FORMAT_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_6_SURFACE_FORMAT_RANGE                      31:31
#define ARVDE_FRAME_CONFIG_A_CLONE8_6_SURFACE_FORMAT_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_6_SURFACE_FORMAT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_6_SURFACE_FORMAT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_6_SURFACE_FORMAT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_6_SURFACE_FORMAT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_6_SURFACE_FORMAT_LINEAR                     _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_6_SURFACE_FORMAT_TILED                      _MK_ENUM_CONST(1)

#define ARVDE_FRAME_CONFIG_A_CLONE8_6_LUMA_Y_BASE_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_6_LUMA_Y_BASE_FIELD                 _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_A_CLONE8_6_LUMA_Y_BASE_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_6_LUMA_Y_BASE_RANGE                 23:0
#define ARVDE_FRAME_CONFIG_A_CLONE8_6_LUMA_Y_BASE_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_6_LUMA_Y_BASE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_6_LUMA_Y_BASE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_6_LUMA_Y_BASE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_6_LUMA_Y_BASE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_A_CLONE8_7
#define ARVDE_FRAME_CONFIG_A_CLONE8_7                   _MK_ADDR_CONST(0x3840)
#define ARVDE_FRAME_CONFIG_A_CLONE8_7_SECURE                    0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_7_WORD_COUNT                        0x1
#define ARVDE_FRAME_CONFIG_A_CLONE8_7_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_7_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_7_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_7_READ_MASK                         _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_7_WRITE_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_7_SURFACE_FORMAT_SHIFT                      _MK_SHIFT_CONST(31)
#define ARVDE_FRAME_CONFIG_A_CLONE8_7_SURFACE_FORMAT_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_A_CLONE8_7_SURFACE_FORMAT_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_7_SURFACE_FORMAT_RANGE                      31:31
#define ARVDE_FRAME_CONFIG_A_CLONE8_7_SURFACE_FORMAT_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_7_SURFACE_FORMAT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_7_SURFACE_FORMAT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_7_SURFACE_FORMAT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_7_SURFACE_FORMAT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_7_SURFACE_FORMAT_LINEAR                     _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_7_SURFACE_FORMAT_TILED                      _MK_ENUM_CONST(1)

#define ARVDE_FRAME_CONFIG_A_CLONE8_7_LUMA_Y_BASE_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_7_LUMA_Y_BASE_FIELD                 _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_A_CLONE8_7_LUMA_Y_BASE_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_7_LUMA_Y_BASE_RANGE                 23:0
#define ARVDE_FRAME_CONFIG_A_CLONE8_7_LUMA_Y_BASE_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_7_LUMA_Y_BASE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_7_LUMA_Y_BASE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_7_LUMA_Y_BASE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_7_LUMA_Y_BASE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_A_CLONE8_8
#define ARVDE_FRAME_CONFIG_A_CLONE8_8                   _MK_ADDR_CONST(0x3844)
#define ARVDE_FRAME_CONFIG_A_CLONE8_8_SECURE                    0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_8_WORD_COUNT                        0x1
#define ARVDE_FRAME_CONFIG_A_CLONE8_8_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_8_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_8_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_8_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_8_READ_MASK                         _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_8_WRITE_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_8_SURFACE_FORMAT_SHIFT                      _MK_SHIFT_CONST(31)
#define ARVDE_FRAME_CONFIG_A_CLONE8_8_SURFACE_FORMAT_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_A_CLONE8_8_SURFACE_FORMAT_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_8_SURFACE_FORMAT_RANGE                      31:31
#define ARVDE_FRAME_CONFIG_A_CLONE8_8_SURFACE_FORMAT_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_8_SURFACE_FORMAT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_8_SURFACE_FORMAT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_8_SURFACE_FORMAT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_8_SURFACE_FORMAT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_8_SURFACE_FORMAT_LINEAR                     _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_8_SURFACE_FORMAT_TILED                      _MK_ENUM_CONST(1)

#define ARVDE_FRAME_CONFIG_A_CLONE8_8_LUMA_Y_BASE_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_8_LUMA_Y_BASE_FIELD                 _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_A_CLONE8_8_LUMA_Y_BASE_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_8_LUMA_Y_BASE_RANGE                 23:0
#define ARVDE_FRAME_CONFIG_A_CLONE8_8_LUMA_Y_BASE_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_8_LUMA_Y_BASE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_8_LUMA_Y_BASE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_8_LUMA_Y_BASE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_8_LUMA_Y_BASE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_A_CLONE8_9
#define ARVDE_FRAME_CONFIG_A_CLONE8_9                   _MK_ADDR_CONST(0x3848)
#define ARVDE_FRAME_CONFIG_A_CLONE8_9_SECURE                    0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_9_WORD_COUNT                        0x1
#define ARVDE_FRAME_CONFIG_A_CLONE8_9_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_9_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_9_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_9_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_9_READ_MASK                         _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_9_WRITE_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_9_SURFACE_FORMAT_SHIFT                      _MK_SHIFT_CONST(31)
#define ARVDE_FRAME_CONFIG_A_CLONE8_9_SURFACE_FORMAT_FIELD                      _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_A_CLONE8_9_SURFACE_FORMAT_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_9_SURFACE_FORMAT_RANGE                      31:31
#define ARVDE_FRAME_CONFIG_A_CLONE8_9_SURFACE_FORMAT_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_9_SURFACE_FORMAT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_9_SURFACE_FORMAT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_9_SURFACE_FORMAT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_9_SURFACE_FORMAT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_9_SURFACE_FORMAT_LINEAR                     _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_9_SURFACE_FORMAT_TILED                      _MK_ENUM_CONST(1)

#define ARVDE_FRAME_CONFIG_A_CLONE8_9_LUMA_Y_BASE_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_9_LUMA_Y_BASE_FIELD                 _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_A_CLONE8_9_LUMA_Y_BASE_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_9_LUMA_Y_BASE_RANGE                 23:0
#define ARVDE_FRAME_CONFIG_A_CLONE8_9_LUMA_Y_BASE_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_9_LUMA_Y_BASE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_9_LUMA_Y_BASE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_9_LUMA_Y_BASE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_9_LUMA_Y_BASE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_A_CLONE8_10
#define ARVDE_FRAME_CONFIG_A_CLONE8_10                  _MK_ADDR_CONST(0x384c)
#define ARVDE_FRAME_CONFIG_A_CLONE8_10_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_10_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_A_CLONE8_10_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_10_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_10_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_10_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_10_READ_MASK                        _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_10_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_10_SURFACE_FORMAT_SHIFT                     _MK_SHIFT_CONST(31)
#define ARVDE_FRAME_CONFIG_A_CLONE8_10_SURFACE_FORMAT_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_A_CLONE8_10_SURFACE_FORMAT_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_10_SURFACE_FORMAT_RANGE                     31:31
#define ARVDE_FRAME_CONFIG_A_CLONE8_10_SURFACE_FORMAT_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_10_SURFACE_FORMAT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_10_SURFACE_FORMAT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_10_SURFACE_FORMAT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_10_SURFACE_FORMAT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_10_SURFACE_FORMAT_LINEAR                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_10_SURFACE_FORMAT_TILED                     _MK_ENUM_CONST(1)

#define ARVDE_FRAME_CONFIG_A_CLONE8_10_LUMA_Y_BASE_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_10_LUMA_Y_BASE_FIELD                        _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_A_CLONE8_10_LUMA_Y_BASE_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_10_LUMA_Y_BASE_RANGE                        23:0
#define ARVDE_FRAME_CONFIG_A_CLONE8_10_LUMA_Y_BASE_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_10_LUMA_Y_BASE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_10_LUMA_Y_BASE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_10_LUMA_Y_BASE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_10_LUMA_Y_BASE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_A_CLONE8_11
#define ARVDE_FRAME_CONFIG_A_CLONE8_11                  _MK_ADDR_CONST(0x3850)
#define ARVDE_FRAME_CONFIG_A_CLONE8_11_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_11_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_A_CLONE8_11_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_11_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_11_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_11_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_11_READ_MASK                        _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_11_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_11_SURFACE_FORMAT_SHIFT                     _MK_SHIFT_CONST(31)
#define ARVDE_FRAME_CONFIG_A_CLONE8_11_SURFACE_FORMAT_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_A_CLONE8_11_SURFACE_FORMAT_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_11_SURFACE_FORMAT_RANGE                     31:31
#define ARVDE_FRAME_CONFIG_A_CLONE8_11_SURFACE_FORMAT_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_11_SURFACE_FORMAT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_11_SURFACE_FORMAT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_11_SURFACE_FORMAT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_11_SURFACE_FORMAT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_11_SURFACE_FORMAT_LINEAR                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_11_SURFACE_FORMAT_TILED                     _MK_ENUM_CONST(1)

#define ARVDE_FRAME_CONFIG_A_CLONE8_11_LUMA_Y_BASE_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_11_LUMA_Y_BASE_FIELD                        _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_A_CLONE8_11_LUMA_Y_BASE_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_11_LUMA_Y_BASE_RANGE                        23:0
#define ARVDE_FRAME_CONFIG_A_CLONE8_11_LUMA_Y_BASE_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_11_LUMA_Y_BASE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_11_LUMA_Y_BASE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_11_LUMA_Y_BASE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_11_LUMA_Y_BASE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_A_CLONE8_12
#define ARVDE_FRAME_CONFIG_A_CLONE8_12                  _MK_ADDR_CONST(0x3854)
#define ARVDE_FRAME_CONFIG_A_CLONE8_12_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_12_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_A_CLONE8_12_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_12_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_12_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_12_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_12_READ_MASK                        _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_12_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_12_SURFACE_FORMAT_SHIFT                     _MK_SHIFT_CONST(31)
#define ARVDE_FRAME_CONFIG_A_CLONE8_12_SURFACE_FORMAT_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_A_CLONE8_12_SURFACE_FORMAT_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_12_SURFACE_FORMAT_RANGE                     31:31
#define ARVDE_FRAME_CONFIG_A_CLONE8_12_SURFACE_FORMAT_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_12_SURFACE_FORMAT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_12_SURFACE_FORMAT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_12_SURFACE_FORMAT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_12_SURFACE_FORMAT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_12_SURFACE_FORMAT_LINEAR                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_12_SURFACE_FORMAT_TILED                     _MK_ENUM_CONST(1)

#define ARVDE_FRAME_CONFIG_A_CLONE8_12_LUMA_Y_BASE_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_12_LUMA_Y_BASE_FIELD                        _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_A_CLONE8_12_LUMA_Y_BASE_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_12_LUMA_Y_BASE_RANGE                        23:0
#define ARVDE_FRAME_CONFIG_A_CLONE8_12_LUMA_Y_BASE_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_12_LUMA_Y_BASE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_12_LUMA_Y_BASE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_12_LUMA_Y_BASE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_12_LUMA_Y_BASE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_A_CLONE8_13
#define ARVDE_FRAME_CONFIG_A_CLONE8_13                  _MK_ADDR_CONST(0x3858)
#define ARVDE_FRAME_CONFIG_A_CLONE8_13_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_13_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_A_CLONE8_13_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_13_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_13_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_13_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_13_READ_MASK                        _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_13_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_13_SURFACE_FORMAT_SHIFT                     _MK_SHIFT_CONST(31)
#define ARVDE_FRAME_CONFIG_A_CLONE8_13_SURFACE_FORMAT_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_A_CLONE8_13_SURFACE_FORMAT_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_13_SURFACE_FORMAT_RANGE                     31:31
#define ARVDE_FRAME_CONFIG_A_CLONE8_13_SURFACE_FORMAT_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_13_SURFACE_FORMAT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_13_SURFACE_FORMAT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_13_SURFACE_FORMAT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_13_SURFACE_FORMAT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_13_SURFACE_FORMAT_LINEAR                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_13_SURFACE_FORMAT_TILED                     _MK_ENUM_CONST(1)

#define ARVDE_FRAME_CONFIG_A_CLONE8_13_LUMA_Y_BASE_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_13_LUMA_Y_BASE_FIELD                        _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_A_CLONE8_13_LUMA_Y_BASE_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_13_LUMA_Y_BASE_RANGE                        23:0
#define ARVDE_FRAME_CONFIG_A_CLONE8_13_LUMA_Y_BASE_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_13_LUMA_Y_BASE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_13_LUMA_Y_BASE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_13_LUMA_Y_BASE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_13_LUMA_Y_BASE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_A_CLONE8_14
#define ARVDE_FRAME_CONFIG_A_CLONE8_14                  _MK_ADDR_CONST(0x385c)
#define ARVDE_FRAME_CONFIG_A_CLONE8_14_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_14_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_A_CLONE8_14_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_14_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_14_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_14_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_14_READ_MASK                        _MK_MASK_CONST(0x80ffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_14_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_A_CLONE8_14_SURFACE_FORMAT_SHIFT                     _MK_SHIFT_CONST(31)
#define ARVDE_FRAME_CONFIG_A_CLONE8_14_SURFACE_FORMAT_FIELD                     _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_A_CLONE8_14_SURFACE_FORMAT_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_14_SURFACE_FORMAT_RANGE                     31:31
#define ARVDE_FRAME_CONFIG_A_CLONE8_14_SURFACE_FORMAT_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_14_SURFACE_FORMAT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_14_SURFACE_FORMAT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_14_SURFACE_FORMAT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_14_SURFACE_FORMAT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_14_SURFACE_FORMAT_LINEAR                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_14_SURFACE_FORMAT_TILED                     _MK_ENUM_CONST(1)

#define ARVDE_FRAME_CONFIG_A_CLONE8_14_LUMA_Y_BASE_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_14_LUMA_Y_BASE_FIELD                        _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_A_CLONE8_14_LUMA_Y_BASE_SHIFT)
#define ARVDE_FRAME_CONFIG_A_CLONE8_14_LUMA_Y_BASE_RANGE                        23:0
#define ARVDE_FRAME_CONFIG_A_CLONE8_14_LUMA_Y_BASE_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_A_CLONE8_14_LUMA_Y_BASE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_14_LUMA_Y_BASE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_14_LUMA_Y_BASE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_A_CLONE8_14_LUMA_Y_BASE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_B_0
#define ARVDE_FRAME_CONFIG_B_0                  _MK_ADDR_CONST(0x3880)
#define ARVDE_FRAME_CONFIG_B_0_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_B_0_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_B_0_RESET_VAL                        _MK_MASK_CONST(0x28001e)
#define ARVDE_FRAME_CONFIG_B_0_RESET_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_0_READ_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_0_WRITE_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_0_SCREEN_RES_X_SHIFT                       _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_B_0_SCREEN_RES_X_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_0_SCREEN_RES_X_SHIFT)
#define ARVDE_FRAME_CONFIG_B_0_SCREEN_RES_X_RANGE                       25:16
#define ARVDE_FRAME_CONFIG_B_0_SCREEN_RES_X_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_0_SCREEN_RES_X_DEFAULT                     _MK_MASK_CONST(0x28)
#define ARVDE_FRAME_CONFIG_B_0_SCREEN_RES_X_DEFAULT_MASK                        _MK_MASK_CONST(0x3ff)
#define ARVDE_FRAME_CONFIG_B_0_SCREEN_RES_X_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_0_SCREEN_RES_X_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_B_0_SCREEN_RES_Y_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_B_0_SCREEN_RES_Y_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_0_SCREEN_RES_Y_SHIFT)
#define ARVDE_FRAME_CONFIG_B_0_SCREEN_RES_Y_RANGE                       9:0
#define ARVDE_FRAME_CONFIG_B_0_SCREEN_RES_Y_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_0_SCREEN_RES_Y_DEFAULT                     _MK_MASK_CONST(0x1e)
#define ARVDE_FRAME_CONFIG_B_0_SCREEN_RES_Y_DEFAULT_MASK                        _MK_MASK_CONST(0x3ff)
#define ARVDE_FRAME_CONFIG_B_0_SCREEN_RES_Y_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_0_SCREEN_RES_Y_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_B
#define ARVDE_FRAME_CONFIG_B                    _MK_ADDR_CONST(0x3880)
#define ARVDE_FRAME_CONFIG_B_SECURE                     0x0
#define ARVDE_FRAME_CONFIG_B_WORD_COUNT                         0x1
#define ARVDE_FRAME_CONFIG_B_RESET_VAL                  _MK_MASK_CONST(0x28001e)
#define ARVDE_FRAME_CONFIG_B_RESET_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_SCREEN_RES_X_SHIFT                 _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_B_SCREEN_RES_X_FIELD                 _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_SCREEN_RES_X_SHIFT)
#define ARVDE_FRAME_CONFIG_B_SCREEN_RES_X_RANGE                 25:16
#define ARVDE_FRAME_CONFIG_B_SCREEN_RES_X_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_B_SCREEN_RES_X_DEFAULT                       _MK_MASK_CONST(0x28)
#define ARVDE_FRAME_CONFIG_B_SCREEN_RES_X_DEFAULT_MASK                  _MK_MASK_CONST(0x3ff)
#define ARVDE_FRAME_CONFIG_B_SCREEN_RES_X_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_SCREEN_RES_X_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_B_SCREEN_RES_Y_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_B_SCREEN_RES_Y_FIELD                 _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_SCREEN_RES_Y_SHIFT)
#define ARVDE_FRAME_CONFIG_B_SCREEN_RES_Y_RANGE                 9:0
#define ARVDE_FRAME_CONFIG_B_SCREEN_RES_Y_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_B_SCREEN_RES_Y_DEFAULT                       _MK_MASK_CONST(0x1e)
#define ARVDE_FRAME_CONFIG_B_SCREEN_RES_Y_DEFAULT_MASK                  _MK_MASK_CONST(0x3ff)
#define ARVDE_FRAME_CONFIG_B_SCREEN_RES_Y_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_SCREEN_RES_Y_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_B_1
#define ARVDE_FRAME_CONFIG_B_1                  _MK_ADDR_CONST(0x3884)
#define ARVDE_FRAME_CONFIG_B_1_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_B_1_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_B_1_RESET_VAL                        _MK_MASK_CONST(0x28001e)
#define ARVDE_FRAME_CONFIG_B_1_RESET_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_1_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_1_READ_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_1_WRITE_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_1_SCREEN_RES_X_SHIFT                       _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_B_1_SCREEN_RES_X_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_1_SCREEN_RES_X_SHIFT)
#define ARVDE_FRAME_CONFIG_B_1_SCREEN_RES_X_RANGE                       25:16
#define ARVDE_FRAME_CONFIG_B_1_SCREEN_RES_X_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_1_SCREEN_RES_X_DEFAULT                     _MK_MASK_CONST(0x28)
#define ARVDE_FRAME_CONFIG_B_1_SCREEN_RES_X_DEFAULT_MASK                        _MK_MASK_CONST(0x3ff)
#define ARVDE_FRAME_CONFIG_B_1_SCREEN_RES_X_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_1_SCREEN_RES_X_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_B_1_SCREEN_RES_Y_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_B_1_SCREEN_RES_Y_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_1_SCREEN_RES_Y_SHIFT)
#define ARVDE_FRAME_CONFIG_B_1_SCREEN_RES_Y_RANGE                       9:0
#define ARVDE_FRAME_CONFIG_B_1_SCREEN_RES_Y_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_1_SCREEN_RES_Y_DEFAULT                     _MK_MASK_CONST(0x1e)
#define ARVDE_FRAME_CONFIG_B_1_SCREEN_RES_Y_DEFAULT_MASK                        _MK_MASK_CONST(0x3ff)
#define ARVDE_FRAME_CONFIG_B_1_SCREEN_RES_Y_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_1_SCREEN_RES_Y_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_B_2
#define ARVDE_FRAME_CONFIG_B_2                  _MK_ADDR_CONST(0x3888)
#define ARVDE_FRAME_CONFIG_B_2_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_B_2_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_B_2_RESET_VAL                        _MK_MASK_CONST(0x28001e)
#define ARVDE_FRAME_CONFIG_B_2_RESET_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_2_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_2_READ_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_2_WRITE_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_2_SCREEN_RES_X_SHIFT                       _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_B_2_SCREEN_RES_X_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_2_SCREEN_RES_X_SHIFT)
#define ARVDE_FRAME_CONFIG_B_2_SCREEN_RES_X_RANGE                       25:16
#define ARVDE_FRAME_CONFIG_B_2_SCREEN_RES_X_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_2_SCREEN_RES_X_DEFAULT                     _MK_MASK_CONST(0x28)
#define ARVDE_FRAME_CONFIG_B_2_SCREEN_RES_X_DEFAULT_MASK                        _MK_MASK_CONST(0x3ff)
#define ARVDE_FRAME_CONFIG_B_2_SCREEN_RES_X_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_2_SCREEN_RES_X_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_B_2_SCREEN_RES_Y_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_B_2_SCREEN_RES_Y_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_2_SCREEN_RES_Y_SHIFT)
#define ARVDE_FRAME_CONFIG_B_2_SCREEN_RES_Y_RANGE                       9:0
#define ARVDE_FRAME_CONFIG_B_2_SCREEN_RES_Y_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_2_SCREEN_RES_Y_DEFAULT                     _MK_MASK_CONST(0x1e)
#define ARVDE_FRAME_CONFIG_B_2_SCREEN_RES_Y_DEFAULT_MASK                        _MK_MASK_CONST(0x3ff)
#define ARVDE_FRAME_CONFIG_B_2_SCREEN_RES_Y_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_2_SCREEN_RES_Y_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_B_3
#define ARVDE_FRAME_CONFIG_B_3                  _MK_ADDR_CONST(0x388c)
#define ARVDE_FRAME_CONFIG_B_3_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_B_3_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_B_3_RESET_VAL                        _MK_MASK_CONST(0x28001e)
#define ARVDE_FRAME_CONFIG_B_3_RESET_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_3_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_3_READ_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_3_WRITE_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_3_SCREEN_RES_X_SHIFT                       _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_B_3_SCREEN_RES_X_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_3_SCREEN_RES_X_SHIFT)
#define ARVDE_FRAME_CONFIG_B_3_SCREEN_RES_X_RANGE                       25:16
#define ARVDE_FRAME_CONFIG_B_3_SCREEN_RES_X_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_3_SCREEN_RES_X_DEFAULT                     _MK_MASK_CONST(0x28)
#define ARVDE_FRAME_CONFIG_B_3_SCREEN_RES_X_DEFAULT_MASK                        _MK_MASK_CONST(0x3ff)
#define ARVDE_FRAME_CONFIG_B_3_SCREEN_RES_X_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_3_SCREEN_RES_X_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_B_3_SCREEN_RES_Y_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_B_3_SCREEN_RES_Y_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_3_SCREEN_RES_Y_SHIFT)
#define ARVDE_FRAME_CONFIG_B_3_SCREEN_RES_Y_RANGE                       9:0
#define ARVDE_FRAME_CONFIG_B_3_SCREEN_RES_Y_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_3_SCREEN_RES_Y_DEFAULT                     _MK_MASK_CONST(0x1e)
#define ARVDE_FRAME_CONFIG_B_3_SCREEN_RES_Y_DEFAULT_MASK                        _MK_MASK_CONST(0x3ff)
#define ARVDE_FRAME_CONFIG_B_3_SCREEN_RES_Y_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_3_SCREEN_RES_Y_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_B_4
#define ARVDE_FRAME_CONFIG_B_4                  _MK_ADDR_CONST(0x3890)
#define ARVDE_FRAME_CONFIG_B_4_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_B_4_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_B_4_RESET_VAL                        _MK_MASK_CONST(0x28001e)
#define ARVDE_FRAME_CONFIG_B_4_RESET_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_4_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_4_READ_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_4_WRITE_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_4_SCREEN_RES_X_SHIFT                       _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_B_4_SCREEN_RES_X_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_4_SCREEN_RES_X_SHIFT)
#define ARVDE_FRAME_CONFIG_B_4_SCREEN_RES_X_RANGE                       25:16
#define ARVDE_FRAME_CONFIG_B_4_SCREEN_RES_X_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_4_SCREEN_RES_X_DEFAULT                     _MK_MASK_CONST(0x28)
#define ARVDE_FRAME_CONFIG_B_4_SCREEN_RES_X_DEFAULT_MASK                        _MK_MASK_CONST(0x3ff)
#define ARVDE_FRAME_CONFIG_B_4_SCREEN_RES_X_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_4_SCREEN_RES_X_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_B_4_SCREEN_RES_Y_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_B_4_SCREEN_RES_Y_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_4_SCREEN_RES_Y_SHIFT)
#define ARVDE_FRAME_CONFIG_B_4_SCREEN_RES_Y_RANGE                       9:0
#define ARVDE_FRAME_CONFIG_B_4_SCREEN_RES_Y_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_4_SCREEN_RES_Y_DEFAULT                     _MK_MASK_CONST(0x1e)
#define ARVDE_FRAME_CONFIG_B_4_SCREEN_RES_Y_DEFAULT_MASK                        _MK_MASK_CONST(0x3ff)
#define ARVDE_FRAME_CONFIG_B_4_SCREEN_RES_Y_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_4_SCREEN_RES_Y_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_B_5
#define ARVDE_FRAME_CONFIG_B_5                  _MK_ADDR_CONST(0x3894)
#define ARVDE_FRAME_CONFIG_B_5_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_B_5_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_B_5_RESET_VAL                        _MK_MASK_CONST(0x28001e)
#define ARVDE_FRAME_CONFIG_B_5_RESET_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_5_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_5_READ_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_5_WRITE_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_5_SCREEN_RES_X_SHIFT                       _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_B_5_SCREEN_RES_X_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_5_SCREEN_RES_X_SHIFT)
#define ARVDE_FRAME_CONFIG_B_5_SCREEN_RES_X_RANGE                       25:16
#define ARVDE_FRAME_CONFIG_B_5_SCREEN_RES_X_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_5_SCREEN_RES_X_DEFAULT                     _MK_MASK_CONST(0x28)
#define ARVDE_FRAME_CONFIG_B_5_SCREEN_RES_X_DEFAULT_MASK                        _MK_MASK_CONST(0x3ff)
#define ARVDE_FRAME_CONFIG_B_5_SCREEN_RES_X_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_5_SCREEN_RES_X_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_B_5_SCREEN_RES_Y_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_B_5_SCREEN_RES_Y_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_5_SCREEN_RES_Y_SHIFT)
#define ARVDE_FRAME_CONFIG_B_5_SCREEN_RES_Y_RANGE                       9:0
#define ARVDE_FRAME_CONFIG_B_5_SCREEN_RES_Y_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_5_SCREEN_RES_Y_DEFAULT                     _MK_MASK_CONST(0x1e)
#define ARVDE_FRAME_CONFIG_B_5_SCREEN_RES_Y_DEFAULT_MASK                        _MK_MASK_CONST(0x3ff)
#define ARVDE_FRAME_CONFIG_B_5_SCREEN_RES_Y_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_5_SCREEN_RES_Y_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_B_6
#define ARVDE_FRAME_CONFIG_B_6                  _MK_ADDR_CONST(0x3898)
#define ARVDE_FRAME_CONFIG_B_6_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_B_6_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_B_6_RESET_VAL                        _MK_MASK_CONST(0x28001e)
#define ARVDE_FRAME_CONFIG_B_6_RESET_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_6_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_6_READ_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_6_WRITE_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_6_SCREEN_RES_X_SHIFT                       _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_B_6_SCREEN_RES_X_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_6_SCREEN_RES_X_SHIFT)
#define ARVDE_FRAME_CONFIG_B_6_SCREEN_RES_X_RANGE                       25:16
#define ARVDE_FRAME_CONFIG_B_6_SCREEN_RES_X_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_6_SCREEN_RES_X_DEFAULT                     _MK_MASK_CONST(0x28)
#define ARVDE_FRAME_CONFIG_B_6_SCREEN_RES_X_DEFAULT_MASK                        _MK_MASK_CONST(0x3ff)
#define ARVDE_FRAME_CONFIG_B_6_SCREEN_RES_X_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_6_SCREEN_RES_X_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_B_6_SCREEN_RES_Y_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_B_6_SCREEN_RES_Y_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_6_SCREEN_RES_Y_SHIFT)
#define ARVDE_FRAME_CONFIG_B_6_SCREEN_RES_Y_RANGE                       9:0
#define ARVDE_FRAME_CONFIG_B_6_SCREEN_RES_Y_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_6_SCREEN_RES_Y_DEFAULT                     _MK_MASK_CONST(0x1e)
#define ARVDE_FRAME_CONFIG_B_6_SCREEN_RES_Y_DEFAULT_MASK                        _MK_MASK_CONST(0x3ff)
#define ARVDE_FRAME_CONFIG_B_6_SCREEN_RES_Y_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_6_SCREEN_RES_Y_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_B_7
#define ARVDE_FRAME_CONFIG_B_7                  _MK_ADDR_CONST(0x389c)
#define ARVDE_FRAME_CONFIG_B_7_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_B_7_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_B_7_RESET_VAL                        _MK_MASK_CONST(0x28001e)
#define ARVDE_FRAME_CONFIG_B_7_RESET_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_7_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_7_READ_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_7_WRITE_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_7_SCREEN_RES_X_SHIFT                       _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_B_7_SCREEN_RES_X_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_7_SCREEN_RES_X_SHIFT)
#define ARVDE_FRAME_CONFIG_B_7_SCREEN_RES_X_RANGE                       25:16
#define ARVDE_FRAME_CONFIG_B_7_SCREEN_RES_X_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_7_SCREEN_RES_X_DEFAULT                     _MK_MASK_CONST(0x28)
#define ARVDE_FRAME_CONFIG_B_7_SCREEN_RES_X_DEFAULT_MASK                        _MK_MASK_CONST(0x3ff)
#define ARVDE_FRAME_CONFIG_B_7_SCREEN_RES_X_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_7_SCREEN_RES_X_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_B_7_SCREEN_RES_Y_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_B_7_SCREEN_RES_Y_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_7_SCREEN_RES_Y_SHIFT)
#define ARVDE_FRAME_CONFIG_B_7_SCREEN_RES_Y_RANGE                       9:0
#define ARVDE_FRAME_CONFIG_B_7_SCREEN_RES_Y_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_7_SCREEN_RES_Y_DEFAULT                     _MK_MASK_CONST(0x1e)
#define ARVDE_FRAME_CONFIG_B_7_SCREEN_RES_Y_DEFAULT_MASK                        _MK_MASK_CONST(0x3ff)
#define ARVDE_FRAME_CONFIG_B_7_SCREEN_RES_Y_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_7_SCREEN_RES_Y_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_B_8
#define ARVDE_FRAME_CONFIG_B_8                  _MK_ADDR_CONST(0x38a0)
#define ARVDE_FRAME_CONFIG_B_8_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_B_8_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_B_8_RESET_VAL                        _MK_MASK_CONST(0x28001e)
#define ARVDE_FRAME_CONFIG_B_8_RESET_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_8_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_8_READ_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_8_WRITE_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_8_SCREEN_RES_X_SHIFT                       _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_B_8_SCREEN_RES_X_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_8_SCREEN_RES_X_SHIFT)
#define ARVDE_FRAME_CONFIG_B_8_SCREEN_RES_X_RANGE                       25:16
#define ARVDE_FRAME_CONFIG_B_8_SCREEN_RES_X_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_8_SCREEN_RES_X_DEFAULT                     _MK_MASK_CONST(0x28)
#define ARVDE_FRAME_CONFIG_B_8_SCREEN_RES_X_DEFAULT_MASK                        _MK_MASK_CONST(0x3ff)
#define ARVDE_FRAME_CONFIG_B_8_SCREEN_RES_X_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_8_SCREEN_RES_X_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_B_8_SCREEN_RES_Y_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_B_8_SCREEN_RES_Y_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_8_SCREEN_RES_Y_SHIFT)
#define ARVDE_FRAME_CONFIG_B_8_SCREEN_RES_Y_RANGE                       9:0
#define ARVDE_FRAME_CONFIG_B_8_SCREEN_RES_Y_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_8_SCREEN_RES_Y_DEFAULT                     _MK_MASK_CONST(0x1e)
#define ARVDE_FRAME_CONFIG_B_8_SCREEN_RES_Y_DEFAULT_MASK                        _MK_MASK_CONST(0x3ff)
#define ARVDE_FRAME_CONFIG_B_8_SCREEN_RES_Y_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_8_SCREEN_RES_Y_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_B_CLONE8_0
#define ARVDE_FRAME_CONFIG_B_CLONE8_0                   _MK_ADDR_CONST(0x38a4)
#define ARVDE_FRAME_CONFIG_B_CLONE8_0_SECURE                    0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_0_WORD_COUNT                        0x1
#define ARVDE_FRAME_CONFIG_B_CLONE8_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_0_READ_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_CLONE8_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_0_SCREEN_RES_X_SHIFT                        _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_B_CLONE8_0_SCREEN_RES_X_FIELD                        _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_0_SCREEN_RES_X_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_0_SCREEN_RES_X_RANGE                        25:16
#define ARVDE_FRAME_CONFIG_B_CLONE8_0_SCREEN_RES_X_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_0_SCREEN_RES_X_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_0_SCREEN_RES_X_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_0_SCREEN_RES_X_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_0_SCREEN_RES_X_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_B_CLONE8_0_SCREEN_RES_Y_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_0_SCREEN_RES_Y_FIELD                        _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_0_SCREEN_RES_Y_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_0_SCREEN_RES_Y_RANGE                        9:0
#define ARVDE_FRAME_CONFIG_B_CLONE8_0_SCREEN_RES_Y_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_0_SCREEN_RES_Y_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_0_SCREEN_RES_Y_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_0_SCREEN_RES_Y_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_0_SCREEN_RES_Y_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_B_CLONE8
#define ARVDE_FRAME_CONFIG_B_CLONE8                     _MK_ADDR_CONST(0x38a4)
#define ARVDE_FRAME_CONFIG_B_CLONE8_SECURE                      0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_WORD_COUNT                  0x1
#define ARVDE_FRAME_CONFIG_B_CLONE8_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_READ_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_CLONE8_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_SCREEN_RES_X_SHIFT                  _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_B_CLONE8_SCREEN_RES_X_FIELD                  _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_SCREEN_RES_X_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_SCREEN_RES_X_RANGE                  25:16
#define ARVDE_FRAME_CONFIG_B_CLONE8_SCREEN_RES_X_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_SCREEN_RES_X_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_SCREEN_RES_X_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_SCREEN_RES_X_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_SCREEN_RES_X_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_B_CLONE8_SCREEN_RES_Y_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_SCREEN_RES_Y_FIELD                  _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_SCREEN_RES_Y_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_SCREEN_RES_Y_RANGE                  9:0
#define ARVDE_FRAME_CONFIG_B_CLONE8_SCREEN_RES_Y_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_SCREEN_RES_Y_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_SCREEN_RES_Y_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_SCREEN_RES_Y_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_SCREEN_RES_Y_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_B_CLONE8_1
#define ARVDE_FRAME_CONFIG_B_CLONE8_1                   _MK_ADDR_CONST(0x38a8)
#define ARVDE_FRAME_CONFIG_B_CLONE8_1_SECURE                    0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_1_WORD_COUNT                        0x1
#define ARVDE_FRAME_CONFIG_B_CLONE8_1_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_1_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_1_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_1_READ_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_CLONE8_1_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_1_SCREEN_RES_X_SHIFT                        _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_B_CLONE8_1_SCREEN_RES_X_FIELD                        _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_1_SCREEN_RES_X_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_1_SCREEN_RES_X_RANGE                        25:16
#define ARVDE_FRAME_CONFIG_B_CLONE8_1_SCREEN_RES_X_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_1_SCREEN_RES_X_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_1_SCREEN_RES_X_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_1_SCREEN_RES_X_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_1_SCREEN_RES_X_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_B_CLONE8_1_SCREEN_RES_Y_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_1_SCREEN_RES_Y_FIELD                        _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_1_SCREEN_RES_Y_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_1_SCREEN_RES_Y_RANGE                        9:0
#define ARVDE_FRAME_CONFIG_B_CLONE8_1_SCREEN_RES_Y_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_1_SCREEN_RES_Y_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_1_SCREEN_RES_Y_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_1_SCREEN_RES_Y_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_1_SCREEN_RES_Y_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_B_CLONE8_2
#define ARVDE_FRAME_CONFIG_B_CLONE8_2                   _MK_ADDR_CONST(0x38ac)
#define ARVDE_FRAME_CONFIG_B_CLONE8_2_SECURE                    0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_2_WORD_COUNT                        0x1
#define ARVDE_FRAME_CONFIG_B_CLONE8_2_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_2_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_2_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_2_READ_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_CLONE8_2_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_2_SCREEN_RES_X_SHIFT                        _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_B_CLONE8_2_SCREEN_RES_X_FIELD                        _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_2_SCREEN_RES_X_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_2_SCREEN_RES_X_RANGE                        25:16
#define ARVDE_FRAME_CONFIG_B_CLONE8_2_SCREEN_RES_X_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_2_SCREEN_RES_X_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_2_SCREEN_RES_X_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_2_SCREEN_RES_X_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_2_SCREEN_RES_X_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_B_CLONE8_2_SCREEN_RES_Y_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_2_SCREEN_RES_Y_FIELD                        _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_2_SCREEN_RES_Y_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_2_SCREEN_RES_Y_RANGE                        9:0
#define ARVDE_FRAME_CONFIG_B_CLONE8_2_SCREEN_RES_Y_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_2_SCREEN_RES_Y_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_2_SCREEN_RES_Y_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_2_SCREEN_RES_Y_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_2_SCREEN_RES_Y_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_B_CLONE8_3
#define ARVDE_FRAME_CONFIG_B_CLONE8_3                   _MK_ADDR_CONST(0x38b0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_3_SECURE                    0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_3_WORD_COUNT                        0x1
#define ARVDE_FRAME_CONFIG_B_CLONE8_3_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_3_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_3_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_3_READ_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_CLONE8_3_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_3_SCREEN_RES_X_SHIFT                        _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_B_CLONE8_3_SCREEN_RES_X_FIELD                        _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_3_SCREEN_RES_X_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_3_SCREEN_RES_X_RANGE                        25:16
#define ARVDE_FRAME_CONFIG_B_CLONE8_3_SCREEN_RES_X_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_3_SCREEN_RES_X_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_3_SCREEN_RES_X_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_3_SCREEN_RES_X_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_3_SCREEN_RES_X_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_B_CLONE8_3_SCREEN_RES_Y_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_3_SCREEN_RES_Y_FIELD                        _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_3_SCREEN_RES_Y_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_3_SCREEN_RES_Y_RANGE                        9:0
#define ARVDE_FRAME_CONFIG_B_CLONE8_3_SCREEN_RES_Y_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_3_SCREEN_RES_Y_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_3_SCREEN_RES_Y_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_3_SCREEN_RES_Y_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_3_SCREEN_RES_Y_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_B_CLONE8_4
#define ARVDE_FRAME_CONFIG_B_CLONE8_4                   _MK_ADDR_CONST(0x38b4)
#define ARVDE_FRAME_CONFIG_B_CLONE8_4_SECURE                    0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_4_WORD_COUNT                        0x1
#define ARVDE_FRAME_CONFIG_B_CLONE8_4_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_4_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_4_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_4_READ_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_CLONE8_4_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_4_SCREEN_RES_X_SHIFT                        _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_B_CLONE8_4_SCREEN_RES_X_FIELD                        _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_4_SCREEN_RES_X_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_4_SCREEN_RES_X_RANGE                        25:16
#define ARVDE_FRAME_CONFIG_B_CLONE8_4_SCREEN_RES_X_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_4_SCREEN_RES_X_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_4_SCREEN_RES_X_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_4_SCREEN_RES_X_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_4_SCREEN_RES_X_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_B_CLONE8_4_SCREEN_RES_Y_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_4_SCREEN_RES_Y_FIELD                        _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_4_SCREEN_RES_Y_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_4_SCREEN_RES_Y_RANGE                        9:0
#define ARVDE_FRAME_CONFIG_B_CLONE8_4_SCREEN_RES_Y_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_4_SCREEN_RES_Y_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_4_SCREEN_RES_Y_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_4_SCREEN_RES_Y_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_4_SCREEN_RES_Y_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_B_CLONE8_5
#define ARVDE_FRAME_CONFIG_B_CLONE8_5                   _MK_ADDR_CONST(0x38b8)
#define ARVDE_FRAME_CONFIG_B_CLONE8_5_SECURE                    0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_5_WORD_COUNT                        0x1
#define ARVDE_FRAME_CONFIG_B_CLONE8_5_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_5_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_5_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_5_READ_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_CLONE8_5_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_5_SCREEN_RES_X_SHIFT                        _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_B_CLONE8_5_SCREEN_RES_X_FIELD                        _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_5_SCREEN_RES_X_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_5_SCREEN_RES_X_RANGE                        25:16
#define ARVDE_FRAME_CONFIG_B_CLONE8_5_SCREEN_RES_X_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_5_SCREEN_RES_X_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_5_SCREEN_RES_X_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_5_SCREEN_RES_X_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_5_SCREEN_RES_X_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_B_CLONE8_5_SCREEN_RES_Y_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_5_SCREEN_RES_Y_FIELD                        _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_5_SCREEN_RES_Y_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_5_SCREEN_RES_Y_RANGE                        9:0
#define ARVDE_FRAME_CONFIG_B_CLONE8_5_SCREEN_RES_Y_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_5_SCREEN_RES_Y_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_5_SCREEN_RES_Y_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_5_SCREEN_RES_Y_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_5_SCREEN_RES_Y_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_B_CLONE8_6
#define ARVDE_FRAME_CONFIG_B_CLONE8_6                   _MK_ADDR_CONST(0x38bc)
#define ARVDE_FRAME_CONFIG_B_CLONE8_6_SECURE                    0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_6_WORD_COUNT                        0x1
#define ARVDE_FRAME_CONFIG_B_CLONE8_6_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_6_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_6_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_6_READ_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_CLONE8_6_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_6_SCREEN_RES_X_SHIFT                        _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_B_CLONE8_6_SCREEN_RES_X_FIELD                        _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_6_SCREEN_RES_X_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_6_SCREEN_RES_X_RANGE                        25:16
#define ARVDE_FRAME_CONFIG_B_CLONE8_6_SCREEN_RES_X_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_6_SCREEN_RES_X_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_6_SCREEN_RES_X_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_6_SCREEN_RES_X_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_6_SCREEN_RES_X_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_B_CLONE8_6_SCREEN_RES_Y_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_6_SCREEN_RES_Y_FIELD                        _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_6_SCREEN_RES_Y_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_6_SCREEN_RES_Y_RANGE                        9:0
#define ARVDE_FRAME_CONFIG_B_CLONE8_6_SCREEN_RES_Y_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_6_SCREEN_RES_Y_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_6_SCREEN_RES_Y_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_6_SCREEN_RES_Y_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_6_SCREEN_RES_Y_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_B_CLONE8_7
#define ARVDE_FRAME_CONFIG_B_CLONE8_7                   _MK_ADDR_CONST(0x38c0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_7_SECURE                    0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_7_WORD_COUNT                        0x1
#define ARVDE_FRAME_CONFIG_B_CLONE8_7_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_7_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_7_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_7_READ_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_CLONE8_7_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_7_SCREEN_RES_X_SHIFT                        _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_B_CLONE8_7_SCREEN_RES_X_FIELD                        _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_7_SCREEN_RES_X_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_7_SCREEN_RES_X_RANGE                        25:16
#define ARVDE_FRAME_CONFIG_B_CLONE8_7_SCREEN_RES_X_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_7_SCREEN_RES_X_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_7_SCREEN_RES_X_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_7_SCREEN_RES_X_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_7_SCREEN_RES_X_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_B_CLONE8_7_SCREEN_RES_Y_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_7_SCREEN_RES_Y_FIELD                        _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_7_SCREEN_RES_Y_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_7_SCREEN_RES_Y_RANGE                        9:0
#define ARVDE_FRAME_CONFIG_B_CLONE8_7_SCREEN_RES_Y_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_7_SCREEN_RES_Y_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_7_SCREEN_RES_Y_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_7_SCREEN_RES_Y_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_7_SCREEN_RES_Y_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_B_CLONE8_8
#define ARVDE_FRAME_CONFIG_B_CLONE8_8                   _MK_ADDR_CONST(0x38c4)
#define ARVDE_FRAME_CONFIG_B_CLONE8_8_SECURE                    0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_8_WORD_COUNT                        0x1
#define ARVDE_FRAME_CONFIG_B_CLONE8_8_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_8_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_8_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_8_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_8_READ_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_CLONE8_8_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_8_SCREEN_RES_X_SHIFT                        _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_B_CLONE8_8_SCREEN_RES_X_FIELD                        _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_8_SCREEN_RES_X_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_8_SCREEN_RES_X_RANGE                        25:16
#define ARVDE_FRAME_CONFIG_B_CLONE8_8_SCREEN_RES_X_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_8_SCREEN_RES_X_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_8_SCREEN_RES_X_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_8_SCREEN_RES_X_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_8_SCREEN_RES_X_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_B_CLONE8_8_SCREEN_RES_Y_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_8_SCREEN_RES_Y_FIELD                        _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_8_SCREEN_RES_Y_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_8_SCREEN_RES_Y_RANGE                        9:0
#define ARVDE_FRAME_CONFIG_B_CLONE8_8_SCREEN_RES_Y_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_8_SCREEN_RES_Y_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_8_SCREEN_RES_Y_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_8_SCREEN_RES_Y_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_8_SCREEN_RES_Y_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_B_CLONE8_9
#define ARVDE_FRAME_CONFIG_B_CLONE8_9                   _MK_ADDR_CONST(0x38c8)
#define ARVDE_FRAME_CONFIG_B_CLONE8_9_SECURE                    0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_9_WORD_COUNT                        0x1
#define ARVDE_FRAME_CONFIG_B_CLONE8_9_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_9_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_9_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_9_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_9_READ_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_CLONE8_9_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_9_SCREEN_RES_X_SHIFT                        _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_B_CLONE8_9_SCREEN_RES_X_FIELD                        _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_9_SCREEN_RES_X_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_9_SCREEN_RES_X_RANGE                        25:16
#define ARVDE_FRAME_CONFIG_B_CLONE8_9_SCREEN_RES_X_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_9_SCREEN_RES_X_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_9_SCREEN_RES_X_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_9_SCREEN_RES_X_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_9_SCREEN_RES_X_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_B_CLONE8_9_SCREEN_RES_Y_SHIFT                        _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_9_SCREEN_RES_Y_FIELD                        _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_9_SCREEN_RES_Y_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_9_SCREEN_RES_Y_RANGE                        9:0
#define ARVDE_FRAME_CONFIG_B_CLONE8_9_SCREEN_RES_Y_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_9_SCREEN_RES_Y_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_9_SCREEN_RES_Y_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_9_SCREEN_RES_Y_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_9_SCREEN_RES_Y_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_B_CLONE8_10
#define ARVDE_FRAME_CONFIG_B_CLONE8_10                  _MK_ADDR_CONST(0x38cc)
#define ARVDE_FRAME_CONFIG_B_CLONE8_10_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_10_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_B_CLONE8_10_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_10_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_10_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_10_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_10_READ_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_CLONE8_10_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_10_SCREEN_RES_X_SHIFT                       _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_B_CLONE8_10_SCREEN_RES_X_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_10_SCREEN_RES_X_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_10_SCREEN_RES_X_RANGE                       25:16
#define ARVDE_FRAME_CONFIG_B_CLONE8_10_SCREEN_RES_X_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_10_SCREEN_RES_X_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_10_SCREEN_RES_X_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_10_SCREEN_RES_X_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_10_SCREEN_RES_X_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_B_CLONE8_10_SCREEN_RES_Y_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_10_SCREEN_RES_Y_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_10_SCREEN_RES_Y_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_10_SCREEN_RES_Y_RANGE                       9:0
#define ARVDE_FRAME_CONFIG_B_CLONE8_10_SCREEN_RES_Y_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_10_SCREEN_RES_Y_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_10_SCREEN_RES_Y_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_10_SCREEN_RES_Y_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_10_SCREEN_RES_Y_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_B_CLONE8_11
#define ARVDE_FRAME_CONFIG_B_CLONE8_11                  _MK_ADDR_CONST(0x38d0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_11_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_11_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_B_CLONE8_11_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_11_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_11_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_11_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_11_READ_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_CLONE8_11_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_11_SCREEN_RES_X_SHIFT                       _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_B_CLONE8_11_SCREEN_RES_X_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_11_SCREEN_RES_X_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_11_SCREEN_RES_X_RANGE                       25:16
#define ARVDE_FRAME_CONFIG_B_CLONE8_11_SCREEN_RES_X_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_11_SCREEN_RES_X_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_11_SCREEN_RES_X_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_11_SCREEN_RES_X_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_11_SCREEN_RES_X_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_B_CLONE8_11_SCREEN_RES_Y_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_11_SCREEN_RES_Y_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_11_SCREEN_RES_Y_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_11_SCREEN_RES_Y_RANGE                       9:0
#define ARVDE_FRAME_CONFIG_B_CLONE8_11_SCREEN_RES_Y_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_11_SCREEN_RES_Y_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_11_SCREEN_RES_Y_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_11_SCREEN_RES_Y_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_11_SCREEN_RES_Y_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_B_CLONE8_12
#define ARVDE_FRAME_CONFIG_B_CLONE8_12                  _MK_ADDR_CONST(0x38d4)
#define ARVDE_FRAME_CONFIG_B_CLONE8_12_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_12_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_B_CLONE8_12_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_12_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_12_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_12_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_12_READ_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_CLONE8_12_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_12_SCREEN_RES_X_SHIFT                       _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_B_CLONE8_12_SCREEN_RES_X_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_12_SCREEN_RES_X_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_12_SCREEN_RES_X_RANGE                       25:16
#define ARVDE_FRAME_CONFIG_B_CLONE8_12_SCREEN_RES_X_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_12_SCREEN_RES_X_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_12_SCREEN_RES_X_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_12_SCREEN_RES_X_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_12_SCREEN_RES_X_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_B_CLONE8_12_SCREEN_RES_Y_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_12_SCREEN_RES_Y_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_12_SCREEN_RES_Y_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_12_SCREEN_RES_Y_RANGE                       9:0
#define ARVDE_FRAME_CONFIG_B_CLONE8_12_SCREEN_RES_Y_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_12_SCREEN_RES_Y_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_12_SCREEN_RES_Y_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_12_SCREEN_RES_Y_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_12_SCREEN_RES_Y_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_B_CLONE8_13
#define ARVDE_FRAME_CONFIG_B_CLONE8_13                  _MK_ADDR_CONST(0x38d8)
#define ARVDE_FRAME_CONFIG_B_CLONE8_13_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_13_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_B_CLONE8_13_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_13_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_13_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_13_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_13_READ_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_CLONE8_13_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_13_SCREEN_RES_X_SHIFT                       _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_B_CLONE8_13_SCREEN_RES_X_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_13_SCREEN_RES_X_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_13_SCREEN_RES_X_RANGE                       25:16
#define ARVDE_FRAME_CONFIG_B_CLONE8_13_SCREEN_RES_X_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_13_SCREEN_RES_X_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_13_SCREEN_RES_X_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_13_SCREEN_RES_X_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_13_SCREEN_RES_X_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_B_CLONE8_13_SCREEN_RES_Y_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_13_SCREEN_RES_Y_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_13_SCREEN_RES_Y_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_13_SCREEN_RES_Y_RANGE                       9:0
#define ARVDE_FRAME_CONFIG_B_CLONE8_13_SCREEN_RES_Y_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_13_SCREEN_RES_Y_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_13_SCREEN_RES_Y_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_13_SCREEN_RES_Y_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_13_SCREEN_RES_Y_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_B_CLONE8_14
#define ARVDE_FRAME_CONFIG_B_CLONE8_14                  _MK_ADDR_CONST(0x38dc)
#define ARVDE_FRAME_CONFIG_B_CLONE8_14_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_14_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_B_CLONE8_14_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_14_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_14_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_14_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_14_READ_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ARVDE_FRAME_CONFIG_B_CLONE8_14_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_14_SCREEN_RES_X_SHIFT                       _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_B_CLONE8_14_SCREEN_RES_X_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_14_SCREEN_RES_X_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_14_SCREEN_RES_X_RANGE                       25:16
#define ARVDE_FRAME_CONFIG_B_CLONE8_14_SCREEN_RES_X_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_14_SCREEN_RES_X_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_14_SCREEN_RES_X_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_14_SCREEN_RES_X_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_14_SCREEN_RES_X_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_B_CLONE8_14_SCREEN_RES_Y_SHIFT                       _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_14_SCREEN_RES_Y_FIELD                       _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_B_CLONE8_14_SCREEN_RES_Y_SHIFT)
#define ARVDE_FRAME_CONFIG_B_CLONE8_14_SCREEN_RES_Y_RANGE                       9:0
#define ARVDE_FRAME_CONFIG_B_CLONE8_14_SCREEN_RES_Y_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_B_CLONE8_14_SCREEN_RES_Y_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_14_SCREEN_RES_Y_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_14_SCREEN_RES_Y_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_B_CLONE8_14_SCREEN_RES_Y_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_C_0
#define ARVDE_FRAME_CONFIG_C_0                  _MK_ADDR_CONST(0x3900)
#define ARVDE_FRAME_CONFIG_C_0_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_C_0_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_C_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_0_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_0_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_0_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_0_CHROMA_U_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_C_0_CHROMA_U_FIELD                   _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_C_0_CHROMA_U_SHIFT)
#define ARVDE_FRAME_CONFIG_C_0_CHROMA_U_RANGE                   23:0
#define ARVDE_FRAME_CONFIG_C_0_CHROMA_U_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_C_0_CHROMA_U_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_0_CHROMA_U_DEFAULT_MASK                    _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_0_CHROMA_U_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_0_CHROMA_U_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_C
#define ARVDE_FRAME_CONFIG_C                    _MK_ADDR_CONST(0x3900)
#define ARVDE_FRAME_CONFIG_C_SECURE                     0x0
#define ARVDE_FRAME_CONFIG_C_WORD_COUNT                         0x1
#define ARVDE_FRAME_CONFIG_C_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_RESET_MASK                         _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_WRITE_MASK                         _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_CHROMA_U_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_C_CHROMA_U_FIELD                     _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_C_CHROMA_U_SHIFT)
#define ARVDE_FRAME_CONFIG_C_CHROMA_U_RANGE                     23:0
#define ARVDE_FRAME_CONFIG_C_CHROMA_U_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_C_CHROMA_U_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_CHROMA_U_DEFAULT_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_CHROMA_U_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_CHROMA_U_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_C_1
#define ARVDE_FRAME_CONFIG_C_1                  _MK_ADDR_CONST(0x3904)
#define ARVDE_FRAME_CONFIG_C_1_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_C_1_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_C_1_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_1_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_1_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_1_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_1_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_1_CHROMA_U_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_C_1_CHROMA_U_FIELD                   _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_C_1_CHROMA_U_SHIFT)
#define ARVDE_FRAME_CONFIG_C_1_CHROMA_U_RANGE                   23:0
#define ARVDE_FRAME_CONFIG_C_1_CHROMA_U_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_C_1_CHROMA_U_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_1_CHROMA_U_DEFAULT_MASK                    _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_1_CHROMA_U_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_1_CHROMA_U_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_C_2
#define ARVDE_FRAME_CONFIG_C_2                  _MK_ADDR_CONST(0x3908)
#define ARVDE_FRAME_CONFIG_C_2_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_C_2_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_C_2_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_2_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_2_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_2_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_2_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_2_CHROMA_U_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_C_2_CHROMA_U_FIELD                   _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_C_2_CHROMA_U_SHIFT)
#define ARVDE_FRAME_CONFIG_C_2_CHROMA_U_RANGE                   23:0
#define ARVDE_FRAME_CONFIG_C_2_CHROMA_U_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_C_2_CHROMA_U_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_2_CHROMA_U_DEFAULT_MASK                    _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_2_CHROMA_U_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_2_CHROMA_U_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_C_3
#define ARVDE_FRAME_CONFIG_C_3                  _MK_ADDR_CONST(0x390c)
#define ARVDE_FRAME_CONFIG_C_3_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_C_3_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_C_3_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_3_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_3_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_3_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_3_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_3_CHROMA_U_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_C_3_CHROMA_U_FIELD                   _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_C_3_CHROMA_U_SHIFT)
#define ARVDE_FRAME_CONFIG_C_3_CHROMA_U_RANGE                   23:0
#define ARVDE_FRAME_CONFIG_C_3_CHROMA_U_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_C_3_CHROMA_U_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_3_CHROMA_U_DEFAULT_MASK                    _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_3_CHROMA_U_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_3_CHROMA_U_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_C_4
#define ARVDE_FRAME_CONFIG_C_4                  _MK_ADDR_CONST(0x3910)
#define ARVDE_FRAME_CONFIG_C_4_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_C_4_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_C_4_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_4_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_4_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_4_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_4_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_4_CHROMA_U_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_C_4_CHROMA_U_FIELD                   _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_C_4_CHROMA_U_SHIFT)
#define ARVDE_FRAME_CONFIG_C_4_CHROMA_U_RANGE                   23:0
#define ARVDE_FRAME_CONFIG_C_4_CHROMA_U_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_C_4_CHROMA_U_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_4_CHROMA_U_DEFAULT_MASK                    _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_4_CHROMA_U_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_4_CHROMA_U_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_C_5
#define ARVDE_FRAME_CONFIG_C_5                  _MK_ADDR_CONST(0x3914)
#define ARVDE_FRAME_CONFIG_C_5_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_C_5_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_C_5_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_5_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_5_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_5_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_5_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_5_CHROMA_U_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_C_5_CHROMA_U_FIELD                   _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_C_5_CHROMA_U_SHIFT)
#define ARVDE_FRAME_CONFIG_C_5_CHROMA_U_RANGE                   23:0
#define ARVDE_FRAME_CONFIG_C_5_CHROMA_U_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_C_5_CHROMA_U_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_5_CHROMA_U_DEFAULT_MASK                    _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_5_CHROMA_U_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_5_CHROMA_U_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_C_6
#define ARVDE_FRAME_CONFIG_C_6                  _MK_ADDR_CONST(0x3918)
#define ARVDE_FRAME_CONFIG_C_6_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_C_6_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_C_6_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_6_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_6_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_6_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_6_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_6_CHROMA_U_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_C_6_CHROMA_U_FIELD                   _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_C_6_CHROMA_U_SHIFT)
#define ARVDE_FRAME_CONFIG_C_6_CHROMA_U_RANGE                   23:0
#define ARVDE_FRAME_CONFIG_C_6_CHROMA_U_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_C_6_CHROMA_U_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_6_CHROMA_U_DEFAULT_MASK                    _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_6_CHROMA_U_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_6_CHROMA_U_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_C_7
#define ARVDE_FRAME_CONFIG_C_7                  _MK_ADDR_CONST(0x391c)
#define ARVDE_FRAME_CONFIG_C_7_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_C_7_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_C_7_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_7_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_7_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_7_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_7_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_7_CHROMA_U_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_C_7_CHROMA_U_FIELD                   _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_C_7_CHROMA_U_SHIFT)
#define ARVDE_FRAME_CONFIG_C_7_CHROMA_U_RANGE                   23:0
#define ARVDE_FRAME_CONFIG_C_7_CHROMA_U_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_C_7_CHROMA_U_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_7_CHROMA_U_DEFAULT_MASK                    _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_7_CHROMA_U_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_7_CHROMA_U_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_C_8
#define ARVDE_FRAME_CONFIG_C_8                  _MK_ADDR_CONST(0x3920)
#define ARVDE_FRAME_CONFIG_C_8_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_C_8_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_C_8_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_8_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_8_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_8_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_8_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_8_CHROMA_U_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_C_8_CHROMA_U_FIELD                   _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_C_8_CHROMA_U_SHIFT)
#define ARVDE_FRAME_CONFIG_C_8_CHROMA_U_RANGE                   23:0
#define ARVDE_FRAME_CONFIG_C_8_CHROMA_U_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_C_8_CHROMA_U_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_8_CHROMA_U_DEFAULT_MASK                    _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_8_CHROMA_U_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_8_CHROMA_U_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_C_9
#define ARVDE_FRAME_CONFIG_C_9                  _MK_ADDR_CONST(0x3924)
#define ARVDE_FRAME_CONFIG_C_9_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_C_9_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_C_9_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_9_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_9_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_9_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_9_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_9_CHROMA_U_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_C_9_CHROMA_U_FIELD                   _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_C_9_CHROMA_U_SHIFT)
#define ARVDE_FRAME_CONFIG_C_9_CHROMA_U_RANGE                   23:0
#define ARVDE_FRAME_CONFIG_C_9_CHROMA_U_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_C_9_CHROMA_U_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_9_CHROMA_U_DEFAULT_MASK                    _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_9_CHROMA_U_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_9_CHROMA_U_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_C_10
#define ARVDE_FRAME_CONFIG_C_10                 _MK_ADDR_CONST(0x3928)
#define ARVDE_FRAME_CONFIG_C_10_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_C_10_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_C_10_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_10_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_10_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_10_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_10_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_10_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_10_CHROMA_U_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_C_10_CHROMA_U_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_C_10_CHROMA_U_SHIFT)
#define ARVDE_FRAME_CONFIG_C_10_CHROMA_U_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_C_10_CHROMA_U_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_C_10_CHROMA_U_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_10_CHROMA_U_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_10_CHROMA_U_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_10_CHROMA_U_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_C_11
#define ARVDE_FRAME_CONFIG_C_11                 _MK_ADDR_CONST(0x392c)
#define ARVDE_FRAME_CONFIG_C_11_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_C_11_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_C_11_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_11_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_11_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_11_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_11_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_11_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_11_CHROMA_U_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_C_11_CHROMA_U_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_C_11_CHROMA_U_SHIFT)
#define ARVDE_FRAME_CONFIG_C_11_CHROMA_U_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_C_11_CHROMA_U_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_C_11_CHROMA_U_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_11_CHROMA_U_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_11_CHROMA_U_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_11_CHROMA_U_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_C_12
#define ARVDE_FRAME_CONFIG_C_12                 _MK_ADDR_CONST(0x3930)
#define ARVDE_FRAME_CONFIG_C_12_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_C_12_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_C_12_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_12_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_12_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_12_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_12_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_12_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_12_CHROMA_U_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_C_12_CHROMA_U_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_C_12_CHROMA_U_SHIFT)
#define ARVDE_FRAME_CONFIG_C_12_CHROMA_U_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_C_12_CHROMA_U_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_C_12_CHROMA_U_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_12_CHROMA_U_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_12_CHROMA_U_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_12_CHROMA_U_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_C_13
#define ARVDE_FRAME_CONFIG_C_13                 _MK_ADDR_CONST(0x3934)
#define ARVDE_FRAME_CONFIG_C_13_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_C_13_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_C_13_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_13_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_13_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_13_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_13_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_13_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_13_CHROMA_U_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_C_13_CHROMA_U_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_C_13_CHROMA_U_SHIFT)
#define ARVDE_FRAME_CONFIG_C_13_CHROMA_U_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_C_13_CHROMA_U_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_C_13_CHROMA_U_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_13_CHROMA_U_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_13_CHROMA_U_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_13_CHROMA_U_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_C_14
#define ARVDE_FRAME_CONFIG_C_14                 _MK_ADDR_CONST(0x3938)
#define ARVDE_FRAME_CONFIG_C_14_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_C_14_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_C_14_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_14_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_14_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_14_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_14_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_14_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_14_CHROMA_U_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_C_14_CHROMA_U_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_C_14_CHROMA_U_SHIFT)
#define ARVDE_FRAME_CONFIG_C_14_CHROMA_U_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_C_14_CHROMA_U_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_C_14_CHROMA_U_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_14_CHROMA_U_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_14_CHROMA_U_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_14_CHROMA_U_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_C_15
#define ARVDE_FRAME_CONFIG_C_15                 _MK_ADDR_CONST(0x393c)
#define ARVDE_FRAME_CONFIG_C_15_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_C_15_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_C_15_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_15_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_15_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_15_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_15_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_15_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_15_CHROMA_U_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_C_15_CHROMA_U_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_C_15_CHROMA_U_SHIFT)
#define ARVDE_FRAME_CONFIG_C_15_CHROMA_U_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_C_15_CHROMA_U_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_C_15_CHROMA_U_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_15_CHROMA_U_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_15_CHROMA_U_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_15_CHROMA_U_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_C_16
#define ARVDE_FRAME_CONFIG_C_16                 _MK_ADDR_CONST(0x3940)
#define ARVDE_FRAME_CONFIG_C_16_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_C_16_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_C_16_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_16_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_16_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_16_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_16_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_16_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_16_CHROMA_U_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_C_16_CHROMA_U_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_C_16_CHROMA_U_SHIFT)
#define ARVDE_FRAME_CONFIG_C_16_CHROMA_U_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_C_16_CHROMA_U_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_C_16_CHROMA_U_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_16_CHROMA_U_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_16_CHROMA_U_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_16_CHROMA_U_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_C_17
#define ARVDE_FRAME_CONFIG_C_17                 _MK_ADDR_CONST(0x3944)
#define ARVDE_FRAME_CONFIG_C_17_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_C_17_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_C_17_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_17_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_17_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_17_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_17_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_17_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_17_CHROMA_U_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_C_17_CHROMA_U_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_C_17_CHROMA_U_SHIFT)
#define ARVDE_FRAME_CONFIG_C_17_CHROMA_U_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_C_17_CHROMA_U_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_C_17_CHROMA_U_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_17_CHROMA_U_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_17_CHROMA_U_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_17_CHROMA_U_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_C_18
#define ARVDE_FRAME_CONFIG_C_18                 _MK_ADDR_CONST(0x3948)
#define ARVDE_FRAME_CONFIG_C_18_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_C_18_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_C_18_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_18_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_18_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_18_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_18_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_18_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_18_CHROMA_U_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_C_18_CHROMA_U_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_C_18_CHROMA_U_SHIFT)
#define ARVDE_FRAME_CONFIG_C_18_CHROMA_U_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_C_18_CHROMA_U_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_C_18_CHROMA_U_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_18_CHROMA_U_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_18_CHROMA_U_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_18_CHROMA_U_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_C_19
#define ARVDE_FRAME_CONFIG_C_19                 _MK_ADDR_CONST(0x394c)
#define ARVDE_FRAME_CONFIG_C_19_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_C_19_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_C_19_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_19_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_19_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_19_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_19_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_19_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_19_CHROMA_U_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_C_19_CHROMA_U_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_C_19_CHROMA_U_SHIFT)
#define ARVDE_FRAME_CONFIG_C_19_CHROMA_U_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_C_19_CHROMA_U_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_C_19_CHROMA_U_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_19_CHROMA_U_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_19_CHROMA_U_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_19_CHROMA_U_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_C_20
#define ARVDE_FRAME_CONFIG_C_20                 _MK_ADDR_CONST(0x3950)
#define ARVDE_FRAME_CONFIG_C_20_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_C_20_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_C_20_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_20_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_20_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_20_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_20_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_20_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_20_CHROMA_U_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_C_20_CHROMA_U_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_C_20_CHROMA_U_SHIFT)
#define ARVDE_FRAME_CONFIG_C_20_CHROMA_U_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_C_20_CHROMA_U_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_C_20_CHROMA_U_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_20_CHROMA_U_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_20_CHROMA_U_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_20_CHROMA_U_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_C_21
#define ARVDE_FRAME_CONFIG_C_21                 _MK_ADDR_CONST(0x3954)
#define ARVDE_FRAME_CONFIG_C_21_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_C_21_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_C_21_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_21_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_21_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_21_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_21_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_21_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_21_CHROMA_U_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_C_21_CHROMA_U_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_C_21_CHROMA_U_SHIFT)
#define ARVDE_FRAME_CONFIG_C_21_CHROMA_U_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_C_21_CHROMA_U_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_C_21_CHROMA_U_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_21_CHROMA_U_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_21_CHROMA_U_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_21_CHROMA_U_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_C_22
#define ARVDE_FRAME_CONFIG_C_22                 _MK_ADDR_CONST(0x3958)
#define ARVDE_FRAME_CONFIG_C_22_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_C_22_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_C_22_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_22_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_22_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_22_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_22_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_22_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_22_CHROMA_U_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_C_22_CHROMA_U_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_C_22_CHROMA_U_SHIFT)
#define ARVDE_FRAME_CONFIG_C_22_CHROMA_U_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_C_22_CHROMA_U_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_C_22_CHROMA_U_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_22_CHROMA_U_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_22_CHROMA_U_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_22_CHROMA_U_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_C_23
#define ARVDE_FRAME_CONFIG_C_23                 _MK_ADDR_CONST(0x395c)
#define ARVDE_FRAME_CONFIG_C_23_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_C_23_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_C_23_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_23_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_23_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_23_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_23_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_23_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_23_CHROMA_U_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_C_23_CHROMA_U_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_C_23_CHROMA_U_SHIFT)
#define ARVDE_FRAME_CONFIG_C_23_CHROMA_U_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_C_23_CHROMA_U_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_C_23_CHROMA_U_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_23_CHROMA_U_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_C_23_CHROMA_U_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_C_23_CHROMA_U_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_D_0
#define ARVDE_FRAME_CONFIG_D_0                  _MK_ADDR_CONST(0x3980)
#define ARVDE_FRAME_CONFIG_D_0_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_D_0_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_D_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_0_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_0_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_0_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_0_CHROMA_V_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_D_0_CHROMA_V_FIELD                   _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_D_0_CHROMA_V_SHIFT)
#define ARVDE_FRAME_CONFIG_D_0_CHROMA_V_RANGE                   23:0
#define ARVDE_FRAME_CONFIG_D_0_CHROMA_V_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_D_0_CHROMA_V_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_0_CHROMA_V_DEFAULT_MASK                    _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_0_CHROMA_V_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_0_CHROMA_V_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_D
#define ARVDE_FRAME_CONFIG_D                    _MK_ADDR_CONST(0x3980)
#define ARVDE_FRAME_CONFIG_D_SECURE                     0x0
#define ARVDE_FRAME_CONFIG_D_WORD_COUNT                         0x1
#define ARVDE_FRAME_CONFIG_D_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_RESET_MASK                         _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_WRITE_MASK                         _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_CHROMA_V_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_D_CHROMA_V_FIELD                     _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_D_CHROMA_V_SHIFT)
#define ARVDE_FRAME_CONFIG_D_CHROMA_V_RANGE                     23:0
#define ARVDE_FRAME_CONFIG_D_CHROMA_V_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_D_CHROMA_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_CHROMA_V_DEFAULT_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_CHROMA_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_CHROMA_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_D_1
#define ARVDE_FRAME_CONFIG_D_1                  _MK_ADDR_CONST(0x3984)
#define ARVDE_FRAME_CONFIG_D_1_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_D_1_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_D_1_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_1_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_1_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_1_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_1_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_1_CHROMA_V_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_D_1_CHROMA_V_FIELD                   _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_D_1_CHROMA_V_SHIFT)
#define ARVDE_FRAME_CONFIG_D_1_CHROMA_V_RANGE                   23:0
#define ARVDE_FRAME_CONFIG_D_1_CHROMA_V_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_D_1_CHROMA_V_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_1_CHROMA_V_DEFAULT_MASK                    _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_1_CHROMA_V_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_1_CHROMA_V_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_D_2
#define ARVDE_FRAME_CONFIG_D_2                  _MK_ADDR_CONST(0x3988)
#define ARVDE_FRAME_CONFIG_D_2_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_D_2_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_D_2_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_2_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_2_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_2_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_2_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_2_CHROMA_V_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_D_2_CHROMA_V_FIELD                   _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_D_2_CHROMA_V_SHIFT)
#define ARVDE_FRAME_CONFIG_D_2_CHROMA_V_RANGE                   23:0
#define ARVDE_FRAME_CONFIG_D_2_CHROMA_V_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_D_2_CHROMA_V_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_2_CHROMA_V_DEFAULT_MASK                    _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_2_CHROMA_V_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_2_CHROMA_V_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_D_3
#define ARVDE_FRAME_CONFIG_D_3                  _MK_ADDR_CONST(0x398c)
#define ARVDE_FRAME_CONFIG_D_3_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_D_3_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_D_3_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_3_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_3_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_3_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_3_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_3_CHROMA_V_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_D_3_CHROMA_V_FIELD                   _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_D_3_CHROMA_V_SHIFT)
#define ARVDE_FRAME_CONFIG_D_3_CHROMA_V_RANGE                   23:0
#define ARVDE_FRAME_CONFIG_D_3_CHROMA_V_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_D_3_CHROMA_V_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_3_CHROMA_V_DEFAULT_MASK                    _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_3_CHROMA_V_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_3_CHROMA_V_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_D_4
#define ARVDE_FRAME_CONFIG_D_4                  _MK_ADDR_CONST(0x3990)
#define ARVDE_FRAME_CONFIG_D_4_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_D_4_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_D_4_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_4_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_4_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_4_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_4_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_4_CHROMA_V_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_D_4_CHROMA_V_FIELD                   _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_D_4_CHROMA_V_SHIFT)
#define ARVDE_FRAME_CONFIG_D_4_CHROMA_V_RANGE                   23:0
#define ARVDE_FRAME_CONFIG_D_4_CHROMA_V_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_D_4_CHROMA_V_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_4_CHROMA_V_DEFAULT_MASK                    _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_4_CHROMA_V_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_4_CHROMA_V_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_D_5
#define ARVDE_FRAME_CONFIG_D_5                  _MK_ADDR_CONST(0x3994)
#define ARVDE_FRAME_CONFIG_D_5_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_D_5_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_D_5_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_5_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_5_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_5_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_5_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_5_CHROMA_V_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_D_5_CHROMA_V_FIELD                   _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_D_5_CHROMA_V_SHIFT)
#define ARVDE_FRAME_CONFIG_D_5_CHROMA_V_RANGE                   23:0
#define ARVDE_FRAME_CONFIG_D_5_CHROMA_V_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_D_5_CHROMA_V_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_5_CHROMA_V_DEFAULT_MASK                    _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_5_CHROMA_V_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_5_CHROMA_V_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_D_6
#define ARVDE_FRAME_CONFIG_D_6                  _MK_ADDR_CONST(0x3998)
#define ARVDE_FRAME_CONFIG_D_6_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_D_6_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_D_6_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_6_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_6_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_6_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_6_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_6_CHROMA_V_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_D_6_CHROMA_V_FIELD                   _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_D_6_CHROMA_V_SHIFT)
#define ARVDE_FRAME_CONFIG_D_6_CHROMA_V_RANGE                   23:0
#define ARVDE_FRAME_CONFIG_D_6_CHROMA_V_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_D_6_CHROMA_V_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_6_CHROMA_V_DEFAULT_MASK                    _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_6_CHROMA_V_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_6_CHROMA_V_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_D_7
#define ARVDE_FRAME_CONFIG_D_7                  _MK_ADDR_CONST(0x399c)
#define ARVDE_FRAME_CONFIG_D_7_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_D_7_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_D_7_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_7_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_7_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_7_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_7_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_7_CHROMA_V_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_D_7_CHROMA_V_FIELD                   _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_D_7_CHROMA_V_SHIFT)
#define ARVDE_FRAME_CONFIG_D_7_CHROMA_V_RANGE                   23:0
#define ARVDE_FRAME_CONFIG_D_7_CHROMA_V_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_D_7_CHROMA_V_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_7_CHROMA_V_DEFAULT_MASK                    _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_7_CHROMA_V_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_7_CHROMA_V_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_D_8
#define ARVDE_FRAME_CONFIG_D_8                  _MK_ADDR_CONST(0x39a0)
#define ARVDE_FRAME_CONFIG_D_8_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_D_8_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_D_8_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_8_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_8_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_8_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_8_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_8_CHROMA_V_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_D_8_CHROMA_V_FIELD                   _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_D_8_CHROMA_V_SHIFT)
#define ARVDE_FRAME_CONFIG_D_8_CHROMA_V_RANGE                   23:0
#define ARVDE_FRAME_CONFIG_D_8_CHROMA_V_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_D_8_CHROMA_V_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_8_CHROMA_V_DEFAULT_MASK                    _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_8_CHROMA_V_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_8_CHROMA_V_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_D_9
#define ARVDE_FRAME_CONFIG_D_9                  _MK_ADDR_CONST(0x39a4)
#define ARVDE_FRAME_CONFIG_D_9_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_D_9_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_D_9_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_9_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_9_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_9_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_9_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_9_CHROMA_V_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_D_9_CHROMA_V_FIELD                   _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_D_9_CHROMA_V_SHIFT)
#define ARVDE_FRAME_CONFIG_D_9_CHROMA_V_RANGE                   23:0
#define ARVDE_FRAME_CONFIG_D_9_CHROMA_V_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_D_9_CHROMA_V_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_9_CHROMA_V_DEFAULT_MASK                    _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_9_CHROMA_V_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_9_CHROMA_V_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_D_10
#define ARVDE_FRAME_CONFIG_D_10                 _MK_ADDR_CONST(0x39a8)
#define ARVDE_FRAME_CONFIG_D_10_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_D_10_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_D_10_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_10_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_10_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_10_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_10_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_10_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_10_CHROMA_V_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_D_10_CHROMA_V_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_D_10_CHROMA_V_SHIFT)
#define ARVDE_FRAME_CONFIG_D_10_CHROMA_V_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_D_10_CHROMA_V_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_D_10_CHROMA_V_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_10_CHROMA_V_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_10_CHROMA_V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_10_CHROMA_V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_D_11
#define ARVDE_FRAME_CONFIG_D_11                 _MK_ADDR_CONST(0x39ac)
#define ARVDE_FRAME_CONFIG_D_11_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_D_11_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_D_11_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_11_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_11_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_11_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_11_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_11_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_11_CHROMA_V_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_D_11_CHROMA_V_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_D_11_CHROMA_V_SHIFT)
#define ARVDE_FRAME_CONFIG_D_11_CHROMA_V_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_D_11_CHROMA_V_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_D_11_CHROMA_V_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_11_CHROMA_V_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_11_CHROMA_V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_11_CHROMA_V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_D_12
#define ARVDE_FRAME_CONFIG_D_12                 _MK_ADDR_CONST(0x39b0)
#define ARVDE_FRAME_CONFIG_D_12_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_D_12_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_D_12_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_12_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_12_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_12_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_12_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_12_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_12_CHROMA_V_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_D_12_CHROMA_V_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_D_12_CHROMA_V_SHIFT)
#define ARVDE_FRAME_CONFIG_D_12_CHROMA_V_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_D_12_CHROMA_V_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_D_12_CHROMA_V_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_12_CHROMA_V_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_12_CHROMA_V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_12_CHROMA_V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_D_13
#define ARVDE_FRAME_CONFIG_D_13                 _MK_ADDR_CONST(0x39b4)
#define ARVDE_FRAME_CONFIG_D_13_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_D_13_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_D_13_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_13_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_13_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_13_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_13_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_13_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_13_CHROMA_V_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_D_13_CHROMA_V_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_D_13_CHROMA_V_SHIFT)
#define ARVDE_FRAME_CONFIG_D_13_CHROMA_V_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_D_13_CHROMA_V_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_D_13_CHROMA_V_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_13_CHROMA_V_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_13_CHROMA_V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_13_CHROMA_V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_D_14
#define ARVDE_FRAME_CONFIG_D_14                 _MK_ADDR_CONST(0x39b8)
#define ARVDE_FRAME_CONFIG_D_14_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_D_14_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_D_14_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_14_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_14_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_14_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_14_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_14_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_14_CHROMA_V_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_D_14_CHROMA_V_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_D_14_CHROMA_V_SHIFT)
#define ARVDE_FRAME_CONFIG_D_14_CHROMA_V_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_D_14_CHROMA_V_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_D_14_CHROMA_V_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_14_CHROMA_V_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_14_CHROMA_V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_14_CHROMA_V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_D_15
#define ARVDE_FRAME_CONFIG_D_15                 _MK_ADDR_CONST(0x39bc)
#define ARVDE_FRAME_CONFIG_D_15_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_D_15_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_D_15_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_15_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_15_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_15_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_15_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_15_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_15_CHROMA_V_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_D_15_CHROMA_V_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_D_15_CHROMA_V_SHIFT)
#define ARVDE_FRAME_CONFIG_D_15_CHROMA_V_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_D_15_CHROMA_V_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_D_15_CHROMA_V_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_15_CHROMA_V_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_15_CHROMA_V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_15_CHROMA_V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_D_16
#define ARVDE_FRAME_CONFIG_D_16                 _MK_ADDR_CONST(0x39c0)
#define ARVDE_FRAME_CONFIG_D_16_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_D_16_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_D_16_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_16_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_16_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_16_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_16_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_16_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_16_CHROMA_V_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_D_16_CHROMA_V_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_D_16_CHROMA_V_SHIFT)
#define ARVDE_FRAME_CONFIG_D_16_CHROMA_V_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_D_16_CHROMA_V_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_D_16_CHROMA_V_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_16_CHROMA_V_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_16_CHROMA_V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_16_CHROMA_V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_D_17
#define ARVDE_FRAME_CONFIG_D_17                 _MK_ADDR_CONST(0x39c4)
#define ARVDE_FRAME_CONFIG_D_17_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_D_17_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_D_17_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_17_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_17_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_17_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_17_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_17_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_17_CHROMA_V_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_D_17_CHROMA_V_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_D_17_CHROMA_V_SHIFT)
#define ARVDE_FRAME_CONFIG_D_17_CHROMA_V_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_D_17_CHROMA_V_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_D_17_CHROMA_V_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_17_CHROMA_V_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_17_CHROMA_V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_17_CHROMA_V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_D_18
#define ARVDE_FRAME_CONFIG_D_18                 _MK_ADDR_CONST(0x39c8)
#define ARVDE_FRAME_CONFIG_D_18_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_D_18_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_D_18_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_18_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_18_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_18_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_18_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_18_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_18_CHROMA_V_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_D_18_CHROMA_V_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_D_18_CHROMA_V_SHIFT)
#define ARVDE_FRAME_CONFIG_D_18_CHROMA_V_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_D_18_CHROMA_V_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_D_18_CHROMA_V_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_18_CHROMA_V_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_18_CHROMA_V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_18_CHROMA_V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_D_19
#define ARVDE_FRAME_CONFIG_D_19                 _MK_ADDR_CONST(0x39cc)
#define ARVDE_FRAME_CONFIG_D_19_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_D_19_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_D_19_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_19_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_19_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_19_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_19_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_19_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_19_CHROMA_V_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_D_19_CHROMA_V_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_D_19_CHROMA_V_SHIFT)
#define ARVDE_FRAME_CONFIG_D_19_CHROMA_V_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_D_19_CHROMA_V_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_D_19_CHROMA_V_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_19_CHROMA_V_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_19_CHROMA_V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_19_CHROMA_V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_D_20
#define ARVDE_FRAME_CONFIG_D_20                 _MK_ADDR_CONST(0x39d0)
#define ARVDE_FRAME_CONFIG_D_20_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_D_20_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_D_20_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_20_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_20_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_20_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_20_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_20_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_20_CHROMA_V_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_D_20_CHROMA_V_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_D_20_CHROMA_V_SHIFT)
#define ARVDE_FRAME_CONFIG_D_20_CHROMA_V_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_D_20_CHROMA_V_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_D_20_CHROMA_V_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_20_CHROMA_V_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_20_CHROMA_V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_20_CHROMA_V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_D_21
#define ARVDE_FRAME_CONFIG_D_21                 _MK_ADDR_CONST(0x39d4)
#define ARVDE_FRAME_CONFIG_D_21_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_D_21_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_D_21_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_21_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_21_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_21_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_21_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_21_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_21_CHROMA_V_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_D_21_CHROMA_V_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_D_21_CHROMA_V_SHIFT)
#define ARVDE_FRAME_CONFIG_D_21_CHROMA_V_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_D_21_CHROMA_V_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_D_21_CHROMA_V_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_21_CHROMA_V_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_21_CHROMA_V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_21_CHROMA_V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_D_22
#define ARVDE_FRAME_CONFIG_D_22                 _MK_ADDR_CONST(0x39d8)
#define ARVDE_FRAME_CONFIG_D_22_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_D_22_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_D_22_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_22_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_22_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_22_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_22_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_22_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_22_CHROMA_V_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_D_22_CHROMA_V_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_D_22_CHROMA_V_SHIFT)
#define ARVDE_FRAME_CONFIG_D_22_CHROMA_V_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_D_22_CHROMA_V_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_D_22_CHROMA_V_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_22_CHROMA_V_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_22_CHROMA_V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_22_CHROMA_V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_D_23
#define ARVDE_FRAME_CONFIG_D_23                 _MK_ADDR_CONST(0x39dc)
#define ARVDE_FRAME_CONFIG_D_23_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_D_23_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_D_23_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_23_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_23_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_23_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_23_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_23_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_23_CHROMA_V_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_D_23_CHROMA_V_FIELD                  _MK_FIELD_CONST(0xffffff, ARVDE_FRAME_CONFIG_D_23_CHROMA_V_SHIFT)
#define ARVDE_FRAME_CONFIG_D_23_CHROMA_V_RANGE                  23:0
#define ARVDE_FRAME_CONFIG_D_23_CHROMA_V_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_D_23_CHROMA_V_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_23_CHROMA_V_DEFAULT_MASK                   _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_CONFIG_D_23_CHROMA_V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_D_23_CHROMA_V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_SYNC_INT_EN_0
#define ARVDE_FRAME_SYNC_INT_EN_0                       _MK_ADDR_CONST(0x3a00)
#define ARVDE_FRAME_SYNC_INT_EN_0_SECURE                        0x0
#define ARVDE_FRAME_SYNC_INT_EN_0_WORD_COUNT                    0x1
#define ARVDE_FRAME_SYNC_INT_EN_0_RESET_VAL                     _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_SYNC_INT_EN_0_RESET_MASK                    _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_SYNC_INT_EN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_INT_EN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_INT_EN_0_READ_MASK                     _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_SYNC_INT_EN_0_WRITE_MASK                    _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_SYNC_INT_EN_0_TPEW_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define ARVDE_FRAME_SYNC_INT_EN_0_TPEW_EN_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_SYNC_INT_EN_0_TPEW_EN_SHIFT)
#define ARVDE_FRAME_SYNC_INT_EN_0_TPEW_EN_RANGE                 2:2
#define ARVDE_FRAME_SYNC_INT_EN_0_TPEW_EN_WOFFSET                       0x0
#define ARVDE_FRAME_SYNC_INT_EN_0_TPEW_EN_DEFAULT                       _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_SYNC_INT_EN_0_TPEW_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_SYNC_INT_EN_0_TPEW_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_INT_EN_0_TPEW_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_SYNC_INT_EN_0_MCEW_EN_SHIFT                 _MK_SHIFT_CONST(1)
#define ARVDE_FRAME_SYNC_INT_EN_0_MCEW_EN_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_SYNC_INT_EN_0_MCEW_EN_SHIFT)
#define ARVDE_FRAME_SYNC_INT_EN_0_MCEW_EN_RANGE                 1:1
#define ARVDE_FRAME_SYNC_INT_EN_0_MCEW_EN_WOFFSET                       0x0
#define ARVDE_FRAME_SYNC_INT_EN_0_MCEW_EN_DEFAULT                       _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_SYNC_INT_EN_0_MCEW_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_SYNC_INT_EN_0_MCEW_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_INT_EN_0_MCEW_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_SYNC_INT_EN_0_PPEW_EN_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_SYNC_INT_EN_0_PPEW_EN_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_SYNC_INT_EN_0_PPEW_EN_SHIFT)
#define ARVDE_FRAME_SYNC_INT_EN_0_PPEW_EN_RANGE                 0:0
#define ARVDE_FRAME_SYNC_INT_EN_0_PPEW_EN_WOFFSET                       0x0
#define ARVDE_FRAME_SYNC_INT_EN_0_PPEW_EN_DEFAULT                       _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_SYNC_INT_EN_0_PPEW_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_SYNC_INT_EN_0_PPEW_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_INT_EN_0_PPEW_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_SYNC_THRESH_0
#define ARVDE_FRAME_SYNC_THRESH_0                       _MK_ADDR_CONST(0x3a04)
#define ARVDE_FRAME_SYNC_THRESH_0_SECURE                        0x0
#define ARVDE_FRAME_SYNC_THRESH_0_WORD_COUNT                    0x1
#define ARVDE_FRAME_SYNC_THRESH_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_THRESH_0_RESET_MASK                    _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_SYNC_THRESH_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_THRESH_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_THRESH_0_READ_MASK                     _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_SYNC_THRESH_0_WRITE_MASK                    _MK_MASK_CONST(0xffffff)
#define ARVDE_FRAME_SYNC_THRESH_0_TPEW_THRESH_SHIFT                     _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_SYNC_THRESH_0_TPEW_THRESH_FIELD                     _MK_FIELD_CONST(0xff, ARVDE_FRAME_SYNC_THRESH_0_TPEW_THRESH_SHIFT)
#define ARVDE_FRAME_SYNC_THRESH_0_TPEW_THRESH_RANGE                     23:16
#define ARVDE_FRAME_SYNC_THRESH_0_TPEW_THRESH_WOFFSET                   0x0
#define ARVDE_FRAME_SYNC_THRESH_0_TPEW_THRESH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_THRESH_0_TPEW_THRESH_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define ARVDE_FRAME_SYNC_THRESH_0_TPEW_THRESH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_THRESH_0_TPEW_THRESH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_SYNC_THRESH_0_MCEW_THRESH_SHIFT                     _MK_SHIFT_CONST(8)
#define ARVDE_FRAME_SYNC_THRESH_0_MCEW_THRESH_FIELD                     _MK_FIELD_CONST(0xff, ARVDE_FRAME_SYNC_THRESH_0_MCEW_THRESH_SHIFT)
#define ARVDE_FRAME_SYNC_THRESH_0_MCEW_THRESH_RANGE                     15:8
#define ARVDE_FRAME_SYNC_THRESH_0_MCEW_THRESH_WOFFSET                   0x0
#define ARVDE_FRAME_SYNC_THRESH_0_MCEW_THRESH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_THRESH_0_MCEW_THRESH_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define ARVDE_FRAME_SYNC_THRESH_0_MCEW_THRESH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_THRESH_0_MCEW_THRESH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_SYNC_THRESH_0_PPEW_THRESH_SHIFT                     _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_SYNC_THRESH_0_PPEW_THRESH_FIELD                     _MK_FIELD_CONST(0xff, ARVDE_FRAME_SYNC_THRESH_0_PPEW_THRESH_SHIFT)
#define ARVDE_FRAME_SYNC_THRESH_0_PPEW_THRESH_RANGE                     7:0
#define ARVDE_FRAME_SYNC_THRESH_0_PPEW_THRESH_WOFFSET                   0x0
#define ARVDE_FRAME_SYNC_THRESH_0_PPEW_THRESH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_THRESH_0_PPEW_THRESH_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define ARVDE_FRAME_SYNC_THRESH_0_PPEW_THRESH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_THRESH_0_PPEW_THRESH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_SYNC_COUNTS_0
#define ARVDE_FRAME_SYNC_COUNTS_0                       _MK_ADDR_CONST(0x3a08)
#define ARVDE_FRAME_SYNC_COUNTS_0_SECURE                        0x0
#define ARVDE_FRAME_SYNC_COUNTS_0_WORD_COUNT                    0x1
#define ARVDE_FRAME_SYNC_COUNTS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_COUNTS_0_RESET_MASK                    _MK_MASK_CONST(0x7ffffff)
#define ARVDE_FRAME_SYNC_COUNTS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_COUNTS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_COUNTS_0_READ_MASK                     _MK_MASK_CONST(0x7ffffff)
#define ARVDE_FRAME_SYNC_COUNTS_0_WRITE_MASK                    _MK_MASK_CONST(0x7ffffff)
#define ARVDE_FRAME_SYNC_COUNTS_0_TFEW_OVERFLOW_SHIFT                   _MK_SHIFT_CONST(26)
#define ARVDE_FRAME_SYNC_COUNTS_0_TFEW_OVERFLOW_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_FRAME_SYNC_COUNTS_0_TFEW_OVERFLOW_SHIFT)
#define ARVDE_FRAME_SYNC_COUNTS_0_TFEW_OVERFLOW_RANGE                   26:26
#define ARVDE_FRAME_SYNC_COUNTS_0_TFEW_OVERFLOW_WOFFSET                 0x0
#define ARVDE_FRAME_SYNC_COUNTS_0_TFEW_OVERFLOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_COUNTS_0_TFEW_OVERFLOW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_SYNC_COUNTS_0_TFEW_OVERFLOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_COUNTS_0_TFEW_OVERFLOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_SYNC_COUNTS_0_MCEW_OVERFLOW_SHIFT                   _MK_SHIFT_CONST(25)
#define ARVDE_FRAME_SYNC_COUNTS_0_MCEW_OVERFLOW_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_FRAME_SYNC_COUNTS_0_MCEW_OVERFLOW_SHIFT)
#define ARVDE_FRAME_SYNC_COUNTS_0_MCEW_OVERFLOW_RANGE                   25:25
#define ARVDE_FRAME_SYNC_COUNTS_0_MCEW_OVERFLOW_WOFFSET                 0x0
#define ARVDE_FRAME_SYNC_COUNTS_0_MCEW_OVERFLOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_COUNTS_0_MCEW_OVERFLOW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_SYNC_COUNTS_0_MCEW_OVERFLOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_COUNTS_0_MCEW_OVERFLOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_SYNC_COUNTS_0_PPEW_OVERFLOW_SHIFT                   _MK_SHIFT_CONST(24)
#define ARVDE_FRAME_SYNC_COUNTS_0_PPEW_OVERFLOW_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_FRAME_SYNC_COUNTS_0_PPEW_OVERFLOW_SHIFT)
#define ARVDE_FRAME_SYNC_COUNTS_0_PPEW_OVERFLOW_RANGE                   24:24
#define ARVDE_FRAME_SYNC_COUNTS_0_PPEW_OVERFLOW_WOFFSET                 0x0
#define ARVDE_FRAME_SYNC_COUNTS_0_PPEW_OVERFLOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_COUNTS_0_PPEW_OVERFLOW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_SYNC_COUNTS_0_PPEW_OVERFLOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_COUNTS_0_PPEW_OVERFLOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_SYNC_COUNTS_0_TFEW_COUNT_SHIFT                      _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_SYNC_COUNTS_0_TFEW_COUNT_FIELD                      _MK_FIELD_CONST(0xff, ARVDE_FRAME_SYNC_COUNTS_0_TFEW_COUNT_SHIFT)
#define ARVDE_FRAME_SYNC_COUNTS_0_TFEW_COUNT_RANGE                      23:16
#define ARVDE_FRAME_SYNC_COUNTS_0_TFEW_COUNT_WOFFSET                    0x0
#define ARVDE_FRAME_SYNC_COUNTS_0_TFEW_COUNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_COUNTS_0_TFEW_COUNT_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define ARVDE_FRAME_SYNC_COUNTS_0_TFEW_COUNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_COUNTS_0_TFEW_COUNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_SYNC_COUNTS_0_MCEW_COUNT_SHIFT                      _MK_SHIFT_CONST(8)
#define ARVDE_FRAME_SYNC_COUNTS_0_MCEW_COUNT_FIELD                      _MK_FIELD_CONST(0xff, ARVDE_FRAME_SYNC_COUNTS_0_MCEW_COUNT_SHIFT)
#define ARVDE_FRAME_SYNC_COUNTS_0_MCEW_COUNT_RANGE                      15:8
#define ARVDE_FRAME_SYNC_COUNTS_0_MCEW_COUNT_WOFFSET                    0x0
#define ARVDE_FRAME_SYNC_COUNTS_0_MCEW_COUNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_COUNTS_0_MCEW_COUNT_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define ARVDE_FRAME_SYNC_COUNTS_0_MCEW_COUNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_COUNTS_0_MCEW_COUNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_SYNC_COUNTS_0_PPEW_COUNT_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_SYNC_COUNTS_0_PPEW_COUNT_FIELD                      _MK_FIELD_CONST(0xff, ARVDE_FRAME_SYNC_COUNTS_0_PPEW_COUNT_SHIFT)
#define ARVDE_FRAME_SYNC_COUNTS_0_PPEW_COUNT_RANGE                      7:0
#define ARVDE_FRAME_SYNC_COUNTS_0_PPEW_COUNT_WOFFSET                    0x0
#define ARVDE_FRAME_SYNC_COUNTS_0_PPEW_COUNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_COUNTS_0_PPEW_COUNT_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define ARVDE_FRAME_SYNC_COUNTS_0_PPEW_COUNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_SYNC_COUNTS_0_PPEW_COUNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_E_0
#define ARVDE_FRAME_CONFIG_E_0                  _MK_ADDR_CONST(0x3a80)
#define ARVDE_FRAME_CONFIG_E_0_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_E_0_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_E_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define ARVDE_FRAME_CONFIG_E_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_0_USE_EXPLICIT_CHROMA_PITCH_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_E_0_USE_EXPLICIT_CHROMA_PITCH_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_0_USE_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_0_USE_EXPLICIT_CHROMA_PITCH_RANGE                  0:0
#define ARVDE_FRAME_CONFIG_E_0_USE_EXPLICIT_CHROMA_PITCH_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_E_0_USE_EXPLICIT_CHROMA_PITCH_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_0_USE_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_E_0_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_0_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_0_ROTATION_TXY_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_FRAME_CONFIG_E_0_ROTATION_TXY_FIELD                       _MK_FIELD_CONST(0x7, ARVDE_FRAME_CONFIG_E_0_ROTATION_TXY_SHIFT)
#define ARVDE_FRAME_CONFIG_E_0_ROTATION_TXY_RANGE                       3:1
#define ARVDE_FRAME_CONFIG_E_0_ROTATION_TXY_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_E_0_ROTATION_TXY_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_0_ROTATION_TXY_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_CONFIG_E_0_ROTATION_TXY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_0_ROTATION_TXY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_0_ROTATION_TXY_ROT_000                     _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_0_ROTATION_TXY_ROT_000_FLIPH                       _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_0_ROTATION_TXY_ROT_090                     _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_0_ROTATION_TXY_ROT_090_FLIPH                       _MK_ENUM_CONST(7)
#define ARVDE_FRAME_CONFIG_E_0_ROTATION_TXY_ROT_180                     _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_0_ROTATION_TXY_ROT_180_FLIPH                       _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_0_ROTATION_TXY_ROT_270                     _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_0_ROTATION_TXY_ROT_270_FLIPH                       _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_0_ROTATION_TXY_ROT_TXY_000                 _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_0_ROTATION_TXY_ROT_TXY_100                 _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_0_ROTATION_TXY_ROT_TXY_001                 _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_0_ROTATION_TXY_ROT_TXY_101                 _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_0_ROTATION_TXY_ROT_TXY_010                 _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_0_ROTATION_TXY_ROT_TXY_110                 _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_0_ROTATION_TXY_ROT_TXY_011                 _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_0_ROTATION_TXY_ROT_TXY_111                 _MK_ENUM_CONST(7)

#define ARVDE_FRAME_CONFIG_E_0_POST_ROT_ALIGN_LFT_SHIFT                 _MK_SHIFT_CONST(4)
#define ARVDE_FRAME_CONFIG_E_0_POST_ROT_ALIGN_LFT_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_0_POST_ROT_ALIGN_LFT_SHIFT)
#define ARVDE_FRAME_CONFIG_E_0_POST_ROT_ALIGN_LFT_RANGE                 4:4
#define ARVDE_FRAME_CONFIG_E_0_POST_ROT_ALIGN_LFT_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_0_POST_ROT_ALIGN_LFT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_0_POST_ROT_ALIGN_LFT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_0_POST_ROT_ALIGN_LFT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_0_POST_ROT_ALIGN_LFT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_0_POST_ROT_ALIGN_TOP_SHIFT                 _MK_SHIFT_CONST(5)
#define ARVDE_FRAME_CONFIG_E_0_POST_ROT_ALIGN_TOP_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_0_POST_ROT_ALIGN_TOP_SHIFT)
#define ARVDE_FRAME_CONFIG_E_0_POST_ROT_ALIGN_TOP_RANGE                 5:5
#define ARVDE_FRAME_CONFIG_E_0_POST_ROT_ALIGN_TOP_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_0_POST_ROT_ALIGN_TOP_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_0_POST_ROT_ALIGN_TOP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_0_POST_ROT_ALIGN_TOP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_0_POST_ROT_ALIGN_TOP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_0_EXPLICIT_CHROMA_PITCH_SHIFT                      _MK_SHIFT_CONST(6)
#define ARVDE_FRAME_CONFIG_E_0_EXPLICIT_CHROMA_PITCH_FIELD                      _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_E_0_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_0_EXPLICIT_CHROMA_PITCH_RANGE                      15:6
#define ARVDE_FRAME_CONFIG_E_0_EXPLICIT_CHROMA_PITCH_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_E_0_EXPLICIT_CHROMA_PITCH_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_0_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_0_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_0_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_E
#define ARVDE_FRAME_CONFIG_E                    _MK_ADDR_CONST(0x3a80)
#define ARVDE_FRAME_CONFIG_E_SECURE                     0x0
#define ARVDE_FRAME_CONFIG_E_WORD_COUNT                         0x1
#define ARVDE_FRAME_CONFIG_E_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_RESET_MASK                         _MK_MASK_CONST(0xf)
#define ARVDE_FRAME_CONFIG_E_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_READ_MASK                  _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_WRITE_MASK                         _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_USE_EXPLICIT_CHROMA_PITCH_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_E_USE_EXPLICIT_CHROMA_PITCH_FIELD                    _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_USE_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_USE_EXPLICIT_CHROMA_PITCH_RANGE                    0:0
#define ARVDE_FRAME_CONFIG_E_USE_EXPLICIT_CHROMA_PITCH_WOFFSET                  0x0
#define ARVDE_FRAME_CONFIG_E_USE_EXPLICIT_CHROMA_PITCH_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_USE_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_E_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_ROTATION_TXY_SHIFT                 _MK_SHIFT_CONST(1)
#define ARVDE_FRAME_CONFIG_E_ROTATION_TXY_FIELD                 _MK_FIELD_CONST(0x7, ARVDE_FRAME_CONFIG_E_ROTATION_TXY_SHIFT)
#define ARVDE_FRAME_CONFIG_E_ROTATION_TXY_RANGE                 3:1
#define ARVDE_FRAME_CONFIG_E_ROTATION_TXY_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_ROTATION_TXY_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_ROTATION_TXY_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_CONFIG_E_ROTATION_TXY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_ROTATION_TXY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_ROTATION_TXY_ROT_000                       _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_ROTATION_TXY_ROT_000_FLIPH                 _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_ROTATION_TXY_ROT_090                       _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_ROTATION_TXY_ROT_090_FLIPH                 _MK_ENUM_CONST(7)
#define ARVDE_FRAME_CONFIG_E_ROTATION_TXY_ROT_180                       _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_ROTATION_TXY_ROT_180_FLIPH                 _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_ROTATION_TXY_ROT_270                       _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_ROTATION_TXY_ROT_270_FLIPH                 _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_ROTATION_TXY_ROT_TXY_000                   _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_ROTATION_TXY_ROT_TXY_100                   _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_ROTATION_TXY_ROT_TXY_001                   _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_ROTATION_TXY_ROT_TXY_101                   _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_ROTATION_TXY_ROT_TXY_010                   _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_ROTATION_TXY_ROT_TXY_110                   _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_ROTATION_TXY_ROT_TXY_011                   _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_ROTATION_TXY_ROT_TXY_111                   _MK_ENUM_CONST(7)

#define ARVDE_FRAME_CONFIG_E_POST_ROT_ALIGN_LFT_SHIFT                   _MK_SHIFT_CONST(4)
#define ARVDE_FRAME_CONFIG_E_POST_ROT_ALIGN_LFT_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_POST_ROT_ALIGN_LFT_SHIFT)
#define ARVDE_FRAME_CONFIG_E_POST_ROT_ALIGN_LFT_RANGE                   4:4
#define ARVDE_FRAME_CONFIG_E_POST_ROT_ALIGN_LFT_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_E_POST_ROT_ALIGN_LFT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_POST_ROT_ALIGN_LFT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_POST_ROT_ALIGN_LFT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_POST_ROT_ALIGN_LFT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_POST_ROT_ALIGN_TOP_SHIFT                   _MK_SHIFT_CONST(5)
#define ARVDE_FRAME_CONFIG_E_POST_ROT_ALIGN_TOP_FIELD                   _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_POST_ROT_ALIGN_TOP_SHIFT)
#define ARVDE_FRAME_CONFIG_E_POST_ROT_ALIGN_TOP_RANGE                   5:5
#define ARVDE_FRAME_CONFIG_E_POST_ROT_ALIGN_TOP_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_E_POST_ROT_ALIGN_TOP_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_POST_ROT_ALIGN_TOP_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_POST_ROT_ALIGN_TOP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_POST_ROT_ALIGN_TOP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_EXPLICIT_CHROMA_PITCH_SHIFT                        _MK_SHIFT_CONST(6)
#define ARVDE_FRAME_CONFIG_E_EXPLICIT_CHROMA_PITCH_FIELD                        _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_E_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_EXPLICIT_CHROMA_PITCH_RANGE                        15:6
#define ARVDE_FRAME_CONFIG_E_EXPLICIT_CHROMA_PITCH_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_EXPLICIT_CHROMA_PITCH_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_E_1
#define ARVDE_FRAME_CONFIG_E_1                  _MK_ADDR_CONST(0x3a84)
#define ARVDE_FRAME_CONFIG_E_1_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_E_1_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_E_1_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_1_RESET_MASK                       _MK_MASK_CONST(0xf)
#define ARVDE_FRAME_CONFIG_E_1_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_1_READ_MASK                        _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_1_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_1_USE_EXPLICIT_CHROMA_PITCH_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_E_1_USE_EXPLICIT_CHROMA_PITCH_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_1_USE_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_1_USE_EXPLICIT_CHROMA_PITCH_RANGE                  0:0
#define ARVDE_FRAME_CONFIG_E_1_USE_EXPLICIT_CHROMA_PITCH_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_E_1_USE_EXPLICIT_CHROMA_PITCH_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_1_USE_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_E_1_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_1_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_1_ROTATION_TXY_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_FRAME_CONFIG_E_1_ROTATION_TXY_FIELD                       _MK_FIELD_CONST(0x7, ARVDE_FRAME_CONFIG_E_1_ROTATION_TXY_SHIFT)
#define ARVDE_FRAME_CONFIG_E_1_ROTATION_TXY_RANGE                       3:1
#define ARVDE_FRAME_CONFIG_E_1_ROTATION_TXY_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_E_1_ROTATION_TXY_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_1_ROTATION_TXY_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_CONFIG_E_1_ROTATION_TXY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_1_ROTATION_TXY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_1_ROTATION_TXY_ROT_000                     _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_1_ROTATION_TXY_ROT_000_FLIPH                       _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_1_ROTATION_TXY_ROT_090                     _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_1_ROTATION_TXY_ROT_090_FLIPH                       _MK_ENUM_CONST(7)
#define ARVDE_FRAME_CONFIG_E_1_ROTATION_TXY_ROT_180                     _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_1_ROTATION_TXY_ROT_180_FLIPH                       _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_1_ROTATION_TXY_ROT_270                     _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_1_ROTATION_TXY_ROT_270_FLIPH                       _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_1_ROTATION_TXY_ROT_TXY_000                 _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_1_ROTATION_TXY_ROT_TXY_100                 _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_1_ROTATION_TXY_ROT_TXY_001                 _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_1_ROTATION_TXY_ROT_TXY_101                 _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_1_ROTATION_TXY_ROT_TXY_010                 _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_1_ROTATION_TXY_ROT_TXY_110                 _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_1_ROTATION_TXY_ROT_TXY_011                 _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_1_ROTATION_TXY_ROT_TXY_111                 _MK_ENUM_CONST(7)

#define ARVDE_FRAME_CONFIG_E_1_POST_ROT_ALIGN_LFT_SHIFT                 _MK_SHIFT_CONST(4)
#define ARVDE_FRAME_CONFIG_E_1_POST_ROT_ALIGN_LFT_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_1_POST_ROT_ALIGN_LFT_SHIFT)
#define ARVDE_FRAME_CONFIG_E_1_POST_ROT_ALIGN_LFT_RANGE                 4:4
#define ARVDE_FRAME_CONFIG_E_1_POST_ROT_ALIGN_LFT_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_1_POST_ROT_ALIGN_LFT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_1_POST_ROT_ALIGN_LFT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_1_POST_ROT_ALIGN_LFT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_1_POST_ROT_ALIGN_LFT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_1_POST_ROT_ALIGN_TOP_SHIFT                 _MK_SHIFT_CONST(5)
#define ARVDE_FRAME_CONFIG_E_1_POST_ROT_ALIGN_TOP_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_1_POST_ROT_ALIGN_TOP_SHIFT)
#define ARVDE_FRAME_CONFIG_E_1_POST_ROT_ALIGN_TOP_RANGE                 5:5
#define ARVDE_FRAME_CONFIG_E_1_POST_ROT_ALIGN_TOP_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_1_POST_ROT_ALIGN_TOP_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_1_POST_ROT_ALIGN_TOP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_1_POST_ROT_ALIGN_TOP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_1_POST_ROT_ALIGN_TOP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_1_EXPLICIT_CHROMA_PITCH_SHIFT                      _MK_SHIFT_CONST(6)
#define ARVDE_FRAME_CONFIG_E_1_EXPLICIT_CHROMA_PITCH_FIELD                      _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_E_1_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_1_EXPLICIT_CHROMA_PITCH_RANGE                      15:6
#define ARVDE_FRAME_CONFIG_E_1_EXPLICIT_CHROMA_PITCH_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_E_1_EXPLICIT_CHROMA_PITCH_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_1_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_1_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_1_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_E_2
#define ARVDE_FRAME_CONFIG_E_2                  _MK_ADDR_CONST(0x3a88)
#define ARVDE_FRAME_CONFIG_E_2_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_E_2_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_E_2_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_2_RESET_MASK                       _MK_MASK_CONST(0xf)
#define ARVDE_FRAME_CONFIG_E_2_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_2_READ_MASK                        _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_2_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_2_USE_EXPLICIT_CHROMA_PITCH_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_E_2_USE_EXPLICIT_CHROMA_PITCH_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_2_USE_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_2_USE_EXPLICIT_CHROMA_PITCH_RANGE                  0:0
#define ARVDE_FRAME_CONFIG_E_2_USE_EXPLICIT_CHROMA_PITCH_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_E_2_USE_EXPLICIT_CHROMA_PITCH_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_2_USE_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_E_2_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_2_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_2_ROTATION_TXY_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_FRAME_CONFIG_E_2_ROTATION_TXY_FIELD                       _MK_FIELD_CONST(0x7, ARVDE_FRAME_CONFIG_E_2_ROTATION_TXY_SHIFT)
#define ARVDE_FRAME_CONFIG_E_2_ROTATION_TXY_RANGE                       3:1
#define ARVDE_FRAME_CONFIG_E_2_ROTATION_TXY_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_E_2_ROTATION_TXY_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_2_ROTATION_TXY_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_CONFIG_E_2_ROTATION_TXY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_2_ROTATION_TXY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_2_ROTATION_TXY_ROT_000                     _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_2_ROTATION_TXY_ROT_000_FLIPH                       _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_2_ROTATION_TXY_ROT_090                     _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_2_ROTATION_TXY_ROT_090_FLIPH                       _MK_ENUM_CONST(7)
#define ARVDE_FRAME_CONFIG_E_2_ROTATION_TXY_ROT_180                     _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_2_ROTATION_TXY_ROT_180_FLIPH                       _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_2_ROTATION_TXY_ROT_270                     _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_2_ROTATION_TXY_ROT_270_FLIPH                       _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_2_ROTATION_TXY_ROT_TXY_000                 _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_2_ROTATION_TXY_ROT_TXY_100                 _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_2_ROTATION_TXY_ROT_TXY_001                 _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_2_ROTATION_TXY_ROT_TXY_101                 _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_2_ROTATION_TXY_ROT_TXY_010                 _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_2_ROTATION_TXY_ROT_TXY_110                 _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_2_ROTATION_TXY_ROT_TXY_011                 _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_2_ROTATION_TXY_ROT_TXY_111                 _MK_ENUM_CONST(7)

#define ARVDE_FRAME_CONFIG_E_2_POST_ROT_ALIGN_LFT_SHIFT                 _MK_SHIFT_CONST(4)
#define ARVDE_FRAME_CONFIG_E_2_POST_ROT_ALIGN_LFT_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_2_POST_ROT_ALIGN_LFT_SHIFT)
#define ARVDE_FRAME_CONFIG_E_2_POST_ROT_ALIGN_LFT_RANGE                 4:4
#define ARVDE_FRAME_CONFIG_E_2_POST_ROT_ALIGN_LFT_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_2_POST_ROT_ALIGN_LFT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_2_POST_ROT_ALIGN_LFT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_2_POST_ROT_ALIGN_LFT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_2_POST_ROT_ALIGN_LFT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_2_POST_ROT_ALIGN_TOP_SHIFT                 _MK_SHIFT_CONST(5)
#define ARVDE_FRAME_CONFIG_E_2_POST_ROT_ALIGN_TOP_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_2_POST_ROT_ALIGN_TOP_SHIFT)
#define ARVDE_FRAME_CONFIG_E_2_POST_ROT_ALIGN_TOP_RANGE                 5:5
#define ARVDE_FRAME_CONFIG_E_2_POST_ROT_ALIGN_TOP_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_2_POST_ROT_ALIGN_TOP_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_2_POST_ROT_ALIGN_TOP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_2_POST_ROT_ALIGN_TOP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_2_POST_ROT_ALIGN_TOP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_2_EXPLICIT_CHROMA_PITCH_SHIFT                      _MK_SHIFT_CONST(6)
#define ARVDE_FRAME_CONFIG_E_2_EXPLICIT_CHROMA_PITCH_FIELD                      _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_E_2_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_2_EXPLICIT_CHROMA_PITCH_RANGE                      15:6
#define ARVDE_FRAME_CONFIG_E_2_EXPLICIT_CHROMA_PITCH_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_E_2_EXPLICIT_CHROMA_PITCH_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_2_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_2_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_2_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_E_3
#define ARVDE_FRAME_CONFIG_E_3                  _MK_ADDR_CONST(0x3a8c)
#define ARVDE_FRAME_CONFIG_E_3_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_E_3_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_E_3_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_3_RESET_MASK                       _MK_MASK_CONST(0xf)
#define ARVDE_FRAME_CONFIG_E_3_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_3_READ_MASK                        _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_3_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_3_USE_EXPLICIT_CHROMA_PITCH_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_E_3_USE_EXPLICIT_CHROMA_PITCH_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_3_USE_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_3_USE_EXPLICIT_CHROMA_PITCH_RANGE                  0:0
#define ARVDE_FRAME_CONFIG_E_3_USE_EXPLICIT_CHROMA_PITCH_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_E_3_USE_EXPLICIT_CHROMA_PITCH_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_3_USE_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_E_3_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_3_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_3_ROTATION_TXY_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_FRAME_CONFIG_E_3_ROTATION_TXY_FIELD                       _MK_FIELD_CONST(0x7, ARVDE_FRAME_CONFIG_E_3_ROTATION_TXY_SHIFT)
#define ARVDE_FRAME_CONFIG_E_3_ROTATION_TXY_RANGE                       3:1
#define ARVDE_FRAME_CONFIG_E_3_ROTATION_TXY_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_E_3_ROTATION_TXY_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_3_ROTATION_TXY_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_CONFIG_E_3_ROTATION_TXY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_3_ROTATION_TXY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_3_ROTATION_TXY_ROT_000                     _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_3_ROTATION_TXY_ROT_000_FLIPH                       _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_3_ROTATION_TXY_ROT_090                     _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_3_ROTATION_TXY_ROT_090_FLIPH                       _MK_ENUM_CONST(7)
#define ARVDE_FRAME_CONFIG_E_3_ROTATION_TXY_ROT_180                     _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_3_ROTATION_TXY_ROT_180_FLIPH                       _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_3_ROTATION_TXY_ROT_270                     _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_3_ROTATION_TXY_ROT_270_FLIPH                       _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_3_ROTATION_TXY_ROT_TXY_000                 _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_3_ROTATION_TXY_ROT_TXY_100                 _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_3_ROTATION_TXY_ROT_TXY_001                 _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_3_ROTATION_TXY_ROT_TXY_101                 _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_3_ROTATION_TXY_ROT_TXY_010                 _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_3_ROTATION_TXY_ROT_TXY_110                 _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_3_ROTATION_TXY_ROT_TXY_011                 _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_3_ROTATION_TXY_ROT_TXY_111                 _MK_ENUM_CONST(7)

#define ARVDE_FRAME_CONFIG_E_3_POST_ROT_ALIGN_LFT_SHIFT                 _MK_SHIFT_CONST(4)
#define ARVDE_FRAME_CONFIG_E_3_POST_ROT_ALIGN_LFT_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_3_POST_ROT_ALIGN_LFT_SHIFT)
#define ARVDE_FRAME_CONFIG_E_3_POST_ROT_ALIGN_LFT_RANGE                 4:4
#define ARVDE_FRAME_CONFIG_E_3_POST_ROT_ALIGN_LFT_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_3_POST_ROT_ALIGN_LFT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_3_POST_ROT_ALIGN_LFT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_3_POST_ROT_ALIGN_LFT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_3_POST_ROT_ALIGN_LFT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_3_POST_ROT_ALIGN_TOP_SHIFT                 _MK_SHIFT_CONST(5)
#define ARVDE_FRAME_CONFIG_E_3_POST_ROT_ALIGN_TOP_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_3_POST_ROT_ALIGN_TOP_SHIFT)
#define ARVDE_FRAME_CONFIG_E_3_POST_ROT_ALIGN_TOP_RANGE                 5:5
#define ARVDE_FRAME_CONFIG_E_3_POST_ROT_ALIGN_TOP_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_3_POST_ROT_ALIGN_TOP_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_3_POST_ROT_ALIGN_TOP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_3_POST_ROT_ALIGN_TOP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_3_POST_ROT_ALIGN_TOP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_3_EXPLICIT_CHROMA_PITCH_SHIFT                      _MK_SHIFT_CONST(6)
#define ARVDE_FRAME_CONFIG_E_3_EXPLICIT_CHROMA_PITCH_FIELD                      _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_E_3_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_3_EXPLICIT_CHROMA_PITCH_RANGE                      15:6
#define ARVDE_FRAME_CONFIG_E_3_EXPLICIT_CHROMA_PITCH_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_E_3_EXPLICIT_CHROMA_PITCH_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_3_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_3_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_3_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_E_4
#define ARVDE_FRAME_CONFIG_E_4                  _MK_ADDR_CONST(0x3a90)
#define ARVDE_FRAME_CONFIG_E_4_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_E_4_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_E_4_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_4_RESET_MASK                       _MK_MASK_CONST(0xf)
#define ARVDE_FRAME_CONFIG_E_4_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_4_READ_MASK                        _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_4_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_4_USE_EXPLICIT_CHROMA_PITCH_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_E_4_USE_EXPLICIT_CHROMA_PITCH_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_4_USE_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_4_USE_EXPLICIT_CHROMA_PITCH_RANGE                  0:0
#define ARVDE_FRAME_CONFIG_E_4_USE_EXPLICIT_CHROMA_PITCH_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_E_4_USE_EXPLICIT_CHROMA_PITCH_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_4_USE_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_E_4_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_4_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_4_ROTATION_TXY_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_FRAME_CONFIG_E_4_ROTATION_TXY_FIELD                       _MK_FIELD_CONST(0x7, ARVDE_FRAME_CONFIG_E_4_ROTATION_TXY_SHIFT)
#define ARVDE_FRAME_CONFIG_E_4_ROTATION_TXY_RANGE                       3:1
#define ARVDE_FRAME_CONFIG_E_4_ROTATION_TXY_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_E_4_ROTATION_TXY_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_4_ROTATION_TXY_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_CONFIG_E_4_ROTATION_TXY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_4_ROTATION_TXY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_4_ROTATION_TXY_ROT_000                     _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_4_ROTATION_TXY_ROT_000_FLIPH                       _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_4_ROTATION_TXY_ROT_090                     _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_4_ROTATION_TXY_ROT_090_FLIPH                       _MK_ENUM_CONST(7)
#define ARVDE_FRAME_CONFIG_E_4_ROTATION_TXY_ROT_180                     _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_4_ROTATION_TXY_ROT_180_FLIPH                       _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_4_ROTATION_TXY_ROT_270                     _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_4_ROTATION_TXY_ROT_270_FLIPH                       _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_4_ROTATION_TXY_ROT_TXY_000                 _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_4_ROTATION_TXY_ROT_TXY_100                 _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_4_ROTATION_TXY_ROT_TXY_001                 _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_4_ROTATION_TXY_ROT_TXY_101                 _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_4_ROTATION_TXY_ROT_TXY_010                 _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_4_ROTATION_TXY_ROT_TXY_110                 _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_4_ROTATION_TXY_ROT_TXY_011                 _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_4_ROTATION_TXY_ROT_TXY_111                 _MK_ENUM_CONST(7)

#define ARVDE_FRAME_CONFIG_E_4_POST_ROT_ALIGN_LFT_SHIFT                 _MK_SHIFT_CONST(4)
#define ARVDE_FRAME_CONFIG_E_4_POST_ROT_ALIGN_LFT_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_4_POST_ROT_ALIGN_LFT_SHIFT)
#define ARVDE_FRAME_CONFIG_E_4_POST_ROT_ALIGN_LFT_RANGE                 4:4
#define ARVDE_FRAME_CONFIG_E_4_POST_ROT_ALIGN_LFT_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_4_POST_ROT_ALIGN_LFT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_4_POST_ROT_ALIGN_LFT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_4_POST_ROT_ALIGN_LFT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_4_POST_ROT_ALIGN_LFT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_4_POST_ROT_ALIGN_TOP_SHIFT                 _MK_SHIFT_CONST(5)
#define ARVDE_FRAME_CONFIG_E_4_POST_ROT_ALIGN_TOP_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_4_POST_ROT_ALIGN_TOP_SHIFT)
#define ARVDE_FRAME_CONFIG_E_4_POST_ROT_ALIGN_TOP_RANGE                 5:5
#define ARVDE_FRAME_CONFIG_E_4_POST_ROT_ALIGN_TOP_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_4_POST_ROT_ALIGN_TOP_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_4_POST_ROT_ALIGN_TOP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_4_POST_ROT_ALIGN_TOP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_4_POST_ROT_ALIGN_TOP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_4_EXPLICIT_CHROMA_PITCH_SHIFT                      _MK_SHIFT_CONST(6)
#define ARVDE_FRAME_CONFIG_E_4_EXPLICIT_CHROMA_PITCH_FIELD                      _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_E_4_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_4_EXPLICIT_CHROMA_PITCH_RANGE                      15:6
#define ARVDE_FRAME_CONFIG_E_4_EXPLICIT_CHROMA_PITCH_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_E_4_EXPLICIT_CHROMA_PITCH_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_4_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_4_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_4_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_E_5
#define ARVDE_FRAME_CONFIG_E_5                  _MK_ADDR_CONST(0x3a94)
#define ARVDE_FRAME_CONFIG_E_5_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_E_5_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_E_5_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_5_RESET_MASK                       _MK_MASK_CONST(0xf)
#define ARVDE_FRAME_CONFIG_E_5_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_5_READ_MASK                        _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_5_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_5_USE_EXPLICIT_CHROMA_PITCH_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_E_5_USE_EXPLICIT_CHROMA_PITCH_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_5_USE_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_5_USE_EXPLICIT_CHROMA_PITCH_RANGE                  0:0
#define ARVDE_FRAME_CONFIG_E_5_USE_EXPLICIT_CHROMA_PITCH_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_E_5_USE_EXPLICIT_CHROMA_PITCH_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_5_USE_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_E_5_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_5_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_5_ROTATION_TXY_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_FRAME_CONFIG_E_5_ROTATION_TXY_FIELD                       _MK_FIELD_CONST(0x7, ARVDE_FRAME_CONFIG_E_5_ROTATION_TXY_SHIFT)
#define ARVDE_FRAME_CONFIG_E_5_ROTATION_TXY_RANGE                       3:1
#define ARVDE_FRAME_CONFIG_E_5_ROTATION_TXY_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_E_5_ROTATION_TXY_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_5_ROTATION_TXY_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_CONFIG_E_5_ROTATION_TXY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_5_ROTATION_TXY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_5_ROTATION_TXY_ROT_000                     _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_5_ROTATION_TXY_ROT_000_FLIPH                       _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_5_ROTATION_TXY_ROT_090                     _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_5_ROTATION_TXY_ROT_090_FLIPH                       _MK_ENUM_CONST(7)
#define ARVDE_FRAME_CONFIG_E_5_ROTATION_TXY_ROT_180                     _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_5_ROTATION_TXY_ROT_180_FLIPH                       _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_5_ROTATION_TXY_ROT_270                     _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_5_ROTATION_TXY_ROT_270_FLIPH                       _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_5_ROTATION_TXY_ROT_TXY_000                 _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_5_ROTATION_TXY_ROT_TXY_100                 _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_5_ROTATION_TXY_ROT_TXY_001                 _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_5_ROTATION_TXY_ROT_TXY_101                 _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_5_ROTATION_TXY_ROT_TXY_010                 _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_5_ROTATION_TXY_ROT_TXY_110                 _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_5_ROTATION_TXY_ROT_TXY_011                 _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_5_ROTATION_TXY_ROT_TXY_111                 _MK_ENUM_CONST(7)

#define ARVDE_FRAME_CONFIG_E_5_POST_ROT_ALIGN_LFT_SHIFT                 _MK_SHIFT_CONST(4)
#define ARVDE_FRAME_CONFIG_E_5_POST_ROT_ALIGN_LFT_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_5_POST_ROT_ALIGN_LFT_SHIFT)
#define ARVDE_FRAME_CONFIG_E_5_POST_ROT_ALIGN_LFT_RANGE                 4:4
#define ARVDE_FRAME_CONFIG_E_5_POST_ROT_ALIGN_LFT_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_5_POST_ROT_ALIGN_LFT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_5_POST_ROT_ALIGN_LFT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_5_POST_ROT_ALIGN_LFT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_5_POST_ROT_ALIGN_LFT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_5_POST_ROT_ALIGN_TOP_SHIFT                 _MK_SHIFT_CONST(5)
#define ARVDE_FRAME_CONFIG_E_5_POST_ROT_ALIGN_TOP_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_5_POST_ROT_ALIGN_TOP_SHIFT)
#define ARVDE_FRAME_CONFIG_E_5_POST_ROT_ALIGN_TOP_RANGE                 5:5
#define ARVDE_FRAME_CONFIG_E_5_POST_ROT_ALIGN_TOP_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_5_POST_ROT_ALIGN_TOP_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_5_POST_ROT_ALIGN_TOP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_5_POST_ROT_ALIGN_TOP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_5_POST_ROT_ALIGN_TOP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_5_EXPLICIT_CHROMA_PITCH_SHIFT                      _MK_SHIFT_CONST(6)
#define ARVDE_FRAME_CONFIG_E_5_EXPLICIT_CHROMA_PITCH_FIELD                      _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_E_5_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_5_EXPLICIT_CHROMA_PITCH_RANGE                      15:6
#define ARVDE_FRAME_CONFIG_E_5_EXPLICIT_CHROMA_PITCH_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_E_5_EXPLICIT_CHROMA_PITCH_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_5_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_5_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_5_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_E_6
#define ARVDE_FRAME_CONFIG_E_6                  _MK_ADDR_CONST(0x3a98)
#define ARVDE_FRAME_CONFIG_E_6_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_E_6_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_E_6_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_6_RESET_MASK                       _MK_MASK_CONST(0xf)
#define ARVDE_FRAME_CONFIG_E_6_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_6_READ_MASK                        _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_6_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_6_USE_EXPLICIT_CHROMA_PITCH_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_E_6_USE_EXPLICIT_CHROMA_PITCH_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_6_USE_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_6_USE_EXPLICIT_CHROMA_PITCH_RANGE                  0:0
#define ARVDE_FRAME_CONFIG_E_6_USE_EXPLICIT_CHROMA_PITCH_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_E_6_USE_EXPLICIT_CHROMA_PITCH_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_6_USE_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_E_6_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_6_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_6_ROTATION_TXY_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_FRAME_CONFIG_E_6_ROTATION_TXY_FIELD                       _MK_FIELD_CONST(0x7, ARVDE_FRAME_CONFIG_E_6_ROTATION_TXY_SHIFT)
#define ARVDE_FRAME_CONFIG_E_6_ROTATION_TXY_RANGE                       3:1
#define ARVDE_FRAME_CONFIG_E_6_ROTATION_TXY_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_E_6_ROTATION_TXY_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_6_ROTATION_TXY_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_CONFIG_E_6_ROTATION_TXY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_6_ROTATION_TXY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_6_ROTATION_TXY_ROT_000                     _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_6_ROTATION_TXY_ROT_000_FLIPH                       _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_6_ROTATION_TXY_ROT_090                     _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_6_ROTATION_TXY_ROT_090_FLIPH                       _MK_ENUM_CONST(7)
#define ARVDE_FRAME_CONFIG_E_6_ROTATION_TXY_ROT_180                     _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_6_ROTATION_TXY_ROT_180_FLIPH                       _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_6_ROTATION_TXY_ROT_270                     _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_6_ROTATION_TXY_ROT_270_FLIPH                       _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_6_ROTATION_TXY_ROT_TXY_000                 _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_6_ROTATION_TXY_ROT_TXY_100                 _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_6_ROTATION_TXY_ROT_TXY_001                 _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_6_ROTATION_TXY_ROT_TXY_101                 _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_6_ROTATION_TXY_ROT_TXY_010                 _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_6_ROTATION_TXY_ROT_TXY_110                 _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_6_ROTATION_TXY_ROT_TXY_011                 _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_6_ROTATION_TXY_ROT_TXY_111                 _MK_ENUM_CONST(7)

#define ARVDE_FRAME_CONFIG_E_6_POST_ROT_ALIGN_LFT_SHIFT                 _MK_SHIFT_CONST(4)
#define ARVDE_FRAME_CONFIG_E_6_POST_ROT_ALIGN_LFT_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_6_POST_ROT_ALIGN_LFT_SHIFT)
#define ARVDE_FRAME_CONFIG_E_6_POST_ROT_ALIGN_LFT_RANGE                 4:4
#define ARVDE_FRAME_CONFIG_E_6_POST_ROT_ALIGN_LFT_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_6_POST_ROT_ALIGN_LFT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_6_POST_ROT_ALIGN_LFT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_6_POST_ROT_ALIGN_LFT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_6_POST_ROT_ALIGN_LFT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_6_POST_ROT_ALIGN_TOP_SHIFT                 _MK_SHIFT_CONST(5)
#define ARVDE_FRAME_CONFIG_E_6_POST_ROT_ALIGN_TOP_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_6_POST_ROT_ALIGN_TOP_SHIFT)
#define ARVDE_FRAME_CONFIG_E_6_POST_ROT_ALIGN_TOP_RANGE                 5:5
#define ARVDE_FRAME_CONFIG_E_6_POST_ROT_ALIGN_TOP_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_6_POST_ROT_ALIGN_TOP_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_6_POST_ROT_ALIGN_TOP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_6_POST_ROT_ALIGN_TOP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_6_POST_ROT_ALIGN_TOP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_6_EXPLICIT_CHROMA_PITCH_SHIFT                      _MK_SHIFT_CONST(6)
#define ARVDE_FRAME_CONFIG_E_6_EXPLICIT_CHROMA_PITCH_FIELD                      _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_E_6_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_6_EXPLICIT_CHROMA_PITCH_RANGE                      15:6
#define ARVDE_FRAME_CONFIG_E_6_EXPLICIT_CHROMA_PITCH_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_E_6_EXPLICIT_CHROMA_PITCH_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_6_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_6_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_6_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_E_7
#define ARVDE_FRAME_CONFIG_E_7                  _MK_ADDR_CONST(0x3a9c)
#define ARVDE_FRAME_CONFIG_E_7_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_E_7_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_E_7_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_7_RESET_MASK                       _MK_MASK_CONST(0xf)
#define ARVDE_FRAME_CONFIG_E_7_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_7_READ_MASK                        _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_7_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_7_USE_EXPLICIT_CHROMA_PITCH_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_E_7_USE_EXPLICIT_CHROMA_PITCH_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_7_USE_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_7_USE_EXPLICIT_CHROMA_PITCH_RANGE                  0:0
#define ARVDE_FRAME_CONFIG_E_7_USE_EXPLICIT_CHROMA_PITCH_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_E_7_USE_EXPLICIT_CHROMA_PITCH_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_7_USE_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_E_7_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_7_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_7_ROTATION_TXY_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_FRAME_CONFIG_E_7_ROTATION_TXY_FIELD                       _MK_FIELD_CONST(0x7, ARVDE_FRAME_CONFIG_E_7_ROTATION_TXY_SHIFT)
#define ARVDE_FRAME_CONFIG_E_7_ROTATION_TXY_RANGE                       3:1
#define ARVDE_FRAME_CONFIG_E_7_ROTATION_TXY_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_E_7_ROTATION_TXY_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_7_ROTATION_TXY_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_CONFIG_E_7_ROTATION_TXY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_7_ROTATION_TXY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_7_ROTATION_TXY_ROT_000                     _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_7_ROTATION_TXY_ROT_000_FLIPH                       _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_7_ROTATION_TXY_ROT_090                     _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_7_ROTATION_TXY_ROT_090_FLIPH                       _MK_ENUM_CONST(7)
#define ARVDE_FRAME_CONFIG_E_7_ROTATION_TXY_ROT_180                     _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_7_ROTATION_TXY_ROT_180_FLIPH                       _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_7_ROTATION_TXY_ROT_270                     _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_7_ROTATION_TXY_ROT_270_FLIPH                       _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_7_ROTATION_TXY_ROT_TXY_000                 _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_7_ROTATION_TXY_ROT_TXY_100                 _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_7_ROTATION_TXY_ROT_TXY_001                 _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_7_ROTATION_TXY_ROT_TXY_101                 _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_7_ROTATION_TXY_ROT_TXY_010                 _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_7_ROTATION_TXY_ROT_TXY_110                 _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_7_ROTATION_TXY_ROT_TXY_011                 _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_7_ROTATION_TXY_ROT_TXY_111                 _MK_ENUM_CONST(7)

#define ARVDE_FRAME_CONFIG_E_7_POST_ROT_ALIGN_LFT_SHIFT                 _MK_SHIFT_CONST(4)
#define ARVDE_FRAME_CONFIG_E_7_POST_ROT_ALIGN_LFT_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_7_POST_ROT_ALIGN_LFT_SHIFT)
#define ARVDE_FRAME_CONFIG_E_7_POST_ROT_ALIGN_LFT_RANGE                 4:4
#define ARVDE_FRAME_CONFIG_E_7_POST_ROT_ALIGN_LFT_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_7_POST_ROT_ALIGN_LFT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_7_POST_ROT_ALIGN_LFT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_7_POST_ROT_ALIGN_LFT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_7_POST_ROT_ALIGN_LFT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_7_POST_ROT_ALIGN_TOP_SHIFT                 _MK_SHIFT_CONST(5)
#define ARVDE_FRAME_CONFIG_E_7_POST_ROT_ALIGN_TOP_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_7_POST_ROT_ALIGN_TOP_SHIFT)
#define ARVDE_FRAME_CONFIG_E_7_POST_ROT_ALIGN_TOP_RANGE                 5:5
#define ARVDE_FRAME_CONFIG_E_7_POST_ROT_ALIGN_TOP_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_7_POST_ROT_ALIGN_TOP_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_7_POST_ROT_ALIGN_TOP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_7_POST_ROT_ALIGN_TOP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_7_POST_ROT_ALIGN_TOP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_7_EXPLICIT_CHROMA_PITCH_SHIFT                      _MK_SHIFT_CONST(6)
#define ARVDE_FRAME_CONFIG_E_7_EXPLICIT_CHROMA_PITCH_FIELD                      _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_E_7_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_7_EXPLICIT_CHROMA_PITCH_RANGE                      15:6
#define ARVDE_FRAME_CONFIG_E_7_EXPLICIT_CHROMA_PITCH_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_E_7_EXPLICIT_CHROMA_PITCH_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_7_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_7_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_7_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_E_8
#define ARVDE_FRAME_CONFIG_E_8                  _MK_ADDR_CONST(0x3aa0)
#define ARVDE_FRAME_CONFIG_E_8_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_E_8_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_E_8_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_8_RESET_MASK                       _MK_MASK_CONST(0xf)
#define ARVDE_FRAME_CONFIG_E_8_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_8_READ_MASK                        _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_8_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_8_USE_EXPLICIT_CHROMA_PITCH_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_E_8_USE_EXPLICIT_CHROMA_PITCH_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_8_USE_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_8_USE_EXPLICIT_CHROMA_PITCH_RANGE                  0:0
#define ARVDE_FRAME_CONFIG_E_8_USE_EXPLICIT_CHROMA_PITCH_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_E_8_USE_EXPLICIT_CHROMA_PITCH_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_8_USE_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_E_8_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_8_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_8_ROTATION_TXY_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_FRAME_CONFIG_E_8_ROTATION_TXY_FIELD                       _MK_FIELD_CONST(0x7, ARVDE_FRAME_CONFIG_E_8_ROTATION_TXY_SHIFT)
#define ARVDE_FRAME_CONFIG_E_8_ROTATION_TXY_RANGE                       3:1
#define ARVDE_FRAME_CONFIG_E_8_ROTATION_TXY_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_E_8_ROTATION_TXY_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_8_ROTATION_TXY_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_CONFIG_E_8_ROTATION_TXY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_8_ROTATION_TXY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_8_ROTATION_TXY_ROT_000                     _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_8_ROTATION_TXY_ROT_000_FLIPH                       _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_8_ROTATION_TXY_ROT_090                     _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_8_ROTATION_TXY_ROT_090_FLIPH                       _MK_ENUM_CONST(7)
#define ARVDE_FRAME_CONFIG_E_8_ROTATION_TXY_ROT_180                     _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_8_ROTATION_TXY_ROT_180_FLIPH                       _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_8_ROTATION_TXY_ROT_270                     _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_8_ROTATION_TXY_ROT_270_FLIPH                       _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_8_ROTATION_TXY_ROT_TXY_000                 _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_8_ROTATION_TXY_ROT_TXY_100                 _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_8_ROTATION_TXY_ROT_TXY_001                 _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_8_ROTATION_TXY_ROT_TXY_101                 _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_8_ROTATION_TXY_ROT_TXY_010                 _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_8_ROTATION_TXY_ROT_TXY_110                 _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_8_ROTATION_TXY_ROT_TXY_011                 _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_8_ROTATION_TXY_ROT_TXY_111                 _MK_ENUM_CONST(7)

#define ARVDE_FRAME_CONFIG_E_8_POST_ROT_ALIGN_LFT_SHIFT                 _MK_SHIFT_CONST(4)
#define ARVDE_FRAME_CONFIG_E_8_POST_ROT_ALIGN_LFT_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_8_POST_ROT_ALIGN_LFT_SHIFT)
#define ARVDE_FRAME_CONFIG_E_8_POST_ROT_ALIGN_LFT_RANGE                 4:4
#define ARVDE_FRAME_CONFIG_E_8_POST_ROT_ALIGN_LFT_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_8_POST_ROT_ALIGN_LFT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_8_POST_ROT_ALIGN_LFT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_8_POST_ROT_ALIGN_LFT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_8_POST_ROT_ALIGN_LFT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_8_POST_ROT_ALIGN_TOP_SHIFT                 _MK_SHIFT_CONST(5)
#define ARVDE_FRAME_CONFIG_E_8_POST_ROT_ALIGN_TOP_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_8_POST_ROT_ALIGN_TOP_SHIFT)
#define ARVDE_FRAME_CONFIG_E_8_POST_ROT_ALIGN_TOP_RANGE                 5:5
#define ARVDE_FRAME_CONFIG_E_8_POST_ROT_ALIGN_TOP_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_8_POST_ROT_ALIGN_TOP_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_8_POST_ROT_ALIGN_TOP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_8_POST_ROT_ALIGN_TOP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_8_POST_ROT_ALIGN_TOP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_8_EXPLICIT_CHROMA_PITCH_SHIFT                      _MK_SHIFT_CONST(6)
#define ARVDE_FRAME_CONFIG_E_8_EXPLICIT_CHROMA_PITCH_FIELD                      _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_E_8_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_8_EXPLICIT_CHROMA_PITCH_RANGE                      15:6
#define ARVDE_FRAME_CONFIG_E_8_EXPLICIT_CHROMA_PITCH_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_E_8_EXPLICIT_CHROMA_PITCH_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_8_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_8_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_8_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_E_9
#define ARVDE_FRAME_CONFIG_E_9                  _MK_ADDR_CONST(0x3aa4)
#define ARVDE_FRAME_CONFIG_E_9_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_E_9_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_E_9_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_9_RESET_MASK                       _MK_MASK_CONST(0xf)
#define ARVDE_FRAME_CONFIG_E_9_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_9_READ_MASK                        _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_9_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_9_USE_EXPLICIT_CHROMA_PITCH_SHIFT                  _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_E_9_USE_EXPLICIT_CHROMA_PITCH_FIELD                  _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_9_USE_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_9_USE_EXPLICIT_CHROMA_PITCH_RANGE                  0:0
#define ARVDE_FRAME_CONFIG_E_9_USE_EXPLICIT_CHROMA_PITCH_WOFFSET                        0x0
#define ARVDE_FRAME_CONFIG_E_9_USE_EXPLICIT_CHROMA_PITCH_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_9_USE_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_E_9_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_9_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_9_ROTATION_TXY_SHIFT                       _MK_SHIFT_CONST(1)
#define ARVDE_FRAME_CONFIG_E_9_ROTATION_TXY_FIELD                       _MK_FIELD_CONST(0x7, ARVDE_FRAME_CONFIG_E_9_ROTATION_TXY_SHIFT)
#define ARVDE_FRAME_CONFIG_E_9_ROTATION_TXY_RANGE                       3:1
#define ARVDE_FRAME_CONFIG_E_9_ROTATION_TXY_WOFFSET                     0x0
#define ARVDE_FRAME_CONFIG_E_9_ROTATION_TXY_DEFAULT                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_9_ROTATION_TXY_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_CONFIG_E_9_ROTATION_TXY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_9_ROTATION_TXY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_9_ROTATION_TXY_ROT_000                     _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_9_ROTATION_TXY_ROT_000_FLIPH                       _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_9_ROTATION_TXY_ROT_090                     _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_9_ROTATION_TXY_ROT_090_FLIPH                       _MK_ENUM_CONST(7)
#define ARVDE_FRAME_CONFIG_E_9_ROTATION_TXY_ROT_180                     _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_9_ROTATION_TXY_ROT_180_FLIPH                       _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_9_ROTATION_TXY_ROT_270                     _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_9_ROTATION_TXY_ROT_270_FLIPH                       _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_9_ROTATION_TXY_ROT_TXY_000                 _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_9_ROTATION_TXY_ROT_TXY_100                 _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_9_ROTATION_TXY_ROT_TXY_001                 _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_9_ROTATION_TXY_ROT_TXY_101                 _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_9_ROTATION_TXY_ROT_TXY_010                 _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_9_ROTATION_TXY_ROT_TXY_110                 _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_9_ROTATION_TXY_ROT_TXY_011                 _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_9_ROTATION_TXY_ROT_TXY_111                 _MK_ENUM_CONST(7)

#define ARVDE_FRAME_CONFIG_E_9_POST_ROT_ALIGN_LFT_SHIFT                 _MK_SHIFT_CONST(4)
#define ARVDE_FRAME_CONFIG_E_9_POST_ROT_ALIGN_LFT_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_9_POST_ROT_ALIGN_LFT_SHIFT)
#define ARVDE_FRAME_CONFIG_E_9_POST_ROT_ALIGN_LFT_RANGE                 4:4
#define ARVDE_FRAME_CONFIG_E_9_POST_ROT_ALIGN_LFT_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_9_POST_ROT_ALIGN_LFT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_9_POST_ROT_ALIGN_LFT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_9_POST_ROT_ALIGN_LFT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_9_POST_ROT_ALIGN_LFT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_9_POST_ROT_ALIGN_TOP_SHIFT                 _MK_SHIFT_CONST(5)
#define ARVDE_FRAME_CONFIG_E_9_POST_ROT_ALIGN_TOP_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_9_POST_ROT_ALIGN_TOP_SHIFT)
#define ARVDE_FRAME_CONFIG_E_9_POST_ROT_ALIGN_TOP_RANGE                 5:5
#define ARVDE_FRAME_CONFIG_E_9_POST_ROT_ALIGN_TOP_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_9_POST_ROT_ALIGN_TOP_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_9_POST_ROT_ALIGN_TOP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_9_POST_ROT_ALIGN_TOP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_9_POST_ROT_ALIGN_TOP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_9_EXPLICIT_CHROMA_PITCH_SHIFT                      _MK_SHIFT_CONST(6)
#define ARVDE_FRAME_CONFIG_E_9_EXPLICIT_CHROMA_PITCH_FIELD                      _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_E_9_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_9_EXPLICIT_CHROMA_PITCH_RANGE                      15:6
#define ARVDE_FRAME_CONFIG_E_9_EXPLICIT_CHROMA_PITCH_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_E_9_EXPLICIT_CHROMA_PITCH_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_9_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_9_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_9_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_E_10
#define ARVDE_FRAME_CONFIG_E_10                 _MK_ADDR_CONST(0x3aa8)
#define ARVDE_FRAME_CONFIG_E_10_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_E_10_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_E_10_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_10_RESET_MASK                      _MK_MASK_CONST(0xf)
#define ARVDE_FRAME_CONFIG_E_10_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_10_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_10_READ_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_10_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_10_USE_EXPLICIT_CHROMA_PITCH_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_E_10_USE_EXPLICIT_CHROMA_PITCH_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_10_USE_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_10_USE_EXPLICIT_CHROMA_PITCH_RANGE                 0:0
#define ARVDE_FRAME_CONFIG_E_10_USE_EXPLICIT_CHROMA_PITCH_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_10_USE_EXPLICIT_CHROMA_PITCH_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_10_USE_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_E_10_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_10_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_10_ROTATION_TXY_SHIFT                      _MK_SHIFT_CONST(1)
#define ARVDE_FRAME_CONFIG_E_10_ROTATION_TXY_FIELD                      _MK_FIELD_CONST(0x7, ARVDE_FRAME_CONFIG_E_10_ROTATION_TXY_SHIFT)
#define ARVDE_FRAME_CONFIG_E_10_ROTATION_TXY_RANGE                      3:1
#define ARVDE_FRAME_CONFIG_E_10_ROTATION_TXY_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_E_10_ROTATION_TXY_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_10_ROTATION_TXY_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_CONFIG_E_10_ROTATION_TXY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_10_ROTATION_TXY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_10_ROTATION_TXY_ROT_000                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_10_ROTATION_TXY_ROT_000_FLIPH                      _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_10_ROTATION_TXY_ROT_090                    _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_10_ROTATION_TXY_ROT_090_FLIPH                      _MK_ENUM_CONST(7)
#define ARVDE_FRAME_CONFIG_E_10_ROTATION_TXY_ROT_180                    _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_10_ROTATION_TXY_ROT_180_FLIPH                      _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_10_ROTATION_TXY_ROT_270                    _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_10_ROTATION_TXY_ROT_270_FLIPH                      _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_10_ROTATION_TXY_ROT_TXY_000                        _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_10_ROTATION_TXY_ROT_TXY_100                        _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_10_ROTATION_TXY_ROT_TXY_001                        _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_10_ROTATION_TXY_ROT_TXY_101                        _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_10_ROTATION_TXY_ROT_TXY_010                        _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_10_ROTATION_TXY_ROT_TXY_110                        _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_10_ROTATION_TXY_ROT_TXY_011                        _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_10_ROTATION_TXY_ROT_TXY_111                        _MK_ENUM_CONST(7)

#define ARVDE_FRAME_CONFIG_E_10_POST_ROT_ALIGN_LFT_SHIFT                        _MK_SHIFT_CONST(4)
#define ARVDE_FRAME_CONFIG_E_10_POST_ROT_ALIGN_LFT_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_10_POST_ROT_ALIGN_LFT_SHIFT)
#define ARVDE_FRAME_CONFIG_E_10_POST_ROT_ALIGN_LFT_RANGE                        4:4
#define ARVDE_FRAME_CONFIG_E_10_POST_ROT_ALIGN_LFT_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_10_POST_ROT_ALIGN_LFT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_10_POST_ROT_ALIGN_LFT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_10_POST_ROT_ALIGN_LFT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_10_POST_ROT_ALIGN_LFT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_10_POST_ROT_ALIGN_TOP_SHIFT                        _MK_SHIFT_CONST(5)
#define ARVDE_FRAME_CONFIG_E_10_POST_ROT_ALIGN_TOP_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_10_POST_ROT_ALIGN_TOP_SHIFT)
#define ARVDE_FRAME_CONFIG_E_10_POST_ROT_ALIGN_TOP_RANGE                        5:5
#define ARVDE_FRAME_CONFIG_E_10_POST_ROT_ALIGN_TOP_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_10_POST_ROT_ALIGN_TOP_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_10_POST_ROT_ALIGN_TOP_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_10_POST_ROT_ALIGN_TOP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_10_POST_ROT_ALIGN_TOP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_10_EXPLICIT_CHROMA_PITCH_SHIFT                     _MK_SHIFT_CONST(6)
#define ARVDE_FRAME_CONFIG_E_10_EXPLICIT_CHROMA_PITCH_FIELD                     _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_E_10_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_10_EXPLICIT_CHROMA_PITCH_RANGE                     15:6
#define ARVDE_FRAME_CONFIG_E_10_EXPLICIT_CHROMA_PITCH_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_E_10_EXPLICIT_CHROMA_PITCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_10_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_10_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_10_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_E_11
#define ARVDE_FRAME_CONFIG_E_11                 _MK_ADDR_CONST(0x3aac)
#define ARVDE_FRAME_CONFIG_E_11_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_E_11_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_E_11_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_11_RESET_MASK                      _MK_MASK_CONST(0xf)
#define ARVDE_FRAME_CONFIG_E_11_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_11_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_11_READ_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_11_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_11_USE_EXPLICIT_CHROMA_PITCH_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_E_11_USE_EXPLICIT_CHROMA_PITCH_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_11_USE_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_11_USE_EXPLICIT_CHROMA_PITCH_RANGE                 0:0
#define ARVDE_FRAME_CONFIG_E_11_USE_EXPLICIT_CHROMA_PITCH_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_11_USE_EXPLICIT_CHROMA_PITCH_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_11_USE_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_E_11_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_11_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_11_ROTATION_TXY_SHIFT                      _MK_SHIFT_CONST(1)
#define ARVDE_FRAME_CONFIG_E_11_ROTATION_TXY_FIELD                      _MK_FIELD_CONST(0x7, ARVDE_FRAME_CONFIG_E_11_ROTATION_TXY_SHIFT)
#define ARVDE_FRAME_CONFIG_E_11_ROTATION_TXY_RANGE                      3:1
#define ARVDE_FRAME_CONFIG_E_11_ROTATION_TXY_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_E_11_ROTATION_TXY_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_11_ROTATION_TXY_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_CONFIG_E_11_ROTATION_TXY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_11_ROTATION_TXY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_11_ROTATION_TXY_ROT_000                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_11_ROTATION_TXY_ROT_000_FLIPH                      _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_11_ROTATION_TXY_ROT_090                    _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_11_ROTATION_TXY_ROT_090_FLIPH                      _MK_ENUM_CONST(7)
#define ARVDE_FRAME_CONFIG_E_11_ROTATION_TXY_ROT_180                    _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_11_ROTATION_TXY_ROT_180_FLIPH                      _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_11_ROTATION_TXY_ROT_270                    _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_11_ROTATION_TXY_ROT_270_FLIPH                      _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_11_ROTATION_TXY_ROT_TXY_000                        _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_11_ROTATION_TXY_ROT_TXY_100                        _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_11_ROTATION_TXY_ROT_TXY_001                        _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_11_ROTATION_TXY_ROT_TXY_101                        _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_11_ROTATION_TXY_ROT_TXY_010                        _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_11_ROTATION_TXY_ROT_TXY_110                        _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_11_ROTATION_TXY_ROT_TXY_011                        _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_11_ROTATION_TXY_ROT_TXY_111                        _MK_ENUM_CONST(7)

#define ARVDE_FRAME_CONFIG_E_11_POST_ROT_ALIGN_LFT_SHIFT                        _MK_SHIFT_CONST(4)
#define ARVDE_FRAME_CONFIG_E_11_POST_ROT_ALIGN_LFT_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_11_POST_ROT_ALIGN_LFT_SHIFT)
#define ARVDE_FRAME_CONFIG_E_11_POST_ROT_ALIGN_LFT_RANGE                        4:4
#define ARVDE_FRAME_CONFIG_E_11_POST_ROT_ALIGN_LFT_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_11_POST_ROT_ALIGN_LFT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_11_POST_ROT_ALIGN_LFT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_11_POST_ROT_ALIGN_LFT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_11_POST_ROT_ALIGN_LFT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_11_POST_ROT_ALIGN_TOP_SHIFT                        _MK_SHIFT_CONST(5)
#define ARVDE_FRAME_CONFIG_E_11_POST_ROT_ALIGN_TOP_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_11_POST_ROT_ALIGN_TOP_SHIFT)
#define ARVDE_FRAME_CONFIG_E_11_POST_ROT_ALIGN_TOP_RANGE                        5:5
#define ARVDE_FRAME_CONFIG_E_11_POST_ROT_ALIGN_TOP_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_11_POST_ROT_ALIGN_TOP_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_11_POST_ROT_ALIGN_TOP_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_11_POST_ROT_ALIGN_TOP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_11_POST_ROT_ALIGN_TOP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_11_EXPLICIT_CHROMA_PITCH_SHIFT                     _MK_SHIFT_CONST(6)
#define ARVDE_FRAME_CONFIG_E_11_EXPLICIT_CHROMA_PITCH_FIELD                     _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_E_11_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_11_EXPLICIT_CHROMA_PITCH_RANGE                     15:6
#define ARVDE_FRAME_CONFIG_E_11_EXPLICIT_CHROMA_PITCH_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_E_11_EXPLICIT_CHROMA_PITCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_11_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_11_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_11_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_E_12
#define ARVDE_FRAME_CONFIG_E_12                 _MK_ADDR_CONST(0x3ab0)
#define ARVDE_FRAME_CONFIG_E_12_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_E_12_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_E_12_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_12_RESET_MASK                      _MK_MASK_CONST(0xf)
#define ARVDE_FRAME_CONFIG_E_12_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_12_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_12_READ_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_12_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_12_USE_EXPLICIT_CHROMA_PITCH_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_E_12_USE_EXPLICIT_CHROMA_PITCH_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_12_USE_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_12_USE_EXPLICIT_CHROMA_PITCH_RANGE                 0:0
#define ARVDE_FRAME_CONFIG_E_12_USE_EXPLICIT_CHROMA_PITCH_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_12_USE_EXPLICIT_CHROMA_PITCH_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_12_USE_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_E_12_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_12_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_12_ROTATION_TXY_SHIFT                      _MK_SHIFT_CONST(1)
#define ARVDE_FRAME_CONFIG_E_12_ROTATION_TXY_FIELD                      _MK_FIELD_CONST(0x7, ARVDE_FRAME_CONFIG_E_12_ROTATION_TXY_SHIFT)
#define ARVDE_FRAME_CONFIG_E_12_ROTATION_TXY_RANGE                      3:1
#define ARVDE_FRAME_CONFIG_E_12_ROTATION_TXY_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_E_12_ROTATION_TXY_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_12_ROTATION_TXY_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_CONFIG_E_12_ROTATION_TXY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_12_ROTATION_TXY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_12_ROTATION_TXY_ROT_000                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_12_ROTATION_TXY_ROT_000_FLIPH                      _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_12_ROTATION_TXY_ROT_090                    _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_12_ROTATION_TXY_ROT_090_FLIPH                      _MK_ENUM_CONST(7)
#define ARVDE_FRAME_CONFIG_E_12_ROTATION_TXY_ROT_180                    _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_12_ROTATION_TXY_ROT_180_FLIPH                      _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_12_ROTATION_TXY_ROT_270                    _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_12_ROTATION_TXY_ROT_270_FLIPH                      _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_12_ROTATION_TXY_ROT_TXY_000                        _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_12_ROTATION_TXY_ROT_TXY_100                        _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_12_ROTATION_TXY_ROT_TXY_001                        _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_12_ROTATION_TXY_ROT_TXY_101                        _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_12_ROTATION_TXY_ROT_TXY_010                        _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_12_ROTATION_TXY_ROT_TXY_110                        _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_12_ROTATION_TXY_ROT_TXY_011                        _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_12_ROTATION_TXY_ROT_TXY_111                        _MK_ENUM_CONST(7)

#define ARVDE_FRAME_CONFIG_E_12_POST_ROT_ALIGN_LFT_SHIFT                        _MK_SHIFT_CONST(4)
#define ARVDE_FRAME_CONFIG_E_12_POST_ROT_ALIGN_LFT_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_12_POST_ROT_ALIGN_LFT_SHIFT)
#define ARVDE_FRAME_CONFIG_E_12_POST_ROT_ALIGN_LFT_RANGE                        4:4
#define ARVDE_FRAME_CONFIG_E_12_POST_ROT_ALIGN_LFT_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_12_POST_ROT_ALIGN_LFT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_12_POST_ROT_ALIGN_LFT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_12_POST_ROT_ALIGN_LFT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_12_POST_ROT_ALIGN_LFT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_12_POST_ROT_ALIGN_TOP_SHIFT                        _MK_SHIFT_CONST(5)
#define ARVDE_FRAME_CONFIG_E_12_POST_ROT_ALIGN_TOP_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_12_POST_ROT_ALIGN_TOP_SHIFT)
#define ARVDE_FRAME_CONFIG_E_12_POST_ROT_ALIGN_TOP_RANGE                        5:5
#define ARVDE_FRAME_CONFIG_E_12_POST_ROT_ALIGN_TOP_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_12_POST_ROT_ALIGN_TOP_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_12_POST_ROT_ALIGN_TOP_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_12_POST_ROT_ALIGN_TOP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_12_POST_ROT_ALIGN_TOP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_12_EXPLICIT_CHROMA_PITCH_SHIFT                     _MK_SHIFT_CONST(6)
#define ARVDE_FRAME_CONFIG_E_12_EXPLICIT_CHROMA_PITCH_FIELD                     _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_E_12_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_12_EXPLICIT_CHROMA_PITCH_RANGE                     15:6
#define ARVDE_FRAME_CONFIG_E_12_EXPLICIT_CHROMA_PITCH_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_E_12_EXPLICIT_CHROMA_PITCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_12_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_12_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_12_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_E_13
#define ARVDE_FRAME_CONFIG_E_13                 _MK_ADDR_CONST(0x3ab4)
#define ARVDE_FRAME_CONFIG_E_13_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_E_13_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_E_13_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_13_RESET_MASK                      _MK_MASK_CONST(0xf)
#define ARVDE_FRAME_CONFIG_E_13_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_13_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_13_READ_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_13_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_13_USE_EXPLICIT_CHROMA_PITCH_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_E_13_USE_EXPLICIT_CHROMA_PITCH_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_13_USE_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_13_USE_EXPLICIT_CHROMA_PITCH_RANGE                 0:0
#define ARVDE_FRAME_CONFIG_E_13_USE_EXPLICIT_CHROMA_PITCH_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_13_USE_EXPLICIT_CHROMA_PITCH_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_13_USE_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_E_13_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_13_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_13_ROTATION_TXY_SHIFT                      _MK_SHIFT_CONST(1)
#define ARVDE_FRAME_CONFIG_E_13_ROTATION_TXY_FIELD                      _MK_FIELD_CONST(0x7, ARVDE_FRAME_CONFIG_E_13_ROTATION_TXY_SHIFT)
#define ARVDE_FRAME_CONFIG_E_13_ROTATION_TXY_RANGE                      3:1
#define ARVDE_FRAME_CONFIG_E_13_ROTATION_TXY_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_E_13_ROTATION_TXY_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_13_ROTATION_TXY_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_CONFIG_E_13_ROTATION_TXY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_13_ROTATION_TXY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_13_ROTATION_TXY_ROT_000                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_13_ROTATION_TXY_ROT_000_FLIPH                      _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_13_ROTATION_TXY_ROT_090                    _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_13_ROTATION_TXY_ROT_090_FLIPH                      _MK_ENUM_CONST(7)
#define ARVDE_FRAME_CONFIG_E_13_ROTATION_TXY_ROT_180                    _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_13_ROTATION_TXY_ROT_180_FLIPH                      _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_13_ROTATION_TXY_ROT_270                    _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_13_ROTATION_TXY_ROT_270_FLIPH                      _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_13_ROTATION_TXY_ROT_TXY_000                        _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_13_ROTATION_TXY_ROT_TXY_100                        _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_13_ROTATION_TXY_ROT_TXY_001                        _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_13_ROTATION_TXY_ROT_TXY_101                        _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_13_ROTATION_TXY_ROT_TXY_010                        _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_13_ROTATION_TXY_ROT_TXY_110                        _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_13_ROTATION_TXY_ROT_TXY_011                        _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_13_ROTATION_TXY_ROT_TXY_111                        _MK_ENUM_CONST(7)

#define ARVDE_FRAME_CONFIG_E_13_POST_ROT_ALIGN_LFT_SHIFT                        _MK_SHIFT_CONST(4)
#define ARVDE_FRAME_CONFIG_E_13_POST_ROT_ALIGN_LFT_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_13_POST_ROT_ALIGN_LFT_SHIFT)
#define ARVDE_FRAME_CONFIG_E_13_POST_ROT_ALIGN_LFT_RANGE                        4:4
#define ARVDE_FRAME_CONFIG_E_13_POST_ROT_ALIGN_LFT_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_13_POST_ROT_ALIGN_LFT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_13_POST_ROT_ALIGN_LFT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_13_POST_ROT_ALIGN_LFT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_13_POST_ROT_ALIGN_LFT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_13_POST_ROT_ALIGN_TOP_SHIFT                        _MK_SHIFT_CONST(5)
#define ARVDE_FRAME_CONFIG_E_13_POST_ROT_ALIGN_TOP_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_13_POST_ROT_ALIGN_TOP_SHIFT)
#define ARVDE_FRAME_CONFIG_E_13_POST_ROT_ALIGN_TOP_RANGE                        5:5
#define ARVDE_FRAME_CONFIG_E_13_POST_ROT_ALIGN_TOP_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_13_POST_ROT_ALIGN_TOP_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_13_POST_ROT_ALIGN_TOP_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_13_POST_ROT_ALIGN_TOP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_13_POST_ROT_ALIGN_TOP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_13_EXPLICIT_CHROMA_PITCH_SHIFT                     _MK_SHIFT_CONST(6)
#define ARVDE_FRAME_CONFIG_E_13_EXPLICIT_CHROMA_PITCH_FIELD                     _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_E_13_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_13_EXPLICIT_CHROMA_PITCH_RANGE                     15:6
#define ARVDE_FRAME_CONFIG_E_13_EXPLICIT_CHROMA_PITCH_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_E_13_EXPLICIT_CHROMA_PITCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_13_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_13_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_13_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_E_14
#define ARVDE_FRAME_CONFIG_E_14                 _MK_ADDR_CONST(0x3ab8)
#define ARVDE_FRAME_CONFIG_E_14_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_E_14_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_E_14_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_14_RESET_MASK                      _MK_MASK_CONST(0xf)
#define ARVDE_FRAME_CONFIG_E_14_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_14_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_14_READ_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_14_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_14_USE_EXPLICIT_CHROMA_PITCH_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_E_14_USE_EXPLICIT_CHROMA_PITCH_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_14_USE_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_14_USE_EXPLICIT_CHROMA_PITCH_RANGE                 0:0
#define ARVDE_FRAME_CONFIG_E_14_USE_EXPLICIT_CHROMA_PITCH_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_14_USE_EXPLICIT_CHROMA_PITCH_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_14_USE_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_E_14_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_14_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_14_ROTATION_TXY_SHIFT                      _MK_SHIFT_CONST(1)
#define ARVDE_FRAME_CONFIG_E_14_ROTATION_TXY_FIELD                      _MK_FIELD_CONST(0x7, ARVDE_FRAME_CONFIG_E_14_ROTATION_TXY_SHIFT)
#define ARVDE_FRAME_CONFIG_E_14_ROTATION_TXY_RANGE                      3:1
#define ARVDE_FRAME_CONFIG_E_14_ROTATION_TXY_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_E_14_ROTATION_TXY_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_14_ROTATION_TXY_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_CONFIG_E_14_ROTATION_TXY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_14_ROTATION_TXY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_14_ROTATION_TXY_ROT_000                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_14_ROTATION_TXY_ROT_000_FLIPH                      _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_14_ROTATION_TXY_ROT_090                    _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_14_ROTATION_TXY_ROT_090_FLIPH                      _MK_ENUM_CONST(7)
#define ARVDE_FRAME_CONFIG_E_14_ROTATION_TXY_ROT_180                    _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_14_ROTATION_TXY_ROT_180_FLIPH                      _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_14_ROTATION_TXY_ROT_270                    _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_14_ROTATION_TXY_ROT_270_FLIPH                      _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_14_ROTATION_TXY_ROT_TXY_000                        _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_14_ROTATION_TXY_ROT_TXY_100                        _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_14_ROTATION_TXY_ROT_TXY_001                        _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_14_ROTATION_TXY_ROT_TXY_101                        _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_14_ROTATION_TXY_ROT_TXY_010                        _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_14_ROTATION_TXY_ROT_TXY_110                        _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_14_ROTATION_TXY_ROT_TXY_011                        _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_14_ROTATION_TXY_ROT_TXY_111                        _MK_ENUM_CONST(7)

#define ARVDE_FRAME_CONFIG_E_14_POST_ROT_ALIGN_LFT_SHIFT                        _MK_SHIFT_CONST(4)
#define ARVDE_FRAME_CONFIG_E_14_POST_ROT_ALIGN_LFT_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_14_POST_ROT_ALIGN_LFT_SHIFT)
#define ARVDE_FRAME_CONFIG_E_14_POST_ROT_ALIGN_LFT_RANGE                        4:4
#define ARVDE_FRAME_CONFIG_E_14_POST_ROT_ALIGN_LFT_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_14_POST_ROT_ALIGN_LFT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_14_POST_ROT_ALIGN_LFT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_14_POST_ROT_ALIGN_LFT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_14_POST_ROT_ALIGN_LFT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_14_POST_ROT_ALIGN_TOP_SHIFT                        _MK_SHIFT_CONST(5)
#define ARVDE_FRAME_CONFIG_E_14_POST_ROT_ALIGN_TOP_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_14_POST_ROT_ALIGN_TOP_SHIFT)
#define ARVDE_FRAME_CONFIG_E_14_POST_ROT_ALIGN_TOP_RANGE                        5:5
#define ARVDE_FRAME_CONFIG_E_14_POST_ROT_ALIGN_TOP_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_14_POST_ROT_ALIGN_TOP_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_14_POST_ROT_ALIGN_TOP_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_14_POST_ROT_ALIGN_TOP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_14_POST_ROT_ALIGN_TOP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_14_EXPLICIT_CHROMA_PITCH_SHIFT                     _MK_SHIFT_CONST(6)
#define ARVDE_FRAME_CONFIG_E_14_EXPLICIT_CHROMA_PITCH_FIELD                     _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_E_14_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_14_EXPLICIT_CHROMA_PITCH_RANGE                     15:6
#define ARVDE_FRAME_CONFIG_E_14_EXPLICIT_CHROMA_PITCH_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_E_14_EXPLICIT_CHROMA_PITCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_14_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_14_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_14_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_E_15
#define ARVDE_FRAME_CONFIG_E_15                 _MK_ADDR_CONST(0x3abc)
#define ARVDE_FRAME_CONFIG_E_15_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_E_15_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_E_15_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_15_RESET_MASK                      _MK_MASK_CONST(0xf)
#define ARVDE_FRAME_CONFIG_E_15_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_15_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_15_READ_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_15_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_15_USE_EXPLICIT_CHROMA_PITCH_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_E_15_USE_EXPLICIT_CHROMA_PITCH_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_15_USE_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_15_USE_EXPLICIT_CHROMA_PITCH_RANGE                 0:0
#define ARVDE_FRAME_CONFIG_E_15_USE_EXPLICIT_CHROMA_PITCH_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_15_USE_EXPLICIT_CHROMA_PITCH_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_15_USE_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_E_15_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_15_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_15_ROTATION_TXY_SHIFT                      _MK_SHIFT_CONST(1)
#define ARVDE_FRAME_CONFIG_E_15_ROTATION_TXY_FIELD                      _MK_FIELD_CONST(0x7, ARVDE_FRAME_CONFIG_E_15_ROTATION_TXY_SHIFT)
#define ARVDE_FRAME_CONFIG_E_15_ROTATION_TXY_RANGE                      3:1
#define ARVDE_FRAME_CONFIG_E_15_ROTATION_TXY_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_E_15_ROTATION_TXY_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_15_ROTATION_TXY_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_CONFIG_E_15_ROTATION_TXY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_15_ROTATION_TXY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_15_ROTATION_TXY_ROT_000                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_15_ROTATION_TXY_ROT_000_FLIPH                      _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_15_ROTATION_TXY_ROT_090                    _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_15_ROTATION_TXY_ROT_090_FLIPH                      _MK_ENUM_CONST(7)
#define ARVDE_FRAME_CONFIG_E_15_ROTATION_TXY_ROT_180                    _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_15_ROTATION_TXY_ROT_180_FLIPH                      _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_15_ROTATION_TXY_ROT_270                    _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_15_ROTATION_TXY_ROT_270_FLIPH                      _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_15_ROTATION_TXY_ROT_TXY_000                        _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_15_ROTATION_TXY_ROT_TXY_100                        _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_15_ROTATION_TXY_ROT_TXY_001                        _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_15_ROTATION_TXY_ROT_TXY_101                        _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_15_ROTATION_TXY_ROT_TXY_010                        _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_15_ROTATION_TXY_ROT_TXY_110                        _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_15_ROTATION_TXY_ROT_TXY_011                        _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_15_ROTATION_TXY_ROT_TXY_111                        _MK_ENUM_CONST(7)

#define ARVDE_FRAME_CONFIG_E_15_POST_ROT_ALIGN_LFT_SHIFT                        _MK_SHIFT_CONST(4)
#define ARVDE_FRAME_CONFIG_E_15_POST_ROT_ALIGN_LFT_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_15_POST_ROT_ALIGN_LFT_SHIFT)
#define ARVDE_FRAME_CONFIG_E_15_POST_ROT_ALIGN_LFT_RANGE                        4:4
#define ARVDE_FRAME_CONFIG_E_15_POST_ROT_ALIGN_LFT_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_15_POST_ROT_ALIGN_LFT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_15_POST_ROT_ALIGN_LFT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_15_POST_ROT_ALIGN_LFT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_15_POST_ROT_ALIGN_LFT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_15_POST_ROT_ALIGN_TOP_SHIFT                        _MK_SHIFT_CONST(5)
#define ARVDE_FRAME_CONFIG_E_15_POST_ROT_ALIGN_TOP_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_15_POST_ROT_ALIGN_TOP_SHIFT)
#define ARVDE_FRAME_CONFIG_E_15_POST_ROT_ALIGN_TOP_RANGE                        5:5
#define ARVDE_FRAME_CONFIG_E_15_POST_ROT_ALIGN_TOP_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_15_POST_ROT_ALIGN_TOP_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_15_POST_ROT_ALIGN_TOP_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_15_POST_ROT_ALIGN_TOP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_15_POST_ROT_ALIGN_TOP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_15_EXPLICIT_CHROMA_PITCH_SHIFT                     _MK_SHIFT_CONST(6)
#define ARVDE_FRAME_CONFIG_E_15_EXPLICIT_CHROMA_PITCH_FIELD                     _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_E_15_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_15_EXPLICIT_CHROMA_PITCH_RANGE                     15:6
#define ARVDE_FRAME_CONFIG_E_15_EXPLICIT_CHROMA_PITCH_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_E_15_EXPLICIT_CHROMA_PITCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_15_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_15_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_15_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_E_16
#define ARVDE_FRAME_CONFIG_E_16                 _MK_ADDR_CONST(0x3ac0)
#define ARVDE_FRAME_CONFIG_E_16_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_E_16_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_E_16_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_16_RESET_MASK                      _MK_MASK_CONST(0xf)
#define ARVDE_FRAME_CONFIG_E_16_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_16_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_16_READ_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_16_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_16_USE_EXPLICIT_CHROMA_PITCH_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_E_16_USE_EXPLICIT_CHROMA_PITCH_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_16_USE_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_16_USE_EXPLICIT_CHROMA_PITCH_RANGE                 0:0
#define ARVDE_FRAME_CONFIG_E_16_USE_EXPLICIT_CHROMA_PITCH_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_16_USE_EXPLICIT_CHROMA_PITCH_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_16_USE_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_E_16_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_16_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_16_ROTATION_TXY_SHIFT                      _MK_SHIFT_CONST(1)
#define ARVDE_FRAME_CONFIG_E_16_ROTATION_TXY_FIELD                      _MK_FIELD_CONST(0x7, ARVDE_FRAME_CONFIG_E_16_ROTATION_TXY_SHIFT)
#define ARVDE_FRAME_CONFIG_E_16_ROTATION_TXY_RANGE                      3:1
#define ARVDE_FRAME_CONFIG_E_16_ROTATION_TXY_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_E_16_ROTATION_TXY_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_16_ROTATION_TXY_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_CONFIG_E_16_ROTATION_TXY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_16_ROTATION_TXY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_16_ROTATION_TXY_ROT_000                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_16_ROTATION_TXY_ROT_000_FLIPH                      _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_16_ROTATION_TXY_ROT_090                    _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_16_ROTATION_TXY_ROT_090_FLIPH                      _MK_ENUM_CONST(7)
#define ARVDE_FRAME_CONFIG_E_16_ROTATION_TXY_ROT_180                    _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_16_ROTATION_TXY_ROT_180_FLIPH                      _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_16_ROTATION_TXY_ROT_270                    _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_16_ROTATION_TXY_ROT_270_FLIPH                      _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_16_ROTATION_TXY_ROT_TXY_000                        _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_16_ROTATION_TXY_ROT_TXY_100                        _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_16_ROTATION_TXY_ROT_TXY_001                        _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_16_ROTATION_TXY_ROT_TXY_101                        _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_16_ROTATION_TXY_ROT_TXY_010                        _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_16_ROTATION_TXY_ROT_TXY_110                        _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_16_ROTATION_TXY_ROT_TXY_011                        _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_16_ROTATION_TXY_ROT_TXY_111                        _MK_ENUM_CONST(7)

#define ARVDE_FRAME_CONFIG_E_16_POST_ROT_ALIGN_LFT_SHIFT                        _MK_SHIFT_CONST(4)
#define ARVDE_FRAME_CONFIG_E_16_POST_ROT_ALIGN_LFT_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_16_POST_ROT_ALIGN_LFT_SHIFT)
#define ARVDE_FRAME_CONFIG_E_16_POST_ROT_ALIGN_LFT_RANGE                        4:4
#define ARVDE_FRAME_CONFIG_E_16_POST_ROT_ALIGN_LFT_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_16_POST_ROT_ALIGN_LFT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_16_POST_ROT_ALIGN_LFT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_16_POST_ROT_ALIGN_LFT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_16_POST_ROT_ALIGN_LFT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_16_POST_ROT_ALIGN_TOP_SHIFT                        _MK_SHIFT_CONST(5)
#define ARVDE_FRAME_CONFIG_E_16_POST_ROT_ALIGN_TOP_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_16_POST_ROT_ALIGN_TOP_SHIFT)
#define ARVDE_FRAME_CONFIG_E_16_POST_ROT_ALIGN_TOP_RANGE                        5:5
#define ARVDE_FRAME_CONFIG_E_16_POST_ROT_ALIGN_TOP_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_16_POST_ROT_ALIGN_TOP_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_16_POST_ROT_ALIGN_TOP_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_16_POST_ROT_ALIGN_TOP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_16_POST_ROT_ALIGN_TOP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_16_EXPLICIT_CHROMA_PITCH_SHIFT                     _MK_SHIFT_CONST(6)
#define ARVDE_FRAME_CONFIG_E_16_EXPLICIT_CHROMA_PITCH_FIELD                     _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_E_16_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_16_EXPLICIT_CHROMA_PITCH_RANGE                     15:6
#define ARVDE_FRAME_CONFIG_E_16_EXPLICIT_CHROMA_PITCH_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_E_16_EXPLICIT_CHROMA_PITCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_16_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_16_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_16_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_E_17
#define ARVDE_FRAME_CONFIG_E_17                 _MK_ADDR_CONST(0x3ac4)
#define ARVDE_FRAME_CONFIG_E_17_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_E_17_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_E_17_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_17_RESET_MASK                      _MK_MASK_CONST(0xf)
#define ARVDE_FRAME_CONFIG_E_17_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_17_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_17_READ_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_17_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_17_USE_EXPLICIT_CHROMA_PITCH_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_E_17_USE_EXPLICIT_CHROMA_PITCH_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_17_USE_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_17_USE_EXPLICIT_CHROMA_PITCH_RANGE                 0:0
#define ARVDE_FRAME_CONFIG_E_17_USE_EXPLICIT_CHROMA_PITCH_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_17_USE_EXPLICIT_CHROMA_PITCH_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_17_USE_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_E_17_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_17_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_17_ROTATION_TXY_SHIFT                      _MK_SHIFT_CONST(1)
#define ARVDE_FRAME_CONFIG_E_17_ROTATION_TXY_FIELD                      _MK_FIELD_CONST(0x7, ARVDE_FRAME_CONFIG_E_17_ROTATION_TXY_SHIFT)
#define ARVDE_FRAME_CONFIG_E_17_ROTATION_TXY_RANGE                      3:1
#define ARVDE_FRAME_CONFIG_E_17_ROTATION_TXY_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_E_17_ROTATION_TXY_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_17_ROTATION_TXY_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_CONFIG_E_17_ROTATION_TXY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_17_ROTATION_TXY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_17_ROTATION_TXY_ROT_000                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_17_ROTATION_TXY_ROT_000_FLIPH                      _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_17_ROTATION_TXY_ROT_090                    _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_17_ROTATION_TXY_ROT_090_FLIPH                      _MK_ENUM_CONST(7)
#define ARVDE_FRAME_CONFIG_E_17_ROTATION_TXY_ROT_180                    _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_17_ROTATION_TXY_ROT_180_FLIPH                      _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_17_ROTATION_TXY_ROT_270                    _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_17_ROTATION_TXY_ROT_270_FLIPH                      _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_17_ROTATION_TXY_ROT_TXY_000                        _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_17_ROTATION_TXY_ROT_TXY_100                        _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_17_ROTATION_TXY_ROT_TXY_001                        _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_17_ROTATION_TXY_ROT_TXY_101                        _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_17_ROTATION_TXY_ROT_TXY_010                        _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_17_ROTATION_TXY_ROT_TXY_110                        _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_17_ROTATION_TXY_ROT_TXY_011                        _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_17_ROTATION_TXY_ROT_TXY_111                        _MK_ENUM_CONST(7)

#define ARVDE_FRAME_CONFIG_E_17_POST_ROT_ALIGN_LFT_SHIFT                        _MK_SHIFT_CONST(4)
#define ARVDE_FRAME_CONFIG_E_17_POST_ROT_ALIGN_LFT_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_17_POST_ROT_ALIGN_LFT_SHIFT)
#define ARVDE_FRAME_CONFIG_E_17_POST_ROT_ALIGN_LFT_RANGE                        4:4
#define ARVDE_FRAME_CONFIG_E_17_POST_ROT_ALIGN_LFT_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_17_POST_ROT_ALIGN_LFT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_17_POST_ROT_ALIGN_LFT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_17_POST_ROT_ALIGN_LFT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_17_POST_ROT_ALIGN_LFT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_17_POST_ROT_ALIGN_TOP_SHIFT                        _MK_SHIFT_CONST(5)
#define ARVDE_FRAME_CONFIG_E_17_POST_ROT_ALIGN_TOP_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_17_POST_ROT_ALIGN_TOP_SHIFT)
#define ARVDE_FRAME_CONFIG_E_17_POST_ROT_ALIGN_TOP_RANGE                        5:5
#define ARVDE_FRAME_CONFIG_E_17_POST_ROT_ALIGN_TOP_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_17_POST_ROT_ALIGN_TOP_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_17_POST_ROT_ALIGN_TOP_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_17_POST_ROT_ALIGN_TOP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_17_POST_ROT_ALIGN_TOP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_17_EXPLICIT_CHROMA_PITCH_SHIFT                     _MK_SHIFT_CONST(6)
#define ARVDE_FRAME_CONFIG_E_17_EXPLICIT_CHROMA_PITCH_FIELD                     _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_E_17_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_17_EXPLICIT_CHROMA_PITCH_RANGE                     15:6
#define ARVDE_FRAME_CONFIG_E_17_EXPLICIT_CHROMA_PITCH_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_E_17_EXPLICIT_CHROMA_PITCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_17_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_17_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_17_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_E_18
#define ARVDE_FRAME_CONFIG_E_18                 _MK_ADDR_CONST(0x3ac8)
#define ARVDE_FRAME_CONFIG_E_18_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_E_18_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_E_18_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_18_RESET_MASK                      _MK_MASK_CONST(0xf)
#define ARVDE_FRAME_CONFIG_E_18_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_18_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_18_READ_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_18_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_18_USE_EXPLICIT_CHROMA_PITCH_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_E_18_USE_EXPLICIT_CHROMA_PITCH_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_18_USE_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_18_USE_EXPLICIT_CHROMA_PITCH_RANGE                 0:0
#define ARVDE_FRAME_CONFIG_E_18_USE_EXPLICIT_CHROMA_PITCH_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_18_USE_EXPLICIT_CHROMA_PITCH_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_18_USE_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_E_18_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_18_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_18_ROTATION_TXY_SHIFT                      _MK_SHIFT_CONST(1)
#define ARVDE_FRAME_CONFIG_E_18_ROTATION_TXY_FIELD                      _MK_FIELD_CONST(0x7, ARVDE_FRAME_CONFIG_E_18_ROTATION_TXY_SHIFT)
#define ARVDE_FRAME_CONFIG_E_18_ROTATION_TXY_RANGE                      3:1
#define ARVDE_FRAME_CONFIG_E_18_ROTATION_TXY_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_E_18_ROTATION_TXY_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_18_ROTATION_TXY_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_CONFIG_E_18_ROTATION_TXY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_18_ROTATION_TXY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_18_ROTATION_TXY_ROT_000                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_18_ROTATION_TXY_ROT_000_FLIPH                      _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_18_ROTATION_TXY_ROT_090                    _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_18_ROTATION_TXY_ROT_090_FLIPH                      _MK_ENUM_CONST(7)
#define ARVDE_FRAME_CONFIG_E_18_ROTATION_TXY_ROT_180                    _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_18_ROTATION_TXY_ROT_180_FLIPH                      _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_18_ROTATION_TXY_ROT_270                    _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_18_ROTATION_TXY_ROT_270_FLIPH                      _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_18_ROTATION_TXY_ROT_TXY_000                        _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_18_ROTATION_TXY_ROT_TXY_100                        _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_18_ROTATION_TXY_ROT_TXY_001                        _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_18_ROTATION_TXY_ROT_TXY_101                        _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_18_ROTATION_TXY_ROT_TXY_010                        _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_18_ROTATION_TXY_ROT_TXY_110                        _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_18_ROTATION_TXY_ROT_TXY_011                        _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_18_ROTATION_TXY_ROT_TXY_111                        _MK_ENUM_CONST(7)

#define ARVDE_FRAME_CONFIG_E_18_POST_ROT_ALIGN_LFT_SHIFT                        _MK_SHIFT_CONST(4)
#define ARVDE_FRAME_CONFIG_E_18_POST_ROT_ALIGN_LFT_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_18_POST_ROT_ALIGN_LFT_SHIFT)
#define ARVDE_FRAME_CONFIG_E_18_POST_ROT_ALIGN_LFT_RANGE                        4:4
#define ARVDE_FRAME_CONFIG_E_18_POST_ROT_ALIGN_LFT_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_18_POST_ROT_ALIGN_LFT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_18_POST_ROT_ALIGN_LFT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_18_POST_ROT_ALIGN_LFT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_18_POST_ROT_ALIGN_LFT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_18_POST_ROT_ALIGN_TOP_SHIFT                        _MK_SHIFT_CONST(5)
#define ARVDE_FRAME_CONFIG_E_18_POST_ROT_ALIGN_TOP_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_18_POST_ROT_ALIGN_TOP_SHIFT)
#define ARVDE_FRAME_CONFIG_E_18_POST_ROT_ALIGN_TOP_RANGE                        5:5
#define ARVDE_FRAME_CONFIG_E_18_POST_ROT_ALIGN_TOP_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_18_POST_ROT_ALIGN_TOP_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_18_POST_ROT_ALIGN_TOP_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_18_POST_ROT_ALIGN_TOP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_18_POST_ROT_ALIGN_TOP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_18_EXPLICIT_CHROMA_PITCH_SHIFT                     _MK_SHIFT_CONST(6)
#define ARVDE_FRAME_CONFIG_E_18_EXPLICIT_CHROMA_PITCH_FIELD                     _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_E_18_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_18_EXPLICIT_CHROMA_PITCH_RANGE                     15:6
#define ARVDE_FRAME_CONFIG_E_18_EXPLICIT_CHROMA_PITCH_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_E_18_EXPLICIT_CHROMA_PITCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_18_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_18_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_18_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_E_19
#define ARVDE_FRAME_CONFIG_E_19                 _MK_ADDR_CONST(0x3acc)
#define ARVDE_FRAME_CONFIG_E_19_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_E_19_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_E_19_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_19_RESET_MASK                      _MK_MASK_CONST(0xf)
#define ARVDE_FRAME_CONFIG_E_19_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_19_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_19_READ_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_19_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_19_USE_EXPLICIT_CHROMA_PITCH_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_E_19_USE_EXPLICIT_CHROMA_PITCH_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_19_USE_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_19_USE_EXPLICIT_CHROMA_PITCH_RANGE                 0:0
#define ARVDE_FRAME_CONFIG_E_19_USE_EXPLICIT_CHROMA_PITCH_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_19_USE_EXPLICIT_CHROMA_PITCH_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_19_USE_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_E_19_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_19_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_19_ROTATION_TXY_SHIFT                      _MK_SHIFT_CONST(1)
#define ARVDE_FRAME_CONFIG_E_19_ROTATION_TXY_FIELD                      _MK_FIELD_CONST(0x7, ARVDE_FRAME_CONFIG_E_19_ROTATION_TXY_SHIFT)
#define ARVDE_FRAME_CONFIG_E_19_ROTATION_TXY_RANGE                      3:1
#define ARVDE_FRAME_CONFIG_E_19_ROTATION_TXY_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_E_19_ROTATION_TXY_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_19_ROTATION_TXY_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_CONFIG_E_19_ROTATION_TXY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_19_ROTATION_TXY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_19_ROTATION_TXY_ROT_000                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_19_ROTATION_TXY_ROT_000_FLIPH                      _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_19_ROTATION_TXY_ROT_090                    _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_19_ROTATION_TXY_ROT_090_FLIPH                      _MK_ENUM_CONST(7)
#define ARVDE_FRAME_CONFIG_E_19_ROTATION_TXY_ROT_180                    _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_19_ROTATION_TXY_ROT_180_FLIPH                      _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_19_ROTATION_TXY_ROT_270                    _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_19_ROTATION_TXY_ROT_270_FLIPH                      _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_19_ROTATION_TXY_ROT_TXY_000                        _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_19_ROTATION_TXY_ROT_TXY_100                        _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_19_ROTATION_TXY_ROT_TXY_001                        _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_19_ROTATION_TXY_ROT_TXY_101                        _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_19_ROTATION_TXY_ROT_TXY_010                        _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_19_ROTATION_TXY_ROT_TXY_110                        _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_19_ROTATION_TXY_ROT_TXY_011                        _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_19_ROTATION_TXY_ROT_TXY_111                        _MK_ENUM_CONST(7)

#define ARVDE_FRAME_CONFIG_E_19_POST_ROT_ALIGN_LFT_SHIFT                        _MK_SHIFT_CONST(4)
#define ARVDE_FRAME_CONFIG_E_19_POST_ROT_ALIGN_LFT_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_19_POST_ROT_ALIGN_LFT_SHIFT)
#define ARVDE_FRAME_CONFIG_E_19_POST_ROT_ALIGN_LFT_RANGE                        4:4
#define ARVDE_FRAME_CONFIG_E_19_POST_ROT_ALIGN_LFT_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_19_POST_ROT_ALIGN_LFT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_19_POST_ROT_ALIGN_LFT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_19_POST_ROT_ALIGN_LFT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_19_POST_ROT_ALIGN_LFT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_19_POST_ROT_ALIGN_TOP_SHIFT                        _MK_SHIFT_CONST(5)
#define ARVDE_FRAME_CONFIG_E_19_POST_ROT_ALIGN_TOP_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_19_POST_ROT_ALIGN_TOP_SHIFT)
#define ARVDE_FRAME_CONFIG_E_19_POST_ROT_ALIGN_TOP_RANGE                        5:5
#define ARVDE_FRAME_CONFIG_E_19_POST_ROT_ALIGN_TOP_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_19_POST_ROT_ALIGN_TOP_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_19_POST_ROT_ALIGN_TOP_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_19_POST_ROT_ALIGN_TOP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_19_POST_ROT_ALIGN_TOP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_19_EXPLICIT_CHROMA_PITCH_SHIFT                     _MK_SHIFT_CONST(6)
#define ARVDE_FRAME_CONFIG_E_19_EXPLICIT_CHROMA_PITCH_FIELD                     _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_E_19_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_19_EXPLICIT_CHROMA_PITCH_RANGE                     15:6
#define ARVDE_FRAME_CONFIG_E_19_EXPLICIT_CHROMA_PITCH_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_E_19_EXPLICIT_CHROMA_PITCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_19_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_19_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_19_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_E_20
#define ARVDE_FRAME_CONFIG_E_20                 _MK_ADDR_CONST(0x3ad0)
#define ARVDE_FRAME_CONFIG_E_20_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_E_20_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_E_20_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_20_RESET_MASK                      _MK_MASK_CONST(0xf)
#define ARVDE_FRAME_CONFIG_E_20_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_20_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_20_READ_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_20_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_20_USE_EXPLICIT_CHROMA_PITCH_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_E_20_USE_EXPLICIT_CHROMA_PITCH_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_20_USE_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_20_USE_EXPLICIT_CHROMA_PITCH_RANGE                 0:0
#define ARVDE_FRAME_CONFIG_E_20_USE_EXPLICIT_CHROMA_PITCH_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_20_USE_EXPLICIT_CHROMA_PITCH_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_20_USE_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_E_20_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_20_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_20_ROTATION_TXY_SHIFT                      _MK_SHIFT_CONST(1)
#define ARVDE_FRAME_CONFIG_E_20_ROTATION_TXY_FIELD                      _MK_FIELD_CONST(0x7, ARVDE_FRAME_CONFIG_E_20_ROTATION_TXY_SHIFT)
#define ARVDE_FRAME_CONFIG_E_20_ROTATION_TXY_RANGE                      3:1
#define ARVDE_FRAME_CONFIG_E_20_ROTATION_TXY_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_E_20_ROTATION_TXY_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_20_ROTATION_TXY_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_CONFIG_E_20_ROTATION_TXY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_20_ROTATION_TXY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_20_ROTATION_TXY_ROT_000                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_20_ROTATION_TXY_ROT_000_FLIPH                      _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_20_ROTATION_TXY_ROT_090                    _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_20_ROTATION_TXY_ROT_090_FLIPH                      _MK_ENUM_CONST(7)
#define ARVDE_FRAME_CONFIG_E_20_ROTATION_TXY_ROT_180                    _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_20_ROTATION_TXY_ROT_180_FLIPH                      _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_20_ROTATION_TXY_ROT_270                    _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_20_ROTATION_TXY_ROT_270_FLIPH                      _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_20_ROTATION_TXY_ROT_TXY_000                        _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_20_ROTATION_TXY_ROT_TXY_100                        _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_20_ROTATION_TXY_ROT_TXY_001                        _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_20_ROTATION_TXY_ROT_TXY_101                        _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_20_ROTATION_TXY_ROT_TXY_010                        _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_20_ROTATION_TXY_ROT_TXY_110                        _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_20_ROTATION_TXY_ROT_TXY_011                        _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_20_ROTATION_TXY_ROT_TXY_111                        _MK_ENUM_CONST(7)

#define ARVDE_FRAME_CONFIG_E_20_POST_ROT_ALIGN_LFT_SHIFT                        _MK_SHIFT_CONST(4)
#define ARVDE_FRAME_CONFIG_E_20_POST_ROT_ALIGN_LFT_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_20_POST_ROT_ALIGN_LFT_SHIFT)
#define ARVDE_FRAME_CONFIG_E_20_POST_ROT_ALIGN_LFT_RANGE                        4:4
#define ARVDE_FRAME_CONFIG_E_20_POST_ROT_ALIGN_LFT_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_20_POST_ROT_ALIGN_LFT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_20_POST_ROT_ALIGN_LFT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_20_POST_ROT_ALIGN_LFT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_20_POST_ROT_ALIGN_LFT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_20_POST_ROT_ALIGN_TOP_SHIFT                        _MK_SHIFT_CONST(5)
#define ARVDE_FRAME_CONFIG_E_20_POST_ROT_ALIGN_TOP_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_20_POST_ROT_ALIGN_TOP_SHIFT)
#define ARVDE_FRAME_CONFIG_E_20_POST_ROT_ALIGN_TOP_RANGE                        5:5
#define ARVDE_FRAME_CONFIG_E_20_POST_ROT_ALIGN_TOP_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_20_POST_ROT_ALIGN_TOP_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_20_POST_ROT_ALIGN_TOP_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_20_POST_ROT_ALIGN_TOP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_20_POST_ROT_ALIGN_TOP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_20_EXPLICIT_CHROMA_PITCH_SHIFT                     _MK_SHIFT_CONST(6)
#define ARVDE_FRAME_CONFIG_E_20_EXPLICIT_CHROMA_PITCH_FIELD                     _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_E_20_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_20_EXPLICIT_CHROMA_PITCH_RANGE                     15:6
#define ARVDE_FRAME_CONFIG_E_20_EXPLICIT_CHROMA_PITCH_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_E_20_EXPLICIT_CHROMA_PITCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_20_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_20_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_20_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_E_21
#define ARVDE_FRAME_CONFIG_E_21                 _MK_ADDR_CONST(0x3ad4)
#define ARVDE_FRAME_CONFIG_E_21_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_E_21_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_E_21_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_21_RESET_MASK                      _MK_MASK_CONST(0xf)
#define ARVDE_FRAME_CONFIG_E_21_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_21_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_21_READ_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_21_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_21_USE_EXPLICIT_CHROMA_PITCH_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_E_21_USE_EXPLICIT_CHROMA_PITCH_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_21_USE_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_21_USE_EXPLICIT_CHROMA_PITCH_RANGE                 0:0
#define ARVDE_FRAME_CONFIG_E_21_USE_EXPLICIT_CHROMA_PITCH_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_21_USE_EXPLICIT_CHROMA_PITCH_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_21_USE_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_E_21_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_21_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_21_ROTATION_TXY_SHIFT                      _MK_SHIFT_CONST(1)
#define ARVDE_FRAME_CONFIG_E_21_ROTATION_TXY_FIELD                      _MK_FIELD_CONST(0x7, ARVDE_FRAME_CONFIG_E_21_ROTATION_TXY_SHIFT)
#define ARVDE_FRAME_CONFIG_E_21_ROTATION_TXY_RANGE                      3:1
#define ARVDE_FRAME_CONFIG_E_21_ROTATION_TXY_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_E_21_ROTATION_TXY_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_21_ROTATION_TXY_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_CONFIG_E_21_ROTATION_TXY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_21_ROTATION_TXY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_21_ROTATION_TXY_ROT_000                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_21_ROTATION_TXY_ROT_000_FLIPH                      _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_21_ROTATION_TXY_ROT_090                    _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_21_ROTATION_TXY_ROT_090_FLIPH                      _MK_ENUM_CONST(7)
#define ARVDE_FRAME_CONFIG_E_21_ROTATION_TXY_ROT_180                    _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_21_ROTATION_TXY_ROT_180_FLIPH                      _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_21_ROTATION_TXY_ROT_270                    _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_21_ROTATION_TXY_ROT_270_FLIPH                      _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_21_ROTATION_TXY_ROT_TXY_000                        _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_21_ROTATION_TXY_ROT_TXY_100                        _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_21_ROTATION_TXY_ROT_TXY_001                        _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_21_ROTATION_TXY_ROT_TXY_101                        _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_21_ROTATION_TXY_ROT_TXY_010                        _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_21_ROTATION_TXY_ROT_TXY_110                        _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_21_ROTATION_TXY_ROT_TXY_011                        _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_21_ROTATION_TXY_ROT_TXY_111                        _MK_ENUM_CONST(7)

#define ARVDE_FRAME_CONFIG_E_21_POST_ROT_ALIGN_LFT_SHIFT                        _MK_SHIFT_CONST(4)
#define ARVDE_FRAME_CONFIG_E_21_POST_ROT_ALIGN_LFT_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_21_POST_ROT_ALIGN_LFT_SHIFT)
#define ARVDE_FRAME_CONFIG_E_21_POST_ROT_ALIGN_LFT_RANGE                        4:4
#define ARVDE_FRAME_CONFIG_E_21_POST_ROT_ALIGN_LFT_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_21_POST_ROT_ALIGN_LFT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_21_POST_ROT_ALIGN_LFT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_21_POST_ROT_ALIGN_LFT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_21_POST_ROT_ALIGN_LFT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_21_POST_ROT_ALIGN_TOP_SHIFT                        _MK_SHIFT_CONST(5)
#define ARVDE_FRAME_CONFIG_E_21_POST_ROT_ALIGN_TOP_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_21_POST_ROT_ALIGN_TOP_SHIFT)
#define ARVDE_FRAME_CONFIG_E_21_POST_ROT_ALIGN_TOP_RANGE                        5:5
#define ARVDE_FRAME_CONFIG_E_21_POST_ROT_ALIGN_TOP_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_21_POST_ROT_ALIGN_TOP_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_21_POST_ROT_ALIGN_TOP_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_21_POST_ROT_ALIGN_TOP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_21_POST_ROT_ALIGN_TOP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_21_EXPLICIT_CHROMA_PITCH_SHIFT                     _MK_SHIFT_CONST(6)
#define ARVDE_FRAME_CONFIG_E_21_EXPLICIT_CHROMA_PITCH_FIELD                     _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_E_21_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_21_EXPLICIT_CHROMA_PITCH_RANGE                     15:6
#define ARVDE_FRAME_CONFIG_E_21_EXPLICIT_CHROMA_PITCH_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_E_21_EXPLICIT_CHROMA_PITCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_21_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_21_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_21_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_E_22
#define ARVDE_FRAME_CONFIG_E_22                 _MK_ADDR_CONST(0x3ad8)
#define ARVDE_FRAME_CONFIG_E_22_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_E_22_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_E_22_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_22_RESET_MASK                      _MK_MASK_CONST(0xf)
#define ARVDE_FRAME_CONFIG_E_22_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_22_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_22_READ_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_22_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_22_USE_EXPLICIT_CHROMA_PITCH_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_E_22_USE_EXPLICIT_CHROMA_PITCH_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_22_USE_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_22_USE_EXPLICIT_CHROMA_PITCH_RANGE                 0:0
#define ARVDE_FRAME_CONFIG_E_22_USE_EXPLICIT_CHROMA_PITCH_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_22_USE_EXPLICIT_CHROMA_PITCH_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_22_USE_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_E_22_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_22_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_22_ROTATION_TXY_SHIFT                      _MK_SHIFT_CONST(1)
#define ARVDE_FRAME_CONFIG_E_22_ROTATION_TXY_FIELD                      _MK_FIELD_CONST(0x7, ARVDE_FRAME_CONFIG_E_22_ROTATION_TXY_SHIFT)
#define ARVDE_FRAME_CONFIG_E_22_ROTATION_TXY_RANGE                      3:1
#define ARVDE_FRAME_CONFIG_E_22_ROTATION_TXY_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_E_22_ROTATION_TXY_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_22_ROTATION_TXY_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_CONFIG_E_22_ROTATION_TXY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_22_ROTATION_TXY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_22_ROTATION_TXY_ROT_000                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_22_ROTATION_TXY_ROT_000_FLIPH                      _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_22_ROTATION_TXY_ROT_090                    _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_22_ROTATION_TXY_ROT_090_FLIPH                      _MK_ENUM_CONST(7)
#define ARVDE_FRAME_CONFIG_E_22_ROTATION_TXY_ROT_180                    _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_22_ROTATION_TXY_ROT_180_FLIPH                      _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_22_ROTATION_TXY_ROT_270                    _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_22_ROTATION_TXY_ROT_270_FLIPH                      _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_22_ROTATION_TXY_ROT_TXY_000                        _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_22_ROTATION_TXY_ROT_TXY_100                        _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_22_ROTATION_TXY_ROT_TXY_001                        _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_22_ROTATION_TXY_ROT_TXY_101                        _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_22_ROTATION_TXY_ROT_TXY_010                        _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_22_ROTATION_TXY_ROT_TXY_110                        _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_22_ROTATION_TXY_ROT_TXY_011                        _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_22_ROTATION_TXY_ROT_TXY_111                        _MK_ENUM_CONST(7)

#define ARVDE_FRAME_CONFIG_E_22_POST_ROT_ALIGN_LFT_SHIFT                        _MK_SHIFT_CONST(4)
#define ARVDE_FRAME_CONFIG_E_22_POST_ROT_ALIGN_LFT_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_22_POST_ROT_ALIGN_LFT_SHIFT)
#define ARVDE_FRAME_CONFIG_E_22_POST_ROT_ALIGN_LFT_RANGE                        4:4
#define ARVDE_FRAME_CONFIG_E_22_POST_ROT_ALIGN_LFT_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_22_POST_ROT_ALIGN_LFT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_22_POST_ROT_ALIGN_LFT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_22_POST_ROT_ALIGN_LFT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_22_POST_ROT_ALIGN_LFT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_22_POST_ROT_ALIGN_TOP_SHIFT                        _MK_SHIFT_CONST(5)
#define ARVDE_FRAME_CONFIG_E_22_POST_ROT_ALIGN_TOP_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_22_POST_ROT_ALIGN_TOP_SHIFT)
#define ARVDE_FRAME_CONFIG_E_22_POST_ROT_ALIGN_TOP_RANGE                        5:5
#define ARVDE_FRAME_CONFIG_E_22_POST_ROT_ALIGN_TOP_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_22_POST_ROT_ALIGN_TOP_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_22_POST_ROT_ALIGN_TOP_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_22_POST_ROT_ALIGN_TOP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_22_POST_ROT_ALIGN_TOP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_22_EXPLICIT_CHROMA_PITCH_SHIFT                     _MK_SHIFT_CONST(6)
#define ARVDE_FRAME_CONFIG_E_22_EXPLICIT_CHROMA_PITCH_FIELD                     _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_E_22_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_22_EXPLICIT_CHROMA_PITCH_RANGE                     15:6
#define ARVDE_FRAME_CONFIG_E_22_EXPLICIT_CHROMA_PITCH_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_E_22_EXPLICIT_CHROMA_PITCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_22_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_22_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_22_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_E_23
#define ARVDE_FRAME_CONFIG_E_23                 _MK_ADDR_CONST(0x3adc)
#define ARVDE_FRAME_CONFIG_E_23_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_E_23_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_E_23_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_23_RESET_MASK                      _MK_MASK_CONST(0xf)
#define ARVDE_FRAME_CONFIG_E_23_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_23_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_23_READ_MASK                       _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_23_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define ARVDE_FRAME_CONFIG_E_23_USE_EXPLICIT_CHROMA_PITCH_SHIFT                 _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_E_23_USE_EXPLICIT_CHROMA_PITCH_FIELD                 _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_23_USE_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_23_USE_EXPLICIT_CHROMA_PITCH_RANGE                 0:0
#define ARVDE_FRAME_CONFIG_E_23_USE_EXPLICIT_CHROMA_PITCH_WOFFSET                       0x0
#define ARVDE_FRAME_CONFIG_E_23_USE_EXPLICIT_CHROMA_PITCH_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_23_USE_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ARVDE_FRAME_CONFIG_E_23_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_23_USE_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_23_ROTATION_TXY_SHIFT                      _MK_SHIFT_CONST(1)
#define ARVDE_FRAME_CONFIG_E_23_ROTATION_TXY_FIELD                      _MK_FIELD_CONST(0x7, ARVDE_FRAME_CONFIG_E_23_ROTATION_TXY_SHIFT)
#define ARVDE_FRAME_CONFIG_E_23_ROTATION_TXY_RANGE                      3:1
#define ARVDE_FRAME_CONFIG_E_23_ROTATION_TXY_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_E_23_ROTATION_TXY_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_23_ROTATION_TXY_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define ARVDE_FRAME_CONFIG_E_23_ROTATION_TXY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_23_ROTATION_TXY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_23_ROTATION_TXY_ROT_000                    _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_23_ROTATION_TXY_ROT_000_FLIPH                      _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_23_ROTATION_TXY_ROT_090                    _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_23_ROTATION_TXY_ROT_090_FLIPH                      _MK_ENUM_CONST(7)
#define ARVDE_FRAME_CONFIG_E_23_ROTATION_TXY_ROT_180                    _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_23_ROTATION_TXY_ROT_180_FLIPH                      _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_23_ROTATION_TXY_ROT_270                    _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_23_ROTATION_TXY_ROT_270_FLIPH                      _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_23_ROTATION_TXY_ROT_TXY_000                        _MK_ENUM_CONST(0)
#define ARVDE_FRAME_CONFIG_E_23_ROTATION_TXY_ROT_TXY_100                        _MK_ENUM_CONST(4)
#define ARVDE_FRAME_CONFIG_E_23_ROTATION_TXY_ROT_TXY_001                        _MK_ENUM_CONST(1)
#define ARVDE_FRAME_CONFIG_E_23_ROTATION_TXY_ROT_TXY_101                        _MK_ENUM_CONST(5)
#define ARVDE_FRAME_CONFIG_E_23_ROTATION_TXY_ROT_TXY_010                        _MK_ENUM_CONST(2)
#define ARVDE_FRAME_CONFIG_E_23_ROTATION_TXY_ROT_TXY_110                        _MK_ENUM_CONST(6)
#define ARVDE_FRAME_CONFIG_E_23_ROTATION_TXY_ROT_TXY_011                        _MK_ENUM_CONST(3)
#define ARVDE_FRAME_CONFIG_E_23_ROTATION_TXY_ROT_TXY_111                        _MK_ENUM_CONST(7)

#define ARVDE_FRAME_CONFIG_E_23_POST_ROT_ALIGN_LFT_SHIFT                        _MK_SHIFT_CONST(4)
#define ARVDE_FRAME_CONFIG_E_23_POST_ROT_ALIGN_LFT_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_23_POST_ROT_ALIGN_LFT_SHIFT)
#define ARVDE_FRAME_CONFIG_E_23_POST_ROT_ALIGN_LFT_RANGE                        4:4
#define ARVDE_FRAME_CONFIG_E_23_POST_ROT_ALIGN_LFT_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_23_POST_ROT_ALIGN_LFT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_23_POST_ROT_ALIGN_LFT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_23_POST_ROT_ALIGN_LFT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_23_POST_ROT_ALIGN_LFT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_23_POST_ROT_ALIGN_TOP_SHIFT                        _MK_SHIFT_CONST(5)
#define ARVDE_FRAME_CONFIG_E_23_POST_ROT_ALIGN_TOP_FIELD                        _MK_FIELD_CONST(0x1, ARVDE_FRAME_CONFIG_E_23_POST_ROT_ALIGN_TOP_SHIFT)
#define ARVDE_FRAME_CONFIG_E_23_POST_ROT_ALIGN_TOP_RANGE                        5:5
#define ARVDE_FRAME_CONFIG_E_23_POST_ROT_ALIGN_TOP_WOFFSET                      0x0
#define ARVDE_FRAME_CONFIG_E_23_POST_ROT_ALIGN_TOP_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_23_POST_ROT_ALIGN_TOP_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_23_POST_ROT_ALIGN_TOP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_23_POST_ROT_ALIGN_TOP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_E_23_EXPLICIT_CHROMA_PITCH_SHIFT                     _MK_SHIFT_CONST(6)
#define ARVDE_FRAME_CONFIG_E_23_EXPLICIT_CHROMA_PITCH_FIELD                     _MK_FIELD_CONST(0x3ff, ARVDE_FRAME_CONFIG_E_23_EXPLICIT_CHROMA_PITCH_SHIFT)
#define ARVDE_FRAME_CONFIG_E_23_EXPLICIT_CHROMA_PITCH_RANGE                     15:6
#define ARVDE_FRAME_CONFIG_E_23_EXPLICIT_CHROMA_PITCH_WOFFSET                   0x0
#define ARVDE_FRAME_CONFIG_E_23_EXPLICIT_CHROMA_PITCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_23_EXPLICIT_CHROMA_PITCH_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_23_EXPLICIT_CHROMA_PITCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_E_23_EXPLICIT_CHROMA_PITCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_F_0
#define ARVDE_FRAME_CONFIG_F_0                  _MK_ADDR_CONST(0x3b00)
#define ARVDE_FRAME_CONFIG_F_0_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_F_0_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_F_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_0_READ_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_0_PRE_ROT_ACT_HGT_SHIFT                    _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_F_0_PRE_ROT_ACT_HGT_FIELD                    _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_0_PRE_ROT_ACT_HGT_SHIFT)
#define ARVDE_FRAME_CONFIG_F_0_PRE_ROT_ACT_HGT_RANGE                    29:16
#define ARVDE_FRAME_CONFIG_F_0_PRE_ROT_ACT_HGT_WOFFSET                  0x0
#define ARVDE_FRAME_CONFIG_F_0_PRE_ROT_ACT_HGT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_0_PRE_ROT_ACT_HGT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_0_PRE_ROT_ACT_HGT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_0_PRE_ROT_ACT_HGT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_F_0_PRE_ROT_ACT_WID_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_F_0_PRE_ROT_ACT_WID_FIELD                    _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_0_PRE_ROT_ACT_WID_SHIFT)
#define ARVDE_FRAME_CONFIG_F_0_PRE_ROT_ACT_WID_RANGE                    13:0
#define ARVDE_FRAME_CONFIG_F_0_PRE_ROT_ACT_WID_WOFFSET                  0x0
#define ARVDE_FRAME_CONFIG_F_0_PRE_ROT_ACT_WID_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_0_PRE_ROT_ACT_WID_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_0_PRE_ROT_ACT_WID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_0_PRE_ROT_ACT_WID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_F
#define ARVDE_FRAME_CONFIG_F                    _MK_ADDR_CONST(0x3b00)
#define ARVDE_FRAME_CONFIG_F_SECURE                     0x0
#define ARVDE_FRAME_CONFIG_F_WORD_COUNT                         0x1
#define ARVDE_FRAME_CONFIG_F_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_READ_MASK                  _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_WRITE_MASK                         _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_PRE_ROT_ACT_HGT_SHIFT                      _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_F_PRE_ROT_ACT_HGT_FIELD                      _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_PRE_ROT_ACT_HGT_SHIFT)
#define ARVDE_FRAME_CONFIG_F_PRE_ROT_ACT_HGT_RANGE                      29:16
#define ARVDE_FRAME_CONFIG_F_PRE_ROT_ACT_HGT_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_F_PRE_ROT_ACT_HGT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_PRE_ROT_ACT_HGT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_PRE_ROT_ACT_HGT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_PRE_ROT_ACT_HGT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_F_PRE_ROT_ACT_WID_SHIFT                      _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_F_PRE_ROT_ACT_WID_FIELD                      _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_PRE_ROT_ACT_WID_SHIFT)
#define ARVDE_FRAME_CONFIG_F_PRE_ROT_ACT_WID_RANGE                      13:0
#define ARVDE_FRAME_CONFIG_F_PRE_ROT_ACT_WID_WOFFSET                    0x0
#define ARVDE_FRAME_CONFIG_F_PRE_ROT_ACT_WID_DEFAULT                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_PRE_ROT_ACT_WID_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_PRE_ROT_ACT_WID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_PRE_ROT_ACT_WID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_F_1
#define ARVDE_FRAME_CONFIG_F_1                  _MK_ADDR_CONST(0x3b04)
#define ARVDE_FRAME_CONFIG_F_1_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_F_1_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_F_1_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_1_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_1_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_1_READ_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_1_WRITE_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_1_PRE_ROT_ACT_HGT_SHIFT                    _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_F_1_PRE_ROT_ACT_HGT_FIELD                    _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_1_PRE_ROT_ACT_HGT_SHIFT)
#define ARVDE_FRAME_CONFIG_F_1_PRE_ROT_ACT_HGT_RANGE                    29:16
#define ARVDE_FRAME_CONFIG_F_1_PRE_ROT_ACT_HGT_WOFFSET                  0x0
#define ARVDE_FRAME_CONFIG_F_1_PRE_ROT_ACT_HGT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_1_PRE_ROT_ACT_HGT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_1_PRE_ROT_ACT_HGT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_1_PRE_ROT_ACT_HGT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_F_1_PRE_ROT_ACT_WID_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_F_1_PRE_ROT_ACT_WID_FIELD                    _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_1_PRE_ROT_ACT_WID_SHIFT)
#define ARVDE_FRAME_CONFIG_F_1_PRE_ROT_ACT_WID_RANGE                    13:0
#define ARVDE_FRAME_CONFIG_F_1_PRE_ROT_ACT_WID_WOFFSET                  0x0
#define ARVDE_FRAME_CONFIG_F_1_PRE_ROT_ACT_WID_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_1_PRE_ROT_ACT_WID_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_1_PRE_ROT_ACT_WID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_1_PRE_ROT_ACT_WID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_F_2
#define ARVDE_FRAME_CONFIG_F_2                  _MK_ADDR_CONST(0x3b08)
#define ARVDE_FRAME_CONFIG_F_2_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_F_2_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_F_2_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_2_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_2_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_2_READ_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_2_WRITE_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_2_PRE_ROT_ACT_HGT_SHIFT                    _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_F_2_PRE_ROT_ACT_HGT_FIELD                    _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_2_PRE_ROT_ACT_HGT_SHIFT)
#define ARVDE_FRAME_CONFIG_F_2_PRE_ROT_ACT_HGT_RANGE                    29:16
#define ARVDE_FRAME_CONFIG_F_2_PRE_ROT_ACT_HGT_WOFFSET                  0x0
#define ARVDE_FRAME_CONFIG_F_2_PRE_ROT_ACT_HGT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_2_PRE_ROT_ACT_HGT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_2_PRE_ROT_ACT_HGT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_2_PRE_ROT_ACT_HGT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_F_2_PRE_ROT_ACT_WID_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_F_2_PRE_ROT_ACT_WID_FIELD                    _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_2_PRE_ROT_ACT_WID_SHIFT)
#define ARVDE_FRAME_CONFIG_F_2_PRE_ROT_ACT_WID_RANGE                    13:0
#define ARVDE_FRAME_CONFIG_F_2_PRE_ROT_ACT_WID_WOFFSET                  0x0
#define ARVDE_FRAME_CONFIG_F_2_PRE_ROT_ACT_WID_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_2_PRE_ROT_ACT_WID_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_2_PRE_ROT_ACT_WID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_2_PRE_ROT_ACT_WID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_F_3
#define ARVDE_FRAME_CONFIG_F_3                  _MK_ADDR_CONST(0x3b0c)
#define ARVDE_FRAME_CONFIG_F_3_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_F_3_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_F_3_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_3_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_3_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_3_READ_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_3_WRITE_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_3_PRE_ROT_ACT_HGT_SHIFT                    _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_F_3_PRE_ROT_ACT_HGT_FIELD                    _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_3_PRE_ROT_ACT_HGT_SHIFT)
#define ARVDE_FRAME_CONFIG_F_3_PRE_ROT_ACT_HGT_RANGE                    29:16
#define ARVDE_FRAME_CONFIG_F_3_PRE_ROT_ACT_HGT_WOFFSET                  0x0
#define ARVDE_FRAME_CONFIG_F_3_PRE_ROT_ACT_HGT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_3_PRE_ROT_ACT_HGT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_3_PRE_ROT_ACT_HGT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_3_PRE_ROT_ACT_HGT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_F_3_PRE_ROT_ACT_WID_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_F_3_PRE_ROT_ACT_WID_FIELD                    _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_3_PRE_ROT_ACT_WID_SHIFT)
#define ARVDE_FRAME_CONFIG_F_3_PRE_ROT_ACT_WID_RANGE                    13:0
#define ARVDE_FRAME_CONFIG_F_3_PRE_ROT_ACT_WID_WOFFSET                  0x0
#define ARVDE_FRAME_CONFIG_F_3_PRE_ROT_ACT_WID_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_3_PRE_ROT_ACT_WID_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_3_PRE_ROT_ACT_WID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_3_PRE_ROT_ACT_WID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_F_4
#define ARVDE_FRAME_CONFIG_F_4                  _MK_ADDR_CONST(0x3b10)
#define ARVDE_FRAME_CONFIG_F_4_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_F_4_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_F_4_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_4_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_4_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_4_READ_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_4_WRITE_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_4_PRE_ROT_ACT_HGT_SHIFT                    _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_F_4_PRE_ROT_ACT_HGT_FIELD                    _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_4_PRE_ROT_ACT_HGT_SHIFT)
#define ARVDE_FRAME_CONFIG_F_4_PRE_ROT_ACT_HGT_RANGE                    29:16
#define ARVDE_FRAME_CONFIG_F_4_PRE_ROT_ACT_HGT_WOFFSET                  0x0
#define ARVDE_FRAME_CONFIG_F_4_PRE_ROT_ACT_HGT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_4_PRE_ROT_ACT_HGT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_4_PRE_ROT_ACT_HGT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_4_PRE_ROT_ACT_HGT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_F_4_PRE_ROT_ACT_WID_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_F_4_PRE_ROT_ACT_WID_FIELD                    _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_4_PRE_ROT_ACT_WID_SHIFT)
#define ARVDE_FRAME_CONFIG_F_4_PRE_ROT_ACT_WID_RANGE                    13:0
#define ARVDE_FRAME_CONFIG_F_4_PRE_ROT_ACT_WID_WOFFSET                  0x0
#define ARVDE_FRAME_CONFIG_F_4_PRE_ROT_ACT_WID_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_4_PRE_ROT_ACT_WID_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_4_PRE_ROT_ACT_WID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_4_PRE_ROT_ACT_WID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_F_5
#define ARVDE_FRAME_CONFIG_F_5                  _MK_ADDR_CONST(0x3b14)
#define ARVDE_FRAME_CONFIG_F_5_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_F_5_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_F_5_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_5_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_5_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_5_READ_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_5_WRITE_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_5_PRE_ROT_ACT_HGT_SHIFT                    _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_F_5_PRE_ROT_ACT_HGT_FIELD                    _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_5_PRE_ROT_ACT_HGT_SHIFT)
#define ARVDE_FRAME_CONFIG_F_5_PRE_ROT_ACT_HGT_RANGE                    29:16
#define ARVDE_FRAME_CONFIG_F_5_PRE_ROT_ACT_HGT_WOFFSET                  0x0
#define ARVDE_FRAME_CONFIG_F_5_PRE_ROT_ACT_HGT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_5_PRE_ROT_ACT_HGT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_5_PRE_ROT_ACT_HGT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_5_PRE_ROT_ACT_HGT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_F_5_PRE_ROT_ACT_WID_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_F_5_PRE_ROT_ACT_WID_FIELD                    _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_5_PRE_ROT_ACT_WID_SHIFT)
#define ARVDE_FRAME_CONFIG_F_5_PRE_ROT_ACT_WID_RANGE                    13:0
#define ARVDE_FRAME_CONFIG_F_5_PRE_ROT_ACT_WID_WOFFSET                  0x0
#define ARVDE_FRAME_CONFIG_F_5_PRE_ROT_ACT_WID_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_5_PRE_ROT_ACT_WID_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_5_PRE_ROT_ACT_WID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_5_PRE_ROT_ACT_WID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_F_6
#define ARVDE_FRAME_CONFIG_F_6                  _MK_ADDR_CONST(0x3b18)
#define ARVDE_FRAME_CONFIG_F_6_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_F_6_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_F_6_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_6_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_6_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_6_READ_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_6_WRITE_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_6_PRE_ROT_ACT_HGT_SHIFT                    _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_F_6_PRE_ROT_ACT_HGT_FIELD                    _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_6_PRE_ROT_ACT_HGT_SHIFT)
#define ARVDE_FRAME_CONFIG_F_6_PRE_ROT_ACT_HGT_RANGE                    29:16
#define ARVDE_FRAME_CONFIG_F_6_PRE_ROT_ACT_HGT_WOFFSET                  0x0
#define ARVDE_FRAME_CONFIG_F_6_PRE_ROT_ACT_HGT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_6_PRE_ROT_ACT_HGT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_6_PRE_ROT_ACT_HGT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_6_PRE_ROT_ACT_HGT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_F_6_PRE_ROT_ACT_WID_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_F_6_PRE_ROT_ACT_WID_FIELD                    _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_6_PRE_ROT_ACT_WID_SHIFT)
#define ARVDE_FRAME_CONFIG_F_6_PRE_ROT_ACT_WID_RANGE                    13:0
#define ARVDE_FRAME_CONFIG_F_6_PRE_ROT_ACT_WID_WOFFSET                  0x0
#define ARVDE_FRAME_CONFIG_F_6_PRE_ROT_ACT_WID_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_6_PRE_ROT_ACT_WID_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_6_PRE_ROT_ACT_WID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_6_PRE_ROT_ACT_WID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_F_7
#define ARVDE_FRAME_CONFIG_F_7                  _MK_ADDR_CONST(0x3b1c)
#define ARVDE_FRAME_CONFIG_F_7_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_F_7_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_F_7_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_7_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_7_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_7_READ_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_7_WRITE_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_7_PRE_ROT_ACT_HGT_SHIFT                    _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_F_7_PRE_ROT_ACT_HGT_FIELD                    _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_7_PRE_ROT_ACT_HGT_SHIFT)
#define ARVDE_FRAME_CONFIG_F_7_PRE_ROT_ACT_HGT_RANGE                    29:16
#define ARVDE_FRAME_CONFIG_F_7_PRE_ROT_ACT_HGT_WOFFSET                  0x0
#define ARVDE_FRAME_CONFIG_F_7_PRE_ROT_ACT_HGT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_7_PRE_ROT_ACT_HGT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_7_PRE_ROT_ACT_HGT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_7_PRE_ROT_ACT_HGT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_F_7_PRE_ROT_ACT_WID_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_F_7_PRE_ROT_ACT_WID_FIELD                    _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_7_PRE_ROT_ACT_WID_SHIFT)
#define ARVDE_FRAME_CONFIG_F_7_PRE_ROT_ACT_WID_RANGE                    13:0
#define ARVDE_FRAME_CONFIG_F_7_PRE_ROT_ACT_WID_WOFFSET                  0x0
#define ARVDE_FRAME_CONFIG_F_7_PRE_ROT_ACT_WID_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_7_PRE_ROT_ACT_WID_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_7_PRE_ROT_ACT_WID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_7_PRE_ROT_ACT_WID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_F_8
#define ARVDE_FRAME_CONFIG_F_8                  _MK_ADDR_CONST(0x3b20)
#define ARVDE_FRAME_CONFIG_F_8_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_F_8_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_F_8_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_8_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_8_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_8_READ_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_8_WRITE_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_8_PRE_ROT_ACT_HGT_SHIFT                    _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_F_8_PRE_ROT_ACT_HGT_FIELD                    _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_8_PRE_ROT_ACT_HGT_SHIFT)
#define ARVDE_FRAME_CONFIG_F_8_PRE_ROT_ACT_HGT_RANGE                    29:16
#define ARVDE_FRAME_CONFIG_F_8_PRE_ROT_ACT_HGT_WOFFSET                  0x0
#define ARVDE_FRAME_CONFIG_F_8_PRE_ROT_ACT_HGT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_8_PRE_ROT_ACT_HGT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_8_PRE_ROT_ACT_HGT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_8_PRE_ROT_ACT_HGT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_F_8_PRE_ROT_ACT_WID_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_F_8_PRE_ROT_ACT_WID_FIELD                    _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_8_PRE_ROT_ACT_WID_SHIFT)
#define ARVDE_FRAME_CONFIG_F_8_PRE_ROT_ACT_WID_RANGE                    13:0
#define ARVDE_FRAME_CONFIG_F_8_PRE_ROT_ACT_WID_WOFFSET                  0x0
#define ARVDE_FRAME_CONFIG_F_8_PRE_ROT_ACT_WID_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_8_PRE_ROT_ACT_WID_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_8_PRE_ROT_ACT_WID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_8_PRE_ROT_ACT_WID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_F_9
#define ARVDE_FRAME_CONFIG_F_9                  _MK_ADDR_CONST(0x3b24)
#define ARVDE_FRAME_CONFIG_F_9_SECURE                   0x0
#define ARVDE_FRAME_CONFIG_F_9_WORD_COUNT                       0x1
#define ARVDE_FRAME_CONFIG_F_9_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_9_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_9_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_9_READ_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_9_WRITE_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_9_PRE_ROT_ACT_HGT_SHIFT                    _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_F_9_PRE_ROT_ACT_HGT_FIELD                    _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_9_PRE_ROT_ACT_HGT_SHIFT)
#define ARVDE_FRAME_CONFIG_F_9_PRE_ROT_ACT_HGT_RANGE                    29:16
#define ARVDE_FRAME_CONFIG_F_9_PRE_ROT_ACT_HGT_WOFFSET                  0x0
#define ARVDE_FRAME_CONFIG_F_9_PRE_ROT_ACT_HGT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_9_PRE_ROT_ACT_HGT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_9_PRE_ROT_ACT_HGT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_9_PRE_ROT_ACT_HGT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_F_9_PRE_ROT_ACT_WID_SHIFT                    _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_F_9_PRE_ROT_ACT_WID_FIELD                    _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_9_PRE_ROT_ACT_WID_SHIFT)
#define ARVDE_FRAME_CONFIG_F_9_PRE_ROT_ACT_WID_RANGE                    13:0
#define ARVDE_FRAME_CONFIG_F_9_PRE_ROT_ACT_WID_WOFFSET                  0x0
#define ARVDE_FRAME_CONFIG_F_9_PRE_ROT_ACT_WID_DEFAULT                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_9_PRE_ROT_ACT_WID_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_9_PRE_ROT_ACT_WID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_9_PRE_ROT_ACT_WID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_F_10
#define ARVDE_FRAME_CONFIG_F_10                 _MK_ADDR_CONST(0x3b28)
#define ARVDE_FRAME_CONFIG_F_10_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_F_10_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_F_10_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_10_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_10_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_10_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_10_READ_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_10_WRITE_MASK                      _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_10_PRE_ROT_ACT_HGT_SHIFT                   _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_F_10_PRE_ROT_ACT_HGT_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_10_PRE_ROT_ACT_HGT_SHIFT)
#define ARVDE_FRAME_CONFIG_F_10_PRE_ROT_ACT_HGT_RANGE                   29:16
#define ARVDE_FRAME_CONFIG_F_10_PRE_ROT_ACT_HGT_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_10_PRE_ROT_ACT_HGT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_10_PRE_ROT_ACT_HGT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_10_PRE_ROT_ACT_HGT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_10_PRE_ROT_ACT_HGT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_F_10_PRE_ROT_ACT_WID_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_F_10_PRE_ROT_ACT_WID_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_10_PRE_ROT_ACT_WID_SHIFT)
#define ARVDE_FRAME_CONFIG_F_10_PRE_ROT_ACT_WID_RANGE                   13:0
#define ARVDE_FRAME_CONFIG_F_10_PRE_ROT_ACT_WID_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_10_PRE_ROT_ACT_WID_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_10_PRE_ROT_ACT_WID_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_10_PRE_ROT_ACT_WID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_10_PRE_ROT_ACT_WID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_F_11
#define ARVDE_FRAME_CONFIG_F_11                 _MK_ADDR_CONST(0x3b2c)
#define ARVDE_FRAME_CONFIG_F_11_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_F_11_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_F_11_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_11_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_11_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_11_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_11_READ_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_11_WRITE_MASK                      _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_11_PRE_ROT_ACT_HGT_SHIFT                   _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_F_11_PRE_ROT_ACT_HGT_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_11_PRE_ROT_ACT_HGT_SHIFT)
#define ARVDE_FRAME_CONFIG_F_11_PRE_ROT_ACT_HGT_RANGE                   29:16
#define ARVDE_FRAME_CONFIG_F_11_PRE_ROT_ACT_HGT_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_11_PRE_ROT_ACT_HGT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_11_PRE_ROT_ACT_HGT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_11_PRE_ROT_ACT_HGT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_11_PRE_ROT_ACT_HGT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_F_11_PRE_ROT_ACT_WID_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_F_11_PRE_ROT_ACT_WID_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_11_PRE_ROT_ACT_WID_SHIFT)
#define ARVDE_FRAME_CONFIG_F_11_PRE_ROT_ACT_WID_RANGE                   13:0
#define ARVDE_FRAME_CONFIG_F_11_PRE_ROT_ACT_WID_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_11_PRE_ROT_ACT_WID_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_11_PRE_ROT_ACT_WID_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_11_PRE_ROT_ACT_WID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_11_PRE_ROT_ACT_WID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_F_12
#define ARVDE_FRAME_CONFIG_F_12                 _MK_ADDR_CONST(0x3b30)
#define ARVDE_FRAME_CONFIG_F_12_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_F_12_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_F_12_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_12_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_12_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_12_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_12_READ_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_12_WRITE_MASK                      _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_12_PRE_ROT_ACT_HGT_SHIFT                   _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_F_12_PRE_ROT_ACT_HGT_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_12_PRE_ROT_ACT_HGT_SHIFT)
#define ARVDE_FRAME_CONFIG_F_12_PRE_ROT_ACT_HGT_RANGE                   29:16
#define ARVDE_FRAME_CONFIG_F_12_PRE_ROT_ACT_HGT_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_12_PRE_ROT_ACT_HGT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_12_PRE_ROT_ACT_HGT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_12_PRE_ROT_ACT_HGT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_12_PRE_ROT_ACT_HGT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_F_12_PRE_ROT_ACT_WID_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_F_12_PRE_ROT_ACT_WID_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_12_PRE_ROT_ACT_WID_SHIFT)
#define ARVDE_FRAME_CONFIG_F_12_PRE_ROT_ACT_WID_RANGE                   13:0
#define ARVDE_FRAME_CONFIG_F_12_PRE_ROT_ACT_WID_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_12_PRE_ROT_ACT_WID_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_12_PRE_ROT_ACT_WID_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_12_PRE_ROT_ACT_WID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_12_PRE_ROT_ACT_WID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_F_13
#define ARVDE_FRAME_CONFIG_F_13                 _MK_ADDR_CONST(0x3b34)
#define ARVDE_FRAME_CONFIG_F_13_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_F_13_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_F_13_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_13_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_13_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_13_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_13_READ_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_13_WRITE_MASK                      _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_13_PRE_ROT_ACT_HGT_SHIFT                   _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_F_13_PRE_ROT_ACT_HGT_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_13_PRE_ROT_ACT_HGT_SHIFT)
#define ARVDE_FRAME_CONFIG_F_13_PRE_ROT_ACT_HGT_RANGE                   29:16
#define ARVDE_FRAME_CONFIG_F_13_PRE_ROT_ACT_HGT_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_13_PRE_ROT_ACT_HGT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_13_PRE_ROT_ACT_HGT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_13_PRE_ROT_ACT_HGT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_13_PRE_ROT_ACT_HGT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_F_13_PRE_ROT_ACT_WID_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_F_13_PRE_ROT_ACT_WID_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_13_PRE_ROT_ACT_WID_SHIFT)
#define ARVDE_FRAME_CONFIG_F_13_PRE_ROT_ACT_WID_RANGE                   13:0
#define ARVDE_FRAME_CONFIG_F_13_PRE_ROT_ACT_WID_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_13_PRE_ROT_ACT_WID_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_13_PRE_ROT_ACT_WID_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_13_PRE_ROT_ACT_WID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_13_PRE_ROT_ACT_WID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_F_14
#define ARVDE_FRAME_CONFIG_F_14                 _MK_ADDR_CONST(0x3b38)
#define ARVDE_FRAME_CONFIG_F_14_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_F_14_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_F_14_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_14_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_14_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_14_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_14_READ_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_14_WRITE_MASK                      _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_14_PRE_ROT_ACT_HGT_SHIFT                   _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_F_14_PRE_ROT_ACT_HGT_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_14_PRE_ROT_ACT_HGT_SHIFT)
#define ARVDE_FRAME_CONFIG_F_14_PRE_ROT_ACT_HGT_RANGE                   29:16
#define ARVDE_FRAME_CONFIG_F_14_PRE_ROT_ACT_HGT_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_14_PRE_ROT_ACT_HGT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_14_PRE_ROT_ACT_HGT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_14_PRE_ROT_ACT_HGT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_14_PRE_ROT_ACT_HGT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_F_14_PRE_ROT_ACT_WID_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_F_14_PRE_ROT_ACT_WID_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_14_PRE_ROT_ACT_WID_SHIFT)
#define ARVDE_FRAME_CONFIG_F_14_PRE_ROT_ACT_WID_RANGE                   13:0
#define ARVDE_FRAME_CONFIG_F_14_PRE_ROT_ACT_WID_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_14_PRE_ROT_ACT_WID_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_14_PRE_ROT_ACT_WID_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_14_PRE_ROT_ACT_WID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_14_PRE_ROT_ACT_WID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_F_15
#define ARVDE_FRAME_CONFIG_F_15                 _MK_ADDR_CONST(0x3b3c)
#define ARVDE_FRAME_CONFIG_F_15_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_F_15_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_F_15_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_15_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_15_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_15_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_15_READ_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_15_WRITE_MASK                      _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_15_PRE_ROT_ACT_HGT_SHIFT                   _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_F_15_PRE_ROT_ACT_HGT_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_15_PRE_ROT_ACT_HGT_SHIFT)
#define ARVDE_FRAME_CONFIG_F_15_PRE_ROT_ACT_HGT_RANGE                   29:16
#define ARVDE_FRAME_CONFIG_F_15_PRE_ROT_ACT_HGT_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_15_PRE_ROT_ACT_HGT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_15_PRE_ROT_ACT_HGT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_15_PRE_ROT_ACT_HGT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_15_PRE_ROT_ACT_HGT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_F_15_PRE_ROT_ACT_WID_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_F_15_PRE_ROT_ACT_WID_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_15_PRE_ROT_ACT_WID_SHIFT)
#define ARVDE_FRAME_CONFIG_F_15_PRE_ROT_ACT_WID_RANGE                   13:0
#define ARVDE_FRAME_CONFIG_F_15_PRE_ROT_ACT_WID_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_15_PRE_ROT_ACT_WID_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_15_PRE_ROT_ACT_WID_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_15_PRE_ROT_ACT_WID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_15_PRE_ROT_ACT_WID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_F_16
#define ARVDE_FRAME_CONFIG_F_16                 _MK_ADDR_CONST(0x3b40)
#define ARVDE_FRAME_CONFIG_F_16_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_F_16_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_F_16_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_16_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_16_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_16_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_16_READ_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_16_WRITE_MASK                      _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_16_PRE_ROT_ACT_HGT_SHIFT                   _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_F_16_PRE_ROT_ACT_HGT_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_16_PRE_ROT_ACT_HGT_SHIFT)
#define ARVDE_FRAME_CONFIG_F_16_PRE_ROT_ACT_HGT_RANGE                   29:16
#define ARVDE_FRAME_CONFIG_F_16_PRE_ROT_ACT_HGT_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_16_PRE_ROT_ACT_HGT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_16_PRE_ROT_ACT_HGT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_16_PRE_ROT_ACT_HGT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_16_PRE_ROT_ACT_HGT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_F_16_PRE_ROT_ACT_WID_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_F_16_PRE_ROT_ACT_WID_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_16_PRE_ROT_ACT_WID_SHIFT)
#define ARVDE_FRAME_CONFIG_F_16_PRE_ROT_ACT_WID_RANGE                   13:0
#define ARVDE_FRAME_CONFIG_F_16_PRE_ROT_ACT_WID_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_16_PRE_ROT_ACT_WID_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_16_PRE_ROT_ACT_WID_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_16_PRE_ROT_ACT_WID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_16_PRE_ROT_ACT_WID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_F_17
#define ARVDE_FRAME_CONFIG_F_17                 _MK_ADDR_CONST(0x3b44)
#define ARVDE_FRAME_CONFIG_F_17_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_F_17_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_F_17_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_17_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_17_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_17_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_17_READ_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_17_WRITE_MASK                      _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_17_PRE_ROT_ACT_HGT_SHIFT                   _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_F_17_PRE_ROT_ACT_HGT_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_17_PRE_ROT_ACT_HGT_SHIFT)
#define ARVDE_FRAME_CONFIG_F_17_PRE_ROT_ACT_HGT_RANGE                   29:16
#define ARVDE_FRAME_CONFIG_F_17_PRE_ROT_ACT_HGT_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_17_PRE_ROT_ACT_HGT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_17_PRE_ROT_ACT_HGT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_17_PRE_ROT_ACT_HGT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_17_PRE_ROT_ACT_HGT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_F_17_PRE_ROT_ACT_WID_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_F_17_PRE_ROT_ACT_WID_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_17_PRE_ROT_ACT_WID_SHIFT)
#define ARVDE_FRAME_CONFIG_F_17_PRE_ROT_ACT_WID_RANGE                   13:0
#define ARVDE_FRAME_CONFIG_F_17_PRE_ROT_ACT_WID_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_17_PRE_ROT_ACT_WID_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_17_PRE_ROT_ACT_WID_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_17_PRE_ROT_ACT_WID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_17_PRE_ROT_ACT_WID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_F_18
#define ARVDE_FRAME_CONFIG_F_18                 _MK_ADDR_CONST(0x3b48)
#define ARVDE_FRAME_CONFIG_F_18_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_F_18_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_F_18_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_18_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_18_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_18_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_18_READ_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_18_WRITE_MASK                      _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_18_PRE_ROT_ACT_HGT_SHIFT                   _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_F_18_PRE_ROT_ACT_HGT_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_18_PRE_ROT_ACT_HGT_SHIFT)
#define ARVDE_FRAME_CONFIG_F_18_PRE_ROT_ACT_HGT_RANGE                   29:16
#define ARVDE_FRAME_CONFIG_F_18_PRE_ROT_ACT_HGT_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_18_PRE_ROT_ACT_HGT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_18_PRE_ROT_ACT_HGT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_18_PRE_ROT_ACT_HGT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_18_PRE_ROT_ACT_HGT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_F_18_PRE_ROT_ACT_WID_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_F_18_PRE_ROT_ACT_WID_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_18_PRE_ROT_ACT_WID_SHIFT)
#define ARVDE_FRAME_CONFIG_F_18_PRE_ROT_ACT_WID_RANGE                   13:0
#define ARVDE_FRAME_CONFIG_F_18_PRE_ROT_ACT_WID_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_18_PRE_ROT_ACT_WID_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_18_PRE_ROT_ACT_WID_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_18_PRE_ROT_ACT_WID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_18_PRE_ROT_ACT_WID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_F_19
#define ARVDE_FRAME_CONFIG_F_19                 _MK_ADDR_CONST(0x3b4c)
#define ARVDE_FRAME_CONFIG_F_19_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_F_19_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_F_19_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_19_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_19_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_19_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_19_READ_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_19_WRITE_MASK                      _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_19_PRE_ROT_ACT_HGT_SHIFT                   _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_F_19_PRE_ROT_ACT_HGT_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_19_PRE_ROT_ACT_HGT_SHIFT)
#define ARVDE_FRAME_CONFIG_F_19_PRE_ROT_ACT_HGT_RANGE                   29:16
#define ARVDE_FRAME_CONFIG_F_19_PRE_ROT_ACT_HGT_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_19_PRE_ROT_ACT_HGT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_19_PRE_ROT_ACT_HGT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_19_PRE_ROT_ACT_HGT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_19_PRE_ROT_ACT_HGT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_F_19_PRE_ROT_ACT_WID_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_F_19_PRE_ROT_ACT_WID_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_19_PRE_ROT_ACT_WID_SHIFT)
#define ARVDE_FRAME_CONFIG_F_19_PRE_ROT_ACT_WID_RANGE                   13:0
#define ARVDE_FRAME_CONFIG_F_19_PRE_ROT_ACT_WID_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_19_PRE_ROT_ACT_WID_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_19_PRE_ROT_ACT_WID_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_19_PRE_ROT_ACT_WID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_19_PRE_ROT_ACT_WID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_F_20
#define ARVDE_FRAME_CONFIG_F_20                 _MK_ADDR_CONST(0x3b50)
#define ARVDE_FRAME_CONFIG_F_20_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_F_20_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_F_20_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_20_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_20_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_20_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_20_READ_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_20_WRITE_MASK                      _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_20_PRE_ROT_ACT_HGT_SHIFT                   _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_F_20_PRE_ROT_ACT_HGT_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_20_PRE_ROT_ACT_HGT_SHIFT)
#define ARVDE_FRAME_CONFIG_F_20_PRE_ROT_ACT_HGT_RANGE                   29:16
#define ARVDE_FRAME_CONFIG_F_20_PRE_ROT_ACT_HGT_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_20_PRE_ROT_ACT_HGT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_20_PRE_ROT_ACT_HGT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_20_PRE_ROT_ACT_HGT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_20_PRE_ROT_ACT_HGT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_F_20_PRE_ROT_ACT_WID_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_F_20_PRE_ROT_ACT_WID_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_20_PRE_ROT_ACT_WID_SHIFT)
#define ARVDE_FRAME_CONFIG_F_20_PRE_ROT_ACT_WID_RANGE                   13:0
#define ARVDE_FRAME_CONFIG_F_20_PRE_ROT_ACT_WID_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_20_PRE_ROT_ACT_WID_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_20_PRE_ROT_ACT_WID_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_20_PRE_ROT_ACT_WID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_20_PRE_ROT_ACT_WID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_F_21
#define ARVDE_FRAME_CONFIG_F_21                 _MK_ADDR_CONST(0x3b54)
#define ARVDE_FRAME_CONFIG_F_21_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_F_21_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_F_21_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_21_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_21_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_21_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_21_READ_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_21_WRITE_MASK                      _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_21_PRE_ROT_ACT_HGT_SHIFT                   _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_F_21_PRE_ROT_ACT_HGT_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_21_PRE_ROT_ACT_HGT_SHIFT)
#define ARVDE_FRAME_CONFIG_F_21_PRE_ROT_ACT_HGT_RANGE                   29:16
#define ARVDE_FRAME_CONFIG_F_21_PRE_ROT_ACT_HGT_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_21_PRE_ROT_ACT_HGT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_21_PRE_ROT_ACT_HGT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_21_PRE_ROT_ACT_HGT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_21_PRE_ROT_ACT_HGT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_F_21_PRE_ROT_ACT_WID_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_F_21_PRE_ROT_ACT_WID_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_21_PRE_ROT_ACT_WID_SHIFT)
#define ARVDE_FRAME_CONFIG_F_21_PRE_ROT_ACT_WID_RANGE                   13:0
#define ARVDE_FRAME_CONFIG_F_21_PRE_ROT_ACT_WID_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_21_PRE_ROT_ACT_WID_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_21_PRE_ROT_ACT_WID_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_21_PRE_ROT_ACT_WID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_21_PRE_ROT_ACT_WID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_F_22
#define ARVDE_FRAME_CONFIG_F_22                 _MK_ADDR_CONST(0x3b58)
#define ARVDE_FRAME_CONFIG_F_22_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_F_22_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_F_22_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_22_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_22_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_22_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_22_READ_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_22_WRITE_MASK                      _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_22_PRE_ROT_ACT_HGT_SHIFT                   _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_F_22_PRE_ROT_ACT_HGT_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_22_PRE_ROT_ACT_HGT_SHIFT)
#define ARVDE_FRAME_CONFIG_F_22_PRE_ROT_ACT_HGT_RANGE                   29:16
#define ARVDE_FRAME_CONFIG_F_22_PRE_ROT_ACT_HGT_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_22_PRE_ROT_ACT_HGT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_22_PRE_ROT_ACT_HGT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_22_PRE_ROT_ACT_HGT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_22_PRE_ROT_ACT_HGT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_F_22_PRE_ROT_ACT_WID_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_F_22_PRE_ROT_ACT_WID_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_22_PRE_ROT_ACT_WID_SHIFT)
#define ARVDE_FRAME_CONFIG_F_22_PRE_ROT_ACT_WID_RANGE                   13:0
#define ARVDE_FRAME_CONFIG_F_22_PRE_ROT_ACT_WID_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_22_PRE_ROT_ACT_WID_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_22_PRE_ROT_ACT_WID_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_22_PRE_ROT_ACT_WID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_22_PRE_ROT_ACT_WID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ARVDE_FRAME_CONFIG_F_23
#define ARVDE_FRAME_CONFIG_F_23                 _MK_ADDR_CONST(0x3b5c)
#define ARVDE_FRAME_CONFIG_F_23_SECURE                  0x0
#define ARVDE_FRAME_CONFIG_F_23_WORD_COUNT                      0x1
#define ARVDE_FRAME_CONFIG_F_23_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_23_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_23_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_23_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_23_READ_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_23_WRITE_MASK                      _MK_MASK_CONST(0x3fff3fff)
#define ARVDE_FRAME_CONFIG_F_23_PRE_ROT_ACT_HGT_SHIFT                   _MK_SHIFT_CONST(16)
#define ARVDE_FRAME_CONFIG_F_23_PRE_ROT_ACT_HGT_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_23_PRE_ROT_ACT_HGT_SHIFT)
#define ARVDE_FRAME_CONFIG_F_23_PRE_ROT_ACT_HGT_RANGE                   29:16
#define ARVDE_FRAME_CONFIG_F_23_PRE_ROT_ACT_HGT_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_23_PRE_ROT_ACT_HGT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_23_PRE_ROT_ACT_HGT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_23_PRE_ROT_ACT_HGT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_23_PRE_ROT_ACT_HGT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ARVDE_FRAME_CONFIG_F_23_PRE_ROT_ACT_WID_SHIFT                   _MK_SHIFT_CONST(0)
#define ARVDE_FRAME_CONFIG_F_23_PRE_ROT_ACT_WID_FIELD                   _MK_FIELD_CONST(0x3fff, ARVDE_FRAME_CONFIG_F_23_PRE_ROT_ACT_WID_SHIFT)
#define ARVDE_FRAME_CONFIG_F_23_PRE_ROT_ACT_WID_RANGE                   13:0
#define ARVDE_FRAME_CONFIG_F_23_PRE_ROT_ACT_WID_WOFFSET                 0x0
#define ARVDE_FRAME_CONFIG_F_23_PRE_ROT_ACT_WID_DEFAULT                 _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_23_PRE_ROT_ACT_WID_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_23_PRE_ROT_ACT_WID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ARVDE_FRAME_CONFIG_F_23_PRE_ROT_ACT_WID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


//
// REGISTER LIST
//
#define LIST_ARVDE2X_REGS(_op_) \
_op_(ARVDE_SXE_COMMAND_0) \
_op_(ARVDE_SXE_CMDSTATUS_0) \
_op_(ARVDE_SXE_INTR_ENABLE_0) \
_op_(ARVDE_SXE_INTR_STATUS_0) \
_op_(ARVDE_SXE_SEQ_CONFIG_0) \
_op_(ARVDE_SXE_SPARE_0) \
_op_(ARVDE_SXE_VC1_PIC_CONFIG_0) \
_op_(ARVDE_SXE_VC1_PIC_QUANT_PARAM_0) \
_op_(ARVDE_SXE_VC1_PIC_PROCSMB_TMPLT_0) \
_op_(ARVDE_SXE_VC1_PIC_MBINFO_BADDR_0) \
_op_(ARVDE_SXE_VC1_SEQ_MBPRED_BADDR_0) \
_op_(ARVDE_SXE_SEQ_PAYLOAD_BADDR_0) \
_op_(ARVDE_SXE_VC1_SLC_CONFIG_0) \
_op_(ARVDE_SXE_VC1_PIC_CONFIG_AP_0) \
_op_(ARVDE_SXE_H264_SEQ_PARAMS_0) \
_op_(ARVDE_SXE_H264_PIC_PARAMS_0) \
_op_(ARVDE_SXE_H264_PIC_CONFIG_0) \
_op_(ARVDE_SXE_H264_NEWMB_TMPLT_0) \
_op_(ARVDE_SXE_H264_MBFLUSH_TMPLT_0) \
_op_(ARVDE_SXE_H264_MB2SLCGRPMAP_BADDR_0) \
_op_(ARVDE_SXE_H264_MBINFO_BADDR_0) \
_op_(ARVDE_SXE_H264_REFPICLISTS_BADDR_0) \
_op_(ARVDE_SXE_H264_SLC_PARAMS_0) \
_op_(ARVDE_SXE_H264_SLC_CONFIG_0) \
_op_(ARVDE_SXE_H264_BIT_STREAM_INFO_0) \
_op_(ARVDE_SXE_H264_STREAM_START_ADDR_0) \
_op_(ARVDE_SXE_H264_META_DATA_BADDR_0) \
_op_(ARVDE_SXE_H264_WEIGHTTABLE_BADDR_0) \
_op_(ARVDE_SXE_H264_SLC_PARAMS2_0) \
_op_(ARVDE_SXE_H264_DEC_REF_PIC_MARKING_ADDR_0) \
_op_(ARVDE_SXE_H264_SLC_PARAMS3_0) \
_op_(ARVDE_SXE_H264_SLC_PARAMS4_0) \
_op_(ARVDE_SXE_H264_SLC_PARAMS5_0) \
_op_(ARVDE_SXE_H264_SLC_PARAMS6_0) \
_op_(ARVDE_SXE_H264_SLC_PARAMS7_0) \
_op_(ARVDE_SXE_H264_SLC_PARAMS8_0) \
_op_(ARVDE_SXE_ERROR_STATUS_0) \
_op_(ARVDE_SXE_ERROR_MBCNT_0) \
_op_(ARVDE_SXE_MBCNT_STATUS_0) \
_op_(ARVDE_SXE_MBE_IF_STATUS_0) \
_op_(ARVDE_SXE_SEEKHEADER_ADDR_STATUS_0) \
_op_(ARVDE_SXE_SEEKHEADER_CMD_STATUS_0) \
_op_(ARVDE_SXE_H264_NAL_TYPE_STATUS_0) \
_op_(ARVDE_SXE_ERR_ENABLE_0) \
_op_(ARVDE_SXE_ERR_STATUS_0) \
_op_(ARVDE_SXE_CYA_ERR_LOG_0) \
_op_(ARVDE_SXE_ERR_POS_0) \
_op_(ARVDE_SXE_ERR_LOG_CTL_0) \
_op_(ARVDE_SXE_POWER_CTRL_REG_0) \
_op_(ARVDE_SXE_SOFT_INIT_CMD_0) \
_op_(ARVDE_SXE_TEST_BUS_SEL_REG_0) \
_op_(ARVDE_SXE_TEST_BUS_DOUT_REG_0) \
_op_(ARVDE_SXE_MPEG2_PIC_PARAMS_0) \
_op_(ARVDE_SXE_REWIND_NUW_MB_0) \
_op_(ARVDE_SXE_MPEG2_SLICE_INFO_0) \
_op_(ARVDE_SXE_MPEG2_ERROR_STATUS_0) \
_op_(ARVDE_SXE_SEQ_CONFIG_EXT_0) \
_op_(ARVDE_SXE_MVC_SEQ_PARAMS_0) \
_op_(ARVDE_SXE_MVC_PIC_VIEW_PARAMS_0) \
_op_(ARVDE_SXE_MVC_PIC_REF_LIST_BADDR_0) \
_op_(ARVDE_BSEV_ICMDQUE_WR_0) \
_op_(ARVDE_BSEV_NEW_STREAM_ADDR_0) \
_op_(ARVDE_BSEV_CMDQUE_CONTROL_0) \
_op_(ARVDE_BSEV_CUR_LL_ID_0) \
_op_(ARVDE_BSEV_CUR_BYTE_ADDR_0) \
_op_(ARVDE_BSEV_CUR_BITPTR_BLOCK_0) \
_op_(ARVDE_BSEV_INTR_STATUS_0) \
_op_(ARVDE_BSEV_RLTQUE_READ_0) \
_op_(ARVDE_BSEV_VDE_PPCBP_0) \
_op_(ARVDE_BSEV_VDE_TRANS_TYPE_0) \
_op_(ARVDE_BSEV_BSE_CMD_PKT_EXT_0) \
_op_(ARVDE_BSEV_INTR_ENABLE_0) \
_op_(ARVDE_BSEV_BSE_CONFIG_0) \
_op_(ARVDE_BSEV_EOB_ESC_PAT_0) \
_op_(ARVDE_BSEV_PRIM_SPECIAL_0) \
_op_(ARVDE_BSEV_JPEG_CONFIG_0) \
_op_(ARVDE_BSEV_EOS_BOUNDARY_0) \
_op_(ARVDE_BSEV_SEC_BASE0_0) \
_op_(ARVDE_BSEV_SEC_BASE1_0) \
_op_(ARVDE_BSEV_EXTQUAN_BASE_0) \
_op_(ARVDE_BSEV_MJPEG_DC_PRED_0_0) \
_op_(ARVDE_BSEV_MJPEG_DC_PRED_1_0) \
_op_(ARVDE_BSEV_JPE_RATE_ALLOC_CFG_0) \
_op_(ARVDE_BSEV_JPE_PREQUANT_CFG_0) \
_op_(ARVDE_BSEV_JPE_LUMA_RATE_CTR_0) \
_op_(ARVDE_BSEV_JPE_CHROMA_RATE_CTR_0) \
_op_(ARVDE_BSEV_JPE_RESIDUE_BCNT_0) \
_op_(ARVDE_BSEV_JPE_STUFFBYTE_CNT_0) \
_op_(ARVDE_BSEV_JPE_TRUNCATED_BCNT_0) \
_op_(ARVDE_BSEV_VDE_SEQ_CONFIG_0) \
_op_(ARVDE_BSEV_VDE_SXE_CONFIG_0) \
_op_(ARVDE_BSEV_VC1_PIC_CONFIG_0) \
_op_(ARVDE_BSEV_VC1_PRED_A_BASE_0) \
_op_(ARVDE_BSEV_H264_IPCM_BASE_0) \
_op_(ARVDE_BSEV_H264_NNZ_BASE_0) \
_op_(ARVDE_BSEV_IRAM_ACCESS_CFG_0) \
_op_(ARVDE_BSEV_H264_PIC_CONFIG_0) \
_op_(ARVDE_BSEV_H264_SLICE_INFO_0) \
_op_(ARVDE_BSEV_H264_CABAC_BASE_0) \
_op_(ARVDE_BSEV_BIT_STREAM_INFO_0) \
_op_(ARVDE_BSEV_MPEG2_PIC_CONFIG_0) \
_op_(ARVDE_BSEV_LAST_MB_BYTE_ADDR_0) \
_op_(ARVDE_BSEV_LAST_MB_STATUS_0) \
_op_(ARVDE_BSEV_H264_BYTES_LEFT_0) \
_op_(ARVDE_BSEV_FIFO_CONTROL_0) \
_op_(ARVDE_BSEV_SECURE_DEST_ADDR_0) \
_op_(ARVDE_BSEV_SECURE_INPUT_SELECT_0) \
_op_(ARVDE_BSEV_SECURE_CONFIG_0) \
_op_(ARVDE_BSEV_SECURE_CONFIG_EXT_0) \
_op_(ARVDE_BSEV_SECURE_SECURITY_0) \
_op_(ARVDE_BSEV_SECURE_SECURITY_EXT_0) \
_op_(ARVDE_BSEV_SECURE_RATE_CTL_0) \
_op_(ARVDE_BSEV_SECURE_HASH_RESULT0_0) \
_op_(ARVDE_BSEV_SECURE_HASH_RESULT1_0) \
_op_(ARVDE_BSEV_SECURE_HASH_RESULT2_0) \
_op_(ARVDE_BSEV_SECURE_HASH_RESULT3_0) \
_op_(ARVDE_BSEV_SECURE_COUNTER_0_0) \
_op_(ARVDE_BSEV_SECURE_COUNTER_1_0) \
_op_(ARVDE_BSEV_SECURE_COUNTER_2_0) \
_op_(ARVDE_BSEV_SECURE_COUNTER_3_0) \
_op_(ARVDE_BSEV_SECURE_SEC_SEL0_0) \
_op_(ARVDE_BSEV_SECURE_SEC_SEL1_0) \
_op_(ARVDE_BSEV_SECURE_SEC_SEL2_0) \
_op_(ARVDE_BSEV_SECURE_SEC_SEL3_0) \
_op_(ARVDE_BSEV_SECURE_SEC_SEL4_0) \
_op_(ARVDE_BSEV_SECURE_SEC_SEL5_0) \
_op_(ARVDE_BSEV_SECURE_SEC_SEL6_0) \
_op_(ARVDE_BSEV_SECURE_SEC_SEL7_0) \
_op_(ARVDE_BSEV_SECURE_ERROR_ENABLE_0) \
_op_(ARVDE_BSEV_SECURE_ERROR_STATUS_0) \
_op_(ARVDE_BSEV_SECURE_KEYTAB_WDATA_0) \
_op_(ARVDE_BSEV_SECURE_KEYTAB_WADDR_0) \
_op_(ARVDE_BSEV_SECURE_DRM_BLOCK_INFO_0) \
_op_(ARVDE_BSEV_CYA_SECURE_0) \
_op_(ARVDE_BSEV_VPR_CONFIG_0) \
_op_(ARVDE_BSEV_TZ_VPR_CONFIG_0) \
_op_(ARVDE_BSEV_ERR_ENABLE_0) \
_op_(ARVDE_BSEV_ERR_STATUS_0) \
_op_(ARVDE_BSEV_CYA_ERR_LOG_0) \
_op_(ARVDE_BSEV_ERR_POS_0) \
_op_(ARVDE_BSEV_ERR_LOG_CTL_0) \
_op_(ARVDE_BSEV_MPEG2_ERROR_STATUS_0) \
_op_(ARVDE_BSEV_VP8_ERROR_STATUS_0) \
_op_(ARVDE_BSEV_BSE_TEST_SEL_0) \
_op_(ARVDE_BSEV_SPARE_0) \
_op_(ARVDE_BSEV_DBG_TEST_BUS_READ_0) \
_op_(ARVDE_BSEV_DBG_BLK_STATUS_0) \
_op_(ARVDE_BSEV_DBG_ICQ_RDATA_0) \
_op_(ARVDE_BSEV_DBG_UCQ_RDATA_0) \
_op_(ARVDE_BSEV_DBG_RLT_RDATA_0) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_0) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_1) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_2) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_3) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_4) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_5) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_6) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_7) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_8) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_9) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_10) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_11) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_12) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_13) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_14) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_15) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_16) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_17) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_18) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_19) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_20) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_21) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_22) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_23) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_24) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_25) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_26) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_27) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_28) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_29) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_30) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_31) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_32) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_33) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_34) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_35) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_36) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_37) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_38) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_39) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_40) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_41) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_42) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_43) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_44) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_45) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_46) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_47) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_48) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_49) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_50) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_51) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_52) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_53) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_54) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_55) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_56) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_57) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_58) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_59) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_60) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_61) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_62) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_63) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_64) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_65) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_66) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_67) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_68) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_69) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_70) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_71) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_72) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_73) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_74) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_75) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_76) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_77) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_78) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_79) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_80) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_81) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_82) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_83) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_84) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_85) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_86) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_87) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_88) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_89) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_90) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_91) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_92) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_93) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_94) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_95) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_96) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_97) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_98) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_99) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_100) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_101) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_102) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_103) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_104) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_105) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_106) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_107) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_108) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_109) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_110) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_111) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_112) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_113) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_114) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_115) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_116) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_117) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_118) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_119) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_120) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_121) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_122) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_123) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_124) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_125) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_126) \
_op_(ARVDE_BSEV_DBG_PRIM_TAB_127) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_0) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_1) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_2) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_3) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_4) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_5) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_6) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_7) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_8) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_9) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_10) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_11) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_12) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_13) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_14) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_15) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_16) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_17) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_18) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_19) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_20) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_21) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_22) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_23) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_24) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_25) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_26) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_27) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_28) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_29) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_30) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_31) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_32) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_33) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_34) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_35) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_36) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_37) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_38) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_39) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_40) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_41) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_42) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_43) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_44) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_45) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_46) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_47) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_48) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_49) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_50) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_51) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_52) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_53) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_54) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_55) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_56) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_57) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_58) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_59) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_60) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_61) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_62) \
_op_(ARVDE_BSEV_DBG_QUAN_TAB_63) \
_op_(ARVDE_BSEV_DBG_BLK_PING_0) \
_op_(ARVDE_BSEV_DBG_BLK_PING) \
_op_(ARVDE_BSEV_DBG_BLK_PING_1) \
_op_(ARVDE_BSEV_DBG_BLK_PING_2) \
_op_(ARVDE_BSEV_DBG_BLK_PING_3) \
_op_(ARVDE_BSEV_DBG_BLK_PING_4) \
_op_(ARVDE_BSEV_DBG_BLK_PING_5) \
_op_(ARVDE_BSEV_DBG_BLK_PING_6) \
_op_(ARVDE_BSEV_DBG_BLK_PING_7) \
_op_(ARVDE_BSEV_DBG_BLK_PING_8) \
_op_(ARVDE_BSEV_DBG_BLK_PING_9) \
_op_(ARVDE_BSEV_DBG_BLK_PING_10) \
_op_(ARVDE_BSEV_DBG_BLK_PING_11) \
_op_(ARVDE_BSEV_DBG_BLK_PING_12) \
_op_(ARVDE_BSEV_DBG_BLK_PING_13) \
_op_(ARVDE_BSEV_DBG_BLK_PING_14) \
_op_(ARVDE_BSEV_DBG_BLK_PING_15) \
_op_(ARVDE_BSEV_DBG_BLK_PING_16) \
_op_(ARVDE_BSEV_DBG_BLK_PING_17) \
_op_(ARVDE_BSEV_DBG_BLK_PING_18) \
_op_(ARVDE_BSEV_DBG_BLK_PING_19) \
_op_(ARVDE_BSEV_DBG_BLK_PING_20) \
_op_(ARVDE_BSEV_DBG_BLK_PING_21) \
_op_(ARVDE_BSEV_DBG_BLK_PING_22) \
_op_(ARVDE_BSEV_DBG_BLK_PING_23) \
_op_(ARVDE_BSEV_DBG_BLK_PING_24) \
_op_(ARVDE_BSEV_DBG_BLK_PING_25) \
_op_(ARVDE_BSEV_DBG_BLK_PING_26) \
_op_(ARVDE_BSEV_DBG_BLK_PING_27) \
_op_(ARVDE_BSEV_DBG_BLK_PING_28) \
_op_(ARVDE_BSEV_DBG_BLK_PING_29) \
_op_(ARVDE_BSEV_DBG_BLK_PING_30) \
_op_(ARVDE_BSEV_DBG_BLK_PING_31) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_0) \
_op_(ARVDE_BSEV_DBG_BLK_PONG) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_1) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_2) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_3) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_4) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_5) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_6) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_7) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_8) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_9) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_10) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_11) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_12) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_13) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_14) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_15) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_16) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_17) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_18) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_19) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_20) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_21) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_22) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_23) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_24) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_25) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_26) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_27) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_28) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_29) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_30) \
_op_(ARVDE_BSEV_DBG_BLK_PONG_31) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_0) \
_op_(ARVDE_BSEV_DBG_KEY_TAB) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_1) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_2) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_3) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_4) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_5) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_6) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_7) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_8) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_9) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_10) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_11) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_12) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_13) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_14) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_15) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_16) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_17) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_18) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_19) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_20) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_21) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_22) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_23) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_24) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_25) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_26) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_27) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_28) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_29) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_30) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_31) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_32) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_33) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_34) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_35) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_36) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_37) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_38) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_39) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_40) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_41) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_42) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_43) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_44) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_45) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_46) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_47) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_48) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_49) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_50) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_51) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_52) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_53) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_54) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_55) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_56) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_57) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_58) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_59) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_60) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_61) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_62) \
_op_(ARVDE_BSEV_DBG_KEY_TAB_63) \
_op_(ARVDE_BSEV_VC1_PRED_A2_W0_0) \
_op_(ARVDE_BSEV_VC1_PRED_A2_W1_0) \
_op_(ARVDE_BSEV_VC1_PRED_A2_W2_0) \
_op_(ARVDE_BSEV_VC1_PRED_A2_W3_0) \
_op_(ARVDE_BSEV_VC1_PRED_A3_W0_0) \
_op_(ARVDE_BSEV_VC1_PRED_A3_W1_0) \
_op_(ARVDE_BSEV_VC1_PRED_A3_W2_0) \
_op_(ARVDE_BSEV_VC1_PRED_A3_W3_0) \
_op_(ARVDE_BSEV_VC1_PRED_A4_W0_0) \
_op_(ARVDE_BSEV_VC1_PRED_A4_W1_0) \
_op_(ARVDE_BSEV_VC1_PRED_A4_W2_0) \
_op_(ARVDE_BSEV_VC1_PRED_A4_W3_0) \
_op_(ARVDE_BSEV_VC1_PRED_A5_W0_0) \
_op_(ARVDE_BSEV_VC1_PRED_A5_W1_0) \
_op_(ARVDE_BSEV_VC1_PRED_A5_W2_0) \
_op_(ARVDE_BSEV_VC1_PRED_A5_W3_0) \
_op_(ARVDE_BSEV_VC1_PRED_C1_W0_0) \
_op_(ARVDE_BSEV_VC1_PRED_C1_W1_0) \
_op_(ARVDE_BSEV_VC1_PRED_C1_W2_0) \
_op_(ARVDE_BSEV_VC1_PRED_C1_W3_0) \
_op_(ARVDE_BSEV_VC1_PRED_C3_W0_0) \
_op_(ARVDE_BSEV_VC1_PRED_C3_W1_0) \
_op_(ARVDE_BSEV_VC1_PRED_C3_W2_0) \
_op_(ARVDE_BSEV_VC1_PRED_C3_W3_0) \
_op_(ARVDE_BSEV_VC1_PRED_C4_W0_0) \
_op_(ARVDE_BSEV_VC1_PRED_C4_W1_0) \
_op_(ARVDE_BSEV_VC1_PRED_C4_W2_0) \
_op_(ARVDE_BSEV_VC1_PRED_C4_W3_0) \
_op_(ARVDE_BSEV_VC1_PRED_C5_W0_0) \
_op_(ARVDE_BSEV_VC1_PRED_C5_W1_0) \
_op_(ARVDE_BSEV_VC1_PRED_C5_W2_0) \
_op_(ARVDE_BSEV_VC1_PRED_C5_W3_0) \
_op_(ARVDE_BSEV_VC1_PRED_B_W0_0) \
_op_(ARVDE_BSEV_VC1_PRED_B_W1_0) \
_op_(ARVDE_BSEV_VC1_MB_CNT_0) \
_op_(ARVDE_BSEV_H264_NNZ_AL_0) \
_op_(ARVDE_BSEV_H264_NNZ_AC_0) \
_op_(ARVDE_BSEV_H264_NNZ_BL_0) \
_op_(ARVDE_BSEV_H264_NNZ_BC_0) \
_op_(ARVDE_BSEV_H264_NNZ_X0_0) \
_op_(ARVDE_BSEV_H264_NNZ_X1_0) \
_op_(ARVDE_BSEV_H264_NNZ_X2_0) \
_op_(ARVDE_BSEV_H264_NNZ_X3_0) \
_op_(ARVDE_BSEV_H264_NNZ_X4_0) \
_op_(ARVDE_BSEV_H264_NNZ_X5_0) \
_op_(ARVDE_BSEV_VP8_PIC_CONFIG_0) \
_op_(ARVDE_BSEV_VP8_QUANT_INFO_0) \
_op_(ARVDE_BSEV_VP8_REF_LF_DELTAS_0) \
_op_(ARVDE_BSEV_VP8_MODE_LF_DELTAS_0) \
_op_(ARVDE_BSEV_VP8_SEG_DATA_0) \
_op_(ARVDE_BSEV_VP8_SEG_DATA) \
_op_(ARVDE_BSEV_VP8_SEG_DATA_1) \
_op_(ARVDE_BSEV_VP8_SEG_DATA_2) \
_op_(ARVDE_BSEV_VP8_SEG_DATA_3) \
_op_(ARVDE_BSEV_LL_COUNT_0) \
_op_(ARVDE_BSEV_LL_VRAM_BASE_ADDR_0) \
_op_(ARVDE_BSEV_HDR_LL_BASE_ADDR_0) \
_op_(ARVDE_BSEV_HDR_LL_BASE_ADDR) \
_op_(ARVDE_BSEV_HDR_LL_STATUS_0) \
_op_(ARVDE_BSEV_HDR_LL_VALID_0) \
_op_(ARVDE_BSEV_COEF_LL_BASE_ADDR_0) \
_op_(ARVDE_BSEV_COEF_LL_BASE_ADDR) \
_op_(ARVDE_BSEV_COEF_LL_BASE_ADDR_1) \
_op_(ARVDE_BSEV_COEF_LL_BASE_ADDR_2) \
_op_(ARVDE_BSEV_COEF_LL_BASE_ADDR_3) \
_op_(ARVDE_BSEV_COEF_LL_BASE_ADDR_4) \
_op_(ARVDE_BSEV_COEF_LL_BASE_ADDR_5) \
_op_(ARVDE_BSEV_COEF_LL_BASE_ADDR_6) \
_op_(ARVDE_BSEV_COEF_LL_BASE_ADDR_7) \
_op_(ARVDE_BSEV_COEF_LL_STATUS_0) \
_op_(ARVDE_BSEV_COEF_LL_VALID_0) \
_op_(ARVDE_BSEV_COEF_LL_CONFIG_0) \
_op_(ARVDE_BSEV_COEF_LL_CONFIG) \
_op_(ARVDE_BSEV_COEF_LL_CONFIG_1) \
_op_(ARVDE_BSEV_COEF_LL_CONFIG_2) \
_op_(ARVDE_BSEV_COEF_LL_CONFIG_3) \
_op_(ARVDE_BSEV_COEF_LL_CONFIG_4) \
_op_(ARVDE_BSEV_COEF_LL_CONFIG_5) \
_op_(ARVDE_BSEV_COEF_LL_CONFIG_6) \
_op_(ARVDE_BSEV_COEF_LL_CONFIG_7) \
_op_(ARVDE_BSEV_DBG_HDR_LL_0_0) \
_op_(ARVDE_BSEV_DBG_HDR_LL_1_0) \
_op_(ARVDE_BSEV_DBG_HDR_LL_PREFETCH_0) \
_op_(ARVDE_BSEV_DBG_HDR_LL_PREFETCH) \
_op_(ARVDE_BSEV_DBG_HDR_LL_PREFETCH_1) \
_op_(ARVDE_BSEV_DBG_HDR_LL_PREFETCH_2) \
_op_(ARVDE_BSEV_DBG_HDR_LL_PREFETCH_3) \
_op_(ARVDE_BSEV_DBG_COEF_LL_0_0) \
_op_(ARVDE_BSEV_DBG_COEF_LL_1_0) \
_op_(ARVDE_BSEV_DBG_COEF_LL_PREFETCH_0) \
_op_(ARVDE_BSEV_DBG_COEF_LL_PREFETCH) \
_op_(ARVDE_BSEV_DBG_COEF_LL_PREFETCH_1) \
_op_(ARVDE_BSEV_DBG_COEF_LL_PREFETCH_2) \
_op_(ARVDE_BSEV_DBG_COEF_LL_PREFETCH_3) \
_op_(ARVDE_BSEV_VP8_SEGMENTID_BASE_0) \
_op_(ARVDE_BSEV_VP8_DEQUANT_MAX_VALUE_0) \
_op_(ARVDE_BSEV_HDR_SEARCH_0) \
_op_(ARVDE_BSEV_NEW_DMA_WRITE_ADDR_0) \
_op_(ARVDE_MBE_INT_STATUS_0) \
_op_(ARVDE_MBE_INT_CONTROL_0) \
_op_(ARVDE_MBE_CMDIN_FIFO_STAT_0) \
_op_(ARVDE_MBE_CMDIN_FIFO_WATERMARK_0) \
_op_(ARVDE_MBE_CMDIN_FIFO_CMD_0) \
_op_(ARVDE_MBE_LAST_MB_ERROR_0) \
_op_(ARVDE_MBE_MB_IF_STATE_0) \
_op_(ARVDE_MBE_MB_INT_STATE_0) \
_op_(ARVDE_MBE_LAST_MB_CMD_0) \
_op_(ARVDE_MBE_CURR_FMV_ADDR_0) \
_op_(ARVDE_MBE_CURR_LMV_WR_ADDR_0) \
_op_(ARVDE_MBE_CURR_LMV_RD_ADDR_0) \
_op_(ARVDE_MBE_CURR_SXE2MBE_CMD_0) \
_op_(ARVDE_MBE_CURR_MBE2MCE_CMD_0) \
_op_(ARVDE_MBE_CURR_MBE2PPE_CMD_0) \
_op_(ARVDE_MBE_MBECMD_PKT_EXT_0) \
_op_(ARVDE_MBE_MBE_SINGLE_STEP_0) \
_op_(ARVDE_MBE_SINGLE_STEP_STATUS_0) \
_op_(ARVDE_MBE_MBE2MCE_COMMAND_0) \
_op_(ARVDE_MBE_MBE2PPE_COMMAND_0) \
_op_(ARVDE_MBE_IDLE_CONTROL_0) \
_op_(ARVDE_MBE_OBS_BUS_SELECT_0) \
_op_(ARVDE_MBE_MB_IF_STATE2_0) \
_op_(ARVDE_MBE_FIFO_RESET_0) \
_op_(ARVDE_MBE_SPARE_0) \
_op_(ARVDE_MBE_H_CMDQ_IN_0) \
_op_(ARVDE_MBE_H_CTRL_0) \
_op_(ARVDE_MBE_H_STATUS_0) \
_op_(ARVDE_MBE_H_CMDQ_CNT_0) \
_op_(ARVDE_MBE_H_ERROR_0) \
_op_(ARVDE_MBE_H_FMOASO_0) \
_op_(ARVDE_MBE_H_LAST_DECODED_MB_0) \
_op_(ARVDE_MBE_H_BATCH_STATUS_0) \
_op_(ARVDE_MBE_H_IDLE_CFG_0) \
_op_(ARVDE_MBE_H_ERR_SLICE_IDX_0) \
_op_(ARVDE_MBE_H_OBSERVE_0_0) \
_op_(ARVDE_MBE_H_ERR_CONCEAL_QP_0) \
_op_(ARVDE_MBE_ERR_ENABLE_0) \
_op_(ARVDE_MBE_ERR_STATUS_0) \
_op_(ARVDE_MBE_CYA_ERR_LOG_0) \
_op_(ARVDE_MBE_ERR_POS_0) \
_op_(ARVDE_MBE_ERR_LOG_CTL_0) \
_op_(ARVDE_MBE_ERROR_MB_COUNT_0) \
_op_(ARVDE_MBE_H_ERROR_EXT_0) \
_op_(ARVDE_MBE_H_LAST_DECODED_MB_EXT_0) \
_op_(ARVDE_MBE_MPEG2_ERROR_STATUS_0) \
_op_(ARVDE_MBE_MPEG2_EC_DISABLE_0) \
_op_(ARVDE_MBE_H_EC_DISABLE_0) \
_op_(ARVDE_MBE_H_INTR_ENABLE_0) \
_op_(ARVDE_MBE_H_INTR_STATUS_0) \
_op_(ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0) \
_op_(ARVDE_MBE_XTRA_ACCESS_CTL_0) \
_op_(ARVDE_MBE_XTRA_ACCESS_WR_0) \
_op_(ARVDE_MBE_XTRA_ACCESS_RD_0) \
_op_(ARVDE_MBE_H_OBSERVE_1_0) \
_op_(ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0) \
_op_(ARVDE_PPE_PPE_H264_DBGCMDQ_0) \
_op_(ARVDE_PPE_PPE_H264_DBGADDR_0) \
_op_(ARVDE_PPE_PPE_H264_DBGDATA1_0) \
_op_(ARVDE_PPE_PPE_H264_DBGDATA2_0) \
_op_(ARVDE_PPE_PPE_H264_IDLECFG_0) \
_op_(ARVDE_PPE_PPE_H264_OBSERVE6_0) \
_op_(ARVDE_PPE_PPE_H264_OBSERVE7_0) \
_op_(ARVDE_PPE_PPE_VC1_DBG_CMDQ_0) \
_op_(ARVDE_PPE_PPE_VC1_IDLE_CFG_0) \
_op_(ARVDE_PPE_PPE_VC1_OBSERVE3_0) \
_op_(ARVDE_PPE_PPE_VC1_OBSERVE4_0) \
_op_(ARVDE_PPE_PPE_VC1_OBSERVE5_0) \
_op_(ARVDE_PPE_PPE_RESET_0) \
_op_(ARVDE_PPE_PPE_CMD_PKT_EXT_0) \
_op_(ARVDE_MCE_COMMAND_QUEUE_0) \
_op_(ARVDE_MCE_CPB_QUEUE_0) \
_op_(ARVDE_MCE_MCE_CONTROL_0) \
_op_(ARVDE_MCE_MCE_SEQUENCE_0) \
_op_(ARVDE_MCE_MCE_INTRA_DATA_0) \
_op_(ARVDE_MCE_MCE_PICTURE_0) \
_op_(ARVDE_MCE_VC1_INTENSITY_COMP_0) \
_op_(ARVDE_MCE_MACROBLOCK_0) \
_op_(ARVDE_MCE_CODED_BLOCK_PATTERN_0) \
_op_(ARVDE_MCE_MOTION_VECTOR1_0) \
_op_(ARVDE_MCE_MOTION_VECTOR2_0) \
_op_(ARVDE_MCE_INTERRUPTME_0) \
_op_(ARVDE_MCE_MCE_STATUS_0) \
_op_(ARVDE_MCE_MCE_INT_EN_0) \
_op_(ARVDE_MCE_MCE_INT_STAT_0) \
_op_(ARVDE_MCE_MCE_DEBUG1_0) \
_op_(ARVDE_MCE_MCE_DEBUG1_STATUS_0) \
_op_(ARVDE_MCE_MRB_STATUS_0) \
_op_(ARVDE_MCE_MCE_SPARE_REG_0) \
_op_(ARVDE_MCE_MCE_CMD_PKT_EXT_0) \
_op_(ARVDE_MCE_PICTURE_SIZE_0) \
_op_(ARVDE_MCE_MACROBLOCK_ADDRESS_0) \
_op_(ARVDE_MCE_FIFO_CONTROL_0) \
_op_(ARVDE_MCE_SLICE_0) \
_op_(ARVDE_MCE_NEWINTRA1_CFG_0) \
_op_(ARVDE_MCE_NEWINTRA2_CFG_0) \
_op_(ARVDE_MCE_NEWMV_EXT_0) \
_op_(ARVDE_TFE_TFE_CTRL_REG_0) \
_op_(ARVDE_TFE_TFE_SEQUENCE_REG_ADDR_0) \
_op_(ARVDE_TFE_TFE_JPEG_CNFG_REG_ADDR_0) \
_op_(ARVDE_TFE_TFE_JPEG_START_MB_REG_ADDR_0) \
_op_(ARVDE_TFE_TFE_JPEG_ENC_MB_COUNT_REG_ADDR_0) \
_op_(ARVDE_TFE_TFE_MRB_INIT_REG_ADDR_0) \
_op_(ARVDE_TFE_TFE_INTR_EN_REG_ADDR_0) \
_op_(ARVDE_TFE_TFE_STATUS_REG_ADDR_0) \
_op_(ARVDE_TFE_TFE_CURR_MB_STATUS_REG_ADDR_0) \
_op_(ARVDE_TFE_TFE_DEBUG_REG1_ADDR_0) \
_op_(ARVDE_TFE_TFE_DEBUG_REG2_ADDR_0) \
_op_(ARVDE_TFE_TFE_JPEG_ENC_PAD_REG_ADDR_0) \
_op_(ARVDE_TFE_TFE_FIFO_FLUSH_CMD_0) \
_op_(ARVDE_TFE_TFE_SPARE_REG_0) \
_op_(ARVDE_PPB_IDLE_MON_0) \
_op_(ARVDE_PPB_IDLE_STATUS_0) \
_op_(ARVDE_PPB_IDLE_SUBMOD_MON_0) \
_op_(ARVDE_PPB_IDLE_SUBMOD_STATUS_0) \
_op_(ARVDE_PPB_IDLE_SUBMOD_SELECT_0) \
_op_(ARVDE_PPB_OBS0_0) \
_op_(ARVDE_PPB_ACTIVITY_MON_0) \
_op_(ARVDE_PPB_XBAR2PPSB_DBG1_0) \
_op_(ARVDE_PPB_XBAR2PPSB_DBG2_0) \
_op_(ARVDE_PPB_VDE_DBG_CONFIG_0) \
_op_(ARVDE_PPB_VDE_DBG_START_TRIG_0) \
_op_(ARVDE_PPB_VDE_DBG_FRAME_TRIG_0) \
_op_(ARVDE_PPB_VDE_DBG_CMD_TRIG_0) \
_op_(ARVDE_PPB_VDE_DBG_CMD_MASK_0) \
_op_(ARVDE_PPB_VDE_DBG_STOP_TRIG_0) \
_op_(ARVDE_PPB_VDE_DBG_STOP_SAMPLE_0) \
_op_(ARVDE_PPB_VDE_DBG_BUF_START_0) \
_op_(ARVDE_PPB_VDE_DBG_BUF_SIZE_0) \
_op_(ARVDE_PPB_VDE_DBG_BUF_PTR_0) \
_op_(ARVDE_PPB_VDE_DBG_STATUS_0) \
_op_(ARVDE_DMA_MODE_0) \
_op_(ARVDE_DMA_MCER_CACHE_CONF_0) \
_op_(ARVDE_DMA_MCER_CACHE_STATS_HIT_0) \
_op_(ARVDE_DMA_MCER_CACHE_STATS_MISS_0) \
_op_(ARVDE_DMA_MCER_CACHE_CTRL_0) \
_op_(ARVDE_DMA_DEBUG_OBS_SELECT_0) \
_op_(ARVDE_DMA_DEBUG_OBS_PPSB_RDATA_0) \
_op_(ARVDE_DMA_OPTIMIZATIONS_0) \
_op_(ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0) \
_op_(ARVDE_DMA_TIMEOUT_WCOAL_VDE_0) \
_op_(ARVDE_DMA_IP_PREFETCH_CFG_0_0) \
_op_(ARVDE_DMA_IP_PREFETCH_CFG_1_0) \
_op_(ARVDE_DMA_DISPLAY_0) \
_op_(ARVDE_DMA_FIFO_FLUSH_0) \
_op_(ARVDE_DMA_IP_STATUS_OUTSTANDING_0) \
_op_(ARVDE_DMA_DMA_SPARE_REG_0) \
_op_(ARVDE_UCQ_UCQ_CONTROL_0) \
_op_(ARVDE_UCQ_UCQ_INT_STATUS_0) \
_op_(ARVDE_UCQ_UCQ_BUFFER_STATUS_0) \
_op_(ARVDE_UCQ_BSEV_CONTROL_0) \
_op_(ARVDE_UCQ_BSEV_PING_0) \
_op_(ARVDE_UCQ_BSEV_PONG_0) \
_op_(ARVDE_UCQ_MBE_CONTROL_0) \
_op_(ARVDE_UCQ_MBE_PING_0) \
_op_(ARVDE_UCQ_MBE_PONG_0) \
_op_(ARVDE_UCQ_BSEV_PING_DRAM_ADDR_0) \
_op_(ARVDE_UCQ_BSEV_PONG_DRAM_ADDR_0) \
_op_(ARVDE_UCQ_MBE_PING_DRAM_ADDR_0) \
_op_(ARVDE_UCQ_MBE_PONG_DRAM_ADDR_0) \
_op_(ARVDE_UCQ_UCQ_STATUS_0) \
_op_(ARVDE_UCQ_UCQ_DEBUG1_0) \
_op_(ARVDE_CBC_VRAM_ADDR_0) \
_op_(ARVDE_CBC_VRAM_PARAMS_0) \
_op_(ARVDE_CBC_CBC_PARAMS_0) \
_op_(ARVDE_CBC_SOFT_RESET_CMD_0) \
_op_(ARVDE_CBC_BDEC_STATE_RESTORE_0) \
_op_(ARVDE_CBC_CTX_MEM_LOAD_CMD_0) \
_op_(ARVDE_CBC_CTX_MEM_LOAD_DATA_0) \
_op_(ARVDE_CBC_CTX_MEM_READ_DATA_0) \
_op_(ARVDE_CBC_BSEV_RESULT_PUSH_DATA_0) \
_op_(ARVDE_CBC_DEBUG_CONTROL_0) \
_op_(ARVDE_CBC_DEBUG_DATA_0) \
_op_(ARVDE_CBC_SEQ_CONFIG_0) \
_op_(ARVDE_CBC_LL_COUNT_0) \
_op_(ARVDE_CBC_SEGMENT_ID_PROB_VP8_0) \
_op_(ARVDE_CBC_REF_FRAME_SIGN_BIAS_0) \
_op_(ARVDE_CBC_HDR_BED_STATE_0) \
_op_(ARVDE_CBC_COEF_BED_STATE_0) \
_op_(ARVDE_CBC_COEF_PROB_0) \
_op_(ARVDE_CBC_YMODE_PROB_0) \
_op_(ARVDE_CBC_UVMODE_PROB_0) \
_op_(ARVDE_CBC_MV_CONTEXT_INIT_0) \
_op_(ARVDE_CBC_MV_CONTEXT_PROB_0) \
_op_(ARVDE_CBC_PROB_READ_CONTROL_0) \
_op_(ARVDE_CBC_COEF_ERROR_CONTROL_0) \
_op_(ARVDE_CBC_CBC_SPARE_REG_0) \
_op_(ARVDE_FRAME_CONFIG_A_0) \
_op_(ARVDE_FRAME_CONFIG_A) \
_op_(ARVDE_FRAME_CONFIG_A_1) \
_op_(ARVDE_FRAME_CONFIG_A_2) \
_op_(ARVDE_FRAME_CONFIG_A_3) \
_op_(ARVDE_FRAME_CONFIG_A_4) \
_op_(ARVDE_FRAME_CONFIG_A_5) \
_op_(ARVDE_FRAME_CONFIG_A_6) \
_op_(ARVDE_FRAME_CONFIG_A_7) \
_op_(ARVDE_FRAME_CONFIG_A_8) \
_op_(ARVDE_FRAME_CONFIG_A_CLONE8_0) \
_op_(ARVDE_FRAME_CONFIG_A_CLONE8) \
_op_(ARVDE_FRAME_CONFIG_A_CLONE8_1) \
_op_(ARVDE_FRAME_CONFIG_A_CLONE8_2) \
_op_(ARVDE_FRAME_CONFIG_A_CLONE8_3) \
_op_(ARVDE_FRAME_CONFIG_A_CLONE8_4) \
_op_(ARVDE_FRAME_CONFIG_A_CLONE8_5) \
_op_(ARVDE_FRAME_CONFIG_A_CLONE8_6) \
_op_(ARVDE_FRAME_CONFIG_A_CLONE8_7) \
_op_(ARVDE_FRAME_CONFIG_A_CLONE8_8) \
_op_(ARVDE_FRAME_CONFIG_A_CLONE8_9) \
_op_(ARVDE_FRAME_CONFIG_A_CLONE8_10) \
_op_(ARVDE_FRAME_CONFIG_A_CLONE8_11) \
_op_(ARVDE_FRAME_CONFIG_A_CLONE8_12) \
_op_(ARVDE_FRAME_CONFIG_A_CLONE8_13) \
_op_(ARVDE_FRAME_CONFIG_A_CLONE8_14) \
_op_(ARVDE_FRAME_CONFIG_B_0) \
_op_(ARVDE_FRAME_CONFIG_B) \
_op_(ARVDE_FRAME_CONFIG_B_1) \
_op_(ARVDE_FRAME_CONFIG_B_2) \
_op_(ARVDE_FRAME_CONFIG_B_3) \
_op_(ARVDE_FRAME_CONFIG_B_4) \
_op_(ARVDE_FRAME_CONFIG_B_5) \
_op_(ARVDE_FRAME_CONFIG_B_6) \
_op_(ARVDE_FRAME_CONFIG_B_7) \
_op_(ARVDE_FRAME_CONFIG_B_8) \
_op_(ARVDE_FRAME_CONFIG_B_CLONE8_0) \
_op_(ARVDE_FRAME_CONFIG_B_CLONE8) \
_op_(ARVDE_FRAME_CONFIG_B_CLONE8_1) \
_op_(ARVDE_FRAME_CONFIG_B_CLONE8_2) \
_op_(ARVDE_FRAME_CONFIG_B_CLONE8_3) \
_op_(ARVDE_FRAME_CONFIG_B_CLONE8_4) \
_op_(ARVDE_FRAME_CONFIG_B_CLONE8_5) \
_op_(ARVDE_FRAME_CONFIG_B_CLONE8_6) \
_op_(ARVDE_FRAME_CONFIG_B_CLONE8_7) \
_op_(ARVDE_FRAME_CONFIG_B_CLONE8_8) \
_op_(ARVDE_FRAME_CONFIG_B_CLONE8_9) \
_op_(ARVDE_FRAME_CONFIG_B_CLONE8_10) \
_op_(ARVDE_FRAME_CONFIG_B_CLONE8_11) \
_op_(ARVDE_FRAME_CONFIG_B_CLONE8_12) \
_op_(ARVDE_FRAME_CONFIG_B_CLONE8_13) \
_op_(ARVDE_FRAME_CONFIG_B_CLONE8_14) \
_op_(ARVDE_FRAME_CONFIG_C_0) \
_op_(ARVDE_FRAME_CONFIG_C) \
_op_(ARVDE_FRAME_CONFIG_C_1) \
_op_(ARVDE_FRAME_CONFIG_C_2) \
_op_(ARVDE_FRAME_CONFIG_C_3) \
_op_(ARVDE_FRAME_CONFIG_C_4) \
_op_(ARVDE_FRAME_CONFIG_C_5) \
_op_(ARVDE_FRAME_CONFIG_C_6) \
_op_(ARVDE_FRAME_CONFIG_C_7) \
_op_(ARVDE_FRAME_CONFIG_C_8) \
_op_(ARVDE_FRAME_CONFIG_C_9) \
_op_(ARVDE_FRAME_CONFIG_C_10) \
_op_(ARVDE_FRAME_CONFIG_C_11) \
_op_(ARVDE_FRAME_CONFIG_C_12) \
_op_(ARVDE_FRAME_CONFIG_C_13) \
_op_(ARVDE_FRAME_CONFIG_C_14) \
_op_(ARVDE_FRAME_CONFIG_C_15) \
_op_(ARVDE_FRAME_CONFIG_C_16) \
_op_(ARVDE_FRAME_CONFIG_C_17) \
_op_(ARVDE_FRAME_CONFIG_C_18) \
_op_(ARVDE_FRAME_CONFIG_C_19) \
_op_(ARVDE_FRAME_CONFIG_C_20) \
_op_(ARVDE_FRAME_CONFIG_C_21) \
_op_(ARVDE_FRAME_CONFIG_C_22) \
_op_(ARVDE_FRAME_CONFIG_C_23) \
_op_(ARVDE_FRAME_CONFIG_D_0) \
_op_(ARVDE_FRAME_CONFIG_D) \
_op_(ARVDE_FRAME_CONFIG_D_1) \
_op_(ARVDE_FRAME_CONFIG_D_2) \
_op_(ARVDE_FRAME_CONFIG_D_3) \
_op_(ARVDE_FRAME_CONFIG_D_4) \
_op_(ARVDE_FRAME_CONFIG_D_5) \
_op_(ARVDE_FRAME_CONFIG_D_6) \
_op_(ARVDE_FRAME_CONFIG_D_7) \
_op_(ARVDE_FRAME_CONFIG_D_8) \
_op_(ARVDE_FRAME_CONFIG_D_9) \
_op_(ARVDE_FRAME_CONFIG_D_10) \
_op_(ARVDE_FRAME_CONFIG_D_11) \
_op_(ARVDE_FRAME_CONFIG_D_12) \
_op_(ARVDE_FRAME_CONFIG_D_13) \
_op_(ARVDE_FRAME_CONFIG_D_14) \
_op_(ARVDE_FRAME_CONFIG_D_15) \
_op_(ARVDE_FRAME_CONFIG_D_16) \
_op_(ARVDE_FRAME_CONFIG_D_17) \
_op_(ARVDE_FRAME_CONFIG_D_18) \
_op_(ARVDE_FRAME_CONFIG_D_19) \
_op_(ARVDE_FRAME_CONFIG_D_20) \
_op_(ARVDE_FRAME_CONFIG_D_21) \
_op_(ARVDE_FRAME_CONFIG_D_22) \
_op_(ARVDE_FRAME_CONFIG_D_23) \
_op_(ARVDE_FRAME_SYNC_INT_EN_0) \
_op_(ARVDE_FRAME_SYNC_THRESH_0) \
_op_(ARVDE_FRAME_SYNC_COUNTS_0) \
_op_(ARVDE_FRAME_CONFIG_E_0) \
_op_(ARVDE_FRAME_CONFIG_E) \
_op_(ARVDE_FRAME_CONFIG_E_1) \
_op_(ARVDE_FRAME_CONFIG_E_2) \
_op_(ARVDE_FRAME_CONFIG_E_3) \
_op_(ARVDE_FRAME_CONFIG_E_4) \
_op_(ARVDE_FRAME_CONFIG_E_5) \
_op_(ARVDE_FRAME_CONFIG_E_6) \
_op_(ARVDE_FRAME_CONFIG_E_7) \
_op_(ARVDE_FRAME_CONFIG_E_8) \
_op_(ARVDE_FRAME_CONFIG_E_9) \
_op_(ARVDE_FRAME_CONFIG_E_10) \
_op_(ARVDE_FRAME_CONFIG_E_11) \
_op_(ARVDE_FRAME_CONFIG_E_12) \
_op_(ARVDE_FRAME_CONFIG_E_13) \
_op_(ARVDE_FRAME_CONFIG_E_14) \
_op_(ARVDE_FRAME_CONFIG_E_15) \
_op_(ARVDE_FRAME_CONFIG_E_16) \
_op_(ARVDE_FRAME_CONFIG_E_17) \
_op_(ARVDE_FRAME_CONFIG_E_18) \
_op_(ARVDE_FRAME_CONFIG_E_19) \
_op_(ARVDE_FRAME_CONFIG_E_20) \
_op_(ARVDE_FRAME_CONFIG_E_21) \
_op_(ARVDE_FRAME_CONFIG_E_22) \
_op_(ARVDE_FRAME_CONFIG_E_23) \
_op_(ARVDE_FRAME_CONFIG_F_0) \
_op_(ARVDE_FRAME_CONFIG_F) \
_op_(ARVDE_FRAME_CONFIG_F_1) \
_op_(ARVDE_FRAME_CONFIG_F_2) \
_op_(ARVDE_FRAME_CONFIG_F_3) \
_op_(ARVDE_FRAME_CONFIG_F_4) \
_op_(ARVDE_FRAME_CONFIG_F_5) \
_op_(ARVDE_FRAME_CONFIG_F_6) \
_op_(ARVDE_FRAME_CONFIG_F_7) \
_op_(ARVDE_FRAME_CONFIG_F_8) \
_op_(ARVDE_FRAME_CONFIG_F_9) \
_op_(ARVDE_FRAME_CONFIG_F_10) \
_op_(ARVDE_FRAME_CONFIG_F_11) \
_op_(ARVDE_FRAME_CONFIG_F_12) \
_op_(ARVDE_FRAME_CONFIG_F_13) \
_op_(ARVDE_FRAME_CONFIG_F_14) \
_op_(ARVDE_FRAME_CONFIG_F_15) \
_op_(ARVDE_FRAME_CONFIG_F_16) \
_op_(ARVDE_FRAME_CONFIG_F_17) \
_op_(ARVDE_FRAME_CONFIG_F_18) \
_op_(ARVDE_FRAME_CONFIG_F_19) \
_op_(ARVDE_FRAME_CONFIG_F_20) \
_op_(ARVDE_FRAME_CONFIG_F_21) \
_op_(ARVDE_FRAME_CONFIG_F_22) \
_op_(ARVDE_FRAME_CONFIG_F_23)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_ARVDE_SXE  0x00000000
#define BASE_ADDRESS_ARVDE_BSEV 0x00001000
#define BASE_ADDRESS_ARVDE_MBE  0x00002000
#define BASE_ADDRESS_ARVDE_PPE  0x00002200
#define BASE_ADDRESS_ARVDE_MCE  0x00002400
#define BASE_ADDRESS_ARVDE_TFE  0x00002600
#define BASE_ADDRESS_ARVDE_PPB  0x00002800
#define BASE_ADDRESS_ARVDE_DMA  0x00002a00
#define BASE_ADDRESS_ARVDE_UCQ  0x00002c00
#define BASE_ADDRESS_ARVDE_CBC  0x00002e00
#define BASE_ADDRESS_ARVDE_FRAME        0x00003800
#define BASE_ADDRESS_ARVDE_PRE  0x00003e00

//
// ARVDE2X REGISTER BANKS
//

#define ARVDE_SXE0_FIRST_REG 0x0000 // ARVDE_SXE_COMMAND_0
#define ARVDE_SXE0_LAST_REG 0x0014 // ARVDE_SXE_SPARE_0
#define ARVDE_SXE1_FIRST_REG 0x0020 // ARVDE_SXE_VC1_PIC_CONFIG_0
#define ARVDE_SXE1_LAST_REG 0x0094 // ARVDE_SXE_H264_SLC_PARAMS8_0
#define ARVDE_SXE2_FIRST_REG 0x00c0 // ARVDE_SXE_ERROR_STATUS_0
#define ARVDE_SXE2_LAST_REG 0x011c // ARVDE_SXE_MVC_PIC_REF_LIST_BADDR_0
#define ARVDE_BSEV0_FIRST_REG 0x1000 // ARVDE_BSEV_ICMDQUE_WR_0
#define ARVDE_BSEV0_LAST_REG 0x1028 // ARVDE_BSEV_BSE_CMD_PKT_EXT_0
#define ARVDE_BSEV1_FIRST_REG 0x1040 // ARVDE_BSEV_INTR_ENABLE_0
#define ARVDE_BSEV1_LAST_REG 0x10c4 // ARVDE_BSEV_FIFO_CONTROL_0
#define ARVDE_BSEV2_FIRST_REG 0x1100 // ARVDE_BSEV_SECURE_DEST_ADDR_0
#define ARVDE_BSEV2_LAST_REG 0x1118 // ARVDE_BSEV_SECURE_RATE_CTL_0
#define ARVDE_BSEV3_FIRST_REG 0x1120 // ARVDE_BSEV_SECURE_HASH_RESULT0_0
#define ARVDE_BSEV3_LAST_REG 0x117c // ARVDE_BSEV_TZ_VPR_CONFIG_0
#define ARVDE_BSEV4_FIRST_REG 0x11a0 // ARVDE_BSEV_ERR_ENABLE_0
#define ARVDE_BSEV4_LAST_REG 0x11b8 // ARVDE_BSEV_VP8_ERROR_STATUS_0
#define ARVDE_BSEV5_FIRST_REG 0x11c0 // ARVDE_BSEV_BSE_TEST_SEL_0
#define ARVDE_BSEV5_LAST_REG 0x11c4 // ARVDE_BSEV_SPARE_0
#define ARVDE_BSEV6_FIRST_REG 0x11cc // ARVDE_BSEV_DBG_TEST_BUS_READ_0
#define ARVDE_BSEV6_LAST_REG 0x11cc // ARVDE_BSEV_DBG_TEST_BUS_READ_0
#define ARVDE_BSEV7_FIRST_REG 0x11f0 // ARVDE_BSEV_DBG_BLK_STATUS_0
#define ARVDE_BSEV7_LAST_REG 0x1788 // ARVDE_BSEV_VC1_MB_CNT_0
#define ARVDE_BSEV8_FIRST_REG 0x17a0 // ARVDE_BSEV_H264_NNZ_AL_0
#define ARVDE_BSEV8_LAST_REG 0x17c4 // ARVDE_BSEV_H264_NNZ_X5_0
#define ARVDE_BSEV9_FIRST_REG 0x1800 // ARVDE_BSEV_VP8_PIC_CONFIG_0
#define ARVDE_BSEV9_LAST_REG 0x1828 // ARVDE_BSEV_HDR_LL_BASE_ADDR_0
#define ARVDE_BSEV10_FIRST_REG 0x1868 // ARVDE_BSEV_HDR_LL_STATUS_0
#define ARVDE_BSEV10_LAST_REG 0x18f4 // ARVDE_BSEV_NEW_DMA_WRITE_ADDR_0
#define ARVDE_MBE0_FIRST_REG 0x2000 // ARVDE_MBE_INT_STATUS_0
#define ARVDE_MBE0_LAST_REG 0x2060 // ARVDE_MBE_SPARE_0
#define ARVDE_MBE1_FIRST_REG 0x2080 // ARVDE_MBE_H_CMDQ_IN_0
#define ARVDE_MBE1_LAST_REG 0x20d8 // ARVDE_MBE_H_EC_DISABLE_0
#define ARVDE_MBE2_FIRST_REG 0x20e0 // ARVDE_MBE_H_INTR_ENABLE_0
#define ARVDE_MBE2_LAST_REG 0x20e4 // ARVDE_MBE_H_INTR_STATUS_0
#define ARVDE_MBE3_FIRST_REG 0x20f0 // ARVDE_MBE_XTRA_ACCESS_CMDSTAT_0
#define ARVDE_MBE3_LAST_REG 0x2100 // ARVDE_MBE_H_OBSERVE_1_0
#define ARVDE_PPE0_FIRST_REG 0x2200 // ARVDE_PPE_PPE_H264_DBGSELECTANDSTATUS_0
#define ARVDE_PPE0_LAST_REG 0x221c // ARVDE_PPE_PPE_H264_OBSERVE7_0
#define ARVDE_PPE1_FIRST_REG 0x2224 // ARVDE_PPE_PPE_VC1_DBG_CMDQ_0
#define ARVDE_PPE1_LAST_REG 0x2238 // ARVDE_PPE_PPE_RESET_0
#define ARVDE_PPE2_FIRST_REG 0x2240 // ARVDE_PPE_PPE_CMD_PKT_EXT_0
#define ARVDE_PPE2_LAST_REG 0x2240 // ARVDE_PPE_PPE_CMD_PKT_EXT_0
#define ARVDE_MCE0_FIRST_REG 0x2400 // ARVDE_MCE_COMMAND_QUEUE_0
#define ARVDE_MCE0_LAST_REG 0x2448 // ARVDE_MCE_MCE_SPARE_REG_0
#define ARVDE_MCE1_FIRST_REG 0x2464 // ARVDE_MCE_MCE_CMD_PKT_EXT_0
#define ARVDE_MCE1_LAST_REG 0x2480 // ARVDE_MCE_NEWMV_EXT_0
#define ARVDE_TFE0_FIRST_REG 0x2600 // ARVDE_TFE_TFE_CTRL_REG_0
#define ARVDE_TFE0_LAST_REG 0x2634 // ARVDE_TFE_TFE_SPARE_REG_0
#define ARVDE_PPB0_FIRST_REG 0x2800 // ARVDE_PPB_IDLE_MON_0
#define ARVDE_PPB0_LAST_REG 0x2804 // ARVDE_PPB_IDLE_STATUS_0
#define ARVDE_PPB1_FIRST_REG 0x2810 // ARVDE_PPB_IDLE_SUBMOD_MON_0
#define ARVDE_PPB1_LAST_REG 0x2818 // ARVDE_PPB_IDLE_SUBMOD_SELECT_0
#define ARVDE_PPB2_FIRST_REG 0x2820 // ARVDE_PPB_OBS0_0
#define ARVDE_PPB2_LAST_REG 0x2824 // ARVDE_PPB_ACTIVITY_MON_0
#define ARVDE_PPB3_FIRST_REG 0x2830 // ARVDE_PPB_XBAR2PPSB_DBG1_0
#define ARVDE_PPB3_LAST_REG 0x2834 // ARVDE_PPB_XBAR2PPSB_DBG2_0
#define ARVDE_PPB4_FIRST_REG 0x2840 // ARVDE_PPB_VDE_DBG_CONFIG_0
#define ARVDE_PPB4_LAST_REG 0x2868 // ARVDE_PPB_VDE_DBG_STATUS_0
#define ARVDE_DMA0_FIRST_REG 0x2a00 // ARVDE_DMA_MODE_0
#define ARVDE_DMA0_LAST_REG 0x2a20 // ARVDE_DMA_VDE_MCCIF_FIFOCTRL_0
#define ARVDE_DMA1_FIRST_REG 0x2a24 // ARVDE_DMA_TIMEOUT_WCOAL_VDE_0
#define ARVDE_DMA1_LAST_REG 0x2a24 // ARVDE_DMA_TIMEOUT_WCOAL_VDE_0
#define ARVDE_DMA2_FIRST_REG 0x2a38 // ARVDE_DMA_IP_PREFETCH_CFG_0_0
#define ARVDE_DMA2_LAST_REG 0x2a44 // ARVDE_DMA_FIFO_FLUSH_0
#define ARVDE_DMA3_FIRST_REG 0x2a60 // ARVDE_DMA_IP_STATUS_OUTSTANDING_0
#define ARVDE_DMA3_LAST_REG 0x2a60 // ARVDE_DMA_IP_STATUS_OUTSTANDING_0
#define ARVDE_DMA4_FIRST_REG 0x2a70 // ARVDE_DMA_DMA_SPARE_REG_0
#define ARVDE_DMA4_LAST_REG 0x2a70 // ARVDE_DMA_DMA_SPARE_REG_0
#define ARVDE_UCQ0_FIRST_REG 0x2c00 // ARVDE_UCQ_UCQ_CONTROL_0
#define ARVDE_UCQ0_LAST_REG 0x2c08 // ARVDE_UCQ_UCQ_BUFFER_STATUS_0
#define ARVDE_UCQ1_FIRST_REG 0x2c30 // ARVDE_UCQ_BSEV_CONTROL_0
#define ARVDE_UCQ1_LAST_REG 0x2c38 // ARVDE_UCQ_BSEV_PONG_0
#define ARVDE_UCQ2_FIRST_REG 0x2c40 // ARVDE_UCQ_MBE_CONTROL_0
#define ARVDE_UCQ2_LAST_REG 0x2c48 // ARVDE_UCQ_MBE_PONG_0
#define ARVDE_UCQ3_FIRST_REG 0x2c50 // ARVDE_UCQ_BSEV_PING_DRAM_ADDR_0
#define ARVDE_UCQ3_LAST_REG 0x2c54 // ARVDE_UCQ_BSEV_PONG_DRAM_ADDR_0
#define ARVDE_UCQ4_FIRST_REG 0x2c60 // ARVDE_UCQ_MBE_PING_DRAM_ADDR_0
#define ARVDE_UCQ4_LAST_REG 0x2c64 // ARVDE_UCQ_MBE_PONG_DRAM_ADDR_0
#define ARVDE_UCQ5_FIRST_REG 0x2c70 // ARVDE_UCQ_UCQ_STATUS_0
#define ARVDE_UCQ5_LAST_REG 0x2c74 // ARVDE_UCQ_UCQ_DEBUG1_0
#define ARVDE_CBC0_FIRST_REG 0x2e00 // ARVDE_CBC_VRAM_ADDR_0
#define ARVDE_CBC0_LAST_REG 0x2e60 // ARVDE_CBC_CBC_SPARE_REG_0
#define ARVDE_FRAME0_FIRST_REG 0x3800 // ARVDE_FRAME_CONFIG_A_0
#define ARVDE_FRAME0_LAST_REG 0x385c // ARVDE_FRAME_CONFIG_A_CLONE8_14
#define ARVDE_FRAME1_FIRST_REG 0x3880 // ARVDE_FRAME_CONFIG_B_0
#define ARVDE_FRAME1_LAST_REG 0x38dc // ARVDE_FRAME_CONFIG_B_CLONE8_14
#define ARVDE_FRAME2_FIRST_REG 0x3900 // ARVDE_FRAME_CONFIG_C_0
#define ARVDE_FRAME2_LAST_REG 0x395c // ARVDE_FRAME_CONFIG_C_23
#define ARVDE_FRAME3_FIRST_REG 0x3980 // ARVDE_FRAME_CONFIG_D_0
#define ARVDE_FRAME3_LAST_REG 0x39dc // ARVDE_FRAME_CONFIG_D_23
#define ARVDE_FRAME4_FIRST_REG 0x3a00 // ARVDE_FRAME_SYNC_INT_EN_0
#define ARVDE_FRAME4_LAST_REG 0x3a08 // ARVDE_FRAME_SYNC_COUNTS_0
#define ARVDE_FRAME5_FIRST_REG 0x3a80 // ARVDE_FRAME_CONFIG_E_0
#define ARVDE_FRAME5_LAST_REG 0x3adc // ARVDE_FRAME_CONFIG_E_23
#define ARVDE_FRAME6_FIRST_REG 0x3b00 // ARVDE_FRAME_CONFIG_F_0
#define ARVDE_FRAME6_LAST_REG 0x3b5c // ARVDE_FRAME_CONFIG_F_23

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARVDE2X_H_INC_
