\indexentry{adc\_config\_data@{adc\_config\_data}|hyperpage}{5}
\indexentry{adc\_config\_data@{adc\_config\_data}!avg\_num@{avg\_num}|hyperpage}{6}
\indexentry{avg\_num@{avg\_num}!adc\_config\_data@{adc\_config\_data}|hyperpage}{6}
\indexentry{adc\_config\_data@{adc\_config\_data}!ch\_rx\_num@{ch\_rx\_num}|hyperpage}{6}
\indexentry{ch\_rx\_num@{ch\_rx\_num}!adc\_config\_data@{adc\_config\_data}|hyperpage}{6}
\indexentry{adc\_config\_data@{adc\_config\_data}!init\_flag@{init\_flag}|hyperpage}{6}
\indexentry{init\_flag@{init\_flag}!adc\_config\_data@{adc\_config\_data}|hyperpage}{6}
\indexentry{adc\_config\_data@{adc\_config\_data}!spi\_struct@{spi\_struct}|hyperpage}{6}
\indexentry{spi\_struct@{spi\_struct}!adc\_config\_data@{adc\_config\_data}|hyperpage}{6}
\indexentry{adc\_config\_data@{adc\_config\_data}!timer\_n\_capture@{timer\_n\_capture}|hyperpage}{6}
\indexentry{timer\_n\_capture@{timer\_n\_capture}!adc\_config\_data@{adc\_config\_data}|hyperpage}{6}
\indexentry{ai\_oper\_mode\_struct@{ai\_oper\_mode\_struct}|hyperpage}{7}
\indexentry{ai\_oper\_mode\_struct@{ai\_oper\_mode\_struct}!adc\_chs\_mode@{adc\_chs\_mode}|hyperpage}{7}
\indexentry{adc\_chs\_mode@{adc\_chs\_mode}!ai\_oper\_mode\_struct@{ai\_oper\_mode\_struct}|hyperpage}{7}
\indexentry{ai\_oper\_mode\_struct@{ai\_oper\_mode\_struct}!reserv1@{reserv1}|hyperpage}{7}
\indexentry{reserv1@{reserv1}!ai\_oper\_mode\_struct@{ai\_oper\_mode\_struct}|hyperpage}{7}
\indexentry{bus\_defect\_struct@{bus\_defect\_struct}|hyperpage}{7}
\indexentry{bus\_defect\_struct@{bus\_defect\_struct}!fail\_timeout@{fail\_timeout}|hyperpage}{8}
\indexentry{fail\_timeout@{fail\_timeout}!bus\_defect\_struct@{bus\_defect\_struct}|hyperpage}{8}
\indexentry{bus\_defect\_struct@{bus\_defect\_struct}!many\_fail\_packet@{many\_fail\_packet}|hyperpage}{8}
\indexentry{many\_fail\_packet@{many\_fail\_packet}!bus\_defect\_struct@{bus\_defect\_struct}|hyperpage}{8}
\indexentry{bus\_defect\_struct@{bus\_defect\_struct}!reserv@{reserv}|hyperpage}{8}
\indexentry{reserv@{reserv}!bus\_defect\_struct@{bus\_defect\_struct}|hyperpage}{8}
\indexentry{cmd\_header\_struct@{cmd\_header\_struct}|hyperpage}{8}
\indexentry{cmd\_header\_struct@{cmd\_header\_struct}!cmd@{cmd}|hyperpage}{9}
\indexentry{cmd@{cmd}!cmd\_header\_struct@{cmd\_header\_struct}|hyperpage}{9}
\indexentry{cmd\_header\_struct@{cmd\_header\_struct}!length@{length}|hyperpage}{9}
\indexentry{length@{length}!cmd\_header\_struct@{cmd\_header\_struct}|hyperpage}{9}
\indexentry{cmd\_header\_struct@{cmd\_header\_struct}!result@{result}|hyperpage}{9}
\indexentry{result@{result}!cmd\_header\_struct@{cmd\_header\_struct}|hyperpage}{9}
\indexentry{cmd\_struct@{cmd\_struct}|hyperpage}{10}
\indexentry{cmd\_struct@{cmd\_struct}!data@{data}|hyperpage}{10}
\indexentry{data@{data}!cmd\_struct@{cmd\_struct}|hyperpage}{10}
\indexentry{cmd\_struct@{cmd\_struct}!header@{header}|hyperpage}{10}
\indexentry{header@{header}!cmd\_struct@{cmd\_struct}|hyperpage}{10}
\indexentry{common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}|hyperpage}{11}
\indexentry{common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}!PLC\_BusDefect\_B1@{PLC\_BusDefect\_B1}|hyperpage}{12}
\indexentry{PLC\_BusDefect\_B1@{PLC\_BusDefect\_B1}!common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}|hyperpage}{12}
\indexentry{common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}!PLC\_BusDefect\_B2@{PLC\_BusDefect\_B2}|hyperpage}{12}
\indexentry{PLC\_BusDefect\_B2@{PLC\_BusDefect\_B2}!common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}|hyperpage}{12}
\indexentry{common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}!PLC\_CM\_State@{PLC\_CM\_State}|hyperpage}{12}
\indexentry{PLC\_CM\_State@{PLC\_CM\_State}!common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}|hyperpage}{12}
\indexentry{common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}!PLC\_CommonRomRegs@{PLC\_CommonRomRegs}|hyperpage}{13}
\indexentry{PLC\_CommonRomRegs@{PLC\_CommonRomRegs}!common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}|hyperpage}{13}
\indexentry{common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}!PLC\_Config@{PLC\_Config}|hyperpage}{13}
\indexentry{PLC\_Config@{PLC\_Config}!common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}|hyperpage}{13}
\indexentry{common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}!PLC\_CorrPackFromDevice\_B1@{PLC\_CorrPackFromDevice\_B1}|hyperpage}{13}
\indexentry{PLC\_CorrPackFromDevice\_B1@{PLC\_CorrPackFromDevice\_B1}!common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}|hyperpage}{13}
\indexentry{common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}!PLC\_CorrPackFromDevice\_B2@{PLC\_CorrPackFromDevice\_B2}|hyperpage}{13}
\indexentry{PLC\_CorrPackFromDevice\_B2@{PLC\_CorrPackFromDevice\_B2}!common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}|hyperpage}{13}
\indexentry{common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}!PLC\_CorrPackToDevice\_B1@{PLC\_CorrPackToDevice\_B1}|hyperpage}{13}
\indexentry{PLC\_CorrPackToDevice\_B1@{PLC\_CorrPackToDevice\_B1}!common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}|hyperpage}{13}
\indexentry{common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}!PLC\_CorrPackToDevice\_B2@{PLC\_CorrPackToDevice\_B2}|hyperpage}{13}
\indexentry{PLC\_CorrPackToDevice\_B2@{PLC\_CorrPackToDevice\_B2}!common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}|hyperpage}{13}
\indexentry{common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}!PLC\_Durat@{PLC\_Durat}|hyperpage}{14}
\indexentry{PLC\_Durat@{PLC\_Durat}!common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}|hyperpage}{14}
\indexentry{common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}!PLC\_ErrPackFromDevice\_B1@{PLC\_ErrPackFromDevice\_B1}|hyperpage}{14}
\indexentry{PLC\_ErrPackFromDevice\_B1@{PLC\_ErrPackFromDevice\_B1}!common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}|hyperpage}{14}
\indexentry{common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}!PLC\_ErrPackFromDevice\_B2@{PLC\_ErrPackFromDevice\_B2}|hyperpage}{14}
\indexentry{PLC\_ErrPackFromDevice\_B2@{PLC\_ErrPackFromDevice\_B2}!common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}|hyperpage}{14}
\indexentry{common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}!PLC\_ErrPackToDevice\_B1@{PLC\_ErrPackToDevice\_B1}|hyperpage}{14}
\indexentry{PLC\_ErrPackToDevice\_B1@{PLC\_ErrPackToDevice\_B1}!common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}|hyperpage}{14}
\indexentry{common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}!PLC\_ErrPackToDevice\_B2@{PLC\_ErrPackToDevice\_B2}|hyperpage}{14}
\indexentry{PLC\_ErrPackToDevice\_B2@{PLC\_ErrPackToDevice\_B2}!common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}|hyperpage}{14}
\indexentry{common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}!PLC\_PMAddr@{PLC\_PMAddr}|hyperpage}{14}
\indexentry{PLC\_PMAddr@{PLC\_PMAddr}!common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}|hyperpage}{14}
\indexentry{common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}!PLC\_PowerDefect@{PLC\_PowerDefect}|hyperpage}{15}
\indexentry{PLC\_PowerDefect@{PLC\_PowerDefect}!common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}|hyperpage}{15}
\indexentry{common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}!PLC\_SelfDiagDefect@{PLC\_SelfDiagDefect}|hyperpage}{15}
\indexentry{PLC\_SelfDiagDefect@{PLC\_SelfDiagDefect}!common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}|hyperpage}{15}
\indexentry{common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}!PLC\_SoftVer@{PLC\_SoftVer}|hyperpage}{15}
\indexentry{PLC\_SoftVer@{PLC\_SoftVer}!common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}|hyperpage}{15}
\indexentry{common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}!Reserv\_1@{Reserv\_1}|hyperpage}{15}
\indexentry{Reserv\_1@{Reserv\_1}!common\_register\_space\_ext\_ram@{common\_register\_space\_ext\_ram}|hyperpage}{15}
\indexentry{common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}|hyperpage}{16}
\indexentry{common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}!PLC\_BusConfig\_B1@{PLC\_BusConfig\_B1}|hyperpage}{17}
\indexentry{PLC\_BusConfig\_B1@{PLC\_BusConfig\_B1}!common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}|hyperpage}{17}
\indexentry{common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}!PLC\_BusConfig\_B2@{PLC\_BusConfig\_B2}|hyperpage}{17}
\indexentry{PLC\_BusConfig\_B2@{PLC\_BusConfig\_B2}!common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}|hyperpage}{17}
\indexentry{common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}!PLC\_DeviceInfo@{PLC\_DeviceInfo}|hyperpage}{17}
\indexentry{PLC\_DeviceInfo@{PLC\_DeviceInfo}!common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}|hyperpage}{17}
\indexentry{common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}!PLC\_DeviceType@{PLC\_DeviceType}|hyperpage}{17}
\indexentry{PLC\_DeviceType@{PLC\_DeviceType}!common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}|hyperpage}{17}
\indexentry{common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}!PLC\_DualControl@{PLC\_DualControl}|hyperpage}{17}
\indexentry{PLC\_DualControl@{PLC\_DualControl}!common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}|hyperpage}{17}
\indexentry{common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}!PLC\_NumCrcErrorsForDefect\_B1@{PLC\_NumCrcErrorsForDefect\_B1}|hyperpage}{17}
\indexentry{PLC\_NumCrcErrorsForDefect\_B1@{PLC\_NumCrcErrorsForDefect\_B1}!common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}|hyperpage}{17}
\indexentry{common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}!PLC\_NumCrcErrorsForDefect\_B2@{PLC\_NumCrcErrorsForDefect\_B2}|hyperpage}{18}
\indexentry{PLC\_NumCrcErrorsForDefect\_B2@{PLC\_NumCrcErrorsForDefect\_B2}!common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}|hyperpage}{18}
\indexentry{common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}!PLC\_SerialNumber@{PLC\_SerialNumber}|hyperpage}{18}
\indexentry{PLC\_SerialNumber@{PLC\_SerialNumber}!common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}|hyperpage}{18}
\indexentry{common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}!PLC\_TimeoutForDefect\_B1@{PLC\_TimeoutForDefect\_B1}|hyperpage}{18}
\indexentry{PLC\_TimeoutForDefect\_B1@{PLC\_TimeoutForDefect\_B1}!common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}|hyperpage}{18}
\indexentry{common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}!PLC\_TimeoutForDefect\_B2@{PLC\_TimeoutForDefect\_B2}|hyperpage}{18}
\indexentry{PLC\_TimeoutForDefect\_B2@{PLC\_TimeoutForDefect\_B2}!common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}|hyperpage}{18}
\indexentry{common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}!PLC\_TimeSoloWork@{PLC\_TimeSoloWork}|hyperpage}{18}
\indexentry{PLC\_TimeSoloWork@{PLC\_TimeSoloWork}!common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}|hyperpage}{18}
\indexentry{common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}!PLC\_TimeToRepair@{PLC\_TimeToRepair}|hyperpage}{18}
\indexentry{PLC\_TimeToRepair@{PLC\_TimeToRepair}!common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}|hyperpage}{18}
\indexentry{common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}!Reserv\_2@{Reserv\_2}|hyperpage}{19}
\indexentry{Reserv\_2@{Reserv\_2}!common\_register\_space\_ext\_rom@{common\_register\_space\_ext\_rom}|hyperpage}{19}
\indexentry{config\_struct@{config\_struct}|hyperpage}{19}
\indexentry{config\_struct@{config\_struct}!add\_switch\_1@{add\_switch\_1}|hyperpage}{19}
\indexentry{add\_switch\_1@{add\_switch\_1}!config\_struct@{config\_struct}|hyperpage}{19}
\indexentry{config\_struct@{config\_struct}!add\_switch\_2@{add\_switch\_2}|hyperpage}{20}
\indexentry{add\_switch\_2@{add\_switch\_2}!config\_struct@{config\_struct}|hyperpage}{20}
\indexentry{config\_struct@{config\_struct}!main\_switch@{main\_switch}|hyperpage}{20}
\indexentry{main\_switch@{main\_switch}!config\_struct@{config\_struct}|hyperpage}{20}
\indexentry{config\_struct@{config\_struct}!reserv@{reserv}|hyperpage}{20}
\indexentry{reserv@{reserv}!config\_struct@{config\_struct}|hyperpage}{20}
\indexentry{device\_address\_struct@{device\_address\_struct}|hyperpage}{20}
\indexentry{device\_address\_struct@{device\_address\_struct}!chassis\_addr@{chassis\_addr}|hyperpage}{21}
\indexentry{chassis\_addr@{chassis\_addr}!device\_address\_struct@{device\_address\_struct}|hyperpage}{21}
\indexentry{device\_address\_struct@{device\_address\_struct}!module\_addr@{module\_addr}|hyperpage}{21}
\indexentry{module\_addr@{module\_addr}!device\_address\_struct@{device\_address\_struct}|hyperpage}{21}
\indexentry{device\_address\_struct@{device\_address\_struct}!reserv@{reserv}|hyperpage}{21}
\indexentry{reserv@{reserv}!device\_address\_struct@{device\_address\_struct}|hyperpage}{21}
\indexentry{device\_type\_struct@{device\_type\_struct}|hyperpage}{21}
\indexentry{device\_type\_struct@{device\_type\_struct}!batch@{batch}|hyperpage}{22}
\indexentry{batch@{batch}!device\_type\_struct@{device\_type\_struct}|hyperpage}{22}
\indexentry{device\_type\_struct@{device\_type\_struct}!modification@{modification}|hyperpage}{22}
\indexentry{modification@{modification}!device\_type\_struct@{device\_type\_struct}|hyperpage}{22}
\indexentry{device\_type\_struct@{device\_type\_struct}!reserv@{reserv}|hyperpage}{22}
\indexentry{reserv@{reserv}!device\_type\_struct@{device\_type\_struct}|hyperpage}{22}
\indexentry{device\_type\_struct@{device\_type\_struct}!revision@{revision}|hyperpage}{22}
\indexentry{revision@{revision}!device\_type\_struct@{device\_type\_struct}|hyperpage}{22}
\indexentry{device\_type\_struct@{device\_type\_struct}!type@{type}|hyperpage}{23}
\indexentry{type@{type}!device\_type\_struct@{device\_type\_struct}|hyperpage}{23}
\indexentry{device\_type\_struct@{device\_type\_struct}!use\_object@{use\_object}|hyperpage}{23}
\indexentry{use\_object@{use\_object}!device\_type\_struct@{device\_type\_struct}|hyperpage}{23}
\indexentry{heap\_struct@{heap\_struct}|hyperpage}{23}
\indexentry{heap\_struct@{heap\_struct}!memory\_page\_space@{memory\_page\_space}|hyperpage}{23}
\indexentry{memory\_page\_space@{memory\_page\_space}!heap\_struct@{heap\_struct}|hyperpage}{23}
\indexentry{heap\_struct@{heap\_struct}!memory\_page\_status@{memory\_page\_status}|hyperpage}{24}
\indexentry{memory\_page\_status@{memory\_page\_status}!heap\_struct@{heap\_struct}|hyperpage}{24}
\indexentry{list\_head\_struct@{list\_head\_struct}|hyperpage}{24}
\indexentry{list\_head\_struct@{list\_head\_struct}!next@{next}|hyperpage}{25}
\indexentry{next@{next}!list\_head\_struct@{list\_head\_struct}|hyperpage}{25}
\indexentry{list\_head\_struct@{list\_head\_struct}!prev@{prev}|hyperpage}{25}
\indexentry{prev@{prev}!list\_head\_struct@{list\_head\_struct}|hyperpage}{25}
\indexentry{mpa\_register\_space\_ext\_ram@{mpa\_register\_space\_ext\_ram}|hyperpage}{25}
\indexentry{mpa\_register\_space\_ext\_ram@{mpa\_register\_space\_ext\_ram}!AI\_CodeADC@{AI\_CodeADC}|hyperpage}{26}
\indexentry{AI\_CodeADC@{AI\_CodeADC}!mpa\_register\_space\_ext\_ram@{mpa\_register\_space\_ext\_ram}|hyperpage}{26}
\indexentry{mpa\_register\_space\_ext\_ram@{mpa\_register\_space\_ext\_ram}!AI\_DiagnosticChannel@{AI\_DiagnosticChannel}|hyperpage}{26}
\indexentry{AI\_DiagnosticChannel@{AI\_DiagnosticChannel}!mpa\_register\_space\_ext\_ram@{mpa\_register\_space\_ext\_ram}|hyperpage}{26}
\indexentry{mpa\_register\_space\_ext\_ram@{mpa\_register\_space\_ext\_ram}!AI\_PhysQuantFloat@{AI\_PhysQuantFloat}|hyperpage}{26}
\indexentry{AI\_PhysQuantFloat@{AI\_PhysQuantFloat}!mpa\_register\_space\_ext\_ram@{mpa\_register\_space\_ext\_ram}|hyperpage}{26}
\indexentry{mpa\_register\_space\_ext\_ram@{mpa\_register\_space\_ext\_ram}!AI\_RomRegs@{AI\_RomRegs}|hyperpage}{26}
\indexentry{AI\_RomRegs@{AI\_RomRegs}!mpa\_register\_space\_ext\_ram@{mpa\_register\_space\_ext\_ram}|hyperpage}{26}
\indexentry{mpa\_register\_space\_ext\_ram@{mpa\_register\_space\_ext\_ram}!AI\_SignalChanged@{AI\_SignalChanged}|hyperpage}{27}
\indexentry{AI\_SignalChanged@{AI\_SignalChanged}!mpa\_register\_space\_ext\_ram@{mpa\_register\_space\_ext\_ram}|hyperpage}{27}
\indexentry{mpa\_register\_space\_ext\_ram@{mpa\_register\_space\_ext\_ram}!Reserv\_6@{Reserv\_6}|hyperpage}{27}
\indexentry{Reserv\_6@{Reserv\_6}!mpa\_register\_space\_ext\_ram@{mpa\_register\_space\_ext\_ram}|hyperpage}{27}
\indexentry{mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}|hyperpage}{27}
\indexentry{mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}!AI\_MaxCodeADC@{AI\_MaxCodeADC}|hyperpage}{28}
\indexentry{AI\_MaxCodeADC@{AI\_MaxCodeADC}!mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}|hyperpage}{28}
\indexentry{mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}!AI\_MetrologDat@{AI\_MetrologDat}|hyperpage}{28}
\indexentry{AI\_MetrologDat@{AI\_MetrologDat}!mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}|hyperpage}{28}
\indexentry{mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}!AI\_MinCodeADC@{AI\_MinCodeADC}|hyperpage}{29}
\indexentry{AI\_MinCodeADC@{AI\_MinCodeADC}!mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}|hyperpage}{29}
\indexentry{mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}!AI\_NumForAverag@{AI\_NumForAverag}|hyperpage}{29}
\indexentry{AI\_NumForAverag@{AI\_NumForAverag}!mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}|hyperpage}{29}
\indexentry{mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}!AI\_OperMode@{AI\_OperMode}|hyperpage}{29}
\indexentry{AI\_OperMode@{AI\_OperMode}!mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}|hyperpage}{29}
\indexentry{mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}!AI\_PolynConst0@{AI\_PolynConst0}|hyperpage}{29}
\indexentry{AI\_PolynConst0@{AI\_PolynConst0}!mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}|hyperpage}{29}
\indexentry{mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}!AI\_PolynConst1@{AI\_PolynConst1}|hyperpage}{29}
\indexentry{AI\_PolynConst1@{AI\_PolynConst1}!mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}|hyperpage}{29}
\indexentry{mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}!AI\_PolynConst2@{AI\_PolynConst2}|hyperpage}{29}
\indexentry{AI\_PolynConst2@{AI\_PolynConst2}!mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}|hyperpage}{29}
\indexentry{mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}!AI\_PolynConst3@{AI\_PolynConst3}|hyperpage}{30}
\indexentry{AI\_PolynConst3@{AI\_PolynConst3}!mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}|hyperpage}{30}
\indexentry{mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}!AI\_PolynConst4@{AI\_PolynConst4}|hyperpage}{30}
\indexentry{AI\_PolynConst4@{AI\_PolynConst4}!mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}|hyperpage}{30}
\indexentry{mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}!AI\_PolynConst5@{AI\_PolynConst5}|hyperpage}{30}
\indexentry{AI\_PolynConst5@{AI\_PolynConst5}!mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}|hyperpage}{30}
\indexentry{mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}!AI\_PolynConst6@{AI\_PolynConst6}|hyperpage}{30}
\indexentry{AI\_PolynConst6@{AI\_PolynConst6}!mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}|hyperpage}{30}
\indexentry{mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}!Reserv\_3@{Reserv\_3}|hyperpage}{30}
\indexentry{Reserv\_3@{Reserv\_3}!mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}|hyperpage}{30}
\indexentry{mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}!Reserv\_4@{Reserv\_4}|hyperpage}{30}
\indexentry{Reserv\_4@{Reserv\_4}!mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}|hyperpage}{30}
\indexentry{mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}!Reserv\_5@{Reserv\_5}|hyperpage}{31}
\indexentry{Reserv\_5@{Reserv\_5}!mpa\_register\_space\_ext\_rom@{mpa\_register\_space\_ext\_rom}|hyperpage}{31}
\indexentry{packet\_header\_struct@{packet\_header\_struct}|hyperpage}{31}
\indexentry{packet\_header\_struct@{packet\_header\_struct}!cmd\_number@{cmd\_number}|hyperpage}{31}
\indexentry{cmd\_number@{cmd\_number}!packet\_header\_struct@{packet\_header\_struct}|hyperpage}{31}
\indexentry{packet\_header\_struct@{packet\_header\_struct}!header@{header}|hyperpage}{32}
\indexentry{header@{header}!packet\_header\_struct@{packet\_header\_struct}|hyperpage}{32}
\indexentry{packet\_header\_struct@{packet\_header\_struct}!packet\_length@{packet\_length}|hyperpage}{32}
\indexentry{packet\_length@{packet\_length}!packet\_header\_struct@{packet\_header\_struct}|hyperpage}{32}
\indexentry{packet\_header\_struct@{packet\_header\_struct}!receiver\_addr@{receiver\_addr}|hyperpage}{32}
\indexentry{receiver\_addr@{receiver\_addr}!packet\_header\_struct@{packet\_header\_struct}|hyperpage}{32}
\indexentry{packet\_header\_struct@{packet\_header\_struct}!sender\_addr@{sender\_addr}|hyperpage}{32}
\indexentry{sender\_addr@{sender\_addr}!packet\_header\_struct@{packet\_header\_struct}|hyperpage}{32}
\indexentry{packet\_header\_struct@{packet\_header\_struct}!service\_byte@{service\_byte}|hyperpage}{32}
\indexentry{service\_byte@{service\_byte}!packet\_header\_struct@{packet\_header\_struct}|hyperpage}{32}
\indexentry{packet\_tail\_Struct@{packet\_tail\_Struct}|hyperpage}{33}
\indexentry{packet\_tail\_Struct@{packet\_tail\_Struct}!checksum@{checksum}|hyperpage}{33}
\indexentry{checksum@{checksum}!packet\_tail\_Struct@{packet\_tail\_Struct}|hyperpage}{33}
\indexentry{packet\_tail\_Struct@{packet\_tail\_Struct}!end@{end}|hyperpage}{33}
\indexentry{end@{end}!packet\_tail\_Struct@{packet\_tail\_Struct}|hyperpage}{33}
\indexentry{plc\_sof\_ver\_struct@{plc\_sof\_ver\_struct}|hyperpage}{33}
\indexentry{plc\_sof\_ver\_struct@{plc\_sof\_ver\_struct}!add\_info@{add\_info}|hyperpage}{34}
\indexentry{add\_info@{add\_info}!plc\_sof\_ver\_struct@{plc\_sof\_ver\_struct}|hyperpage}{34}
\indexentry{plc\_sof\_ver\_struct@{plc\_sof\_ver\_struct}!develop@{develop}|hyperpage}{34}
\indexentry{develop@{develop}!plc\_sof\_ver\_struct@{plc\_sof\_ver\_struct}|hyperpage}{34}
\indexentry{plc\_sof\_ver\_struct@{plc\_sof\_ver\_struct}!modification@{modification}|hyperpage}{34}
\indexentry{modification@{modification}!plc\_sof\_ver\_struct@{plc\_sof\_ver\_struct}|hyperpage}{34}
\indexentry{plc\_sof\_ver\_struct@{plc\_sof\_ver\_struct}!revision@{revision}|hyperpage}{34}
\indexentry{revision@{revision}!plc\_sof\_ver\_struct@{plc\_sof\_ver\_struct}|hyperpage}{34}
\indexentry{plc\_sof\_ver\_struct@{plc\_sof\_ver\_struct}!soft\_ver@{soft\_ver}|hyperpage}{35}
\indexentry{soft\_ver@{soft\_ver}!plc\_sof\_ver\_struct@{plc\_sof\_ver\_struct}|hyperpage}{35}
\indexentry{plc\_sof\_ver\_struct@{plc\_sof\_ver\_struct}!type@{type}|hyperpage}{35}
\indexentry{type@{type}!plc\_sof\_ver\_struct@{plc\_sof\_ver\_struct}|hyperpage}{35}
\indexentry{power\_failure\_struct@{power\_failure\_struct}|hyperpage}{35}
\indexentry{power\_failure\_struct@{power\_failure\_struct}!reserv@{reserv}|hyperpage}{36}
\indexentry{reserv@{reserv}!power\_failure\_struct@{power\_failure\_struct}|hyperpage}{36}
\indexentry{power\_failure\_struct@{power\_failure\_struct}!v1\_3\_3@{v1\_3\_3}|hyperpage}{36}
\indexentry{v1\_3\_3@{v1\_3\_3}!power\_failure\_struct@{power\_failure\_struct}|hyperpage}{36}
\indexentry{power\_failure\_struct@{power\_failure\_struct}!v1\_5@{v1\_5}|hyperpage}{36}
\indexentry{v1\_5@{v1\_5}!power\_failure\_struct@{power\_failure\_struct}|hyperpage}{36}
\indexentry{power\_failure\_struct@{power\_failure\_struct}!v2\_3\_3@{v2\_3\_3}|hyperpage}{36}
\indexentry{v2\_3\_3@{v2\_3\_3}!power\_failure\_struct@{power\_failure\_struct}|hyperpage}{36}
\indexentry{power\_failure\_struct@{power\_failure\_struct}!v2\_5@{v2\_5}|hyperpage}{36}
\indexentry{v2\_5@{v2\_5}!power\_failure\_struct@{power\_failure\_struct}|hyperpage}{36}
\indexentry{ram\_data\_struct@{ram\_data\_struct}|hyperpage}{37}
\indexentry{ram\_data\_struct@{ram\_data\_struct}!common\_ram\_register\_space@{common\_ram\_register\_space}|hyperpage}{38}
\indexentry{common\_ram\_register\_space@{common\_ram\_register\_space}!ram\_data\_struct@{ram\_data\_struct}|hyperpage}{38}
\indexentry{ram\_data\_struct@{ram\_data\_struct}!crc\_table@{crc\_table}|hyperpage}{38}
\indexentry{crc\_table@{crc\_table}!ram\_data\_struct@{ram\_data\_struct}|hyperpage}{38}
\indexentry{ram\_data\_struct@{ram\_data\_struct}!mpa\_ram\_register\_space@{mpa\_ram\_register\_space}|hyperpage}{38}
\indexentry{mpa\_ram\_register\_space@{mpa\_ram\_register\_space}!ram\_data\_struct@{ram\_data\_struct}|hyperpage}{38}
\indexentry{ram\_data\_struct@{ram\_data\_struct}!packet\_rx@{packet\_rx}|hyperpage}{38}
\indexentry{packet\_rx@{packet\_rx}!ram\_data\_struct@{ram\_data\_struct}|hyperpage}{38}
\indexentry{ram\_data\_struct@{ram\_data\_struct}!packet\_tx@{packet\_tx}|hyperpage}{38}
\indexentry{packet\_tx@{packet\_tx}!ram\_data\_struct@{ram\_data\_struct}|hyperpage}{38}
\indexentry{ram\_data\_struct@{ram\_data\_struct}!Reserv@{Reserv}|hyperpage}{39}
\indexentry{Reserv@{Reserv}!ram\_data\_struct@{ram\_data\_struct}|hyperpage}{39}
\indexentry{ram\_data\_struct@{ram\_data\_struct}!rx\_packet\_struct@{rx\_packet\_struct}|hyperpage}{39}
\indexentry{rx\_packet\_struct@{rx\_packet\_struct}!ram\_data\_struct@{ram\_data\_struct}|hyperpage}{39}
\indexentry{ram\_data\_struct@{ram\_data\_struct}!service\_byte\_pm@{service\_byte\_pm}|hyperpage}{39}
\indexentry{service\_byte\_pm@{service\_byte\_pm}!ram\_data\_struct@{ram\_data\_struct}|hyperpage}{39}
\indexentry{ram\_data\_struct@{ram\_data\_struct}!service\_byte\_um@{service\_byte\_um}|hyperpage}{39}
\indexentry{service\_byte\_um@{service\_byte\_um}!ram\_data\_struct@{ram\_data\_struct}|hyperpage}{39}
\indexentry{ram\_data\_struct@{ram\_data\_struct}!spi\_1\_rx\_buffer@{spi\_1\_rx\_buffer}|hyperpage}{39}
\indexentry{spi\_1\_rx\_buffer@{spi\_1\_rx\_buffer}!ram\_data\_struct@{ram\_data\_struct}|hyperpage}{39}
\indexentry{ram\_data\_struct@{ram\_data\_struct}!start\_struct@{start\_struct}|hyperpage}{39}
\indexentry{start\_struct@{start\_struct}!ram\_data\_struct@{ram\_data\_struct}|hyperpage}{39}
\indexentry{ram\_data\_struct@{ram\_data\_struct}!tx\_data@{tx\_data}|hyperpage}{40}
\indexentry{tx\_data@{tx\_data}!ram\_data\_struct@{ram\_data\_struct}|hyperpage}{40}
\indexentry{ram\_data\_struct@{ram\_data\_struct}!tx\_packet\_struct@{tx\_packet\_struct}|hyperpage}{40}
\indexentry{tx\_packet\_struct@{tx\_packet\_struct}!ram\_data\_struct@{ram\_data\_struct}|hyperpage}{40}
\indexentry{ram\_data\_struct@{ram\_data\_struct}!uart1\_rx\_buffer@{uart1\_rx\_buffer}|hyperpage}{40}
\indexentry{uart1\_rx\_buffer@{uart1\_rx\_buffer}!ram\_data\_struct@{ram\_data\_struct}|hyperpage}{40}
\indexentry{ram\_data\_struct@{ram\_data\_struct}!uart2\_rx\_buffer@{uart2\_rx\_buffer}|hyperpage}{40}
\indexentry{uart2\_rx\_buffer@{uart2\_rx\_buffer}!ram\_data\_struct@{ram\_data\_struct}|hyperpage}{40}
\indexentry{range\_start\_struct@{range\_start\_struct}|hyperpage}{40}
\indexentry{range\_start\_struct@{range\_start\_struct}!address@{address}|hyperpage}{41}
\indexentry{address@{address}!range\_start\_struct@{range\_start\_struct}|hyperpage}{41}
\indexentry{range\_start\_struct@{range\_start\_struct}!range\_type@{range\_type}|hyperpage}{41}
\indexentry{range\_type@{range\_type}!range\_start\_struct@{range\_start\_struct}|hyperpage}{41}
\indexentry{range\_start\_struct@{range\_start\_struct}!size@{size}|hyperpage}{41}
\indexentry{size@{size}!range\_start\_struct@{range\_start\_struct}|hyperpage}{41}
\indexentry{range\_start\_struct@{range\_start\_struct}!start\_channel\_num@{start\_channel\_num}|hyperpage}{41}
\indexentry{start\_channel\_num@{start\_channel\_num}!range\_start\_struct@{range\_start\_struct}|hyperpage}{41}
\indexentry{rom\_data\_struct@{rom\_data\_struct}|hyperpage}{42}
\indexentry{rom\_data\_struct@{rom\_data\_struct}!common\_rom\_registers\_space@{common\_rom\_registers\_space}|hyperpage}{43}
\indexentry{common\_rom\_registers\_space@{common\_rom\_registers\_space}!rom\_data\_struct@{rom\_data\_struct}|hyperpage}{43}
\indexentry{rom\_data\_struct@{rom\_data\_struct}!mpa\_rom\_registers\_space@{mpa\_rom\_registers\_space}|hyperpage}{43}
\indexentry{mpa\_rom\_registers\_space@{mpa\_rom\_registers\_space}!rom\_data\_struct@{rom\_data\_struct}|hyperpage}{43}
\indexentry{self\_diag\_struct@{self\_diag\_struct}|hyperpage}{43}
\indexentry{self\_diag\_struct@{self\_diag\_struct}!fail\_chanels@{fail\_chanels}|hyperpage}{44}
\indexentry{fail\_chanels@{fail\_chanels}!self\_diag\_struct@{self\_diag\_struct}|hyperpage}{44}
\indexentry{self\_diag\_struct@{self\_diag\_struct}!fail\_crc\_firmware@{fail\_crc\_firmware}|hyperpage}{44}
\indexentry{fail\_crc\_firmware@{fail\_crc\_firmware}!self\_diag\_struct@{self\_diag\_struct}|hyperpage}{44}
\indexentry{self\_diag\_struct@{self\_diag\_struct}!fail\_download\_rom@{fail\_download\_rom}|hyperpage}{44}
\indexentry{fail\_download\_rom@{fail\_download\_rom}!self\_diag\_struct@{self\_diag\_struct}|hyperpage}{44}
\indexentry{self\_diag\_struct@{self\_diag\_struct}!fail\_firmware\_1\_bus@{fail\_firmware\_1\_bus}|hyperpage}{44}
\indexentry{fail\_firmware\_1\_bus@{fail\_firmware\_1\_bus}!self\_diag\_struct@{self\_diag\_struct}|hyperpage}{44}
\indexentry{self\_diag\_struct@{self\_diag\_struct}!fail\_firmware\_2\_bus@{fail\_firmware\_2\_bus}|hyperpage}{44}
\indexentry{fail\_firmware\_2\_bus@{fail\_firmware\_2\_bus}!self\_diag\_struct@{self\_diag\_struct}|hyperpage}{44}
\indexentry{self\_diag\_struct@{self\_diag\_struct}!fail\_firmware\_ram@{fail\_firmware\_ram}|hyperpage}{44}
\indexentry{fail\_firmware\_ram@{fail\_firmware\_ram}!self\_diag\_struct@{self\_diag\_struct}|hyperpage}{44}
\indexentry{self\_diag\_struct@{self\_diag\_struct}!fail\_soft\_ver@{fail\_soft\_ver}|hyperpage}{45}
\indexentry{fail\_soft\_ver@{fail\_soft\_ver}!self\_diag\_struct@{self\_diag\_struct}|hyperpage}{45}
\indexentry{self\_diag\_struct@{self\_diag\_struct}!power\_fail@{power\_fail}|hyperpage}{45}
\indexentry{power\_fail@{power\_fail}!self\_diag\_struct@{self\_diag\_struct}|hyperpage}{45}
\indexentry{self\_diag\_struct@{self\_diag\_struct}!reserv@{reserv}|hyperpage}{45}
\indexentry{reserv@{reserv}!self\_diag\_struct@{self\_diag\_struct}|hyperpage}{45}
\indexentry{self\_diag\_struct@{self\_diag\_struct}!reserv1@{reserv1}|hyperpage}{45}
\indexentry{reserv1@{reserv1}!self\_diag\_struct@{self\_diag\_struct}|hyperpage}{45}
\indexentry{service\_byte\_struct\_pm@{service\_byte\_struct\_pm}|hyperpage}{45}
\indexentry{service\_byte\_struct\_pm@{service\_byte\_struct\_pm}!both\_control@{both\_control}|hyperpage}{46}
\indexentry{both\_control@{both\_control}!service\_byte\_struct\_pm@{service\_byte\_struct\_pm}|hyperpage}{46}
\indexentry{service\_byte\_struct\_pm@{service\_byte\_struct\_pm}!fail\_bus\_1@{fail\_bus\_1}|hyperpage}{46}
\indexentry{fail\_bus\_1@{fail\_bus\_1}!service\_byte\_struct\_pm@{service\_byte\_struct\_pm}|hyperpage}{46}
\indexentry{service\_byte\_struct\_pm@{service\_byte\_struct\_pm}!fail\_bus\_2@{fail\_bus\_2}|hyperpage}{46}
\indexentry{fail\_bus\_2@{fail\_bus\_2}!service\_byte\_struct\_pm@{service\_byte\_struct\_pm}|hyperpage}{46}
\indexentry{service\_byte\_struct\_pm@{service\_byte\_struct\_pm}!init@{init}|hyperpage}{46}
\indexentry{init@{init}!service\_byte\_struct\_pm@{service\_byte\_struct\_pm}|hyperpage}{46}
\indexentry{service\_byte\_struct\_pm@{service\_byte\_struct\_pm}!master@{master}|hyperpage}{47}
\indexentry{master@{master}!service\_byte\_struct\_pm@{service\_byte\_struct\_pm}|hyperpage}{47}
\indexentry{service\_byte\_struct\_pm@{service\_byte\_struct\_pm}!reserv\_1@{reserv\_1}|hyperpage}{47}
\indexentry{reserv\_1@{reserv\_1}!service\_byte\_struct\_pm@{service\_byte\_struct\_pm}|hyperpage}{47}
\indexentry{service\_byte\_struct\_pm@{service\_byte\_struct\_pm}!reserv\_2@{reserv\_2}|hyperpage}{47}
\indexentry{reserv\_2@{reserv\_2}!service\_byte\_struct\_pm@{service\_byte\_struct\_pm}|hyperpage}{47}
\indexentry{service\_byte\_struct\_pm@{service\_byte\_struct\_pm}!self\_diagnostics\_error@{self\_diagnostics\_error}|hyperpage}{47}
\indexentry{self\_diagnostics\_error@{self\_diagnostics\_error}!service\_byte\_struct\_pm@{service\_byte\_struct\_pm}|hyperpage}{47}
\indexentry{service\_byte\_struct\_um@{service\_byte\_struct\_um}|hyperpage}{47}
\indexentry{service\_byte\_struct\_um@{service\_byte\_struct\_um}!last\_answer@{last\_answer}|hyperpage}{48}
\indexentry{last\_answer@{last\_answer}!service\_byte\_struct\_um@{service\_byte\_struct\_um}|hyperpage}{48}
\indexentry{service\_byte\_struct\_um@{service\_byte\_struct\_um}!ready\_to\_control@{ready\_to\_control}|hyperpage}{48}
\indexentry{ready\_to\_control@{ready\_to\_control}!service\_byte\_struct\_um@{service\_byte\_struct\_um}|hyperpage}{48}
\indexentry{service\_byte\_struct\_um@{service\_byte\_struct\_um}!reserv@{reserv}|hyperpage}{48}
\indexentry{reserv@{reserv}!service\_byte\_struct\_um@{service\_byte\_struct\_um}|hyperpage}{48}
\indexentry{spi\_config\_data@{spi\_config\_data}|hyperpage}{49}
\indexentry{spi\_config\_data@{spi\_config\_data}!buffer@{buffer}|hyperpage}{49}
\indexentry{buffer@{buffer}!spi\_config\_data@{spi\_config\_data}|hyperpage}{49}
\indexentry{spi\_config\_data@{spi\_config\_data}!buffer\_counter@{buffer\_counter}|hyperpage}{50}
\indexentry{buffer\_counter@{buffer\_counter}!spi\_config\_data@{spi\_config\_data}|hyperpage}{50}
\indexentry{spi\_config\_data@{spi\_config\_data}!IRQn@{IRQn}|hyperpage}{50}
\indexentry{IRQn@{IRQn}!spi\_config\_data@{spi\_config\_data}|hyperpage}{50}
\indexentry{spi\_config\_data@{spi\_config\_data}!RST\_CLK\_PCLK\_SPIn@{RST\_CLK\_PCLK\_SPIn}|hyperpage}{50}
\indexentry{RST\_CLK\_PCLK\_SPIn@{RST\_CLK\_PCLK\_SPIn}!spi\_config\_data@{spi\_config\_data}|hyperpage}{50}
\indexentry{spi\_config\_data@{spi\_config\_data}!SPI@{SPI}|hyperpage}{50}
\indexentry{SPI@{SPI}!spi\_config\_data@{spi\_config\_data}|hyperpage}{50}
\indexentry{spi\_config\_data@{spi\_config\_data}!spi\_dma\_ch@{spi\_dma\_ch}|hyperpage}{50}
\indexentry{spi\_dma\_ch@{spi\_dma\_ch}!spi\_config\_data@{spi\_config\_data}|hyperpage}{50}
\indexentry{spi\_config\_data@{spi\_config\_data}!SSPx@{SSPx}|hyperpage}{50}
\indexentry{SSPx@{SSPx}!spi\_config\_data@{spi\_config\_data}|hyperpage}{50}
\indexentry{spi\_dma\_params@{spi\_dma\_params}|hyperpage}{51}
\indexentry{spi\_dma\_params@{spi\_dma\_params}!dma\_channel@{dma\_channel}|hyperpage}{51}
\indexentry{dma\_channel@{dma\_channel}!spi\_dma\_params@{spi\_dma\_params}|hyperpage}{51}
\indexentry{spi\_dma\_params@{spi\_dma\_params}!DMA\_Channel\_SPI\_RX@{DMA\_Channel\_SPI\_RX}|hyperpage}{51}
\indexentry{DMA\_Channel\_SPI\_RX@{DMA\_Channel\_SPI\_RX}!spi\_dma\_params@{spi\_dma\_params}|hyperpage}{51}
\indexentry{spi\_dma\_params@{spi\_dma\_params}!DMA\_InitStructure\_SPI\_RX@{DMA\_InitStructure\_SPI\_RX}|hyperpage}{52}
\indexentry{DMA\_InitStructure\_SPI\_RX@{DMA\_InitStructure\_SPI\_RX}!spi\_dma\_params@{spi\_dma\_params}|hyperpage}{52}
\indexentry{spi\_dma\_params@{spi\_dma\_params}!dma\_irq\_counter@{dma\_irq\_counter}|hyperpage}{52}
\indexentry{dma\_irq\_counter@{dma\_irq\_counter}!spi\_dma\_params@{spi\_dma\_params}|hyperpage}{52}
\indexentry{start\_struct\_ext\_ram@{start\_struct\_ext\_ram}|hyperpage}{52}
\indexentry{start\_struct\_ext\_ram@{start\_struct\_ext\_ram}!flag\_change\_struct@{flag\_change\_struct}|hyperpage}{53}
\indexentry{flag\_change\_struct@{flag\_change\_struct}!start\_struct\_ext\_ram@{start\_struct\_ext\_ram}|hyperpage}{53}
\indexentry{start\_struct\_ext\_ram@{start\_struct\_ext\_ram}!length@{length}|hyperpage}{53}
\indexentry{length@{length}!start\_struct\_ext\_ram@{start\_struct\_ext\_ram}|hyperpage}{53}
\indexentry{start\_struct\_ext\_ram@{start\_struct\_ext\_ram}!number\_of\_ranges@{number\_of\_ranges}|hyperpage}{53}
\indexentry{number\_of\_ranges@{number\_of\_ranges}!start\_struct\_ext\_ram@{start\_struct\_ext\_ram}|hyperpage}{53}
\indexentry{start\_struct\_ext\_ram@{start\_struct\_ext\_ram}!ranges\_in\_start\_struct@{ranges\_in\_start\_struct}|hyperpage}{53}
\indexentry{ranges\_in\_start\_struct@{ranges\_in\_start\_struct}!start\_struct\_ext\_ram@{start\_struct\_ext\_ram}|hyperpage}{53}
\indexentry{start\_struct\_ext\_ram@{start\_struct\_ext\_ram}!text\_info@{text\_info}|hyperpage}{54}
\indexentry{text\_info@{text\_info}!start\_struct\_ext\_ram@{start\_struct\_ext\_ram}|hyperpage}{54}
\indexentry{timer\_config\_struct@{timer\_config\_struct}|hyperpage}{54}
\indexentry{timer\_config\_struct@{timer\_config\_struct}!sTIM\_ChnInit@{sTIM\_ChnInit}|hyperpage}{54}
\indexentry{sTIM\_ChnInit@{sTIM\_ChnInit}!timer\_config\_struct@{timer\_config\_struct}|hyperpage}{54}
\indexentry{timer\_config\_struct@{timer\_config\_struct}!timer\_cnt@{timer\_cnt}|hyperpage}{55}
\indexentry{timer\_cnt@{timer\_cnt}!timer\_config\_struct@{timer\_config\_struct}|hyperpage}{55}
\indexentry{timer\_config\_struct@{timer\_config\_struct}!TIMER\_STATUS@{TIMER\_STATUS}|hyperpage}{55}
\indexentry{TIMER\_STATUS@{TIMER\_STATUS}!timer\_config\_struct@{timer\_config\_struct}|hyperpage}{55}
\indexentry{timer\_config\_struct@{timer\_config\_struct}!TIMERInitStruct@{TIMERInitStruct}|hyperpage}{55}
\indexentry{TIMERInitStruct@{TIMERInitStruct}!timer\_config\_struct@{timer\_config\_struct}|hyperpage}{55}
\indexentry{timer\_config\_struct@{timer\_config\_struct}!TIMERx@{TIMERx}|hyperpage}{55}
\indexentry{TIMERx@{TIMERx}!timer\_config\_struct@{timer\_config\_struct}|hyperpage}{55}
\indexentry{timer\_irq\_list\_struct@{timer\_irq\_list\_struct}|hyperpage}{56}
\indexentry{timer\_irq\_list\_struct@{timer\_irq\_list\_struct}!data@{data}|hyperpage}{56}
\indexentry{data@{data}!timer\_irq\_list\_struct@{timer\_irq\_list\_struct}|hyperpage}{56}
\indexentry{timer\_irq\_list\_struct@{timer\_irq\_list\_struct}!event@{event}|hyperpage}{56}
\indexentry{event@{event}!timer\_irq\_list\_struct@{timer\_irq\_list\_struct}|hyperpage}{56}
\indexentry{timer\_irq\_list\_struct@{timer\_irq\_list\_struct}!handler@{handler}|hyperpage}{57}
\indexentry{handler@{handler}!timer\_irq\_list\_struct@{timer\_irq\_list\_struct}|hyperpage}{57}
\indexentry{timer\_irq\_list\_struct@{timer\_irq\_list\_struct}!list@{list}|hyperpage}{57}
\indexentry{list@{list}!timer\_irq\_list\_struct@{timer\_irq\_list\_struct}|hyperpage}{57}
\indexentry{tx\_rx\_packet\_struct@{tx\_rx\_packet\_struct}|hyperpage}{57}
\indexentry{tx\_rx\_packet\_struct@{tx\_rx\_packet\_struct}!cmd\_with\_data@{cmd\_with\_data}|hyperpage}{58}
\indexentry{cmd\_with\_data@{cmd\_with\_data}!tx\_rx\_packet\_struct@{tx\_rx\_packet\_struct}|hyperpage}{58}
\indexentry{tx\_rx\_packet\_struct@{tx\_rx\_packet\_struct}!packet\_header@{packet\_header}|hyperpage}{58}
\indexentry{packet\_header@{packet\_header}!tx\_rx\_packet\_struct@{tx\_rx\_packet\_struct}|hyperpage}{58}
\indexentry{tx\_rx\_packet\_struct@{tx\_rx\_packet\_struct}!packet\_tail@{packet\_tail}|hyperpage}{58}
\indexentry{packet\_tail@{packet\_tail}!tx\_rx\_packet\_struct@{tx\_rx\_packet\_struct}|hyperpage}{58}
\indexentry{uart\_config\_data@{uart\_config\_data}|hyperpage}{59}
\indexentry{uart\_config\_data@{uart\_config\_data}!buffer@{buffer}|hyperpage}{60}
\indexentry{buffer@{buffer}!uart\_config\_data@{uart\_config\_data}|hyperpage}{60}
\indexentry{uart\_config\_data@{uart\_config\_data}!buffer\_count@{buffer\_count}|hyperpage}{60}
\indexentry{buffer\_count@{buffer\_count}!uart\_config\_data@{uart\_config\_data}|hyperpage}{60}
\indexentry{uart\_config\_data@{uart\_config\_data}!IRQn@{IRQn}|hyperpage}{60}
\indexentry{IRQn@{IRQn}!uart\_config\_data@{uart\_config\_data}|hyperpage}{60}
\indexentry{uart\_config\_data@{uart\_config\_data}!read\_pos@{read\_pos}|hyperpage}{60}
\indexentry{read\_pos@{read\_pos}!uart\_config\_data@{uart\_config\_data}|hyperpage}{60}
\indexentry{uart\_config\_data@{uart\_config\_data}!RST\_CLK\_PCLK\_UARTn@{RST\_CLK\_PCLK\_UARTn}|hyperpage}{60}
\indexentry{RST\_CLK\_PCLK\_UARTn@{RST\_CLK\_PCLK\_UARTn}!uart\_config\_data@{uart\_config\_data}|hyperpage}{60}
\indexentry{uart\_config\_data@{uart\_config\_data}!UART@{UART}|hyperpage}{60}
\indexentry{UART@{UART}!uart\_config\_data@{uart\_config\_data}|hyperpage}{60}
\indexentry{uart\_config\_data@{uart\_config\_data}!uart\_dma\_ch@{uart\_dma\_ch}|hyperpage}{61}
\indexentry{uart\_dma\_ch@{uart\_dma\_ch}!uart\_config\_data@{uart\_config\_data}|hyperpage}{61}
\indexentry{uart\_config\_data@{uart\_config\_data}!UART\_HCLKdiv@{UART\_HCLKdiv}|hyperpage}{61}
\indexentry{UART\_HCLKdiv@{UART\_HCLKdiv}!uart\_config\_data@{uart\_config\_data}|hyperpage}{61}
\indexentry{uart\_config\_data@{uart\_config\_data}!uart\_timeouts@{uart\_timeouts}|hyperpage}{61}
\indexentry{uart\_timeouts@{uart\_timeouts}!uart\_config\_data@{uart\_config\_data}|hyperpage}{61}
\indexentry{uart\_config\_data@{uart\_config\_data}!UARTx@{UARTx}|hyperpage}{61}
\indexentry{UARTx@{UARTx}!uart\_config\_data@{uart\_config\_data}|hyperpage}{61}
\indexentry{uart\_dma\_params@{uart\_dma\_params}|hyperpage}{61}
\indexentry{uart\_dma\_params@{uart\_dma\_params}!dma\_channel@{dma\_channel}|hyperpage}{62}
\indexentry{dma\_channel@{dma\_channel}!uart\_dma\_params@{uart\_dma\_params}|hyperpage}{62}
\indexentry{uart\_dma\_params@{uart\_dma\_params}!DMA\_Channel\_UART\_RX@{DMA\_Channel\_UART\_RX}|hyperpage}{62}
\indexentry{DMA\_Channel\_UART\_RX@{DMA\_Channel\_UART\_RX}!uart\_dma\_params@{uart\_dma\_params}|hyperpage}{62}
\indexentry{uart\_dma\_params@{uart\_dma\_params}!DMA\_InitStructure\_UART\_RX@{DMA\_InitStructure\_UART\_RX}|hyperpage}{62}
\indexentry{DMA\_InitStructure\_UART\_RX@{DMA\_InitStructure\_UART\_RX}!uart\_dma\_params@{uart\_dma\_params}|hyperpage}{62}
\indexentry{uart\_dma\_params@{uart\_dma\_params}!dma\_irq\_counter@{dma\_irq\_counter}|hyperpage}{62}
\indexentry{dma\_irq\_counter@{dma\_irq\_counter}!uart\_dma\_params@{uart\_dma\_params}|hyperpage}{62}
\indexentry{uart\_timeouts@{uart\_timeouts}|hyperpage}{63}
\indexentry{uart\_timeouts@{uart\_timeouts}!read\_timeout\_flag@{read\_timeout\_flag}|hyperpage}{64}
\indexentry{read\_timeout\_flag@{read\_timeout\_flag}!uart\_timeouts@{uart\_timeouts}|hyperpage}{64}
\indexentry{uart\_timeouts@{uart\_timeouts}!read\_val\_timeout@{read\_val\_timeout}|hyperpage}{64}
\indexentry{read\_val\_timeout@{read\_val\_timeout}!uart\_timeouts@{uart\_timeouts}|hyperpage}{64}
\indexentry{uart\_timeouts@{uart\_timeouts}!timer\_n\_timeout@{timer\_n\_timeout}|hyperpage}{64}
\indexentry{timer\_n\_timeout@{timer\_n\_timeout}!uart\_timeouts@{uart\_timeouts}|hyperpage}{64}
\indexentry{uart\_timeouts@{uart\_timeouts}!write\_timeout\_flag@{write\_timeout\_flag}|hyperpage}{64}
\indexentry{write\_timeout\_flag@{write\_timeout\_flag}!uart\_timeouts@{uart\_timeouts}|hyperpage}{64}
\indexentry{uart\_timeouts@{uart\_timeouts}!write\_val\_timeout@{write\_val\_timeout}|hyperpage}{64}
\indexentry{write\_val\_timeout@{write\_val\_timeout}!uart\_timeouts@{uart\_timeouts}|hyperpage}{64}
\indexentry{1273pv19t.c@{1273pv19t.c}|hyperpage}{65}
\indexentry{1273pv19t.c@{1273pv19t.c}!adc\_gpio\_config@{adc\_gpio\_config}|hyperpage}{66}
\indexentry{adc\_gpio\_config@{adc\_gpio\_config}!1273pv19t.c@{1273pv19t.c}|hyperpage}{66}
\indexentry{1273pv19t.c@{1273pv19t.c}!adc\_init@{adc\_init}|hyperpage}{67}
\indexentry{adc\_init@{adc\_init}!1273pv19t.c@{1273pv19t.c}|hyperpage}{67}
\indexentry{1273pv19t.c@{1273pv19t.c}!adc\_reset@{adc\_reset}|hyperpage}{68}
\indexentry{adc\_reset@{adc\_reset}!1273pv19t.c@{1273pv19t.c}|hyperpage}{68}
\indexentry{1273pv19t.c@{1273pv19t.c}!adc\_1@{adc\_1}|hyperpage}{68}
\indexentry{adc\_1@{adc\_1}!1273pv19t.c@{1273pv19t.c}|hyperpage}{68}
\indexentry{1273pv19t.c@{1273pv19t.c}!spi\_1@{spi\_1}|hyperpage}{68}
\indexentry{spi\_1@{spi\_1}!1273pv19t.c@{1273pv19t.c}|hyperpage}{68}
\indexentry{1273pv19t.c@{1273pv19t.c}!timer\_2@{timer\_2}|hyperpage}{68}
\indexentry{timer\_2@{timer\_2}!1273pv19t.c@{1273pv19t.c}|hyperpage}{68}
\indexentry{1273pv19t.h@{1273pv19t.h}|hyperpage}{69}
\indexentry{1273pv19t.h@{1273pv19t.h}!PIN\_ADC\_MODE\_A0@{PIN\_ADC\_MODE\_A0}|hyperpage}{70}
\indexentry{PIN\_ADC\_MODE\_A0@{PIN\_ADC\_MODE\_A0}!1273pv19t.h@{1273pv19t.h}|hyperpage}{70}
\indexentry{1273pv19t.h@{1273pv19t.h}!PIN\_ADC\_MODE\_A1@{PIN\_ADC\_MODE\_A1}|hyperpage}{70}
\indexentry{PIN\_ADC\_MODE\_A1@{PIN\_ADC\_MODE\_A1}!1273pv19t.h@{1273pv19t.h}|hyperpage}{70}
\indexentry{1273pv19t.h@{1273pv19t.h}!PIN\_ADC\_NSS@{PIN\_ADC\_NSS}|hyperpage}{71}
\indexentry{PIN\_ADC\_NSS@{PIN\_ADC\_NSS}!1273pv19t.h@{1273pv19t.h}|hyperpage}{71}
\indexentry{1273pv19t.h@{1273pv19t.h}!PIN\_ADC\_RST@{PIN\_ADC\_RST}|hyperpage}{71}
\indexentry{PIN\_ADC\_RST@{PIN\_ADC\_RST}!1273pv19t.h@{1273pv19t.h}|hyperpage}{71}
\indexentry{1273pv19t.h@{1273pv19t.h}!PIN\_ADC\_SDIFS\_IRQ@{PIN\_ADC\_SDIFS\_IRQ}|hyperpage}{71}
\indexentry{PIN\_ADC\_SDIFS\_IRQ@{PIN\_ADC\_SDIFS\_IRQ}!1273pv19t.h@{1273pv19t.h}|hyperpage}{71}
\indexentry{1273pv19t.h@{1273pv19t.h}!PORT\_ADC\_MODE@{PORT\_ADC\_MODE}|hyperpage}{71}
\indexentry{PORT\_ADC\_MODE@{PORT\_ADC\_MODE}!1273pv19t.h@{1273pv19t.h}|hyperpage}{71}
\indexentry{1273pv19t.h@{1273pv19t.h}!PORT\_ADC\_NSS@{PORT\_ADC\_NSS}|hyperpage}{71}
\indexentry{PORT\_ADC\_NSS@{PORT\_ADC\_NSS}!1273pv19t.h@{1273pv19t.h}|hyperpage}{71}
\indexentry{1273pv19t.h@{1273pv19t.h}!PORT\_ADC\_RST@{PORT\_ADC\_RST}|hyperpage}{71}
\indexentry{PORT\_ADC\_RST@{PORT\_ADC\_RST}!1273pv19t.h@{1273pv19t.h}|hyperpage}{71}
\indexentry{1273pv19t.h@{1273pv19t.h}!PORT\_ADC\_SDIFS\_IRQ@{PORT\_ADC\_SDIFS\_IRQ}|hyperpage}{72}
\indexentry{PORT\_ADC\_SDIFS\_IRQ@{PORT\_ADC\_SDIFS\_IRQ}!1273pv19t.h@{1273pv19t.h}|hyperpage}{72}
\indexentry{1273pv19t.h@{1273pv19t.h}!adc\_n@{adc\_n}|hyperpage}{72}
\indexentry{adc\_n@{adc\_n}!1273pv19t.h@{1273pv19t.h}|hyperpage}{72}
\indexentry{1273pv19t.h@{1273pv19t.h}!adc\_init@{adc\_init}|hyperpage}{72}
\indexentry{adc\_init@{adc\_init}!1273pv19t.h@{1273pv19t.h}|hyperpage}{72}
\indexentry{1273pv19t.h@{1273pv19t.h}!adc\_reset@{adc\_reset}|hyperpage}{73}
\indexentry{adc\_reset@{adc\_reset}!1273pv19t.h@{1273pv19t.h}|hyperpage}{73}
\indexentry{clock.c@{clock.c}|hyperpage}{74}
\indexentry{clock.c@{clock.c}!clock\_init@{clock\_init}|hyperpage}{74}
\indexentry{clock\_init@{clock\_init}!clock.c@{clock.c}|hyperpage}{74}
\indexentry{clock.h@{clock.h}|hyperpage}{75}
\indexentry{clock.h@{clock.h}!clock\_init@{clock\_init}|hyperpage}{75}
\indexentry{clock\_init@{clock\_init}!clock.h@{clock.h}|hyperpage}{75}
\indexentry{dma.c@{dma.c}|hyperpage}{76}
\indexentry{dma.c@{dma.c}!dma\_common\_init@{dma\_common\_init}|hyperpage}{77}
\indexentry{dma\_common\_init@{dma\_common\_init}!dma.c@{dma.c}|hyperpage}{77}
\indexentry{dma.c@{dma.c}!DMA\_IRQHandler@{DMA\_IRQHandler}|hyperpage}{77}
\indexentry{DMA\_IRQHandler@{DMA\_IRQHandler}!dma.c@{dma.c}|hyperpage}{77}
\indexentry{dma.c@{dma.c}!adc\_1@{adc\_1}|hyperpage}{79}
\indexentry{adc\_1@{adc\_1}!dma.c@{dma.c}|hyperpage}{79}
\indexentry{dma.c@{dma.c}!spi\_1@{spi\_1}|hyperpage}{79}
\indexentry{spi\_1@{spi\_1}!dma.c@{dma.c}|hyperpage}{79}
\indexentry{dma.c@{dma.c}!spi\_2@{spi\_2}|hyperpage}{79}
\indexentry{spi\_2@{spi\_2}!dma.c@{dma.c}|hyperpage}{79}
\indexentry{dma.c@{dma.c}!timer\_1@{timer\_1}|hyperpage}{79}
\indexentry{timer\_1@{timer\_1}!dma.c@{dma.c}|hyperpage}{79}
\indexentry{dma.c@{dma.c}!timer\_2@{timer\_2}|hyperpage}{79}
\indexentry{timer\_2@{timer\_2}!dma.c@{dma.c}|hyperpage}{79}
\indexentry{dma.c@{dma.c}!timer\_3@{timer\_3}|hyperpage}{79}
\indexentry{timer\_3@{timer\_3}!dma.c@{dma.c}|hyperpage}{79}
\indexentry{dma.c@{dma.c}!uart\_1@{uart\_1}|hyperpage}{79}
\indexentry{uart\_1@{uart\_1}!dma.c@{dma.c}|hyperpage}{79}
\indexentry{dma.c@{dma.c}!uart\_2@{uart\_2}|hyperpage}{80}
\indexentry{uart\_2@{uart\_2}!dma.c@{dma.c}|hyperpage}{80}
\indexentry{dma.h@{dma.h}|hyperpage}{80}
\indexentry{dma.h@{dma.h}!dma\_common\_init@{dma\_common\_init}|hyperpage}{81}
\indexentry{dma\_common\_init@{dma\_common\_init}!dma.h@{dma.h}|hyperpage}{81}
\indexentry{ebc.c@{ebc.c}|hyperpage}{81}
\indexentry{ebc.c@{ebc.c}!ebc\_gpio\_config@{ebc\_gpio\_config}|hyperpage}{82}
\indexentry{ebc\_gpio\_config@{ebc\_gpio\_config}!ebc.c@{ebc.c}|hyperpage}{82}
\indexentry{ebc.c@{ebc.c}!ebc\_init@{ebc\_init}|hyperpage}{83}
\indexentry{ebc\_init@{ebc\_init}!ebc.c@{ebc.c}|hyperpage}{83}
\indexentry{ebc.h@{ebc.h}|hyperpage}{84}
\indexentry{ebc.h@{ebc.h}!ebc\_devices@{ebc\_devices}|hyperpage}{85}
\indexentry{ebc\_devices@{ebc\_devices}!ebc.h@{ebc.h}|hyperpage}{85}
\indexentry{ebc.h@{ebc.h}!devices@{devices}|hyperpage}{85}
\indexentry{devices@{devices}!ebc.h@{ebc.h}|hyperpage}{85}
\indexentry{EBC\_RAM@{EBC\_RAM}!ebc.h@{ebc.h}|hyperpage}{86}
\indexentry{ebc.h@{ebc.h}!EBC\_RAM@{EBC\_RAM}|hyperpage}{86}
\indexentry{EBC\_ROM@{EBC\_ROM}!ebc.h@{ebc.h}|hyperpage}{86}
\indexentry{ebc.h@{ebc.h}!EBC\_ROM@{EBC\_ROM}|hyperpage}{86}
\indexentry{ebc.h@{ebc.h}!ebc\_init@{ebc\_init}|hyperpage}{86}
\indexentry{ebc\_init@{ebc\_init}!ebc.h@{ebc.h}|hyperpage}{86}
\indexentry{external\_ram.c@{external\_ram.c}|hyperpage}{87}
\indexentry{external\_ram.c@{external\_ram.c}!find\_max\_halfword@{find\_max\_halfword}|hyperpage}{87}
\indexentry{find\_max\_halfword@{find\_max\_halfword}!external\_ram.c@{external\_ram.c}|hyperpage}{87}
\indexentry{external\_ram.c@{external\_ram.c}!init\_external\_ram\_space@{init\_external\_ram\_space}|hyperpage}{88}
\indexentry{init\_external\_ram\_space@{init\_external\_ram\_space}!external\_ram.c@{external\_ram.c}|hyperpage}{88}
\indexentry{external\_ram.c@{external\_ram.c}!polyn\_ch\_consts@{polyn\_ch\_consts}|hyperpage}{89}
\indexentry{polyn\_ch\_consts@{polyn\_ch\_consts}!external\_ram.c@{external\_ram.c}|hyperpage}{89}
\indexentry{external\_ram.c@{external\_ram.c}!ram\_space\_pointer@{ram\_space\_pointer}|hyperpage}{90}
\indexentry{ram\_space\_pointer@{ram\_space\_pointer}!external\_ram.c@{external\_ram.c}|hyperpage}{90}
\indexentry{external\_ram.c@{external\_ram.c}!rom\_space\_pointer@{rom\_space\_pointer}|hyperpage}{90}
\indexentry{rom\_space\_pointer@{rom\_space\_pointer}!external\_ram.c@{external\_ram.c}|hyperpage}{90}
\indexentry{external\_ram.h@{external\_ram.h}|hyperpage}{90}
\indexentry{external\_ram.h@{external\_ram.h}!EXT\_RAM\_START\_ADDR@{EXT\_RAM\_START\_ADDR}|hyperpage}{94}
\indexentry{EXT\_RAM\_START\_ADDR@{EXT\_RAM\_START\_ADDR}!external\_ram.h@{external\_ram.h}|hyperpage}{94}
\indexentry{external\_ram.h@{external\_ram.h}!PLC\_CONFIG\_ADD\_SWITCH1@{PLC\_CONFIG\_ADD\_SWITCH1}|hyperpage}{94}
\indexentry{PLC\_CONFIG\_ADD\_SWITCH1@{PLC\_CONFIG\_ADD\_SWITCH1}!external\_ram.h@{external\_ram.h}|hyperpage}{94}
\indexentry{external\_ram.h@{external\_ram.h}!PLC\_CONFIG\_ADD\_SWITCH2@{PLC\_CONFIG\_ADD\_SWITCH2}|hyperpage}{94}
\indexentry{PLC\_CONFIG\_ADD\_SWITCH2@{PLC\_CONFIG\_ADD\_SWITCH2}!external\_ram.h@{external\_ram.h}|hyperpage}{94}
\indexentry{external\_ram.h@{external\_ram.h}!PLC\_CONFIG\_MAIN\_SWITCH@{PLC\_CONFIG\_MAIN\_SWITCH}|hyperpage}{94}
\indexentry{PLC\_CONFIG\_MAIN\_SWITCH@{PLC\_CONFIG\_MAIN\_SWITCH}!external\_ram.h@{external\_ram.h}|hyperpage}{94}
\indexentry{external\_ram.h@{external\_ram.h}!PLC\_CONFIG\_RESERV@{PLC\_CONFIG\_RESERV}|hyperpage}{94}
\indexentry{PLC\_CONFIG\_RESERV@{PLC\_CONFIG\_RESERV}!external\_ram.h@{external\_ram.h}|hyperpage}{94}
\indexentry{external\_ram.h@{external\_ram.h}!PLC\_PM\_CHASSIS\_ADDR@{PLC\_PM\_CHASSIS\_ADDR}|hyperpage}{94}
\indexentry{PLC\_PM\_CHASSIS\_ADDR@{PLC\_PM\_CHASSIS\_ADDR}!external\_ram.h@{external\_ram.h}|hyperpage}{94}
\indexentry{external\_ram.h@{external\_ram.h}!PLC\_PM\_MODULE\_ADDR@{PLC\_PM\_MODULE\_ADDR}|hyperpage}{94}
\indexentry{PLC\_PM\_MODULE\_ADDR@{PLC\_PM\_MODULE\_ADDR}!external\_ram.h@{external\_ram.h}|hyperpage}{94}
\indexentry{external\_ram.h@{external\_ram.h}!PLC\_SOFT\_VER\_ADD\_INFO@{PLC\_SOFT\_VER\_ADD\_INFO}|hyperpage}{95}
\indexentry{PLC\_SOFT\_VER\_ADD\_INFO@{PLC\_SOFT\_VER\_ADD\_INFO}!external\_ram.h@{external\_ram.h}|hyperpage}{95}
\indexentry{external\_ram.h@{external\_ram.h}!PLC\_SOFT\_VER\_DEVELOP@{PLC\_SOFT\_VER\_DEVELOP}|hyperpage}{95}
\indexentry{PLC\_SOFT\_VER\_DEVELOP@{PLC\_SOFT\_VER\_DEVELOP}!external\_ram.h@{external\_ram.h}|hyperpage}{95}
\indexentry{external\_ram.h@{external\_ram.h}!PLC\_SOFT\_VER\_MODIFICATION@{PLC\_SOFT\_VER\_MODIFICATION}|hyperpage}{95}
\indexentry{PLC\_SOFT\_VER\_MODIFICATION@{PLC\_SOFT\_VER\_MODIFICATION}!external\_ram.h@{external\_ram.h}|hyperpage}{95}
\indexentry{external\_ram.h@{external\_ram.h}!PLC\_SOFT\_VER\_REVISION@{PLC\_SOFT\_VER\_REVISION}|hyperpage}{95}
\indexentry{PLC\_SOFT\_VER\_REVISION@{PLC\_SOFT\_VER\_REVISION}!external\_ram.h@{external\_ram.h}|hyperpage}{95}
\indexentry{external\_ram.h@{external\_ram.h}!PLC\_SOFT\_VER\_SOFT\_VER@{PLC\_SOFT\_VER\_SOFT\_VER}|hyperpage}{95}
\indexentry{PLC\_SOFT\_VER\_SOFT\_VER@{PLC\_SOFT\_VER\_SOFT\_VER}!external\_ram.h@{external\_ram.h}|hyperpage}{95}
\indexentry{external\_ram.h@{external\_ram.h}!PLC\_SOFT\_VER\_TYPE@{PLC\_SOFT\_VER\_TYPE}|hyperpage}{95}
\indexentry{PLC\_SOFT\_VER\_TYPE@{PLC\_SOFT\_VER\_TYPE}!external\_ram.h@{external\_ram.h}|hyperpage}{95}
\indexentry{external\_ram.h@{external\_ram.h}!RAM\_REGISTER\_SPACE\_START\_ADDR@{RAM\_REGISTER\_SPACE\_START\_ADDR}|hyperpage}{96}
\indexentry{RAM\_REGISTER\_SPACE\_START\_ADDR@{RAM\_REGISTER\_SPACE\_START\_ADDR}!external\_ram.h@{external\_ram.h}|hyperpage}{96}
\indexentry{external\_ram.h@{external\_ram.h}!RESET\_BIT@{RESET\_BIT}|hyperpage}{96}
\indexentry{RESET\_BIT@{RESET\_BIT}!external\_ram.h@{external\_ram.h}|hyperpage}{96}
\indexentry{external\_ram.h@{external\_ram.h}!SET\_BIT@{SET\_BIT}|hyperpage}{96}
\indexentry{SET\_BIT@{SET\_BIT}!external\_ram.h@{external\_ram.h}|hyperpage}{96}
\indexentry{external\_ram.h@{external\_ram.h}!START\_STRUCT\_CHANGE\_FLAG@{START\_STRUCT\_CHANGE\_FLAG}|hyperpage}{96}
\indexentry{START\_STRUCT\_CHANGE\_FLAG@{START\_STRUCT\_CHANGE\_FLAG}!external\_ram.h@{external\_ram.h}|hyperpage}{96}
\indexentry{external\_ram.h@{external\_ram.h}!START\_STRUCT\_LENGTH@{START\_STRUCT\_LENGTH}|hyperpage}{96}
\indexentry{START\_STRUCT\_LENGTH@{START\_STRUCT\_LENGTH}!external\_ram.h@{external\_ram.h}|hyperpage}{96}
\indexentry{external\_ram.h@{external\_ram.h}!START\_STRUCT\_NUMBER\_OF\_RANGES@{START\_STRUCT\_NUMBER\_OF\_RANGES}|hyperpage}{96}
\indexentry{START\_STRUCT\_NUMBER\_OF\_RANGES@{START\_STRUCT\_NUMBER\_OF\_RANGES}!external\_ram.h@{external\_ram.h}|hyperpage}{96}
\indexentry{external\_ram.h@{external\_ram.h}!START\_STRUCT\_RANGE0\_ADDR@{START\_STRUCT\_RANGE0\_ADDR}|hyperpage}{97}
\indexentry{START\_STRUCT\_RANGE0\_ADDR@{START\_STRUCT\_RANGE0\_ADDR}!external\_ram.h@{external\_ram.h}|hyperpage}{97}
\indexentry{external\_ram.h@{external\_ram.h}!START\_STRUCT\_RANGE0\_SIZE@{START\_STRUCT\_RANGE0\_SIZE}|hyperpage}{97}
\indexentry{START\_STRUCT\_RANGE0\_SIZE@{START\_STRUCT\_RANGE0\_SIZE}!external\_ram.h@{external\_ram.h}|hyperpage}{97}
\indexentry{external\_ram.h@{external\_ram.h}!START\_STRUCT\_RANGE0\_START\_CH\_NUM@{START\_STRUCT\_RANGE0\_START\_CH\_NUM}|hyperpage}{97}
\indexentry{START\_STRUCT\_RANGE0\_START\_CH\_NUM@{START\_STRUCT\_RANGE0\_START\_CH\_NUM}!external\_ram.h@{external\_ram.h}|hyperpage}{97}
\indexentry{external\_ram.h@{external\_ram.h}!START\_STRUCT\_RANGE0\_TYPE@{START\_STRUCT\_RANGE0\_TYPE}|hyperpage}{97}
\indexentry{START\_STRUCT\_RANGE0\_TYPE@{START\_STRUCT\_RANGE0\_TYPE}!external\_ram.h@{external\_ram.h}|hyperpage}{97}
\indexentry{external\_ram.h@{external\_ram.h}!START\_STRUCT\_RANGE1\_ADDR@{START\_STRUCT\_RANGE1\_ADDR}|hyperpage}{97}
\indexentry{START\_STRUCT\_RANGE1\_ADDR@{START\_STRUCT\_RANGE1\_ADDR}!external\_ram.h@{external\_ram.h}|hyperpage}{97}
\indexentry{external\_ram.h@{external\_ram.h}!START\_STRUCT\_RANGE1\_SIZE@{START\_STRUCT\_RANGE1\_SIZE}|hyperpage}{97}
\indexentry{START\_STRUCT\_RANGE1\_SIZE@{START\_STRUCT\_RANGE1\_SIZE}!external\_ram.h@{external\_ram.h}|hyperpage}{97}
\indexentry{external\_ram.h@{external\_ram.h}!START\_STRUCT\_RANGE1\_START\_CH\_NUM@{START\_STRUCT\_RANGE1\_START\_CH\_NUM}|hyperpage}{98}
\indexentry{START\_STRUCT\_RANGE1\_START\_CH\_NUM@{START\_STRUCT\_RANGE1\_START\_CH\_NUM}!external\_ram.h@{external\_ram.h}|hyperpage}{98}
\indexentry{external\_ram.h@{external\_ram.h}!START\_STRUCT\_RANGE1\_TYPE@{START\_STRUCT\_RANGE1\_TYPE}|hyperpage}{98}
\indexentry{START\_STRUCT\_RANGE1\_TYPE@{START\_STRUCT\_RANGE1\_TYPE}!external\_ram.h@{external\_ram.h}|hyperpage}{98}
\indexentry{external\_ram.h@{external\_ram.h}!START\_STRUCT\_RANGE2\_ADDR@{START\_STRUCT\_RANGE2\_ADDR}|hyperpage}{98}
\indexentry{START\_STRUCT\_RANGE2\_ADDR@{START\_STRUCT\_RANGE2\_ADDR}!external\_ram.h@{external\_ram.h}|hyperpage}{98}
\indexentry{external\_ram.h@{external\_ram.h}!START\_STRUCT\_RANGE2\_SIZE@{START\_STRUCT\_RANGE2\_SIZE}|hyperpage}{98}
\indexentry{START\_STRUCT\_RANGE2\_SIZE@{START\_STRUCT\_RANGE2\_SIZE}!external\_ram.h@{external\_ram.h}|hyperpage}{98}
\indexentry{external\_ram.h@{external\_ram.h}!START\_STRUCT\_RANGE2\_START\_CH\_NUM@{START\_STRUCT\_RANGE2\_START\_CH\_NUM}|hyperpage}{98}
\indexentry{START\_STRUCT\_RANGE2\_START\_CH\_NUM@{START\_STRUCT\_RANGE2\_START\_CH\_NUM}!external\_ram.h@{external\_ram.h}|hyperpage}{98}
\indexentry{external\_ram.h@{external\_ram.h}!START\_STRUCT\_RANGE2\_TYPE@{START\_STRUCT\_RANGE2\_TYPE}|hyperpage}{98}
\indexentry{START\_STRUCT\_RANGE2\_TYPE@{START\_STRUCT\_RANGE2\_TYPE}!external\_ram.h@{external\_ram.h}|hyperpage}{98}
\indexentry{external\_ram.h@{external\_ram.h}!START\_STRUCT\_TEXT\_INFO\_ADDR@{START\_STRUCT\_TEXT\_INFO\_ADDR}|hyperpage}{99}
\indexentry{START\_STRUCT\_TEXT\_INFO\_ADDR@{START\_STRUCT\_TEXT\_INFO\_ADDR}!external\_ram.h@{external\_ram.h}|hyperpage}{99}
\indexentry{external\_ram.h@{external\_ram.h}!TEST\_BIT@{TEST\_BIT}|hyperpage}{99}
\indexentry{TEST\_BIT@{TEST\_BIT}!external\_ram.h@{external\_ram.h}|hyperpage}{99}
\indexentry{external\_ram.h@{external\_ram.h}!TIMER\_NUM@{TIMER\_NUM}|hyperpage}{99}
\indexentry{TIMER\_NUM@{TIMER\_NUM}!external\_ram.h@{external\_ram.h}|hyperpage}{99}
\indexentry{external\_ram.h@{external\_ram.h}!bus\_defect@{bus\_defect}|hyperpage}{99}
\indexentry{bus\_defect@{bus\_defect}!external\_ram.h@{external\_ram.h}|hyperpage}{99}
\indexentry{external\_ram.h@{external\_ram.h}!common\_ram\_registers@{common\_ram\_registers}|hyperpage}{99}
\indexentry{common\_ram\_registers@{common\_ram\_registers}!external\_ram.h@{external\_ram.h}|hyperpage}{99}
\indexentry{external\_ram.h@{external\_ram.h}!device\_address@{device\_address}|hyperpage}{99}
\indexentry{device\_address@{device\_address}!external\_ram.h@{external\_ram.h}|hyperpage}{99}
\indexentry{external\_ram.h@{external\_ram.h}!device\_config@{device\_config}|hyperpage}{100}
\indexentry{device\_config@{device\_config}!external\_ram.h@{external\_ram.h}|hyperpage}{100}
\indexentry{external\_ram.h@{external\_ram.h}!module\_type@{module\_type}|hyperpage}{100}
\indexentry{module\_type@{module\_type}!external\_ram.h@{external\_ram.h}|hyperpage}{100}
\indexentry{external\_ram.h@{external\_ram.h}!mpa\_ram\_registers@{mpa\_ram\_registers}|hyperpage}{100}
\indexentry{mpa\_ram\_registers@{mpa\_ram\_registers}!external\_ram.h@{external\_ram.h}|hyperpage}{100}
\indexentry{external\_ram.h@{external\_ram.h}!plc\_soft\_ver@{plc\_soft\_ver}|hyperpage}{100}
\indexentry{plc\_soft\_ver@{plc\_soft\_ver}!external\_ram.h@{external\_ram.h}|hyperpage}{100}
\indexentry{external\_ram.h@{external\_ram.h}!power\_failure@{power\_failure}|hyperpage}{100}
\indexentry{power\_failure@{power\_failure}!external\_ram.h@{external\_ram.h}|hyperpage}{100}
\indexentry{external\_ram.h@{external\_ram.h}!ram\_data@{ram\_data}|hyperpage}{100}
\indexentry{ram\_data@{ram\_data}!external\_ram.h@{external\_ram.h}|hyperpage}{100}
\indexentry{external\_ram.h@{external\_ram.h}!ram\_start\_struct@{ram\_start\_struct}|hyperpage}{101}
\indexentry{ram\_start\_struct@{ram\_start\_struct}!external\_ram.h@{external\_ram.h}|hyperpage}{101}
\indexentry{external\_ram.h@{external\_ram.h}!range@{range}|hyperpage}{101}
\indexentry{range@{range}!external\_ram.h@{external\_ram.h}|hyperpage}{101}
\indexentry{external\_ram.h@{external\_ram.h}!self\_diag@{self\_diag}|hyperpage}{101}
\indexentry{self\_diag@{self\_diag}!external\_ram.h@{external\_ram.h}|hyperpage}{101}
\indexentry{external\_ram.h@{external\_ram.h}!service\_struct\_pm@{service\_struct\_pm}|hyperpage}{101}
\indexentry{service\_struct\_pm@{service\_struct\_pm}!external\_ram.h@{external\_ram.h}|hyperpage}{101}
\indexentry{external\_ram.h@{external\_ram.h}!service\_struct\_um@{service\_struct\_um}|hyperpage}{101}
\indexentry{service\_struct\_um@{service\_struct\_um}!external\_ram.h@{external\_ram.h}|hyperpage}{101}
\indexentry{external\_ram.h@{external\_ram.h}!type\_of\_module@{type\_of\_module}|hyperpage}{101}
\indexentry{type\_of\_module@{type\_of\_module}!external\_ram.h@{external\_ram.h}|hyperpage}{101}
\indexentry{MPD@{MPD}!external\_ram.h@{external\_ram.h}|hyperpage}{102}
\indexentry{external\_ram.h@{external\_ram.h}!MPD@{MPD}|hyperpage}{102}
\indexentry{MVD@{MVD}!external\_ram.h@{external\_ram.h}|hyperpage}{102}
\indexentry{external\_ram.h@{external\_ram.h}!MVD@{MVD}|hyperpage}{102}
\indexentry{MVD\_U@{MVD\_U}!external\_ram.h@{external\_ram.h}|hyperpage}{102}
\indexentry{external\_ram.h@{external\_ram.h}!MVD\_U@{MVD\_U}|hyperpage}{102}
\indexentry{MPT@{MPT}!external\_ram.h@{external\_ram.h}|hyperpage}{102}
\indexentry{external\_ram.h@{external\_ram.h}!MPT@{MPT}|hyperpage}{102}
\indexentry{MVA@{MVA}!external\_ram.h@{external\_ram.h}|hyperpage}{102}
\indexentry{external\_ram.h@{external\_ram.h}!MVA@{MVA}|hyperpage}{102}
\indexentry{MPA@{MPA}!external\_ram.h@{external\_ram.h}|hyperpage}{102}
\indexentry{external\_ram.h@{external\_ram.h}!MPA@{MPA}|hyperpage}{102}
\indexentry{MPI\_U@{MPI\_U}!external\_ram.h@{external\_ram.h}|hyperpage}{102}
\indexentry{external\_ram.h@{external\_ram.h}!MPI\_U@{MPI\_U}|hyperpage}{102}
\indexentry{MSR@{MSR}!external\_ram.h@{external\_ram.h}|hyperpage}{102}
\indexentry{external\_ram.h@{external\_ram.h}!MSR@{MSR}|hyperpage}{102}
\indexentry{MPCH@{MPCH}!external\_ram.h@{external\_ram.h}|hyperpage}{102}
\indexentry{external\_ram.h@{external\_ram.h}!MPCH@{MPCH}|hyperpage}{102}
\indexentry{MPPT@{MPPT}!external\_ram.h@{external\_ram.h}|hyperpage}{102}
\indexentry{external\_ram.h@{external\_ram.h}!MPPT@{MPPT}|hyperpage}{102}
\indexentry{MPI@{MPI}!external\_ram.h@{external\_ram.h}|hyperpage}{102}
\indexentry{external\_ram.h@{external\_ram.h}!MPI@{MPI}|hyperpage}{102}
\indexentry{external\_ram.h@{external\_ram.h}!init\_external\_ram\_space@{init\_external\_ram\_space}|hyperpage}{102}
\indexentry{init\_external\_ram\_space@{init\_external\_ram\_space}!external\_ram.h@{external\_ram.h}|hyperpage}{102}
\indexentry{external\_rom.c@{external\_rom.c}|hyperpage}{104}
\indexentry{external\_rom.c@{external\_rom.c}!FIRST\_TIME\_INIT@{FIRST\_TIME\_INIT}|hyperpage}{105}
\indexentry{FIRST\_TIME\_INIT@{FIRST\_TIME\_INIT}!external\_rom.c@{external\_rom.c}|hyperpage}{105}
\indexentry{external\_rom.c@{external\_rom.c}!erase\_rom@{erase\_rom}|hyperpage}{105}
\indexentry{erase\_rom@{erase\_rom}!external\_rom.c@{external\_rom.c}|hyperpage}{105}
\indexentry{external\_rom.c@{external\_rom.c}!init\_external\_rom\_space@{init\_external\_rom\_space}|hyperpage}{105}
\indexentry{init\_external\_rom\_space@{init\_external\_rom\_space}!external\_rom.c@{external\_rom.c}|hyperpage}{105}
\indexentry{external\_rom.c@{external\_rom.c}!memcpy\_to\_rom@{memcpy\_to\_rom}|hyperpage}{106}
\indexentry{memcpy\_to\_rom@{memcpy\_to\_rom}!external\_rom.c@{external\_rom.c}|hyperpage}{106}
\indexentry{external\_rom.c@{external\_rom.c}!read\_byte\_rom@{read\_byte\_rom}|hyperpage}{106}
\indexentry{read\_byte\_rom@{read\_byte\_rom}!external\_rom.c@{external\_rom.c}|hyperpage}{106}
\indexentry{external\_rom.c@{external\_rom.c}!write\_byte\_rom@{write\_byte\_rom}|hyperpage}{107}
\indexentry{write\_byte\_rom@{write\_byte\_rom}!external\_rom.c@{external\_rom.c}|hyperpage}{107}
\indexentry{external\_rom.c@{external\_rom.c}!polyn\_ch\_consts@{polyn\_ch\_consts}|hyperpage}{107}
\indexentry{polyn\_ch\_consts@{polyn\_ch\_consts}!external\_rom.c@{external\_rom.c}|hyperpage}{107}
\indexentry{external\_rom.h@{external\_rom.h}|hyperpage}{108}
\indexentry{external\_rom.h@{external\_rom.h}!BATCH@{BATCH}|hyperpage}{110}
\indexentry{BATCH@{BATCH}!external\_rom.h@{external\_rom.h}|hyperpage}{110}
\indexentry{external\_rom.h@{external\_rom.h}!DEV\_INFO@{DEV\_INFO}|hyperpage}{110}
\indexentry{DEV\_INFO@{DEV\_INFO}!external\_rom.h@{external\_rom.h}|hyperpage}{110}
\indexentry{external\_rom.h@{external\_rom.h}!DEV\_TYPE@{DEV\_TYPE}|hyperpage}{110}
\indexentry{DEV\_TYPE@{DEV\_TYPE}!external\_rom.h@{external\_rom.h}|hyperpage}{110}
\indexentry{external\_rom.h@{external\_rom.h}!DEV\_TYPE\_RESERV@{DEV\_TYPE\_RESERV}|hyperpage}{111}
\indexentry{DEV\_TYPE\_RESERV@{DEV\_TYPE\_RESERV}!external\_rom.h@{external\_rom.h}|hyperpage}{111}
\indexentry{external\_rom.h@{external\_rom.h}!DUAL\_CONTROL@{DUAL\_CONTROL}|hyperpage}{111}
\indexentry{DUAL\_CONTROL@{DUAL\_CONTROL}!external\_rom.h@{external\_rom.h}|hyperpage}{111}
\indexentry{external\_rom.h@{external\_rom.h}!EXT\_ROM\_START\_ADDR@{EXT\_ROM\_START\_ADDR}|hyperpage}{111}
\indexentry{EXT\_ROM\_START\_ADDR@{EXT\_ROM\_START\_ADDR}!external\_rom.h@{external\_rom.h}|hyperpage}{111}
\indexentry{external\_rom.h@{external\_rom.h}!HWREG@{HWREG}|hyperpage}{111}
\indexentry{HWREG@{HWREG}!external\_rom.h@{external\_rom.h}|hyperpage}{111}
\indexentry{external\_rom.h@{external\_rom.h}!MAX\_CODE\_ADC@{MAX\_CODE\_ADC}|hyperpage}{111}
\indexentry{MAX\_CODE\_ADC@{MAX\_CODE\_ADC}!external\_rom.h@{external\_rom.h}|hyperpage}{111}
\indexentry{external\_rom.h@{external\_rom.h}!METROLOG\_DAT@{METROLOG\_DAT}|hyperpage}{111}
\indexentry{METROLOG\_DAT@{METROLOG\_DAT}!external\_rom.h@{external\_rom.h}|hyperpage}{111}
\indexentry{external\_rom.h@{external\_rom.h}!MIN\_CODE\_ADC@{MIN\_CODE\_ADC}|hyperpage}{112}
\indexentry{MIN\_CODE\_ADC@{MIN\_CODE\_ADC}!external\_rom.h@{external\_rom.h}|hyperpage}{112}
\indexentry{external\_rom.h@{external\_rom.h}!MODIFICATION@{MODIFICATION}|hyperpage}{112}
\indexentry{MODIFICATION@{MODIFICATION}!external\_rom.h@{external\_rom.h}|hyperpage}{112}
\indexentry{external\_rom.h@{external\_rom.h}!NUM\_CRC\_ERRORS\_FOR\_DEFECT\_B1@{NUM\_CRC\_ERRORS\_FOR\_DEFECT\_B1}|hyperpage}{112}
\indexentry{NUM\_CRC\_ERRORS\_FOR\_DEFECT\_B1@{NUM\_CRC\_ERRORS\_FOR\_DEFECT\_B1}!external\_rom.h@{external\_rom.h}|hyperpage}{112}
\indexentry{external\_rom.h@{external\_rom.h}!NUM\_CRC\_ERRORS\_FOR\_DEFECT\_B2@{NUM\_CRC\_ERRORS\_FOR\_DEFECT\_B2}|hyperpage}{112}
\indexentry{NUM\_CRC\_ERRORS\_FOR\_DEFECT\_B2@{NUM\_CRC\_ERRORS\_FOR\_DEFECT\_B2}!external\_rom.h@{external\_rom.h}|hyperpage}{112}
\indexentry{external\_rom.h@{external\_rom.h}!NUM\_FOR\_AVERAGE@{NUM\_FOR\_AVERAGE}|hyperpage}{112}
\indexentry{NUM\_FOR\_AVERAGE@{NUM\_FOR\_AVERAGE}!external\_rom.h@{external\_rom.h}|hyperpage}{112}
\indexentry{external\_rom.h@{external\_rom.h}!REVISION@{REVISION}|hyperpage}{112}
\indexentry{REVISION@{REVISION}!external\_rom.h@{external\_rom.h}|hyperpage}{112}
\indexentry{external\_rom.h@{external\_rom.h}!ROM\_REGISTER\_SPACE\_START\_ADDR@{ROM\_REGISTER\_SPACE\_START\_ADDR}|hyperpage}{113}
\indexentry{ROM\_REGISTER\_SPACE\_START\_ADDR@{ROM\_REGISTER\_SPACE\_START\_ADDR}!external\_rom.h@{external\_rom.h}|hyperpage}{113}
\indexentry{external\_rom.h@{external\_rom.h}!SERIAL\_NUMBER@{SERIAL\_NUMBER}|hyperpage}{113}
\indexentry{SERIAL\_NUMBER@{SERIAL\_NUMBER}!external\_rom.h@{external\_rom.h}|hyperpage}{113}
\indexentry{external\_rom.h@{external\_rom.h}!TIME\_SOLO\_WORK@{TIME\_SOLO\_WORK}|hyperpage}{113}
\indexentry{TIME\_SOLO\_WORK@{TIME\_SOLO\_WORK}!external\_rom.h@{external\_rom.h}|hyperpage}{113}
\indexentry{external\_rom.h@{external\_rom.h}!TIME\_TO\_REPAIR@{TIME\_TO\_REPAIR}|hyperpage}{113}
\indexentry{TIME\_TO\_REPAIR@{TIME\_TO\_REPAIR}!external\_rom.h@{external\_rom.h}|hyperpage}{113}
\indexentry{external\_rom.h@{external\_rom.h}!TIMEOUT\_FOR\_DEFECT\_B1@{TIMEOUT\_FOR\_DEFECT\_B1}|hyperpage}{113}
\indexentry{TIMEOUT\_FOR\_DEFECT\_B1@{TIMEOUT\_FOR\_DEFECT\_B1}!external\_rom.h@{external\_rom.h}|hyperpage}{113}
\indexentry{external\_rom.h@{external\_rom.h}!TIMEOUT\_FOR\_DEFECT\_B2@{TIMEOUT\_FOR\_DEFECT\_B2}|hyperpage}{113}
\indexentry{TIMEOUT\_FOR\_DEFECT\_B2@{TIMEOUT\_FOR\_DEFECT\_B2}!external\_rom.h@{external\_rom.h}|hyperpage}{113}
\indexentry{external\_rom.h@{external\_rom.h}!ai\_oper\_mode@{ai\_oper\_mode}|hyperpage}{114}
\indexentry{ai\_oper\_mode@{ai\_oper\_mode}!external\_rom.h@{external\_rom.h}|hyperpage}{114}
\indexentry{external\_rom.h@{external\_rom.h}!common\_rom\_registers@{common\_rom\_registers}|hyperpage}{114}
\indexentry{common\_rom\_registers@{common\_rom\_registers}!external\_rom.h@{external\_rom.h}|hyperpage}{114}
\indexentry{external\_rom.h@{external\_rom.h}!device\_type@{device\_type}|hyperpage}{114}
\indexentry{device\_type@{device\_type}!external\_rom.h@{external\_rom.h}|hyperpage}{114}
\indexentry{external\_rom.h@{external\_rom.h}!mpa\_rom\_registers@{mpa\_rom\_registers}|hyperpage}{114}
\indexentry{mpa\_rom\_registers@{mpa\_rom\_registers}!external\_rom.h@{external\_rom.h}|hyperpage}{114}
\indexentry{external\_rom.h@{external\_rom.h}!rom\_data@{rom\_data}|hyperpage}{114}
\indexentry{rom\_data@{rom\_data}!external\_rom.h@{external\_rom.h}|hyperpage}{114}
\indexentry{external\_rom.h@{external\_rom.h}!erase\_rom@{erase\_rom}|hyperpage}{115}
\indexentry{erase\_rom@{erase\_rom}!external\_rom.h@{external\_rom.h}|hyperpage}{115}
\indexentry{external\_rom.h@{external\_rom.h}!init\_external\_rom\_space@{init\_external\_rom\_space}|hyperpage}{115}
\indexentry{init\_external\_rom\_space@{init\_external\_rom\_space}!external\_rom.h@{external\_rom.h}|hyperpage}{115}
\indexentry{external\_rom.h@{external\_rom.h}!memcpy\_to\_rom@{memcpy\_to\_rom}|hyperpage}{116}
\indexentry{memcpy\_to\_rom@{memcpy\_to\_rom}!external\_rom.h@{external\_rom.h}|hyperpage}{116}
\indexentry{external\_rom.h@{external\_rom.h}!read\_byte\_rom@{read\_byte\_rom}|hyperpage}{116}
\indexentry{read\_byte\_rom@{read\_byte\_rom}!external\_rom.h@{external\_rom.h}|hyperpage}{116}
\indexentry{external\_rom.h@{external\_rom.h}!write\_byte\_rom@{write\_byte\_rom}|hyperpage}{117}
\indexentry{write\_byte\_rom@{write\_byte\_rom}!external\_rom.h@{external\_rom.h}|hyperpage}{117}
\indexentry{internal\_ram.c@{internal\_ram.c}|hyperpage}{118}
\indexentry{internal\_ram.c@{internal\_ram.c}!free\_ram\_pages@{free\_ram\_pages}|hyperpage}{118}
\indexentry{free\_ram\_pages@{free\_ram\_pages}!internal\_ram.c@{internal\_ram.c}|hyperpage}{118}
\indexentry{internal\_ram.c@{internal\_ram.c}!malloc\_ram\_pages@{malloc\_ram\_pages}|hyperpage}{118}
\indexentry{malloc\_ram\_pages@{malloc\_ram\_pages}!internal\_ram.c@{internal\_ram.c}|hyperpage}{118}
\indexentry{internal\_ram.c@{internal\_ram.c}!heap\_ptr@{heap\_ptr}|hyperpage}{119}
\indexentry{heap\_ptr@{heap\_ptr}!internal\_ram.c@{internal\_ram.c}|hyperpage}{119}
\indexentry{internal\_ram.h@{internal\_ram.h}|hyperpage}{119}
\indexentry{internal\_ram.h@{internal\_ram.h}!PAGE\_NUM@{PAGE\_NUM}|hyperpage}{121}
\indexentry{PAGE\_NUM@{PAGE\_NUM}!internal\_ram.h@{internal\_ram.h}|hyperpage}{121}
\indexentry{internal\_ram.h@{internal\_ram.h}!PAGE\_SIZE@{PAGE\_SIZE}|hyperpage}{121}
\indexentry{PAGE\_SIZE@{PAGE\_SIZE}!internal\_ram.h@{internal\_ram.h}|hyperpage}{121}
\indexentry{internal\_ram.h@{internal\_ram.h}!int\_ram\_heap@{int\_ram\_heap}|hyperpage}{121}
\indexentry{int\_ram\_heap@{int\_ram\_heap}!internal\_ram.h@{internal\_ram.h}|hyperpage}{121}
\indexentry{internal\_ram.h@{internal\_ram.h}!free\_ram\_pages@{free\_ram\_pages}|hyperpage}{121}
\indexentry{free\_ram\_pages@{free\_ram\_pages}!internal\_ram.h@{internal\_ram.h}|hyperpage}{121}
\indexentry{internal\_ram.h@{internal\_ram.h}!malloc\_ram\_pages@{malloc\_ram\_pages}|hyperpage}{122}
\indexentry{malloc\_ram\_pages@{malloc\_ram\_pages}!internal\_ram.h@{internal\_ram.h}|hyperpage}{122}
\indexentry{leds.c@{leds.c}|hyperpage}{123}
\indexentry{leds.c@{leds.c}!leds\_gpio\_config@{leds\_gpio\_config}|hyperpage}{123}
\indexentry{leds\_gpio\_config@{leds\_gpio\_config}!leds.c@{leds.c}|hyperpage}{123}
\indexentry{leds.h@{leds.h}|hyperpage}{124}
\indexentry{leds.h@{leds.h}!CLOCK\_LEDS@{CLOCK\_LEDS}|hyperpage}{125}
\indexentry{CLOCK\_LEDS@{CLOCK\_LEDS}!leds.h@{leds.h}|hyperpage}{125}
\indexentry{leds.h@{leds.h}!PIN\_LED\_ERROR\_WORK@{PIN\_LED\_ERROR\_WORK}|hyperpage}{125}
\indexentry{PIN\_LED\_ERROR\_WORK@{PIN\_LED\_ERROR\_WORK}!leds.h@{leds.h}|hyperpage}{125}
\indexentry{leds.h@{leds.h}!PIN\_LED\_OK\_WORK@{PIN\_LED\_OK\_WORK}|hyperpage}{125}
\indexentry{PIN\_LED\_OK\_WORK@{PIN\_LED\_OK\_WORK}!leds.h@{leds.h}|hyperpage}{125}
\indexentry{leds.h@{leds.h}!PORT\_LEDS@{PORT\_LEDS}|hyperpage}{125}
\indexentry{PORT\_LEDS@{PORT\_LEDS}!leds.h@{leds.h}|hyperpage}{125}
\indexentry{leds.h@{leds.h}!RESET\_LED\_ERROR\_WORK@{RESET\_LED\_ERROR\_WORK}|hyperpage}{125}
\indexentry{RESET\_LED\_ERROR\_WORK@{RESET\_LED\_ERROR\_WORK}!leds.h@{leds.h}|hyperpage}{125}
\indexentry{leds.h@{leds.h}!RESET\_LED\_OK\_WORK@{RESET\_LED\_OK\_WORK}|hyperpage}{126}
\indexentry{RESET\_LED\_OK\_WORK@{RESET\_LED\_OK\_WORK}!leds.h@{leds.h}|hyperpage}{126}
\indexentry{leds.h@{leds.h}!SET\_LED\_ERROR\_WORK@{SET\_LED\_ERROR\_WORK}|hyperpage}{126}
\indexentry{SET\_LED\_ERROR\_WORK@{SET\_LED\_ERROR\_WORK}!leds.h@{leds.h}|hyperpage}{126}
\indexentry{leds.h@{leds.h}!SET\_LED\_OK\_WORK@{SET\_LED\_OK\_WORK}|hyperpage}{126}
\indexentry{SET\_LED\_OK\_WORK@{SET\_LED\_OK\_WORK}!leds.h@{leds.h}|hyperpage}{126}
\indexentry{leds.h@{leds.h}!leds\_gpio\_config@{leds\_gpio\_config}|hyperpage}{126}
\indexentry{leds\_gpio\_config@{leds\_gpio\_config}!leds.h@{leds.h}|hyperpage}{126}
\indexentry{list.c@{list.c}|hyperpage}{127}
\indexentry{list.c@{list.c}!\_\_list\_add@{\_\_list\_add}|hyperpage}{127}
\indexentry{\_\_list\_add@{\_\_list\_add}!list.c@{list.c}|hyperpage}{127}
\indexentry{list.c@{list.c}!\_\_list\_del@{\_\_list\_del}|hyperpage}{128}
\indexentry{\_\_list\_del@{\_\_list\_del}!list.c@{list.c}|hyperpage}{128}
\indexentry{list.c@{list.c}!init\_list\_head@{init\_list\_head}|hyperpage}{128}
\indexentry{init\_list\_head@{init\_list\_head}!list.c@{list.c}|hyperpage}{128}
\indexentry{list.c@{list.c}!list\_add@{list\_add}|hyperpage}{128}
\indexentry{list\_add@{list\_add}!list.c@{list.c}|hyperpage}{128}
\indexentry{list.c@{list.c}!list\_add\_tail@{list\_add\_tail}|hyperpage}{128}
\indexentry{list\_add\_tail@{list\_add\_tail}!list.c@{list.c}|hyperpage}{128}
\indexentry{list.c@{list.c}!list\_del@{list\_del}|hyperpage}{129}
\indexentry{list\_del@{list\_del}!list.c@{list.c}|hyperpage}{129}
\indexentry{list.c@{list.c}!list\_empty@{list\_empty}|hyperpage}{129}
\indexentry{list\_empty@{list\_empty}!list.c@{list.c}|hyperpage}{129}
\indexentry{list.c@{list.c}!list\_is\_last@{list\_is\_last}|hyperpage}{129}
\indexentry{list\_is\_last@{list\_is\_last}!list.c@{list.c}|hyperpage}{129}
\indexentry{list.h@{list.h}|hyperpage}{130}
\indexentry{list.h@{list.h}!container\_of@{container\_of}|hyperpage}{131}
\indexentry{container\_of@{container\_of}!list.h@{list.h}|hyperpage}{131}
\indexentry{list.h@{list.h}!list\_entry@{list\_entry}|hyperpage}{131}
\indexentry{list\_entry@{list\_entry}!list.h@{list.h}|hyperpage}{131}
\indexentry{list.h@{list.h}!list\_for\_each@{list\_for\_each}|hyperpage}{132}
\indexentry{list\_for\_each@{list\_for\_each}!list.h@{list.h}|hyperpage}{132}
\indexentry{list.h@{list.h}!list\_for\_each\_entry@{list\_for\_each\_entry}|hyperpage}{132}
\indexentry{list\_for\_each\_entry@{list\_for\_each\_entry}!list.h@{list.h}|hyperpage}{132}
\indexentry{list.h@{list.h}!LIST\_HEAD@{LIST\_HEAD}|hyperpage}{132}
\indexentry{LIST\_HEAD@{LIST\_HEAD}!list.h@{list.h}|hyperpage}{132}
\indexentry{list.h@{list.h}!LIST\_HEAD\_INIT@{LIST\_HEAD\_INIT}|hyperpage}{132}
\indexentry{LIST\_HEAD\_INIT@{LIST\_HEAD\_INIT}!list.h@{list.h}|hyperpage}{132}
\indexentry{list.h@{list.h}!list\_head@{list\_head}|hyperpage}{133}
\indexentry{list\_head@{list\_head}!list.h@{list.h}|hyperpage}{133}
\indexentry{list.h@{list.h}!\_\_list\_add@{\_\_list\_add}|hyperpage}{133}
\indexentry{\_\_list\_add@{\_\_list\_add}!list.h@{list.h}|hyperpage}{133}
\indexentry{list.h@{list.h}!\_\_list\_del@{\_\_list\_del}|hyperpage}{133}
\indexentry{\_\_list\_del@{\_\_list\_del}!list.h@{list.h}|hyperpage}{133}
\indexentry{list.h@{list.h}!init\_list\_head@{init\_list\_head}|hyperpage}{134}
\indexentry{init\_list\_head@{init\_list\_head}!list.h@{list.h}|hyperpage}{134}
\indexentry{list.h@{list.h}!list\_add@{list\_add}|hyperpage}{134}
\indexentry{list\_add@{list\_add}!list.h@{list.h}|hyperpage}{134}
\indexentry{list.h@{list.h}!list\_add\_tail@{list\_add\_tail}|hyperpage}{134}
\indexentry{list\_add\_tail@{list\_add\_tail}!list.h@{list.h}|hyperpage}{134}
\indexentry{list.h@{list.h}!list\_del@{list\_del}|hyperpage}{135}
\indexentry{list\_del@{list\_del}!list.h@{list.h}|hyperpage}{135}
\indexentry{list.h@{list.h}!list\_empty@{list\_empty}|hyperpage}{135}
\indexentry{list\_empty@{list\_empty}!list.h@{list.h}|hyperpage}{135}
\indexentry{list.h@{list.h}!list\_is\_last@{list\_is\_last}|hyperpage}{135}
\indexentry{list\_is\_last@{list\_is\_last}!list.h@{list.h}|hyperpage}{135}
\indexentry{main.c@{main.c}|hyperpage}{136}
\indexentry{main.c@{main.c}!do\_mpa\_task@{do\_mpa\_task}|hyperpage}{137}
\indexentry{do\_mpa\_task@{do\_mpa\_task}!main.c@{main.c}|hyperpage}{137}
\indexentry{main.c@{main.c}!main@{main}|hyperpage}{138}
\indexentry{main@{main}!main.c@{main.c}|hyperpage}{138}
\indexentry{main.c@{main.c}!receive\_adc\_chanel\_pack@{receive\_adc\_chanel\_pack}|hyperpage}{140}
\indexentry{receive\_adc\_chanel\_pack@{receive\_adc\_chanel\_pack}!main.c@{main.c}|hyperpage}{140}
\indexentry{main.c@{main.c}!request\_data@{request\_data}|hyperpage}{140}
\indexentry{request\_data@{request\_data}!main.c@{main.c}|hyperpage}{140}
\indexentry{main.c@{main.c}!sync\_adc\_chanels@{sync\_adc\_chanels}|hyperpage}{141}
\indexentry{sync\_adc\_chanels@{sync\_adc\_chanels}!main.c@{main.c}|hyperpage}{141}
\indexentry{main.c@{main.c}!adc\_1@{adc\_1}|hyperpage}{142}
\indexentry{adc\_1@{adc\_1}!main.c@{main.c}|hyperpage}{142}
\indexentry{main.c@{main.c}!heap@{heap}|hyperpage}{142}
\indexentry{heap@{heap}!main.c@{main.c}|hyperpage}{142}
\indexentry{main.c@{main.c}!heap\_ptr@{heap\_ptr}|hyperpage}{142}
\indexentry{heap\_ptr@{heap\_ptr}!main.c@{main.c}|hyperpage}{142}
\indexentry{main.c@{main.c}!ram\_space\_pointer@{ram\_space\_pointer}|hyperpage}{142}
\indexentry{ram\_space\_pointer@{ram\_space\_pointer}!main.c@{main.c}|hyperpage}{142}
\indexentry{main.c@{main.c}!rom\_space\_pointer@{rom\_space\_pointer}|hyperpage}{142}
\indexentry{rom\_space\_pointer@{rom\_space\_pointer}!main.c@{main.c}|hyperpage}{142}
\indexentry{main.c@{main.c}!spi\_1@{spi\_1}|hyperpage}{143}
\indexentry{spi\_1@{spi\_1}!main.c@{main.c}|hyperpage}{143}
\indexentry{main.c@{main.c}!spi\_2@{spi\_2}|hyperpage}{143}
\indexentry{spi\_2@{spi\_2}!main.c@{main.c}|hyperpage}{143}
\indexentry{main.c@{main.c}!timer\_1@{timer\_1}|hyperpage}{143}
\indexentry{timer\_1@{timer\_1}!main.c@{main.c}|hyperpage}{143}
\indexentry{main.c@{main.c}!timer\_2@{timer\_2}|hyperpage}{143}
\indexentry{timer\_2@{timer\_2}!main.c@{main.c}|hyperpage}{143}
\indexentry{main.c@{main.c}!timer\_3@{timer\_3}|hyperpage}{143}
\indexentry{timer\_3@{timer\_3}!main.c@{main.c}|hyperpage}{143}
\indexentry{main.c@{main.c}!tmr\_handler\_head@{tmr\_handler\_head}|hyperpage}{143}
\indexentry{tmr\_handler\_head@{tmr\_handler\_head}!main.c@{main.c}|hyperpage}{143}
\indexentry{main.c@{main.c}!uart\_1@{uart\_1}|hyperpage}{144}
\indexentry{uart\_1@{uart\_1}!main.c@{main.c}|hyperpage}{144}
\indexentry{main.c@{main.c}!uart\_2@{uart\_2}|hyperpage}{144}
\indexentry{uart\_2@{uart\_2}!main.c@{main.c}|hyperpage}{144}
\indexentry{main.h@{main.h}|hyperpage}{144}
\indexentry{main.h@{main.h}!do\_mpa\_task@{do\_mpa\_task}|hyperpage}{145}
\indexentry{do\_mpa\_task@{do\_mpa\_task}!main.h@{main.h}|hyperpage}{145}
\indexentry{main.h@{main.h}!receive\_adc\_chanel\_pack@{receive\_adc\_chanel\_pack}|hyperpage}{146}
\indexentry{receive\_adc\_chanel\_pack@{receive\_adc\_chanel\_pack}!main.h@{main.h}|hyperpage}{146}
\indexentry{main.h@{main.h}!request\_data@{request\_data}|hyperpage}{147}
\indexentry{request\_data@{request\_data}!main.h@{main.h}|hyperpage}{147}
\indexentry{main.h@{main.h}!sync\_adc\_chanels@{sync\_adc\_chanels}|hyperpage}{148}
\indexentry{sync\_adc\_chanels@{sync\_adc\_chanels}!main.h@{main.h}|hyperpage}{148}
\indexentry{mdr32\_drivers.h@{mdr32\_drivers.h}|hyperpage}{148}
\indexentry{mdr32\_drivers.h@{mdr32\_drivers.h}!CHANEL\_NUMBER@{CHANEL\_NUMBER}|hyperpage}{149}
\indexentry{CHANEL\_NUMBER@{CHANEL\_NUMBER}!mdr32\_drivers.h@{mdr32\_drivers.h}|hyperpage}{149}
\indexentry{mdr32\_drivers.h@{mdr32\_drivers.h}!HSE\_OSC@{HSE\_OSC}|hyperpage}{150}
\indexentry{HSE\_OSC@{HSE\_OSC}!mdr32\_drivers.h@{mdr32\_drivers.h}|hyperpage}{150}
\indexentry{mdr32\_drivers.h@{mdr32\_drivers.h}!K1986VE1T@{K1986VE1T}|hyperpage}{150}
\indexentry{K1986VE1T@{K1986VE1T}!mdr32\_drivers.h@{mdr32\_drivers.h}|hyperpage}{150}
\indexentry{mdr32\_drivers.h@{mdr32\_drivers.h}!MAX\_CHANEL\_NUMBER@{MAX\_CHANEL\_NUMBER}|hyperpage}{150}
\indexentry{MAX\_CHANEL\_NUMBER@{MAX\_CHANEL\_NUMBER}!mdr32\_drivers.h@{mdr32\_drivers.h}|hyperpage}{150}
\indexentry{mdr32\_drivers.h@{mdr32\_drivers.h}!PM\_CHASSIS\_ADDR@{PM\_CHASSIS\_ADDR}|hyperpage}{150}
\indexentry{PM\_CHASSIS\_ADDR@{PM\_CHASSIS\_ADDR}!mdr32\_drivers.h@{mdr32\_drivers.h}|hyperpage}{150}
\indexentry{mdr32\_drivers.h@{mdr32\_drivers.h}!PM\_DEV\_ADDR@{PM\_DEV\_ADDR}|hyperpage}{150}
\indexentry{PM\_DEV\_ADDR@{PM\_DEV\_ADDR}!mdr32\_drivers.h@{mdr32\_drivers.h}|hyperpage}{150}
\indexentry{mdr32\_drivers.h@{mdr32\_drivers.h}!WORK\_FREQ@{WORK\_FREQ}|hyperpage}{150}
\indexentry{WORK\_FREQ@{WORK\_FREQ}!mdr32\_drivers.h@{mdr32\_drivers.h}|hyperpage}{150}
\indexentry{rs422\_protocol.c@{rs422\_protocol.c}|hyperpage}{151}
\indexentry{rs422\_protocol.c@{rs422\_protocol.c}!crc32@{crc32}|hyperpage}{152}
\indexentry{crc32@{crc32}!rs422\_protocol.c@{rs422\_protocol.c}|hyperpage}{152}
\indexentry{rs422\_protocol.c@{rs422\_protocol.c}!fill\_crc32\_table@{fill\_crc32\_table}|hyperpage}{152}
\indexentry{fill\_crc32\_table@{fill\_crc32\_table}!rs422\_protocol.c@{rs422\_protocol.c}|hyperpage}{152}
\indexentry{rs422\_protocol.c@{rs422\_protocol.c}!protocol\_do\_cmds@{protocol\_do\_cmds}|hyperpage}{152}
\indexentry{protocol\_do\_cmds@{protocol\_do\_cmds}!rs422\_protocol.c@{rs422\_protocol.c}|hyperpage}{152}
\indexentry{rs422\_protocol.c@{rs422\_protocol.c}!receive\_packet@{receive\_packet}|hyperpage}{156}
\indexentry{receive\_packet@{receive\_packet}!rs422\_protocol.c@{rs422\_protocol.c}|hyperpage}{156}
\indexentry{rs422\_protocol.c@{rs422\_protocol.c}!rx\_error\_handler@{rx\_error\_handler}|hyperpage}{158}
\indexentry{rx\_error\_handler@{rx\_error\_handler}!rs422\_protocol.c@{rs422\_protocol.c}|hyperpage}{158}
\indexentry{rs422\_protocol.c@{rs422\_protocol.c}!transmit\_packet@{transmit\_packet}|hyperpage}{159}
\indexentry{transmit\_packet@{transmit\_packet}!rs422\_protocol.c@{rs422\_protocol.c}|hyperpage}{159}
\indexentry{rs422\_protocol.c@{rs422\_protocol.c}!um\_service\_byte\_handler@{um\_service\_byte\_handler}|hyperpage}{160}
\indexentry{um\_service\_byte\_handler@{um\_service\_byte\_handler}!rs422\_protocol.c@{rs422\_protocol.c}|hyperpage}{160}
\indexentry{rs422\_protocol.c@{rs422\_protocol.c}!ram\_space\_pointer@{ram\_space\_pointer}|hyperpage}{161}
\indexentry{ram\_space\_pointer@{ram\_space\_pointer}!rs422\_protocol.c@{rs422\_protocol.c}|hyperpage}{161}
\indexentry{rs422\_protocol.c@{rs422\_protocol.c}!rom\_space\_pointer@{rom\_space\_pointer}|hyperpage}{162}
\indexentry{rom\_space\_pointer@{rom\_space\_pointer}!rs422\_protocol.c@{rs422\_protocol.c}|hyperpage}{162}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{162}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!CONFIG@{CONFIG}|hyperpage}{164}
\indexentry{CONFIG@{CONFIG}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{164}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!INIT\_CMD@{INIT\_CMD}|hyperpage}{165}
\indexentry{INIT\_CMD@{INIT\_CMD}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{165}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!NUMBER\_CMDS\_IN\_PACKET@{NUMBER\_CMDS\_IN\_PACKET}|hyperpage}{165}
\indexentry{NUMBER\_CMDS\_IN\_PACKET@{NUMBER\_CMDS\_IN\_PACKET}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{165}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!PACKET\_HEAD@{PACKET\_HEAD}|hyperpage}{165}
\indexentry{PACKET\_HEAD@{PACKET\_HEAD}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{165}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!PACKET\_TAIL@{PACKET\_TAIL}|hyperpage}{165}
\indexentry{PACKET\_TAIL@{PACKET\_TAIL}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{165}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!PLC\_CM\_CRITICAL\_FAULT@{PLC\_CM\_CRITICAL\_FAULT}|hyperpage}{165}
\indexentry{PLC\_CM\_CRITICAL\_FAULT@{PLC\_CM\_CRITICAL\_FAULT}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{165}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!PLC\_CM\_INIT\_1\_BUS@{PLC\_CM\_INIT\_1\_BUS}|hyperpage}{165}
\indexentry{PLC\_CM\_INIT\_1\_BUS@{PLC\_CM\_INIT\_1\_BUS}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{165}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!PLC\_CM\_INIT\_2\_BUS@{PLC\_CM\_INIT\_2\_BUS}|hyperpage}{166}
\indexentry{PLC\_CM\_INIT\_2\_BUS@{PLC\_CM\_INIT\_2\_BUS}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{166}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!PLC\_CM\_NOT\_INIT@{PLC\_CM\_NOT\_INIT}|hyperpage}{166}
\indexentry{PLC\_CM\_NOT\_INIT@{PLC\_CM\_NOT\_INIT}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{166}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!PLC\_CM\_REMOVE\_INIT@{PLC\_CM\_REMOVE\_INIT}|hyperpage}{166}
\indexentry{PLC\_CM\_REMOVE\_INIT@{PLC\_CM\_REMOVE\_INIT}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{166}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!PLC\_CM\_UNKNOWN\_STATE@{PLC\_CM\_UNKNOWN\_STATE}|hyperpage}{166}
\indexentry{PLC\_CM\_UNKNOWN\_STATE@{PLC\_CM\_UNKNOWN\_STATE}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{166}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!READ\_CMD@{READ\_CMD}|hyperpage}{166}
\indexentry{READ\_CMD@{READ\_CMD}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{166}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!RESET\_CMD@{RESET\_CMD}|hyperpage}{166}
\indexentry{RESET\_CMD@{RESET\_CMD}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{166}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!TYPE\_CMD@{TYPE\_CMD}|hyperpage}{167}
\indexentry{TYPE\_CMD@{TYPE\_CMD}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{167}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!WRITE\_CMD@{WRITE\_CMD}|hyperpage}{167}
\indexentry{WRITE\_CMD@{WRITE\_CMD}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{167}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!fields\_cmd@{fields\_cmd}|hyperpage}{167}
\indexentry{fields\_cmd@{fields\_cmd}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{167}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!fields\_cmd\_header@{fields\_cmd\_header}|hyperpage}{167}
\indexentry{fields\_cmd\_header@{fields\_cmd\_header}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{167}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!fields\_packet@{fields\_packet}|hyperpage}{167}
\indexentry{fields\_packet@{fields\_packet}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{167}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!fields\_packet\_header@{fields\_packet\_header}|hyperpage}{167}
\indexentry{fields\_packet\_header@{fields\_packet\_header}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{167}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!fields\_packet\_tail@{fields\_packet\_tail}|hyperpage}{168}
\indexentry{fields\_packet\_tail@{fields\_packet\_tail}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{168}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!protocol\_error@{protocol\_error}|hyperpage}{168}
\indexentry{protocol\_error@{protocol\_error}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{168}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!protocol\_errors@{protocol\_errors}|hyperpage}{168}
\indexentry{protocol\_errors@{protocol\_errors}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{168}
\indexentry{NO\_ERROR@{NO\_ERROR}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{168}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!NO\_ERROR@{NO\_ERROR}|hyperpage}{168}
\indexentry{UART\_ERROR@{UART\_ERROR}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{168}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!UART\_ERROR@{UART\_ERROR}|hyperpage}{168}
\indexentry{CRC\_ERROR@{CRC\_ERROR}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{168}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!CRC\_ERROR@{CRC\_ERROR}|hyperpage}{168}
\indexentry{PM\_ADDR\_ERROR@{PM\_ADDR\_ERROR}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{168}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!PM\_ADDR\_ERROR@{PM\_ADDR\_ERROR}|hyperpage}{168}
\indexentry{PACKET\_ERROR@{PACKET\_ERROR}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{168}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!PACKET\_ERROR@{PACKET\_ERROR}|hyperpage}{168}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!crc32@{crc32}|hyperpage}{169}
\indexentry{crc32@{crc32}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{169}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!fill\_crc32\_table@{fill\_crc32\_table}|hyperpage}{169}
\indexentry{fill\_crc32\_table@{fill\_crc32\_table}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{169}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!protocol\_do\_cmds@{protocol\_do\_cmds}|hyperpage}{169}
\indexentry{protocol\_do\_cmds@{protocol\_do\_cmds}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{169}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!receive\_packet@{receive\_packet}|hyperpage}{173}
\indexentry{receive\_packet@{receive\_packet}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{173}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!rx\_error\_handler@{rx\_error\_handler}|hyperpage}{175}
\indexentry{rx\_error\_handler@{rx\_error\_handler}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{175}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!transmit\_packet@{transmit\_packet}|hyperpage}{176}
\indexentry{transmit\_packet@{transmit\_packet}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{176}
\indexentry{rs422\_protocol.h@{rs422\_protocol.h}!um\_service\_byte\_handler@{um\_service\_byte\_handler}|hyperpage}{177}
\indexentry{um\_service\_byte\_handler@{um\_service\_byte\_handler}!rs422\_protocol.h@{rs422\_protocol.h}|hyperpage}{177}
\indexentry{spi.c@{spi.c}|hyperpage}{179}
\indexentry{spi.c@{spi.c}!dma\_spi\_rx\_init@{dma\_spi\_rx\_init}|hyperpage}{180}
\indexentry{dma\_spi\_rx\_init@{dma\_spi\_rx\_init}!spi.c@{spi.c}|hyperpage}{180}
\indexentry{spi.c@{spi.c}!spi\_clean\_fifo\_rx\_buf@{spi\_clean\_fifo\_rx\_buf}|hyperpage}{180}
\indexentry{spi\_clean\_fifo\_rx\_buf@{spi\_clean\_fifo\_rx\_buf}!spi.c@{spi.c}|hyperpage}{180}
\indexentry{spi.c@{spi.c}!spi\_gpio\_config@{spi\_gpio\_config}|hyperpage}{181}
\indexentry{spi\_gpio\_config@{spi\_gpio\_config}!spi.c@{spi.c}|hyperpage}{181}
\indexentry{spi.c@{spi.c}!spi\_init@{spi\_init}|hyperpage}{181}
\indexentry{spi\_init@{spi\_init}!spi.c@{spi.c}|hyperpage}{181}
\indexentry{spi.c@{spi.c}!spi\_receive\_halfword@{spi\_receive\_halfword}|hyperpage}{182}
\indexentry{spi\_receive\_halfword@{spi\_receive\_halfword}!spi.c@{spi.c}|hyperpage}{182}
\indexentry{spi.c@{spi.c}!spi\_transmit\_halfword@{spi\_transmit\_halfword}|hyperpage}{182}
\indexentry{spi\_transmit\_halfword@{spi\_transmit\_halfword}!spi.c@{spi.c}|hyperpage}{182}
\indexentry{spi.c@{spi.c}!spi\_transmit\_message@{spi\_transmit\_message}|hyperpage}{182}
\indexentry{spi\_transmit\_message@{spi\_transmit\_message}!spi.c@{spi.c}|hyperpage}{182}
\indexentry{spi.c@{spi.c}!spi\_1@{spi\_1}|hyperpage}{183}
\indexentry{spi\_1@{spi\_1}!spi.c@{spi.c}|hyperpage}{183}
\indexentry{spi.c@{spi.c}!spi\_2@{spi\_2}|hyperpage}{183}
\indexentry{spi\_2@{spi\_2}!spi.c@{spi.c}|hyperpage}{183}
\indexentry{spi.h@{spi.h}|hyperpage}{184}
\indexentry{spi.h@{spi.h}!FIFO\_SIZE@{FIFO\_SIZE}|hyperpage}{185}
\indexentry{FIFO\_SIZE@{FIFO\_SIZE}!spi.h@{spi.h}|hyperpage}{185}
\indexentry{spi.h@{spi.h}!PIN\_SSP1\_RX@{PIN\_SSP1\_RX}|hyperpage}{185}
\indexentry{PIN\_SSP1\_RX@{PIN\_SSP1\_RX}!spi.h@{spi.h}|hyperpage}{185}
\indexentry{spi.h@{spi.h}!PIN\_SSP1\_SCK@{PIN\_SSP1\_SCK}|hyperpage}{185}
\indexentry{PIN\_SSP1\_SCK@{PIN\_SSP1\_SCK}!spi.h@{spi.h}|hyperpage}{185}
\indexentry{spi.h@{spi.h}!PIN\_SSP1\_SS@{PIN\_SSP1\_SS}|hyperpage}{186}
\indexentry{PIN\_SSP1\_SS@{PIN\_SSP1\_SS}!spi.h@{spi.h}|hyperpage}{186}
\indexentry{spi.h@{spi.h}!PIN\_SSP1\_TX@{PIN\_SSP1\_TX}|hyperpage}{186}
\indexentry{PIN\_SSP1\_TX@{PIN\_SSP1\_TX}!spi.h@{spi.h}|hyperpage}{186}
\indexentry{spi.h@{spi.h}!PORT\_SSP1@{PORT\_SSP1}|hyperpage}{186}
\indexentry{PORT\_SSP1@{PORT\_SSP1}!spi.h@{spi.h}|hyperpage}{186}
\indexentry{spi.h@{spi.h}!SPI\_BUFFER\_SIZE@{SPI\_BUFFER\_SIZE}|hyperpage}{186}
\indexentry{SPI\_BUFFER\_SIZE@{SPI\_BUFFER\_SIZE}!spi.h@{spi.h}|hyperpage}{186}
\indexentry{spi.h@{spi.h}!spi\_n@{spi\_n}|hyperpage}{186}
\indexentry{spi\_n@{spi\_n}!spi.h@{spi.h}|hyperpage}{186}
\indexentry{spi.h@{spi.h}!spi\_n\_dma\_ch\_params@{spi\_n\_dma\_ch\_params}|hyperpage}{186}
\indexentry{spi\_n\_dma\_ch\_params@{spi\_n\_dma\_ch\_params}!spi.h@{spi.h}|hyperpage}{186}
\indexentry{spi.h@{spi.h}!dma\_spi\_rx\_init@{dma\_spi\_rx\_init}|hyperpage}{187}
\indexentry{dma\_spi\_rx\_init@{dma\_spi\_rx\_init}!spi.h@{spi.h}|hyperpage}{187}
\indexentry{spi.h@{spi.h}!spi\_clean\_fifo\_rx\_buf@{spi\_clean\_fifo\_rx\_buf}|hyperpage}{187}
\indexentry{spi\_clean\_fifo\_rx\_buf@{spi\_clean\_fifo\_rx\_buf}!spi.h@{spi.h}|hyperpage}{187}
\indexentry{spi.h@{spi.h}!spi\_init@{spi\_init}|hyperpage}{188}
\indexentry{spi\_init@{spi\_init}!spi.h@{spi.h}|hyperpage}{188}
\indexentry{spi.h@{spi.h}!spi\_receive\_halfword@{spi\_receive\_halfword}|hyperpage}{188}
\indexentry{spi\_receive\_halfword@{spi\_receive\_halfword}!spi.h@{spi.h}|hyperpage}{188}
\indexentry{spi.h@{spi.h}!spi\_transmit\_halfword@{spi\_transmit\_halfword}|hyperpage}{189}
\indexentry{spi\_transmit\_halfword@{spi\_transmit\_halfword}!spi.h@{spi.h}|hyperpage}{189}
\indexentry{spi.h@{spi.h}!spi\_transmit\_message@{spi\_transmit\_message}|hyperpage}{189}
\indexentry{spi\_transmit\_message@{spi\_transmit\_message}!spi.h@{spi.h}|hyperpage}{189}
\indexentry{timers.c@{timers.c}|hyperpage}{190}
\indexentry{timers.c@{timers.c}!delay\_micro@{delay\_micro}|hyperpage}{191}
\indexentry{delay\_micro@{delay\_micro}!timers.c@{timers.c}|hyperpage}{191}
\indexentry{timers.c@{timers.c}!delay\_milli@{delay\_milli}|hyperpage}{191}
\indexentry{delay\_milli@{delay\_milli}!timers.c@{timers.c}|hyperpage}{191}
\indexentry{timers.c@{timers.c}!list\_tmr\_handler\_add\_tail@{list\_tmr\_handler\_add\_tail}|hyperpage}{192}
\indexentry{list\_tmr\_handler\_add\_tail@{list\_tmr\_handler\_add\_tail}!timers.c@{timers.c}|hyperpage}{192}
\indexentry{timers.c@{timers.c}!list\_tmr\_handler\_init@{list\_tmr\_handler\_init}|hyperpage}{192}
\indexentry{list\_tmr\_handler\_init@{list\_tmr\_handler\_init}!timers.c@{timers.c}|hyperpage}{192}
\indexentry{timers.c@{timers.c}!timer1\_init@{timer1\_init}|hyperpage}{192}
\indexentry{timer1\_init@{timer1\_init}!timers.c@{timers.c}|hyperpage}{192}
\indexentry{timers.c@{timers.c}!timer2\_init@{timer2\_init}|hyperpage}{193}
\indexentry{timer2\_init@{timer2\_init}!timers.c@{timers.c}|hyperpage}{193}
\indexentry{timers.c@{timers.c}!TIMER2\_IRQHandler@{TIMER2\_IRQHandler}|hyperpage}{193}
\indexentry{TIMER2\_IRQHandler@{TIMER2\_IRQHandler}!timers.c@{timers.c}|hyperpage}{193}
\indexentry{timers.c@{timers.c}!timer3\_init@{timer3\_init}|hyperpage}{194}
\indexentry{timer3\_init@{timer3\_init}!timers.c@{timers.c}|hyperpage}{194}
\indexentry{timers.c@{timers.c}!timer\_init@{timer\_init}|hyperpage}{194}
\indexentry{timer\_init@{timer\_init}!timers.c@{timers.c}|hyperpage}{194}
\indexentry{timers.c@{timers.c}!adc\_1@{adc\_1}|hyperpage}{195}
\indexentry{adc\_1@{adc\_1}!timers.c@{timers.c}|hyperpage}{195}
\indexentry{timers.c@{timers.c}!ram\_space\_pointer@{ram\_space\_pointer}|hyperpage}{195}
\indexentry{ram\_space\_pointer@{ram\_space\_pointer}!timers.c@{timers.c}|hyperpage}{195}
\indexentry{timers.c@{timers.c}!spi\_1@{spi\_1}|hyperpage}{195}
\indexentry{spi\_1@{spi\_1}!timers.c@{timers.c}|hyperpage}{195}
\indexentry{timers.c@{timers.c}!timer\_1@{timer\_1}|hyperpage}{195}
\indexentry{timer\_1@{timer\_1}!timers.c@{timers.c}|hyperpage}{195}
\indexentry{timers.c@{timers.c}!timer\_2@{timer\_2}|hyperpage}{195}
\indexentry{timer\_2@{timer\_2}!timers.c@{timers.c}|hyperpage}{195}
\indexentry{timers.c@{timers.c}!timer\_3@{timer\_3}|hyperpage}{195}
\indexentry{timer\_3@{timer\_3}!timers.c@{timers.c}|hyperpage}{195}
\indexentry{timers.c@{timers.c}!tmr\_handler\_head@{tmr\_handler\_head}|hyperpage}{196}
\indexentry{tmr\_handler\_head@{tmr\_handler\_head}!timers.c@{timers.c}|hyperpage}{196}
\indexentry{timers.h@{timers.h}|hyperpage}{196}
\indexentry{timers.h@{timers.h}!timer\_irq\_list@{timer\_irq\_list}|hyperpage}{197}
\indexentry{timer\_irq\_list@{timer\_irq\_list}!timers.h@{timers.h}|hyperpage}{197}
\indexentry{timers.h@{timers.h}!timer\_n@{timer\_n}|hyperpage}{197}
\indexentry{timer\_n@{timer\_n}!timers.h@{timers.h}|hyperpage}{197}
\indexentry{timers.h@{timers.h}!delay\_micro@{delay\_micro}|hyperpage}{198}
\indexentry{delay\_micro@{delay\_micro}!timers.h@{timers.h}|hyperpage}{198}
\indexentry{timers.h@{timers.h}!delay\_milli@{delay\_milli}|hyperpage}{198}
\indexentry{delay\_milli@{delay\_milli}!timers.h@{timers.h}|hyperpage}{198}
\indexentry{timers.h@{timers.h}!list\_tmr\_handler\_add\_tail@{list\_tmr\_handler\_add\_tail}|hyperpage}{198}
\indexentry{list\_tmr\_handler\_add\_tail@{list\_tmr\_handler\_add\_tail}!timers.h@{timers.h}|hyperpage}{198}
\indexentry{timers.h@{timers.h}!list\_tmr\_handler\_init@{list\_tmr\_handler\_init}|hyperpage}{199}
\indexentry{list\_tmr\_handler\_init@{list\_tmr\_handler\_init}!timers.h@{timers.h}|hyperpage}{199}
\indexentry{timers.h@{timers.h}!timer\_init@{timer\_init}|hyperpage}{199}
\indexentry{timer\_init@{timer\_init}!timers.h@{timers.h}|hyperpage}{199}
\indexentry{uart.c@{uart.c}|hyperpage}{200}
\indexentry{uart.c@{uart.c}!DMA\_UART\_RX\_init@{DMA\_UART\_RX\_init}|hyperpage}{201}
\indexentry{DMA\_UART\_RX\_init@{DMA\_UART\_RX\_init}!uart.c@{uart.c}|hyperpage}{201}
\indexentry{uart.c@{uart.c}!UART1\_IRQHandler@{UART1\_IRQHandler}|hyperpage}{201}
\indexentry{UART1\_IRQHandler@{UART1\_IRQHandler}!uart.c@{uart.c}|hyperpage}{201}
\indexentry{uart.c@{uart.c}!UART2\_IRQHandler@{UART2\_IRQHandler}|hyperpage}{202}
\indexentry{UART2\_IRQHandler@{UART2\_IRQHandler}!uart.c@{uart.c}|hyperpage}{202}
\indexentry{uart.c@{uart.c}!uart\_clean@{uart\_clean}|hyperpage}{202}
\indexentry{uart\_clean@{uart\_clean}!uart.c@{uart.c}|hyperpage}{202}
\indexentry{uart.c@{uart.c}!uart\_get\_buf\_counter@{uart\_get\_buf\_counter}|hyperpage}{202}
\indexentry{uart\_get\_buf\_counter@{uart\_get\_buf\_counter}!uart.c@{uart.c}|hyperpage}{202}
\indexentry{uart.c@{uart.c}!uart\_gpio\_config@{uart\_gpio\_config}|hyperpage}{203}
\indexentry{uart\_gpio\_config@{uart\_gpio\_config}!uart.c@{uart.c}|hyperpage}{203}
\indexentry{uart.c@{uart.c}!uart\_init@{uart\_init}|hyperpage}{204}
\indexentry{uart\_init@{uart\_init}!uart.c@{uart.c}|hyperpage}{204}
\indexentry{uart.c@{uart.c}!uart\_read@{uart\_read}|hyperpage}{205}
\indexentry{uart\_read@{uart\_read}!uart.c@{uart.c}|hyperpage}{205}
\indexentry{uart.c@{uart.c}!uart\_read\_pos@{uart\_read\_pos}|hyperpage}{206}
\indexentry{uart\_read\_pos@{uart\_read\_pos}!uart.c@{uart.c}|hyperpage}{206}
\indexentry{uart.c@{uart.c}!uart\_set\_pos@{uart\_set\_pos}|hyperpage}{206}
\indexentry{uart\_set\_pos@{uart\_set\_pos}!uart.c@{uart.c}|hyperpage}{206}
\indexentry{uart.c@{uart.c}!uart\_set\_read\_timeout@{uart\_set\_read\_timeout}|hyperpage}{207}
\indexentry{uart\_set\_read\_timeout@{uart\_set\_read\_timeout}!uart.c@{uart.c}|hyperpage}{207}
\indexentry{uart.c@{uart.c}!uart\_set\_write\_timeout@{uart\_set\_write\_timeout}|hyperpage}{207}
\indexentry{uart\_set\_write\_timeout@{uart\_set\_write\_timeout}!uart.c@{uart.c}|hyperpage}{207}
\indexentry{uart.c@{uart.c}!uart\_write@{uart\_write}|hyperpage}{208}
\indexentry{uart\_write@{uart\_write}!uart.c@{uart.c}|hyperpage}{208}
\indexentry{uart.c@{uart.c}!uart\_1@{uart\_1}|hyperpage}{209}
\indexentry{uart\_1@{uart\_1}!uart.c@{uart.c}|hyperpage}{209}
\indexentry{uart.c@{uart.c}!uart\_2@{uart\_2}|hyperpage}{209}
\indexentry{uart\_2@{uart\_2}!uart.c@{uart.c}|hyperpage}{209}
\indexentry{uart.h@{uart.h}|hyperpage}{209}
\indexentry{uart.h@{uart.h}!BUFFER\_MASK@{BUFFER\_MASK}|hyperpage}{212}
\indexentry{BUFFER\_MASK@{BUFFER\_MASK}!uart.h@{uart.h}|hyperpage}{212}
\indexentry{uart.h@{uart.h}!GET\_UART\_BUF\_PTR@{GET\_UART\_BUF\_PTR}|hyperpage}{212}
\indexentry{GET\_UART\_BUF\_PTR@{GET\_UART\_BUF\_PTR}!uart.h@{uart.h}|hyperpage}{212}
\indexentry{uart.h@{uart.h}!PIN\_UART1\_EN@{PIN\_UART1\_EN}|hyperpage}{212}
\indexentry{PIN\_UART1\_EN@{PIN\_UART1\_EN}!uart.h@{uart.h}|hyperpage}{212}
\indexentry{uart.h@{uart.h}!PIN\_UART1\_RX@{PIN\_UART1\_RX}|hyperpage}{212}
\indexentry{PIN\_UART1\_RX@{PIN\_UART1\_RX}!uart.h@{uart.h}|hyperpage}{212}
\indexentry{uart.h@{uart.h}!PIN\_UART1\_TX@{PIN\_UART1\_TX}|hyperpage}{212}
\indexentry{PIN\_UART1\_TX@{PIN\_UART1\_TX}!uart.h@{uart.h}|hyperpage}{212}
\indexentry{uart.h@{uart.h}!PIN\_UART2\_EN@{PIN\_UART2\_EN}|hyperpage}{212}
\indexentry{PIN\_UART2\_EN@{PIN\_UART2\_EN}!uart.h@{uart.h}|hyperpage}{212}
\indexentry{uart.h@{uart.h}!PIN\_UART2\_RX@{PIN\_UART2\_RX}|hyperpage}{213}
\indexentry{PIN\_UART2\_RX@{PIN\_UART2\_RX}!uart.h@{uart.h}|hyperpage}{213}
\indexentry{uart.h@{uart.h}!PIN\_UART2\_TX@{PIN\_UART2\_TX}|hyperpage}{213}
\indexentry{PIN\_UART2\_TX@{PIN\_UART2\_TX}!uart.h@{uart.h}|hyperpage}{213}
\indexentry{uart.h@{uart.h}!PORT\_UART1@{PORT\_UART1}|hyperpage}{213}
\indexentry{PORT\_UART1@{PORT\_UART1}!uart.h@{uart.h}|hyperpage}{213}
\indexentry{uart.h@{uart.h}!PORT\_UART1\_EN@{PORT\_UART1\_EN}|hyperpage}{213}
\indexentry{PORT\_UART1\_EN@{PORT\_UART1\_EN}!uart.h@{uart.h}|hyperpage}{213}
\indexentry{uart.h@{uart.h}!PORT\_UART2@{PORT\_UART2}|hyperpage}{213}
\indexentry{PORT\_UART2@{PORT\_UART2}!uart.h@{uart.h}|hyperpage}{213}
\indexentry{uart.h@{uart.h}!PORT\_UART2\_EN@{PORT\_UART2\_EN}|hyperpage}{213}
\indexentry{PORT\_UART2\_EN@{PORT\_UART2\_EN}!uart.h@{uart.h}|hyperpage}{213}
\indexentry{uart.h@{uart.h}!RECOGNIZE\_BUS@{RECOGNIZE\_BUS}|hyperpage}{214}
\indexentry{RECOGNIZE\_BUS@{RECOGNIZE\_BUS}!uart.h@{uart.h}|hyperpage}{214}
\indexentry{uart.h@{uart.h}!UART\_BUFFER\_SIZE@{UART\_BUFFER\_SIZE}|hyperpage}{214}
\indexentry{UART\_BUFFER\_SIZE@{UART\_BUFFER\_SIZE}!uart.h@{uart.h}|hyperpage}{214}
\indexentry{uart.h@{uart.h}!uart\_dma\_ch\_params@{uart\_dma\_ch\_params}|hyperpage}{214}
\indexentry{uart\_dma\_ch\_params@{uart\_dma\_ch\_params}!uart.h@{uart.h}|hyperpage}{214}
\indexentry{uart.h@{uart.h}!uart\_errors@{uart\_errors}|hyperpage}{214}
\indexentry{uart\_errors@{uart\_errors}!uart.h@{uart.h}|hyperpage}{214}
\indexentry{uart.h@{uart.h}!uart\_n@{uart\_n}|hyperpage}{214}
\indexentry{uart\_n@{uart\_n}!uart.h@{uart.h}|hyperpage}{214}
\indexentry{uart.h@{uart.h}!uart\_rx\_tx\_timeouts@{uart\_rx\_tx\_timeouts}|hyperpage}{215}
\indexentry{uart\_rx\_tx\_timeouts@{uart\_rx\_tx\_timeouts}!uart.h@{uart.h}|hyperpage}{215}
\indexentry{uart.h@{uart.h}!errors@{errors}|hyperpage}{215}
\indexentry{errors@{errors}!uart.h@{uart.h}|hyperpage}{215}
\indexentry{NO\_ERRORS@{NO\_ERRORS}!uart.h@{uart.h}|hyperpage}{215}
\indexentry{uart.h@{uart.h}!NO\_ERRORS@{NO\_ERRORS}|hyperpage}{215}
\indexentry{INIT\_ERROR@{INIT\_ERROR}!uart.h@{uart.h}|hyperpage}{215}
\indexentry{uart.h@{uart.h}!INIT\_ERROR@{INIT\_ERROR}|hyperpage}{215}
\indexentry{WRITE\_TIMEOUT\_ERROR@{WRITE\_TIMEOUT\_ERROR}!uart.h@{uart.h}|hyperpage}{215}
\indexentry{uart.h@{uart.h}!WRITE\_TIMEOUT\_ERROR@{WRITE\_TIMEOUT\_ERROR}|hyperpage}{215}
\indexentry{READ\_TIMEOUT\_ERROR@{READ\_TIMEOUT\_ERROR}!uart.h@{uart.h}|hyperpage}{215}
\indexentry{uart.h@{uart.h}!READ\_TIMEOUT\_ERROR@{READ\_TIMEOUT\_ERROR}|hyperpage}{215}
\indexentry{SIZE\_ERROR@{SIZE\_ERROR}!uart.h@{uart.h}|hyperpage}{215}
\indexentry{uart.h@{uart.h}!SIZE\_ERROR@{SIZE\_ERROR}|hyperpage}{215}
\indexentry{POSITION\_ERROR@{POSITION\_ERROR}!uart.h@{uart.h}|hyperpage}{215}
\indexentry{uart.h@{uart.h}!POSITION\_ERROR@{POSITION\_ERROR}|hyperpage}{215}
\indexentry{uart.h@{uart.h}!DMA\_UART\_RX\_init@{DMA\_UART\_RX\_init}|hyperpage}{215}
\indexentry{DMA\_UART\_RX\_init@{DMA\_UART\_RX\_init}!uart.h@{uart.h}|hyperpage}{215}
\indexentry{uart.h@{uart.h}!uart\_clean@{uart\_clean}|hyperpage}{216}
\indexentry{uart\_clean@{uart\_clean}!uart.h@{uart.h}|hyperpage}{216}
\indexentry{uart.h@{uart.h}!uart\_get\_buf\_counter@{uart\_get\_buf\_counter}|hyperpage}{216}
\indexentry{uart\_get\_buf\_counter@{uart\_get\_buf\_counter}!uart.h@{uart.h}|hyperpage}{216}
\indexentry{uart.h@{uart.h}!uart\_init@{uart\_init}|hyperpage}{217}
\indexentry{uart\_init@{uart\_init}!uart.h@{uart.h}|hyperpage}{217}
\indexentry{uart.h@{uart.h}!uart\_read@{uart\_read}|hyperpage}{218}
\indexentry{uart\_read@{uart\_read}!uart.h@{uart.h}|hyperpage}{218}
\indexentry{uart.h@{uart.h}!uart\_read\_pos@{uart\_read\_pos}|hyperpage}{219}
\indexentry{uart\_read\_pos@{uart\_read\_pos}!uart.h@{uart.h}|hyperpage}{219}
\indexentry{uart.h@{uart.h}!uart\_set\_pos@{uart\_set\_pos}|hyperpage}{220}
\indexentry{uart\_set\_pos@{uart\_set\_pos}!uart.h@{uart.h}|hyperpage}{220}
\indexentry{uart.h@{uart.h}!uart\_set\_read\_timeout@{uart\_set\_read\_timeout}|hyperpage}{220}
\indexentry{uart\_set\_read\_timeout@{uart\_set\_read\_timeout}!uart.h@{uart.h}|hyperpage}{220}
\indexentry{uart.h@{uart.h}!uart\_set\_write\_timeout@{uart\_set\_write\_timeout}|hyperpage}{221}
\indexentry{uart\_set\_write\_timeout@{uart\_set\_write\_timeout}!uart.h@{uart.h}|hyperpage}{221}
\indexentry{uart.h@{uart.h}!uart\_write@{uart\_write}|hyperpage}{221}
\indexentry{uart\_write@{uart\_write}!uart.h@{uart.h}|hyperpage}{221}
