$comment
	File created using the following command:
		vcd file week3_3.msim.vcd -direction
$end
$date
	Tue Sep 19 21:30:01 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module four_bits_compare_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # A2 $end
$var reg 1 $ A3 $end
$var reg 1 % B0 $end
$var reg 1 & B1 $end
$var reg 1 ' B2 $end
$var reg 1 ( B3 $end
$var wire 1 ) Eq $end
$var wire 1 * Gt $end
$var wire 1 + Lt $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 B1~combout $end
$var wire 1 3 A1~combout $end
$var wire 1 4 inst1|inst~combout $end
$var wire 1 5 B0~combout $end
$var wire 1 6 B3~combout $end
$var wire 1 7 A3~combout $end
$var wire 1 8 A2~combout $end
$var wire 1 9 B2~combout $end
$var wire 1 : inst6~0_combout $end
$var wire 1 ; A0~combout $end
$var wire 1 < inst2~combout $end
$var wire 1 = inst5~0_combout $end
$var wire 1 > inst5~1_combout $end
$var wire 1 ? inst5~2_combout $end
$var wire 1 @ inst6~2_combout $end
$var wire 1 A inst6~1_combout $end
$var wire 1 B inst6~3_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
1#
1$
0%
0&
0'
0(
0)
1*
0+
0,
1-
x.
1/
10
11
02
13
14
05
06
17
18
09
0:
1;
1<
1=
1>
1?
0@
0A
0B
$end
#60000
0!
0"
0#
0$
0;
03
08
07
0>
04
0=
1:
0?
0<
0*
1)
#110000
1&
1(
1"
1$
12
16
13
17
#180000
0&
0(
0"
0$
02
06
03
07
#230000
1%
1'
1!
1&
1(
1"
1$
15
19
1;
12
16
13
17
1A
0:
1B
1<
1+
0)
#300000
0%
0'
0!
0&
0(
0"
0$
05
09
0;
02
06
03
07
0A
1:
0B
0<
0+
1)
#1000000
