ModuleName PFA
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 320 ,Y1: 216 ,X2: 344 ,Y2: 216
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 208 ,Y1: 152 ,X2: 208 ,Y2: 192
Edge X1: 208 ,Y1: 192 ,X2: 232 ,Y2: 192
Edge X1: 208 ,Y1: 192 ,X2: 208 ,Y2: 264
Edge X1: 208 ,Y1: 264 ,X2: 208 ,Y2: 360
Edge X1: 208 ,Y1: 264 ,X2: 328 ,Y2: 264
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 160 ,Y1: 152 ,X2: 160 ,Y2: 208
Edge X1: 160 ,Y1: 208 ,X2: 232 ,Y2: 208
Edge X1: 160 ,Y1: 208 ,X2: 160 ,Y2: 280
Edge X1: 160 ,Y1: 280 ,X2: 160 ,Y2: 360
Edge X1: 160 ,Y1: 280 ,X2: 328 ,Y2: 280
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 296 ,Y1: 200 ,X2: 320 ,Y2: 200
Edge X1: 320 ,Y1: 200 ,X2: 344 ,Y2: 200
Edge X1: 320 ,Y1: 176 ,X2: 320 ,Y2: 200
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 408 ,Y1: 208 ,X2: 456 ,Y2: 208
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 392 ,Y1: 272 ,X2: 408 ,Y2: 272
End
Branches
End
End
Ports
Port Left: 160 Top: 152 ,Orientation: 0
Portname: A ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 208 Top: 152 ,Orientation: 0
Portname: B ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 320 Top: 216 ,Orientation: 0
Portname: C ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 320 Top: 176 ,Orientation: 0
Portname: P ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 408 Top: 272 ,Orientation: 0
Portname: G ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 456 Top: 208 ,Orientation: 0
Portname: S ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 232 Top: 184
Name: s0
LibraryName: gtlib
IpName: GT_XOR2
SymbolParameters
End
Symbol Left: 328 Top: 256
Name: s2
LibraryName: gtlib
IpName: GT_AND2
SymbolParameters
End
Symbol Left: 344 Top: 192
Name: s1
LibraryName: gtlib
IpName: GT_XOR2
SymbolParameters
End
End
Texts
End
Links
End
