
8. Printing statistics.

=== nr_1x1 ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2_X1                         1

=== nr_1x2 ===

   Number of wires:                 10
   Number of wire bits:             12
   Number of public wires:           5
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2_X1                         2

=== nr_2x1 ===

   Number of wires:                 10
   Number of wire bits:             12
   Number of public wires:           5
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2_X1                         2

=== nr_2x2 ===

   Number of wires:                 21
   Number of wire bits:             26
   Number of public wires:          11
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     AND2_X1                         1
     AND4_X1                         1
     AOI22_X1                        1
     NAND2_X1                        1
     NOR2_X1                         2

=== nr_2x3 ===

   Number of wires:                 36
   Number of wire bits:             43
   Number of public wires:          19
   Number of public wire bits:      26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     AND2_X1                         2
     AND4_X1                         1
     AOI22_X1                        1
     NAND2_X1                        4
     NAND3_X1                        1
     NAND4_X1                        1
     OAI22_X1                        1
     XOR2_X1                         1

=== nr_3x2 ===

   Number of wires:                 36
   Number of wire bits:             43
   Number of public wires:          19
   Number of public wire bits:      26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     AND2_X1                         2
     AND4_X1                         1
     AOI22_X1                        1
     NAND2_X1                        4
     NAND3_X1                        1
     NAND4_X1                        1
     OAI22_X1                        1
     XOR2_X1                         1

=== nr_3x5 ===

   Number of wires:                175
   Number of wire bits:            188
   Number of public wires:          82
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     AND2_X1                         5
     AND3_X1                         4
     AND4_X1                         3
     AOI211_X1                       2
     AOI21_X1                        4
     AOI22_X1                        4
     INV_X1                          1
     NAND2_X1                       13
     NAND3_X1                        3
     NAND4_X1                        3
     NOR2_X1                         5
     NOR3_X1                         3
     OAI211_X1                       1
     OAI21_X1                        7
     OAI22_X1                        1
     OR2_X1                          2
     OR3_X1                          2
     XNOR2_X1                       10
     XOR2_X1                         6

=== nr_5x3 ===

   Number of wires:                166
   Number of wire bits:            179
   Number of public wires:          82
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 70
     AND2_X1                         3
     AND3_X1                         2
     AND4_X1                         3
     AOI21_X1                        5
     AOI22_X1                        3
     INV_X1                          4
     NAND2_X1                       13
     NAND3_X1                        3
     NAND4_X1                        1
     NOR2_X1                         3
     NOR3_X1                         2
     OAI21_X1                        6
     OAI22_X1                        3
     OAI33_X1                        1
     OR2_X1                          1
     OR3_X1                          3
     XNOR2_X1                        7
     XOR2_X1                         7

=== rr8x8__B__rr3x3__B__nr1x1__nr1x2__nr2x1__nr2x2__B__nr3x5__nr5x3__rr5x5__B__rr3x3__B__nr1x1__nr1x2__nr2x1__nr2x2__B__nr3x2__nr2x3__nr2x2__B__B__ ===

   Number of wires:                180
   Number of wire bits:            414
   Number of public wires:          11
   Number of public wire bits:      80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 93
     AND2_X1                         5
     AOI21_X1                        8
     INV_X1                          6
     NAND2_X1                       13
     NOR2_X1                         8
     NOR3_X1                         1
     OAI21_X1                        6
     OR2_X1                          2
     XNOR2_X1                       22
     XOR2_X1                        18
     nr_3x5                          1
     nr_5x3                          1
     rr_3x3_1                        1
     rr_5x5_8                        1

=== rr_3x3_1 ===

   Number of wires:                 45
   Number of wire bits:             96
   Number of public wires:          11
   Number of public wire bits:      27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     AND2_X1                         2
     AND3_X1                         1
     AOI21_X1                        1
     INV_X1                          1
     NAND2_X1                        2
     NOR2_X1                         1
     OAI21_X1                        2
     XNOR2_X1                        2
     XOR2_X1                         6
     nr_1x1                          1
     nr_1x2                          1
     nr_2x1                          1
     nr_2x2                          1

=== rr_3x3_9 ===

   Number of wires:                 45
   Number of wire bits:             96
   Number of public wires:          11
   Number of public wire bits:      27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     AND2_X1                         2
     AND3_X1                         1
     AOI21_X1                        1
     INV_X1                          1
     NAND2_X1                        2
     NOR2_X1                         1
     OAI21_X1                        2
     XNOR2_X1                        2
     XOR2_X1                         6
     nr_1x1                          1
     nr_1x2                          1
     nr_2x1                          1
     nr_2x2                          1

=== rr_5x5_8 ===

   Number of wires:                120
   Number of wire bits:            258
   Number of public wires:          11
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 62
     AND2_X1                         3
     AOI21_X1                        4
     INV_X1                          2
     NAND2_X1                        9
     NAND3_X1                        1
     NOR2_X1                         6
     NOR3_X1                         1
     OAI21_X1                        5
     OR2_X1                          1
     OR3_X1                          1
     XNOR2_X1                       12
     XOR2_X1                        13
     nr_2x2                          1
     nr_2x3                          1
     nr_3x2                          1
     rr_3x3_9                        1

=== design hierarchy ===

   rr8x8__B__rr3x3__B__nr1x1__nr1x2__nr2x1__nr2x2__B__nr3x5__nr5x3__rr5x5__B__rr3x3__B__nr1x1__nr1x2__nr2x1__nr2x2__B__nr3x2__nr2x3__nr2x2__B__B__      1
     nr_3x5                          1
     nr_5x3                          1
     rr_3x3_1                        1
       nr_1x1                        1
       nr_1x2                        1
       nr_2x1                        1
       nr_2x2                        1
     rr_5x5_8                        1
       nr_2x2                        1
       nr_2x3                        1
       nr_3x2                        1
       rr_3x3_9                      1
         nr_1x1                      1
         nr_1x2                      1
         nr_2x1                      1
         nr_2x2                      1

   Number of wires:                920
   Number of wire bits:           1457
   Number of public wires:         307
   Number of public wire bits:     510
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                384
     AND2_X1                        37
     AND3_X1                         8
     AND4_X1                        11
     AOI211_X1                       2
     AOI21_X1                       23
     AOI22_X1                       12
     INV_X1                         15
     NAND2_X1                       63
     NAND3_X1                        9
     NAND4_X1                        6
     NOR2_X1                        30
     NOR3_X1                         7
     OAI211_X1                       1
     OAI21_X1                       28
     OAI22_X1                        6
     OAI33_X1                        1
     OR2_X1                          6
     OR3_X1                          6
     XNOR2_X1                       55
     XOR2_X1                        58

9. Printing statistics.

=== nr_1x1 ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2_X1                         1

   Chip area for module '\nr_1x1': 1.064000

=== nr_1x2 ===

   Number of wires:                 10
   Number of wire bits:             12
   Number of public wires:           5
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2_X1                         2

   Chip area for module '\nr_1x2': 2.128000

=== nr_2x1 ===

   Number of wires:                 10
   Number of wire bits:             12
   Number of public wires:           5
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2_X1                         2

   Chip area for module '\nr_2x1': 2.128000

=== nr_2x2 ===

   Number of wires:                 21
   Number of wire bits:             26
   Number of public wires:          11
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     AND2_X1                         1
     AND4_X1                         1
     AOI22_X1                        1
     NAND2_X1                        1
     NOR2_X1                         2

   Chip area for module '\nr_2x2': 6.384000

=== nr_2x3 ===

   Number of wires:                 36
   Number of wire bits:             43
   Number of public wires:          19
   Number of public wire bits:      26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     AND2_X1                         2
     AND4_X1                         1
     AOI22_X1                        1
     NAND2_X1                        4
     NAND3_X1                        1
     NAND4_X1                        1
     OAI22_X1                        1
     XOR2_X1                         1

   Chip area for module '\nr_2x3': 13.566000

=== nr_3x2 ===

   Number of wires:                 36
   Number of wire bits:             43
   Number of public wires:          19
   Number of public wire bits:      26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     AND2_X1                         2
     AND4_X1                         1
     AOI22_X1                        1
     NAND2_X1                        4
     NAND3_X1                        1
     NAND4_X1                        1
     OAI22_X1                        1
     XOR2_X1                         1

   Chip area for module '\nr_3x2': 13.566000

=== nr_3x5 ===

   Number of wires:                175
   Number of wire bits:            188
   Number of public wires:          82
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     AND2_X1                         5
     AND3_X1                         4
     AND4_X1                         3
     AOI211_X1                       2
     AOI21_X1                        4
     AOI22_X1                        4
     INV_X1                          1
     NAND2_X1                       13
     NAND3_X1                        3
     NAND4_X1                        3
     NOR2_X1                         5
     NOR3_X1                         3
     OAI211_X1                       1
     OAI21_X1                        7
     OAI22_X1                        1
     OR2_X1                          2
     OR3_X1                          2
     XNOR2_X1                       10
     XOR2_X1                         6

   Chip area for module '\nr_3x5': 93.366000

=== nr_5x3 ===

   Number of wires:                166
   Number of wire bits:            179
   Number of public wires:          82
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 70
     AND2_X1                         3
     AND3_X1                         2
     AND4_X1                         3
     AOI21_X1                        5
     AOI22_X1                        3
     INV_X1                          4
     NAND2_X1                       13
     NAND3_X1                        3
     NAND4_X1                        1
     NOR2_X1                         3
     NOR3_X1                         2
     OAI21_X1                        6
     OAI22_X1                        3
     OAI33_X1                        1
     OR2_X1                          1
     OR3_X1                          3
     XNOR2_X1                        7
     XOR2_X1                         7

   Chip area for module '\nr_5x3': 81.130000

=== rr8x8__B__rr3x3__B__nr1x1__nr1x2__nr2x1__nr2x2__B__nr3x5__nr5x3__rr5x5__B__rr3x3__B__nr1x1__nr1x2__nr2x1__nr2x2__B__nr3x2__nr2x3__nr2x2__B__B__ ===

   Number of wires:                180
   Number of wire bits:            414
   Number of public wires:          11
   Number of public wire bits:      80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 93
     AND2_X1                         5
     AOI21_X1                        8
     INV_X1                          6
     NAND2_X1                       13
     NOR2_X1                         8
     NOR3_X1                         1
     OAI21_X1                        6
     OR2_X1                          2
     XNOR2_X1                       22
     XOR2_X1                        18
     nr_3x5                          1
     nr_5x3                          1
     rr_3x3_1                        1
     rr_5x5_8                        1

   Area for cell type \rr_5x5_8 is unknown!
   Area for cell type \rr_3x3_1 is unknown!
   Area for cell type \nr_3x5 is unknown!
   Area for cell type \nr_5x3 is unknown!

   Chip area for module '\rr8x8__B__rr3x3__B__nr1x1__nr1x2__nr2x1__nr2x2__B__nr3x5__nr5x3__rr5x5__B__rr3x3__B__nr1x1__nr1x2__nr2x1__nr2x2__B__nr3x2__nr2x3__nr2x2__B__B__': 107.198000

=== rr_3x3_1 ===

   Number of wires:                 45
   Number of wire bits:             96
   Number of public wires:          11
   Number of public wire bits:      27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     AND2_X1                         2
     AND3_X1                         1
     AOI21_X1                        1
     INV_X1                          1
     NAND2_X1                        2
     NOR2_X1                         1
     OAI21_X1                        2
     XNOR2_X1                        2
     XOR2_X1                         6
     nr_1x1                          1
     nr_1x2                          1
     nr_2x1                          1
     nr_2x2                          1

   Area for cell type \nr_2x2 is unknown!
   Area for cell type \nr_1x1 is unknown!
   Area for cell type \nr_1x2 is unknown!
   Area for cell type \nr_2x1 is unknown!

   Chip area for module '\rr_3x3_1': 22.344000

=== rr_3x3_9 ===

   Number of wires:                 45
   Number of wire bits:             96
   Number of public wires:          11
   Number of public wire bits:      27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     AND2_X1                         2
     AND3_X1                         1
     AOI21_X1                        1
     INV_X1                          1
     NAND2_X1                        2
     NOR2_X1                         1
     OAI21_X1                        2
     XNOR2_X1                        2
     XOR2_X1                         6
     nr_1x1                          1
     nr_1x2                          1
     nr_2x1                          1
     nr_2x2                          1

   Area for cell type \nr_2x2 is unknown!
   Area for cell type \nr_1x1 is unknown!
   Area for cell type \nr_1x2 is unknown!
   Area for cell type \nr_2x1 is unknown!

   Chip area for module '\rr_3x3_9': 22.344000

=== rr_5x5_8 ===

   Number of wires:                120
   Number of wire bits:            258
   Number of public wires:          11
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 62
     AND2_X1                         3
     AOI21_X1                        4
     INV_X1                          2
     NAND2_X1                        9
     NAND3_X1                        1
     NOR2_X1                         6
     NOR3_X1                         1
     OAI21_X1                        5
     OR2_X1                          1
     OR3_X1                          1
     XNOR2_X1                       12
     XOR2_X1                        13
     nr_2x2                          1
     nr_2x3                          1
     nr_3x2                          1
     rr_3x3_9                        1

   Area for cell type \nr_2x2 is unknown!
   Area for cell type \rr_3x3_9 is unknown!
   Area for cell type \nr_3x2 is unknown!
   Area for cell type \nr_2x3 is unknown!

   Chip area for module '\rr_5x5_8': 70.224000

=== design hierarchy ===

   rr8x8__B__rr3x3__B__nr1x1__nr1x2__nr2x1__nr2x2__B__nr3x5__nr5x3__rr5x5__B__rr3x3__B__nr1x1__nr1x2__nr2x1__nr2x2__B__nr3x2__nr2x3__nr2x2__B__B__      1
     nr_3x5                          1
     nr_5x3                          1
     rr_3x3_1                        1
       nr_1x1                        1
       nr_1x2                        1
       nr_2x1                        1
       nr_2x2                        1
     rr_5x5_8                        1
       nr_2x2                        1
       nr_2x3                        1
       nr_3x2                        1
       rr_3x3_9                      1
         nr_1x1                      1
         nr_1x2                      1
         nr_2x1                      1
         nr_2x2                      1

   Number of wires:                920
   Number of wire bits:           1457
   Number of public wires:         307
   Number of public wire bits:     510
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                384
     AND2_X1                        37
     AND3_X1                         8
     AND4_X1                        11
     AOI211_X1                       2
     AOI21_X1                       23
     AOI22_X1                       12
     INV_X1                         15
     NAND2_X1                       63
     NAND3_X1                        9
     NAND4_X1                        6
     NOR2_X1                        30
     NOR3_X1                         7
     OAI211_X1                       1
     OAI21_X1                       28
     OAI22_X1                        6
     OAI33_X1                        1
     OR2_X1                          6
     OR3_X1                          6
     XNOR2_X1                       55
     XOR2_X1                        58

   Chip area for top module '\rr8x8__B__rr3x3__B__nr1x1__nr1x2__nr2x1__nr2x2__B__nr3x5__nr5x3__rr5x5__B__rr3x3__B__nr1x1__nr1x2__nr2x1__nr2x2__B__nr3x2__nr2x3__nr2x2__B__B__': 453.530000

