Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec  8 16:11:44 2019
| Host         : DESKTOP-A66E6H3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.599        0.000                      0                15227        0.026        0.000                      0                15227        3.750        0.000                       0                  4894  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.599        0.000                      0                15227        0.026        0.000                      0                15227        3.750        0.000                       0                  4894  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.705ns  (logic 4.666ns (53.603%)  route 4.039ns (46.397%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        1.790     3.084    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     5.956 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.022    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.447 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_4/DOADO[0]
                         net (fo=7, routed)           2.814     9.261    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/q0[4]
    SLICE_X50Y75         LUT4 (Prop_lut4_I3_O)        0.124     9.385 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_37/O
                         net (fo=1, routed)           0.000     9.385    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_37_n_1
    SLICE_X50Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.765 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.765    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_23_n_1
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.882 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.882    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_14_n_1
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.999 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.999    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_5_n_1
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.116 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.116    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_4_n_1
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.335 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.595    10.930    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_3_n_8
    SLICE_X51Y77         LUT4 (Prop_lut4_I0_O)        0.295    11.225 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_2/O
                         net (fo=32, routed)          0.564    11.789    design_1_i/HMM_Scoring_0/inst/grading_arr_U_n_1
    SLICE_X51Y78         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        1.454    12.633    design_1_i/HMM_Scoring_0/inst/ap_clk
    SLICE_X51Y78         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[29]/C
                         clock pessimism              0.115    12.748    
                         clock uncertainty           -0.154    12.594    
    SLICE_X51Y78         FDRE (Setup_fdre_C_CE)      -0.205    12.389    design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[29]
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                         -11.789    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.705ns  (logic 4.666ns (53.603%)  route 4.039ns (46.397%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        1.790     3.084    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     5.956 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.022    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.447 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_4/DOADO[0]
                         net (fo=7, routed)           2.814     9.261    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/q0[4]
    SLICE_X50Y75         LUT4 (Prop_lut4_I3_O)        0.124     9.385 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_37/O
                         net (fo=1, routed)           0.000     9.385    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_37_n_1
    SLICE_X50Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.765 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.765    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_23_n_1
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.882 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.882    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_14_n_1
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.999 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.999    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_5_n_1
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.116 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.116    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_4_n_1
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.335 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.595    10.930    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_3_n_8
    SLICE_X51Y77         LUT4 (Prop_lut4_I0_O)        0.295    11.225 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_2/O
                         net (fo=32, routed)          0.564    11.789    design_1_i/HMM_Scoring_0/inst/grading_arr_U_n_1
    SLICE_X51Y78         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        1.454    12.633    design_1_i/HMM_Scoring_0/inst/ap_clk
    SLICE_X51Y78         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[30]/C
                         clock pessimism              0.115    12.748    
                         clock uncertainty           -0.154    12.594    
    SLICE_X51Y78         FDRE (Setup_fdre_C_CE)      -0.205    12.389    design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[30]
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                         -11.789    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.705ns  (logic 4.666ns (53.603%)  route 4.039ns (46.397%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        1.790     3.084    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     5.956 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.022    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.447 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_4/DOADO[0]
                         net (fo=7, routed)           2.814     9.261    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/q0[4]
    SLICE_X50Y75         LUT4 (Prop_lut4_I3_O)        0.124     9.385 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_37/O
                         net (fo=1, routed)           0.000     9.385    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_37_n_1
    SLICE_X50Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.765 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.765    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_23_n_1
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.882 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.882    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_14_n_1
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.999 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.999    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_5_n_1
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.116 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.116    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_4_n_1
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.335 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.595    10.930    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_3_n_8
    SLICE_X51Y77         LUT4 (Prop_lut4_I0_O)        0.295    11.225 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_2/O
                         net (fo=32, routed)          0.564    11.789    design_1_i/HMM_Scoring_0/inst/grading_arr_U_n_1
    SLICE_X51Y78         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        1.454    12.633    design_1_i/HMM_Scoring_0/inst/ap_clk
    SLICE_X51Y78         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[31]/C
                         clock pessimism              0.115    12.748    
                         clock uncertainty           -0.154    12.594    
    SLICE_X51Y78         FDRE (Setup_fdre_C_CE)      -0.205    12.389    design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[31]
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                         -11.789    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 4.666ns (53.847%)  route 3.999ns (46.153%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 12.628 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        1.790     3.084    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     5.956 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.022    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.447 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_4/DOADO[0]
                         net (fo=7, routed)           2.814     9.261    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/q0[4]
    SLICE_X50Y75         LUT4 (Prop_lut4_I3_O)        0.124     9.385 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_37/O
                         net (fo=1, routed)           0.000     9.385    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_37_n_1
    SLICE_X50Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.765 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.765    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_23_n_1
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.882 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.882    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_14_n_1
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.999 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.999    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_5_n_1
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.116 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.116    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_4_n_1
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.335 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.595    10.930    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_3_n_8
    SLICE_X51Y77         LUT4 (Prop_lut4_I0_O)        0.295    11.225 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_2/O
                         net (fo=32, routed)          0.525    11.750    design_1_i/HMM_Scoring_0/inst/grading_arr_U_n_1
    SLICE_X51Y75         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        1.449    12.628    design_1_i/HMM_Scoring_0/inst/ap_clk
    SLICE_X51Y75         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[1]/C
                         clock pessimism              0.115    12.743    
                         clock uncertainty           -0.154    12.589    
    SLICE_X51Y75         FDRE (Setup_fdre_C_CE)      -0.205    12.384    design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[1]
  -------------------------------------------------------------------
                         required time                         12.384    
                         arrival time                         -11.750    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 4.666ns (53.847%)  route 3.999ns (46.153%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 12.628 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        1.790     3.084    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     5.956 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.022    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.447 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_4/DOADO[0]
                         net (fo=7, routed)           2.814     9.261    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/q0[4]
    SLICE_X50Y75         LUT4 (Prop_lut4_I3_O)        0.124     9.385 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_37/O
                         net (fo=1, routed)           0.000     9.385    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_37_n_1
    SLICE_X50Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.765 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.765    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_23_n_1
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.882 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.882    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_14_n_1
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.999 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.999    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_5_n_1
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.116 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.116    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_4_n_1
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.335 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.595    10.930    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_3_n_8
    SLICE_X51Y77         LUT4 (Prop_lut4_I0_O)        0.295    11.225 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_2/O
                         net (fo=32, routed)          0.525    11.750    design_1_i/HMM_Scoring_0/inst/grading_arr_U_n_1
    SLICE_X51Y75         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        1.449    12.628    design_1_i/HMM_Scoring_0/inst/ap_clk
    SLICE_X51Y75         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[5]/C
                         clock pessimism              0.115    12.743    
                         clock uncertainty           -0.154    12.589    
    SLICE_X51Y75         FDRE (Setup_fdre_C_CE)      -0.205    12.384    design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[5]
  -------------------------------------------------------------------
                         required time                         12.384    
                         arrival time                         -11.750    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 4.666ns (53.847%)  route 3.999ns (46.153%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 12.628 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        1.790     3.084    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     5.956 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.022    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.447 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_4/DOADO[0]
                         net (fo=7, routed)           2.814     9.261    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/q0[4]
    SLICE_X50Y75         LUT4 (Prop_lut4_I3_O)        0.124     9.385 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_37/O
                         net (fo=1, routed)           0.000     9.385    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_37_n_1
    SLICE_X50Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.765 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.765    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_23_n_1
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.882 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.882    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_14_n_1
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.999 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.999    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_5_n_1
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.116 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.116    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_4_n_1
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.335 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.595    10.930    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_3_n_8
    SLICE_X51Y77         LUT4 (Prop_lut4_I0_O)        0.295    11.225 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_2/O
                         net (fo=32, routed)          0.525    11.750    design_1_i/HMM_Scoring_0/inst/grading_arr_U_n_1
    SLICE_X51Y75         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        1.449    12.628    design_1_i/HMM_Scoring_0/inst/ap_clk
    SLICE_X51Y75         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[6]/C
                         clock pessimism              0.115    12.743    
                         clock uncertainty           -0.154    12.589    
    SLICE_X51Y75         FDRE (Setup_fdre_C_CE)      -0.205    12.384    design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[6]
  -------------------------------------------------------------------
                         required time                         12.384    
                         arrival time                         -11.750    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 4.666ns (53.847%)  route 3.999ns (46.153%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 12.628 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        1.790     3.084    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     5.956 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.022    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.447 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_4/DOADO[0]
                         net (fo=7, routed)           2.814     9.261    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/q0[4]
    SLICE_X50Y75         LUT4 (Prop_lut4_I3_O)        0.124     9.385 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_37/O
                         net (fo=1, routed)           0.000     9.385    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_37_n_1
    SLICE_X50Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.765 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.765    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_23_n_1
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.882 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.882    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_14_n_1
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.999 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.999    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_5_n_1
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.116 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.116    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_4_n_1
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.335 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.595    10.930    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_3_n_8
    SLICE_X51Y77         LUT4 (Prop_lut4_I0_O)        0.295    11.225 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_2/O
                         net (fo=32, routed)          0.525    11.750    design_1_i/HMM_Scoring_0/inst/grading_arr_U_n_1
    SLICE_X50Y75         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        1.449    12.628    design_1_i/HMM_Scoring_0/inst/ap_clk
    SLICE_X50Y75         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[3]/C
                         clock pessimism              0.115    12.743    
                         clock uncertainty           -0.154    12.589    
    SLICE_X50Y75         FDRE (Setup_fdre_C_CE)      -0.169    12.420    design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[3]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                         -11.750    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 4.666ns (54.485%)  route 3.898ns (45.515%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 12.631 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        1.790     3.084    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     5.956 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.022    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.447 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_4/DOADO[0]
                         net (fo=7, routed)           2.814     9.261    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/q0[4]
    SLICE_X50Y75         LUT4 (Prop_lut4_I3_O)        0.124     9.385 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_37/O
                         net (fo=1, routed)           0.000     9.385    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_37_n_1
    SLICE_X50Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.765 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.765    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_23_n_1
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.882 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.882    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_14_n_1
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.999 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.999    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_5_n_1
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.116 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.116    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_4_n_1
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.335 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.595    10.930    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_3_n_8
    SLICE_X51Y77         LUT4 (Prop_lut4_I0_O)        0.295    11.225 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_2/O
                         net (fo=32, routed)          0.423    11.648    design_1_i/HMM_Scoring_0/inst/grading_arr_U_n_1
    SLICE_X51Y77         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        1.452    12.631    design_1_i/HMM_Scoring_0/inst/ap_clk
    SLICE_X51Y77         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[14]/C
                         clock pessimism              0.115    12.746    
                         clock uncertainty           -0.154    12.592    
    SLICE_X51Y77         FDRE (Setup_fdre_C_CE)      -0.205    12.387    design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[14]
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                         -11.648    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 4.666ns (54.485%)  route 3.898ns (45.515%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 12.631 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        1.790     3.084    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     5.956 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.022    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.447 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_4/DOADO[0]
                         net (fo=7, routed)           2.814     9.261    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/q0[4]
    SLICE_X50Y75         LUT4 (Prop_lut4_I3_O)        0.124     9.385 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_37/O
                         net (fo=1, routed)           0.000     9.385    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_37_n_1
    SLICE_X50Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.765 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.765    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_23_n_1
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.882 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.882    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_14_n_1
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.999 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.999    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_5_n_1
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.116 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.116    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_4_n_1
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.335 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.595    10.930    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_3_n_8
    SLICE_X51Y77         LUT4 (Prop_lut4_I0_O)        0.295    11.225 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_2/O
                         net (fo=32, routed)          0.423    11.648    design_1_i/HMM_Scoring_0/inst/grading_arr_U_n_1
    SLICE_X51Y77         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        1.452    12.631    design_1_i/HMM_Scoring_0/inst/ap_clk
    SLICE_X51Y77         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[19]/C
                         clock pessimism              0.115    12.746    
                         clock uncertainty           -0.154    12.592    
    SLICE_X51Y77         FDRE (Setup_fdre_C_CE)      -0.205    12.387    design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[19]
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                         -11.648    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 4.666ns (54.485%)  route 3.898ns (45.515%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 12.631 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        1.790     3.084    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     5.956 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.022    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_4_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.447 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_4/DOADO[0]
                         net (fo=7, routed)           2.814     9.261    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/q0[4]
    SLICE_X50Y75         LUT4 (Prop_lut4_I3_O)        0.124     9.385 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_37/O
                         net (fo=1, routed)           0.000     9.385    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_37_n_1
    SLICE_X50Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.765 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.765    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_23_n_1
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.882 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.882    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_14_n_1
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.999 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.999    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_5_n_1
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.116 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.116    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_4_n_1
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.335 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.595    10.930    design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136_reg[31]_i_3_n_8
    SLICE_X51Y77         LUT4 (Prop_lut4_I0_O)        0.295    11.225 r  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/score_results_fu_136[31]_i_2/O
                         net (fo=32, routed)          0.423    11.648    design_1_i/HMM_Scoring_0/inst/grading_arr_U_n_1
    SLICE_X51Y77         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        1.452    12.631    design_1_i/HMM_Scoring_0/inst/ap_clk
    SLICE_X51Y77         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[20]/C
                         clock pessimism              0.115    12.746    
                         clock uncertainty           -0.154    12.592    
    SLICE_X51Y77         FDRE (Setup_fdre_C_CE)      -0.205    12.387    design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[20]
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                         -11.648    
  -------------------------------------------------------------------
                         slack                                  0.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1075]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1075]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.462%)  route 0.164ns (52.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        0.557     0.893    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X38Y51         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1075]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1075]/Q
                         net (fo=2, routed)           0.164     1.204    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1144]_0[17]
    SLICE_X37Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1075]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        0.830     1.196    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X37Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1075]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.013     1.179    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1075]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        0.596     0.932    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X15Y46         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/Q
                         net (fo=1, routed)           0.056     1.128    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X14Y46         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        0.865     1.231    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X14Y46         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.286     0.944    
    SLICE_X14Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.091    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/HMM_Scoring_AXILiteS_s_axi_U/int_ap_return_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.168%)  route 0.228ns (61.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        0.542     0.878    design_1_i/HMM_Scoring_0/inst/ap_clk
    SLICE_X51Y77         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[14]/Q
                         net (fo=3, routed)           0.228     1.247    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_AXILiteS_s_axi_U/ap_return[14]
    SLICE_X45Y76         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_AXILiteS_s_axi_U/int_ap_return_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        0.809     1.175    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_AXILiteS_s_axi_U/ap_clk
    SLICE_X45Y76         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_AXILiteS_s_axi_U/int_ap_return_reg[14]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X45Y76         FDRE (Hold_fdre_C_D)         0.070     1.210    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_AXILiteS_s_axi_U/int_ap_return_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1082]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1082]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.227ns (51.009%)  route 0.218ns (48.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        0.557     0.893    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X37Y51         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1082]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1082]/Q
                         net (fo=2, routed)           0.218     1.239    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1144]_0[24]
    SLICE_X36Y49         LUT3 (Prop_lut3_I1_O)        0.099     1.338 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1082]_i_1/O
                         net (fo=1, routed)           0.000     1.338    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1082]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1082]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        0.830     1.196    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X36Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1082]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.121     1.287    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1082]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y94         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.110     1.160    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.162    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.924    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        0.554     0.890    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X35Y64         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[7]/Q
                         net (fo=1, routed)           0.113     1.144    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[29]_0[7]
    SLICE_X34Y63         SRL16E                                       r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        0.820     1.186    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X34Y63         SRL16E                                       r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5/CLK
                         clock pessimism             -0.281     0.905    
    SLICE_X34Y63         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.088    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1086]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.595%)  route 0.265ns (67.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        0.557     0.893    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X40Y51         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1086]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1086]/Q
                         net (fo=1, routed)           0.265     1.285    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/DIC1
    SLICE_X32Y49         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        0.831     1.197    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X32Y49         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/CLK
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.060     1.227    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.179%)  route 0.234ns (58.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        0.555     0.891    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X50Y37         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[10]/Q
                         net (fo=1, routed)           0.234     1.289    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata_n_26
    SLICE_X49Y40         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        0.828     1.194    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/ap_clk
    SLICE_X49Y40         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[10]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y40         FDRE (Hold_fdre_C_D)         0.070     1.229    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HMM_Scoring_0/inst/HMM_Scoring_AXILiteS_s_axi_U/int_ap_return_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.579%)  route 0.255ns (64.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        0.539     0.875    design_1_i/HMM_Scoring_0/inst/ap_clk
    SLICE_X51Y75         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.141     1.016 r  design_1_i/HMM_Scoring_0/inst/score_results_fu_136_reg[5]/Q
                         net (fo=3, routed)           0.255     1.271    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_AXILiteS_s_axi_U/ap_return[5]
    SLICE_X48Y73         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_AXILiteS_s_axi_U/int_ap_return_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        0.809     1.175    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_AXILiteS_s_axi_U/ap_clk
    SLICE_X48Y73         FDRE                                         r  design_1_i/HMM_Scoring_0/inst/HMM_Scoring_AXILiteS_s_axi_U/int_ap_return_reg[5]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X48Y73         FDRE (Hold_fdre_C_D)         0.070     1.210    design_1_i/HMM_Scoring_0/inst/HMM_Scoring_AXILiteS_s_axi_U/int_ap_return_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y24   design_1_i/HMM_Scoring_0/inst/mul_ln79_reg_1373_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y14  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_23/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y14  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_23/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y6   design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_30/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y6   design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_0_30/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y21  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y21  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y3   design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y3   design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_16/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y15  design_1_i/HMM_Scoring_0/inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_23/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y33  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y33  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y33  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y33  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y33  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y33  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y33  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y33  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y33  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y33  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y38  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y38  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y38  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y38  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y38  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y38  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y38  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y38  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y39  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y39  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK



