verilog dist_mem_gen_v8_0_13  \
"../../../ipstatic/fpga_model_phaseA/fpga_model_dist_mem_gen_i0/simulation/dist_mem_gen_v8_0.v" \

verilog xil_defaultlib  \
"../../../../DACZC706.srcs/sources_1/ip/fpga_model_phaseA/fpga_model_dist_mem_gen_i0/sim/fpga_model_dist_mem_gen_i0.v" \
"../../../../DACZC706.srcs/sources_1/ip/fpga_model_phaseA/fpga_model_dist_mem_gen_i1/sim/fpga_model_dist_mem_gen_i1.v" \

verilog xil_defaultlib "glbl.v"

nosort
