> ## ⚠️ Deprecated — use VyContext instead
>
> Vyges IP Template has been **superseded by [VyContext](https://vyges.com/products/vycontext/)**, an IDE extension for VS Code and Cursor that enforces the Vyges Metadata Standard, scaffolds IP blocks, and onboards new contributors directly inside the editor.
>
> - **New IP development:** install VyContext — [VS Code Marketplace](https://marketplace.visualstudio.com/items?itemName=Vyges.vycontext) · [Open VSX (Cursor)](https://open-vsx.org/extension/vyges/vycontext)
> - **Existing IP repos based on this template:** continue to work; VyContext recognises the structure and improves the workflow on top of it
> - **Why retired:** VyContext covers the same standards-aligned scaffolding job as the template, plus live validation, AI-assisted authoring, and editor-integrated catalog awareness — without forcing a new repo to be generated
>
> This repository is kept publicly available for historical reference and so that existing forks continue to resolve. New work should start from VyContext.

[![Deprecated](https://img.shields.io/badge/Status-Deprecated-red?style=for-the-badge)](https://vyges.com/products/vycontext/)
[![Use VyContext Instead](https://img.shields.io/badge/Use%20VyContext%20Instead-vycontext-brightgreen?style=for-the-badge)](https://vyges.com/products/vycontext/)
[![License](https://img.shields.io/badge/License-Apache%202.0-green.svg)](LICENSE)

# Vyges IP Template (deprecated)

A comprehensive template repository for developing IP blocks following Vyges standards and best practices. **Superseded by [VyContext](https://vyges.com/products/vycontext/) on 2026-04-29.**

## 🎯 **Vyges Naming Convention**

This template follows the correct Vyges naming convention to ensure consistency and ease of customization:

### **Repository vs Block vs Module vs File**

| Level | Example | Description |
|-------|---------|-------------|
| **Repository Name** | `fast-fourier-transform-ip` | Descriptive repository name |
| **Block Name** | `fft` | Short, unique identifier |
| **Module Name** | `memory` | Specific functionality |
| **RTL File Name** | `fft_memory.sv` | **MUST be `block-name_module-name.sv`** |

### **File Structure Example**
```
fast-fourier-transform-ip/          # Repository name
├── rtl/
│   └── fft_memory.sv              # fft_memory.sv (block-name_module-name)
├── integration/
│   └── fft_memory_wrapper.v       # fft_memory_wrapper.v
├── tb/sv_tb/
│   └── tb_fft_memory.sv           # tb_fft_memory.sv
└── docs/
    ├── fft-architecture.md         # fft-architecture.md
    └── fft-design_spec.md          # fft-design_spec.md
```

## 🚀 **Quick Start**

### **1. Clone and Customize**
```bash
git clone https://github.com/vyges/vyges-ip-template.git my-ip-block
cd my-ip-block
```

### **2. AI-Powered Setup with VyContext**
Simply tell the AI assistant what you want to build:
```bash
# In your AI-powered IDE (Cursor/VSCode with VyContext):
"Initialize this project as an FFT memory controller IP following Vyges conventions"

# VyContext automatically:
# - Updates vyges-metadata.json with your IP details
# - Customizes .vyges-ip-template.yml for your project  
# - Creates directory structure based on role requirements
# - Generates initial RTL and verification files
```

### **3. Install VyContext Extension (Required)**
Install the Vyges VyContext extension for AI-powered development:

**For VS Code (Marketplace):**
```bash
# Install from VSCode Marketplace
code --install-extension vyges.vycontext
```

**For Cursor IDE:**
```bash
# Install from Open VSX Registry (recommended)
ovsx install vyges.vycontext

# Or using Cursor CLI directly
cursor --install-extension vyges.vycontext

# Extension URL: https://open-vsx.org/extension/vyges/vycontext
```

**Benefits:**
- 🧠 **AI Context**: Automatic hardware IP context injection
- 🔧 **Tool Integration**: Synthesis and verification tool guidance  
- 📋 **Standards**: Enforced naming conventions and patterns
- 🚀 **Natural Language**: "Create UART controller RTL following Vyges conventions"
- 📁 **Auto Structure**: Creates directories and files based on `vyges-ip.yml`
- 🔐 **Authentication**: Secure access to Vyges services
- 📊 **Tier-Based**: Features based on your subscription tier

**Status Check:** `Ctrl+Shift+P` → "Vyges VyContext: Show Status"

### **4. Natural Language Development**
Use natural language commands with VyContext:

```bash
# AI commands for development:
"Add APB interface to the FFT memory controller"
"Create SystemVerilog testbench with coverage"  
"Set up FPGA flow for Xilinx Zynq"
"Generate documentation from metadata"
"Add FIFO support with configurable depth"

# VyContext automatically:
# - Creates/modifies RTL files following naming conventions
# - Generates testbenches and verification code
# - Updates metadata and configuration files
# - Creates directory structure as needed
```

### **5. Test Your Setup**
```bash
make check      # Check tool availability
make info       # Show IP block information
make build      # Test build process
```

## ⚠️ Important Licensing Notice

**Only hardware IP content is licensed under Apache-2.0.** 
Template structure and AI context files are proprietary Vyges components.

**What's Apache-2.0 Licensed:**
- RTL files and hardware designs you create
- IP documentation and specifications you write
- Testbenches and verification code you develop
- Design constraints and configurations you create

**What's NOT Apache-2.0 Licensed:**
- Template structure and directory organization
- Build processes and CI/CD workflows
- Pre-installed tools and tooling scripts
- VyContext Integration and `vyges-ip.yml` configuration
- Template metadata and configuration templates

**Usage Terms:**
- You can use the template for IP development
- You can create and modify hardware IP content
- You cannot redistribute the template structure
- VyContext integration is provided for use only within this template

See [LICENSE_SCOPE.md](LICENSE_SCOPE.md) and [NOTICE](NOTICE) for complete details.

## 🛠 **Customization Guide**

### **AI-Powered Customization with VyContext**
The easiest way to customize your IP is through natural language commands:

```bash
# Tell VyContext what you want:
"Customize this project for an AES encryption IP with 128-bit data width"
"Add AXI4-Lite interface to the UART controller"
"Create mixed-signal ADC controller with SPICE models"
"Set up dual-clock domain crossing for the FIFO"
```

### **VyContext Configuration**
VyContext manages all configuration through natural language:

| File | Purpose | VyContext Commands |
|------|---------|-------------------|
| `vyges-metadata.json` | IP metadata and specifications | "Update metadata with AES encryption IP details" |
| `.vyges-ip-template.yml` | Role-based configuration | "Configure for mixed-signal designer role" |
| `Makefile` | Build system configuration | "Set up build system for FPGA synthesis" |

### **File Patterns**
The build system uses patterns for minimal customization:

```makefile
# Generic file patterns (minimal changes needed)
RTL_FILES := rtl/*.sv
TB_FILES := tb/sv_tb/*.sv
INTEGRATION_FILES := integration/*.v
CONSTRAINT_FILES := constraints/*.sdc constraints/*.xdc
```

### **Documentation Templates**
Documentation follows the `${block}-${type}.md` pattern:

- **Architecture**: `example-architecture.md` → `fft-architecture.md`
- **Design Spec**: `example-design_spec.md` → `fft-design_spec.md`

## 📋 **Available Makefile Targets**

### **Information and Setup**
- `make help` - Show comprehensive help
- `make info` - Display IP block information
- `make check` - Check tool availability
- `make customize` - Show customization guide

### **Build System**
- `make build` - Build all targets
- `make clean` - Clean all build artifacts
- `make create-dirs` - Create build directories

### **Synthesis**
- `make synth` - Run synthesis with Yosys
- `make synth-clean` - Clean synthesis results

### **Simulation**
- `make sim` - Run simulation with Verilator
- `make sim-fallback` - Run simulation with Icarus
- `make sim-clean` - Clean simulation results

### **Verification**
- `make lint` - Run linting checks
- `make coverage` - Run coverage analysis
- `make formal` - Run formal verification

### **Documentation**
- `make docs` - Generate documentation
- `make report` - Generate build reports

### **Utility**
- `make list-files` - List all source files
- `make process-rtl` - Process RTL files (template)
- `make process-tb` - Process testbench files (template)

## 🔧 **Tool Requirements**

### **Required Tools**
- **Yosys**: Synthesis and linting
- **Verilator**: Primary simulation (recommended)
- **Icarus**: Fallback simulation

### **Tool Installation**
```bash
# Ubuntu/Debian
sudo apt install yosys verilator iverilog

# macOS
brew install yosys verilator icarus-verilog

# CentOS/RHEL
sudo yum install yosys verilator iverilog
```

### **Tool Detection**
The Makefile automatically detects available tools and provides fallbacks:
- **Timeout**: Uses `timeout` on Linux, `gtimeout` or Perl fallback on macOS
- **Simulation**: Falls back from Verilator to Icarus if needed

## 📚 **Documentation Structure**

### **Architecture Documentation**
- **Purpose**: High-level design overview
- **Audience**: System architects and integrators
- **Content**: Block diagram, interfaces, operational modes

### **Design Specification**
- **Purpose**: Detailed implementation specification
- **Audience**: RTL developers and verification engineers
- **Content**: Functional spec, timing requirements, verification strategy

## 🎨 **Best Practices Applied**

### **1. Consistent Naming**
- **Inputs**: End with `_i` suffix
- **Outputs**: End with `_o` suffix
- **Active-low**: Use `_n` suffix (e.g., `reset_n_i`)

### **2. Yosys Compatibility**
- **Assertions**: Use `YOSYS` define for synthesis
- **SystemVerilog**: Full IEEE 1800-2017 support
- **Synthesis**: Optimized for Yosys flow

### **3. Verification Ready**
- **Coverage**: Comprehensive functional coverage
- **Assertions**: Property-based verification
- **Testbench**: Structured test methodology

### **4. Integration Support**
- **Wrappers**: Easy integration into larger designs
- **Parameters**: Configurable for different use cases
- **Interfaces**: Standard handshaking protocols

## 🔄 **Workflow Integration**

### **AI-Powered Development Workflow**
1. **Initialize**: "Initialize this project as [IP type] following Vyges conventions"
2. **Design**: "Create RTL for [specific functionality] with [interface type]"
3. **Verify**: "Generate SystemVerilog testbench with coverage and assertions"
4. **Integrate**: "Create SoC integration wrapper with [bus protocol]"
5. **Document**: "Generate documentation from metadata and RTL analysis"
6. **Test**: Use `make build` for comprehensive testing

### **VyContext Development Workflow**
1. **Design**: "Create UART controller RTL with APB interface"
2. **Verify**: "Generate SystemVerilog testbench with coverage"
3. **Integrate**: "Create SoC integration wrapper with AXI4"
4. **Document**: "Generate documentation from metadata and RTL analysis"
5. **Test**: Use `make build` for comprehensive testing

### **Role-Based Development Structure**
The template uses `.vyges-ip-template.yml` for intelligent role-based development:

| Role | Focus Area | VyContext Commands |
|------|------------|-------------------|
| **ip_dev** | Core RTL development | "Create UART controller RTL with APB interface" |
| **verification** | Testbench and validation | "Generate UVM testbench with functional coverage" |
| **integrator** | SoC integration | "Create AXI4 wrapper for the UART controller" |
| **fpga_prototyper** | FPGA implementation | "Set up Vivado flow for Zynq-7000" |
| **mixed_signal** | Analog/mixed-signal | "Add PLL and ADC interface to the controller" |

### **CI/CD Integration**
The template includes GitHub Actions support:
- **Automated Testing**: Runs on Ubuntu with multiple tools
- **Build Verification**: Synthesis and simulation validation
- **Quality Checks**: Linting and coverage analysis

## 🧠 **VyContext AI Assistant Benefits**

### **Natural Language Development**
- **No Manual File Editing**: Just describe what you want
- **Automatic Convention Compliance**: All generated code follows Vyges standards
- **Intelligent Context**: Understands your role and project requirements
- **Progressive Enhancement**: Build complexity incrementally

### **Example VyContext Commands**
```bash
# Project Setup
"Initialize this as a CAN bus controller IP following Vyges conventions"

# RTL Development  
"Create CAN controller RTL with 8 TX/RX buffers and error handling"
"Add DMA interface for high-speed data transfer"
"Implement configurable baud rate with fractional divider"

# Verification
"Generate SystemVerilog testbench with protocol compliance tests"
"Add functional coverage for all CAN frame types"
"Create formal properties for timing constraints"

# Integration
"Create AXI4-Lite wrapper for register access"
"Generate SoC integration manifest with address map"
"Add interrupt controller interface"

# Documentation
"Generate comprehensive README from metadata and RTL analysis"
"Create timing diagrams for all interfaces"
"Document power and area characteristics"
```

## 📖 **Examples and Templates**

### **RTL Module Template**
```systemverilog
module example_core #(
    parameter int DATA_WIDTH = 32,
    parameter int ADDR_WIDTH = 8
) (
    input  logic clk_i,
    input  logic reset_n_i,
    // ... other signals
);
    // Implementation follows Vyges standards
endmodule
```

### **Testbench Template**
```systemverilog
module tb_example;
    // Clock and reset generation
    // DUT instantiation
    // Test stimulus and verification
    // Coverage and assertions
endmodule
```

### **Integration Wrapper**
```verilog
module example_wrapper #(
    // Parameter forwarding
) (
    // Interface signals
);
    // Module instantiation
    // Glue logic if needed
endmodule
```

## 🤝 **Contributing**

### **Template Improvements**
1. **Fork** the template repository
2. **Create** a feature branch
3. **Implement** your improvements
4. **Test** with multiple IP blocks
5. **Submit** a pull request

### **Best Practices**
- **Maintain** backward compatibility
- **Document** all changes
- **Test** with real IP examples
- **Follow** existing patterns

## 📞 **Support and Resources**

### **Documentation**
- **Vyges Website**: [https://vyges.com](https://vyges.com)
- **IP Catalog**: [https://vyges.com/products/vycatalog/](https://vyges.com/products/vycatalog/)
- **Documentation**: [https://vyges.com/docs](https://vyges.com/docs)

### **Community**
- **GitHub Issues**: Report bugs and request features
- **Discussions**: Join community discussions
- **Examples**: Browse existing IP implementations

### **Contact**
- **Email**: team@vyges.com
- **Support**: [https://vyges.com/support](https://vyges.com/support)

## 📄 **License**

This template is licensed under the Apache-2.0 License. See the [LICENSE](LICENSE) file for details.

## 🙏 **Acknowledgments**

- **Yosys Team**: For the excellent synthesis tool
- **Verilator Team**: For fast simulation capabilities
- **Icarus Team**: For open-source Verilog simulation
- **Vyges Community**: For feedback and contributions

---

**Happy IP Development! 🚀**

For questions or support, please refer to the documentation or contact the Vyges team.
