---
title: RISC-V Processor
dateMonthYear: Dec 2022
description:  Designed and simulated 32-bit RISC-V Processor with Pipelining and Data Caching using SystemVerilog and Verilator as part of a team of 4 students. Used C++ to prepare testbench for verification.
type: page
topic: project
---

{{< figure src="/images/cpp.png" title="" >}}
