<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_5616EC61-E779-4EE8-A3D0-C12F3F7823A6"><title>TCP USB 3.2 Gen 2x1 Type-A Topology</title><body><section id="SECTION_1EB2C293-423F-4ADB-BF76-5C5954E929F8"><fig id="FIG_tcp_usb_3_2_gen_2x1_type-a_topology_diagram_1"><title>TCP USB 3.2 Gen 2x1 Type-A Topology Diagram</title><image href="FIG_tcp usb 3.2 gen 2x1 type-a topology diagram_1.png" scalefit="yes" id="IMG_tcp_usb_3_2_gen_2x1_type-a_topology_diagram_1_png" /></fig><table id="TABLE_1EB2C293-423F-4ADB-BF76-5C5954E929F8_1"><title>TCP USB 3.2 Gen 2x1 Type-A Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Number of vias allowed</p></entry><entry><p>4 (route within 2 layers).</p></entry></row><row><entry><p>Maximum via stub length</p></entry><entry><p>250 um per via.</p></entry></row><row><entry><p>Reference plane for microstrip route</p></entry><entry><p>Must be continuous ground.</p></entry></row><row><entry><p>Reference plane for stripline route</p></entry><entry><p>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</p></entry></row><row><entry><p>Reference plane for dual stripline route</p></entry><entry><p>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</p></entry></row><row><entry><p>CMC</p></entry><entry><p>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s).</p></entry></row><row><entry><p>ESD</p></entry><entry><p>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s).</p></entry></row><row><entry><p>AC cap value</p></entry><entry><p>75 nF to 265 nF including tolerance, 25 V.</p></entry></row><row><entry><p>Supported interfaces</p></entry><entry><p>USB3.2 Gen2 (10 Gbps)</p></entry></row><row><entry><p>Routing style</p></entry><entry><p>Microstrip main route routing must be interleaved.</p><p>To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</p></entry></row></tbody></tgroup></table><table id="TABLE_1EB2C293-423F-4ADB-BF76-5C5954E929F8_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>4</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_63580F0E-7242-41DF-8759-5E15A4DD59A6"><title>Mainstream, Premium Mid Loss (PML), Rx,Tx</title><table id="TABLE_63580F0E-7242-41DF-8759-5E15A4DD59A6_1"><title>TCP USB 3.2 Gen 2x1 Type-A Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>8</p></entry></row><row><entry><p>M1+M2</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>118</p></entry></row><row><entry><p>M3+M4+M5</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>25</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 118</p></section></body></topic>