<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/amdgpu_vm_sdma.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - amdgpu_vm_sdma.c<span style="font-size: 80%;"> (source / <a href="amdgpu_vm_sdma.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">86</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-12-09 01:23:36</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">6</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2019 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  */</a>
<a name="22"><span class="lineNum">      22 </span>            : </a>
<a name="23"><span class="lineNum">      23 </span>            : #include &quot;amdgpu_vm.h&quot;</a>
<a name="24"><span class="lineNum">      24 </span>            : #include &quot;amdgpu_job.h&quot;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &quot;amdgpu_object.h&quot;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &quot;amdgpu_trace.h&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            : </a>
<a name="28"><span class="lineNum">      28 </span>            : #define AMDGPU_VM_SDMA_MIN_NUM_DW       256u</a>
<a name="29"><span class="lineNum">      29 </span>            : #define AMDGPU_VM_SDMA_MAX_NUM_DW       (16u * 1024u)</a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            : /**</a>
<a name="32"><span class="lineNum">      32 </span>            :  * amdgpu_vm_sdma_map_table - make sure new PDs/PTs are GTT mapped</a>
<a name="33"><span class="lineNum">      33 </span>            :  *</a>
<a name="34"><span class="lineNum">      34 </span>            :  * @table: newly allocated or validated PD/PT</a>
<a name="35"><span class="lineNum">      35 </span>            :  */</a>
<a name="36"><span class="lineNum">      36 </span><span class="lineNoCov">          0 : static int amdgpu_vm_sdma_map_table(struct amdgpu_bo_vm *table)</span></a>
<a name="37"><span class="lineNum">      37 </span>            : {</a>
<a name="38"><span class="lineNum">      38 </span>            :         int r;</a>
<a name="39"><span class="lineNum">      39 </span>            : </a>
<a name="40"><span class="lineNum">      40 </span><span class="lineNoCov">          0 :         r = amdgpu_ttm_alloc_gart(&amp;table-&gt;bo.tbo);</span></a>
<a name="41"><span class="lineNum">      41 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="42"><span class="lineNum">      42 </span>            :                 return r;</a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span><span class="lineNoCov">          0 :         if (table-&gt;shadow)</span></a>
<a name="45"><span class="lineNum">      45 </span><span class="lineNoCov">          0 :                 r = amdgpu_ttm_alloc_gart(&amp;table-&gt;shadow-&gt;tbo);</span></a>
<a name="46"><span class="lineNum">      46 </span>            : </a>
<a name="47"><span class="lineNum">      47 </span>            :         return r;</a>
<a name="48"><span class="lineNum">      48 </span>            : }</a>
<a name="49"><span class="lineNum">      49 </span>            : </a>
<a name="50"><span class="lineNum">      50 </span>            : /**</a>
<a name="51"><span class="lineNum">      51 </span>            :  * amdgpu_vm_sdma_prepare - prepare SDMA command submission</a>
<a name="52"><span class="lineNum">      52 </span>            :  *</a>
<a name="53"><span class="lineNum">      53 </span>            :  * @p: see amdgpu_vm_update_params definition</a>
<a name="54"><span class="lineNum">      54 </span>            :  * @resv: reservation object with embedded fence</a>
<a name="55"><span class="lineNum">      55 </span>            :  * @sync_mode: synchronization mode</a>
<a name="56"><span class="lineNum">      56 </span>            :  *</a>
<a name="57"><span class="lineNum">      57 </span>            :  * Returns:</a>
<a name="58"><span class="lineNum">      58 </span>            :  * Negativ errno, 0 for success.</a>
<a name="59"><span class="lineNum">      59 </span>            :  */</a>
<a name="60"><span class="lineNum">      60 </span><span class="lineNoCov">          0 : static int amdgpu_vm_sdma_prepare(struct amdgpu_vm_update_params *p,</span></a>
<a name="61"><span class="lineNum">      61 </span>            :                                   struct dma_resv *resv,</a>
<a name="62"><span class="lineNum">      62 </span>            :                                   enum amdgpu_sync_mode sync_mode)</a>
<a name="63"><span class="lineNum">      63 </span>            : {</a>
<a name="64"><span class="lineNum">      64 </span><span class="lineNoCov">          0 :         enum amdgpu_ib_pool_type pool = p-&gt;immediate ? AMDGPU_IB_POOL_IMMEDIATE</span></a>
<a name="65"><span class="lineNum">      65 </span>            :                 : AMDGPU_IB_POOL_DELAYED;</a>
<a name="66"><span class="lineNum">      66 </span><span class="lineNoCov">          0 :         unsigned int ndw = AMDGPU_VM_SDMA_MIN_NUM_DW;</span></a>
<a name="67"><span class="lineNum">      67 </span>            :         int r;</a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span><span class="lineNoCov">          0 :         r = amdgpu_job_alloc_with_ib(p-&gt;adev, ndw * 4, pool, &amp;p-&gt;job);</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="71"><span class="lineNum">      71 </span>            :                 return r;</a>
<a name="72"><span class="lineNum">      72 </span>            : </a>
<a name="73"><span class="lineNum">      73 </span><span class="lineNoCov">          0 :         p-&gt;num_dw_left = ndw;</span></a>
<a name="74"><span class="lineNum">      74 </span>            : </a>
<a name="75"><span class="lineNum">      75 </span><span class="lineNoCov">          0 :         if (!resv)</span></a>
<a name="76"><span class="lineNum">      76 </span>            :                 return 0;</a>
<a name="77"><span class="lineNum">      77 </span>            : </a>
<a name="78"><span class="lineNum">      78 </span><span class="lineNoCov">          0 :         return amdgpu_sync_resv(p-&gt;adev, &amp;p-&gt;job-&gt;sync, resv, sync_mode, p-&gt;vm);</span></a>
<a name="79"><span class="lineNum">      79 </span>            : }</a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span>            : /**</a>
<a name="82"><span class="lineNum">      82 </span>            :  * amdgpu_vm_sdma_commit - commit SDMA command submission</a>
<a name="83"><span class="lineNum">      83 </span>            :  *</a>
<a name="84"><span class="lineNum">      84 </span>            :  * @p: see amdgpu_vm_update_params definition</a>
<a name="85"><span class="lineNum">      85 </span>            :  * @fence: resulting fence</a>
<a name="86"><span class="lineNum">      86 </span>            :  *</a>
<a name="87"><span class="lineNum">      87 </span>            :  * Returns:</a>
<a name="88"><span class="lineNum">      88 </span>            :  * Negativ errno, 0 for success.</a>
<a name="89"><span class="lineNum">      89 </span>            :  */</a>
<a name="90"><span class="lineNum">      90 </span><span class="lineNoCov">          0 : static int amdgpu_vm_sdma_commit(struct amdgpu_vm_update_params *p,</span></a>
<a name="91"><span class="lineNum">      91 </span>            :                                  struct dma_fence **fence)</a>
<a name="92"><span class="lineNum">      92 </span>            : {</a>
<a name="93"><span class="lineNum">      93 </span><span class="lineNoCov">          0 :         struct amdgpu_ib *ib = p-&gt;job-&gt;ibs;</span></a>
<a name="94"><span class="lineNum">      94 </span>            :         struct drm_sched_entity *entity;</a>
<a name="95"><span class="lineNum">      95 </span>            :         struct amdgpu_ring *ring;</a>
<a name="96"><span class="lineNum">      96 </span>            :         struct dma_fence *f;</a>
<a name="97"><span class="lineNum">      97 </span>            :         int r;</a>
<a name="98"><span class="lineNum">      98 </span>            : </a>
<a name="99"><span class="lineNum">      99 </span><span class="lineNoCov">          0 :         entity = p-&gt;immediate ? &amp;p-&gt;vm-&gt;immediate : &amp;p-&gt;vm-&gt;delayed;</span></a>
<a name="100"><span class="lineNum">     100 </span><span class="lineNoCov">          0 :         ring = container_of(entity-&gt;rq-&gt;sched, struct amdgpu_ring, sched);</span></a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span><span class="lineNoCov">          0 :         WARN_ON(ib-&gt;length_dw == 0);</span></a>
<a name="103"><span class="lineNum">     103 </span><span class="lineNoCov">          0 :         amdgpu_ring_pad_ib(ring, ib);</span></a>
<a name="104"><span class="lineNum">     104 </span><span class="lineNoCov">          0 :         WARN_ON(ib-&gt;length_dw &gt; p-&gt;num_dw_left);</span></a>
<a name="105"><span class="lineNum">     105 </span><span class="lineNoCov">          0 :         r = amdgpu_job_submit(p-&gt;job, entity, AMDGPU_FENCE_OWNER_VM, &amp;f);</span></a>
<a name="106"><span class="lineNum">     106 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="107"><span class="lineNum">     107 </span>            :                 goto error;</a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span><span class="lineNoCov">          0 :         if (p-&gt;unlocked) {</span></a>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 :                 struct dma_fence *tmp = dma_fence_get(f);</span></a>
<a name="111"><span class="lineNum">     111 </span>            : </a>
<a name="112"><span class="lineNum">     112 </span><span class="lineNoCov">          0 :                 swap(p-&gt;vm-&gt;last_unlocked, tmp);</span></a>
<a name="113"><span class="lineNum">     113 </span>            :                 dma_fence_put(tmp);</a>
<a name="114"><span class="lineNum">     114 </span>            :         } else {</a>
<a name="115"><span class="lineNum">     115 </span><span class="lineNoCov">          0 :                 amdgpu_bo_fence(p-&gt;vm-&gt;root.bo, f, true);</span></a>
<a name="116"><span class="lineNum">     116 </span>            :         }</a>
<a name="117"><span class="lineNum">     117 </span>            : </a>
<a name="118"><span class="lineNum">     118 </span><span class="lineNoCov">          0 :         if (fence &amp;&amp; !p-&gt;immediate)</span></a>
<a name="119"><span class="lineNum">     119 </span><span class="lineNoCov">          0 :                 swap(*fence, f);</span></a>
<a name="120"><span class="lineNum">     120 </span><span class="lineNoCov">          0 :         dma_fence_put(f);</span></a>
<a name="121"><span class="lineNum">     121 </span>            :         return 0;</a>
<a name="122"><span class="lineNum">     122 </span>            : </a>
<a name="123"><span class="lineNum">     123 </span>            : error:</a>
<a name="124"><span class="lineNum">     124 </span><span class="lineNoCov">          0 :         amdgpu_job_free(p-&gt;job);</span></a>
<a name="125"><span class="lineNum">     125 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="126"><span class="lineNum">     126 </span>            : }</a>
<a name="127"><span class="lineNum">     127 </span>            : </a>
<a name="128"><span class="lineNum">     128 </span>            : /**</a>
<a name="129"><span class="lineNum">     129 </span>            :  * amdgpu_vm_sdma_copy_ptes - copy the PTEs from mapping</a>
<a name="130"><span class="lineNum">     130 </span>            :  *</a>
<a name="131"><span class="lineNum">     131 </span>            :  * @p: see amdgpu_vm_update_params definition</a>
<a name="132"><span class="lineNum">     132 </span>            :  * @bo: PD/PT to update</a>
<a name="133"><span class="lineNum">     133 </span>            :  * @pe: addr of the page entry</a>
<a name="134"><span class="lineNum">     134 </span>            :  * @count: number of page entries to copy</a>
<a name="135"><span class="lineNum">     135 </span>            :  *</a>
<a name="136"><span class="lineNum">     136 </span>            :  * Traces the parameters and calls the DMA function to copy the PTEs.</a>
<a name="137"><span class="lineNum">     137 </span>            :  */</a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 : static void amdgpu_vm_sdma_copy_ptes(struct amdgpu_vm_update_params *p,</span></a>
<a name="139"><span class="lineNum">     139 </span>            :                                      struct amdgpu_bo *bo, uint64_t pe,</a>
<a name="140"><span class="lineNum">     140 </span>            :                                      unsigned count)</a>
<a name="141"><span class="lineNum">     141 </span>            : {</a>
<a name="142"><span class="lineNum">     142 </span><span class="lineNoCov">          0 :         struct amdgpu_ib *ib = p-&gt;job-&gt;ibs;</span></a>
<a name="143"><span class="lineNum">     143 </span><span class="lineNoCov">          0 :         uint64_t src = ib-&gt;gpu_addr;</span></a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span><span class="lineNoCov">          0 :         src += p-&gt;num_dw_left * 4;</span></a>
<a name="146"><span class="lineNum">     146 </span>            : </a>
<a name="147"><span class="lineNum">     147 </span><span class="lineNoCov">          0 :         pe += amdgpu_gmc_sign_extend(amdgpu_bo_gpu_offset_no_check(bo));</span></a>
<a name="148"><span class="lineNum">     148 </span><span class="lineNoCov">          0 :         trace_amdgpu_vm_copy_ptes(pe, src, count, p-&gt;immediate);</span></a>
<a name="149"><span class="lineNum">     149 </span>            : </a>
<a name="150"><span class="lineNum">     150 </span><span class="lineNoCov">          0 :         amdgpu_vm_copy_pte(p-&gt;adev, ib, pe, src, count);</span></a>
<a name="151"><span class="lineNum">     151 </span><span class="lineNoCov">          0 : }</span></a>
<a name="152"><span class="lineNum">     152 </span>            : </a>
<a name="153"><span class="lineNum">     153 </span>            : /**</a>
<a name="154"><span class="lineNum">     154 </span>            :  * amdgpu_vm_sdma_set_ptes - helper to call the right asic function</a>
<a name="155"><span class="lineNum">     155 </span>            :  *</a>
<a name="156"><span class="lineNum">     156 </span>            :  * @p: see amdgpu_vm_update_params definition</a>
<a name="157"><span class="lineNum">     157 </span>            :  * @bo: PD/PT to update</a>
<a name="158"><span class="lineNum">     158 </span>            :  * @pe: byte offset of the PDE/PTE, relative to start of PDB/PTB</a>
<a name="159"><span class="lineNum">     159 </span>            :  * @addr: dst addr to write into pe</a>
<a name="160"><span class="lineNum">     160 </span>            :  * @count: number of page entries to update</a>
<a name="161"><span class="lineNum">     161 </span>            :  * @incr: increase next addr by incr bytes</a>
<a name="162"><span class="lineNum">     162 </span>            :  * @flags: hw access flags</a>
<a name="163"><span class="lineNum">     163 </span>            :  *</a>
<a name="164"><span class="lineNum">     164 </span>            :  * Traces the parameters and calls the right asic functions</a>
<a name="165"><span class="lineNum">     165 </span>            :  * to setup the page table using the DMA.</a>
<a name="166"><span class="lineNum">     166 </span>            :  */</a>
<a name="167"><span class="lineNum">     167 </span><span class="lineNoCov">          0 : static void amdgpu_vm_sdma_set_ptes(struct amdgpu_vm_update_params *p,</span></a>
<a name="168"><span class="lineNum">     168 </span>            :                                     struct amdgpu_bo *bo, uint64_t pe,</a>
<a name="169"><span class="lineNum">     169 </span>            :                                     uint64_t addr, unsigned count,</a>
<a name="170"><span class="lineNum">     170 </span>            :                                     uint32_t incr, uint64_t flags)</a>
<a name="171"><span class="lineNum">     171 </span>            : {</a>
<a name="172"><span class="lineNum">     172 </span><span class="lineNoCov">          0 :         struct amdgpu_ib *ib = p-&gt;job-&gt;ibs;</span></a>
<a name="173"><span class="lineNum">     173 </span>            : </a>
<a name="174"><span class="lineNum">     174 </span><span class="lineNoCov">          0 :         pe += amdgpu_gmc_sign_extend(amdgpu_bo_gpu_offset_no_check(bo));</span></a>
<a name="175"><span class="lineNum">     175 </span><span class="lineNoCov">          0 :         trace_amdgpu_vm_set_ptes(pe, addr, count, incr, flags, p-&gt;immediate);</span></a>
<a name="176"><span class="lineNum">     176 </span><span class="lineNoCov">          0 :         if (count &lt; 3) {</span></a>
<a name="177"><span class="lineNum">     177 </span><span class="lineNoCov">          0 :                 amdgpu_vm_write_pte(p-&gt;adev, ib, pe, addr | flags,</span></a>
<a name="178"><span class="lineNum">     178 </span>            :                                     count, incr);</a>
<a name="179"><span class="lineNum">     179 </span>            :         } else {</a>
<a name="180"><span class="lineNum">     180 </span><span class="lineNoCov">          0 :                 amdgpu_vm_set_pte_pde(p-&gt;adev, ib, pe, addr,</span></a>
<a name="181"><span class="lineNum">     181 </span>            :                                       count, incr, flags);</a>
<a name="182"><span class="lineNum">     182 </span>            :         }</a>
<a name="183"><span class="lineNum">     183 </span><span class="lineNoCov">          0 : }</span></a>
<a name="184"><span class="lineNum">     184 </span>            : </a>
<a name="185"><span class="lineNum">     185 </span>            : /**</a>
<a name="186"><span class="lineNum">     186 </span>            :  * amdgpu_vm_sdma_update - execute VM update</a>
<a name="187"><span class="lineNum">     187 </span>            :  *</a>
<a name="188"><span class="lineNum">     188 </span>            :  * @p: see amdgpu_vm_update_params definition</a>
<a name="189"><span class="lineNum">     189 </span>            :  * @vmbo: PD/PT to update</a>
<a name="190"><span class="lineNum">     190 </span>            :  * @pe: byte offset of the PDE/PTE, relative to start of PDB/PTB</a>
<a name="191"><span class="lineNum">     191 </span>            :  * @addr: dst addr to write into pe</a>
<a name="192"><span class="lineNum">     192 </span>            :  * @count: number of page entries to update</a>
<a name="193"><span class="lineNum">     193 </span>            :  * @incr: increase next addr by incr bytes</a>
<a name="194"><span class="lineNum">     194 </span>            :  * @flags: hw access flags</a>
<a name="195"><span class="lineNum">     195 </span>            :  *</a>
<a name="196"><span class="lineNum">     196 </span>            :  * Reserve space in the IB, setup mapping buffer on demand and write commands to</a>
<a name="197"><span class="lineNum">     197 </span>            :  * the IB.</a>
<a name="198"><span class="lineNum">     198 </span>            :  */</a>
<a name="199"><span class="lineNum">     199 </span><span class="lineNoCov">          0 : static int amdgpu_vm_sdma_update(struct amdgpu_vm_update_params *p,</span></a>
<a name="200"><span class="lineNum">     200 </span>            :                                  struct amdgpu_bo_vm *vmbo, uint64_t pe,</a>
<a name="201"><span class="lineNum">     201 </span>            :                                  uint64_t addr, unsigned count, uint32_t incr,</a>
<a name="202"><span class="lineNum">     202 </span>            :                                  uint64_t flags)</a>
<a name="203"><span class="lineNum">     203 </span>            : {</a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 :         struct amdgpu_bo *bo = &amp;vmbo-&gt;bo;</span></a>
<a name="205"><span class="lineNum">     205 </span><span class="lineNoCov">          0 :         enum amdgpu_ib_pool_type pool = p-&gt;immediate ? AMDGPU_IB_POOL_IMMEDIATE</span></a>
<a name="206"><span class="lineNum">     206 </span>            :                 : AMDGPU_IB_POOL_DELAYED;</a>
<a name="207"><span class="lineNum">     207 </span>            :         struct dma_resv_iter cursor;</a>
<a name="208"><span class="lineNum">     208 </span>            :         unsigned int i, ndw, nptes;</a>
<a name="209"><span class="lineNum">     209 </span>            :         struct dma_fence *fence;</a>
<a name="210"><span class="lineNum">     210 </span>            :         uint64_t *pte;</a>
<a name="211"><span class="lineNum">     211 </span>            :         int r;</a>
<a name="212"><span class="lineNum">     212 </span>            : </a>
<a name="213"><span class="lineNum">     213 </span>            :         /* Wait for PD/PT moves to be completed */</a>
<a name="214"><span class="lineNum">     214 </span><span class="lineNoCov">          0 :         dma_resv_for_each_fence(&amp;cursor, bo-&gt;tbo.base.resv,</span></a>
<a name="215"><span class="lineNum">     215 </span>            :                                 DMA_RESV_USAGE_KERNEL, fence) {</a>
<a name="216"><span class="lineNum">     216 </span><span class="lineNoCov">          0 :                 r = amdgpu_sync_fence(&amp;p-&gt;job-&gt;sync, fence);</span></a>
<a name="217"><span class="lineNum">     217 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="218"><span class="lineNum">     218 </span>            :                         return r;</a>
<a name="219"><span class="lineNum">     219 </span>            :         }</a>
<a name="220"><span class="lineNum">     220 </span>            : </a>
<a name="221"><span class="lineNum">     221 </span>            :         do {</a>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 :                 ndw = p-&gt;num_dw_left;</span></a>
<a name="223"><span class="lineNum">     223 </span><span class="lineNoCov">          0 :                 ndw -= p-&gt;job-&gt;ibs-&gt;length_dw;</span></a>
<a name="224"><span class="lineNum">     224 </span>            : </a>
<a name="225"><span class="lineNum">     225 </span><span class="lineNoCov">          0 :                 if (ndw &lt; 32) {</span></a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 :                         r = amdgpu_vm_sdma_commit(p, NULL);</span></a>
<a name="227"><span class="lineNum">     227 </span><span class="lineNoCov">          0 :                         if (r)</span></a>
<a name="228"><span class="lineNum">     228 </span>            :                                 return r;</a>
<a name="229"><span class="lineNum">     229 </span>            : </a>
<a name="230"><span class="lineNum">     230 </span>            :                         /* estimate how many dw we need */</a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 :                         ndw = 32;</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 :                         if (p-&gt;pages_addr)</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineNoCov">          0 :                                 ndw += count * 2;</span></a>
<a name="234"><span class="lineNum">     234 </span><span class="lineNoCov">          0 :                         ndw = max(ndw, AMDGPU_VM_SDMA_MIN_NUM_DW);</span></a>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 :                         ndw = min(ndw, AMDGPU_VM_SDMA_MAX_NUM_DW);</span></a>
<a name="236"><span class="lineNum">     236 </span>            : </a>
<a name="237"><span class="lineNum">     237 </span><span class="lineNoCov">          0 :                         r = amdgpu_job_alloc_with_ib(p-&gt;adev, ndw * 4, pool,</span></a>
<a name="238"><span class="lineNum">     238 </span>            :                                                      &amp;p-&gt;job);</a>
<a name="239"><span class="lineNum">     239 </span><span class="lineNoCov">          0 :                         if (r)</span></a>
<a name="240"><span class="lineNum">     240 </span>            :                                 return r;</a>
<a name="241"><span class="lineNum">     241 </span>            : </a>
<a name="242"><span class="lineNum">     242 </span><span class="lineNoCov">          0 :                         p-&gt;num_dw_left = ndw;</span></a>
<a name="243"><span class="lineNum">     243 </span>            :                 }</a>
<a name="244"><span class="lineNum">     244 </span>            : </a>
<a name="245"><span class="lineNum">     245 </span><span class="lineNoCov">          0 :                 if (!p-&gt;pages_addr) {</span></a>
<a name="246"><span class="lineNum">     246 </span>            :                         /* set page commands needed */</a>
<a name="247"><span class="lineNum">     247 </span><span class="lineNoCov">          0 :                         if (vmbo-&gt;shadow)</span></a>
<a name="248"><span class="lineNum">     248 </span><span class="lineNoCov">          0 :                                 amdgpu_vm_sdma_set_ptes(p, vmbo-&gt;shadow, pe, addr,</span></a>
<a name="249"><span class="lineNum">     249 </span>            :                                                         count, incr, flags);</a>
<a name="250"><span class="lineNum">     250 </span><span class="lineNoCov">          0 :                         amdgpu_vm_sdma_set_ptes(p, bo, pe, addr, count,</span></a>
<a name="251"><span class="lineNum">     251 </span>            :                                                 incr, flags);</a>
<a name="252"><span class="lineNum">     252 </span><span class="lineNoCov">          0 :                         return 0;</span></a>
<a name="253"><span class="lineNum">     253 </span>            :                 }</a>
<a name="254"><span class="lineNum">     254 </span>            : </a>
<a name="255"><span class="lineNum">     255 </span>            :                 /* copy commands needed */</a>
<a name="256"><span class="lineNum">     256 </span><span class="lineNoCov">          0 :                 ndw -= p-&gt;adev-&gt;vm_manager.vm_pte_funcs-&gt;copy_pte_num_dw *</span></a>
<a name="257"><span class="lineNum">     257 </span><span class="lineNoCov">          0 :                         (vmbo-&gt;shadow ? 2 : 1);</span></a>
<a name="258"><span class="lineNum">     258 </span>            : </a>
<a name="259"><span class="lineNum">     259 </span>            :                 /* for padding */</a>
<a name="260"><span class="lineNum">     260 </span><span class="lineNoCov">          0 :                 ndw -= 7;</span></a>
<a name="261"><span class="lineNum">     261 </span>            : </a>
<a name="262"><span class="lineNum">     262 </span><span class="lineNoCov">          0 :                 nptes = min(count, ndw / 2);</span></a>
<a name="263"><span class="lineNum">     263 </span>            : </a>
<a name="264"><span class="lineNum">     264 </span>            :                 /* Put the PTEs at the end of the IB. */</a>
<a name="265"><span class="lineNum">     265 </span><span class="lineNoCov">          0 :                 p-&gt;num_dw_left -= nptes * 2;</span></a>
<a name="266"><span class="lineNum">     266 </span><span class="lineNoCov">          0 :                 pte = (uint64_t *)&amp;(p-&gt;job-&gt;ibs-&gt;ptr[p-&gt;num_dw_left]);</span></a>
<a name="267"><span class="lineNum">     267 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; nptes; ++i, addr += incr) {</span></a>
<a name="268"><span class="lineNum">     268 </span><span class="lineNoCov">          0 :                         pte[i] = amdgpu_vm_map_gart(p-&gt;pages_addr, addr);</span></a>
<a name="269"><span class="lineNum">     269 </span><span class="lineNoCov">          0 :                         pte[i] |= flags;</span></a>
<a name="270"><span class="lineNum">     270 </span>            :                 }</a>
<a name="271"><span class="lineNum">     271 </span>            : </a>
<a name="272"><span class="lineNum">     272 </span><span class="lineNoCov">          0 :                 if (vmbo-&gt;shadow)</span></a>
<a name="273"><span class="lineNum">     273 </span><span class="lineNoCov">          0 :                         amdgpu_vm_sdma_copy_ptes(p, vmbo-&gt;shadow, pe, nptes);</span></a>
<a name="274"><span class="lineNum">     274 </span><span class="lineNoCov">          0 :                 amdgpu_vm_sdma_copy_ptes(p, bo, pe, nptes);</span></a>
<a name="275"><span class="lineNum">     275 </span>            : </a>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 :                 pe += nptes * 8;</span></a>
<a name="277"><span class="lineNum">     277 </span><span class="lineNoCov">          0 :                 count -= nptes;</span></a>
<a name="278"><span class="lineNum">     278 </span><span class="lineNoCov">          0 :         } while (count);</span></a>
<a name="279"><span class="lineNum">     279 </span>            : </a>
<a name="280"><span class="lineNum">     280 </span>            :         return 0;</a>
<a name="281"><span class="lineNum">     281 </span>            : }</a>
<a name="282"><span class="lineNum">     282 </span>            : </a>
<a name="283"><span class="lineNum">     283 </span>            : const struct amdgpu_vm_update_funcs amdgpu_vm_sdma_funcs = {</a>
<a name="284"><span class="lineNum">     284 </span>            :         .map_table = amdgpu_vm_sdma_map_table,</a>
<a name="285"><span class="lineNum">     285 </span>            :         .prepare = amdgpu_vm_sdma_prepare,</a>
<a name="286"><span class="lineNum">     286 </span>            :         .update = amdgpu_vm_sdma_update,</a>
<a name="287"><span class="lineNum">     287 </span>            :         .commit = amdgpu_vm_sdma_commit</a>
<a name="288"><span class="lineNum">     288 </span>            : };</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
