{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1379354253160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1379354253161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 23:27:32 2013 " "Processing started: Mon Sep 16 23:27:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1379354253161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1379354253161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off myArkanoid -c myArkanoid " "Command: quartus_fit --read_settings_files=off --write_settings_files=off myArkanoid -c myArkanoid" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1379354253161 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1379354253986 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "myArkanoid EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"myArkanoid\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1379354254972 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1379354255025 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1379354255025 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1379354258485 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1379354258511 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1379354260654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1379354260654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1379354260654 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1379354260654 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/4th_sem/altera/myArkanoid/" { { 0 { 0 ""} 0 33084 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1379354260748 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/4th_sem/altera/myArkanoid/" { { 0 { 0 ""} 0 33085 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1379354260748 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/4th_sem/altera/myArkanoid/" { { 0 { 0 ""} 0 33086 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1379354260748 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1379354260748 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "myArkanoid.sdc " "Synopsys Design Constraints File file not found: 'myArkanoid.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1379354267077 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1379354267078 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1379354267550 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dimezzaClock:inst1\|conta\[0\]  " "Automatically promoted node dimezzaClock:inst1\|conta\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1379354270737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dimezzaClock:inst1\|conta\[0\]~0 " "Destination node dimezzaClock:inst1\|conta\[0\]~0" {  } { { "dimezzaClockVHD.vhd" "" { Text "C:/Users/Jashwanth/Desktop/4th_sem/altera/myArkanoid/dimezzaClockVHD.vhd" 16 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dimezzaClock:inst1|conta[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/4th_sem/altera/myArkanoid/" { { 0 { 0 ""} 0 33053 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1379354270737 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1379354270737 ""}  } { { "dimezzaClockVHD.vhd" "" { Text "C:/Users/Jashwanth/Desktop/4th_sem/altera/myArkanoid/dimezzaClockVHD.vhd" 16 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dimezzaClock:inst1|conta[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jashwanth/Desktop/4th_sem/altera/myArkanoid/" { { 0 { 0 ""} 0 57 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1379354270737 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1379354276473 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1379354276508 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1379354276510 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1 1379354276547 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1 1379354276582 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1 1379354276612 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1 1379354278195 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1379354278229 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1379354278229 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1379354279086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1379354287427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1379354290092 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "fitting " "Starting physical synthesis optimizations for fitting" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1 1379354290546 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "fanout splitting " "Starting physical synthesis algorithm fanout splitting" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1379354296985 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_AREA" "fanout splitting 15 0 " "Physical synthesis algorithm fanout splitting complete: estimated area improvement of 15 combinational logic elements and 0 registers" {  } {  } 0 128004 "Physical synthesis algorithm %1!s! complete: estimated area improvement of %2!d! combinational logic elements and %3!d! registers" 0 0 "" 0 -1 1379354311482 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic to memory mapping " "Starting physical synthesis algorithm logic to memory mapping" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1379354311483 ""}
{ "Info" "ICSYN_FSYN_LOGIC_TO_MEMORY_MAPPING_MEMORY_COUNT" "9 " "Logic to memory mapping created 9 memory blocks" { { "Extra Info" "ICSYN_FSYN_LOGIC_TO_MEMORY_MAPPING_MEMORY_NAME" "\|myArkanoidSchematic\|myArkanoidVHDL:inst\|process_0~3540 " "Created memory \|myArkanoidSchematic\|myArkanoidVHDL:inst\|process_0~3540" {  } {  } 1 128035 "Created memory %1!s!" 0 0 "" 0 -1 1379354502314 ""} { "Extra Info" "ICSYN_FSYN_LOGIC_TO_MEMORY_MAPPING_MEMORY_NAME" "\|myArkanoidSchematic\|myArkanoidVHDL:inst\|process_0~3541 " "Created memory \|myArkanoidSchematic\|myArkanoidVHDL:inst\|process_0~3541" {  } {  } 1 128035 "Created memory %1!s!" 0 0 "" 0 -1 1379354502314 ""} { "Extra Info" "ICSYN_FSYN_LOGIC_TO_MEMORY_MAPPING_MEMORY_NAME" "\|myArkanoidSchematic\|myArkanoidVHDL:inst\|process_0~3542 " "Created memory \|myArkanoidSchematic\|myArkanoidVHDL:inst\|process_0~3542" {  } {  } 1 128035 "Created memory %1!s!" 0 0 "" 0 -1 1379354502314 ""} { "Extra Info" "ICSYN_FSYN_LOGIC_TO_MEMORY_MAPPING_MEMORY_NAME" "\|myArkanoidSchematic\|myArkanoidVHDL:inst\|process_0~3545 " "Created memory \|myArkanoidSchematic\|myArkanoidVHDL:inst\|process_0~3545" {  } {  } 1 128035 "Created memory %1!s!" 0 0 "" 0 -1 1379354502314 ""} { "Extra Info" "ICSYN_FSYN_LOGIC_TO_MEMORY_MAPPING_MEMORY_NAME" "\|myArkanoidSchematic\|myArkanoidVHDL:inst\|process_0~3549 " "Created memory \|myArkanoidSchematic\|myArkanoidVHDL:inst\|process_0~3549" {  } {  } 1 128035 "Created memory %1!s!" 0 0 "" 0 -1 1379354502314 ""} { "Extra Info" "ICSYN_FSYN_LOGIC_TO_MEMORY_MAPPING_MEMORY_NAME" "\|myArkanoidSchematic\|myArkanoidVHDL:inst\|LessThan769~6 " "Created memory \|myArkanoidSchematic\|myArkanoidVHDL:inst\|LessThan769~6" {  } {  } 1 128035 "Created memory %1!s!" 0 0 "" 0 -1 1379354502314 ""} { "Extra Info" "ICSYN_FSYN_LOGIC_TO_MEMORY_MAPPING_MEMORY_NAME" "\|myArkanoidSchematic\|myArkanoidVHDL:inst\|process_0~3552 " "Created memory \|myArkanoidSchematic\|myArkanoidVHDL:inst\|process_0~3552" {  } {  } 1 128035 "Created memory %1!s!" 0 0 "" 0 -1 1379354502314 ""} { "Extra Info" "ICSYN_FSYN_LOGIC_TO_MEMORY_MAPPING_MEMORY_NAME" "\|myArkanoidSchematic\|myArkanoidVHDL:inst\|LessThan652~2 " "Created memory \|myArkanoidSchematic\|myArkanoidVHDL:inst\|LessThan652~2" {  } {  } 1 128035 "Created memory %1!s!" 0 0 "" 0 -1 1379354502314 ""} { "Extra Info" "ICSYN_FSYN_LOGIC_TO_MEMORY_MAPPING_MEMORY_NAME" "\|myArkanoidSchematic\|myArkanoidVHDL:inst\|process_0~3555 " "Created memory \|myArkanoidSchematic\|myArkanoidVHDL:inst\|process_0~3555" {  } {  } 1 128035 "Created memory %1!s!" 0 0 "" 0 -1 1379354502314 ""}  } {  } 0 128034 "Logic to memory mapping created %1!d! memory blocks" 0 0 "" 0 -1 1379354502314 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_AREA" "logic to memory mapping 8 0 " "Physical synthesis algorithm logic to memory mapping complete: estimated area improvement of 8 combinational logic elements and 0 registers" {  } {  } 0 128004 "Physical synthesis algorithm %1!s! complete: estimated area improvement of %2!d! combinational logic elements and %3!d! registers" 0 0 "" 0 -1 1379354508611 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "fanout splitting " "Starting physical synthesis algorithm fanout splitting" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1379354508611 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_AREA" "fanout splitting 0 0 " "Physical synthesis algorithm fanout splitting complete: estimated area improvement of 0 combinational logic elements and 0 registers" {  } {  } 0 128004 "Physical synthesis algorithm %1!s! complete: estimated area improvement of %2!d! combinational logic elements and %3!d! registers" 0 0 "" 0 -1 1379354510114 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "fitting 00:03:31 " "Physical synthesis optimizations for fitting complete: elapsed CPU time is 00:03:31" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1 1379354510129 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:03:40 " "Fitter preparation operations ending: elapsed time is 00:03:40" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1379354510926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1379354519026 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_TOO_MANY_BLES" "19363 18752 combinational node " "Design contains 19363 blocks of type combinational node.  However, device contains only 18752." {  } { { "c:/altera/12.0sp2/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/Jashwanth/Desktop/4th_sem/altera/myArkanoid/" "LE" } }  } 0 170011 "Design contains %1!d! blocks of type %3!s!.  However, device contains only %2!d!." 0 0 "" 0 -1 1379354521945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1379354521947 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "" 0 -1 1379354534726 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1379354534737 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "457 " "Peak virtual memory: 457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1379354537310 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 16 23:32:17 2013 " "Processing ended: Mon Sep 16 23:32:17 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1379354537310 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:04:45 " "Elapsed time: 00:04:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1379354537310 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:04:28 " "Total CPU time (on all processors): 00:04:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1379354537310 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1379354537310 ""}
