
*** Running vivado
    with args -log MotorFatigue_PYNQZ2_auto_parkcalc_two_st_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MotorFatigue_PYNQZ2_auto_parkcalc_two_st_0_0.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Feb 18 04:12:17 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source MotorFatigue_PYNQZ2_auto_parkcalc_two_st_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/admin/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MotorFatigue_PYNQZ2_auto_parkcalc_two_st_0_0
Command: synth_design -top MotorFatigue_PYNQZ2_auto_parkcalc_two_st_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 54285
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1881.309 ; gain = 417.828 ; free physical = 143 ; free virtual = 4396
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MotorFatigue_PYNQZ2_auto_parkcalc_two_st_0_0' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ip/MotorFatigue_PYNQZ2_auto_parkcalc_two_st_0_0/synth/MotorFatigue_PYNQZ2_auto_parkcalc_two_st_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'auto_parkcalc_two_streams' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/3fd4/hdl/verilog/auto_parkcalc_two_streams.v:9]
INFO: [Synth 8-6157] synthesizing module 'auto_parkcalc_two_streams_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/3fd4/hdl/verilog/auto_parkcalc_two_streams_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'auto_parkcalc_two_streams_fadd_32ns_32ns_32_5_full_dsp_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/3fd4/hdl/verilog/auto_parkcalc_two_streams_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'auto_parkcalc_two_streams_fadd_32ns_32ns_32_5_full_dsp_1_ip' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/3fd4/hdl/ip/auto_parkcalc_two_streams_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/home/admin/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84087]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/home/admin/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84087]
INFO: [Synth 8-6155] done synthesizing module 'auto_parkcalc_two_streams_fadd_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/3fd4/hdl/ip/auto_parkcalc_two_streams_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'auto_parkcalc_two_streams_fadd_32ns_32ns_32_5_full_dsp_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/3fd4/hdl/verilog/auto_parkcalc_two_streams_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'auto_parkcalc_two_streams_fmul_32ns_32ns_32_4_max_dsp_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/3fd4/hdl/verilog/auto_parkcalc_two_streams_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'auto_parkcalc_two_streams_fmul_32ns_32ns_32_4_max_dsp_1_ip' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/3fd4/hdl/ip/auto_parkcalc_two_streams_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'auto_parkcalc_two_streams_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/3fd4/hdl/ip/auto_parkcalc_two_streams_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'auto_parkcalc_two_streams_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/3fd4/hdl/verilog/auto_parkcalc_two_streams_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'auto_parkcalc_two_streams_flow_control_loop_pipe_sequential_init' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/3fd4/hdl/verilog/auto_parkcalc_two_streams_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'auto_parkcalc_two_streams_flow_control_loop_pipe_sequential_init' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/3fd4/hdl/verilog/auto_parkcalc_two_streams_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'auto_parkcalc_two_streams_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/3fd4/hdl/verilog/auto_parkcalc_two_streams_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'auto_parkcalc_two_streams_AXICTRL_s_axi' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/3fd4/hdl/verilog/auto_parkcalc_two_streams_AXICTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/3fd4/hdl/verilog/auto_parkcalc_two_streams_AXICTRL_s_axi.v:204]
INFO: [Synth 8-6155] done synthesizing module 'auto_parkcalc_two_streams_AXICTRL_s_axi' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/3fd4/hdl/verilog/auto_parkcalc_two_streams_AXICTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'auto_parkcalc_two_streams_mul_32s_34ns_65_2_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/3fd4/hdl/verilog/auto_parkcalc_two_streams_mul_32s_34ns_65_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'auto_parkcalc_two_streams_mul_32s_34ns_65_2_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/3fd4/hdl/verilog/auto_parkcalc_two_streams_mul_32s_34ns_65_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'auto_parkcalc_two_streams_regslice_both' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/3fd4/hdl/verilog/auto_parkcalc_two_streams_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'auto_parkcalc_two_streams_regslice_both' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/3fd4/hdl/verilog/auto_parkcalc_two_streams_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'auto_parkcalc_two_streams' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/3fd4/hdl/verilog/auto_parkcalc_two_streams.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MotorFatigue_PYNQZ2_auto_parkcalc_two_st_0_0' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ip/MotorFatigue_PYNQZ2_auto_parkcalc_two_st_0_0/synth/MotorFatigue_PYNQZ2_auto_parkcalc_two_st_0_0.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/3fd4/hdl/verilog/auto_parkcalc_two_streams_AXICTRL_s_axi.v:265]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port reset in module auto_parkcalc_two_streams_mul_32s_34ns_65_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module auto_parkcalc_two_streams_AXICTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module auto_parkcalc_two_streams_AXICTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_dsp_opt_full is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized58 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2052.246 ; gain = 588.766 ; free physical = 337 ; free virtual = 3074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2061.152 ; gain = 597.672 ; free physical = 324 ; free virtual = 3047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2061.152 ; gain = 597.672 ; free physical = 324 ; free virtual = 3047
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2067.090 ; gain = 0.000 ; free physical = 343 ; free virtual = 3070
INFO: [Netlist 29-17] Analyzing 660 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ip/MotorFatigue_PYNQZ2_auto_parkcalc_two_st_0_0/constraints/auto_parkcalc_two_streams_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ip/MotorFatigue_PYNQZ2_auto_parkcalc_two_st_0_0/constraints/auto_parkcalc_two_streams_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_auto_parkcalc_two_st_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_auto_parkcalc_two_st_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2193.902 ; gain = 0.000 ; free physical = 146 ; free virtual = 2737
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  FDE => FDRE: 18 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2193.902 ; gain = 0.000 ; free physical = 138 ; free virtual = 2704
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 2193.902 ; gain = 730.422 ; free physical = 177 ; free virtual = 2786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 2201.906 ; gain = 738.426 ; free physical = 177 ; free virtual = 2786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_auto_parkcalc_two_st_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 2201.906 ; gain = 738.426 ; free physical = 177 ; free virtual = 2786
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'auto_parkcalc_two_streams_AXICTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'auto_parkcalc_two_streams_AXICTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'auto_parkcalc_two_streams_regslice_both'
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln66_reg_167_reg' and it is trimmed from '65' to '64' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/3fd4/hdl/verilog/auto_parkcalc_two_streams.v:347]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'auto_parkcalc_two_streams_AXICTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'auto_parkcalc_two_streams_AXICTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'auto_parkcalc_two_streams_regslice_both'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 2201.906 ; gain = 738.426 ; free physical = 161 ; free virtual = 2805
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'auto_parkcalc_two_streams_fadd_32ns_32ns_32_5_full_dsp_1:/auto_parkcalc_two_streams_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'auto_parkcalc_two_streams_fadd_32ns_32ns_32_5_full_dsp_1:/auto_parkcalc_two_streams_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'auto_parkcalc_two_streams_fadd_32ns_32ns_32_5_full_dsp_1:/auto_parkcalc_two_streams_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'auto_parkcalc_two_streams_fadd_32ns_32ns_32_5_full_dsp_1:/auto_parkcalc_two_streams_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'auto_parkcalc_two_streams_fadd_32ns_32ns_32_5_full_dsp_1:/auto_parkcalc_two_streams_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'auto_parkcalc_two_streams_fadd_32ns_32ns_32_5_full_dsp_1:/auto_parkcalc_two_streams_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'auto_parkcalc_two_streams_fmul_32ns_32ns_32_4_max_dsp_1:/auto_parkcalc_two_streams_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'auto_parkcalc_two_streams_fmul_32ns_32ns_32_4_max_dsp_1:/auto_parkcalc_two_streams_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'auto_parkcalc_two_streams_fmul_32ns_32ns_32_4_max_dsp_1:/auto_parkcalc_two_streams_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'auto_parkcalc_two_streams_fmul_32ns_32ns_32_4_max_dsp_1:/auto_parkcalc_two_streams_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_34ns_65_2_1_U20/buff0_reg' and it is trimmed from '65' to '64' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/3fd4/hdl/verilog/auto_parkcalc_two_streams_mul_32s_34ns_65_2_1.v:60]
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv.
WARNING: [Synth 8-3332] Sequential element (AXICTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (AXICTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[47]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[46]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[45]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[44]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[43]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[42]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[41]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[40]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[39]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[38]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[37]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[36]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[35]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[34]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[33]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[32]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[31]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[30]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[29]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[28]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[27]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[26]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[25]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[24]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[23]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[22]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[21]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[20]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[19]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[18]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[17]) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[47]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[46]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[45]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[44]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[43]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[42]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[41]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[40]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[39]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[38]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[37]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[36]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[35]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[34]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[33]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[32]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[31]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[30]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[29]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[28]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[27]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[26]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[25]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[24]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[23]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[22]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[21]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[20]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[19]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[18]__0) is unused and will be removed from module auto_parkcalc_two_streams.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U20/buff0_reg[17]__0) is unused and will be removed from module auto_parkcalc_two_streams.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:08 . Memory (MB): peak = 2201.906 ; gain = 738.426 ; free physical = 815 ; free virtual = 2736
---------------------------------------------------------------------------------
 Sort Area is  mul_32s_34ns_65_2_1_U20/tmp_product_0 : 0 0 : 1614 4236 : Used 1 time 0
 Sort Area is  mul_32s_34ns_65_2_1_U20/tmp_product_0 : 0 1 : 2622 4236 : Used 1 time 0
 Sort Area is  mul_32s_34ns_65_2_1_U20/tmp_product_3 : 0 0 : 1460 3561 : Used 1 time 0
 Sort Area is  mul_32s_34ns_65_2_1_U20/tmp_product_3 : 0 1 : 2101 3561 : Used 1 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:16 . Memory (MB): peak = 2265.906 ; gain = 802.426 ; free physical = 494 ; free virtual = 2536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:18 . Memory (MB): peak = 2310.953 ; gain = 847.473 ; free physical = 558 ; free virtual = 2578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:21 . Memory (MB): peak = 2318.961 ; gain = 855.480 ; free physical = 2626 ; free virtual = 5064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:28 . Memory (MB): peak = 2456.773 ; gain = 993.293 ; free physical = 4384 ; free virtual = 7329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:28 . Memory (MB): peak = 2456.773 ; gain = 993.293 ; free physical = 4386 ; free virtual = 7330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:29 . Memory (MB): peak = 2456.773 ; gain = 993.293 ; free physical = 4038 ; free virtual = 7018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:29 . Memory (MB): peak = 2456.773 ; gain = 993.293 ; free physical = 4034 ; free virtual = 7016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:30 . Memory (MB): peak = 2456.773 ; gain = 993.293 ; free physical = 4026 ; free virtual = 7008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:30 . Memory (MB): peak = 2456.773 ; gain = 993.293 ; free physical = 4026 ; free virtual = 7009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper_502                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_456 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_435                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_389 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_368                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_322 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_301                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_255 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_234                 | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_188 | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                     | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0     | C+A'*B'          | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_129 | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_130 | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_127 | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_103 | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_104 | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_101 | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_77  | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_78  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_75  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_51  | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_52  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_49  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_25  | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_26  | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_23  | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1     | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2     | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3     | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|auto_parkcalc_two_streams           | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|auto_parkcalc_two_streams           | (PCIN>>17+A*B')' | 16     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|auto_parkcalc_two_streams           | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|auto_parkcalc_two_streams           | (PCIN>>17+A*B)'  | 0      | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    74|
|2     |DSP48E1 |    34|
|11    |LUT1    |   108|
|12    |LUT2    |   264|
|13    |LUT3    |  1375|
|14    |LUT4    |   521|
|15    |LUT5    |   692|
|16    |LUT6    |   948|
|17    |MUXCY   |   420|
|18    |XORCY   |   150|
|19    |FDE     |    18|
|20    |FDRE    |  4944|
|21    |FDSE    |    10|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:30 . Memory (MB): peak = 2456.773 ; gain = 993.293 ; free physical = 4026 ; free virtual = 7010
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 693 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:10 ; elapsed = 00:01:22 . Memory (MB): peak = 2456.773 ; gain = 860.543 ; free physical = 4029 ; free virtual = 7020
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:30 . Memory (MB): peak = 2456.781 ; gain = 993.293 ; free physical = 4029 ; free virtual = 7021
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2456.781 ; gain = 0.000 ; free physical = 4123 ; free virtual = 7157
INFO: [Netlist 29-17] Analyzing 696 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.801 ; gain = 0.000 ; free physical = 4836 ; free virtual = 7974
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 132 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 114 instances
  FDE => FDRE: 18 instances

Synth Design complete | Checksum: 7069a5d3
INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 168 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:39 . Memory (MB): peak = 2512.801 ; gain = 1146.824 ; free physical = 4731 ; free virtual = 7869
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1344.319; main = 1338.507; forked = 182.552
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3228.637; main = 2512.805; forked = 909.672
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2536.812 ; gain = 0.000 ; free physical = 4708 ; free virtual = 7847
INFO: [Common 17-1381] The checkpoint '/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_auto_parkcalc_two_st_0_0_synth_1/MotorFatigue_PYNQZ2_auto_parkcalc_two_st_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP MotorFatigue_PYNQZ2_auto_parkcalc_two_st_0_0, cache-ID = 022462b2ad337e8c
INFO: [Coretcl 2-1174] Renamed 603 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2536.812 ; gain = 0.000 ; free physical = 3908 ; free virtual = 7074
INFO: [Common 17-1381] The checkpoint '/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_auto_parkcalc_two_st_0_0_synth_1/MotorFatigue_PYNQZ2_auto_parkcalc_two_st_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file MotorFatigue_PYNQZ2_auto_parkcalc_two_st_0_0_utilization_synth.rpt -pb MotorFatigue_PYNQZ2_auto_parkcalc_two_st_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 18 04:14:08 2025...
