

================================================================
== Vivado HLS Report for 'shift_line_buffer_array_ap_fixed_4u_config17_s'
================================================================
* Date:           Sat Apr  2 23:58:01 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.245 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.24>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%kernel_window_35_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_35_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 2 'read' 'kernel_window_35_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%kernel_window_34_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_34_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 3 'read' 'kernel_window_34_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%kernel_window_33_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_33_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 4 'read' 'kernel_window_33_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%kernel_window_32_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_32_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 5 'read' 'kernel_window_32_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kernel_window_31_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_31_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 6 'read' 'kernel_window_31_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kernel_window_30_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_30_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 7 'read' 'kernel_window_30_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%kernel_window_29_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_29_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 8 'read' 'kernel_window_29_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%kernel_window_28_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_28_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 9 'read' 'kernel_window_28_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%kernel_window_23_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_23_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 10 'read' 'kernel_window_23_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kernel_window_22_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_22_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 11 'read' 'kernel_window_22_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_window_21_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_21_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 12 'read' 'kernel_window_21_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_window_20_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_20_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 13 'read' 'kernel_window_20_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_window_19_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_19_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 14 'read' 'kernel_window_19_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_window_18_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_18_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 15 'read' 'kernel_window_18_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_window_17_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_17_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 16 'read' 'kernel_window_17_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_window_16_V_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_16_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 17 'read' 'kernel_window_16_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_window_11_V_read_5 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_11_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 18 'read' 'kernel_window_11_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_window_10_V_read_5 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_10_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 19 'read' 'kernel_window_10_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_window_9_V_read_5 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_9_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 20 'read' 'kernel_window_9_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_window_8_V_read_5 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_8_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 21 'read' 'kernel_window_8_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_window_7_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_7_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 22 'read' 'kernel_window_7_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_window_6_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_6_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 23 'read' 'kernel_window_6_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_window_5_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_5_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 24 'read' 'kernel_window_5_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_window_4_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_window_4_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 25 'read' 'kernel_window_4_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_elem_data_3_V_read_6 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_elem_data_3_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 26 'read' 'in_elem_data_3_V_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%in_elem_data_2_V_read105 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_elem_data_2_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 27 'read' 'in_elem_data_2_V_read105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_elem_data_1_V_read104 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_elem_data_1_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 28 'read' 'in_elem_data_1_V_read104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_elem_data_0_V_read103 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_elem_data_0_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:209]   --->   Operation 29 'read' 'in_elem_data_0_V_read103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str23) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 30 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.62ns)   --->   "%DataOut_V_102 = call i32 @"_ssdm_op_MemShiftRead.[18 x i32]P"(i32* getelementptr inbounds ([18 x i32]* @line_buffer_Array_V_4_0_0, i64 0, i64 17), i32 %in_elem_data_0_V_read103, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 31 'memshiftread' 'DataOut_V_102' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 18> <ShiftMem>
ST_1 : Operation 32 [1/1] (1.62ns)   --->   "%DataOut_V_103 = call i32 @"_ssdm_op_MemShiftRead.[18 x i32]P"(i32* getelementptr inbounds ([18 x i32]* @line_buffer_Array_V_4_1_0, i64 0, i64 17), i32 %DataOut_V_102, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 32 'memshiftread' 'DataOut_V_103' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 18> <ShiftMem>
ST_1 : Operation 33 [1/1] (1.62ns)   --->   "%DataOut_V_104 = call i32 @"_ssdm_op_MemShiftRead.[18 x i32]P"(i32* getelementptr inbounds ([18 x i32]* @line_buffer_Array_V_4_0_1, i64 0, i64 17), i32 %in_elem_data_1_V_read104, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 33 'memshiftread' 'DataOut_V_104' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 18> <ShiftMem>
ST_1 : Operation 34 [1/1] (1.62ns)   --->   "%DataOut_V_105 = call i32 @"_ssdm_op_MemShiftRead.[18 x i32]P"(i32* getelementptr inbounds ([18 x i32]* @line_buffer_Array_V_4_1_1, i64 0, i64 17), i32 %DataOut_V_104, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 34 'memshiftread' 'DataOut_V_105' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 18> <ShiftMem>
ST_1 : Operation 35 [1/1] (1.62ns)   --->   "%DataOut_V_106 = call i32 @"_ssdm_op_MemShiftRead.[18 x i32]P"(i32* getelementptr inbounds ([18 x i32]* @line_buffer_Array_V_4_0_2, i64 0, i64 17), i32 %in_elem_data_2_V_read105, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 35 'memshiftread' 'DataOut_V_106' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 18> <ShiftMem>
ST_1 : Operation 36 [1/1] (1.62ns)   --->   "%DataOut_V_107 = call i32 @"_ssdm_op_MemShiftRead.[18 x i32]P"(i32* getelementptr inbounds ([18 x i32]* @line_buffer_Array_V_4_1_2, i64 0, i64 17), i32 %DataOut_V_106, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 36 'memshiftread' 'DataOut_V_107' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 18> <ShiftMem>
ST_1 : Operation 37 [1/1] (1.62ns)   --->   "%DataOut_V_108 = call i32 @"_ssdm_op_MemShiftRead.[18 x i32]P"(i32* getelementptr inbounds ([18 x i32]* @line_buffer_Array_V_4_0_3, i64 0, i64 17), i32 %in_elem_data_3_V_read_6, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 37 'memshiftread' 'DataOut_V_108' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 18> <ShiftMem>
ST_1 : Operation 38 [1/1] (1.62ns)   --->   "%DataOut_V = call i32 @"_ssdm_op_MemShiftRead.[18 x i32]P"(i32* getelementptr inbounds ([18 x i32]* @line_buffer_Array_V_4_1_3, i64 0, i64 17), i32 %DataOut_V_108, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:231]   --->   Operation 38 'memshiftread' 'DataOut_V' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 18> <ShiftMem>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %kernel_window_4_V_read_2, 0" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 39 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mrv_127 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_s, i32 %kernel_window_5_V_read_3, 1" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 40 'insertvalue' 'mrv_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mrv_128 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_127, i32 %kernel_window_6_V_read_3, 2" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 41 'insertvalue' 'mrv_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mrv_129 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_128, i32 %kernel_window_7_V_read_3, 3" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 42 'insertvalue' 'mrv_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mrv_130 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_129, i32 %kernel_window_16_V_read_4, 4" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 43 'insertvalue' 'mrv_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_131 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_130, i32 %kernel_window_17_V_read_4, 5" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 44 'insertvalue' 'mrv_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_132 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_131, i32 %kernel_window_18_V_read_4, 6" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 45 'insertvalue' 'mrv_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mrv_133 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_132, i32 %kernel_window_19_V_read_4, 7" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 46 'insertvalue' 'mrv_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mrv_134 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_133, i32 %kernel_window_28_V_read_3, 8" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 47 'insertvalue' 'mrv_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_135 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_134, i32 %kernel_window_29_V_read_3, 9" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 48 'insertvalue' 'mrv_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mrv_136 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_135, i32 %kernel_window_30_V_read_3, 10" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 49 'insertvalue' 'mrv_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mrv_137 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_136, i32 %kernel_window_31_V_read_3, 11" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 50 'insertvalue' 'mrv_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_137, i32 %kernel_window_8_V_read_5, 12" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 51 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_12, i32 %kernel_window_9_V_read_5, 13" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 52 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_13, i32 %kernel_window_10_V_read_5, 14" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 53 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_14, i32 %kernel_window_11_V_read_5, 15" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 54 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_15, i32 %DataOut_V_103, 16" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 55 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_16, i32 %DataOut_V_105, 17" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 56 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_17, i32 %DataOut_V_107, 18" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 57 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_18, i32 %DataOut_V, 19" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 58 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_19, i32 %kernel_window_20_V_read_4, 20" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 59 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_20, i32 %kernel_window_21_V_read_4, 21" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 60 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_21, i32 %kernel_window_22_V_read_4, 22" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 61 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_22, i32 %kernel_window_23_V_read_4, 23" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 62 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_23, i32 %DataOut_V_102, 24" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 63 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_24, i32 %DataOut_V_104, 25" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 64 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_25, i32 %DataOut_V_106, 26" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 65 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_26, i32 %DataOut_V_108, 27" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 66 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_27, i32 %kernel_window_32_V_read_4, 28" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 67 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_28, i32 %kernel_window_33_V_read_4, 29" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 68 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_29, i32 %kernel_window_34_V_read_4, 30" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 69 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_30, i32 %kernel_window_35_V_read_4, 31" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 70 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_31, i32 %in_elem_data_0_V_read103, 32" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 71 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_32, i32 %in_elem_data_1_V_read104, 33" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 72 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_33, i32 %in_elem_data_2_V_read105, 34" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 73 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_34, i32 %in_elem_data_3_V_read_6, 35" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 74 'insertvalue' 'mrv_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_35" [firmware/nnet_utils/nnet_conv_stream.h:236]   --->   Operation 75 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_8_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_9_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_10_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_11_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_16_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_17_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_18_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_19_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_20_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_21_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_22_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_23_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_28_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_29_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_30_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_31_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_32_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_33_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_34_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_35_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer_Array_V_4_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_0_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_1_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_window_35_V_read_4 (read        ) [ 00]
kernel_window_34_V_read_4 (read        ) [ 00]
kernel_window_33_V_read_4 (read        ) [ 00]
kernel_window_32_V_read_4 (read        ) [ 00]
kernel_window_31_V_read_3 (read        ) [ 00]
kernel_window_30_V_read_3 (read        ) [ 00]
kernel_window_29_V_read_3 (read        ) [ 00]
kernel_window_28_V_read_3 (read        ) [ 00]
kernel_window_23_V_read_4 (read        ) [ 00]
kernel_window_22_V_read_4 (read        ) [ 00]
kernel_window_21_V_read_4 (read        ) [ 00]
kernel_window_20_V_read_4 (read        ) [ 00]
kernel_window_19_V_read_4 (read        ) [ 00]
kernel_window_18_V_read_4 (read        ) [ 00]
kernel_window_17_V_read_4 (read        ) [ 00]
kernel_window_16_V_read_4 (read        ) [ 00]
kernel_window_11_V_read_5 (read        ) [ 00]
kernel_window_10_V_read_5 (read        ) [ 00]
kernel_window_9_V_read_5  (read        ) [ 00]
kernel_window_8_V_read_5  (read        ) [ 00]
kernel_window_7_V_read_3  (read        ) [ 00]
kernel_window_6_V_read_3  (read        ) [ 00]
kernel_window_5_V_read_3  (read        ) [ 00]
kernel_window_4_V_read_2  (read        ) [ 00]
in_elem_data_3_V_read_6   (read        ) [ 00]
in_elem_data_2_V_read105  (read        ) [ 00]
in_elem_data_1_V_read104  (read        ) [ 00]
in_elem_data_0_V_read103  (read        ) [ 00]
specpipeline_ln214        (specpipeline) [ 00]
DataOut_V_102             (memshiftread) [ 00]
DataOut_V_103             (memshiftread) [ 00]
DataOut_V_104             (memshiftread) [ 00]
DataOut_V_105             (memshiftread) [ 00]
DataOut_V_106             (memshiftread) [ 00]
DataOut_V_107             (memshiftread) [ 00]
DataOut_V_108             (memshiftread) [ 00]
DataOut_V                 (memshiftread) [ 00]
mrv_s                     (insertvalue ) [ 00]
mrv_127                   (insertvalue ) [ 00]
mrv_128                   (insertvalue ) [ 00]
mrv_129                   (insertvalue ) [ 00]
mrv_130                   (insertvalue ) [ 00]
mrv_131                   (insertvalue ) [ 00]
mrv_132                   (insertvalue ) [ 00]
mrv_133                   (insertvalue ) [ 00]
mrv_134                   (insertvalue ) [ 00]
mrv_135                   (insertvalue ) [ 00]
mrv_136                   (insertvalue ) [ 00]
mrv_137                   (insertvalue ) [ 00]
mrv_12                    (insertvalue ) [ 00]
mrv_13                    (insertvalue ) [ 00]
mrv_14                    (insertvalue ) [ 00]
mrv_15                    (insertvalue ) [ 00]
mrv_16                    (insertvalue ) [ 00]
mrv_17                    (insertvalue ) [ 00]
mrv_18                    (insertvalue ) [ 00]
mrv_19                    (insertvalue ) [ 00]
mrv_20                    (insertvalue ) [ 00]
mrv_21                    (insertvalue ) [ 00]
mrv_22                    (insertvalue ) [ 00]
mrv_23                    (insertvalue ) [ 00]
mrv_24                    (insertvalue ) [ 00]
mrv_25                    (insertvalue ) [ 00]
mrv_26                    (insertvalue ) [ 00]
mrv_27                    (insertvalue ) [ 00]
mrv_28                    (insertvalue ) [ 00]
mrv_29                    (insertvalue ) [ 00]
mrv_30                    (insertvalue ) [ 00]
mrv_31                    (insertvalue ) [ 00]
mrv_32                    (insertvalue ) [ 00]
mrv_33                    (insertvalue ) [ 00]
mrv_34                    (insertvalue ) [ 00]
mrv_35                    (insertvalue ) [ 00]
ret_ln236                 (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_elem_data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_elem_data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_elem_data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_window_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_window_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_window_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_window_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_window_8_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_8_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_window_9_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_9_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_window_10_V_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_10_V_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_window_11_V_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_11_V_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_window_16_V_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_16_V_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_window_17_V_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_17_V_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_window_18_V_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_18_V_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_window_19_V_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_19_V_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_window_20_V_read">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_20_V_read"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_window_21_V_read">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_21_V_read"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_window_22_V_read">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_22_V_read"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_window_23_V_read">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_23_V_read"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_window_28_V_read">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_28_V_read"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_window_29_V_read">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_29_V_read"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_window_30_V_read">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_30_V_read"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_window_31_V_read">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_31_V_read"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_window_32_V_read">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_32_V_read"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_window_33_V_read">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_33_V_read"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_window_34_V_read">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_34_V_read"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_window_35_V_read">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_35_V_read"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="line_buffer_Array_V_4_0_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="line_buffer_Array_V_4_1_0">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="line_buffer_Array_V_4_0_1">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="line_buffer_Array_V_4_1_1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="line_buffer_Array_V_4_0_2">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="line_buffer_Array_V_4_1_2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="line_buffer_Array_V_4_0_3">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="line_buffer_Array_V_4_1_3">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[18 x i32]P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="kernel_window_35_V_read_4_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_35_V_read_4/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="kernel_window_34_V_read_4_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_34_V_read_4/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="kernel_window_33_V_read_4_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_33_V_read_4/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="kernel_window_32_V_read_4_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_32_V_read_4/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="kernel_window_31_V_read_3_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_31_V_read_3/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="kernel_window_30_V_read_3_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_30_V_read_3/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="kernel_window_29_V_read_3_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_29_V_read_3/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="kernel_window_28_V_read_3_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_28_V_read_3/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="kernel_window_23_V_read_4_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_23_V_read_4/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="kernel_window_22_V_read_4_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_22_V_read_4/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="kernel_window_21_V_read_4_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_21_V_read_4/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="kernel_window_20_V_read_4_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_20_V_read_4/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="kernel_window_19_V_read_4_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_19_V_read_4/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="kernel_window_18_V_read_4_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_18_V_read_4/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="kernel_window_17_V_read_4_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_17_V_read_4/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="kernel_window_16_V_read_4_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_16_V_read_4/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="kernel_window_11_V_read_5_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_11_V_read_5/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="kernel_window_10_V_read_5_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_10_V_read_5/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="kernel_window_9_V_read_5_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_9_V_read_5/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="kernel_window_8_V_read_5_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_8_V_read_5/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="kernel_window_7_V_read_3_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_7_V_read_3/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="kernel_window_6_V_read_3_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_6_V_read_3/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="kernel_window_5_V_read_3_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_5_V_read_3/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="kernel_window_4_V_read_2_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_4_V_read_2/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="in_elem_data_3_V_read_6_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_3_V_read_6/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="in_elem_data_2_V_read105_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_2_V_read105/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="in_elem_data_1_V_read104_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_1_V_read104/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="in_elem_data_0_V_read103_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_0_V_read103/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="DataOut_V_102_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="32" slack="0"/>
<pin id="278" dir="0" index="3" bw="1" slack="0"/>
<pin id="279" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_102/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="DataOut_V_103_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="32" slack="0"/>
<pin id="288" dir="0" index="3" bw="1" slack="0"/>
<pin id="289" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_103/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="DataOut_V_104_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="0" index="2" bw="32" slack="0"/>
<pin id="298" dir="0" index="3" bw="1" slack="0"/>
<pin id="299" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_104/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="DataOut_V_105_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="32" slack="0"/>
<pin id="308" dir="0" index="3" bw="1" slack="0"/>
<pin id="309" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_105/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="DataOut_V_106_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="0" index="2" bw="32" slack="0"/>
<pin id="318" dir="0" index="3" bw="1" slack="0"/>
<pin id="319" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_106/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="DataOut_V_107_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="0" index="2" bw="32" slack="0"/>
<pin id="328" dir="0" index="3" bw="1" slack="0"/>
<pin id="329" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_107/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="DataOut_V_108_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="0" index="2" bw="32" slack="0"/>
<pin id="338" dir="0" index="3" bw="1" slack="0"/>
<pin id="339" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_108/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="DataOut_V_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="32" slack="0"/>
<pin id="348" dir="0" index="3" bw="1" slack="0"/>
<pin id="349" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="mrv_s_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1152" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="mrv_127_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1152" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_127/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="mrv_128_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1152" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_128/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="mrv_129_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1152" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_129/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="mrv_130_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1152" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_130/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="mrv_131_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1152" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_131/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="mrv_132_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1152" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_132/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="mrv_133_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1152" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_133/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="mrv_134_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1152" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_134/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="mrv_135_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1152" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_135/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="mrv_136_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1152" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_136/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="mrv_137_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1152" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_137/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="mrv_12_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1152" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="mrv_13_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1152" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="mrv_14_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1152" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="mrv_15_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1152" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_15/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="mrv_16_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1152" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_16/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="mrv_17_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1152" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_17/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="mrv_18_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1152" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_18/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="mrv_19_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1152" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_19/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="mrv_20_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1152" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_20/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="mrv_21_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1152" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_21/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="mrv_22_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1152" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_22/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="mrv_23_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1152" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_23/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="mrv_24_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1152" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_24/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="mrv_25_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1152" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_25/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="mrv_26_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1152" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_26/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="mrv_27_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1152" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_27/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="mrv_28_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1152" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_28/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="mrv_29_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1152" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_29/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="mrv_30_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1152" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_30/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="mrv_31_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1152" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="0"/>
<pin id="543" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_31/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="mrv_32_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1152" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_32/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="mrv_33_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1152" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="0"/>
<pin id="555" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_33/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="mrv_34_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1152" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="1" index="2" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_34/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="mrv_35_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1152" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="0"/>
<pin id="567" dir="1" index="2" bw="1152" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_35/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="72" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="54" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="72" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="52" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="72" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="50" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="72" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="48" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="72" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="46" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="72" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="44" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="72" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="72" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="72" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="38" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="72" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="72" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="72" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="72" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="72" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="72" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="72" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="72" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="72" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="72" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="18" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="72" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="72" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="72" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="72" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="10" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="72" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="8" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="72" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="6" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="72" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="4" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="72" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="2" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="72" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="0" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="84" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="86" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="268" pin="2"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="88" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="290"><net_src comp="84" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="90" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="274" pin="4"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="88" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="300"><net_src comp="84" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="92" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="262" pin="2"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="88" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="310"><net_src comp="84" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="94" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="294" pin="4"/><net_sink comp="304" pin=2"/></net>

<net id="313"><net_src comp="88" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="320"><net_src comp="84" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="96" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="256" pin="2"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="88" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="330"><net_src comp="84" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="98" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="314" pin="4"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="88" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="340"><net_src comp="84" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="100" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="250" pin="2"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="88" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="350"><net_src comp="84" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="102" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="334" pin="4"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="88" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="358"><net_src comp="104" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="244" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="238" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="232" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="226" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="196" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="190" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="184" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="178" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="148" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="142" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="136" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="130" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="220" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="214" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="208" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="202" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="444" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="284" pin="4"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="304" pin="4"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="324" pin="4"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="344" pin="4"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="172" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="166" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="160" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="154" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="274" pin="4"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="294" pin="4"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="314" pin="4"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="334" pin="4"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="124" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="118" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="112" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="106" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="540" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="268" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="262" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="256" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="558" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="250" pin="2"/><net_sink comp="564" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : in_elem_data_0_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : in_elem_data_1_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : in_elem_data_2_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : in_elem_data_3_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : kernel_window_4_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : kernel_window_5_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : kernel_window_6_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : kernel_window_7_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : kernel_window_8_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : kernel_window_9_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : kernel_window_10_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : kernel_window_11_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : kernel_window_16_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : kernel_window_17_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : kernel_window_18_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : kernel_window_19_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : kernel_window_20_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : kernel_window_21_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : kernel_window_22_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : kernel_window_23_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : kernel_window_28_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : kernel_window_29_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : kernel_window_30_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : kernel_window_31_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : kernel_window_32_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : kernel_window_33_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : kernel_window_34_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed,4u>,config17> : kernel_window_35_V_read | {1 }
  - Chain level:
	State 1
		DataOut_V_103 : 1
		DataOut_V_105 : 1
		DataOut_V_107 : 1
		DataOut_V : 1
		mrv_127 : 1
		mrv_128 : 2
		mrv_129 : 3
		mrv_130 : 4
		mrv_131 : 5
		mrv_132 : 6
		mrv_133 : 7
		mrv_134 : 8
		mrv_135 : 9
		mrv_136 : 10
		mrv_137 : 11
		mrv_12 : 12
		mrv_13 : 13
		mrv_14 : 14
		mrv_15 : 15
		mrv_16 : 16
		mrv_17 : 17
		mrv_18 : 18
		mrv_19 : 19
		mrv_20 : 20
		mrv_21 : 21
		mrv_22 : 22
		mrv_23 : 23
		mrv_24 : 24
		mrv_25 : 25
		mrv_26 : 26
		mrv_27 : 27
		mrv_28 : 28
		mrv_29 : 29
		mrv_30 : 30
		mrv_31 : 31
		mrv_32 : 32
		mrv_33 : 33
		mrv_34 : 34
		mrv_35 : 35
		ret_ln236 : 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|
| Operation|            Functional Unit            |
|----------|---------------------------------------|
|          | kernel_window_35_V_read_4_read_fu_106 |
|          | kernel_window_34_V_read_4_read_fu_112 |
|          | kernel_window_33_V_read_4_read_fu_118 |
|          | kernel_window_32_V_read_4_read_fu_124 |
|          | kernel_window_31_V_read_3_read_fu_130 |
|          | kernel_window_30_V_read_3_read_fu_136 |
|          | kernel_window_29_V_read_3_read_fu_142 |
|          | kernel_window_28_V_read_3_read_fu_148 |
|          | kernel_window_23_V_read_4_read_fu_154 |
|          | kernel_window_22_V_read_4_read_fu_160 |
|          | kernel_window_21_V_read_4_read_fu_166 |
|          | kernel_window_20_V_read_4_read_fu_172 |
|          | kernel_window_19_V_read_4_read_fu_178 |
|   read   | kernel_window_18_V_read_4_read_fu_184 |
|          | kernel_window_17_V_read_4_read_fu_190 |
|          | kernel_window_16_V_read_4_read_fu_196 |
|          | kernel_window_11_V_read_5_read_fu_202 |
|          | kernel_window_10_V_read_5_read_fu_208 |
|          |  kernel_window_9_V_read_5_read_fu_214 |
|          |  kernel_window_8_V_read_5_read_fu_220 |
|          |  kernel_window_7_V_read_3_read_fu_226 |
|          |  kernel_window_6_V_read_3_read_fu_232 |
|          |  kernel_window_5_V_read_3_read_fu_238 |
|          |  kernel_window_4_V_read_2_read_fu_244 |
|          |  in_elem_data_3_V_read_6_read_fu_250  |
|          |  in_elem_data_2_V_read105_read_fu_256 |
|          |  in_elem_data_1_V_read104_read_fu_262 |
|          |  in_elem_data_0_V_read103_read_fu_268 |
|----------|---------------------------------------|
|          |          DataOut_V_102_fu_274         |
|          |          DataOut_V_103_fu_284         |
|          |          DataOut_V_104_fu_294         |
|memshiftread|          DataOut_V_105_fu_304         |
|          |          DataOut_V_106_fu_314         |
|          |          DataOut_V_107_fu_324         |
|          |          DataOut_V_108_fu_334         |
|          |            DataOut_V_fu_344           |
|----------|---------------------------------------|
|          |              mrv_s_fu_354             |
|          |             mrv_127_fu_360            |
|          |             mrv_128_fu_366            |
|          |             mrv_129_fu_372            |
|          |             mrv_130_fu_378            |
|          |             mrv_131_fu_384            |
|          |             mrv_132_fu_390            |
|          |             mrv_133_fu_396            |
|          |             mrv_134_fu_402            |
|          |             mrv_135_fu_408            |
|          |             mrv_136_fu_414            |
|          |             mrv_137_fu_420            |
|          |             mrv_12_fu_426             |
|          |             mrv_13_fu_432             |
|          |             mrv_14_fu_438             |
|          |             mrv_15_fu_444             |
|          |             mrv_16_fu_450             |
|insertvalue|             mrv_17_fu_456             |
|          |             mrv_18_fu_462             |
|          |             mrv_19_fu_468             |
|          |             mrv_20_fu_474             |
|          |             mrv_21_fu_480             |
|          |             mrv_22_fu_486             |
|          |             mrv_23_fu_492             |
|          |             mrv_24_fu_498             |
|          |             mrv_25_fu_504             |
|          |             mrv_26_fu_510             |
|          |             mrv_27_fu_516             |
|          |             mrv_28_fu_522             |
|          |             mrv_29_fu_528             |
|          |             mrv_30_fu_534             |
|          |             mrv_31_fu_540             |
|          |             mrv_32_fu_546             |
|          |             mrv_33_fu_552             |
|          |             mrv_34_fu_558             |
|          |             mrv_35_fu_564             |
|----------|---------------------------------------|
|   Total  |                                       |
|----------|---------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
