Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date              : Mon May 02 07:45:42 2016
| Host              : DETI-PC0018 running 64-bit Service Pack 1  (build 7601)
| Command           : report_clock_utilization -file MP3_Design_wrapper_clock_utilization_routed.rpt
| Design            : MP3_Design_wrapper
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y1
9. Net wise resources used in clock region X1Y2

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    4 |        32 |         0 |
| BUFH  |    0 |        96 |         0 |
| BUFIO |    0 |        24 |         0 |
| MMCM  |    1 |         6 |         0 |
| PLL   |    0 |         6 |         0 |
| BUFR  |    0 |        24 |         0 |
| BUFMR |    0 |        12 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+---------------------------------------------------+-----------------------------------------------------------------+--------------+-------+
|       |                                                   |                                                                 |   Num Loads  |       |
+-------+---------------------------------------------------+-----------------------------------------------------------------+------+-------+-------+
| Index | BUFG Cell                                         | Net Name                                                        | BELs | Sites | Fixed |
+-------+---------------------------------------------------+-----------------------------------------------------------------+------+-------+-------+
|     1 | MP3_Design_i/clk_wiz_1/inst/clkf_buf              | MP3_Design_i/clk_wiz_1/inst/clkfbout_buf_MP3_Design_clk_wiz_1_0 |    1 |     1 |    no |
|     2 | MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst      | MP3_Design_i/mdm_1/U0/Dbg_Update_0                              |   40 |    17 |    no |
|     3 | MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK | MP3_Design_i/mdm_1/U0/Ext_JTAG_DRCK                             |  252 |    67 |    no |
|     4 | MP3_Design_i/clk_wiz_1/inst/clkout1_buf           | MP3_Design_i/clk_wiz_1/inst/clk_out1                            | 2904 |   856 |    no |
+-------+---------------------------------------------------+-----------------------------------------------------------------+------+-------+-------+


+-------+-------------------------------------------+-------------------------------------------------------------+--------------+-------+
|       |                                           |                                                             |   Num Loads  |       |
+-------+-------------------------------------------+-------------------------------------------------------------+------+-------+-------+
| Index | MMCM Cell                                 | Net Name                                                    | BELs | Sites | Fixed |
+-------+-------------------------------------------+-------------------------------------------------------------+------+-------+-------+
|     1 | MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst | MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0 |    1 |     1 |    no |
|     2 | MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst | MP3_Design_i/clk_wiz_1/inst/clkfbout_MP3_Design_clk_wiz_1_0 |    1 |     1 |    no |
+-------+-------------------------------------------+-------------------------------------------------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+------------------------------------------+------------------------------------------------------------+--------------+-------+
|       |                                          |                                                            |   Num Loads  |       |
+-------+------------------------------------------+------------------------------------------------------------+------+-------+-------+
| Index | Local Clk Src                            | Net Name                                                   | BELs | Sites | Fixed |
+-------+------------------------------------------+------------------------------------------------------------+------+-------+-------+
|     1 | MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg | MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0 |    1 |     1 |   yes |
+-------+------------------------------------------+------------------------------------------------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 1267 | 15200 |  153 |  2600 |    0 |    60 |   10 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 1441 | 15200 |  313 |  2600 |    0 |    60 |   12 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |            Clock Net Name            |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------+
| BUFG        | BUFHCE_X1Y20 |   no  |         0 |        0 |       0 |        20 |       0 |       0 | 1267 |   153 |        0 | MP3_Design_i/clk_wiz_1/inst/clk_out1 |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------+


9. Net wise resources used in clock region X1Y2
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-----------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                          Clock Net Name                         |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-----------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y24 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |    0 |     0 |        0 | MP3_Design_i/clk_wiz_1/inst/clkfbout_buf_MP3_Design_clk_wiz_1_0 |
| BUFG        | BUFHCE_X1Y33 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   40 |     0 |        0 | MP3_Design_i/mdm_1/U0/Dbg_Update_0                              |
| BUFG        | BUFHCE_X1Y32 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  223 |    29 |        0 | MP3_Design_i/mdm_1/U0/Ext_JTAG_DRCK                             |
| BUFG        | BUFHCE_X1Y34 |   no  |         0 |        0 |       0 |        24 |       0 |       0 | 1178 |   284 |        0 | MP3_Design_i/clk_wiz_1/inst/clk_out1                            |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-----------------------------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells MP3_Design_i/clk_wiz_1/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y17 [get_cells MP3_Design_i/clk_wiz_1/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y1 [get_cells MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst]
set_property LOC BUFGCTRL_X0Y0 [get_cells MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X1Y2 [get_cells MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports clk]

# Clock net "MP3_Design_i/clk_wiz_1/inst/clk_out1" driven by instance "MP3_Design_i/clk_wiz_1/inst/clkout1_buf" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_MP3_Design_i/clk_wiz_1/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_MP3_Design_i/clk_wiz_1/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="MP3_Design_i/clk_wiz_1/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_MP3_Design_i/clk_wiz_1/inst/clk_out1}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "MP3_Design_i/mdm_1/U0/Dbg_Update_0" driven by instance "MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_MP3_Design_i/mdm_1/U0/Dbg_Update_0}
add_cells_to_pblock [get_pblocks  {CLKAG_MP3_Design_i/mdm_1/U0/Dbg_Update_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="MP3_Design_i/mdm_1/U0/Dbg_Update_0"}]]]
resize_pblock [get_pblocks {CLKAG_MP3_Design_i/mdm_1/U0/Dbg_Update_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "MP3_Design_i/mdm_1/U0/Ext_JTAG_DRCK" driven by instance "MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_MP3_Design_i/mdm_1/U0/Ext_JTAG_DRCK}
add_cells_to_pblock [get_pblocks  {CLKAG_MP3_Design_i/mdm_1/U0/Ext_JTAG_DRCK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="MP3_Design_i/mdm_1/U0/Ext_JTAG_DRCK"}]]]
resize_pblock [get_pblocks {CLKAG_MP3_Design_i/mdm_1/U0/Ext_JTAG_DRCK}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup
