/*
 * OpenLoopControllerSim_1_types.h
 *
 * Academic License - for use in teaching, academic research, and meeting
 * course requirements at degree granting institutions only.  Not for
 * government, commercial, or other organizational use.
 *
 * Code generation for model "OpenLoopControllerSim_1".
 *
 * Model version              : 7.0
 * Simulink Coder version : 9.7 (R2022a) 13-Nov-2021
 * C source code generated on : Tue Oct 18 11:25:42 2022
 *
 * Target selection: quarc_win64.tlc
 * Note: GRT includes extra infrastructure and instrumentation for prototyping
 * Embedded hardware selection: Intel->x86-64 (Windows64)
 * Code generation objectives: Unspecified
 * Validation result: Not run
 */

#ifndef RTW_HEADER_OpenLoopControllerSim_1_types_h_
#define RTW_HEADER_OpenLoopControllerSim_1_types_h_

/* Model Code Variants */

/* Parameters (default storage) */
typedef struct P_OpenLoopControllerSim_1_T_ P_OpenLoopControllerSim_1_T;

/* Forward declaration for rtModel */
typedef struct tag_RTM_OpenLoopControllerSim_T RT_MODEL_OpenLoopControllerSi_T;

#endif                         /* RTW_HEADER_OpenLoopControllerSim_1_types_h_ */
