--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\SUTD\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 382 paths analyzed, 95 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.199ns.
--------------------------------------------------------------------------------
Slack:                  16.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_20 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.137ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.689 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_20 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.AQ      Tcko                  0.525   M_counter_q[23]
                                                       M_counter_q_20
    SLICE_X13Y31.B1      net (fanout=2)        0.968   M_counter_q[20]
    SLICE_X13Y31.B       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X13Y31.A1      net (fanout=2)        1.012   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (1.157ns logic, 1.980ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  16.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_19 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.127ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.689 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_19 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.DQ      Tcko                  0.525   M_counter_q[19]
                                                       M_counter_q_19
    SLICE_X13Y31.B2      net (fanout=2)        0.958   M_counter_q[19]
    SLICE_X13Y31.B       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X13Y31.A1      net (fanout=2)        1.012   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.127ns (1.157ns logic, 1.970ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  16.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_22 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.023ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.689 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_22 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.CQ      Tcko                  0.525   M_counter_q[23]
                                                       M_counter_q_22
    SLICE_X13Y31.B3      net (fanout=2)        0.854   M_counter_q[22]
    SLICE_X13Y31.B       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X13Y31.A1      net (fanout=2)        1.012   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.023ns (1.157ns logic, 1.866ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  16.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_21 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.968ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.689 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_21 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.BQ      Tcko                  0.525   M_counter_q[23]
                                                       M_counter_q_21
    SLICE_X13Y31.B4      net (fanout=2)        0.799   M_counter_q[21]
    SLICE_X13Y31.B       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X13Y31.A1      net (fanout=2)        1.012   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.968ns (1.157ns logic, 1.811ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  17.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_18 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.858ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.689 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_18 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.CQ      Tcko                  0.525   M_counter_q[19]
                                                       M_counter_q_18
    SLICE_X13Y31.B5      net (fanout=2)        0.689   M_counter_q[18]
    SLICE_X13Y31.B       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X13Y31.A1      net (fanout=2)        1.012   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.858ns (1.157ns logic, 1.701ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  17.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_23 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.759ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.689 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_23 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.DQ      Tcko                  0.525   M_counter_q[23]
                                                       M_counter_q_23
    SLICE_X13Y31.B6      net (fanout=2)        0.590   M_counter_q[23]
    SLICE_X13Y31.B       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X13Y31.A1      net (fanout=2)        1.012   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.759ns (1.157ns logic, 1.602ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  17.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.683ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.196 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X13Y31.C1      net (fanout=2)        0.976   M_counter_q[0]
    SLICE_X13Y31.C       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X13Y31.A2      net (fanout=2)        0.550   M_counter_q[25]_GND_1_o_equal_2_o[25]
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.683ns (1.157ns logic, 1.526ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  17.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.475ns (Levels of Logic = 0)
  Clock Path Skew:      -0.052ns (0.601 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X13Y31.SR      net (fanout=1)        1.489   M_reset_cond_out
    SLICE_X13Y31.CLK     Tsrck                 0.410   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.475ns (0.986ns logic, 1.489ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  17.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.462ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.196 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.BQ      Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_1
    SLICE_X13Y31.C2      net (fanout=2)        0.755   M_counter_q[1]
    SLICE_X13Y31.C       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X13Y31.A2      net (fanout=2)        0.550   M_counter_q[25]_GND_1_o_equal_2_o[25]
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.462ns (1.157ns logic, 1.305ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack:                  17.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_14 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.440ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.689 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_14 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.CQ      Tcko                  0.525   M_counter_q[15]
                                                       M_counter_q_14
    SLICE_X13Y32.A1      net (fanout=2)        0.755   M_counter_q[14]
    SLICE_X13Y32.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X13Y31.A4      net (fanout=2)        0.528   M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.440ns (1.157ns logic, 1.283ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack:                  17.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_12 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.436ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.689 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_12 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AQ      Tcko                  0.525   M_counter_q[15]
                                                       M_counter_q_12
    SLICE_X13Y32.A2      net (fanout=2)        0.751   M_counter_q[12]
    SLICE_X13Y32.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X13Y31.A4      net (fanout=2)        0.528   M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.436ns (1.157ns logic, 1.279ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack:                  17.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.411ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.689 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.BQ      Tcko                  0.525   M_counter_q[25]
                                                       M_counter_q_25
    SLICE_X13Y35.B3      net (fanout=3)        0.571   M_counter_q[25]
    SLICE_X13Y35.B       Tilo                  0.259   N5
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_SW0
    SLICE_X13Y31.A5      net (fanout=1)        0.683   N5
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.411ns (1.157ns logic, 1.254ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack:                  17.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.379ns (Levels of Logic = 7)
  Clock Path Skew:      -0.031ns (0.685 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X12Y29.A5      net (fanout=2)        0.462   M_counter_q[0]
    SLICE_X12Y29.COUT    Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X12Y30.COUT    Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X12Y34.COUT    Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X12Y35.CLK     Tcinck                0.303   M_counter_q[25]
                                                       Mcount_M_counter_q_xor<25>
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.379ns (1.767ns logic, 0.612ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------
Slack:                  17.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.293ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.687 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X12Y29.A5      net (fanout=2)        0.462   M_counter_q[0]
    SLICE_X12Y29.COUT    Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X12Y30.COUT    Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X12Y34.CLK     Tcinck                0.313   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
                                                       M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.293ns (1.684ns logic, 0.609ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------
Slack:                  17.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.289ns (Levels of Logic = 7)
  Clock Path Skew:      -0.031ns (0.685 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X12Y29.A5      net (fanout=2)        0.462   M_counter_q[0]
    SLICE_X12Y29.COUT    Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X12Y30.COUT    Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X12Y34.COUT    Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X12Y35.CLK     Tcinck                0.213   M_counter_q[25]
                                                       Mcount_M_counter_q_xor<25>
                                                       M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.289ns (1.677ns logic, 0.612ns route)
                                                       (73.3% logic, 26.7% route)

--------------------------------------------------------------------------------
Slack:                  17.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.283ns (Levels of Logic = 6)
  Clock Path Skew:      -0.032ns (0.685 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X12Y30.A5      net (fanout=2)        0.462   M_counter_q[4]
    SLICE_X12Y30.COUT    Topcya                0.474   M_counter_q[7]
                                                       M_counter_q[4]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X12Y34.COUT    Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X12Y35.CLK     Tcinck                0.303   M_counter_q[25]
                                                       Mcount_M_counter_q_xor<25>
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.283ns (1.674ns logic, 0.609ns route)
                                                       (73.3% logic, 26.7% route)

--------------------------------------------------------------------------------
Slack:                  17.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.283ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.687 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X12Y29.A5      net (fanout=2)        0.462   M_counter_q[0]
    SLICE_X12Y29.COUT    Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X12Y30.COUT    Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X12Y34.CLK     Tcinck                0.303   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
                                                       M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.283ns (1.674ns logic, 0.609ns route)
                                                       (73.3% logic, 26.7% route)

--------------------------------------------------------------------------------
Slack:                  17.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_9 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.271ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_9 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.BQ      Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_9
    SLICE_X13Y31.D1      net (fanout=2)        0.747   M_counter_q[9]
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X13Y31.A3      net (fanout=2)        0.367   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.271ns (1.157ns logic, 1.114ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack:                  17.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.252ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.687 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X12Y29.A5      net (fanout=2)        0.462   M_counter_q[0]
    SLICE_X12Y29.COUT    Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X12Y30.COUT    Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X12Y34.CLK     Tcinck                0.272   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
                                                       M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.252ns (1.643ns logic, 0.609ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------
Slack:                  17.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_11 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.261ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_11 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.DQ      Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_11
    SLICE_X13Y31.D2      net (fanout=2)        0.737   M_counter_q[11]
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X13Y31.A3      net (fanout=2)        0.367   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.261ns (1.157ns logic, 1.104ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack:                  17.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.259ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X13Y31.C3      net (fanout=2)        0.552   M_counter_q[4]
    SLICE_X13Y31.C       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X13Y31.A2      net (fanout=2)        0.550   M_counter_q[25]_GND_1_o_equal_2_o[25]
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.259ns (1.157ns logic, 1.102ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack:                  17.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_17 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.238ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.689 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_17 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   M_counter_q[19]
                                                       M_counter_q_17
    SLICE_X13Y32.A3      net (fanout=2)        0.553   M_counter_q[17]
    SLICE_X13Y32.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X13Y31.A4      net (fanout=2)        0.528   M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.238ns (1.157ns logic, 1.081ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack:                  17.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.211ns (Levels of Logic = 7)
  Clock Path Skew:      -0.031ns (0.685 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.DQ      Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_3
    SLICE_X12Y29.D5      net (fanout=2)        0.456   M_counter_q[3]
    SLICE_X12Y29.COUT    Topcyd                0.312   M_counter_q[3]
                                                       M_counter_q[3]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X12Y30.COUT    Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X12Y34.COUT    Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X12Y35.CLK     Tcinck                0.303   M_counter_q[25]
                                                       Mcount_M_counter_q_xor<25>
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.211ns (1.605ns logic, 0.606ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------
Slack:                  17.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_5 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.221ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_5 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.BQ      Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_5
    SLICE_X13Y31.C4      net (fanout=2)        0.514   M_counter_q[5]
    SLICE_X13Y31.C       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X13Y31.A2      net (fanout=2)        0.550   M_counter_q[25]_GND_1_o_equal_2_o[25]
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.221ns (1.157ns logic, 1.064ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack:                  17.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.197ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.687 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X12Y30.A5      net (fanout=2)        0.462   M_counter_q[4]
    SLICE_X12Y30.COUT    Topcya                0.474   M_counter_q[7]
                                                       M_counter_q[4]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X12Y34.CLK     Tcinck                0.313   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
                                                       M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.197ns (1.591ns logic, 0.606ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------
Slack:                  17.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.197ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.688 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X12Y29.A5      net (fanout=2)        0.462   M_counter_q[0]
    SLICE_X12Y29.COUT    Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X12Y30.COUT    Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.CLK     Tcinck                0.313   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
                                                       M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.197ns (1.591ns logic, 0.606ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------
Slack:                  17.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.193ns (Levels of Logic = 6)
  Clock Path Skew:      -0.032ns (0.685 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X12Y30.A5      net (fanout=2)        0.462   M_counter_q[4]
    SLICE_X12Y30.COUT    Topcya                0.474   M_counter_q[7]
                                                       M_counter_q[4]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X12Y34.COUT    Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X12Y35.CLK     Tcinck                0.213   M_counter_q[25]
                                                       Mcount_M_counter_q_xor<25>
                                                       M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.193ns (1.584ns logic, 0.609ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------
Slack:                  17.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.193ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.687 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X12Y29.A5      net (fanout=2)        0.462   M_counter_q[0]
    SLICE_X12Y29.COUT    Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X12Y30.COUT    Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X12Y34.CLK     Tcinck                0.213   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
                                                       M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.193ns (1.584ns logic, 0.609ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------
Slack:                  17.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_15 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.192ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.689 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_15 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.DQ      Tcko                  0.525   M_counter_q[15]
                                                       M_counter_q_15
    SLICE_X13Y32.A4      net (fanout=2)        0.507   M_counter_q[15]
    SLICE_X13Y32.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X13Y31.A4      net (fanout=2)        0.528   M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.192ns (1.157ns logic, 1.035ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack:                  17.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.187ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.687 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X12Y30.A5      net (fanout=2)        0.462   M_counter_q[4]
    SLICE_X12Y30.COUT    Topcya                0.474   M_counter_q[7]
                                                       M_counter_q[4]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X12Y34.CLK     Tcinck                0.303   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
                                                       M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.187ns (1.581ns logic, 0.606ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_3/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_6/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_8/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_9/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_10/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_11/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_12/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_13/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_14/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_15/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_16/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_17/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_18/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_19/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_20/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_21/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_22/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_23/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X8Y16.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.199|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 382 paths, 0 nets, and 78 connections

Design statistics:
   Minimum period:   3.199ns{1}   (Maximum frequency: 312.598MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 05 15:24:55 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4549 MB



