// Seed: 1577797892
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4 = id_3;
  always @(negedge 1) assign id_1 = 1;
  id_6(
      .id_0(1), .id_1(1), .id_2(1 > 1), .id_3(id_4), .id_4(id_4), .id_5(id_1), .id_6(id_5[1])
  );
  assign module_1.id_4 = 0;
endmodule
module module_1;
  wor id_2;
  genvar id_3;
  initial id_2 = 1 || 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  tri0 id_4;
  always_comb @(posedge id_4, posedge 1, id_2 or negedge 1'd0, posedge id_3 or posedge 1);
  assign {1, 1'd0 / id_4, 1} = id_4;
  assign id_1 = 1;
endmodule
