<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3872" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3872{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3872{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3872{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3872{left:69px;bottom:1084px;}
#t5_3872{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t6_3872{left:95px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_3872{left:69px;bottom:1045px;}
#t8_3872{left:95px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_3872{left:95px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-1.22px;}
#ta_3872{left:95px;bottom:1014px;letter-spacing:-0.17px;word-spacing:-0.5px;}
#tb_3872{left:95px;bottom:998px;letter-spacing:-0.15px;word-spacing:-0.63px;}
#tc_3872{left:95px;bottom:981px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#td_3872{left:95px;bottom:964px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#te_3872{left:69px;bottom:938px;}
#tf_3872{left:95px;bottom:941px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tg_3872{left:95px;bottom:924px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_3872{left:69px;bottom:898px;}
#ti_3872{left:95px;bottom:901px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_3872{left:69px;bottom:843px;letter-spacing:0.14px;}
#tk_3872{left:151px;bottom:843px;letter-spacing:0.15px;}
#tl_3872{left:69px;bottom:819px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_3872{left:69px;bottom:802px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_3872{left:69px;bottom:776px;}
#to_3872{left:95px;bottom:779px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_3872{left:95px;bottom:762px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tq_3872{left:69px;bottom:736px;}
#tr_3872{left:95px;bottom:739px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_3872{left:95px;bottom:723px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_3872{left:95px;bottom:706px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#tu_3872{left:95px;bottom:689px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tv_3872{left:69px;bottom:630px;letter-spacing:0.13px;}
#tw_3872{left:151px;bottom:630px;letter-spacing:0.16px;word-spacing:0.01px;}
#tx_3872{left:69px;bottom:606px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#ty_3872{left:69px;bottom:590px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tz_3872{left:69px;bottom:563px;}
#t10_3872{left:95px;bottom:567px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t11_3872{left:95px;bottom:550px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t12_3872{left:95px;bottom:525px;}
#t13_3872{left:121px;bottom:525px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t14_3872{left:95px;bottom:501px;}
#t15_3872{left:121px;bottom:501px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_3872{left:69px;bottom:475px;}
#t17_3872{left:95px;bottom:478px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t18_3872{left:95px;bottom:461px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t19_3872{left:69px;bottom:437px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_3872{left:69px;bottom:420px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#t1b_3872{left:69px;bottom:403px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1c_3872{left:69px;bottom:386px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1d_3872{left:69px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1e_3872{left:69px;bottom:353px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1f_3872{left:69px;bottom:336px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_3872{left:69px;bottom:312px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1h_3872{left:69px;bottom:295px;letter-spacing:-0.18px;word-spacing:-0.45px;}

.s1_3872{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3872{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3872{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3872{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3872{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3872" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3872Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3872" style="-webkit-user-select: none;"><object width="935" height="1210" data="3872/3872.svg" type="image/svg+xml" id="pdf3872" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3872" class="t s1_3872">21-8 </span><span id="t2_3872" class="t s1_3872">Vol. 3B </span>
<span id="t3_3872" class="t s2_3872">8086 EMULATION </span>
<span id="t4_3872" class="t s3_3872">• </span><span id="t5_3872" class="t s4_3872">When running multiple virtual-8086-mode tasks. Here, paging allows the lower 1 MByte of the linear address </span>
<span id="t6_3872" class="t s4_3872">space for each virtual-8086-mode task to be mapped to a different physical address location. </span>
<span id="t7_3872" class="t s3_3872">• </span><span id="t8_3872" class="t s4_3872">When emulating the 8086 address-wraparound that occurs at 1 MByte. When using 8086-style address trans- </span>
<span id="t9_3872" class="t s4_3872">lation, it is possible to specify addresses larger than 1 MByte. These addresses automatically wraparound in the </span>
<span id="ta_3872" class="t s4_3872">Intel 8086 processor (see Section 21.1.1, “Address Translation in Real-Address Mode”). If any 8086 programs </span>
<span id="tb_3872" class="t s4_3872">depend on address wraparound, the same effect can be achieved in a virtual-8086-mode task by mapping the </span>
<span id="tc_3872" class="t s4_3872">linear addresses between 100000H and 110000H and linear addresses between 0 and 10000H to the same </span>
<span id="td_3872" class="t s4_3872">physical addresses. </span>
<span id="te_3872" class="t s3_3872">• </span><span id="tf_3872" class="t s4_3872">When sharing the 8086 operating-system services or ROM code that is common to several 8086 programs </span>
<span id="tg_3872" class="t s4_3872">running as different 8086-mode tasks. </span>
<span id="th_3872" class="t s3_3872">• </span><span id="ti_3872" class="t s4_3872">When redirecting or trapping references to memory-mapped I/O devices. </span>
<span id="tj_3872" class="t s5_3872">21.2.4 </span><span id="tk_3872" class="t s5_3872">Protection within a Virtual-8086 Task </span>
<span id="tl_3872" class="t s4_3872">Protection is not enforced between the segments of an 8086 program. Either of the following techniques can be </span>
<span id="tm_3872" class="t s4_3872">used to protect the system software running in a virtual-8086-mode task from the 8086 program: </span>
<span id="tn_3872" class="t s3_3872">• </span><span id="to_3872" class="t s4_3872">Reserve the first 1 MByte plus 64 KBytes of each task’s linear address space for the 8086 program. An 8086 </span>
<span id="tp_3872" class="t s4_3872">processor task cannot generate addresses outside this range. </span>
<span id="tq_3872" class="t s3_3872">• </span><span id="tr_3872" class="t s4_3872">Use the U/S flag of page-table entries to protect the virtual-8086 monitor and other system software in the </span>
<span id="ts_3872" class="t s4_3872">virtual-8086 mode task space. When the processor is in virtual-8086 mode, the CPL is 3. Therefore, an 8086 </span>
<span id="tt_3872" class="t s4_3872">processor program has only user privileges. If the pages of the virtual-8086 monitor have supervisor privilege, </span>
<span id="tu_3872" class="t s4_3872">they cannot be accessed by the 8086 program. </span>
<span id="tv_3872" class="t s5_3872">21.2.5 </span><span id="tw_3872" class="t s5_3872">Entering Virtual-8086 Mode </span>
<span id="tx_3872" class="t s4_3872">Figure 21-3 summarizes the methods of entering and leaving virtual-8086 mode. The processor switches to </span>
<span id="ty_3872" class="t s4_3872">virtual-8086 mode in either of the following situations: </span>
<span id="tz_3872" class="t s3_3872">• </span><span id="t10_3872" class="t s4_3872">Task switch when the VM flag is set to 1 in the EFLAGS register image stored in the TSS for the task. Here the </span>
<span id="t11_3872" class="t s4_3872">task switch can be initiated in either of two ways: </span>
<span id="t12_3872" class="t s4_3872">— </span><span id="t13_3872" class="t s4_3872">A CALL or JMP instruction. </span>
<span id="t14_3872" class="t s4_3872">— </span><span id="t15_3872" class="t s4_3872">An IRET instruction, where the NT flag in the EFLAGS image is set to 1. </span>
<span id="t16_3872" class="t s3_3872">• </span><span id="t17_3872" class="t s4_3872">Return from a protected-mode interrupt or exception handler when the VM flag is set to 1 in the EFLAGS </span>
<span id="t18_3872" class="t s4_3872">register image on the stack. </span>
<span id="t19_3872" class="t s4_3872">When a task switch is used to enter virtual-8086 mode, the TSS for the virtual-8086-mode task must be a 32-bit </span>
<span id="t1a_3872" class="t s4_3872">TSS. (If the new TSS is a 16-bit TSS, the upper word of the EFLAGS register is not in the TSS, causing the processor </span>
<span id="t1b_3872" class="t s4_3872">to clear the VM flag when it loads the EFLAGS register.) The processor updates the VM flag prior to loading the </span>
<span id="t1c_3872" class="t s4_3872">segment registers from their images in the new TSS. The new setting of the VM flag determines whether the </span>
<span id="t1d_3872" class="t s4_3872">processor interprets the contents of the segment registers as 8086-style segment selectors or protected-mode </span>
<span id="t1e_3872" class="t s4_3872">segment selectors. When the VM flag is set, the segment registers are loaded from the TSS, using 8086-style </span>
<span id="t1f_3872" class="t s4_3872">address translation to form base addresses. </span>
<span id="t1g_3872" class="t s4_3872">See Section 21.3, “Interrupt and Exception Handling in Virtual-8086 Mode,” for information on entering virtual- </span>
<span id="t1h_3872" class="t s4_3872">8086 mode on a return from an interrupt or exception handler. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
