# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl" --include "D:/Uczelnia/Vivado/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../Projekt_SDUP.ip_user_files/bd/design_1/ip/design_1_axi4stream_vip_0_0/sim/design_1_axi4stream_vip_0_0_pkg.sv" \
"../../../../Projekt_SDUP.ip_user_files/bd/design_1/ip/design_1_axi4stream_vip_0_0/sim/design_1_axi4stream_vip_0_0.sv" \
"../../../../Projekt_SDUP.ip_user_files/bd/design_1/ipshared/01cc/FIFO.v" \

verilog xil_defaultlib  --include "../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl" --include "D:/Uczelnia/Vivado/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../Projekt_SDUP.ip_user_files/bd/design_1/ip/design_1_AXI_FIFO_0_0/sim/design_1_AXI_FIFO_0_0.v" \

sv xil_defaultlib  --include "../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl" --include "D:/Uczelnia/Vivado/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../Projekt_SDUP.ip_user_files/bd/design_1/ip/design_1_axi4stream_vip_1_1/sim/design_1_axi4stream_vip_1_1_pkg.sv" \
"../../../../Projekt_SDUP.ip_user_files/bd/design_1/ip/design_1_axi4stream_vip_1_1/sim/design_1_axi4stream_vip_1_1.sv" \

verilog xil_defaultlib  --include "../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl" --include "D:/Uczelnia/Vivado/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../Projekt_SDUP.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

sv xil_defaultlib  --include "../../../../Projekt_SDUP.srcs/sources_1/bd/design_1/ipshared/8713/hdl" --include "D:/Uczelnia/Vivado/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../Projekt_SDUP.srcs/sources_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
