#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May 26 11:41:06 2023
# Process ID: 9160
# Current directory: C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/ps2_interface/ps2_interface.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/ps2_interface/ps2_interface.runs/synth_1/top.vds
# Journal file: C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/ps2_interface/ps2_interface.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3272 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 341.840 ; gain = 93.016
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/top.vhd:35]
INFO: [Synth 8-3491] module 'Encoder' declared at 'C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/Encoder.vhd:8' bound to instance 'digit_decoder' of component 'Encoder' [C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/top.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Encoder' [C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/Encoder.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Encoder' (1#1) [C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/Encoder.vhd:17]
INFO: [Synth 8-3491] module 'Seg_Display' declared at 'C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/Seg_Display.vhd:7' bound to instance 'displayer' of component 'Seg_Display' [C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Seg_Display' [C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/Seg_Display.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Seg_Display' (2#1) [C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/Seg_Display.vhd:16]
WARNING: [Synth 8-3848] Net ps2_enc_digit_bridge in module/entity top does not have driver. [C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/top.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/top.vhd:35]
WARNING: [Synth 8-3331] design top has unconnected port ps2_clk_i
WARNING: [Synth 8-3331] design top has unconnected port ps2_data_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 398.301 ; gain = 149.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin digit_decoder:digit_in[7] to constant 0 [C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/top.vhd:57]
WARNING: [Synth 8-3295] tying undriven pin digit_decoder:digit_in[6] to constant 0 [C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/top.vhd:57]
WARNING: [Synth 8-3295] tying undriven pin digit_decoder:digit_in[5] to constant 0 [C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/top.vhd:57]
WARNING: [Synth 8-3295] tying undriven pin digit_decoder:digit_in[4] to constant 0 [C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/top.vhd:57]
WARNING: [Synth 8-3295] tying undriven pin digit_decoder:digit_in[3] to constant 0 [C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/top.vhd:57]
WARNING: [Synth 8-3295] tying undriven pin digit_decoder:digit_in[2] to constant 0 [C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/top.vhd:57]
WARNING: [Synth 8-3295] tying undriven pin digit_decoder:digit_in[1] to constant 0 [C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/top.vhd:57]
WARNING: [Synth 8-3295] tying undriven pin digit_decoder:digit_in[0] to constant 0 [C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/top.vhd:57]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 398.301 ; gain = 149.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 398.301 ; gain = 149.477
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/ps2_interface/ps2_interface.srcs/constrs_1/new/constrains.xdc]
Finished Parsing XDC File [C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/ps2_interface/ps2_interface.srcs/constrs_1/new/constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/ps2_interface/ps2_interface.srcs/constrs_1/new/constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 749.145 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 749.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 749.211 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 749.211 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 749.211 ; gain = 500.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 749.211 ; gain = 500.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 749.211 ; gain = 500.387
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "current_digit_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed27" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "current_digit_i" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 749.211 ; gain = 500.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 29    
	   2 Input      1 Bit        Muxes := 34    
	   3 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Encoder 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 29    
	   2 Input      1 Bit        Muxes := 34    
	   3 Input      1 Bit        Muxes := 14    
Module Seg_Display 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "digit_decoder/isOtherKeyPresed27" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "digit_decoder/current_digit_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "digit_decoder/isOtherKeyPresed" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design top has port led7_an_o[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port led7_an_o[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port led7_an_o[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port led7_an_o[0] driven by constant 1
WARNING: [Synth 8-3331] design top has unconnected port ps2_clk_i
WARNING: [Synth 8-3331] design top has unconnected port ps2_data_i
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\displayer/outputValue_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 749.211 ; gain = 500.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 749.211 ; gain = 500.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 758.715 ; gain = 509.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'digit_decoder/current_digit_i_reg[1]' (FDPE) to 'digit_decoder/current_digit_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'digit_decoder/current_digit_i_reg[2]' (FDPE) to 'digit_decoder/current_digit_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'digit_decoder/current_digit_i_reg[3]' (FDPE) to 'digit_decoder/current_digit_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'digit_decoder/current_digit_i_reg[4]' (FDPE) to 'digit_decoder/current_digit_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'digit_decoder/current_digit_i_reg[5]' (FDPE) to 'digit_decoder/current_digit_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'displayer/outputValue_reg[2]' (FD) to 'displayer/outputValue_reg[6]'
INFO: [Synth 8-3886] merging instance 'displayer/outputValue_reg[3]' (FD) to 'displayer/outputValue_reg[6]'
INFO: [Synth 8-3886] merging instance 'displayer/outputValue_reg[4]' (FD) to 'displayer/outputValue_reg[6]'
INFO: [Synth 8-3886] merging instance 'displayer/outputValue_reg[5]' (FD) to 'displayer/outputValue_reg[6]'
INFO: [Synth 8-3886] merging instance 'displayer/outputValue_reg[6]' (FD) to 'displayer/outputValue_reg[7]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 758.715 ; gain = 509.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 758.715 ; gain = 509.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 758.715 ; gain = 509.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 758.715 ; gain = 509.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 758.715 ; gain = 509.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 758.715 ; gain = 509.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 758.715 ; gain = 509.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |FDPE |     2|
|3     |FDRE |     2|
|4     |IBUF |     2|
|5     |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+----------------+------------+------+
|      |Instance        |Module      |Cells |
+------+----------------+------------+------+
|1     |top             |            |    19|
|2     |  digit_decoder |Encoder     |     2|
|3     |  displayer     |Seg_Display |     2|
+------+----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 758.715 ; gain = 509.891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 758.715 ; gain = 158.980
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 758.715 ; gain = 509.891
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 758.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 758.715 ; gain = 509.891
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 758.715 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/wojtp/OneDrive/Pulpit/Studia/fpga-projects-iup/ps2_interface/ps2_interface.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 26 11:41:29 2023...
