SM_eHS/source_and_gates/Inverter Control/U_ref Generation /Constant4/Value
0
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Constant1/Value
8
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Alpha-Beta-Zero to dq0/Constant/Value
16
F64
1
SM_eHS/source_and_gates/Inverter Control/U_ref Generation /Constant4/Value
24
F64
1
SM_eHS/source_and_gates/Inverter Control/MPPT  Parameters/Iph_3/Value
32
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Discrete-Time Integrator/InitialCondition
40
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Discrete Derivative /Numerator
48
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/PI/Integral Gain/Gain
56
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/PI/Integral Gain/Gain
64
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Kp4/Gain
72
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/PI/Proportional Gain/Gain
80
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/PI/Proportional Gain/Gain
88
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/PI/Saturate/LowerLimit
96
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/PI/Saturate/LowerLimit
104
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Constant10/Value
112
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/A->pu/Gain
128
F64
1
SM_eHS/RMS/Constant/Value
136
F64
1
SM_eHS/RMS1/Constant/Value
144
F64
1
SM_eHS/source_and_gates/RMS1/Constant/Value
152
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/PI/Saturate/UpperLimit
160
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/PI/Saturate/UpperLimit
168
F64
1
SM_eHS/source_and_gates/Inverter Control/Vnom_dc1/Value
176
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/Rtot_pu2/Gain
184
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/A->pu/Gain
192
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Alpha-Beta-Zero to dq0/Compare To Constant/Constant/Value
200
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Alpha-Beta-Zero to dq0/Compare To Constant1/Constant/Value
208
F64
1
SM_eHS/Compare To Constant/Constant/Value
216
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Counter/Switch/Threshold
224
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Detect Change/Delay Input1/InitialCondition
244
U32
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/change_detector/Detect Change/Delay Input1/InitialCondition
248
U32
1
SM_eHS/eHSx64 Gen3 CommBlk/change_detector/Detect Change/Delay Input1/InitialCondition
252
U32
1
SM_eHS/Subsystem/Mean/Model/Gain/Gain
256
F64
1
SM_eHS/Subsystem/Mean1/Model/Gain/Gain
264
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Counter/Constant1/Value
272
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Counter/Constant2/Value
280
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Counter/Constant/Value
288
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Saturation1/UpperLimit
296
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Saturation1/LowerLimit
304
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Gain2/Gain
312
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Saturation/UpperLimit
320
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Saturation/LowerLimit
328
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Gain1/Gain
336
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Saturation1/UpperLimit
344
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Saturation1/LowerLimit
352
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Gain2/Gain
360
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Saturation/UpperLimit
368
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Saturation/LowerLimit
376
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Gain1/Gain
384
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Saturation1/UpperLimit
392
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Saturation1/LowerLimit
400
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Gain2/Gain
408
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Saturation/UpperLimit
416
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Saturation/LowerLimit
424
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Gain1/Gain
432
F64
1
SM_eHS/source_and_gates/Constant5/Value
440
F64
1
SM_eHS/source_and_gates/Constant/Value
448
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Gain1/Gain
456
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Gain1/Gain
464
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Gain1/Gain
472
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Gain/Gain
480
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Gain1/Gain
488
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Gain1/Gain
496
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Gain/InitialOutput
504
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Gain1/Gain
512
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Integ4/gainval
520
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Integ4/InitialCondition
528
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/To avoid division  by zero/UpperLimit
536
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/To avoid division  by zero/LowerLimit
544
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Unit Delay/InitialCondition
648
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Constant/Value
656
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Unit Delay1/InitialCondition
664
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Gain3/Gain
672
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Integ4/gainval
680
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Integ4/InitialCondition
688
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/To avoid division  by zero/UpperLimit
696
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/To avoid division  by zero/LowerLimit
704
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Unit Delay/InitialCondition
808
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Constant/Value
816
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Unit Delay1/InitialCondition
824
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Rad->Deg./Gain
832
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Saturation/UpperLimit
840
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Saturation/LowerLimit
848
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Correction subsystem/Gain1/Gain
856
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Constant/Value
864
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Alpha-Beta-Zero to dq0/Subsystem - pi__2 delay/dq/InitialOutput
880
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Alpha-Beta-Zero to dq0/Subsystem1/dq/InitialOutput
896
F64
2
SM_eHS/Memory1/X0
928
F64
1
SM_eHS/Memory1/X0
936
F64
1
SM_eHS/Memory1/X0
944
F64
1
SM_eHS/Memory1/X0
952
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Relay1/OnSwitchValue
2344
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Relay1/OffSwitchValue
2352
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Relay1/OnOutputValue
2360
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Relay1/OffOutputValue
2368
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/eHS_rst_loadin/LoadIn port width [1..250]
2480
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/eHS_rst_loadin/Data type
2504
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Automated_Solver_Mat_Initialisation_1/eFPGAsim config port number [1...32]
2592
F64
1
SM_eHS/source_and_gates/Sine Wave Function/Amplitude
2864
F64
1
SM_eHS/source_and_gates/Sine Wave Function/Bias
2872
F64
1
SM_eHS/source_and_gates/Sine Wave Function/Frequency
2880
F64
1
SM_eHS/source_and_gates/Sine Wave Function/Phase
2888
F64
1
SM_eHS/source_and_gates/Memory1/X0
2896
F64
1
SM_eHS/source_and_gates/Memory/X0
2904
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Inputs_eHS1_Send/Data inport width [1..250]
3016
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Inputs_eHS1_Send/Data inport type
3040
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Outputs_eHS1_Recv/DataOut port number [1..32]
3224
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Outputs_eHS1_Recv/Data outport width [1..250]
3248
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Outputs_eHS1_Recv/Data outport type
3272
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Outputs_eHS1_Recv/Sample Time (s)
3296
F64
1
SM_eHS/Memory2/X0
3816
F64
1
SM_eHS/Memory2/X0
3824
F64
1
SM_eHS/Memory2/X0
3832
F64
1
SM_eHS/Memory/X0
3864
F64
1
SM_eHS/Memory/X0
3872
F64
1
SM_eHS/Memory/X0
3880
F64
1
SM_eHS/Memory/X0
3888
F64
1
SM_eHS/Memory/X0
3896
F64
1
SM_eHS/Memory/X0
3904
F64
1
SM_eHS/Memory3/X0
3936
F64
1
SM_eHS/Memory3/X0
3944
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Counter/Memory1/X0
3976
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Counter/Memory2/X0
3984
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/LoadIn/LoadIn port width [1..250]
4096
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/LoadIn/Data type
4120
F64
1
SM_eHS/Outputs_eHS1_Recv/DataOut port number [1..32]
4208
F64
1
SM_eHS/Outputs_eHS1_Recv/Data outport width [1..250]
4232
F64
1
SM_eHS/Outputs_eHS1_Recv/Data outport type
4256
F64
1
SM_eHS/Outputs_eHS1_Recv/Sample Time (s)
4280
F64
1
SM_eHS/To Analog Outputs/Subsystem/Constant/Value
4384
F64
9
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/DataIn Send/Data inport width [1..250]
4560
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/DataIn Send/Data inport type
4584
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Constant/Value
4688
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/rtlab_io_block/Sample Time (s)
4792
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/rtlab_io_block/Size
4840
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/rtlab_io_block/Number of channels
4864
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/rtlab_io_block/numwidth - internal
4888
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/rtlab_io_block/Time unit
4912
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/rtlab_io_block/Maximum number of channels controlled by this block
4936
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/IOTypeSel1/Value
4944
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/Memory1/X0
4952
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/IOTypeSel_LoadIn/LoadIn port width [1..250]
5064
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/IOTypeSel_LoadIn/Data type
5088
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/Memory/X0
5096
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/Sample Time (s)
5200
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/Size
5248
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/Number of channels
5272
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/numwidth - internal
5296
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/Time unit
5320
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/Maximum number of channels controlled by this block
5344
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/IOTypeSel1/Value
5352
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/Memory1/X0
5360
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/IOTypeSel_LoadIn/LoadIn port width [1..250]
5472
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/IOTypeSel_LoadIn/Data type
5496
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/Memory/X0
5504
F64
1
SM_eHS/Subsystem/Mean/Model/integrator/InitialCondition
5512
F64
1
SM_eHS/Subsystem/Mean/Model/Transport Delay/DelayTime
5520
F64
1
SM_eHS/Subsystem/Mean/Model/Transport Delay/InitialOutput
5528
F64
1
SM_eHS/Subsystem/Mean/Model/K1/Value
5536
F64
1
SM_eHS/Subsystem/Mean/Model/Memory/X0
5544
F64
1
SM_eHS/Subsystem/Mean1/Model/integrator/InitialCondition
5552
F64
1
SM_eHS/Subsystem/Mean1/Model/Transport Delay/DelayTime
5560
F64
1
SM_eHS/Subsystem/Mean1/Model/Transport Delay/InitialOutput
5568
F64
1
SM_eHS/Subsystem/Mean1/Model/K1/Value
5576
F64
1
SM_eHS/Subsystem/Mean1/Model/Memory/X0
5584
F64
1
SM_eHS/source_and_gates/Constant4/Value
5592
F64
1
SM_eHS/source_and_gates/Constant1/Value
5600
F64
1
SM_eHS/source_and_gates/Constant2/Value
5608
F64
1
SM_eHS/source_and_gates/Constant3/Value
5616
F64
1
SM_eHS/source_and_gates/Step/Time
6088
F64
1
SM_eHS/source_and_gates/Step/Before
6096
F64
1
SM_eHS/source_and_gates/Step/After
6104
F64
1
SM_eHS/source_and_gates/Gain/Gain
6112
F64
1
SM_eHS/source_and_gates/Switch1/Threshold
6120
F64
1
SM_eHS/source_and_gates/Inverter Control/Unit Delay/InitialCondition
6248
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Sampling/Unsync Natural/Unsync_NaturalSampling/Triangle Generator/Model/Constant3/Value
6256
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Sampling/Unsync Natural/Unsync_NaturalSampling/Triangle Generator/Model/Constant1/Value
6264
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Sampling/Unsync Natural/Unsync_NaturalSampling/Triangle Generator/Model/1ib1/Gain
6272
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Sampling/Unsync Natural/Unsync_NaturalSampling/Triangle Generator/Model/Lookup Table/InputValues
6280
F64
3
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Sampling/Unsync Natural/Unsync_NaturalSampling/Triangle Generator/Model/Lookup Table/Table
6304
F64
3
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Sampling/Unsync Natural/Unsync_NaturalSampling/Triangle Generator/Model/Constant2/Value
6328
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Cr_MinMax/Gain1/Gain
6336
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/EventGen_eHS_1/Controller Name
6984
F64
6
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/EventGen_eHS_1/DataIn port number
7048
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/EventGen_eHS_1/Size
7088
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/EventGen_eHS_1/Number of channels
7112
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/EventGen_eHS_1/numwidth - internal
7136
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/EventGen_eHS_1/Time unit
7160
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Unit Delay/InitialCondition
7168
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/avoid division by zero/UpperLimit
7176
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/avoid division by zero/LowerLimit
7184
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Gain/Gain
7192
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Discrete Variable Time Delay/S-Function/MaxDelay
7216
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Discrete Variable Time Delay/S-Function/Ts
7240
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Discrete Variable Time Delay/S-Function/InitialValue
7264
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Discrete Variable Time Delay/S-Function/DFT
7288
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete-Time Integrator/gainval
7296
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete-Time Integrator/InitialCondition
7304
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Constant4/Value
7312
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/First cycle of simulation Id=0.92, Iq=0/Before
7320
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/First cycle of simulation Id=0.92, Iq=0/After
7328
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/D*u(k)/Gain
7336
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/Delay_x1/InitialCondition
7344
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/C*x(k)/C11/Gain
7360
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/Delay_x2/InitialCondition
7368
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/C*x(k)/C12/Gain
7384
F64
1
SM_eHS/source_and_gates/Inverter Control/Unit Delay2/InitialCondition
7392
F64
1
SM_eHS/source_and_gates/Inverter Control/Iq_ref/Value
7400
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/PI/Integrator/gainval
7408
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/PI/Integrator/InitialCondition
7416
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Gain1/Gain
7424
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Integ4/gainval
7432
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Integ4/InitialCondition
7440
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/To avoid division  by zero/UpperLimit
7448
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/To avoid division  by zero/LowerLimit
7456
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Unit Delay/InitialCondition
7560
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Constant/Value
7568
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Unit Delay1/InitialCondition
7576
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Gain3/Gain
7584
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Integ4/gainval
7592
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Integ4/InitialCondition
7600
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/To avoid division  by zero/UpperLimit
7608
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/To avoid division  by zero/LowerLimit
7616
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Unit Delay/InitialCondition
7720
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Constant/Value
7728
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Unit Delay1/InitialCondition
7736
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Rad->Deg./Gain
7744
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/to-rad/Gain
7752
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Rff /Gain
7760
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Lff  /Gain
7768
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Rff/Gain
7776
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Lff/Gain
7784
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Saturation/UpperLimit
7792
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Saturation/LowerLimit
7800
F64
1
SM_eHS/source_and_gates/Inverter Control/MPPT  Parameters/Iph_1/Value
7808
F64
1
SM_eHS/source_and_gates/Inverter Control/MPPT  Parameters/Iph_2/Value
7816
F64
1
SM_eHS/source_and_gates/MPPT_On/Value
7824
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Integ4/gainval
7832
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Integ4/InitialCondition
7840
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/K1/Value
7848
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Unit Delay/InitialCondition
7952
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/K2/Value
7960
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Unit Delay1/InitialCondition
7968
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Integ4/gainval
7976
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Integ4/InitialCondition
7984
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/To avoid division  by zero/UpperLimit
7992
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/To avoid division  by zero/LowerLimit
8000
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Correction subsystem/Unit Delay/InitialCondition
8104
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Constant/Value
8112
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Unit Delay1/InitialCondition
8120
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Discrete Derivative /Denominator
8128
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Discrete Derivative /InitialStates
8144
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Discrete-Time Integrator/gainval
8152
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Discrete-Time Integrator/UpperSaturationLimit
8160
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Discrete-Time Integrator/LowerSaturationLimit
8168
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Saturation1/UpperLimit
8176
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Saturation1/LowerLimit
8184
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Gain10/Gain
8192
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Rate Limiter/RisingSlewLimit
8200
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Rate Limiter/FallingSlewLimit
8208
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Rate Limiter/InitialCondition
8216
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/Delay_x1/InitialCondition
8224
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/A*k(k-1)/A11/Gain
8232
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/Delay_x2/InitialCondition
8240
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/A*k(k-1)/A12/Gain
8248
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/A*k(k-1)/A21/Gain
8256
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/A*k(k-1)/A22/Gain
8264
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/B*(u(k)+u(k-1))/B11/Gain
8272
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/B*(u(k)+u(k-1))/B21/Gain
8280
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/D*u(k)/Gain
8288
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/C*x(k)/C11/Gain
8296
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/C*x(k)/C12/Gain
8304
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/A*k(k-1)/A11/Gain
8312
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/A*k(k-1)/A12/Gain
8320
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/A*k(k-1)/A21/Gain
8328
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/A*k(k-1)/A22/Gain
8336
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/B*(u(k)+u(k-1))/B11/Gain
8344
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/B*(u(k)+u(k-1))/B21/Gain
8352
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Constant1/Value
8360
F64
1
SM_eHS/source_and_gates/Inverter Control/U_ref Generation /Constant2/Value
8368
F64
1
SM_eHS/source_and_gates/Inverter Control/Unit Delay3/InitialCondition
8376
F64
1
SM_eHS/source_and_gates/Inverter Control/U_ref Generation /Gain1/Gain
8384
F64
1
SM_eHS/source_and_gates/Inverter Control/Unit Delay1/InitialCondition
8392
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/PI/Integrator/gainval
8400
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/PI/Integrator/InitialCondition
8408
F64
1
SM_eHS/source_and_gates/Saturation/UpperLimit
8608
F64
1
SM_eHS/source_and_gates/Saturation/LowerLimit
8616
F64
1
SM_eHS/Constant1/Value
8624
F64
1
SM_eHS/OpCtrl/Controller Name
8720
F64
6
SM_eHS/OpCtrl/Board ID
8784
F64
1
SM_eHS/OpCtrl/Synchronization mode
8808
F64
1
SM_eHS/OpCtrl/Generate External Clock
8832
F64
1
SM_eHS/OpCtrl/Decimation factor
8856
F64
1
SM_eHS/OpCtrl/P6
8880
F64
1
SM_eHS/OpCtrl/Sample Time (s)
8904
F64
1
SM_eHS/OpCtrl/Enable calibration inputsoutputs
8928
F64
1
SM_eHS/OpCtrl/Configuration Number
8952
F64
1
SM_eHS/OpCtrl/loadinport
8976
F64
1
SM_eHS/OpCtrl/Board Type
9000
F64
1
SM_eHS/OpCtrl/Synchronization type
9024
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/default/Value
9032
U32
17
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/addr4/Value
9100
U32
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/addr3/Value
9104
U32
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/addr2/Value
9108
U32
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/addr1/Value
9112
U32
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/addr/Value
9116
U32
1
SM_eHS/eHSx64 Gen3 CommBlk/sat_scn/UpperLimit
9120
U32
1
SM_eHS/eHSx64 Gen3 CommBlk/sat_scn/LowerLimit
9124
U32
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/blockID/Value
9128
U32
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/IOTypeSel/Value
9132
U32
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/IOTypeSel/Value
9136
U32
1
SM_eHS/eHSx64 Gen3 CommBlk/Saturation/UpperLimit
9140
U32
1
SM_eHS/eHSx64 Gen3 CommBlk/Saturation/LowerLimit
9144
U32
1
SM_eHS/eHSx64 Gen3 CommBlk/load_config1/Value
9148
U32
10
SM_eHS/eHSx64 Gen3 CommBlk/shift_2bits/Gain
9188
F32
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/D Latch/D Latch/Q/InitialOutput
9192
Boolean
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/D Latch/D Latch/!Q/InitialOutput
9193
Boolean
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Constant/Value
9194
Boolean
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Constant/Value
9195
Boolean
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Constant/Value
9196
Boolean
1
SM_eHS/source_and_gates/RMS1/TrueRMS /Mean value/Model/Gain/Gain
9197
F64
1
SM_eHS/source_and_gates/RMS1/TrueRMS /Mean value/Model/integrator/InitialCondition
9205
F64
1
SM_eHS/source_and_gates/RMS1/TrueRMS /Mean value/Model/Transport Delay/DelayTime
9213
F64
1
SM_eHS/source_and_gates/RMS1/TrueRMS /Mean value/Model/Transport Delay/InitialOutput
9221
F64
1
SM_eHS/source_and_gates/RMS1/TrueRMS /Mean value/Model/K1/Value
9229
F64
1
SM_eHS/source_and_gates/RMS1/TrueRMS /Mean value/Model/Memory/X0
9237
F64
1
SM_eHS/source_and_gates/RMS1/TrueRMS /Saturation to avoid negative sqrt/UpperLimit
9245
F64
1
SM_eHS/source_and_gates/RMS1/TrueRMS /Saturation to avoid negative sqrt/LowerLimit
9253
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/cos(wt)/Frequency
9261
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean/Model/Gain/Gain
9269
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean value1/Model/Gain/Gain
9277
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean value1/Model/integrator/InitialCondition
9285
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean value1/Model/Transport Delay/DelayTime
9293
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean value1/Model/Transport Delay/InitialOutput
9301
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean value1/Model/K1/Value
9309
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean value1/Model/Memory/X0
9317
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean/Model/integrator/InitialCondition
9325
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean/Model/Transport Delay/DelayTime
9333
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean/Model/Transport Delay/InitialOutput
9341
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean/Model/K1/Value
9349
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Mean/Model/Memory/X0
9357
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/sin(wt)/Amplitude
9365
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/sin(wt)/Bias
9373
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/sin(wt)/Phase
9381
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/cos(wt)/Amplitude
9389
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/cos(wt)/Bias
9397
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/cos(wt)/Phase
9405
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Fourier1/Rad->Deg./Gain
9413
F64
1
SM_eHS/source_and_gates/RMS1/RMS /Gain/Gain
9421
F64
1
SM_eHS/RMS1/TrueRMS /Mean value/Model/Gain/Gain
9429
F64
1
SM_eHS/RMS1/TrueRMS /Mean value/Model/integrator/InitialCondition
9437
F64
1
SM_eHS/RMS1/TrueRMS /Mean value/Model/Transport Delay/DelayTime
9445
F64
1
SM_eHS/RMS1/TrueRMS /Mean value/Model/Transport Delay/InitialOutput
9453
F64
1
SM_eHS/RMS1/TrueRMS /Mean value/Model/K1/Value
9461
F64
1
SM_eHS/RMS1/TrueRMS /Mean value/Model/Memory/X0
9469
F64
1
SM_eHS/RMS1/TrueRMS /Saturation to avoid negative sqrt/UpperLimit
9477
F64
1
SM_eHS/RMS1/TrueRMS /Saturation to avoid negative sqrt/LowerLimit
9485
F64
1
SM_eHS/RMS1/RMS /Fourier1/cos(wt)/Frequency
9493
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean/Model/Gain/Gain
9501
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean value1/Model/Gain/Gain
9509
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean value1/Model/integrator/InitialCondition
9517
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean value1/Model/Transport Delay/DelayTime
9525
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean value1/Model/Transport Delay/InitialOutput
9533
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean value1/Model/K1/Value
9541
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean value1/Model/Memory/X0
9549
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean/Model/integrator/InitialCondition
9557
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean/Model/Transport Delay/DelayTime
9565
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean/Model/Transport Delay/InitialOutput
9573
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean/Model/K1/Value
9581
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean/Model/Memory/X0
9589
F64
1
SM_eHS/RMS1/RMS /Fourier1/sin(wt)/Amplitude
9597
F64
1
SM_eHS/RMS1/RMS /Fourier1/sin(wt)/Bias
9605
F64
1
SM_eHS/RMS1/RMS /Fourier1/sin(wt)/Phase
9613
F64
1
SM_eHS/RMS1/RMS /Fourier1/cos(wt)/Amplitude
9621
F64
1
SM_eHS/RMS1/RMS /Fourier1/cos(wt)/Bias
9629
F64
1
SM_eHS/RMS1/RMS /Fourier1/cos(wt)/Phase
9637
F64
1
SM_eHS/RMS1/RMS /Fourier1/Rad->Deg./Gain
9645
F64
1
SM_eHS/RMS1/RMS /Gain/Gain
9653
F64
1
SM_eHS/RMS/TrueRMS /Mean value/Model/Gain/Gain
9661
F64
1
SM_eHS/RMS/TrueRMS /Mean value/Model/integrator/InitialCondition
9669
F64
1
SM_eHS/RMS/TrueRMS /Mean value/Model/Transport Delay/DelayTime
9677
F64
1
SM_eHS/RMS/TrueRMS /Mean value/Model/Transport Delay/InitialOutput
9685
F64
1
SM_eHS/RMS/TrueRMS /Mean value/Model/K1/Value
9693
F64
1
SM_eHS/RMS/TrueRMS /Mean value/Model/Memory/X0
9701
F64
1
SM_eHS/RMS/TrueRMS /Saturation to avoid negative sqrt/UpperLimit
9709
F64
1
SM_eHS/RMS/TrueRMS /Saturation to avoid negative sqrt/LowerLimit
9717
F64
1
SM_eHS/RMS/RMS /Fourier1/cos(wt)/Frequency
9725
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean/Model/Gain/Gain
9733
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean value1/Model/Gain/Gain
9741
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean value1/Model/integrator/InitialCondition
9749
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean value1/Model/Transport Delay/DelayTime
9757
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean value1/Model/Transport Delay/InitialOutput
9765
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean value1/Model/K1/Value
9773
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean value1/Model/Memory/X0
9781
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean/Model/integrator/InitialCondition
9789
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean/Model/Transport Delay/DelayTime
9797
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean/Model/Transport Delay/InitialOutput
9805
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean/Model/K1/Value
9813
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean/Model/Memory/X0
9821
F64
1
SM_eHS/RMS/RMS /Fourier1/sin(wt)/Amplitude
9829
F64
1
SM_eHS/RMS/RMS /Fourier1/sin(wt)/Bias
9837
F64
1
SM_eHS/RMS/RMS /Fourier1/sin(wt)/Phase
9845
F64
1
SM_eHS/RMS/RMS /Fourier1/cos(wt)/Amplitude
9853
F64
1
SM_eHS/RMS/RMS /Fourier1/cos(wt)/Bias
9861
F64
1
SM_eHS/RMS/RMS /Fourier1/cos(wt)/Phase
9869
F64
1
SM_eHS/RMS/RMS /Fourier1/Rad->Deg./Gain
9877
F64
1
SM_eHS/RMS/RMS /Gain/Gain
9885
F64
1
