<?xml version="1.0" encoding="UTF-8"?>
<ListRecords>
<metadata xmlns:dc="http://purl.org/dc/elements/1.1/">
  <dc:title>Arbitrate-and-move primitives for high throughput on-chip interconnection networks</dc:title>
  <dc:creator>BALKAN, Aydin O</dc:creator>
  <dc:creator>GANG QU</dc:creator>
  <dc:creator>VISHKIN, Uzi</dc:creator>
  <dc:contributor>Institute of electrical and electronics engineers (Organiser of meeting)</dc:contributor>
  <dc:contributor>IEEE Circuits and systems society (Organiser of meeting)</dc:contributor>
  <dc:contributor>IEEE International Symposium on Circuits and Systems (Vancouver BC 2004)</dc:contributor>
  <dc:relation>2004 IEEE International Symposium on Circuits and Systems (proceedings) -- 0ISCAS 2004</dc:relation>
  <dc:date>2004</dc:date>
  <dc:type>Text</dc:type>
  <dc:type>Conference Paper</dc:type>
  <dc:language>English</dc:language>
  <dc:publisher>IEEE</dc:publisher>
  <dc:format>print</dc:format>
  <dc:format>4 p. ; 18 ref</dc:format>
  <dc:subject xml:lang="fr">Arbre binaire</dc:subject>
  <dc:subject xml:lang="fr">Architecture réseau</dc:subject>
  <dc:subject xml:lang="fr">Calcul parallèle</dc:subject>
  <dc:subject xml:lang="fr">Circuit intégré</dc:subject>
  <dc:subject xml:lang="fr">Implémentation</dc:subject>
  <dc:subject xml:lang="fr">Noeud structure</dc:subject>
  <dc:subject xml:lang="fr">Réseau interconnexion</dc:subject>
  <dc:subject xml:lang="fr">Système sur puce</dc:subject>
  <dc:subject xml:lang="fr">Traitement pipeline</dc:subject>
  <dc:subject xml:lang="en">Binary tree</dc:subject>
  <dc:subject xml:lang="en">Network architecture</dc:subject>
  <dc:subject xml:lang="en">Parallel computation</dc:subject>
  <dc:subject xml:lang="en">Integrated circuit</dc:subject>
  <dc:subject xml:lang="en">Implementation</dc:subject>
  <dc:subject xml:lang="en">Nodes</dc:subject>
  <dc:subject xml:lang="en">Interconnection network</dc:subject>
  <dc:subject xml:lang="en">System on a chip</dc:subject>
  <dc:subject xml:lang="en">Pipeline processing</dc:subject>
  <dc:subject xml:lang="es">Arbol binario</dc:subject>
  <dc:subject xml:lang="es">Arquitectura red</dc:subject>
  <dc:subject xml:lang="es">Cálculo paralelo</dc:subject>
  <dc:subject xml:lang="es">Circuito integrado</dc:subject>
  <dc:subject xml:lang="es">Implementación</dc:subject>
  <dc:subject xml:lang="es">Nudo estructura</dc:subject>
  <dc:subject xml:lang="es">Red interconexión</dc:subject>
  <dc:subject xml:lang="es">Sistema sobre pastilla</dc:subject>
  <dc:subject>001D03F06A: Conception. Technologies. Analyse fonctionnement. Essais / Design. Technologies. Operation analysis. Testing</dc:subject>
  <dc:rights>Inist-CNRS</dc:rights>
  <dc:identifier>Inist-CNRS record number 18144096</dc:identifier>
  <dc:rights>Sauf mention contraire ci-dessus, le contenu de cette notice bibliographique peut être utilisé dans le cadre d’une licence CC BY 4.0 Inist-CNRS / Unless otherwise stated above, the content of this bibliographic record may be used under a CC BY 4.0 licence by Inist-CNRS / A menos que se haya señalado antes, el contenido de este registro bibliográfico puede ser utilizado al amparo de una licencia CC BY 4.0 Inist-CNRS</dc:rights>
</metadata>
</ListRecords>