```verilog
module top_module (
    input sel,
    input [7:0] a,
    input [7:0] b,
    output [7:0] out  // Changed output to 8-bit vector
);

    assign out = (~sel & a) | (sel & b);

endmodule
```