Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Nov 17 02:30:12 2024
| Host         : LAPTOP-7N4AO7HD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Nibbler_timing_summary_routed.rpt -pb Nibbler_timing_summary_routed.pb -rpx Nibbler_timing_summary_routed.rpx -warn_on_violation
| Design       : Nibbler
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                              Violations  
---------  ----------------  -------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                    1000        
TIMING-16  Warning           Large setup violation                                    3           
TIMING-18  Warning           Missing input or output delay                            53          
TIMING-23  Warning           Combinational loop found                                 4           
TIMING-50  Warning           Unrealistic path requirement between same-level latches  1000        
ULMTCS-2   Warning           Control Sets use limits require reduction                1           
LATCH-1    Advisory          Existing latches in the design                           1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (56)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (4)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (56)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 12 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (4)
---------------------
 There are 4 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -17.059  -153050.109                  16391                16552        0.012        0.000                      0                16552      142.500        0.000                       0                 16473  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
nibbler_clk  {0.000 143.000}      286.000         3.497           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
nibbler_clk       -17.059  -153050.109                  16391                16552        0.012        0.000                      0                16552      142.500        0.000                       0                 16473  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        nibbler_clk                 
(none)                      nibbler_clk   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  nibbler_clk
  To Clock:  nibbler_clk

Setup :        16391  Failing Endpoints,  Worst Slack      -17.059ns,  Total Violation  -153050.103ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      142.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -17.059ns  (required time - arrival time)
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            flagsModule/flagsOut_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            143.000ns  (nibbler_clk rise@286.000ns - nibbler_clk fall@143.000ns)
  Data Path Delay:        11.043ns  (logic 1.206ns (10.921%)  route 9.837ns (89.079%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -5.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 291.168 - 286.000 ) 
    Source Clock Delay      (SCD):    10.873ns = ( 153.873 - 143.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   144.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841   149.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124   149.455 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.322   152.777    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.152   152.929 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.943   153.873    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X50Y29         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   143.280   297.153    
    SLICE_X50Y29                                      0.000   297.153 f  ram/outputData_reg[0]/D
    SLICE_X50Y29         LDCE (DToQ_ldce_D_Q)         0.338   297.491 f  ram/outputData_reg[0]/Q
                         net (fo=1, routed)           2.251   299.742    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
    SLICE_X109Y29        LUT6 (Prop_lut6_I0_O)        0.124   299.866 f  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.525   301.391    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X109Y29        LUT2 (Prop_lut2_I0_O)        0.124   301.515 f  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=3, routed)           3.178   304.693    fetch/dataBus_OBUF[0]
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124   304.817 f  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4099, routed)        0.383   305.200    fetch/ffOut_OBUF[0]
    SLICE_X111Y28        LUT3 (Prop_lut3_I2_O)        0.124   305.324 f  fetch/aluResult_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.618   305.942    fetch/aluResult_OBUF[0]_inst_i_9_n_0
    SLICE_X111Y26        LUT6 (Prop_lut6_I5_O)        0.124   306.066 f  fetch/aluResult_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.714   306.779    fetch/aluResult_OBUF[0]_inst_i_7_n_0
    SLICE_X111Y27        LUT6 (Prop_lut6_I5_O)        0.124   306.903 f  fetch/aluResult_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.844   307.748    fetch/aluResult_OBUF[0]
    SLICE_X109Y27        LUT5 (Prop_lut5_I2_O)        0.124   307.872 r  fetch/flagsOut_i_1/O
                         net (fo=2, routed)           0.324   308.195    flagsModule/flagsOut_reg_0
    SLICE_X107Y28        FDRE                                         r  flagsModule/flagsOut_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                    286.000   286.000 r  
    Y9                                                0.000   286.000 r  clk (IN)
                         net (fo=0)                   0.000   286.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   287.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972   289.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   289.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.685   291.168    flagsModule/clk_IBUF_BUFG
    SLICE_X107Y28        FDRE                                         r  flagsModule/flagsOut_reg_lopt_replica/C
                         clock pessimism              0.071   291.239    
                         clock uncertainty           -0.035   291.203    
    SLICE_X107Y28        FDRE (Setup_fdre_C_D)       -0.067   291.136    flagsModule/flagsOut_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                        291.136    
                         arrival time                        -308.195    
  -------------------------------------------------------------------
                         slack                                -17.059    

Slack (VIOLATED) :        -16.638ns  (required time - arrival time)
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            flagsModule/flagsOut_reg/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            143.000ns  (nibbler_clk rise@286.000ns - nibbler_clk fall@143.000ns)
  Data Path Delay:        10.719ns  (logic 1.206ns (11.251%)  route 9.513ns (88.749%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -5.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 291.166 - 286.000 ) 
    Source Clock Delay      (SCD):    10.873ns = ( 153.873 - 143.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   144.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841   149.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124   149.455 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.322   152.777    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.152   152.929 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.943   153.873    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X50Y29         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   143.280   297.153    
    SLICE_X50Y29                                      0.000   297.153 f  ram/outputData_reg[0]/D
    SLICE_X50Y29         LDCE (DToQ_ldce_D_Q)         0.338   297.491 f  ram/outputData_reg[0]/Q
                         net (fo=1, routed)           2.251   299.742    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
    SLICE_X109Y29        LUT6 (Prop_lut6_I0_O)        0.124   299.866 f  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.525   301.391    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X109Y29        LUT2 (Prop_lut2_I0_O)        0.124   301.515 f  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=3, routed)           3.178   304.693    fetch/dataBus_OBUF[0]
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124   304.817 f  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4099, routed)        0.383   305.200    fetch/ffOut_OBUF[0]
    SLICE_X111Y28        LUT3 (Prop_lut3_I2_O)        0.124   305.324 f  fetch/aluResult_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.618   305.942    fetch/aluResult_OBUF[0]_inst_i_9_n_0
    SLICE_X111Y26        LUT6 (Prop_lut6_I5_O)        0.124   306.066 f  fetch/aluResult_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.714   306.779    fetch/aluResult_OBUF[0]_inst_i_7_n_0
    SLICE_X111Y27        LUT6 (Prop_lut6_I5_O)        0.124   306.903 f  fetch/aluResult_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.844   307.748    fetch/aluResult_OBUF[0]
    SLICE_X109Y27        LUT5 (Prop_lut5_I2_O)        0.124   307.872 r  fetch/flagsOut_i_1/O
                         net (fo=2, routed)           0.000   307.872    flagsModule/flagsOut_reg_0
    SLICE_X109Y27        FDRE                                         r  flagsModule/flagsOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                    286.000   286.000 r  
    Y9                                                0.000   286.000 r  clk (IN)
                         net (fo=0)                   0.000   286.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   287.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972   289.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   289.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.683   291.166    flagsModule/clk_IBUF_BUFG
    SLICE_X109Y27        FDRE                                         r  flagsModule/flagsOut_reg/C
                         clock pessimism              0.071   291.237    
                         clock uncertainty           -0.035   291.201    
    SLICE_X109Y27        FDRE (Setup_fdre_C_D)        0.032   291.233    flagsModule/flagsOut_reg
  -------------------------------------------------------------------
                         required time                        291.233    
                         arrival time                        -307.872    
  -------------------------------------------------------------------
                         slack                                -16.638    

Slack (VIOLATED) :        -16.294ns  (required time - arrival time)
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            a/dataOut_reg/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            143.000ns  (nibbler_clk rise@286.000ns - nibbler_clk fall@143.000ns)
  Data Path Delay:        10.375ns  (logic 1.206ns (11.624%)  route 9.169ns (88.376%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -5.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 291.168 - 286.000 ) 
    Source Clock Delay      (SCD):    10.873ns = ( 153.873 - 143.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   144.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841   149.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124   149.455 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.322   152.777    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.152   152.929 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.943   153.873    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X50Y29         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   143.280   297.153    
    SLICE_X50Y29                                      0.000   297.153 r  ram/outputData_reg[0]/D
    SLICE_X50Y29         LDCE (DToQ_ldce_D_Q)         0.338   297.491 r  ram/outputData_reg[0]/Q
                         net (fo=1, routed)           2.251   299.742    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
    SLICE_X109Y29        LUT6 (Prop_lut6_I0_O)        0.124   299.866 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.525   301.391    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X109Y29        LUT2 (Prop_lut2_I0_O)        0.124   301.515 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=3, routed)           3.178   304.693    fetch/dataBus_OBUF[0]
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124   304.817 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4099, routed)        0.383   305.200    fetch/ffOut_OBUF[0]
    SLICE_X111Y28        LUT3 (Prop_lut3_I2_O)        0.124   305.324 r  fetch/aluResult_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.618   305.942    fetch/aluResult_OBUF[0]_inst_i_9_n_0
    SLICE_X111Y26        LUT6 (Prop_lut6_I5_O)        0.124   306.066 r  fetch/aluResult_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.714   306.779    fetch/aluResult_OBUF[0]_inst_i_7_n_0
    SLICE_X111Y27        LUT6 (Prop_lut6_I5_O)        0.124   306.903 r  fetch/aluResult_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.500   307.404    fetch/aluResult_OBUF[0]
    SLICE_X113Y27        LUT4 (Prop_lut4_I2_O)        0.124   307.528 r  fetch/dataOut_i_1/O
                         net (fo=1, routed)           0.000   307.528    a/dataOut_reg_3
    SLICE_X113Y27        FDRE                                         r  a/dataOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                    286.000   286.000 r  
    Y9                                                0.000   286.000 r  clk (IN)
                         net (fo=0)                   0.000   286.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   287.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972   289.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   289.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.685   291.168    a/clk_IBUF_BUFG
    SLICE_X113Y27        FDRE                                         r  a/dataOut_reg/C
                         clock pessimism              0.071   291.239    
                         clock uncertainty           -0.035   291.203    
    SLICE_X113Y27        FDRE (Setup_fdre_C_D)        0.031   291.234    a/dataOut_reg
  -------------------------------------------------------------------
                         required time                        291.234    
                         arrival time                        -307.528    
  -------------------------------------------------------------------
                         slack                                -16.294    

Slack (VIOLATED) :        -14.851ns  (required time - arrival time)
  Source:                 ram/data_reg[238][0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@143.000ns - nibbler_clk fall@143.000ns)
  Data Path Delay:        9.063ns  (logic 2.186ns (24.119%)  route 6.877ns (75.882%))
  Logic Levels:           9  (LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -6.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.435ns = ( 152.435 - 143.000 ) 
    Source Clock Delay      (SCD):    16.344ns = ( 159.344 - 143.000 ) 
    Clock Pessimism Removal (CPR):    0.786ns
  Time Borrowing:         
    Nominal pulse width:              143.000ns
    Library setup time:               0.280ns
    Computed max time borrow:         143.280ns
    Time borrowed from endpoint:      143.280ns
    Time given to startpoint:         143.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   144.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841   149.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124   149.455 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.121   151.576    fetch/orNotChipSelect
    SLICE_X54Y33         LUT2 (Prop_lut2_I0_O)        0.124   151.700 r  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         1.730   153.430    fetch/p_1_out
    SLICE_X42Y48         LUT4 (Prop_lut4_I2_O)        0.124   153.554 f  fetch/data_reg[237][3]_i_2/O
                         net (fo=106, routed)         4.873   158.427    programCounter/data_reg[394][3]
    SLICE_X78Y12         LUT5 (Prop_lut5_I1_O)        0.124   158.551 r  programCounter/data_reg[238][3]_i_1/O
                         net (fo=4, routed)           0.794   159.344    ram/outputData_reg[3]_i_1142_2[0]
    SLICE_X81Y13         LDCE                                         r  ram/data_reg[238][0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   142.944   302.288    
    SLICE_X81Y13                                      0.000   302.288 r  ram/data_reg[238][0]/D
    SLICE_X81Y13         LDCE (DToQ_ldce_D_Q)         0.469   302.757 r  ram/data_reg[238][0]/Q
                         net (fo=1, routed)           0.951   303.708    ram/data_reg_n_0_[238][0]
    SLICE_X83Y11         LUT6 (Prop_lut6_I1_O)        0.124   303.832 r  ram/outputData_reg[0]_i_1136/O
                         net (fo=1, routed)           0.000   303.832    ram/outputData_reg[0]_i_1136_n_0
    SLICE_X83Y11         MUXF7 (Prop_muxf7_I1_O)      0.217   304.049 r  ram/outputData_reg[0]_i_500/O
                         net (fo=1, routed)           0.000   304.049    ram/outputData_reg[0]_i_500_n_0
    SLICE_X83Y11         MUXF8 (Prop_muxf8_I1_O)      0.094   304.143 r  ram/outputData_reg[0]_i_181/O
                         net (fo=1, routed)           0.801   304.944    ram/outputData_reg[0]_i_181_n_0
    SLICE_X81Y9          LUT6 (Prop_lut6_I1_O)        0.316   305.260 r  ram/outputData_reg[0]_i_71/O
                         net (fo=1, routed)           0.000   305.260    ram/outputData_reg[0]_i_71_n_0
    SLICE_X81Y9          MUXF7 (Prop_muxf7_I1_O)      0.217   305.477 r  ram/outputData_reg[0]_i_31/O
                         net (fo=1, routed)           0.000   305.477    ram/outputData_reg[0]_i_31_n_0
    SLICE_X81Y9          MUXF8 (Prop_muxf8_I1_O)      0.094   305.571 r  ram/outputData_reg[0]_i_11/O
                         net (fo=1, routed)           5.125   310.697    ram/outputData_reg[0]_i_11_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I5_O)        0.316   311.013 r  ram/outputData_reg[0]_i_4/O
                         net (fo=1, routed)           0.000   311.013    ram/outputData_reg[0]_i_4_n_0
    SLICE_X50Y29         MUXF7 (Prop_muxf7_I0_O)      0.241   311.254 r  ram/outputData_reg[0]_i_2/O
                         net (fo=1, routed)           0.000   311.254    ram/outputData_reg[0]_i_2_n_0
    SLICE_X50Y29         MUXF8 (Prop_muxf8_I0_O)      0.098   311.352 r  ram/outputData_reg[0]_i_1/O
                         net (fo=1, routed)           0.000   311.352    ram/data[0]
    SLICE_X50Y29         LDCE                                         r  ram/outputData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   144.420 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.150   148.570    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.100   148.670 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.832   151.501    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.122   151.623 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.811   152.435    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X50Y29         LDCE                                         r  ram/outputData_reg[0]/G
                         clock pessimism              0.786   153.221    
                         time borrowed              143.280   296.501    
  -------------------------------------------------------------------
                         required time                        296.501    
                         arrival time                        -311.352    
  -------------------------------------------------------------------
                         slack                                -14.851    

Slack (VIOLATED) :        -13.443ns  (required time - arrival time)
  Source:                 ram/data_reg[2803][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            ram/outputData_reg[2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@143.000ns - nibbler_clk fall@143.000ns)
  Data Path Delay:        6.821ns  (logic 2.185ns (32.033%)  route 4.636ns (67.967%))
  Logic Levels:           9  (LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -6.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.469ns = ( 152.469 - 143.000 ) 
    Source Clock Delay      (SCD):    17.181ns = ( 160.181 - 143.000 ) 
    Clock Pessimism Removal (CPR):    0.786ns
  Time Borrowing:         
    Nominal pulse width:              143.000ns
    Library setup time:               0.280ns
    Computed max time borrow:         143.280ns
    Time borrowed from endpoint:      143.280ns
    Time given to startpoint:         143.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   144.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841   149.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124   149.455 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.121   151.576    fetch/orNotChipSelect
    SLICE_X54Y33         LUT2 (Prop_lut2_I0_O)        0.124   151.700 r  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         2.364   154.064    fetch/p_1_out
    SLICE_X27Y17         LUT4 (Prop_lut4_I1_O)        0.124   154.188 f  fetch/data_reg[2781][3]_i_2/O
                         net (fo=64, routed)          5.342   159.529    programCounter/data_reg[2815][3]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.124   159.653 r  programCounter/data_reg[2803][3]_i_1/O
                         net (fo=4, routed)           0.528   160.181    ram/outputData_reg[3]_i_1521_3[0]
    SLICE_X4Y12          LDCE                                         r  ram/data_reg[2803][2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   142.976   303.157    
    SLICE_X4Y12                                       0.000   303.157 r  ram/data_reg[2803][2]/D
    SLICE_X4Y12          LDCE (DToQ_ldce_D_Q)         0.479   303.636 r  ram/data_reg[2803][2]/Q
                         net (fo=1, routed)           0.645   304.281    ram/data_reg_n_0_[2803][2]
    SLICE_X5Y11          LUT6 (Prop_lut6_I0_O)        0.124   304.405 r  ram/outputData_reg[2]_i_1517/O
                         net (fo=1, routed)           0.000   304.405    ram/outputData_reg[2]_i_1517_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I0_O)      0.238   304.643 r  ram/outputData_reg[2]_i_690/O
                         net (fo=1, routed)           0.000   304.643    ram/outputData_reg[2]_i_690_n_0
    SLICE_X5Y11          MUXF8 (Prop_muxf8_I0_O)      0.104   304.747 r  ram/outputData_reg[2]_i_276/O
                         net (fo=1, routed)           1.546   306.293    ram/outputData_reg[2]_i_276_n_0
    SLICE_X25Y11         LUT6 (Prop_lut6_I0_O)        0.316   306.609 r  ram/outputData_reg[2]_i_95/O
                         net (fo=1, routed)           0.000   306.609    ram/outputData_reg[2]_i_95_n_0
    SLICE_X25Y11         MUXF7 (Prop_muxf7_I1_O)      0.217   306.826 r  ram/outputData_reg[2]_i_43/O
                         net (fo=1, routed)           0.000   306.826    ram/outputData_reg[2]_i_43_n_0
    SLICE_X25Y11         MUXF8 (Prop_muxf8_I1_O)      0.094   306.920 r  ram/outputData_reg[2]_i_17/O
                         net (fo=1, routed)           2.445   309.365    ram/outputData_reg[2]_i_17_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I1_O)        0.316   309.681 r  ram/outputData_reg[2]_i_6/O
                         net (fo=1, routed)           0.000   309.681    ram/outputData_reg[2]_i_6_n_0
    SLICE_X50Y30         MUXF7 (Prop_muxf7_I0_O)      0.209   309.890 r  ram/outputData_reg[2]_i_3/O
                         net (fo=1, routed)           0.000   309.890    ram/outputData_reg[2]_i_3_n_0
    SLICE_X50Y30         MUXF8 (Prop_muxf8_I1_O)      0.088   309.978 r  ram/outputData_reg[2]_i_1/O
                         net (fo=1, routed)           0.000   309.978    ram/data[2]
    SLICE_X50Y30         LDCE                                         r  ram/outputData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   144.420 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.150   148.570    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.100   148.670 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.832   151.501    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.122   151.623 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.846   152.469    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X50Y30         LDCE                                         r  ram/outputData_reg[2]/G
                         clock pessimism              0.786   153.255    
                         time borrowed              143.280   296.535    
  -------------------------------------------------------------------
                         required time                        296.535    
                         arrival time                        -309.978    
  -------------------------------------------------------------------
                         slack                                -13.443    

Slack (VIOLATED) :        -13.065ns  (required time - arrival time)
  Source:                 ram/data_reg[451][3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            ram/outputData_reg[3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@143.000ns - nibbler_clk fall@143.000ns)
  Data Path Delay:        5.986ns  (logic 2.224ns (37.153%)  route 3.762ns (62.848%))
  Logic Levels:           9  (LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -7.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.435ns = ( 152.435 - 143.000 ) 
    Source Clock Delay      (SCD):    17.561ns = ( 160.561 - 143.000 ) 
    Clock Pessimism Removal (CPR):    0.786ns
  Time Borrowing:         
    Nominal pulse width:              143.000ns
    Library setup time:               0.238ns
    Computed max time borrow:         143.238ns
    Time borrowed from endpoint:      143.238ns
    Time given to startpoint:         143.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   144.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841   149.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124   149.455 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.121   151.576    fetch/orNotChipSelect
    SLICE_X54Y33         LUT2 (Prop_lut2_I0_O)        0.124   151.700 r  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         1.730   153.430    fetch/p_1_out
    SLICE_X42Y48         LUT4 (Prop_lut4_I2_O)        0.150   153.580 f  fetch/data_reg[267][3]_i_3/O
                         net (fo=145, routed)         5.797   159.377    programCounter/data_reg[504][3]
    SLICE_X26Y35         LUT5 (Prop_lut5_I1_O)        0.328   159.705 r  programCounter/data_reg[451][3]_i_1/O
                         net (fo=4, routed)           0.856   160.561    ram/outputData_reg[3]_i_1083_3[0]
    SLICE_X26Y35         LDCE                                         r  ram/data_reg[451][3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   142.976   303.537    
    SLICE_X26Y35                                      0.000   303.537 r  ram/data_reg[451][3]/D
    SLICE_X26Y35         LDCE (DToQ_ldce_D_Q)         0.479   304.016 r  ram/data_reg[451][3]/Q
                         net (fo=1, routed)           0.961   304.977    ram/data_reg_n_0_[451][3]
    SLICE_X29Y35         LUT6 (Prop_lut6_I0_O)        0.124   305.101 r  ram/outputData_reg[3]_i_1083/O
                         net (fo=1, routed)           0.000   305.101    ram/outputData_reg[3]_i_1083_n_0
    SLICE_X29Y35         MUXF7 (Prop_muxf7_I0_O)      0.238   305.339 r  ram/outputData_reg[3]_i_475/O
                         net (fo=1, routed)           0.000   305.339    ram/outputData_reg[3]_i_475_n_0
    SLICE_X29Y35         MUXF8 (Prop_muxf8_I0_O)      0.104   305.443 r  ram/outputData_reg[3]_i_170/O
                         net (fo=1, routed)           0.924   306.367    ram/outputData_reg[3]_i_170_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.316   306.683 r  ram/outputData_reg[3]_i_68/O
                         net (fo=1, routed)           0.000   306.683    ram/outputData_reg[3]_i_68_n_0
    SLICE_X36Y41         MUXF7 (Prop_muxf7_I1_O)      0.214   306.897 r  ram/outputData_reg[3]_i_30/O
                         net (fo=1, routed)           0.000   306.897    ram/outputData_reg[3]_i_30_n_0
    SLICE_X36Y41         MUXF8 (Prop_muxf8_I1_O)      0.088   306.985 r  ram/outputData_reg[3]_i_11/O
                         net (fo=1, routed)           1.878   308.862    ram/outputData_reg[3]_i_11_n_0
    SLICE_X51Y29         LUT6 (Prop_lut6_I3_O)        0.319   309.181 r  ram/outputData_reg[3]_i_5/O
                         net (fo=1, routed)           0.000   309.181    ram/outputData_reg[3]_i_5_n_0
    SLICE_X51Y29         MUXF7 (Prop_muxf7_I0_O)      0.238   309.419 r  ram/outputData_reg[3]_i_3/O
                         net (fo=1, routed)           0.000   309.419    ram/outputData_reg[3]_i_3_n_0
    SLICE_X51Y29         MUXF8 (Prop_muxf8_I0_O)      0.104   309.523 r  ram/outputData_reg[3]_i_1/O
                         net (fo=1, routed)           0.000   309.523    ram/data[3]
    SLICE_X51Y29         LDCE                                         r  ram/outputData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   144.420 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.150   148.570    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.100   148.670 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.832   151.501    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.122   151.623 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.811   152.435    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X51Y29         LDCE                                         r  ram/outputData_reg[3]/G
                         clock pessimism              0.786   153.221    
                         time borrowed              143.238   296.459    
  -------------------------------------------------------------------
                         required time                        296.459    
                         arrival time                        -309.523    
  -------------------------------------------------------------------
                         slack                                -13.065    

Slack (VIOLATED) :        -12.961ns  (required time - arrival time)
  Source:                 ram/data_reg[3050][1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            ram/outputData_reg[1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@143.000ns - nibbler_clk fall@143.000ns)
  Data Path Delay:        6.255ns  (logic 2.163ns (34.578%)  route 4.092ns (65.421%))
  Logic Levels:           9  (LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -6.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.278ns = ( 152.278 - 143.000 ) 
    Source Clock Delay      (SCD):    17.048ns = ( 160.048 - 143.000 ) 
    Clock Pessimism Removal (CPR):    0.786ns
  Time Borrowing:         
    Nominal pulse width:              143.000ns
    Library setup time:               0.238ns
    Computed max time borrow:         143.238ns
    Time borrowed from endpoint:      143.238ns
    Time given to startpoint:         143.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   144.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841   149.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124   149.455 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.121   151.576    fetch/orNotChipSelect
    SLICE_X54Y33         LUT2 (Prop_lut2_I0_O)        0.124   151.700 r  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         0.893   152.593    fetch/p_1_out
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.150   152.743 f  fetch/data_reg[3008][3]_i_2/O
                         net (fo=64, routed)          6.356   159.099    programCounter/data_reg[3071][3]
    SLICE_X2Y9           LUT5 (Prop_lut5_I1_O)        0.328   159.427 r  programCounter/data_reg[3050][3]_i_1/O
                         net (fo=4, routed)           0.621   160.048    ram/outputData_reg[3]_i_1463_2[0]
    SLICE_X2Y9           LDCE                                         r  ram/data_reg[3050][1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   142.959   303.007    
    SLICE_X2Y9                                        0.000   303.007 r  ram/data_reg[3050][1]/D
    SLICE_X2Y9           LDCE (DToQ_ldce_D_Q)         0.496   303.503 r  ram/data_reg[3050][1]/Q
                         net (fo=1, routed)           1.005   304.509    ram/data_reg_n_0_[3050][1]
    SLICE_X4Y8           LUT6 (Prop_lut6_I1_O)        0.124   304.633 r  ram/outputData_reg[1]_i_1461/O
                         net (fo=1, routed)           0.000   304.633    ram/outputData_reg[1]_i_1461_n_0
    SLICE_X4Y8           MUXF7 (Prop_muxf7_I0_O)      0.209   304.842 r  ram/outputData_reg[1]_i_663/O
                         net (fo=1, routed)           0.000   304.842    ram/outputData_reg[1]_i_663_n_0
    SLICE_X4Y8           MUXF8 (Prop_muxf8_I1_O)      0.088   304.930 r  ram/outputData_reg[1]_i_263/O
                         net (fo=1, routed)           1.229   306.158    ram/outputData_reg[1]_i_263_n_0
    SLICE_X22Y5          LUT6 (Prop_lut6_I1_O)        0.319   306.477 r  ram/outputData_reg[1]_i_91/O
                         net (fo=1, routed)           0.000   306.477    ram/outputData_reg[1]_i_91_n_0
    SLICE_X22Y5          MUXF7 (Prop_muxf7_I1_O)      0.214   306.691 r  ram/outputData_reg[1]_i_41/O
                         net (fo=1, routed)           0.000   306.691    ram/outputData_reg[1]_i_41_n_0
    SLICE_X22Y5          MUXF8 (Prop_muxf8_I1_O)      0.088   306.779 r  ram/outputData_reg[1]_i_16/O
                         net (fo=1, routed)           1.858   308.638    ram/outputData_reg[1]_i_16_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.319   308.957 r  ram/outputData_reg[1]_i_6/O
                         net (fo=1, routed)           0.000   308.957    ram/outputData_reg[1]_i_6_n_0
    SLICE_X49Y30         MUXF7 (Prop_muxf7_I0_O)      0.212   309.169 r  ram/outputData_reg[1]_i_3/O
                         net (fo=1, routed)           0.000   309.169    ram/outputData_reg[1]_i_3_n_0
    SLICE_X49Y30         MUXF8 (Prop_muxf8_I1_O)      0.094   309.263 r  ram/outputData_reg[1]_i_1/O
                         net (fo=1, routed)           0.000   309.263    ram/data[1]
    SLICE_X49Y30         LDCE                                         r  ram/outputData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   144.420 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.150   148.570    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.100   148.670 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.832   151.501    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.122   151.623 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.654   152.278    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X49Y30         LDCE                                         r  ram/outputData_reg[1]/G
                         clock pessimism              0.786   153.064    
                         time borrowed              143.238   296.302    
  -------------------------------------------------------------------
                         required time                        296.302    
                         arrival time                        -309.263    
  -------------------------------------------------------------------
                         slack                                -12.961    

Slack (VIOLATED) :        -12.722ns  (required time - arrival time)
  Source:                 ram/outputData_reg[1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            ram/data_reg[2550][1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@143.000ns - nibbler_clk fall@143.000ns)
  Data Path Delay:        10.688ns  (logic 0.710ns (6.643%)  route 9.978ns (93.358%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -1.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.181ns = ( 151.181 - 143.000 ) 
    Source Clock Delay      (SCD):    10.693ns = ( 153.693 - 143.000 ) 
    Clock Pessimism Removal (CPR):    0.786ns
  Time Borrowing:         
    Nominal pulse width:              143.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         142.930ns
    Time borrowed from endpoint:      142.930ns
    Time given to startpoint:         142.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   144.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841   149.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124   149.455 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.322   152.777    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.152   152.929 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.763   153.693    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X49Y30         LDCE                                         r  ram/outputData_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   143.238   296.931    
    SLICE_X49Y30                                      0.000   296.931 r  ram/outputData_reg[1]/D
    SLICE_X49Y30         LDCE (DToQ_ldce_D_Q)         0.338   297.269 r  ram/outputData_reg[1]/Q
                         net (fo=1, routed)           2.431   299.700    fetch/dataBus_OBUFT[3]_inst_i_1_0[1]
    SLICE_X107Y30        LUT6 (Prop_lut6_I0_O)        0.124   299.824 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           1.264   301.087    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.124   301.211 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           3.439   304.650    fetch/dataBus_OBUF[1]
    SLICE_X111Y29        LUT2 (Prop_lut2_I0_O)        0.124   304.774 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, routed)        2.845   307.619    ram/D[1]
    SLICE_X57Y34         LDCE                                         r  ram/data_reg[2550][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   144.420 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.150   148.570    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.100   148.670 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          0.530   149.200    fetch/orNotChipSelect
    SLICE_X102Y33        LUT2 (Prop_lut2_I0_O)        0.100   149.300 r  fetch/data_reg[2539][3]_i_3/O
                         net (fo=97, routed)          1.277   150.577    fetch/phaseOut_reg
    SLICE_X57Y34         LUT6 (Prop_lut6_I4_O)        0.100   150.677 r  fetch/data_reg[2550][3]_i_1/O
                         net (fo=4, routed)           0.505   151.181    ram/outputData_reg[3]_i_1586_2[0]
    SLICE_X57Y34         LDCE                                         r  ram/data_reg[2550][1]/G
                         clock pessimism              0.786   151.967    
                         time borrowed              142.930   294.897    
  -------------------------------------------------------------------
                         required time                        294.897    
                         arrival time                        -307.619    
  -------------------------------------------------------------------
                         slack                                -12.722    

Slack (VIOLATED) :        -12.262ns  (required time - arrival time)
  Source:                 ram/outputData_reg[1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            ram/data_reg[809][1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@143.000ns - nibbler_clk fall@143.000ns)
  Data Path Delay:        11.096ns  (logic 0.710ns (6.399%)  route 10.386ns (93.601%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.049ns = ( 152.049 - 143.000 ) 
    Source Clock Delay      (SCD):    10.693ns = ( 153.693 - 143.000 ) 
    Clock Pessimism Removal (CPR):    0.786ns
  Time Borrowing:         
    Nominal pulse width:              143.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         142.930ns
    Time borrowed from endpoint:      142.930ns
    Time given to startpoint:         142.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   144.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841   149.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124   149.455 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.322   152.777    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.152   152.929 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.763   153.693    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X49Y30         LDCE                                         r  ram/outputData_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   143.238   296.931    
    SLICE_X49Y30                                      0.000   296.931 r  ram/outputData_reg[1]/D
    SLICE_X49Y30         LDCE (DToQ_ldce_D_Q)         0.338   297.269 r  ram/outputData_reg[1]/Q
                         net (fo=1, routed)           2.431   299.700    fetch/dataBus_OBUFT[3]_inst_i_1_0[1]
    SLICE_X107Y30        LUT6 (Prop_lut6_I0_O)        0.124   299.824 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           1.264   301.087    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.124   301.211 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           3.439   304.650    fetch/dataBus_OBUF[1]
    SLICE_X111Y29        LUT2 (Prop_lut2_I0_O)        0.124   304.774 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, routed)        3.252   308.026    ram/D[1]
    SLICE_X47Y15         LDCE                                         r  ram/data_reg[809][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   144.420 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.150   148.570    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.100   148.670 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.010   150.680    fetch/orNotChipSelect
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.100   150.780 r  fetch/data_reg[514][3]_i_2/O
                         net (fo=72, routed)          0.707   151.486    fetch/data_reg[514][3]_i_2_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I3_O)        0.100   151.586 r  fetch/data_reg[809][3]_i_1/O
                         net (fo=4, routed)           0.462   152.049    ram/outputData_reg[3]_i_901_1[0]
    SLICE_X47Y15         LDCE                                         r  ram/data_reg[809][1]/G
                         clock pessimism              0.786   152.835    
                         time borrowed              142.930   295.764    
  -------------------------------------------------------------------
                         required time                        295.764    
                         arrival time                        -308.026    
  -------------------------------------------------------------------
                         slack                                -12.262    

Slack (VIOLATED) :        -12.257ns  (required time - arrival time)
  Source:                 ram/outputData_reg[1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            ram/data_reg[991][1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@143.000ns - nibbler_clk fall@143.000ns)
  Data Path Delay:        11.017ns  (logic 0.710ns (6.444%)  route 10.307ns (93.556%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.975ns = ( 151.975 - 143.000 ) 
    Source Clock Delay      (SCD):    10.693ns = ( 153.693 - 143.000 ) 
    Clock Pessimism Removal (CPR):    0.786ns
  Time Borrowing:         
    Nominal pulse width:              143.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         142.930ns
    Time borrowed from endpoint:      142.930ns
    Time given to startpoint:         142.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   144.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841   149.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124   149.455 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.322   152.777    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.152   152.929 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.763   153.693    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X49Y30         LDCE                                         r  ram/outputData_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   143.238   296.931    
    SLICE_X49Y30                                      0.000   296.931 r  ram/outputData_reg[1]/D
    SLICE_X49Y30         LDCE (DToQ_ldce_D_Q)         0.338   297.269 r  ram/outputData_reg[1]/Q
                         net (fo=1, routed)           2.431   299.700    fetch/dataBus_OBUFT[3]_inst_i_1_0[1]
    SLICE_X107Y30        LUT6 (Prop_lut6_I0_O)        0.124   299.824 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           1.264   301.087    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.124   301.211 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           3.439   304.650    fetch/dataBus_OBUF[1]
    SLICE_X111Y29        LUT2 (Prop_lut2_I0_O)        0.124   304.774 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, routed)        3.174   307.948    ram/D[1]
    SLICE_X60Y7          LDCE                                         r  ram/data_reg[991][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   144.420 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.150   148.570    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.100   148.670 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.105   150.775    fetch/orNotChipSelect
    SLICE_X56Y25         LUT6 (Prop_lut6_I1_O)        0.100   150.875 r  fetch/data_reg[991][3]_i_1/O
                         net (fo=4, routed)           1.100   151.975    ram/outputData_reg[0]_i_948_0[0]
    SLICE_X60Y7          LDCE                                         r  ram/data_reg[991][1]/G
                         clock pessimism              0.786   152.760    
                         time borrowed              142.930   295.690    
  -------------------------------------------------------------------
                         required time                        295.690    
                         arrival time                        -307.948    
  -------------------------------------------------------------------
                         slack                                -12.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            ram/data_reg[1526][0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        15.703ns  (logic 2.190ns (13.945%)  route 13.513ns (86.055%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        15.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           4.150     5.570    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.100     5.670 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.832     8.501    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.122     8.623 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          2.696    11.319    fetch/instr_reg[3]_0
    SLICE_X108Y29        LUT4 (Prop_lut4_I0_O)        0.284    11.603 r  fetch/dataBus_OBUFT[0]_inst_i_5/O
                         net (fo=3, routed)           1.356    12.960    fetch/dataBus_TRI[0]
    SLICE_X111Y28        LUT2 (Prop_lut2_I1_O)        0.264    13.224 f  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4099, routed)        2.479    15.703    ram/D[0]
    SLICE_X67Y74         LDCE                                         f  ram/data_reg[1526][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841     6.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124     6.455 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.078     8.533    fetch/orNotChipSelect
    SLICE_X71Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.657 f  fetch/data_reg[1407][3]_i_2/O
                         net (fo=82, routed)          1.632    10.289    fetch/data_reg[1407][3]_i_2_n_0
    SLICE_X66Y58         LUT4 (Prop_lut4_I0_O)        0.150    10.439 r  fetch/data_reg[1535][3]_i_2/O
                         net (fo=99, routed)          4.097    14.537    programCounter/data_reg[1444][3]
    SLICE_X67Y74         LUT5 (Prop_lut5_I1_O)        0.328    14.865 f  programCounter/data_reg[1526][3]_i_1/O
                         net (fo=4, routed)           0.599    15.463    ram/outputData_reg[3]_i_1328_1[0]
    SLICE_X67Y74         LDCE                                         f  ram/data_reg[1526][0]/G
                         clock pessimism              0.000    15.463    
                         clock uncertainty            0.035    15.499    
    SLICE_X67Y74         LDCE (Hold_ldce_G_D)         0.192    15.691    ram/data_reg[1526][0]
  -------------------------------------------------------------------
                         required time                        -15.691    
                         arrival time                          15.703    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            ram/data_reg[472][0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        16.083ns  (logic 2.190ns (13.615%)  route 13.893ns (86.385%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        15.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           4.150     5.570    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.100     5.670 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.832     8.501    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.122     8.623 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          2.696    11.319    fetch/instr_reg[3]_0
    SLICE_X108Y29        LUT4 (Prop_lut4_I0_O)        0.284    11.603 r  fetch/dataBus_OBUFT[0]_inst_i_5/O
                         net (fo=3, routed)           1.356    12.960    fetch/dataBus_TRI[0]
    SLICE_X111Y28        LUT2 (Prop_lut2_I1_O)        0.264    13.224 f  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4099, routed)        2.859    16.083    ram/D[0]
    SLICE_X24Y31         LDCE                                         f  ram/data_reg[472][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841     6.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124     6.455 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.121     8.576    fetch/orNotChipSelect
    SLICE_X54Y33         LUT2 (Prop_lut2_I0_O)        0.124     8.700 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         1.730    10.430    fetch/p_1_out
    SLICE_X42Y48         LUT4 (Prop_lut4_I2_O)        0.150    10.580 r  fetch/data_reg[267][3]_i_3/O
                         net (fo=145, routed)         4.227    14.807    programCounter/data_reg[504][3]
    SLICE_X24Y32         LUT5 (Prop_lut5_I1_O)        0.328    15.135 f  programCounter/data_reg[472][3]_i_1/O
                         net (fo=4, routed)           0.695    15.830    ram/outputData_reg[3]_i_1081_0[0]
    SLICE_X24Y31         LDCE                                         f  ram/data_reg[472][0]/G
                         clock pessimism              0.000    15.830    
                         clock uncertainty            0.035    15.865    
    SLICE_X24Y31         LDCE (Hold_ldce_G_D)         0.192    16.057    ram/data_reg[472][0]
  -------------------------------------------------------------------
                         required time                        -16.057    
                         arrival time                          16.083    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            ram/data_reg[2102][0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        15.798ns  (logic 2.190ns (13.861%)  route 13.608ns (86.139%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        15.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.472ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           4.150     5.570    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.100     5.670 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.832     8.501    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.122     8.623 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          2.696    11.319    fetch/instr_reg[3]_0
    SLICE_X108Y29        LUT4 (Prop_lut4_I0_O)        0.284    11.603 r  fetch/dataBus_OBUFT[0]_inst_i_5/O
                         net (fo=3, routed)           1.356    12.960    fetch/dataBus_TRI[0]
    SLICE_X111Y28        LUT2 (Prop_lut2_I1_O)        0.264    13.224 f  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4099, routed)        2.574    15.798    ram/D[0]
    SLICE_X82Y72         LDCE                                         f  ram/data_reg[2102][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841     6.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124     6.455 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.121     8.576    fetch/orNotChipSelect
    SLICE_X54Y33         LUT2 (Prop_lut2_I0_O)        0.124     8.700 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         2.161    10.861    fetch/p_1_out
    SLICE_X82Y53         LUT4 (Prop_lut4_I1_O)        0.124    10.985 r  fetch/data_reg[2243][3]_i_2/O
                         net (fo=67, routed)          3.748    14.733    programCounter/data_reg[2243][3]
    SLICE_X82Y72         LUT5 (Prop_lut5_I4_O)        0.124    14.857 f  programCounter/data_reg[2102][3]_i_1/O
                         net (fo=4, routed)           0.615    15.472    ram/outputData_reg[3]_i_1602_1[0]
    SLICE_X82Y72         LDCE                                         f  ram/data_reg[2102][0]/G
                         clock pessimism              0.000    15.472    
                         clock uncertainty            0.035    15.507    
    SLICE_X82Y72         LDCE (Hold_ldce_G_D)         0.243    15.750    ram/data_reg[2102][0]
  -------------------------------------------------------------------
                         required time                        -15.750    
                         arrival time                          15.798    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 programCounter/addressOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            ram/outputData_reg[2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.760ns (20.071%)  route 3.027ns (79.929%))
  Logic Levels:           10  (LUT4=1 LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        3.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.276ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.627     1.574    programCounter/clk_IBUF_BUFG
    SLICE_X106Y23        FDRE                                         r  programCounter/addressOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y23        FDRE (Prop_fdre_C_Q)         0.128     1.702 f  programCounter/addressOut_reg[1]/Q
                         net (fo=239, routed)         1.628     3.330    programCounter/Q[1]
    SLICE_X80Y61         LUT4 (Prop_lut4_I2_O)        0.098     3.428 r  programCounter/outputData_reg[2]_i_1928/O
                         net (fo=64, routed)          0.213     3.640    ram/outputData_reg[2]_i_576_0
    SLICE_X83Y59         LUT6 (Prop_lut6_I4_O)        0.045     3.685 r  ram/outputData_reg[2]_i_1338/O
                         net (fo=1, routed)           0.000     3.685    ram/outputData_reg[2]_i_1338_n_0
    SLICE_X83Y59         MUXF7 (Prop_muxf7_I1_O)      0.065     3.750 r  ram/outputData_reg[2]_i_601/O
                         net (fo=1, routed)           0.000     3.750    ram/outputData_reg[2]_i_601_n_0
    SLICE_X83Y59         MUXF8 (Prop_muxf8_I1_O)      0.019     3.769 r  ram/outputData_reg[2]_i_231/O
                         net (fo=1, routed)           0.456     4.225    ram/outputData_reg[2]_i_231_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.112     4.337 r  ram/outputData_reg[2]_i_83/O
                         net (fo=1, routed)           0.000     4.337    ram/outputData_reg[2]_i_83_n_0
    SLICE_X61Y58         MUXF7 (Prop_muxf7_I1_O)      0.065     4.402 r  ram/outputData_reg[2]_i_37/O
                         net (fo=1, routed)           0.000     4.402    ram/outputData_reg[2]_i_37_n_0
    SLICE_X61Y58         MUXF8 (Prop_muxf8_I1_O)      0.019     4.421 r  ram/outputData_reg[2]_i_14/O
                         net (fo=1, routed)           0.731     5.151    ram/outputData_reg[2]_i_14_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.112     5.263 r  ram/outputData_reg[2]_i_5/O
                         net (fo=1, routed)           0.000     5.263    ram/outputData_reg[2]_i_5_n_0
    SLICE_X50Y30         MUXF7 (Prop_muxf7_I1_O)      0.075     5.338 r  ram/outputData_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     5.338    ram/outputData_reg[2]_i_2_n_0
    SLICE_X50Y30         MUXF8 (Prop_muxf8_I0_O)      0.022     5.360 r  ram/outputData_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.360    ram/data[2]
    SLICE_X50Y30         LDCE                                         r  ram/outputData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.536     2.982    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.056     3.038 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.712     4.750    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.055     4.805 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.471     5.276    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X50Y30         LDCE                                         f  ram/outputData_reg[2]/G
                         clock pessimism             -0.188     5.088    
    SLICE_X50Y30         LDCE (Hold_ldce_G_D)         0.212     5.300    ram/outputData_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.300    
                         arrival time                           5.360    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 programCounter/addressOut_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            ram/outputData_reg[1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.685ns (18.757%)  route 2.967ns (81.243%))
  Logic Levels:           9  (LUT4=1 LUT6=2 MUXF7=3 MUXF8=3)
  Clock Path Skew:        3.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.165ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.629     1.576    programCounter/clk_IBUF_BUFG
    SLICE_X106Y22        FDRE                                         r  programCounter/addressOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.141     1.717 r  programCounter/addressOut_reg[3]/Q
                         net (fo=239, routed)         1.223     2.940    programCounter/Q[3]
    SLICE_X56Y3          LUT4 (Prop_lut4_I0_O)        0.045     2.985 r  programCounter/outputData_reg[1]_i_1406/O
                         net (fo=123, routed)         0.634     3.619    ram/outputData_reg[1]_i_286_0
    SLICE_X58Y33         MUXF7 (Prop_muxf7_S_O)       0.090     3.709 r  ram/outputData_reg[1]_i_725/O
                         net (fo=1, routed)           0.000     3.709    ram/outputData_reg[1]_i_725_n_0
    SLICE_X58Y33         MUXF8 (Prop_muxf8_I1_O)      0.019     3.728 r  ram/outputData_reg[1]_i_294/O
                         net (fo=1, routed)           0.409     4.137    ram/outputData_reg[1]_i_294_n_0
    SLICE_X78Y37         LUT6 (Prop_lut6_I0_O)        0.113     4.250 r  ram/outputData_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.250    ram/outputData_reg[1]_i_99_n_0
    SLICE_X78Y37         MUXF7 (Prop_muxf7_I1_O)      0.065     4.315 r  ram/outputData_reg[1]_i_45/O
                         net (fo=1, routed)           0.000     4.315    ram/outputData_reg[1]_i_45_n_0
    SLICE_X78Y37         MUXF8 (Prop_muxf8_I1_O)      0.019     4.334 r  ram/outputData_reg[1]_i_18/O
                         net (fo=1, routed)           0.701     5.035    ram/outputData_reg[1]_i_18_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.112     5.147 r  ram/outputData_reg[1]_i_6/O
                         net (fo=1, routed)           0.000     5.147    ram/outputData_reg[1]_i_6_n_0
    SLICE_X49Y30         MUXF7 (Prop_muxf7_I0_O)      0.062     5.209 r  ram/outputData_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     5.209    ram/outputData_reg[1]_i_3_n_0
    SLICE_X49Y30         MUXF8 (Prop_muxf8_I1_O)      0.019     5.228 r  ram/outputData_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.228    ram/data[1]
    SLICE_X49Y30         LDCE                                         r  ram/outputData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.536     2.982    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.056     3.038 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.712     4.750    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.055     4.805 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.360     5.165    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X49Y30         LDCE                                         f  ram/outputData_reg[1]/G
                         clock pessimism             -0.188     4.977    
    SLICE_X49Y30         LDCE (Hold_ldce_G_D)         0.183     5.160    ram/outputData_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.160    
                         arrival time                           5.228    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            ram/data_reg[1534][0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        15.547ns  (logic 2.190ns (14.085%)  route 13.357ns (85.915%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        15.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           4.150     5.570    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.100     5.670 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.832     8.501    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.122     8.623 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          2.696    11.319    fetch/instr_reg[3]_0
    SLICE_X108Y29        LUT4 (Prop_lut4_I0_O)        0.284    11.603 r  fetch/dataBus_OBUFT[0]_inst_i_5/O
                         net (fo=3, routed)           1.356    12.960    fetch/dataBus_TRI[0]
    SLICE_X111Y28        LUT2 (Prop_lut2_I1_O)        0.264    13.224 f  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4099, routed)        2.323    15.547    ram/D[0]
    SLICE_X64Y73         LDCE                                         f  ram/data_reg[1534][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841     6.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124     6.455 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.078     8.533    fetch/orNotChipSelect
    SLICE_X71Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.657 f  fetch/data_reg[1407][3]_i_2/O
                         net (fo=82, routed)          1.632    10.289    fetch/data_reg[1407][3]_i_2_n_0
    SLICE_X66Y58         LUT4 (Prop_lut4_I0_O)        0.150    10.439 r  fetch/data_reg[1535][3]_i_2/O
                         net (fo=99, routed)          3.936    14.375    programCounter/data_reg[1444][3]
    SLICE_X64Y73         LUT5 (Prop_lut5_I1_O)        0.328    14.703 f  programCounter/data_reg[1534][3]_i_1/O
                         net (fo=4, routed)           0.527    15.230    ram/outputData_reg[3]_i_1330_1[0]
    SLICE_X64Y73         LDCE                                         f  ram/data_reg[1534][0]/G
                         clock pessimism              0.000    15.230    
                         clock uncertainty            0.035    15.265    
    SLICE_X64Y73         LDCE (Hold_ldce_G_D)         0.192    15.457    ram/data_reg[1534][0]
  -------------------------------------------------------------------
                         required time                        -15.457    
                         arrival time                          15.547    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            ram/data_reg[3975][3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        15.778ns  (logic 2.190ns (13.879%)  route 13.588ns (86.121%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        15.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           4.150     5.570    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.100     5.670 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.832     8.501    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.122     8.623 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          2.824    11.447    fetch/instr_reg[3]_0
    SLICE_X108Y30        LUT4 (Prop_lut4_I0_O)        0.284    11.731 r  fetch/dataBus_OBUFT[3]_inst_i_5/O
                         net (fo=2, routed)           1.497    13.229    fetch/dataBus_TRI[3]
    SLICE_X109Y30        LUT2 (Prop_lut2_I1_O)        0.264    13.493 f  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=4101, routed)        2.285    15.778    ram/D[3]
    SLICE_X51Y36         LDCE                                         f  ram/data_reg[3975][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841     6.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124     6.455 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.121     8.576    fetch/orNotChipSelect
    SLICE_X54Y33         LUT2 (Prop_lut2_I0_O)        0.124     8.700 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         1.021     9.721    fetch/p_1_out
    SLICE_X60Y27         LUT4 (Prop_lut4_I1_O)        0.150     9.871 r  fetch/data_reg[4076][3]_i_2/O
                         net (fo=119, routed)         4.656    14.528    programCounter/data_reg[4032][3]
    SLICE_X51Y36         LUT5 (Prop_lut5_I4_O)        0.326    14.854 f  programCounter/data_reg[3975][3]_i_1/O
                         net (fo=4, routed)           0.599    15.452    ram/outputData_reg[3]_i_1711_0[0]
    SLICE_X51Y36         LDCE                                         f  ram/data_reg[3975][3]/G
                         clock pessimism              0.000    15.452    
                         clock uncertainty            0.035    15.488    
    SLICE_X51Y36         LDCE (Hold_ldce_G_D)         0.199    15.687    ram/data_reg[3975][3]
  -------------------------------------------------------------------
                         required time                        -15.687    
                         arrival time                          15.778    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 programCounter/addressOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.755ns (19.719%)  route 3.074ns (80.281%))
  Logic Levels:           10  (LUT4=1 LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        3.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.276ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.627     1.574    programCounter/clk_IBUF_BUFG
    SLICE_X106Y23        FDRE                                         r  programCounter/addressOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y23        FDRE (Prop_fdre_C_Q)         0.128     1.702 f  programCounter/addressOut_reg[1]/Q
                         net (fo=239, routed)         1.804     3.505    programCounter/Q[1]
    SLICE_X17Y3          LUT4 (Prop_lut4_I2_O)        0.098     3.603 r  programCounter/outputData_reg[0]_i_1917/O
                         net (fo=64, routed)          0.314     3.917    ram/outputData_reg[0]_i_639_0
    SLICE_X21Y8          LUT6 (Prop_lut6_I4_O)        0.045     3.962 r  ram/outputData_reg[0]_i_1446/O
                         net (fo=1, routed)           0.000     3.962    ram/outputData_reg[0]_i_1446_n_0
    SLICE_X21Y8          MUXF7 (Prop_muxf7_I1_O)      0.074     4.036 r  ram/outputData_reg[0]_i_655/O
                         net (fo=1, routed)           0.000     4.036    ram/outputData_reg[0]_i_655_n_0
    SLICE_X21Y8          MUXF8 (Prop_muxf8_I0_O)      0.023     4.059 r  ram/outputData_reg[0]_i_259/O
                         net (fo=1, routed)           0.230     4.289    ram/outputData_reg[0]_i_259_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.112     4.401 r  ram/outputData_reg[0]_i_90/O
                         net (fo=1, routed)           0.000     4.401    ram/outputData_reg[0]_i_90_n_0
    SLICE_X20Y5          MUXF7 (Prop_muxf7_I0_O)      0.062     4.463 r  ram/outputData_reg[0]_i_41/O
                         net (fo=1, routed)           0.000     4.463    ram/outputData_reg[0]_i_41_n_0
    SLICE_X20Y5          MUXF8 (Prop_muxf8_I1_O)      0.019     4.482 r  ram/outputData_reg[0]_i_16/O
                         net (fo=1, routed)           0.727     5.209    ram/outputData_reg[0]_i_16_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.113     5.322 r  ram/outputData_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     5.322    ram/outputData_reg[0]_i_6_n_0
    SLICE_X50Y29         MUXF7 (Prop_muxf7_I0_O)      0.062     5.384 r  ram/outputData_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     5.384    ram/outputData_reg[0]_i_3_n_0
    SLICE_X50Y29         MUXF8 (Prop_muxf8_I1_O)      0.019     5.403 r  ram/outputData_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.403    ram/data[0]
    SLICE_X50Y29         LDCE                                         r  ram/outputData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.536     2.982    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.056     3.038 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.712     4.750    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.055     4.805 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.471     5.276    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X50Y29         LDCE                                         f  ram/outputData_reg[0]/G
                         clock pessimism             -0.188     5.088    
    SLICE_X50Y29         LDCE (Hold_ldce_G_D)         0.212     5.300    ram/outputData_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.300    
                         arrival time                           5.403    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            ram/data_reg[2007][0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        16.642ns  (logic 2.190ns (13.158%)  route 14.453ns (86.842%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        16.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    16.305ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           4.150     5.570    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.100     5.670 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.832     8.501    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.122     8.623 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          2.696    11.319    fetch/instr_reg[3]_0
    SLICE_X108Y29        LUT4 (Prop_lut4_I0_O)        0.284    11.603 r  fetch/dataBus_OBUFT[0]_inst_i_5/O
                         net (fo=3, routed)           1.356    12.960    fetch/dataBus_TRI[0]
    SLICE_X111Y28        LUT2 (Prop_lut2_I1_O)        0.264    13.224 f  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4099, routed)        3.419    16.642    ram/D[0]
    SLICE_X49Y61         LDCE                                         f  ram/data_reg[2007][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841     6.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124     6.455 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.121     8.576    fetch/orNotChipSelect
    SLICE_X54Y33         LUT2 (Prop_lut2_I0_O)        0.124     8.700 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         2.421    11.121    fetch/p_1_out
    SLICE_X26Y50         LUT4 (Prop_lut4_I2_O)        0.116    11.237 r  fetch/data_reg[2047][3]_i_2/O
                         net (fo=64, routed)          4.123    15.359    programCounter/data_reg[2028][3]
    SLICE_X49Y61         LUT5 (Prop_lut5_I1_O)        0.328    15.687 f  programCounter/data_reg[2007][3]_i_1/O
                         net (fo=4, routed)           0.618    16.305    ram/outputData_reg[3]_i_1208_0[0]
    SLICE_X49Y61         LDCE                                         f  ram/data_reg[2007][0]/G
                         clock pessimism              0.000    16.305    
                         clock uncertainty            0.035    16.341    
    SLICE_X49Y61         LDCE (Hold_ldce_G_D)         0.192    16.533    ram/data_reg[2007][0]
  -------------------------------------------------------------------
                         required time                        -16.533    
                         arrival time                          16.642    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            ram/data_reg[1533][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        15.940ns  (logic 2.005ns (12.577%)  route 13.935ns (87.423%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        15.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           4.150     5.570    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.100     5.670 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.832     8.501    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.122     8.623 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          2.824    11.447    fetch/instr_reg[3]_0
    SLICE_X108Y30        LUT4 (Prop_lut4_I0_O)        0.263    11.710 r  fetch/dataBus_OBUFT[2]_inst_i_5/O
                         net (fo=2, routed)           1.519    13.229    fetch/dataBus_TRI[2]
    SLICE_X108Y30        LUT2 (Prop_lut2_I1_O)        0.100    13.329 f  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4103, routed)        2.611    15.940    ram/D[2]
    SLICE_X66Y77         LDCE                                         f  ram/data_reg[1533][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841     6.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124     6.455 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          2.078     8.533    fetch/orNotChipSelect
    SLICE_X71Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.657 f  fetch/data_reg[1407][3]_i_2/O
                         net (fo=82, routed)          1.632    10.289    fetch/data_reg[1407][3]_i_2_n_0
    SLICE_X66Y58         LUT4 (Prop_lut4_I0_O)        0.150    10.439 r  fetch/data_reg[1535][3]_i_2/O
                         net (fo=99, routed)          4.094    14.534    programCounter/data_reg[1444][3]
    SLICE_X66Y74         LUT5 (Prop_lut5_I1_O)        0.328    14.862 f  programCounter/data_reg[1533][3]_i_1/O
                         net (fo=4, routed)           0.686    15.547    ram/outputData_reg[3]_i_1330_2[0]
    SLICE_X66Y77         LDCE                                         f  ram/data_reg[1533][2]/G
                         clock pessimism              0.000    15.547    
                         clock uncertainty            0.035    15.583    
    SLICE_X66Y77         LDCE (Hold_ldce_G_D)         0.243    15.826    ram/data_reg[1533][2]
  -------------------------------------------------------------------
                         required time                        -15.826    
                         arrival time                          15.940    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nibbler_clk
Waveform(ns):       { 0.000 143.000 }
Period(ns):         286.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         286.000     283.845    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         286.000     285.000    SLICE_X113Y27  a/dataOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         286.000     285.000    SLICE_X106Y33  fetch/instr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         286.000     285.000    SLICE_X106Y33  fetch/instr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         286.000     285.000    SLICE_X106Y33  fetch/instr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         286.000     285.000    SLICE_X106Y33  fetch/instr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         286.000     285.000    SLICE_X56Y31   fetch/operand_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         286.000     285.000    SLICE_X70Y47   fetch/operand_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         286.000     285.000    SLICE_X65Y39   fetch/operand_reg[0]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         286.000     285.000    SLICE_X50Y48   fetch/operand_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         143.000     142.500    SLICE_X113Y27  a/dataOut_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         143.000     142.500    SLICE_X113Y27  a/dataOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         143.000     142.500    SLICE_X106Y33  fetch/instr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         143.000     142.500    SLICE_X106Y33  fetch/instr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         143.000     142.500    SLICE_X106Y33  fetch/instr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         143.000     142.500    SLICE_X106Y33  fetch/instr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         143.000     142.500    SLICE_X106Y33  fetch/instr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         143.000     142.500    SLICE_X106Y33  fetch/instr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         143.000     142.500    SLICE_X106Y33  fetch/instr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         143.000     142.500    SLICE_X106Y33  fetch/instr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         143.000     142.500    SLICE_X113Y27  a/dataOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         143.000     142.500    SLICE_X113Y27  a/dataOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         143.000     142.500    SLICE_X106Y33  fetch/instr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         143.000     142.500    SLICE_X106Y33  fetch/instr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         143.000     142.500    SLICE_X106Y33  fetch/instr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         143.000     142.500    SLICE_X106Y33  fetch/instr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         143.000     142.500    SLICE_X106Y33  fetch/instr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         143.000     142.500    SLICE_X106Y33  fetch/instr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         143.000     142.500    SLICE_X106Y33  fetch/instr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         143.000     142.500    SLICE_X106Y33  fetch/instr_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            aluResult[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.644ns  (logic 4.460ns (30.456%)  route 10.184ns (69.544%))
  Logic Levels:           9  (IBUF=1 LUT2=4 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 f  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, routed)           1.628     2.586    fetch/pushbuttons_IBUF[1]
    SLICE_X107Y30        LUT6 (Prop_lut6_I2_O)        0.124     2.710 f  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           1.264     3.974    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.124     4.098 f  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           3.439     7.537    fetch/dataBus_OBUF[1]
    SLICE_X111Y29        LUT2 (Prop_lut2_I0_O)        0.124     7.661 f  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, routed)        1.005     8.666    a/ffOut_OBUF[1]
    SLICE_X111Y28        LUT2 (Prop_lut2_I1_O)        0.124     8.790 f  a/aluResult_OBUF[2]_inst_i_6/O
                         net (fo=3, routed)           0.325     9.115    fetch/flagsOut_reg_0
    SLICE_X110Y27        LUT2 (Prop_lut2_I1_O)        0.124     9.239 r  fetch/aluResult_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.674     9.913    fetch/aluResult_OBUF[3]_inst_i_6_n_0
    SLICE_X109Y27        LUT6 (Prop_lut6_I0_O)        0.124    10.037 r  fetch/aluResult_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.151    10.188    fetch/aluResult_OBUF[3]_inst_i_4_n_0
    SLICE_X109Y27        LUT6 (Prop_lut6_I2_O)        0.124    10.312 r  fetch/aluResult_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           1.697    12.010    aluResult_OBUF[3]
    AA19                 OBUF (Prop_obuf_I_O)         2.634    14.644 r  aluResult_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.644    aluResult[3]
    AA19                                                              r  aluResult[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            aluResult[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.439ns  (logic 4.309ns (29.843%)  route 10.130ns (70.157%))
  Logic Levels:           8  (IBUF=1 LUT2=2 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           1.807     2.740    fetch/pushbuttons_IBUF[0]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.124     2.864 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.525     4.389    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X109Y29        LUT2 (Prop_lut2_I0_O)        0.124     4.513 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=3, routed)           3.178     7.691    fetch/dataBus_OBUF[0]
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124     7.815 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4099, routed)        0.383     8.198    fetch/ffOut_OBUF[0]
    SLICE_X111Y28        LUT3 (Prop_lut3_I2_O)        0.124     8.322 r  fetch/aluResult_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.618     8.940    fetch/aluResult_OBUF[0]_inst_i_9_n_0
    SLICE_X111Y26        LUT6 (Prop_lut6_I5_O)        0.124     9.064 r  fetch/aluResult_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.714     9.778    fetch/aluResult_OBUF[0]_inst_i_7_n_0
    SLICE_X111Y27        LUT6 (Prop_lut6_I5_O)        0.124     9.902 r  fetch/aluResult_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           1.906    11.807    aluResult_OBUF[0]
    W17                  OBUF (Prop_obuf_I_O)         2.632    14.439 r  aluResult_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.439    aluResult[0]
    W17                                                               r  aluResult[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            aluResult[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.428ns  (logic 4.333ns (30.034%)  route 10.094ns (69.966%))
  Logic Levels:           8  (IBUF=1 LUT2=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, routed)           1.628     2.586    fetch/pushbuttons_IBUF[1]
    SLICE_X107Y30        LUT6 (Prop_lut6_I2_O)        0.124     2.710 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           1.264     3.974    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.124     4.098 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           3.439     7.537    fetch/dataBus_OBUF[1]
    SLICE_X111Y29        LUT2 (Prop_lut2_I0_O)        0.124     7.661 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, routed)        1.005     8.666    a/ffOut_OBUF[1]
    SLICE_X111Y28        LUT2 (Prop_lut2_I1_O)        0.124     8.790 r  a/aluResult_OBUF[2]_inst_i_6/O
                         net (fo=3, routed)           0.655     9.445    fetch/flagsOut_reg_0
    SLICE_X113Y27        LUT6 (Prop_lut6_I4_O)        0.124     9.569 r  fetch/aluResult_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.282     9.851    fetch/aluResult_OBUF[2]_inst_i_4_n_0
    SLICE_X111Y27        LUT6 (Prop_lut6_I2_O)        0.124     9.975 r  fetch/aluResult_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.821    11.796    aluResult_OBUF[2]
    Y18                  OBUF (Prop_obuf_I_O)         2.631    14.428 r  aluResult_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.428    aluResult[2]
    Y18                                                               r  aluResult[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            aluResult[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.255ns  (logic 4.206ns (29.506%)  route 10.049ns (70.494%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 f  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, routed)           1.628     2.586    fetch/pushbuttons_IBUF[1]
    SLICE_X107Y30        LUT6 (Prop_lut6_I2_O)        0.124     2.710 f  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           1.264     3.974    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.124     4.098 f  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           3.439     7.537    fetch/dataBus_OBUF[1]
    SLICE_X111Y29        LUT2 (Prop_lut2_I0_O)        0.124     7.661 f  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, routed)        1.601     9.262    fetch/ffOut_OBUF[1]
    SLICE_X111Y28        LUT6 (Prop_lut6_I1_O)        0.124     9.386 r  fetch/aluResult_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.298     9.684    fetch/aluResult_OBUF[1]_inst_i_6_n_0
    SLICE_X111Y26        LUT6 (Prop_lut6_I5_O)        0.124     9.808 r  fetch/aluResult_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           1.819    11.627    aluResult_OBUF[1]
    AA18                 OBUF (Prop_obuf_I_O)         2.628    14.255 r  aluResult_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.255    aluResult[1]
    AA18                                                              r  aluResult[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            ffOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.754ns  (logic 3.929ns (30.806%)  route 8.825ns (69.194%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           1.807     2.740    fetch/pushbuttons_IBUF[0]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.124     2.864 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.525     4.389    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X109Y29        LUT2 (Prop_lut2_I0_O)        0.124     4.513 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=3, routed)           3.178     7.691    fetch/dataBus_OBUF[0]
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124     7.815 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4099, routed)        2.315    10.130    ffOut_OBUF[0]
    Y20                  OBUFT (Prop_obuft_I_O)       2.624    12.754 r  ffOut_OBUFT[0]_inst/O
                         net (fo=0)                   0.000    12.754    ffOut[0]
    Y20                                                               r  ffOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            ffOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.667ns  (logic 3.988ns (31.481%)  route 8.679ns (68.519%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, routed)           2.011     2.986    fetch/pushbuttons_IBUF[2]
    SLICE_X107Y30        LUT6 (Prop_lut6_I2_O)        0.124     3.110 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.267     4.378    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X108Y30        LUT2 (Prop_lut2_I0_O)        0.124     4.502 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, routed)           2.992     7.494    fetch/dataBus_OBUF[2]
    SLICE_X108Y30        LUT2 (Prop_lut2_I0_O)        0.124     7.618 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4103, routed)        2.409    10.027    ffOut_OBUF[2]
    AA21                 OBUFT (Prop_obuft_I_O)       2.640    12.667 r  ffOut_OBUFT[2]_inst/O
                         net (fo=0)                   0.000    12.667    ffOut[2]
    AA21                                                              r  ffOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            ffOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.479ns  (logic 3.981ns (31.902%)  route 8.498ns (68.098%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, routed)           1.628     2.586    fetch/pushbuttons_IBUF[1]
    SLICE_X107Y30        LUT6 (Prop_lut6_I2_O)        0.124     2.710 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           1.264     3.974    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.124     4.098 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           3.439     7.537    fetch/dataBus_OBUF[1]
    SLICE_X111Y29        LUT2 (Prop_lut2_I0_O)        0.124     7.661 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, routed)        2.167     9.828    ffOut_OBUF[1]
    AB21                 OBUFT (Prop_obuft_I_O)       2.651    12.479 r  ffOut_OBUFT[1]_inst/O
                         net (fo=0)                   0.000    12.479    ffOut[1]
    AB21                                                              r  ffOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[3]
                            (input port)
  Destination:            ffOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.431ns  (logic 3.966ns (31.905%)  route 8.465ns (68.095%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  pushbuttons[3] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  pushbuttons_IBUF[3]_inst/O
                         net (fo=1, routed)           1.819     2.763    fetch/pushbuttons_IBUF[3]
    SLICE_X107Y29        LUT6 (Prop_lut6_I2_O)        0.124     2.887 r  fetch/dataBus_OBUFT[3]_inst_i_3/O
                         net (fo=1, routed)           1.344     4.231    fetch/dataBus_OBUFT[3]_inst_i_3_n_0
    SLICE_X108Y29        LUT2 (Prop_lut2_I0_O)        0.124     4.355 r  fetch/dataBus_OBUFT[3]_inst_i_1/O
                         net (fo=2, routed)           3.296     7.651    fetch/dataBus_OBUF[3]
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.124     7.775 r  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=4101, routed)        2.006     9.781    ffOut_OBUF[3]
    AB22                 OBUFT (Prop_obuft_I_O)       2.650    12.431 r  ffOut_OBUFT[3]_inst/O
                         net (fo=0)                   0.000    12.431    ffOut[3]
    AB22                                                              r  ffOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            dataBus[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.094ns  (logic 3.828ns (37.918%)  route 6.267ns (62.082%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           1.807     2.740    fetch/pushbuttons_IBUF[0]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.124     2.864 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.525     4.389    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X109Y29        LUT2 (Prop_lut2_I0_O)        0.124     4.513 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=3, routed)           2.935     7.448    dataBus_OBUF[0]
    Y19                  OBUFT (Prop_obuft_I_O)       2.646    10.094 r  dataBus_OBUFT[0]_inst/O
                         net (fo=0)                   0.000    10.094    dataBus[0]
    Y19                                                               r  dataBus[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            dataBus[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.820ns  (logic 3.853ns (43.689%)  route 4.967ns (56.311%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, routed)           2.011     2.986    fetch/pushbuttons_IBUF[2]
    SLICE_X107Y30        LUT6 (Prop_lut6_I2_O)        0.124     3.110 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.267     4.378    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X108Y30        LUT2 (Prop_lut2_I0_O)        0.124     4.502 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, routed)           1.688     6.190    dataBus_OBUF[2]
    AB19                 OBUFT (Prop_obuft_I_O)       2.630     8.820 r  dataBus_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     8.820    dataBus[2]
    AB19                                                              r  dataBus[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            dataBus[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.035ns  (logic 1.434ns (47.240%)  route 1.601ns (52.760%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, routed)           0.641     0.828    fetch/pushbuttons_IBUF[1]
    SLICE_X107Y30        LUT6 (Prop_lut6_I2_O)        0.045     0.873 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           0.554     1.427    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.045     1.472 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           0.406     1.878    dataBus_OBUF[1]
    AB20                 OBUFT (Prop_obuft_I_O)       1.157     3.035 r  dataBus_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     3.035    dataBus[1]
    AB20                                                              r  dataBus[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            dataBus[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.105ns  (logic 1.441ns (46.399%)  route 1.665ns (53.601%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, routed)           0.768     0.972    fetch/pushbuttons_IBUF[2]
    SLICE_X107Y30        LUT6 (Prop_lut6_I2_O)        0.045     1.017 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           0.542     1.560    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X108Y30        LUT2 (Prop_lut2_I0_O)        0.045     1.605 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, routed)           0.354     1.959    dataBus_OBUF[2]
    AB19                 OBUFT (Prop_obuft_I_O)       1.146     3.105 r  dataBus_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     3.105    dataBus[2]
    AB19                                                              r  dataBus[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[3]
                            (input port)
  Destination:            dataBus[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.110ns  (logic 1.405ns (45.191%)  route 1.705ns (54.809%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  pushbuttons[3] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  pushbuttons_IBUF[3]_inst/O
                         net (fo=1, routed)           0.738     0.911    fetch/pushbuttons_IBUF[3]
    SLICE_X107Y29        LUT6 (Prop_lut6_I2_O)        0.045     0.956 r  fetch/dataBus_OBUFT[3]_inst_i_3/O
                         net (fo=1, routed)           0.565     1.521    fetch/dataBus_OBUFT[3]_inst_i_3_n_0
    SLICE_X108Y29        LUT2 (Prop_lut2_I0_O)        0.045     1.566 r  fetch/dataBus_OBUFT[3]_inst_i_1/O
                         net (fo=2, routed)           0.403     1.968    dataBus_OBUF[3]
    Y21                  OBUFT (Prop_obuft_I_O)       1.142     3.110 r  dataBus_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     3.110    dataBus[3]
    Y21                                                               r  dataBus[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            dataBus[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.681ns  (logic 1.415ns (38.450%)  route 2.266ns (61.550%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           0.728     0.890    fetch/pushbuttons_IBUF[0]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.045     0.935 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           0.537     1.472    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X109Y29        LUT2 (Prop_lut2_I0_O)        0.045     1.517 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=3, routed)           1.001     2.518    dataBus_OBUF[0]
    Y19                  OBUFT (Prop_obuft_I_O)       1.163     3.681 r  dataBus_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     3.681    dataBus[0]
    Y19                                                               r  dataBus[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            aluResult[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.711ns  (logic 1.532ns (41.290%)  route 2.179ns (58.710%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           0.728     0.890    fetch/pushbuttons_IBUF[0]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.045     0.935 f  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           0.537     1.472    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X109Y29        LUT2 (Prop_lut2_I0_O)        0.045     1.517 f  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=3, routed)           0.234     1.751    fetch/dataBus_OBUF[0]
    SLICE_X108Y29        LUT2 (Prop_lut2_I0_O)        0.045     1.796 f  fetch/ffOut_OBUFT[0]_inst_i_1_replica/O
                         net (fo=9, routed)           0.099     1.895    fetch/ffOut_OBUF[0]_repN
    SLICE_X108Y29        LUT3 (Prop_lut3_I2_O)        0.045     1.940 r  fetch/aluResult_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.199     2.139    fetch/aluResult_OBUF[1]_inst_i_2_n_0
    SLICE_X111Y26        LUT6 (Prop_lut6_I0_O)        0.045     2.184 r  fetch/aluResult_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.382     2.566    aluResult_OBUF[1]
    AA18                 OBUF (Prop_obuf_I_O)         1.145     3.711 r  aluResult_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.711    aluResult[1]
    AA18                                                              r  aluResult[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            aluResult[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.741ns  (logic 1.535ns (41.045%)  route 2.205ns (58.955%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           0.728     0.890    fetch/pushbuttons_IBUF[0]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.045     0.935 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           0.537     1.472    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X109Y29        LUT2 (Prop_lut2_I0_O)        0.045     1.517 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=3, routed)           0.234     1.751    fetch/dataBus_OBUF[0]
    SLICE_X108Y29        LUT2 (Prop_lut2_I0_O)        0.045     1.796 r  fetch/ffOut_OBUFT[0]_inst_i_1_replica/O
                         net (fo=9, routed)           0.225     2.021    fetch/ffOut_OBUF[0]_repN
    SLICE_X113Y27        LUT6 (Prop_lut6_I0_O)        0.045     2.066 r  fetch/aluResult_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.093     2.160    fetch/aluResult_OBUF[2]_inst_i_4_n_0
    SLICE_X111Y27        LUT6 (Prop_lut6_I2_O)        0.045     2.205 r  fetch/aluResult_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.388     2.593    aluResult_OBUF[2]
    Y18                  OBUF (Prop_obuf_I_O)         1.148     3.741 r  aluResult_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.741    aluResult[2]
    Y18                                                               r  aluResult[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            aluResult[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.855ns  (logic 1.538ns (39.896%)  route 2.317ns (60.104%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           0.728     0.890    fetch/pushbuttons_IBUF[0]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.045     0.935 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           0.537     1.472    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X109Y29        LUT2 (Prop_lut2_I0_O)        0.045     1.517 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=3, routed)           0.234     1.751    fetch/dataBus_OBUF[0]
    SLICE_X108Y29        LUT2 (Prop_lut2_I0_O)        0.045     1.796 r  fetch/ffOut_OBUFT[0]_inst_i_1_replica/O
                         net (fo=9, routed)           0.261     2.057    fetch/ffOut_OBUF[0]_repN
    SLICE_X110Y28        LUT5 (Prop_lut5_I0_O)        0.045     2.102 r  fetch/aluResult_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.194     2.296    fetch/aluResult_OBUF[3]_inst_i_5_n_0
    SLICE_X109Y27        LUT6 (Prop_lut6_I3_O)        0.045     2.341 r  fetch/aluResult_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.363     2.704    aluResult_OBUF[3]
    AA19                 OBUF (Prop_obuf_I_O)         1.151     3.855 r  aluResult_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.855    aluResult[3]
    AA19                                                              r  aluResult[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            aluResult[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.015ns  (logic 1.581ns (39.376%)  route 2.434ns (60.624%))
  Logic Levels:           8  (IBUF=1 LUT2=3 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           0.728     0.890    fetch/pushbuttons_IBUF[0]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.045     0.935 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           0.537     1.472    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X109Y29        LUT2 (Prop_lut2_I0_O)        0.045     1.517 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=3, routed)           0.234     1.751    fetch/dataBus_OBUF[0]
    SLICE_X108Y29        LUT2 (Prop_lut2_I0_O)        0.045     1.796 r  fetch/ffOut_OBUFT[0]_inst_i_1_replica/O
                         net (fo=9, routed)           0.201     1.997    fetch/ffOut_OBUF[0]_repN
    SLICE_X110Y28        LUT2 (Prop_lut2_I0_O)        0.045     2.042 r  fetch/aluResult_OBUF[0]_inst_i_8/O
                         net (fo=2, routed)           0.117     2.159    fetch/aluResult_OBUF[0]_inst_i_8_n_0
    SLICE_X111Y27        LUT3 (Prop_lut3_I2_O)        0.045     2.204 r  fetch/aluResult_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.159     2.363    fetch/aluResult_OBUF[0]_inst_i_3_n_0
    SLICE_X111Y27        LUT6 (Prop_lut6_I1_O)        0.045     2.408 r  fetch/aluResult_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.459     2.866    aluResult_OBUF[0]
    W17                  OBUF (Prop_obuf_I_O)         1.149     4.015 r  aluResult_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.015    aluResult[0]
    W17                                                               r  aluResult[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[3]
                            (input port)
  Destination:            ffOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.741ns  (logic 1.475ns (31.103%)  route 3.267ns (68.897%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  pushbuttons[3] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  pushbuttons_IBUF[3]_inst/O
                         net (fo=1, routed)           0.738     0.911    fetch/pushbuttons_IBUF[3]
    SLICE_X107Y29        LUT6 (Prop_lut6_I2_O)        0.045     0.956 r  fetch/dataBus_OBUFT[3]_inst_i_3/O
                         net (fo=1, routed)           0.565     1.521    fetch/dataBus_OBUFT[3]_inst_i_3_n_0
    SLICE_X108Y29        LUT2 (Prop_lut2_I0_O)        0.045     1.566 r  fetch/dataBus_OBUFT[3]_inst_i_1/O
                         net (fo=2, routed)           1.418     2.984    fetch/dataBus_OBUF[3]
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.045     3.029 r  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=4101, routed)        0.546     3.575    ffOut_OBUF[3]
    AB22                 OBUFT (Prop_obuft_I_O)       1.166     4.741 r  ffOut_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     4.741    ffOut[3]
    AB22                                                              r  ffOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            ffOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.837ns  (logic 1.438ns (29.729%)  route 3.399ns (70.271%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           0.728     0.890    fetch/pushbuttons_IBUF[0]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.045     0.935 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           0.537     1.472    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X109Y29        LUT2 (Prop_lut2_I0_O)        0.045     1.517 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=3, routed)           1.448     2.965    fetch/dataBus_OBUF[0]
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.045     3.010 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4099, routed)        0.686     3.696    ffOut_OBUF[0]
    Y20                  OBUFT (Prop_obuft_I_O)       1.141     4.837 r  ffOut_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     4.837    ffOut[0]
    Y20                                                               r  ffOut[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  nibbler_clk
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ram/outputData_reg[1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            aluResult[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.826ns  (logic 3.840ns (25.900%)  route 10.986ns (74.100%))
  Logic Levels:           8  (LUT2=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   144.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841   149.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124   149.455 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.322   152.777    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.152   152.929 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.763   153.693    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X49Y30         LDCE                                         r  ram/outputData_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   143.238   296.931    
    SLICE_X49Y30                                      0.000   296.931 f  ram/outputData_reg[1]/D
    SLICE_X49Y30         LDCE (DToQ_ldce_D_Q)         0.338   297.269 f  ram/outputData_reg[1]/Q
                         net (fo=1, routed)           2.431   299.700    fetch/dataBus_OBUFT[3]_inst_i_1_0[1]
    SLICE_X107Y30        LUT6 (Prop_lut6_I0_O)        0.124   299.824 f  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           1.264   301.087    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.124   301.211 f  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           3.439   304.650    fetch/dataBus_OBUF[1]
    SLICE_X111Y29        LUT2 (Prop_lut2_I0_O)        0.124   304.774 f  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, routed)        1.005   305.779    a/ffOut_OBUF[1]
    SLICE_X111Y28        LUT2 (Prop_lut2_I1_O)        0.124   305.903 f  a/aluResult_OBUF[2]_inst_i_6/O
                         net (fo=3, routed)           0.325   306.229    fetch/flagsOut_reg_0
    SLICE_X110Y27        LUT2 (Prop_lut2_I1_O)        0.124   306.353 r  fetch/aluResult_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.674   307.026    fetch/aluResult_OBUF[3]_inst_i_6_n_0
    SLICE_X109Y27        LUT6 (Prop_lut6_I0_O)        0.124   307.150 r  fetch/aluResult_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.151   307.301    fetch/aluResult_OBUF[3]_inst_i_4_n_0
    SLICE_X109Y27        LUT6 (Prop_lut6_I2_O)        0.124   307.425 r  fetch/aluResult_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           1.697   309.123    aluResult_OBUF[3]
    AA19                 OBUF (Prop_obuf_I_O)         2.634   311.757 r  aluResult_OBUF[3]_inst/O
                         net (fo=0)                   0.000   311.757    aluResult[3]
    AA19                                                              r  aluResult[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            aluResult[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.610ns  (logic 3.713ns (25.416%)  route 10.897ns (74.584%))
  Logic Levels:           7  (LUT2=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   144.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841   149.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124   149.455 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.322   152.777    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.152   152.929 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.763   153.693    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X49Y30         LDCE                                         r  ram/outputData_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   143.238   296.931    
    SLICE_X49Y30                                      0.000   296.931 r  ram/outputData_reg[1]/D
    SLICE_X49Y30         LDCE (DToQ_ldce_D_Q)         0.338   297.269 r  ram/outputData_reg[1]/Q
                         net (fo=1, routed)           2.431   299.700    fetch/dataBus_OBUFT[3]_inst_i_1_0[1]
    SLICE_X107Y30        LUT6 (Prop_lut6_I0_O)        0.124   299.824 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           1.264   301.087    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.124   301.211 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           3.439   304.650    fetch/dataBus_OBUF[1]
    SLICE_X111Y29        LUT2 (Prop_lut2_I0_O)        0.124   304.774 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, routed)        1.005   305.779    a/ffOut_OBUF[1]
    SLICE_X111Y28        LUT2 (Prop_lut2_I1_O)        0.124   305.903 r  a/aluResult_OBUF[2]_inst_i_6/O
                         net (fo=3, routed)           0.655   306.558    fetch/flagsOut_reg_0
    SLICE_X113Y27        LUT6 (Prop_lut6_I4_O)        0.124   306.682 r  fetch/aluResult_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.282   306.965    fetch/aluResult_OBUF[2]_inst_i_4_n_0
    SLICE_X111Y27        LUT6 (Prop_lut6_I2_O)        0.124   307.089 r  fetch/aluResult_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.821   308.910    aluResult_OBUF[2]
    Y18                  OBUF (Prop_obuf_I_O)         2.631   311.541 r  aluResult_OBUF[2]_inst/O
                         net (fo=0)                   0.000   311.541    aluResult[2]
    Y18                                                               r  aluResult[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            aluResult[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.289ns  (logic 3.714ns (25.993%)  route 10.575ns (74.007%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   144.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841   149.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124   149.455 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.322   152.777    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.152   152.929 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.943   153.873    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X50Y29         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   143.280   297.153    
    SLICE_X50Y29                                      0.000   297.153 r  ram/outputData_reg[0]/D
    SLICE_X50Y29         LDCE (DToQ_ldce_D_Q)         0.338   297.491 r  ram/outputData_reg[0]/Q
                         net (fo=1, routed)           2.251   299.742    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
    SLICE_X109Y29        LUT6 (Prop_lut6_I0_O)        0.124   299.866 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.525   301.391    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X109Y29        LUT2 (Prop_lut2_I0_O)        0.124   301.515 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=3, routed)           3.178   304.693    fetch/dataBus_OBUF[0]
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124   304.817 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4099, routed)        0.383   305.200    fetch/ffOut_OBUF[0]
    SLICE_X111Y28        LUT3 (Prop_lut3_I2_O)        0.124   305.324 r  fetch/aluResult_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.618   305.942    fetch/aluResult_OBUF[0]_inst_i_9_n_0
    SLICE_X111Y26        LUT6 (Prop_lut6_I5_O)        0.124   306.066 r  fetch/aluResult_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.714   306.779    fetch/aluResult_OBUF[0]_inst_i_7_n_0
    SLICE_X111Y27        LUT6 (Prop_lut6_I5_O)        0.124   306.903 r  fetch/aluResult_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           1.906   308.809    aluResult_OBUF[0]
    W17                  OBUF (Prop_obuf_I_O)         2.632   311.441 r  aluResult_OBUF[0]_inst/O
                         net (fo=0)                   0.000   311.441    aluResult[0]
    W17                                                               r  aluResult[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            aluResult[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.438ns  (logic 3.586ns (24.839%)  route 10.852ns (75.161%))
  Logic Levels:           6  (LUT2=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   144.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841   149.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124   149.455 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.322   152.777    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.152   152.929 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.763   153.693    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X49Y30         LDCE                                         r  ram/outputData_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   143.238   296.931    
    SLICE_X49Y30                                      0.000   296.931 f  ram/outputData_reg[1]/D
    SLICE_X49Y30         LDCE (DToQ_ldce_D_Q)         0.338   297.269 f  ram/outputData_reg[1]/Q
                         net (fo=1, routed)           2.431   299.700    fetch/dataBus_OBUFT[3]_inst_i_1_0[1]
    SLICE_X107Y30        LUT6 (Prop_lut6_I0_O)        0.124   299.824 f  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           1.264   301.087    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.124   301.211 f  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           3.439   304.650    fetch/dataBus_OBUF[1]
    SLICE_X111Y29        LUT2 (Prop_lut2_I0_O)        0.124   304.774 f  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, routed)        1.601   306.375    fetch/ffOut_OBUF[1]
    SLICE_X111Y28        LUT6 (Prop_lut6_I1_O)        0.124   306.499 r  fetch/aluResult_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.298   306.797    fetch/aluResult_OBUF[1]_inst_i_6_n_0
    SLICE_X111Y26        LUT6 (Prop_lut6_I5_O)        0.124   306.921 r  fetch/aluResult_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           1.819   308.740    aluResult_OBUF[1]
    AA18                 OBUF (Prop_obuf_I_O)         2.628   311.368 r  aluResult_OBUF[1]_inst/O
                         net (fo=0)                   0.000   311.368    aluResult[1]
    AA18                                                              r  aluResult[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            ffOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.603ns  (logic 3.334ns (26.452%)  route 9.269ns (73.547%))
  Logic Levels:           4  (LUT2=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   144.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841   149.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124   149.455 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.322   152.777    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.152   152.929 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.943   153.873    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X50Y29         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   143.280   297.153    
    SLICE_X50Y29                                      0.000   297.153 r  ram/outputData_reg[0]/D
    SLICE_X50Y29         LDCE (DToQ_ldce_D_Q)         0.338   297.491 r  ram/outputData_reg[0]/Q
                         net (fo=1, routed)           2.251   299.742    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
    SLICE_X109Y29        LUT6 (Prop_lut6_I0_O)        0.124   299.866 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.525   301.391    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X109Y29        LUT2 (Prop_lut2_I0_O)        0.124   301.515 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=3, routed)           3.178   304.693    fetch/dataBus_OBUF[0]
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124   304.817 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4099, routed)        2.315   307.132    ffOut_OBUF[0]
    Y20                  OBUFT (Prop_obuft_I_O)       2.624   309.756 r  ffOut_OBUFT[0]_inst/O
                         net (fo=0)                   0.000   309.756    ffOut[0]
    Y20                                                               r  ffOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            ffOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.662ns  (logic 3.361ns (26.546%)  route 9.301ns (73.454%))
  Logic Levels:           4  (LUT2=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   144.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841   149.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124   149.455 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.322   152.777    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.152   152.929 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.763   153.693    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X49Y30         LDCE                                         r  ram/outputData_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   143.238   296.931    
    SLICE_X49Y30                                      0.000   296.931 r  ram/outputData_reg[1]/D
    SLICE_X49Y30         LDCE (DToQ_ldce_D_Q)         0.338   297.269 r  ram/outputData_reg[1]/Q
                         net (fo=1, routed)           2.431   299.700    fetch/dataBus_OBUFT[3]_inst_i_1_0[1]
    SLICE_X107Y30        LUT6 (Prop_lut6_I0_O)        0.124   299.824 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           1.264   301.087    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.124   301.211 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           3.439   304.650    fetch/dataBus_OBUF[1]
    SLICE_X111Y29        LUT2 (Prop_lut2_I0_O)        0.124   304.774 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, routed)        2.167   306.941    ffOut_OBUF[1]
    AB21                 OBUFT (Prop_obuft_I_O)       2.651   309.593 r  ffOut_OBUFT[1]_inst/O
                         net (fo=0)                   0.000   309.593    ffOut[1]
    AB21                                                              r  ffOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            ffOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.181ns  (logic 3.360ns (27.581%)  route 8.821ns (72.419%))
  Logic Levels:           4  (LUT2=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   144.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841   149.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124   149.455 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.322   152.777    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.152   152.929 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.943   153.873    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X51Y29         LDCE                                         r  ram/outputData_reg[3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   143.238   297.111    
    SLICE_X51Y29                                      0.000   297.111 r  ram/outputData_reg[3]/D
    SLICE_X51Y29         LDCE (DToQ_ldce_D_Q)         0.338   297.449 r  ram/outputData_reg[3]/Q
                         net (fo=1, routed)           2.175   299.624    fetch/dataBus_OBUFT[3]_inst_i_1_0[3]
    SLICE_X107Y29        LUT6 (Prop_lut6_I0_O)        0.124   299.748 r  fetch/dataBus_OBUFT[3]_inst_i_3/O
                         net (fo=1, routed)           1.344   301.091    fetch/dataBus_OBUFT[3]_inst_i_3_n_0
    SLICE_X108Y29        LUT2 (Prop_lut2_I0_O)        0.124   301.215 r  fetch/dataBus_OBUFT[3]_inst_i_1/O
                         net (fo=2, routed)           3.296   304.512    fetch/dataBus_OBUF[3]
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.124   304.636 r  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=4101, routed)        2.006   306.642    ffOut_OBUF[3]
    AB22                 OBUFT (Prop_obuft_I_O)       2.650   309.291 r  ffOut_OBUFT[3]_inst/O
                         net (fo=0)                   0.000   309.291    ffOut[3]
    AB22                                                              r  ffOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            ffOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.929ns  (logic 3.350ns (28.082%)  route 8.579ns (71.918%))
  Logic Levels:           4  (LUT2=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   144.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841   149.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124   149.455 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.322   152.777    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.152   152.929 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.989   153.918    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X50Y30         LDCE                                         r  ram/outputData_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   143.280   297.198    
    SLICE_X50Y30                                      0.000   297.198 r  ram/outputData_reg[2]/D
    SLICE_X50Y30         LDCE (DToQ_ldce_D_Q)         0.338   297.536 r  ram/outputData_reg[2]/Q
                         net (fo=1, routed)           1.910   299.446    fetch/dataBus_OBUFT[3]_inst_i_1_0[2]
    SLICE_X107Y30        LUT6 (Prop_lut6_I0_O)        0.124   299.570 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.267   300.838    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X108Y30        LUT2 (Prop_lut2_I0_O)        0.124   300.962 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, routed)           2.992   303.954    fetch/dataBus_OBUF[2]
    SLICE_X108Y30        LUT2 (Prop_lut2_I0_O)        0.124   304.078 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4103, routed)        2.409   306.487    ffOut_OBUF[2]
    AA21                 OBUFT (Prop_obuft_I_O)       2.640   309.127 r  ffOut_OBUFT[2]_inst/O
                         net (fo=0)                   0.000   309.127    ffOut[2]
    AA21                                                              r  ffOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            dataBus[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.944ns  (logic 3.232ns (32.508%)  route 6.711ns (67.492%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   144.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841   149.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124   149.455 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.322   152.777    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.152   152.929 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.943   153.873    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X50Y29         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   143.280   297.153    
    SLICE_X50Y29                                      0.000   297.153 r  ram/outputData_reg[0]/D
    SLICE_X50Y29         LDCE (DToQ_ldce_D_Q)         0.338   297.491 r  ram/outputData_reg[0]/Q
                         net (fo=1, routed)           2.251   299.742    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
    SLICE_X109Y29        LUT6 (Prop_lut6_I0_O)        0.124   299.866 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.525   301.391    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X109Y29        LUT2 (Prop_lut2_I0_O)        0.124   301.515 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=3, routed)           2.935   304.450    dataBus_OBUF[0]
    Y19                  OBUFT (Prop_obuft_I_O)       2.646   307.096 r  dataBus_OBUFT[0]_inst/O
                         net (fo=0)                   0.000   307.096    dataBus[0]
    Y19                                                               r  dataBus[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            dataBus[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.784ns  (logic 3.226ns (36.728%)  route 5.558ns (63.272%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    143.000   143.000 f  
    Y9                                                0.000   143.000 f  clk (IN)
                         net (fo=0)                   0.000   143.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   144.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.841   149.331    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.124   149.455 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          3.322   152.777    fetch/orNotChipSelect
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.152   152.929 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, routed)          0.763   153.693    ram/dataBus_OBUFT[0]_inst_i_3[0]
    SLICE_X49Y30         LDCE                                         r  ram/outputData_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   143.238   296.931    
    SLICE_X49Y30                                      0.000   296.931 r  ram/outputData_reg[1]/D
    SLICE_X49Y30         LDCE (DToQ_ldce_D_Q)         0.338   297.269 r  ram/outputData_reg[1]/Q
                         net (fo=1, routed)           2.431   299.700    fetch/dataBus_OBUFT[3]_inst_i_1_0[1]
    SLICE_X107Y30        LUT6 (Prop_lut6_I0_O)        0.124   299.824 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           1.264   301.087    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.124   301.211 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           1.863   303.074    dataBus_OBUF[1]
    AB20                 OBUFT (Prop_obuft_I_O)       2.640   305.715 r  dataBus_OBUFT[1]_inst/O
                         net (fo=0)                   0.000   305.715    dataBus[1]
    AB20                                                              r  dataBus[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fetch/operand_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            operand[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.615ns  (logic 1.286ns (79.618%)  route 0.329ns (20.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.638     1.585    fetch/clk_IBUF_BUFG
    SLICE_X106Y41        FDRE                                         r  fetch/operand_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y41        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  fetch/operand_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           0.329     2.055    lopt_7
    W21                  OBUF (Prop_obuf_I_O)         1.145     3.200 r  operand_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.200    operand[1]
    W21                                                               r  operand[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/operand_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            operand[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.624ns  (logic 1.299ns (80.003%)  route 0.325ns (19.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.638     1.585    fetch/clk_IBUF_BUFG
    SLICE_X106Y41        FDRE                                         r  fetch/operand_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y41        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  fetch/operand_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           0.325     2.051    lopt_1
    W20                  OBUF (Prop_obuf_I_O)         1.158     3.209 r  operand_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.209    operand[2]
    W20                                                               r  operand[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/operand_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            addressCon[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.680ns  (logic 1.295ns (77.083%)  route 0.385ns (22.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.633     1.580    fetch/clk_IBUF_BUFG
    SLICE_X106Y64        FDRE                                         r  fetch/operand_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.141     1.721 r  fetch/operand_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.385     2.106    lopt
    R21                  OBUF (Prop_obuf_I_O)         1.154     3.260 r  addressCon_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.260    addressCon[10]
    R21                                                               r  addressCon[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/operand_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            operand[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.282ns (73.553%)  route 0.461ns (26.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.638     1.585    fetch/clk_IBUF_BUFG
    SLICE_X106Y40        FDRE                                         r  fetch/operand_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y40        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  fetch/operand_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.461     2.187    lopt_3
    W22                  OBUF (Prop_obuf_I_O)         1.141     3.328 r  operand_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.328    operand[3]
    W22                                                               r  operand[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 phaseModule/phaseOut_reg/C
                            (rising edge-triggered cell FDCE clocked by nibbler_clk  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            phase
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.304ns (74.168%)  route 0.454ns (25.832%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.638     1.585    phaseModule/clk_IBUF_BUFG
    SLICE_X108Y51        FDCE                                         r  phaseModule/phaseOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDCE (Prop_fdce_C_Q)         0.164     1.749 r  phaseModule/phaseOut_reg/Q
                         net (fo=90, routed)          0.454     2.203    phase_OBUF
    U21                  OBUF (Prop_obuf_I_O)         1.140     3.343 r  phase_OBUF_inst/O
                         net (fo=0)                   0.000     3.343    phase
    U21                                                               r  phase (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/instr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            instr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.280ns (72.500%)  route 0.485ns (27.500%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.634     1.581    fetch/clk_IBUF_BUFG
    SLICE_X106Y33        FDRE                                         r  fetch/instr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33        FDRE (Prop_fdre_C_Q)         0.141     1.722 r  fetch/instr_reg[2]/Q
                         net (fo=21, routed)          0.485     2.207    instr_OBUF[2]
    V18                  OBUF (Prop_obuf_I_O)         1.139     3.346 r  instr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.346    instr[2]
    V18                                                               r  instr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/dataOut_reg/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            aPort[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.789ns  (logic 1.282ns (71.682%)  route 0.507ns (28.318%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.630     1.577    a/clk_IBUF_BUFG
    SLICE_X113Y27        FDRE                                         r  a/dataOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y27        FDRE (Prop_fdre_C_Q)         0.141     1.718 r  a/dataOut_reg/Q
                         net (fo=13, routed)          0.507     2.224    aPort_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         1.141     3.365 r  aPort_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.365    aPort[0]
    U15                                                               r  aPort[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/operand_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            addressCon[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.790ns  (logic 1.285ns (71.799%)  route 0.505ns (28.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.637     1.584    fetch/clk_IBUF_BUFG
    SLICE_X106Y55        FDRE                                         r  fetch/operand_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  fetch/operand_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.505     2.230    lopt_6
    P20                  OBUF (Prop_obuf_I_O)         1.144     3.374 r  addressCon_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.374    addressCon[9]
    P20                                                               r  addressCon[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 programCounter/addressOut_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            address[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 1.292ns (71.436%)  route 0.517ns (28.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.626     1.573    programCounter/clk_IBUF_BUFG
    SLICE_X108Y24        FDRE                                         r  programCounter/addressOut_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y24        FDRE (Prop_fdre_C_Q)         0.164     1.737 r  programCounter/addressOut_reg[11]/Q
                         net (fo=2, routed)           0.517     2.253    address_OBUF[11]
    V15                  OBUF (Prop_obuf_I_O)         1.128     3.381 r  address_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.381    address[11]
    V15                                                               r  address[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 programCounter/addressOut_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@143.000ns period=286.000ns})
  Destination:            address[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.318ns (71.294%)  route 0.531ns (28.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.626     1.573    programCounter/clk_IBUF_BUFG
    SLICE_X108Y24        FDRE                                         r  programCounter/addressOut_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y24        FDRE (Prop_fdre_C_Q)         0.164     1.737 r  programCounter/addressOut_reg[10]/Q
                         net (fo=2, routed)           0.531     2.268    address_OBUF[10]
    V13                  OBUF (Prop_obuf_I_O)         1.154     3.422 r  address_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.422    address[10]
    V13                                                               r  address[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  nibbler_clk

Max Delay         16468 Endpoints
Min Delay         16468 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            ram/data_reg[318][0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.161ns  (logic 1.305ns (8.075%)  route 14.856ns (91.925%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        15.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    15.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           1.807     2.740    fetch/pushbuttons_IBUF[0]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.124     2.864 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.525     4.389    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X109Y29        LUT2 (Prop_lut2_I0_O)        0.124     4.513 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=3, routed)           3.178     7.691    fetch/dataBus_OBUF[0]
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124     7.815 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4099, routed)        8.347    16.161    ram/D[0]
    SLICE_X26Y37         LDCE                                         r  ram/data_reg[318][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           4.150     5.570    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.100     5.670 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.825     7.494    fetch/orNotChipSelect
    SLICE_X54Y33         LUT2 (Prop_lut2_I0_O)        0.100     7.594 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         1.479     9.074    fetch/p_1_out
    SLICE_X42Y48         LUT4 (Prop_lut4_I2_O)        0.121     9.195 r  fetch/data_reg[267][3]_i_3/O
                         net (fo=145, routed)         4.948    14.143    programCounter/data_reg[504][3]
    SLICE_X25Y35         LUT5 (Prop_lut5_I1_O)        0.264    14.407 f  programCounter/data_reg[318][3]_i_1/O
                         net (fo=4, routed)           0.858    15.264    ram/outputData_reg[3]_i_1026_2[0]
    SLICE_X26Y37         LDCE                                         f  ram/data_reg[318][0]/G

Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            ram/data_reg[450][1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.744ns  (logic 1.330ns (8.447%)  route 14.414ns (91.553%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        15.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    15.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, routed)           1.628     2.586    fetch/pushbuttons_IBUF[1]
    SLICE_X107Y30        LUT6 (Prop_lut6_I2_O)        0.124     2.710 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           1.264     3.974    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.124     4.098 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           3.439     7.537    fetch/dataBus_OBUF[1]
    SLICE_X111Y29        LUT2 (Prop_lut2_I0_O)        0.124     7.661 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, routed)        8.083    15.744    ram/D[1]
    SLICE_X31Y35         LDCE                                         r  ram/data_reg[450][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           4.150     5.570    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.100     5.670 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.825     7.494    fetch/orNotChipSelect
    SLICE_X54Y33         LUT2 (Prop_lut2_I0_O)        0.100     7.594 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         1.479     9.074    fetch/p_1_out
    SLICE_X42Y48         LUT4 (Prop_lut4_I2_O)        0.121     9.195 r  fetch/data_reg[267][3]_i_3/O
                         net (fo=145, routed)         5.070    14.265    programCounter/data_reg[504][3]
    SLICE_X31Y35         LUT5 (Prop_lut5_I1_O)        0.264    14.529 f  programCounter/data_reg[450][3]_i_1/O
                         net (fo=4, routed)           0.505    15.033    ram/outputData_reg[3]_i_1083_2[0]
    SLICE_X31Y35         LDCE                                         f  ram/data_reg[450][1]/G

Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            ram/data_reg[451][1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.688ns  (logic 1.330ns (8.477%)  route 14.358ns (91.523%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        15.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    15.148ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, routed)           1.628     2.586    fetch/pushbuttons_IBUF[1]
    SLICE_X107Y30        LUT6 (Prop_lut6_I2_O)        0.124     2.710 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           1.264     3.974    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.124     4.098 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           3.439     7.537    fetch/dataBus_OBUF[1]
    SLICE_X111Y29        LUT2 (Prop_lut2_I0_O)        0.124     7.661 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, routed)        8.027    15.688    ram/D[1]
    SLICE_X26Y35         LDCE                                         r  ram/data_reg[451][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           4.150     5.570    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.100     5.670 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.825     7.494    fetch/orNotChipSelect
    SLICE_X54Y33         LUT2 (Prop_lut2_I0_O)        0.100     7.594 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         1.479     9.074    fetch/p_1_out
    SLICE_X42Y48         LUT4 (Prop_lut4_I2_O)        0.121     9.195 r  fetch/data_reg[267][3]_i_3/O
                         net (fo=145, routed)         4.962    14.156    programCounter/data_reg[504][3]
    SLICE_X26Y35         LUT5 (Prop_lut5_I1_O)        0.264    14.420 f  programCounter/data_reg[451][3]_i_1/O
                         net (fo=4, routed)           0.727    15.148    ram/outputData_reg[3]_i_1083_3[0]
    SLICE_X26Y35         LDCE                                         f  ram/data_reg[451][1]/G

Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            ram/data_reg[318][1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.586ns  (logic 1.330ns (8.532%)  route 14.256ns (91.468%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        15.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    15.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, routed)           1.628     2.586    fetch/pushbuttons_IBUF[1]
    SLICE_X107Y30        LUT6 (Prop_lut6_I2_O)        0.124     2.710 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           1.264     3.974    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.124     4.098 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           3.439     7.537    fetch/dataBus_OBUF[1]
    SLICE_X111Y29        LUT2 (Prop_lut2_I0_O)        0.124     7.661 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, routed)        7.926    15.586    ram/D[1]
    SLICE_X25Y38         LDCE                                         r  ram/data_reg[318][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           4.150     5.570    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.100     5.670 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.825     7.494    fetch/orNotChipSelect
    SLICE_X54Y33         LUT2 (Prop_lut2_I0_O)        0.100     7.594 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         1.479     9.074    fetch/p_1_out
    SLICE_X42Y48         LUT4 (Prop_lut4_I2_O)        0.121     9.195 r  fetch/data_reg[267][3]_i_3/O
                         net (fo=145, routed)         4.948    14.143    programCounter/data_reg[504][3]
    SLICE_X25Y35         LUT5 (Prop_lut5_I1_O)        0.264    14.407 f  programCounter/data_reg[318][3]_i_1/O
                         net (fo=4, routed)           0.862    15.268    ram/outputData_reg[3]_i_1026_2[0]
    SLICE_X25Y38         LDCE                                         f  ram/data_reg[318][1]/G

Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            ram/data_reg[2803][1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.308ns  (logic 1.330ns (8.687%)  route 13.978ns (91.313%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        14.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    14.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, routed)           1.628     2.586    fetch/pushbuttons_IBUF[1]
    SLICE_X107Y30        LUT6 (Prop_lut6_I2_O)        0.124     2.710 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           1.264     3.974    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.124     4.098 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           3.439     7.537    fetch/dataBus_OBUF[1]
    SLICE_X111Y29        LUT2 (Prop_lut2_I0_O)        0.124     7.661 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, routed)        7.647    15.308    ram/D[1]
    SLICE_X4Y12          LDCE                                         r  ram/data_reg[2803][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           4.150     5.570    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.100     5.670 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.825     7.494    fetch/orNotChipSelect
    SLICE_X54Y33         LUT2 (Prop_lut2_I0_O)        0.100     7.594 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         2.044     9.638    fetch/p_1_out
    SLICE_X27Y17         LUT4 (Prop_lut4_I1_O)        0.100     9.738 r  fetch/data_reg[2781][3]_i_2/O
                         net (fo=64, routed)          4.580    14.318    programCounter/data_reg[2815][3]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.100    14.418 f  programCounter/data_reg[2803][3]_i_1/O
                         net (fo=4, routed)           0.452    14.870    ram/outputData_reg[3]_i_1521_3[0]
    SLICE_X4Y12          LDCE                                         f  ram/data_reg[2803][1]/G

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            ram/data_reg[1992][0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.274ns  (logic 1.305ns (8.544%)  route 13.969ns (91.456%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        14.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    14.589ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           1.807     2.740    fetch/pushbuttons_IBUF[0]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.124     2.864 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.525     4.389    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X109Y29        LUT2 (Prop_lut2_I0_O)        0.124     4.513 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=3, routed)           3.178     7.691    fetch/dataBus_OBUF[0]
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124     7.815 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4099, routed)        7.460    15.274    ram/D[0]
    SLICE_X46Y59         LDCE                                         r  ram/data_reg[1992][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           4.150     5.570    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.100     5.670 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.825     7.494    fetch/orNotChipSelect
    SLICE_X54Y33         LUT2 (Prop_lut2_I0_O)        0.100     7.594 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         2.086     9.680    fetch/p_1_out
    SLICE_X26Y50         LUT4 (Prop_lut4_I2_O)        0.093     9.773 r  fetch/data_reg[2047][3]_i_2/O
                         net (fo=64, routed)          3.941    13.714    programCounter/data_reg[2028][3]
    SLICE_X46Y59         LUT5 (Prop_lut5_I1_O)        0.264    13.978 f  programCounter/data_reg[1992][3]_i_1/O
                         net (fo=4, routed)           0.611    14.589    ram/outputData_reg[3]_i_1213_3[0]
    SLICE_X46Y59         LDCE                                         f  ram/data_reg[1992][0]/G

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            ram/data_reg[450][0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.203ns  (logic 1.305ns (8.584%)  route 13.898ns (91.416%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        15.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    15.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           1.807     2.740    fetch/pushbuttons_IBUF[0]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.124     2.864 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.525     4.389    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X109Y29        LUT2 (Prop_lut2_I0_O)        0.124     4.513 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=3, routed)           3.178     7.691    fetch/dataBus_OBUF[0]
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124     7.815 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4099, routed)        7.388    15.203    ram/D[0]
    SLICE_X31Y35         LDCE                                         r  ram/data_reg[450][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           4.150     5.570    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.100     5.670 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.825     7.494    fetch/orNotChipSelect
    SLICE_X54Y33         LUT2 (Prop_lut2_I0_O)        0.100     7.594 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         1.479     9.074    fetch/p_1_out
    SLICE_X42Y48         LUT4 (Prop_lut4_I2_O)        0.121     9.195 r  fetch/data_reg[267][3]_i_3/O
                         net (fo=145, routed)         5.070    14.265    programCounter/data_reg[504][3]
    SLICE_X31Y35         LUT5 (Prop_lut5_I1_O)        0.264    14.529 f  programCounter/data_reg[450][3]_i_1/O
                         net (fo=4, routed)           0.505    15.033    ram/outputData_reg[3]_i_1083_2[0]
    SLICE_X31Y35         LDCE                                         f  ram/data_reg[450][0]/G

Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            ram/data_reg[455][1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.185ns  (logic 1.330ns (8.757%)  route 13.856ns (91.243%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        14.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    14.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, routed)           1.628     2.586    fetch/pushbuttons_IBUF[1]
    SLICE_X107Y30        LUT6 (Prop_lut6_I2_O)        0.124     2.710 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           1.264     3.974    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
    SLICE_X109Y30        LUT2 (Prop_lut2_I0_O)        0.124     4.098 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           3.439     7.537    fetch/dataBus_OBUF[1]
    SLICE_X111Y29        LUT2 (Prop_lut2_I0_O)        0.124     7.661 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, routed)        7.525    15.185    ram/D[1]
    SLICE_X26Y34         LDCE                                         r  ram/data_reg[455][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           4.150     5.570    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.100     5.670 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.825     7.494    fetch/orNotChipSelect
    SLICE_X54Y33         LUT2 (Prop_lut2_I0_O)        0.100     7.594 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         1.479     9.074    fetch/p_1_out
    SLICE_X42Y48         LUT4 (Prop_lut4_I2_O)        0.121     9.195 r  fetch/data_reg[267][3]_i_3/O
                         net (fo=145, routed)         4.835    14.029    programCounter/data_reg[504][3]
    SLICE_X26Y34         LUT5 (Prop_lut5_I1_O)        0.264    14.293 f  programCounter/data_reg[455][3]_i_1/O
                         net (fo=4, routed)           0.557    14.850    ram/outputData_reg[3]_i_1084_3[0]
    SLICE_X26Y34         LDCE                                         f  ram/data_reg[455][1]/G

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            ram/data_reg[1987][0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.169ns  (logic 1.305ns (8.603%)  route 13.864ns (91.397%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        14.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    14.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, routed)           1.807     2.740    fetch/pushbuttons_IBUF[0]
    SLICE_X109Y29        LUT6 (Prop_lut6_I2_O)        0.124     2.864 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           1.525     4.389    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
    SLICE_X109Y29        LUT2 (Prop_lut2_I0_O)        0.124     4.513 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=3, routed)           3.178     7.691    fetch/dataBus_OBUF[0]
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.124     7.815 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4099, routed)        7.354    15.169    ram/D[0]
    SLICE_X48Y59         LDCE                                         r  ram/data_reg[1987][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           4.150     5.570    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.100     5.670 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.825     7.494    fetch/orNotChipSelect
    SLICE_X54Y33         LUT2 (Prop_lut2_I0_O)        0.100     7.594 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         2.086     9.680    fetch/p_1_out
    SLICE_X26Y50         LUT4 (Prop_lut4_I2_O)        0.093     9.773 r  fetch/data_reg[2047][3]_i_2/O
                         net (fo=64, routed)          4.197    13.970    programCounter/data_reg[2028][3]
    SLICE_X48Y59         LUT5 (Prop_lut5_I1_O)        0.264    14.234 f  programCounter/data_reg[1987][3]_i_1/O
                         net (fo=4, routed)           0.528    14.762    ram/outputData_reg[3]_i_1211_0[0]
    SLICE_X48Y59         LDCE                                         f  ram/data_reg[1987][0]/G

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            ram/data_reg[318][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.121ns  (logic 1.348ns (8.913%)  route 13.773ns (91.087%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        14.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    14.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, routed)           2.011     2.986    fetch/pushbuttons_IBUF[2]
    SLICE_X107Y30        LUT6 (Prop_lut6_I2_O)        0.124     3.110 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           1.267     4.378    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
    SLICE_X108Y30        LUT2 (Prop_lut2_I0_O)        0.124     4.502 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, routed)           2.992     7.494    fetch/dataBus_OBUF[2]
    SLICE_X108Y30        LUT2 (Prop_lut2_I0_O)        0.124     7.618 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4103, routed)        7.503    15.121    ram/D[2]
    SLICE_X25Y35         LDCE                                         r  ram/data_reg[318][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           4.150     5.570    fetch/clk_IBUF
    SLICE_X106Y33        LUT6 (Prop_lut6_I2_O)        0.100     5.670 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, routed)          1.825     7.494    fetch/orNotChipSelect
    SLICE_X54Y33         LUT2 (Prop_lut2_I0_O)        0.100     7.594 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, routed)         1.479     9.074    fetch/p_1_out
    SLICE_X42Y48         LUT4 (Prop_lut4_I2_O)        0.121     9.195 r  fetch/data_reg[267][3]_i_3/O
                         net (fo=145, routed)         4.948    14.143    programCounter/data_reg[504][3]
    SLICE_X25Y35         LUT5 (Prop_lut5_I1_O)        0.264    14.407 f  programCounter/data_reg[318][3]_i_1/O
                         net (fo=4, routed)           0.549    14.956    ram/outputData_reg[3]_i_1026_2[0]
    SLICE_X25Y35         LDCE                                         f  ram/data_reg[318][2]/G





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            phaseModule/phaseOut_reg/CLR
                            (removal check against rising-edge clock nibbler_clk  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.986ns  (logic 0.228ns (23.177%)  route 0.757ns (76.823%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.528     0.711    fetch/notReset_IBUF
    SLICE_X108Y51        LUT1 (Prop_lut1_I0_O)        0.045     0.756 f  fetch/phaseOut_i_2/O
                         net (fo=81, routed)          0.230     0.986    phaseModule/SR[0]
    SLICE_X108Y51        FDCE                                         f  phaseModule/phaseOut_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.908     2.102    phaseModule/clk_IBUF_BUFG
    SLICE_X108Y51        FDCE                                         r  phaseModule/phaseOut_reg/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            a/dataOut_reg/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.228ns (21.944%)  route 0.813ns (78.056%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.813     0.996    fetch/notReset_IBUF
    SLICE_X113Y27        LUT4 (Prop_lut4_I3_O)        0.045     1.041 r  fetch/dataOut_i_1/O
                         net (fo=1, routed)           0.000     1.041    a/dataOut_reg_3
    SLICE_X113Y27        FDRE                                         r  a/dataOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.898     2.092    a/clk_IBUF_BUFG
    SLICE_X113Y27        FDRE                                         r  a/dataOut_reg/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            flagsModule/flagsOut_reg/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.228ns (21.840%)  route 0.818ns (78.160%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.818     1.001    fetch/notReset_IBUF
    SLICE_X109Y27        LUT5 (Prop_lut5_I4_O)        0.045     1.046 r  fetch/flagsOut_i_1/O
                         net (fo=2, routed)           0.000     1.046    flagsModule/flagsOut_reg_0
    SLICE_X109Y27        FDRE                                         r  flagsModule/flagsOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.897     2.091    flagsModule/clk_IBUF_BUFG
    SLICE_X109Y27        FDRE                                         r  flagsModule/flagsOut_reg/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            fetch/operand_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.228ns (21.242%)  route 0.847ns (78.758%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 f  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.528     0.711    fetch/notReset_IBUF
    SLICE_X108Y51        LUT1 (Prop_lut1_I0_O)        0.045     0.756 r  fetch/phaseOut_i_2/O
                         net (fo=81, routed)          0.319     1.076    fetch/p_0_in
    SLICE_X102Y51        FDRE                                         r  fetch/operand_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.881     2.075    fetch/clk_IBUF_BUFG
    SLICE_X102Y51        FDRE                                         r  fetch/operand_reg[1]/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            fetch/operand_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.228ns (21.242%)  route 0.847ns (78.758%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 f  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.528     0.711    fetch/notReset_IBUF
    SLICE_X108Y51        LUT1 (Prop_lut1_I0_O)        0.045     0.756 r  fetch/phaseOut_i_2/O
                         net (fo=81, routed)          0.319     1.076    fetch/p_0_in
    SLICE_X102Y51        FDRE                                         r  fetch/operand_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.881     2.075    fetch/clk_IBUF_BUFG
    SLICE_X102Y51        FDRE                                         r  fetch/operand_reg[2]/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            fetch/operand_reg[1]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.228ns (20.763%)  route 0.872ns (79.237%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 f  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.528     0.711    fetch/notReset_IBUF
    SLICE_X108Y51        LUT1 (Prop_lut1_I0_O)        0.045     0.756 r  fetch/phaseOut_i_2/O
                         net (fo=81, routed)          0.344     1.100    fetch/p_0_in
    SLICE_X106Y41        FDRE                                         r  fetch/operand_reg[1]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.909     2.103    fetch/clk_IBUF_BUFG
    SLICE_X106Y41        FDRE                                         r  fetch/operand_reg[1]_lopt_replica_2/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            fetch/operand_reg[2]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.228ns (20.763%)  route 0.872ns (79.237%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 f  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.528     0.711    fetch/notReset_IBUF
    SLICE_X108Y51        LUT1 (Prop_lut1_I0_O)        0.045     0.756 r  fetch/phaseOut_i_2/O
                         net (fo=81, routed)          0.344     1.100    fetch/p_0_in
    SLICE_X106Y41        FDRE                                         r  fetch/operand_reg[2]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.909     2.103    fetch/clk_IBUF_BUFG
    SLICE_X106Y41        FDRE                                         r  fetch/operand_reg[2]_lopt_replica_2/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            flagsModule/flagsOut_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.228ns (19.920%)  route 0.919ns (80.080%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.818     1.001    fetch/notReset_IBUF
    SLICE_X109Y27        LUT5 (Prop_lut5_I4_O)        0.045     1.046 r  fetch/flagsOut_i_1/O
                         net (fo=2, routed)           0.101     1.147    flagsModule/flagsOut_reg_0
    SLICE_X107Y28        FDRE                                         r  flagsModule/flagsOut_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.898     2.092    flagsModule/clk_IBUF_BUFG
    SLICE_X107Y28        FDRE                                         r  flagsModule/flagsOut_reg_lopt_replica/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            fetch/operand_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.228ns (18.654%)  route 0.996ns (81.346%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 f  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.528     0.711    fetch/notReset_IBUF
    SLICE_X108Y51        LUT1 (Prop_lut1_I0_O)        0.045     0.756 r  fetch/phaseOut_i_2/O
                         net (fo=81, routed)          0.469     1.225    fetch/p_0_in
    SLICE_X106Y40        FDRE                                         r  fetch/operand_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.909     2.103    fetch/clk_IBUF_BUFG
    SLICE_X106Y40        FDRE                                         r  fetch/operand_reg[3]/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            fetch/operand_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@143.000ns period=286.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.228ns (18.654%)  route 0.996ns (81.346%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 f  notReset_IBUF_inst/O
                         net (fo=3, routed)           0.528     0.711    fetch/notReset_IBUF
    SLICE_X108Y51        LUT1 (Prop_lut1_I0_O)        0.045     0.756 r  fetch/phaseOut_i_2/O
                         net (fo=81, routed)          0.469     1.225    fetch/p_0_in
    SLICE_X106Y40        FDRE                                         r  fetch/operand_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.909     2.103    fetch/clk_IBUF_BUFG
    SLICE_X106Y40        FDRE                                         r  fetch/operand_reg[3]_lopt_replica/C





