<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rom_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rom_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sincos_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sincos_test_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="system.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="system.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="system.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="system.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="system.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="system.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="system.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="system.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="system.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="system.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="system.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="system.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="system.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="system.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="system.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="system.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="system.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="system.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="system.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="system.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="system.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="system.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="system.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="system_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="system_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="system_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="system_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="system_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="system_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="system_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="system_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="system_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="system_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="system_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="system_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="system_summary.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="system_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="system_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="system_test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="system_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="system_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="system_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="system_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1422577896" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1422577896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423458176" xil_pn:in_ck="4901499819575224054" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1423458176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Controller.vhd"/>
      <outfile xil_pn:name="Counter_Circuit.vhd"/>
      <outfile xil_pn:name="ROM_address.vhd"/>
      <outfile xil_pn:name="SPI_Interface.vhd"/>
      <outfile xil_pn:name="System.vhd"/>
      <outfile xil_pn:name="counter13bit.vhd"/>
      <outfile xil_pn:name="counter6bit.vhd"/>
      <outfile xil_pn:name="counter_down.vhd"/>
      <outfile xil_pn:name="counter_down10.vhd"/>
      <outfile xil_pn:name="counter_flag.vhd"/>
      <outfile xil_pn:name="counter_swt.vhd"/>
      <outfile xil_pn:name="rom_test.vhd"/>
      <outfile xil_pn:name="sin_cos_generator.vhd"/>
      <outfile xil_pn:name="sincos_test.vhd"/>
      <outfile xil_pn:name="system_test.vhd"/>
      <outfile xil_pn:name="tlu_table.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1423458368" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1011178634165244250" xil_pn:start_ts="1423458368">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423458368" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="354982654699876828" xil_pn:start_ts="1423458368">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422577896" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8219142212424380561" xil_pn:start_ts="1422577896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423458180" xil_pn:in_ck="4901499819575224054" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1423458180">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Controller.vhd"/>
      <outfile xil_pn:name="Counter_Circuit.vhd"/>
      <outfile xil_pn:name="ROM_address.vhd"/>
      <outfile xil_pn:name="SPI_Interface.vhd"/>
      <outfile xil_pn:name="System.vhd"/>
      <outfile xil_pn:name="counter13bit.vhd"/>
      <outfile xil_pn:name="counter6bit.vhd"/>
      <outfile xil_pn:name="counter_down.vhd"/>
      <outfile xil_pn:name="counter_down10.vhd"/>
      <outfile xil_pn:name="counter_flag.vhd"/>
      <outfile xil_pn:name="counter_swt.vhd"/>
      <outfile xil_pn:name="rom_test.vhd"/>
      <outfile xil_pn:name="sin_cos_generator.vhd"/>
      <outfile xil_pn:name="sincos_test.vhd"/>
      <outfile xil_pn:name="system_test.vhd"/>
      <outfile xil_pn:name="tlu_table.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1423458373" xil_pn:in_ck="4901499819575224054" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1348984949487868522" xil_pn:start_ts="1423458368">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="system_test_beh.prj"/>
      <outfile xil_pn:name="system_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1423458374" xil_pn:in_ck="1703971891264325452" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4672860618356497661" xil_pn:start_ts="1423458373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="system_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1422584776" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1422584776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422584776" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6142055574606550538" xil_pn:start_ts="1422584776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422584776" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8219142212424380561" xil_pn:start_ts="1422584776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422584776" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1422584776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422584776" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5796750443401825224" xil_pn:start_ts="1422584776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422584776" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1422584776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422584776" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6973446686098402459" xil_pn:start_ts="1422584776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423184284" xil_pn:in_ck="6751914422775300327" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-725654948618350610" xil_pn:start_ts="1423184274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="system.lso"/>
      <outfile xil_pn:name="system.ngc"/>
      <outfile xil_pn:name="system.ngr"/>
      <outfile xil_pn:name="system.prj"/>
      <outfile xil_pn:name="system.stx"/>
      <outfile xil_pn:name="system.syr"/>
      <outfile xil_pn:name="system.xst"/>
      <outfile xil_pn:name="system_test_stx_beh.prj"/>
      <outfile xil_pn:name="system_vhdl.prj"/>
      <outfile xil_pn:name="system_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1422584785" xil_pn:in_ck="4913312808198" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8689486879127882493" xil_pn:start_ts="1422584785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423184290" xil_pn:in_ck="-2936848399578721839" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5642854597461655710" xil_pn:start_ts="1423184284">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="system.bld"/>
      <outfile xil_pn:name="system.ngd"/>
      <outfile xil_pn:name="system_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1423184294" xil_pn:in_ck="-2936848399578721838" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1423184290">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="system.pcf"/>
      <outfile xil_pn:name="system_map.map"/>
      <outfile xil_pn:name="system_map.mrp"/>
      <outfile xil_pn:name="system_map.ncd"/>
      <outfile xil_pn:name="system_map.ngm"/>
      <outfile xil_pn:name="system_map.xrpt"/>
      <outfile xil_pn:name="system_summary.xml"/>
      <outfile xil_pn:name="system_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1423184313" xil_pn:in_ck="4217450168724552171" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1423184294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="system.ncd"/>
      <outfile xil_pn:name="system.pad"/>
      <outfile xil_pn:name="system.par"/>
      <outfile xil_pn:name="system.ptwx"/>
      <outfile xil_pn:name="system.unroutes"/>
      <outfile xil_pn:name="system.xpi"/>
      <outfile xil_pn:name="system_pad.csv"/>
      <outfile xil_pn:name="system_pad.txt"/>
      <outfile xil_pn:name="system_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1423184327" xil_pn:in_ck="5512551163974856" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1423184313">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="system.bgn"/>
      <outfile xil_pn:name="system.bit"/>
      <outfile xil_pn:name="system.drc"/>
      <outfile xil_pn:name="system.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1423179433" xil_pn:in_ck="5512551163962002" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1423179427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_impact.cmd"/>
      <outfile xil_pn:name="_impact.log"/>
    </transform>
    <transform xil_pn:end_ts="1423184313" xil_pn:in_ck="-2936848399578721970" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1423184310">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="system.twr"/>
      <outfile xil_pn:name="system.twx"/>
    </transform>
  </transforms>

</generated_project>
