
---------- Begin Simulation Statistics ----------
final_tick                                13825832500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 113262                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661264                       # Number of bytes of host memory used
host_op_rate                                   225786                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    99.69                       # Real time elapsed on the host
host_tick_rate                              138694441                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11290577                       # Number of instructions simulated
sim_ops                                      22507585                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013826                       # Number of seconds simulated
sim_ticks                                 13825832500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   8126514                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6523788                       # number of cc regfile writes
system.cpu.committedInsts                    11290577                       # Number of Instructions Simulated
system.cpu.committedOps                      22507585                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.449092                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.449092                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   9617448                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  9568313                       # number of floating regfile writes
system.cpu.idleCycles                           35655                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29167                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1625525                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.103213                       # Inst execution rate
system.cpu.iew.exec_refs                     12684162                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      26755                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 7445617                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4868385                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4742                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                27437                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22862726                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              12657407                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             55834                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              30505679                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  54017                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3975809                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25411                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4114333                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1454                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          27713                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  23356060                       # num instructions consuming a value
system.cpu.iew.wb_count                      22634991                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.727363                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16988341                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.818576                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22636998                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 36750380                       # number of integer regfile reads
system.cpu.int_regfile_writes                11390952                       # number of integer regfile writes
system.cpu.ipc                               0.408315                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.408315                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               785      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11495810     37.62%     37.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     37.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    25      0.00%     37.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             3203728     10.48%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  209      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   48      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 219      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1594393      5.22%     53.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     53.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     53.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     53.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     53.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     53.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1569823      5.14%     58.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     58.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     58.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     58.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     58.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     58.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     58.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     58.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     58.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     58.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     58.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     58.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     58.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     58.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     58.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     58.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4536441     14.84%     73.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1728      0.01%     73.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         8133187     26.61%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25112      0.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               30561513                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                16040435                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            30628221                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      9592472                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            9856083                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2928470                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.095822                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   97548      3.33%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            16742      0.57%      3.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      3.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      3.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      3.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      3.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      3.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      3.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      3.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      3.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      3.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      3.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      3.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      3.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      3.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      3.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1366642     46.67%     50.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    21      0.00%     50.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1447496     49.43%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17448763                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           61069718                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13042519                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13361792                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22862723                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  30561513                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          355135                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             30432                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       517013                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      27616011                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.106659                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.908541                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            18065620     65.42%     65.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2984805     10.81%     76.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1080202      3.91%     80.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1015962      3.68%     83.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1995555      7.23%     91.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1236466      4.48%     95.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              679946      2.46%     97.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              335448      1.21%     99.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              222007      0.80%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        27616011                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.105232                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads               951                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              919                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4868385                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               27437                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                15945157                       # number of misc regfile reads
system.cpu.numCycles                         27651666                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       166133                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        365449                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1430248                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1066                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2861976                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1066                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 1684977                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1683746                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25448                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1657643                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1656886                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.954333                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     297                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             285                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              266                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          359029                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts             25379                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     27558508                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.816720                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.156720                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        23003723     83.47%     83.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          493655      1.79%     85.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          494757      1.80%     87.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1368319      4.97%     92.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           15480      0.06%     92.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          133460      0.48%     92.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           47121      0.17%     92.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          108431      0.39%     93.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1893562      6.87%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     27558508                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11290577                       # Number of instructions committed
system.cpu.commit.opsCommitted               22507585                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4810626                       # Number of memory references committed
system.cpu.commit.loads                       4784452                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1620560                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    9542479                       # Number of committed floating point instructions.
system.cpu.commit.integer                    16130166                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   143                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          279      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11392610     50.62%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      3139623     13.95%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           96      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1594320      7.08%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      1569744      6.97%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      1620342      7.20%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1140      0.01%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      3164110     14.06%     99.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        25034      0.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     22507585                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1893562                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      1607139                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1607139                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1607139                       # number of overall hits
system.cpu.dcache.overall_hits::total         1607139                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3316949                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3316949                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3316949                       # number of overall misses
system.cpu.dcache.overall_misses::total       3316949                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 177938598498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 177938598498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 177938598498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 177938598498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4924088                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4924088                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4924088                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4924088                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.673617                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.673617                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.673617                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.673617                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53645.262106                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53645.262106                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53645.262106                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53645.262106                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7629417                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1035009                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.371353                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1815                       # number of writebacks
system.cpu.dcache.writebacks::total              1815                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1885693                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1885693                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1885693                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1885693                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1431256                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1431256                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1431256                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1431256                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  34175454498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  34175454498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  34175454498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34175454498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.290664                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.290664                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.290664                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.290664                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23877.946711                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23877.946711                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23877.946711                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23877.946711                       # average overall mshr miss latency
system.cpu.dcache.replacements                1430232                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1581079                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1581079                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3316834                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3316834                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 177929703500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 177929703500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4897913                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4897913                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.677193                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.677193                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53644.440301                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53644.440301                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1885691                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1885691                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1431143                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1431143                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  34166776500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  34166776500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.292194                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.292194                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23873.768380                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23873.768380                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26060                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26060                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          115                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8894998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8894998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004394                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004394                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77347.808696                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77347.808696                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          113                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          113                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8677998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8677998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004317                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004317                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76796.442478                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76796.442478                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13825832500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.856989                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3038395                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1431256                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.122887                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.856989                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          576                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          448                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          80216664                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         80216664                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13825832500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1315533                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              22699979                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2363011                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1212077                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  25411                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1627608                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   216                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               23114399                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                   883                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     4929093                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       26758                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        127753                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            20                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13825832500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13825832500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13825832500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3337861                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11794371                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1684977                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1657202                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      24251443                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   51240                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  154                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           898                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3318127                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  7550                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           27616011                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.851672                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.138011                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 22432248     81.23%     81.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1541029      5.58%     86.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   145758      0.53%     87.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   166206      0.60%     87.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   179618      0.65%     88.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1511255      5.47%     94.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    58693      0.21%     94.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    87919      0.32%     94.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1493285      5.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             27616011                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.060936                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.426534                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3317513                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3317513                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3317513                       # number of overall hits
system.cpu.icache.overall_hits::total         3317513                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          614                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            614                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          614                       # number of overall misses
system.cpu.icache.overall_misses::total           614                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47038499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47038499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47038499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47038499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3318127                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3318127                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3318127                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3318127                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000185                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000185                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000185                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000185                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76609.933225                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76609.933225                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76609.933225                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76609.933225                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          365                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           73                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           16                       # number of writebacks
system.cpu.icache.writebacks::total                16                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          142                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          142                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          472                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          472                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          472                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          472                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38016999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38016999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38016999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38016999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80544.489407                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80544.489407                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80544.489407                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80544.489407                       # average overall mshr miss latency
system.cpu.icache.replacements                     16                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3317513                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3317513                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          614                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           614                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47038499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47038499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3318127                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3318127                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000185                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000185                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76609.933225                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76609.933225                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          142                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          142                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38016999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38016999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80544.489407                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80544.489407                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13825832500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           416.471664                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3317984                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               471                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7044.552017                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   416.471664                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.406711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.406711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          415                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.444336                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6636725                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6636725                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13825832500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3318286                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           201                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13825832500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13825832500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13825832500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         188                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   83933                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  15                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   1263                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                1012674                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  13825832500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  25411                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1770902                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                12578334                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3049963                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              10191367                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               22973477                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 75122                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2991072                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                8576730                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   6946                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            27870911                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    47622107                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 21381638                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   9789231                       # Number of floating rename lookups
system.cpu.rename.committedMaps              27317465                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   553440                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6242094                       # count of insts added to the skid buffer
system.cpu.rob.reads                         48531313                       # The number of ROB reads
system.cpu.rob.writes                        45790755                       # The number of ROB writes
system.cpu.thread_0.numInsts                 11290577                       # Number of Instructions committed
system.cpu.thread_0.numOps                   22507585                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1232408                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1232411                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::.cpu.data             1232408                       # number of overall hits
system.l2.overall_hits::total                 1232411                       # number of overall hits
system.l2.demand_misses::.cpu.inst                469                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             198848                       # number of demand (read+write) misses
system.l2.demand_misses::total                 199317                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               469                       # number of overall misses
system.l2.overall_misses::.cpu.data            198848                       # number of overall misses
system.l2.overall_misses::total                199317                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37275000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18550357000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18587632000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37275000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18550357000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18587632000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              472                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1431256                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1431728                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             472                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1431256                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1431728                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993644                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.138933                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.139214                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993644                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.138933                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.139214                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79477.611940                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 93289.130391                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93256.631396                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79477.611940                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 93289.130391                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93256.631396                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1379                       # number of writebacks
system.l2.writebacks::total                      1379                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           469                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        198848                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            199317                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          469                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       198848                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           199317                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32595000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16561877000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16594472000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32595000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16561877000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16594472000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.138933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.139214                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.138933                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.139214                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69498.933902                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83289.130391                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83256.681568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69498.933902                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83289.130391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83256.681568                       # average overall mshr miss latency
system.l2.replacements                         166553                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1815                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1815                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1815                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1815                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           16                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               16                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           16                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           16                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          646                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           646                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 109                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8465000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8465000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           113                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               113                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.964602                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.964602                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77660.550459                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77660.550459                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7375000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7375000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.964602                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.964602                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67660.550459                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67660.550459                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          469                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              469                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37275000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37275000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993644                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993644                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79477.611940                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79477.611940                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          469                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          469                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32595000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32595000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993644                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993644                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69498.933902                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69498.933902                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1232404                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1232404                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       198739                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          198739                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  18541892000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  18541892000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1431143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1431143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.138867                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.138867                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 93297.702011                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93297.702011                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       198739                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       198739                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  16554502000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16554502000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.138867                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.138867                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83297.702011                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83297.702011                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13825832500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 29516.236343                       # Cycle average of tags in use
system.l2.tags.total_refs                     2861329                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    199321                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.355382                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.497277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        63.036929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     29452.702137                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.898825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.900764                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1261                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11265                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        17199                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2890                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45990937                       # Number of tag accesses
system.l2.tags.data_accesses                 45990937                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13825832500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    198839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001695918500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           82                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           82                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              383824                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1277                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      199316                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1379                       # Number of write requests accepted
system.mem_ctrls.readBursts                    199316                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1379                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.98                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                199316                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1379                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  102238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   91952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           82                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2396.865854                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1655.423642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2006.854462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            11     13.41%     13.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           20     24.39%     37.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            5      6.10%     43.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            2      2.44%     46.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           25     30.49%     76.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095           17     20.73%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            1      1.22%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14848-15359            1      1.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            82                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           82                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.524390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.502869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.863893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               59     71.95%     71.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      3.66%     75.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               20     24.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            82                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12756224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                88256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    922.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   13825727000                       # Total gap between requests
system.mem_ctrls.avgGap                      68889.24                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        29952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12725696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        86720                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2166379.492880446836                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 920428914.497553825378                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 6272316.694130353630                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          468                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       198848                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1379                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13340000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8373804750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 314224135250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28504.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     42111.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 227863767.40                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        29952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12726272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12756224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        29952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        29952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        88256                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        88256                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          468                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       198848                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         199316                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1379                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1379                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2166379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    920470576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        922636955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2166379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2166379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6383413                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6383413                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6383413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2166379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    920470576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       929020368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               199307                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1355                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12730                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12746                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12463                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12266                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12574                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12679                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12647                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12670                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12262                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12337                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12488                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          163                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          323                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           34                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4650138500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             996535000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8387144750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                23331.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           42081.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              107734                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1128                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            54.05                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.25                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        91787                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   139.896761                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    90.017032                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   222.335890                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        66716     72.69%     72.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17568     19.14%     91.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          738      0.80%     92.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          552      0.60%     93.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          508      0.55%     93.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          488      0.53%     94.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          412      0.45%     94.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          403      0.44%     95.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4402      4.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        91787                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12755648                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              86720                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              922.595294                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                6.272317                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.26                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               54.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  13825832500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       332202780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       176543400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      714692580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       3393000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1090986000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   4919686530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1166225760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    8403730050                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   607.828140                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2781169750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    461500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  10583162750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       323249220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       171788265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      708359400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       3680100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1090986000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   4417731420                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1588924800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    8304719205                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   600.666846                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3857364750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    461500000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   9506967750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13825832500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             199207                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1379                       # Transaction distribution
system.membus.trans_dist::CleanEvict           164754                       # Transaction distribution
system.membus.trans_dist::ReadExReq               109                       # Transaction distribution
system.membus.trans_dist::ReadExResp              109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        199207                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       564765                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       564765                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 564765                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     12844480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     12844480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                12844480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            199316                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  199316    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              199316                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13825832500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           410892500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1070351250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1431614                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3194                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           16                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1593591                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              113                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             113                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           472                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1431143                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          959                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4292744                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4293703                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     91716544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               91747712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          166553                       # Total snoops (count)
system.tol2bus.snoopTraffic                     88256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1598281                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000667                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025817                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1597215     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1066      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1598281                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13825832500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1432819000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            706500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2146884000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            15.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
