{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639595082754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639595082762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 15 19:04:42 2021 " "Processing started: Wed Dec 15 19:04:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639595082762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595082762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off F1_challenge -c F1_challenge " "Command: quartus_map --read_settings_files=on --write_settings_files=off F1_challenge -c F1_challenge" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595082762 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639595083450 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639595083450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "time_out TIME_OUT delay.v(12) " "Verilog HDL Declaration information at delay.v(12): object \"time_out\" differs only in case from object \"TIME_OUT\" in the same scope" {  } { { "delay.v" "" { Text "C:/E2_CAS/F1_challenge/delay.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639595096739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "C:/E2_CAS/F1_challenge/delay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639595096739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595096739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/e2_cas/mylib/counter/clktick_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /e2_cas/mylib/counter/clktick_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 clktick_16 " "Found entity 1: clktick_16" {  } { { "../mylib/counter/clktick_16.v" "" { Text "C:/E2_CAS/mylib/counter/clktick_16.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639595096747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595096747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr14.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr14.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr14 " "Found entity 1: lfsr14" {  } { { "lfsr14.v" "" { Text "C:/E2_CAS/F1_challenge/lfsr14.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639595096749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595096749 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "F1_FSM.v(22) " "Verilog HDL information at F1_FSM.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1639595096749 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "F1_FSM.v(43) " "Verilog HDL information at F1_FSM.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1639595096749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file f1_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 F1_FSM " "Found entity 1: F1_FSM" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639595096749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595096749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/e2_cas/mylib/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file /e2_cas/mylib/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "../mylib/clkdiv.v" "" { Text "C:/E2_CAS/mylib/clkdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639595096760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595096760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1_challenge.v 1 1 " "Found 1 design units, including 1 entities, in source file f1_challenge.v" { { "Info" "ISGN_ENTITY_NAME" "1 F1_challenge " "Found entity 1: F1_challenge" {  } { { "F1_challenge.v" "" { Text "C:/E2_CAS/F1_challenge/F1_challenge.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639595096760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595096760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/e2_cas/mylib/to/hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /e2_cas/mylib/to/hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "../mylib/to/hex_to_7seg.v" "" { Text "C:/E2_CAS/mylib/to/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639595096770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595096770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/e2_cas/mylib/to/bin2bcd_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /e2_cas/mylib/to/bin2bcd_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_16 " "Found entity 1: bin2bcd_16" {  } { { "../mylib/to/bin2bcd_16.v" "" { Text "C:/E2_CAS/mylib/to/bin2bcd_16.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639595096770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595096770 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "en_lfsr F1_challenge.v(19) " "Verilog HDL Implicit Net warning at F1_challenge.v(19): created implicit net for \"en_lfsr\"" {  } { { "F1_challenge.v" "" { Text "C:/E2_CAS/F1_challenge/F1_challenge.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639595096770 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start_delay F1_challenge.v(19) " "Verilog HDL Implicit Net warning at F1_challenge.v(19): created implicit net for \"start_delay\"" {  } { { "F1_challenge.v" "" { Text "C:/E2_CAS/F1_challenge/F1_challenge.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639595096770 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state F1_challenge.v(19) " "Verilog HDL Implicit Net warning at F1_challenge.v(19): created implicit net for \"state\"" {  } { { "F1_challenge.v" "" { Text "C:/E2_CAS/F1_challenge/F1_challenge.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639595096770 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state0 F1_challenge.v(25) " "Verilog HDL Implicit Net warning at F1_challenge.v(25): created implicit net for \"state0\"" {  } { { "F1_challenge.v" "" { Text "C:/E2_CAS/F1_challenge/F1_challenge.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639595096770 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "F1_challenge " "Elaborating entity \"F1_challenge\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639595096800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clktick_16 clktick_16:clk_ms " "Elaborating entity \"clktick_16\" for hierarchy \"clktick_16:clk_ms\"" {  } { { "F1_challenge.v" "clk_ms" { Text "C:/E2_CAS/F1_challenge/F1_challenge.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639595096808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F1_FSM F1_FSM:fsm " "Elaborating entity \"F1_FSM\" for hierarchy \"F1_FSM:fsm\"" {  } { { "F1_challenge.v" "fsm" { Text "C:/E2_CAS/F1_challenge/F1_challenge.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639595096810 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en_lfsr F1_FSM.v(43) " "Verilog HDL Always Construct warning at F1_FSM.v(43): inferring latch(es) for variable \"en_lfsr\", which holds its previous value in one or more paths through the always construct" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1639595096810 "|F1_challenge|F1_FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledr F1_FSM.v(43) " "Verilog HDL Always Construct warning at F1_FSM.v(43): inferring latch(es) for variable \"ledr\", which holds its previous value in one or more paths through the always construct" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1639595096810 "|F1_challenge|F1_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[0\] F1_FSM.v(43) " "Inferred latch for \"ledr\[0\]\" at F1_FSM.v(43)" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595096810 "|F1_challenge|F1_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[1\] F1_FSM.v(43) " "Inferred latch for \"ledr\[1\]\" at F1_FSM.v(43)" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595096810 "|F1_challenge|F1_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[2\] F1_FSM.v(43) " "Inferred latch for \"ledr\[2\]\" at F1_FSM.v(43)" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595096810 "|F1_challenge|F1_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[3\] F1_FSM.v(43) " "Inferred latch for \"ledr\[3\]\" at F1_FSM.v(43)" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595096810 "|F1_challenge|F1_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[4\] F1_FSM.v(43) " "Inferred latch for \"ledr\[4\]\" at F1_FSM.v(43)" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595096810 "|F1_challenge|F1_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[5\] F1_FSM.v(43) " "Inferred latch for \"ledr\[5\]\" at F1_FSM.v(43)" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595096810 "|F1_challenge|F1_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[6\] F1_FSM.v(43) " "Inferred latch for \"ledr\[6\]\" at F1_FSM.v(43)" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595096810 "|F1_challenge|F1_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[7\] F1_FSM.v(43) " "Inferred latch for \"ledr\[7\]\" at F1_FSM.v(43)" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595096810 "|F1_challenge|F1_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[8\] F1_FSM.v(43) " "Inferred latch for \"ledr\[8\]\" at F1_FSM.v(43)" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595096810 "|F1_challenge|F1_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[9\] F1_FSM.v(43) " "Inferred latch for \"ledr\[9\]\" at F1_FSM.v(43)" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595096810 "|F1_challenge|F1_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_lfsr F1_FSM.v(43) " "Inferred latch for \"en_lfsr\" at F1_FSM.v(43)" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595096810 "|F1_challenge|F1_FSM:fsm"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "en_lfsr F1_FSM.v(22) " "Can't resolve multiple constant drivers for net \"en_lfsr\" at F1_FSM.v(22)" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595096810 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "F1_FSM.v(43) " "Constant driver at F1_FSM.v(43)" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595096810 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "F1_FSM:fsm " "Can't elaborate user hierarchy \"F1_FSM:fsm\"" {  } { { "F1_challenge.v" "fsm" { Text "C:/E2_CAS/F1_challenge/F1_challenge.v" 19 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639595096810 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/E2_CAS/F1_challenge/output_files/F1_challenge.map.smsg " "Generated suppressed messages file C:/E2_CAS/F1_challenge/output_files/F1_challenge.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595096841 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639595096908 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 15 19:04:56 2021 " "Processing ended: Wed Dec 15 19:04:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639595096908 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639595096908 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639595096908 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595096908 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595097599 ""}
