Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto acbe02cc139a40e4b8a23dd36833d19a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/git/CNNhardware/Conv.v" Line 1. Module Conv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/git/CNNhardware/LB.v" Line 3. Module LB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/git/CNNhardware/LB.v" Line 3. Module LB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/git/CNNhardware/LB.v" Line 3. Module LB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/git/CNNhardware/LB_cl.v" Line 1. Module LB_cl doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LB
Compiling module xil_defaultlib.LB_cl
Compiling module xil_defaultlib.Conv
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
