// Seed: 2918384660
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    input id_2
);
  type_5(
      id_0, 1, !id_1
  );
  wire id_3;
  assign id_3[1&1-1] = id_2;
  wire id_4;
  assign id_4[""] = "";
endmodule
