[2025-09-17 21:55:32] START suite=gap trace=bfs-3
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/bfs-3.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2863336 heartbeat IPC: 3.492 cumulative IPC: 3.492 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 7047360 cumulative IPC: 2.838 (Simulation time: 00 hr 01 min 30 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 7047360 cumulative IPC: 2.838 (Simulation time: 00 hr 01 min 30 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 7047361 heartbeat IPC: 2.39 cumulative IPC: 5 (Simulation time: 00 hr 01 min 30 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 34135706 heartbeat IPC: 0.3692 cumulative IPC: 0.3692 (Simulation time: 00 hr 03 min 51 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 61207324 heartbeat IPC: 0.3694 cumulative IPC: 0.3693 (Simulation time: 00 hr 06 min 16 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 92433167 heartbeat IPC: 0.3202 cumulative IPC: 0.3513 (Simulation time: 00 hr 08 min 53 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 125716782 heartbeat IPC: 0.3004 cumulative IPC: 0.3371 (Simulation time: 00 hr 11 min 37 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 142595555 heartbeat IPC: 0.5925 cumulative IPC: 0.3689 (Simulation time: 00 hr 13 min 05 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 144884398 heartbeat IPC: 4.369 cumulative IPC: 0.4353 (Simulation time: 00 hr 13 min 35 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 151899309 heartbeat IPC: 1.426 cumulative IPC: 0.4833 (Simulation time: 00 hr 14 min 29 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 171459325 heartbeat IPC: 0.5112 cumulative IPC: 0.4866 (Simulation time: 00 hr 16 min 04 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 194638136 heartbeat IPC: 0.4314 cumulative IPC: 0.4798 (Simulation time: 00 hr 17 min 21 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 214677232 cumulative IPC: 0.4658 (Simulation time: 00 hr 18 min 36 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 214677232 cumulative IPC: 0.4658 (Simulation time: 00 hr 18 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/bfs-3.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.4658 instructions: 100000000 cycles: 214677232
CPU 0 Branch Prediction Accuracy: 84.12% MPKI: 32.8 Average ROB Occupancy at Mispredict: 6.461
Branch type MPKI
BRANCH_DIRECT_JUMP: 6e-05
BRANCH_INDIRECT: 1e-05
BRANCH_CONDITIONAL: 32.8
BRANCH_DIRECT_CALL: 0.00014
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00021


====Backend Stall Breakdown====
ROB_STALL: 871577
LQ_STALL: 0
SQ_STALL: 307938


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 141.90271
REPLAY_LOAD: 125.1706
NON_REPLAY_LOAD: 27.109232

== Total ==
ADDR_TRANS: 177946
REPLAY_LOAD: 254597
NON_REPLAY_LOAD: 439034

== Counts ==
ADDR_TRANS: 1254
REPLAY_LOAD: 2034
NON_REPLAY_LOAD: 16195

cpu0->cpu0_STLB TOTAL        ACCESS:     155844 HIT:      75430 MISS:      80414 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     155844 HIT:      75430 MISS:      80414 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 274.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    6259259 HIT:    3198054 MISS:    3061205 MSHR_MERGE:     580641
cpu0->cpu0_L2C LOAD         ACCESS:    2669368 HIT:    1596821 MISS:    1072547 MSHR_MERGE:      48486
cpu0->cpu0_L2C RFO          ACCESS:      95628 HIT:       4563 MISS:      91065 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    2933740 HIT:    1132804 MISS:    1800936 MSHR_MERGE:     532155
cpu0->cpu0_L2C WRITE        ACCESS:     460739 HIT:     460723 MISS:         16 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      99784 HIT:       3143 MISS:      96641 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    2319656 ISSUED:    2319622 USEFUL:     812590 USELESS:     189054
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 106.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3505054 HIT:    3505036 MISS:         18 MSHR_MERGE:          1
cpu0->cpu0_L1I LOAD         ACCESS:    3505054 HIT:    3505036 MISS:         18 MSHR_MERGE:          1
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 160.6 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26159390 HIT:   20250083 MISS:    5909307 MSHR_MERGE:    2430401
cpu0->cpu0_L1D LOAD         ACCESS:   21259976 HIT:   17162830 MISS:    4097146 MSHR_MERGE:    1427795
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1177094 HIT:     518769 MISS:     658325 MSHR_MERGE:      44182
cpu0->cpu0_L1D WRITE        ACCESS:    3561053 HIT:    2507981 MISS:    1053072 MSHR_MERGE:     957444
cpu0->cpu0_L1D TRANSLATION  ACCESS:     161267 HIT:      60503 MISS:     100764 MSHR_MERGE:        980
cpu0->cpu0_L1D PREFETCH REQUESTED:    1272980 ISSUED:    1177088 USEFUL:     480003 USELESS:     128019
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 58.89 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3467268 HIT:    3467268 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    3467268 HIT:    3467268 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24653239 HIT:   24374563 MISS:     278676 MSHR_MERGE:     122832
cpu0->cpu0_DTLB LOAD         ACCESS:   24653239 HIT:   24374563 MISS:     278676 MSHR_MERGE:     122832
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 144.9 cycles
cpu0->LLC TOTAL        ACCESS:    2892220 HIT:     686875 MISS:    2205345 MSHR_MERGE:       1306
cpu0->LLC LOAD         ACCESS:    1024061 HIT:     238146 MISS:     785915 MSHR_MERGE:        226
cpu0->LLC RFO          ACCESS:      91065 HIT:       5883 MISS:      85182 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    1268781 HIT:      32633 MISS:    1236148 MSHR_MERGE:       1080
cpu0->LLC WRITE        ACCESS:     411672 HIT:     409458 MISS:       2214 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      96641 HIT:        755 MISS:      95886 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     141706
  ROW_BUFFER_MISS:    2060065
  AVG DBUS CONGESTED CYCLE: 5.126
Channel 0 WQ ROW_BUFFER_HIT:      80812
  ROW_BUFFER_MISS:     306026
  FULL:          0
Channel 0 REFRESHES ISSUED:      17890

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0         2204        21573        50582        52728
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           10           23          234       119032
  STLB miss resolved @ L2C                0            3           19           21         6192
  STLB miss resolved @ LLC                0            5           22          326          672
  STLB miss resolved @ MEM                0           68          276          532        94207

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 22:14:08] END   suite=gap trace=bfs-3 (rc=0)
