0.6
2018.3
Dec  7 2018
00:33:28
D:/project/lab3/lab3.sim/sim_1/synth/timing/xsim/test_time_synth.v,1714113456,verilog,,D:/project/lab3/lab3.srcs/sources_1/new/top.v,,glbl;top,,,,,,,,
D:/project/lab3/lab3.srcs/sim_1/new/test.v,1714112363,verilog,,,,test,,,,,,,,
,,,,D:/project/lab3/lab3.srcs/sim_1/new/test.v,,dff1;dff2,,,,,,,,
