// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

module Antenna_Switch_Interlock_pin
(
// {ALTERA_ARGS_BEGIN} DO NOT REMOVE THIS LINE!

	BCD1,
	BCD2,
	BCDM1,
	BCDM2,
	LOAD,
	REMOTE,
	RST_EXT,
	SEG1,
	SEG1_en,
	SEG2,
	SEG2_en,
	SEL1,
	SEL2,
	SW1,
	SW2
// {ALTERA_ARGS_END} DO NOT REMOVE THIS LINE!

);

// {ALTERA_IO_BEGIN} DO NOT REMOVE THIS LINE!
input	[2:0]	BCD1;
input	[2:0]	BCD2;
output	[2:0]	BCDM1;
output	[2:0]	BCDM2;
inout			LOAD;
inout			REMOTE;
inout			RST_EXT;
inout	[7:0]	SEG1;
output			SEG1_en;
inout	[7:0]	SEG2;
output			SEG2_en;
output	[5:0]	SEL1;
output	[5:0]	SEL2;
input	[5:0]	SW1;
input	[5:0]	SW2;

// {ALTERA_IO_END} DO NOT REMOVE THIS LINE!
// {ALTERA_MODULE_BEGIN} DO NOT REMOVE THIS LINE!
// {ALTERA_MODULE_END} DO NOT REMOVE THIS LINE!
endmodule
