-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_V_ap_vld : IN STD_LOGIC;
    x_V : IN STD_LOGIC_VECTOR (175 downto 0);
    y_0_V : OUT STD_LOGIC_VECTOR (10 downto 0);
    y_0_V_ap_vld : OUT STD_LOGIC;
    y_1_V : OUT STD_LOGIC_VECTOR (10 downto 0);
    y_1_V_ap_vld : OUT STD_LOGIC;
    y_2_V : OUT STD_LOGIC_VECTOR (10 downto 0);
    y_2_V_ap_vld : OUT STD_LOGIC;
    y_3_V : OUT STD_LOGIC_VECTOR (10 downto 0);
    y_3_V_ap_vld : OUT STD_LOGIC;
    y_4_V : OUT STD_LOGIC_VECTOR (10 downto 0);
    y_4_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.354000,HLS_SYN_LAT=13,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=64,HLS_SYN_FF=7937,HLS_SYN_LUT=31289,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv176_lc_1 : STD_LOGIC_VECTOR (175 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_9A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011010";
    constant ap_const_lv32_A4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100100";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_A5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100101";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv16_FF20 : STD_LOGIC_VECTOR (15 downto 0) := "1111111100100000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv17_400 : STD_LOGIC_VECTOR (16 downto 0) := "00000010000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv16_F920 : STD_LOGIC_VECTOR (15 downto 0) := "1111100100100000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv16_300 : STD_LOGIC_VECTOR (15 downto 0) := "0000001100000000";
    constant ap_const_lv16_F9C0 : STD_LOGIC_VECTOR (15 downto 0) := "1111100111000000";
    constant ap_const_lv16_FB80 : STD_LOGIC_VECTOR (15 downto 0) := "1111101110000000";
    constant ap_const_lv31_4E : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000001001110";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv31_92 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000010010010";
    constant ap_const_lv11_7E9 : STD_LOGIC_VECTOR (10 downto 0) := "11111101001";
    constant ap_const_lv11_2F : STD_LOGIC_VECTOR (10 downto 0) := "00000101111";
    constant ap_const_lv24_2 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000010";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv24_3400 : STD_LOGIC_VECTOR (23 downto 0) := "000000000011010000000000";
    constant ap_const_lv12_7D : STD_LOGIC_VECTOR (11 downto 0) := "000001111101";
    constant ap_const_lv8_D4 : STD_LOGIC_VECTOR (7 downto 0) := "11010100";
    constant ap_const_lv12_FA0 : STD_LOGIC_VECTOR (11 downto 0) := "111110100000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv26_3F58000 : STD_LOGIC_VECTOR (25 downto 0) := "11111101011000000000000000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv9_1E0 : STD_LOGIC_VECTOR (8 downto 0) := "111100000";
    constant ap_const_lv18_3F120 : STD_LOGIC_VECTOR (17 downto 0) := "111111000100100000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv9_7 : STD_LOGIC_VECTOR (8 downto 0) := "000000111";
    constant ap_const_lv31_7E400000 : STD_LOGIC_VECTOR (30 downto 0) := "1111110010000000000000000000000";
    constant ap_const_lv16_69 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001101001";
    constant ap_const_lv16_1D : STD_LOGIC_VECTOR (15 downto 0) := "0000000000011101";
    constant ap_const_lv16_400 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_const_lv16_FFED : STD_LOGIC_VECTOR (15 downto 0) := "1111111111101101";
    constant ap_const_lv21_69 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000001101001";
    constant ap_const_lv16_D2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000011010010";
    constant ap_const_lv16_FDE0 : STD_LOGIC_VECTOR (15 downto 0) := "1111110111100000";
    constant ap_const_lv12_FE2 : STD_LOGIC_VECTOR (11 downto 0) := "111111100010";
    constant ap_const_lv14_3F60 : STD_LOGIC_VECTOR (13 downto 0) := "11111101100000";
    constant ap_const_lv8_E2 : STD_LOGIC_VECTOR (7 downto 0) := "11100010";
    constant ap_const_lv26_3F08000 : STD_LOGIC_VECTOR (25 downto 0) := "11111100001000000000000000";
    constant ap_const_lv26_3F20000 : STD_LOGIC_VECTOR (25 downto 0) := "11111100100000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal x_V_ap_vld_in_sig : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal x_V_preg : STD_LOGIC_VECTOR (175 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal x_V_in_sig : STD_LOGIC_VECTOR (175 downto 0);
    signal x_V_ap_vld_preg : STD_LOGIC := '0';
    signal x_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_Val2_s_reg_1585 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_reg_1585_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_reg_1585_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_reg_1585_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_reg_1585_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_reg_1585_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_reg_1585_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_reg_1585_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_reg_1585_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_reg_1585_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_13_reg_1596 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_13_reg_1596_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_13_reg_1596_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_1_fu_356_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_1_reg_1606 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_1_reg_1606_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_1_reg_1606_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_1_reg_1606_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_1_reg_1606_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_1_reg_1606_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_1_reg_1606_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_1_reg_1606_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_1_reg_1606_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_1_reg_1606_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_1_reg_1606_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_reg_1617 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_reg_1617_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_reg_1617_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_reg_1617_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_reg_1617_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_reg_1617_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_reg_1617_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_reg_1617_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_reg_1617_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_reg_1617_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_reg_1617_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_reg_1623 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_reg_1623_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_reg_1623_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_reg_1623_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_reg_1623_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_reg_1623_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_reg_1623_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_reg_1623_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_reg_1623_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_reg_1623_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_reg_1623_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_8_reg_1637 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln700_2_fu_1407_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln700_2_reg_1642 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln700_4_fu_1413_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln700_4_reg_1647 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1419_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_23_reg_1652 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln_reg_1657 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1192_fu_1436_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln1192_reg_1662 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln1118_2_fu_426_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_2_reg_1667 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_2_reg_1667_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_2_reg_1667_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_2_reg_1667_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_2_reg_1667_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_2_reg_1667_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_2_reg_1667_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_2_reg_1667_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_2_reg_1667_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1192_7_fu_1442_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1192_7_reg_1672 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_fu_1448_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln1118_reg_1683 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln708_s_reg_1688 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1118_4_fu_1469_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln1118_4_reg_1698 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln708_14_reg_1703 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_1_reg_1708 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_2_reg_1713 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_4_reg_1718 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_8_reg_1728 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_13_reg_1738 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_generic_sincos_11_6_s_fu_251_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal outsin_V_5_reg_1758 : STD_LOGIC_VECTOR (6 downto 0);
    signal outsin_V_5_reg_1758_pp0_iter10_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_256_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal outsin_V_13_reg_1764 : STD_LOGIC_VECTOR (6 downto 0);
    signal outsin_V_13_reg_1764_pp0_iter10_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1492_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_1_reg_1769 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1498_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_3_reg_1775 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_13_fu_864_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_13_reg_1780 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_31_fu_881_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_31_reg_1785 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_generic_sincos_11_6_s_fu_271_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal outsin_V_10_reg_1790 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_276_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal outsin_V_22_reg_1796 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_281_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal outsin_V_24_reg_1801 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln700_fu_1506_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln700_reg_1806 : STD_LOGIC_VECTOR (35 downto 0);
    signal add_ln1192_fu_928_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1192_reg_1811 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_11_6_s_fu_291_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal outsin_V_18_reg_1816 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1512_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_4_reg_1821 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1192_9_fu_985_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1192_9_reg_1826 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_11_6_s_fu_306_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal outsin_V_6_reg_1831 : STD_LOGIC_VECTOR (6 downto 0);
    signal outsin_V_6_reg_1831_pp0_iter12_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln708_9_reg_1836 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_9_reg_1836_pp0_iter12_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1192_21_fu_1205_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1192_21_reg_1841 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_20_fu_1253_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_20_reg_1846 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1540_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_22_reg_1851 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_44_fu_1290_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_44_reg_1856 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln708_3_reg_1861 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_6_fu_1548_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_6_reg_1866 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln708_10_reg_1871 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_25_fu_1563_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal r_V_25_reg_1876 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_251_in_V : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_generic_sincos_11_6_s_fu_251_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call88 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call88 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call88 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call88 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call88 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call88 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call88 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call88 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call88 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call88 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call88 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call88 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call88 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call88 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp40 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_256_in_V : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_generic_sincos_11_6_s_fu_256_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call231 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call231 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call231 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call231 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call231 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call231 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call231 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call231 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call231 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call231 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call231 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call231 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call231 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call231 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp67 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_261_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_261_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call27 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call27 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call27 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call27 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call27 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call27 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call27 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call27 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call27 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call27 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call27 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call27 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call27 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call27 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp73 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_266_in_V : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_generic_sincos_11_6_s_fu_266_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_266_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call120 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call120 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call120 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call120 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call120 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call120 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call120 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call120 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call120 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call120 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call120 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call120 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call120 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call120 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp99 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_271_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call190 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call190 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call190 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call190 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call190 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call190 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call190 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call190 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call190 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call190 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call190 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call190 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call190 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call190 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp102 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_276_in_V : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_generic_sincos_11_6_s_fu_276_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call225 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call225 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call225 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call225 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call225 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call225 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call225 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call225 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call225 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call225 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call225 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call225 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call225 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call225 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp107 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_281_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call247 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call247 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call247 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call247 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call247 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call247 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call247 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call247 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call247 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call247 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call247 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call247 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call247 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call247 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp111 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_286_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_286_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call43 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call43 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call43 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call43 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call43 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call43 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call43 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call43 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call43 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call43 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call43 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call43 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call43 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call43 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp113 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_291_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call63 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call63 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call63 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call63 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call63 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call63 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call63 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call63 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call63 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call63 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call63 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call63 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call63 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call63 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp114 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_296_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_296_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call69 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call69 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call69 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call69 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call69 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call69 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call69 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call69 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call69 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call69 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call69 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call69 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call69 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call69 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp115 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_301_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_301_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call78 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call78 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call78 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call78 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call78 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call78 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call78 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call78 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call78 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call78 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call78 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call78 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call78 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call78 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp116 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_306_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call99 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call99 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call99 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call99 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call99 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call99 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call99 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call99 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call99 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call99 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call99 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call99 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call99 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call99 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp118 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_311_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_311_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call164 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call164 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call164 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call164 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call164 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call164 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call164 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call164 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call164 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call164 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call164 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call164 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call164 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call164 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp120 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_316_in_V : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_generic_sincos_11_6_s_fu_316_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_316_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call176 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call176 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call176 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call176 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call176 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call176 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call176 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call176 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call176 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call176 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call176 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call176 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call176 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call176 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp122 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_321_in_V : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_generic_sincos_11_6_s_fu_321_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_321_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call210 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call210 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call210 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call210 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call210 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call210 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call210 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call210 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call210 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call210 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call210 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call210 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call210 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call210 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp125 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_326_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_326_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call243 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call243 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call243 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call243 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call243 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call243 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call243 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call243 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call243 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call243 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call243 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call243 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call243 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call243 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp128 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_331_in_V : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_generic_sincos_11_6_s_fu_331_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_331_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call257 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call257 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call257 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call257 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call257 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call257 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call257 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call257 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call257 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call257 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call257 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call257 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call257 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call257 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp163 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_1427_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_s_fu_429_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1192_7_fu_436_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln1118_s_fu_453_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln1118_10_fu_464_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_19_fu_471_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_18_fu_460_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln1118_11_fu_481_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln1118_12_fu_492_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_21_fu_499_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_20_fu_488_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_33_fu_475_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_34_fu_503_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_5_fu_509_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_6_fu_513_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_36_fu_517_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1192_15_fu_523_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln728_fu_1462_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal rhs_V_5_fu_540_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_1454_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal ret_V_38_fu_547_p2 : STD_LOGIC_VECTOR (20 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of ret_V_38_fu_547_p2 : signal is "no";
    signal add_ln1192_32_fu_562_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_fu_407_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1192_28_fu_568_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1475_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1484_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal shl_ln1118_1_fu_623_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1192_3_fu_630_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_3_fu_616_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln1118_3_fu_647_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln1118_2_fu_640_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1192_4_fu_654_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln1192_fu_634_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln1192_1_fu_658_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1192_4_fu_664_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_31_fu_670_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1192_8_fu_686_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln1192_8_fu_686_p2 : signal is "no";
    signal rhs_V_1_fu_691_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln1192_2_fu_698_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_33_fu_704_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_35_fu_723_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of ret_V_35_fu_723_p2 : signal is "no";
    signal r_V_35_fu_739_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln1118_30_fu_754_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1118_10_fu_720_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_38_fu_758_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln708_11_fu_764_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_41_fu_779_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal shl_ln1118_6_fu_821_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_12_fu_828_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1118_9_fu_818_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1118_13_fu_838_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln1118_7_fu_842_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln1118_7_fu_842_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1118_14_fu_850_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1118_13_fu_838_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_30_fu_854_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_29_fu_832_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln703_3_fu_860_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln1118_8_fu_870_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1118_15_fu_877_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln1193_fu_886_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal sub_ln1193_1_fu_891_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln1193_fu_897_p2 : STD_LOGIC_VECTOR (23 downto 0);
    attribute use_dsp48 of add_ln1193_fu_897_p2 : signal is "no";
    signal ret_V_1_fu_902_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1192_2_fu_918_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1192_1_fu_915_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_30_fu_922_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln703_fu_937_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_8_fu_941_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln_fu_958_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1118_5_fu_965_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_4_fu_955_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_27_fu_969_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal rhs_V_6_fu_934_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1192_12_fu_979_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln703_2_fu_975_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_4_fu_991_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1118_7_fu_998_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln1118_5_fu_1011_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_28_fu_1002_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal lhs_V_4_fu_1025_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal rhs_V_2_fu_1037_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1520_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln1118_16_fu_1049_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln1118_9_fu_1053_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln1118_9_fu_1053_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_17_fu_1061_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1118_16_fu_1049_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_32_fu_1065_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal rhs_V_3_fu_1071_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln1192_10_fu_1079_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln1192_17_fu_1044_p2 : STD_LOGIC_VECTOR (25 downto 0);
    attribute use_dsp48 of add_ln1192_17_fu_1044_p2 : signal is "no";
    signal sext_ln1118_23_fu_1089_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln1118_13_fu_1093_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln1118_13_fu_1093_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_24_fu_1101_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1118_23_fu_1089_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_36_fu_1105_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal rhs_V_4_fu_1111_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln1192_11_fu_1119_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln1192_18_fu_1083_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln1192_19_fu_1123_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal ret_V_37_fu_1129_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln1118_25_fu_1145_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln1118_14_fu_1149_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln1118_14_fu_1149_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln1118_15_fu_1164_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1118_26_fu_1157_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1118_29_fu_1171_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1192_23_fu_1175_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1118_28_fu_1161_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1118_25_fu_1145_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1192_24_fu_1185_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1192_13_fu_1191_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1192_25_fu_1195_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1192_14_fu_1201_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1192_12_fu_1181_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_V_5_fu_1211_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_17_fu_1220_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ret_V_39_fu_1214_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_6_fu_1224_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal rhs_V_8_fu_1236_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln728_3_fu_1244_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1531_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_41_fu_1248_p2 : STD_LOGIC_VECTOR (17 downto 0);
    attribute use_dsp48 of ret_V_41_fu_1248_p2 : signal is "no";
    signal r_V_20_fu_1259_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_39_fu_1262_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_7_fu_1271_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal lhs_V_8_fu_1283_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rhs_V_9_fu_1287_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln700_1_fu_1299_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal rhs_V_fu_1304_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln700_1_fu_1299_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln728_1_fu_1311_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_32_fu_1315_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_1554_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln703_13_fu_1352_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_26_fu_1355_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1192_2_fu_1569_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ret_V_34_fu_1374_p2 : STD_LOGIC_VECTOR (30 downto 0);
    attribute use_dsp48 of ret_V_34_fu_1374_p2 : signal is "no";
    signal grp_fu_1576_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln700_2_fu_1407_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_27_fu_400_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln700_2_fu_1407_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln700_4_fu_1413_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln703_4_fu_396_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln700_4_fu_1413_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1419_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1419_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1419_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1427_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln728_fu_404_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1427_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln1192_fu_1436_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_fu_423_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln1192_fu_1436_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1192_7_fu_1442_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1192_7_fu_1442_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1118_fu_1448_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1118_22_fu_529_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln1118_fu_1448_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1454_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1454_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln728_fu_1462_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln728_fu_1462_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1118_4_fu_1469_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_31_fu_585_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln1118_4_fu_1469_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1475_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1475_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1475_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1484_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_1492_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1498_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_2_fu_814_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1498_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1498_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1512_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1531_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_17_fu_1220_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1531_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1540_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_22_fu_1268_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1540_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1554_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_1576_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to12 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component generic_sincos_11_6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        in_V : IN STD_LOGIC_VECTOR (10 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (6 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component myproject_mul_mul_11s_11s_21_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component myproject_mul_mul_11s_8ns_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mac_muladd_11s_6ns_12ns_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mac_muladd_11s_6s_16ns_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mul_mul_11s_11s_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mul_mul_17s_17s_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component myproject_mac_muladd_21s_8ns_21ns_21_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (20 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component myproject_mul_mul_11s_9ns_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mul_mul_16s_16s_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component myproject_mac_muladd_11s_11s_11s_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mac_muladd_21s_11s_21ns_21_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (20 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component myproject_am_addmul_11s_6s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mac_muladd_7s_7s_9s_14_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component myproject_mul_mul_24s_14s_36_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component myproject_am_addmul_7s_6s_8s_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_ama_addmulsub_15s_11s_14s_25s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        din3 : IN STD_LOGIC_VECTOR (24 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mac_muladd_7s_7s_17s_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mac_muladd_7s_7s_13s_14_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component myproject_mul_mul_16s_12s_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component myproject_mac_muladd_18s_11s_21s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mul_mul_14s_9s_23_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component myproject_mul_mul_28s_7s_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (27 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component myproject_mac_muladd_23s_7s_21s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (22 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;



begin
    grp_generic_sincos_11_6_s_fu_251 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_11_6_s_fu_251_in_V,
        ap_return => grp_generic_sincos_11_6_s_fu_251_ap_return,
        ap_ce => grp_generic_sincos_11_6_s_fu_251_ap_ce);

    grp_generic_sincos_11_6_s_fu_256 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_11_6_s_fu_256_in_V,
        ap_return => grp_generic_sincos_11_6_s_fu_256_ap_return,
        ap_ce => grp_generic_sincos_11_6_s_fu_256_ap_ce);

    grp_generic_sincos_11_6_s_fu_261 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln_reg_1657,
        ap_return => grp_generic_sincos_11_6_s_fu_261_ap_return,
        ap_ce => grp_generic_sincos_11_6_s_fu_261_ap_ce);

    grp_generic_sincos_11_6_s_fu_266 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_11_6_s_fu_266_in_V,
        ap_return => grp_generic_sincos_11_6_s_fu_266_ap_return,
        ap_ce => grp_generic_sincos_11_6_s_fu_266_ap_ce);

    grp_generic_sincos_11_6_s_fu_271 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_s_reg_1688,
        ap_return => grp_generic_sincos_11_6_s_fu_271_ap_return,
        ap_ce => grp_generic_sincos_11_6_s_fu_271_ap_ce);

    grp_generic_sincos_11_6_s_fu_276 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_11_6_s_fu_276_in_V,
        ap_return => grp_generic_sincos_11_6_s_fu_276_ap_return,
        ap_ce => grp_generic_sincos_11_6_s_fu_276_ap_ce);

    grp_generic_sincos_11_6_s_fu_281 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_14_reg_1703,
        ap_return => grp_generic_sincos_11_6_s_fu_281_ap_return,
        ap_ce => grp_generic_sincos_11_6_s_fu_281_ap_ce);

    grp_generic_sincos_11_6_s_fu_286 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_1_reg_1708,
        ap_return => grp_generic_sincos_11_6_s_fu_286_ap_return,
        ap_ce => grp_generic_sincos_11_6_s_fu_286_ap_ce);

    grp_generic_sincos_11_6_s_fu_291 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_2_reg_1713,
        ap_return => grp_generic_sincos_11_6_s_fu_291_ap_return,
        ap_ce => grp_generic_sincos_11_6_s_fu_291_ap_ce);

    grp_generic_sincos_11_6_s_fu_296 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => p_Val2_s_reg_1585_pp0_iter2_reg,
        ap_return => grp_generic_sincos_11_6_s_fu_296_ap_return,
        ap_ce => grp_generic_sincos_11_6_s_fu_296_ap_ce);

    grp_generic_sincos_11_6_s_fu_301 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_4_reg_1718,
        ap_return => grp_generic_sincos_11_6_s_fu_301_ap_return,
        ap_ce => grp_generic_sincos_11_6_s_fu_301_ap_ce);

    grp_generic_sincos_11_6_s_fu_306 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => p_Val2_1_reg_1606_pp0_iter2_reg,
        ap_return => grp_generic_sincos_11_6_s_fu_306_ap_return,
        ap_ce => grp_generic_sincos_11_6_s_fu_306_ap_ce);

    grp_generic_sincos_11_6_s_fu_311 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_8_reg_1728,
        ap_return => grp_generic_sincos_11_6_s_fu_311_ap_return,
        ap_ce => grp_generic_sincos_11_6_s_fu_311_ap_ce);

    grp_generic_sincos_11_6_s_fu_316 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_11_6_s_fu_316_in_V,
        ap_return => grp_generic_sincos_11_6_s_fu_316_ap_return,
        ap_ce => grp_generic_sincos_11_6_s_fu_316_ap_ce);

    grp_generic_sincos_11_6_s_fu_321 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_11_6_s_fu_321_in_V,
        ap_return => grp_generic_sincos_11_6_s_fu_321_ap_return,
        ap_ce => grp_generic_sincos_11_6_s_fu_321_ap_ce);

    grp_generic_sincos_11_6_s_fu_326 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_13_reg_1738,
        ap_return => grp_generic_sincos_11_6_s_fu_326_ap_return,
        ap_ce => grp_generic_sincos_11_6_s_fu_326_ap_ce);

    grp_generic_sincos_11_6_s_fu_331 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_11_6_s_fu_331_in_V,
        ap_return => grp_generic_sincos_11_6_s_fu_331_ap_return,
        ap_ce => grp_generic_sincos_11_6_s_fu_331_ap_ce);

    myproject_mul_mul_11s_11s_21_1_1_U7 : component myproject_mul_mul_11s_11s_21_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        dout_WIDTH => 21)
    port map (
        din0 => mul_ln700_2_fu_1407_p0,
        din1 => mul_ln700_2_fu_1407_p1,
        dout => mul_ln700_2_fu_1407_p2);

    myproject_mul_mul_11s_8ns_16_1_1_U8 : component myproject_mul_mul_11s_8ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln700_4_fu_1413_p0,
        din1 => mul_ln700_4_fu_1413_p1,
        dout => mul_ln700_4_fu_1413_p2);

    myproject_mac_muladd_11s_6ns_12ns_16_1_1_U9 : component myproject_mac_muladd_11s_6ns_12ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_1419_p0,
        din1 => grp_fu_1419_p1,
        din2 => grp_fu_1419_p2,
        dout => grp_fu_1419_p3);

    myproject_mac_muladd_11s_6s_16ns_16_1_1_U10 : component myproject_mac_muladd_11s_6s_16ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 6,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_1427_p0,
        din1 => grp_fu_1427_p1,
        din2 => lhs_V_1_fu_407_p3,
        dout => grp_fu_1427_p3);

    myproject_mul_mul_11s_11s_21_1_1_U11 : component myproject_mul_mul_11s_11s_21_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        dout_WIDTH => 21)
    port map (
        din0 => mul_ln1192_fu_1436_p0,
        din1 => mul_ln1192_fu_1436_p1,
        dout => mul_ln1192_fu_1436_p2);

    myproject_mul_mul_11s_11s_16_1_1_U12 : component myproject_mul_mul_11s_11s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln1192_7_fu_1442_p0,
        din1 => mul_ln1192_7_fu_1442_p1,
        dout => mul_ln1192_7_fu_1442_p2);

    myproject_mul_mul_17s_17s_31_1_1_U13 : component myproject_mul_mul_17s_17s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 17,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln1118_fu_1448_p0,
        din1 => mul_ln1118_fu_1448_p1,
        dout => mul_ln1118_fu_1448_p2);

    myproject_mac_muladd_21s_8ns_21ns_21_1_1_U14 : component myproject_mac_muladd_21s_8ns_21ns_21_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 21,
        din1_WIDTH => 8,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        din0 => mul_ln700_2_reg_1642,
        din1 => grp_fu_1454_p1,
        din2 => grp_fu_1454_p2,
        dout => grp_fu_1454_p3);

    myproject_mul_mul_11s_9ns_16_1_1_U15 : component myproject_mul_mul_11s_9ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 9,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln728_fu_1462_p0,
        din1 => mul_ln728_fu_1462_p1,
        dout => mul_ln728_fu_1462_p2);

    myproject_mul_mul_16s_16s_31_1_1_U16 : component myproject_mul_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln1118_4_fu_1469_p0,
        din1 => mul_ln1118_4_fu_1469_p1,
        dout => mul_ln1118_4_fu_1469_p2);

    myproject_mac_muladd_11s_11s_11s_16_1_1_U17 : component myproject_mac_muladd_11s_11s_11s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        din2_WIDTH => 11,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_1475_p0,
        din1 => grp_fu_1475_p1,
        din2 => grp_fu_1475_p2,
        dout => grp_fu_1475_p3);

    myproject_mac_muladd_21s_11s_21ns_21_1_1_U18 : component myproject_mac_muladd_21s_11s_21ns_21_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 21,
        din1_WIDTH => 11,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        din0 => mul_ln1192_reg_1662,
        din1 => p_Val2_s_reg_1585_pp0_iter1_reg,
        din2 => grp_fu_1484_p2,
        dout => grp_fu_1484_p3);

    myproject_am_addmul_11s_6s_24_1_1_U19 : component myproject_am_addmul_11s_6s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => p_Val2_s_reg_1585_pp0_iter9_reg,
        din1 => grp_fu_1492_p1,
        dout => grp_fu_1492_p2);

    myproject_mac_muladd_7s_7s_9s_14_1_1_U20 : component myproject_mac_muladd_7s_7s_9s_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 7,
        din2_WIDTH => 9,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_1498_p0,
        din1 => grp_fu_1498_p1,
        din2 => grp_fu_1498_p2,
        dout => grp_fu_1498_p3);

    myproject_mul_mul_24s_14s_36_1_1_U21 : component myproject_mul_mul_24s_14s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 14,
        dout_WIDTH => 36)
    port map (
        din0 => ret_V_1_fu_902_p2,
        din1 => ret_V_3_reg_1775,
        dout => mul_ln700_fu_1506_p2);

    myproject_am_addmul_7s_6s_8s_16_1_1_U22 : component myproject_am_addmul_7s_6s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 6,
        din2_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => grp_generic_sincos_11_6_s_fu_301_ap_return,
        din1 => grp_fu_1512_p1,
        din2 => ret_V_8_fu_941_p2,
        dout => grp_fu_1512_p3);

    myproject_ama_addmulsub_15s_11s_14s_25s_26_1_1_U23 : component myproject_ama_addmulsub_15s_11s_14s_25s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 11,
        din2_WIDTH => 14,
        din3_WIDTH => 25,
        dout_WIDTH => 26)
    port map (
        din0 => shl_ln1118_5_fu_1011_p3,
        din1 => p_Val2_5_reg_1623_pp0_iter10_reg,
        din2 => ret_V_13_reg_1780,
        din3 => lhs_V_4_fu_1025_p3,
        dout => grp_fu_1520_p4);

    myproject_mac_muladd_7s_7s_17s_18_1_1_U24 : component myproject_mac_muladd_7s_7s_17s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 7,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_1531_p0,
        din1 => grp_fu_1531_p1,
        din2 => lhs_V_6_fu_1224_p3,
        dout => grp_fu_1531_p3);

    myproject_mac_muladd_7s_7s_13s_14_1_1_U25 : component myproject_mac_muladd_7s_7s_13s_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 7,
        din2_WIDTH => 13,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_1540_p0,
        din1 => grp_fu_1540_p1,
        din2 => lhs_V_7_fu_1271_p3,
        dout => grp_fu_1540_p3);

    myproject_mul_mul_16s_12s_28_1_1_U26 : component myproject_mul_mul_16s_12s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 12,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_4_reg_1821,
        din1 => add_ln1192_9_reg_1826,
        dout => r_V_6_fu_1548_p2);

    myproject_mac_muladd_18s_11s_21s_26_1_1_U27 : component myproject_mac_muladd_18s_11s_21s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 11,
        din2_WIDTH => 21,
        dout_WIDTH => 26)
    port map (
        din0 => ret_V_20_reg_1846,
        din1 => add_ln1192_21_reg_1841,
        din2 => grp_fu_1554_p2,
        dout => grp_fu_1554_p3);

    myproject_mul_mul_14s_9s_23_1_1_U28 : component myproject_mul_mul_14s_9s_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 9,
        dout_WIDTH => 23)
    port map (
        din0 => ret_V_22_reg_1851,
        din1 => ret_V_26_fu_1355_p2,
        dout => r_V_25_fu_1563_p2);

    myproject_mul_mul_28s_7s_31_1_1_U29 : component myproject_mul_mul_28s_7s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 7,
        dout_WIDTH => 31)
    port map (
        din0 => r_V_6_reg_1866,
        din1 => outsin_V_6_reg_1831_pp0_iter12_reg,
        dout => mul_ln1192_2_fu_1569_p2);

    myproject_mac_muladd_23s_7s_21s_26_1_1_U30 : component myproject_mac_muladd_23s_7s_21s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 23,
        din1_WIDTH => 7,
        din2_WIDTH => 21,
        dout_WIDTH => 26)
    port map (
        din0 => r_V_25_reg_1876,
        din1 => grp_generic_sincos_11_6_s_fu_331_ap_return,
        din2 => grp_fu_1576_p2,
        dout => grp_fu_1576_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    x_V_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    x_V_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_ap_vld_preg <= x_V_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_preg <= ap_const_lv176_lc_1;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_preg <= x_V;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln1192_21_reg_1841 <= add_ln1192_21_fu_1205_p2;
                add_ln1192_9_reg_1826 <= add_ln1192_9_fu_985_p2;
                add_ln1192_reg_1811 <= add_ln1192_fu_928_p2;
                mul_ln700_reg_1806 <= mul_ln700_fu_1506_p2;
                outsin_V_10_reg_1790 <= grp_generic_sincos_11_6_s_fu_271_ap_return;
                outsin_V_13_reg_1764 <= grp_generic_sincos_11_6_s_fu_256_ap_return;
                outsin_V_13_reg_1764_pp0_iter10_reg <= outsin_V_13_reg_1764;
                outsin_V_18_reg_1816 <= grp_generic_sincos_11_6_s_fu_291_ap_return;
                outsin_V_22_reg_1796 <= grp_generic_sincos_11_6_s_fu_276_ap_return;
                outsin_V_24_reg_1801 <= grp_generic_sincos_11_6_s_fu_281_ap_return;
                outsin_V_5_reg_1758 <= grp_generic_sincos_11_6_s_fu_251_ap_return;
                outsin_V_5_reg_1758_pp0_iter10_reg <= outsin_V_5_reg_1758;
                outsin_V_6_reg_1831 <= grp_generic_sincos_11_6_s_fu_306_ap_return;
                outsin_V_6_reg_1831_pp0_iter12_reg <= outsin_V_6_reg_1831;
                p_Val2_13_reg_1596_pp0_iter2_reg <= p_Val2_13_reg_1596_pp0_iter1_reg;
                p_Val2_1_reg_1606_pp0_iter10_reg <= p_Val2_1_reg_1606_pp0_iter9_reg;
                p_Val2_1_reg_1606_pp0_iter2_reg <= p_Val2_1_reg_1606_pp0_iter1_reg;
                p_Val2_1_reg_1606_pp0_iter3_reg <= p_Val2_1_reg_1606_pp0_iter2_reg;
                p_Val2_1_reg_1606_pp0_iter4_reg <= p_Val2_1_reg_1606_pp0_iter3_reg;
                p_Val2_1_reg_1606_pp0_iter5_reg <= p_Val2_1_reg_1606_pp0_iter4_reg;
                p_Val2_1_reg_1606_pp0_iter6_reg <= p_Val2_1_reg_1606_pp0_iter5_reg;
                p_Val2_1_reg_1606_pp0_iter7_reg <= p_Val2_1_reg_1606_pp0_iter6_reg;
                p_Val2_1_reg_1606_pp0_iter8_reg <= p_Val2_1_reg_1606_pp0_iter7_reg;
                p_Val2_1_reg_1606_pp0_iter9_reg <= p_Val2_1_reg_1606_pp0_iter8_reg;
                p_Val2_4_reg_1617_pp0_iter10_reg <= p_Val2_4_reg_1617_pp0_iter9_reg;
                p_Val2_4_reg_1617_pp0_iter2_reg <= p_Val2_4_reg_1617_pp0_iter1_reg;
                p_Val2_4_reg_1617_pp0_iter3_reg <= p_Val2_4_reg_1617_pp0_iter2_reg;
                p_Val2_4_reg_1617_pp0_iter4_reg <= p_Val2_4_reg_1617_pp0_iter3_reg;
                p_Val2_4_reg_1617_pp0_iter5_reg <= p_Val2_4_reg_1617_pp0_iter4_reg;
                p_Val2_4_reg_1617_pp0_iter6_reg <= p_Val2_4_reg_1617_pp0_iter5_reg;
                p_Val2_4_reg_1617_pp0_iter7_reg <= p_Val2_4_reg_1617_pp0_iter6_reg;
                p_Val2_4_reg_1617_pp0_iter8_reg <= p_Val2_4_reg_1617_pp0_iter7_reg;
                p_Val2_4_reg_1617_pp0_iter9_reg <= p_Val2_4_reg_1617_pp0_iter8_reg;
                p_Val2_5_reg_1623_pp0_iter10_reg <= p_Val2_5_reg_1623_pp0_iter9_reg;
                p_Val2_5_reg_1623_pp0_iter2_reg <= p_Val2_5_reg_1623_pp0_iter1_reg;
                p_Val2_5_reg_1623_pp0_iter3_reg <= p_Val2_5_reg_1623_pp0_iter2_reg;
                p_Val2_5_reg_1623_pp0_iter4_reg <= p_Val2_5_reg_1623_pp0_iter3_reg;
                p_Val2_5_reg_1623_pp0_iter5_reg <= p_Val2_5_reg_1623_pp0_iter4_reg;
                p_Val2_5_reg_1623_pp0_iter6_reg <= p_Val2_5_reg_1623_pp0_iter5_reg;
                p_Val2_5_reg_1623_pp0_iter7_reg <= p_Val2_5_reg_1623_pp0_iter6_reg;
                p_Val2_5_reg_1623_pp0_iter8_reg <= p_Val2_5_reg_1623_pp0_iter7_reg;
                p_Val2_5_reg_1623_pp0_iter9_reg <= p_Val2_5_reg_1623_pp0_iter8_reg;
                p_Val2_s_reg_1585_pp0_iter2_reg <= p_Val2_s_reg_1585_pp0_iter1_reg;
                p_Val2_s_reg_1585_pp0_iter3_reg <= p_Val2_s_reg_1585_pp0_iter2_reg;
                p_Val2_s_reg_1585_pp0_iter4_reg <= p_Val2_s_reg_1585_pp0_iter3_reg;
                p_Val2_s_reg_1585_pp0_iter5_reg <= p_Val2_s_reg_1585_pp0_iter4_reg;
                p_Val2_s_reg_1585_pp0_iter6_reg <= p_Val2_s_reg_1585_pp0_iter5_reg;
                p_Val2_s_reg_1585_pp0_iter7_reg <= p_Val2_s_reg_1585_pp0_iter6_reg;
                p_Val2_s_reg_1585_pp0_iter8_reg <= p_Val2_s_reg_1585_pp0_iter7_reg;
                p_Val2_s_reg_1585_pp0_iter9_reg <= p_Val2_s_reg_1585_pp0_iter8_reg;
                r_V_25_reg_1876 <= r_V_25_fu_1563_p2;
                r_V_31_reg_1785 <= r_V_31_fu_881_p2;
                r_V_6_reg_1866 <= r_V_6_fu_1548_p2;
                ret_V_13_reg_1780 <= ret_V_13_fu_864_p2;
                ret_V_20_reg_1846 <= ret_V_20_fu_1253_p2;
                ret_V_44_reg_1856 <= ret_V_44_fu_1290_p2;
                sext_ln1118_2_reg_1667_pp0_iter2_reg <= sext_ln1118_2_reg_1667;
                sext_ln1118_2_reg_1667_pp0_iter3_reg <= sext_ln1118_2_reg_1667_pp0_iter2_reg;
                sext_ln1118_2_reg_1667_pp0_iter4_reg <= sext_ln1118_2_reg_1667_pp0_iter3_reg;
                sext_ln1118_2_reg_1667_pp0_iter5_reg <= sext_ln1118_2_reg_1667_pp0_iter4_reg;
                sext_ln1118_2_reg_1667_pp0_iter6_reg <= sext_ln1118_2_reg_1667_pp0_iter5_reg;
                sext_ln1118_2_reg_1667_pp0_iter7_reg <= sext_ln1118_2_reg_1667_pp0_iter6_reg;
                sext_ln1118_2_reg_1667_pp0_iter8_reg <= sext_ln1118_2_reg_1667_pp0_iter7_reg;
                sext_ln1118_2_reg_1667_pp0_iter9_reg <= sext_ln1118_2_reg_1667_pp0_iter8_reg;
                trunc_ln708_10_reg_1871 <= grp_fu_1554_p3(25 downto 15);
                trunc_ln708_13_reg_1738 <= r_V_41_fu_779_p2(30 downto 20);
                trunc_ln708_1_reg_1708 <= grp_fu_1484_p3(20 downto 10);
                trunc_ln708_2_reg_1713 <= ret_V_31_fu_670_p2(15 downto 5);
                trunc_ln708_3_reg_1861 <= ret_V_32_fu_1315_p2(35 downto 25);
                trunc_ln708_4_reg_1718 <= ret_V_33_fu_704_p2(15 downto 5);
                trunc_ln708_8_reg_1728 <= r_V_35_fu_739_p2(30 downto 20);
                trunc_ln708_9_reg_1836 <= ret_V_37_fu_1129_p2(25 downto 15);
                trunc_ln708_9_reg_1836_pp0_iter12_reg <= trunc_ln708_9_reg_1836;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mul_ln1118_4_reg_1698 <= mul_ln1118_4_fu_1469_p2;
                mul_ln1118_reg_1683 <= mul_ln1118_fu_1448_p2;
                mul_ln1192_7_reg_1672 <= mul_ln1192_7_fu_1442_p2;
                mul_ln1192_reg_1662 <= mul_ln1192_fu_1436_p2;
                mul_ln700_2_reg_1642 <= mul_ln700_2_fu_1407_p2;
                mul_ln700_4_reg_1647 <= mul_ln700_4_fu_1413_p2;
                p_Val2_13_reg_1596 <= x_V_in_sig(43 downto 33);
                p_Val2_13_reg_1596_pp0_iter1_reg <= p_Val2_13_reg_1596;
                p_Val2_1_reg_1606 <= x_V_in_sig(164 downto 154);
                p_Val2_1_reg_1606_pp0_iter1_reg <= p_Val2_1_reg_1606;
                p_Val2_4_reg_1617 <= x_V_in_sig(54 downto 44);
                p_Val2_4_reg_1617_pp0_iter1_reg <= p_Val2_4_reg_1617;
                p_Val2_5_reg_1623 <= x_V_in_sig(175 downto 165);
                p_Val2_5_reg_1623_pp0_iter1_reg <= p_Val2_5_reg_1623;
                p_Val2_s_reg_1585 <= x_V_in_sig(32 downto 22);
                p_Val2_s_reg_1585_pp0_iter1_reg <= p_Val2_s_reg_1585;
                sext_ln1118_2_reg_1667 <= sext_ln1118_2_fu_426_p1;
                tmp_8_reg_1637 <= x_V_in_sig(42 downto 33);
                trunc_ln708_14_reg_1703 <= grp_fu_1475_p3(15 downto 5);
                trunc_ln708_s_reg_1688 <= ret_V_38_fu_547_p2(20 downto 10);
                trunc_ln_reg_1657 <= grp_fu_1427_p3(15 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                r_V_1_reg_1769 <= grp_fu_1492_p2;
                ret_V_3_reg_1775 <= grp_fu_1498_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
                r_V_4_reg_1821 <= grp_fu_1512_p3;
                ret_V_22_reg_1851 <= grp_fu_1540_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ret_V_23_reg_1652 <= grp_fu_1419_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1192_12_fu_979_p2 <= std_logic_vector(signed(rhs_V_6_fu_934_p1) + signed(ap_const_lv12_FA0));
    add_ln1192_15_fu_523_p2 <= std_logic_vector(unsigned(ret_V_36_fu_517_p2) + unsigned(ap_const_lv17_400));
    add_ln1192_17_fu_1044_p2 <= std_logic_vector(unsigned(rhs_V_2_fu_1037_p3) + unsigned(grp_fu_1520_p4));
    add_ln1192_18_fu_1083_p2 <= std_logic_vector(signed(sext_ln1192_10_fu_1079_p1) + signed(add_ln1192_17_fu_1044_p2));
    add_ln1192_19_fu_1123_p2 <= std_logic_vector(signed(sext_ln1192_11_fu_1119_p1) + signed(add_ln1192_18_fu_1083_p2));
    add_ln1192_21_fu_1205_p2 <= std_logic_vector(signed(sext_ln1192_14_fu_1201_p1) + signed(sext_ln1192_12_fu_1181_p1));
    add_ln1192_23_fu_1175_p2 <= std_logic_vector(signed(sext_ln1118_26_fu_1157_p1) + signed(sext_ln1118_29_fu_1171_p1));
    add_ln1192_24_fu_1185_p2 <= std_logic_vector(signed(sext_ln1118_28_fu_1161_p1) + signed(sext_ln1118_25_fu_1145_p1));
    add_ln1192_25_fu_1195_p2 <= std_logic_vector(signed(sext_ln1192_13_fu_1191_p1) + signed(ap_const_lv9_1E0));
    add_ln1192_28_fu_568_p2 <= std_logic_vector(unsigned(add_ln1192_32_fu_562_p2) + unsigned(lhs_V_1_fu_407_p3));
    add_ln1192_32_fu_562_p2 <= std_logic_vector(unsigned(r_V_s_fu_429_p3) + unsigned(ap_const_lv16_F920));
    add_ln1192_4_fu_664_p2 <= std_logic_vector(unsigned(sub_ln1192_fu_634_p2) + unsigned(sub_ln1192_1_fu_658_p2));
    add_ln1192_7_fu_436_p2 <= std_logic_vector(unsigned(r_V_s_fu_429_p3) + unsigned(ap_const_lv16_FF20));
    add_ln1192_8_fu_686_p2 <= std_logic_vector(unsigned(lhs_V_3_fu_616_p3) + unsigned(mul_ln1192_7_reg_1672));
    add_ln1192_9_fu_985_p2 <= std_logic_vector(unsigned(add_ln1192_12_fu_979_p2) + unsigned(sext_ln703_2_fu_975_p1));
    add_ln1192_fu_928_p2 <= std_logic_vector(unsigned(ret_V_30_fu_922_p2) + unsigned(ap_const_lv12_7D));
    add_ln1193_fu_897_p2 <= std_logic_vector(signed(r_V_1_reg_1769) + signed(sub_ln1193_1_fu_891_p2));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp102_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp102 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp107_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp107 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp111_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp111 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp113_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp113 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp114_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp114 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp115_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp115 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp116_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp116 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp118_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp118 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp120_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp120 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp122_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp122 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp125_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp125 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp128_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp128 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp163_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp163 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp40_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp40 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp67_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp67 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp73_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp73 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp99_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp99 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call120 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call164 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call190 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call243 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call247 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call88 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call120 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call164 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call190 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call243 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call247 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call88 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call120 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call164 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call190 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call243 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call247 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call88 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call120 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call164 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call190 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call243 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call247 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call88 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call120 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call164 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call190 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call243 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call247 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call88 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call120_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call120 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call164_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call164 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call176_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call176 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call190_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call190 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call210_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call210 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call225_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call225 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call231_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call231 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call243_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call243 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call247_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call247 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call257_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call257 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call27_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call27 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call43_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call43 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call63_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call63 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call69_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call69 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call78_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call78 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call88_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call88 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call99_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call99 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call120 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call164 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call190 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call243 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call247 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call88 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call120 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call164 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call190 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call243 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call247 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call88 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call120 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call164 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call190 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call243 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call247 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call88 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call120 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call164 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call190 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call243 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call247 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call88 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call120 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call164 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call190 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call243 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call247 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call88 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call120 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call164 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call190 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call243 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call247 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call88 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call120 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call164 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call190 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call243 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call247 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call88 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call120 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call164 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call190 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call243 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call247 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call88 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to12_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to12 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to12)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to12 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1419_p0 <= sext_ln703_4_fu_396_p1(11 - 1 downto 0);
    grp_fu_1419_p1 <= ap_const_lv16_1D(6 - 1 downto 0);
    grp_fu_1419_p2 <= ap_const_lv16_400(12 - 1 downto 0);
    grp_fu_1427_p0 <= sext_ln728_fu_404_p1(11 - 1 downto 0);
    grp_fu_1427_p1 <= ap_const_lv16_FFED(6 - 1 downto 0);
    grp_fu_1454_p1 <= ap_const_lv21_69(8 - 1 downto 0);
    grp_fu_1454_p2 <= (mul_ln700_4_reg_1647 & ap_const_lv5_0);
    grp_fu_1475_p0 <= sext_ln728_fu_404_p1(11 - 1 downto 0);
    grp_fu_1475_p1 <= sext_ln728_fu_404_p1(11 - 1 downto 0);
    grp_fu_1475_p2 <= ap_const_lv16_FDE0(11 - 1 downto 0);
    grp_fu_1484_p2 <= (p_Val2_5_reg_1623_pp0_iter1_reg & ap_const_lv10_0);
    grp_fu_1492_p1 <= ap_const_lv12_FE2(6 - 1 downto 0);
    grp_fu_1498_p0 <= r_V_2_fu_814_p1(7 - 1 downto 0);
    grp_fu_1498_p1 <= r_V_2_fu_814_p1(7 - 1 downto 0);
    grp_fu_1498_p2 <= ap_const_lv14_3F60(9 - 1 downto 0);
    grp_fu_1512_p1 <= ap_const_lv8_E2(6 - 1 downto 0);
    grp_fu_1531_p0 <= r_V_17_fu_1220_p1(7 - 1 downto 0);
    grp_fu_1531_p1 <= r_V_17_fu_1220_p1(7 - 1 downto 0);
    grp_fu_1540_p0 <= r_V_22_fu_1268_p1(7 - 1 downto 0);
    grp_fu_1540_p1 <= r_V_22_fu_1268_p1(7 - 1 downto 0);
    grp_fu_1554_p2 <= ap_const_lv26_3F08000(21 - 1 downto 0);
    grp_fu_1576_p2 <= ap_const_lv26_3F20000(21 - 1 downto 0);

    grp_generic_sincos_11_6_s_fu_251_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp40)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_251_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_251_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_11_6_s_fu_251_in_V <= add_ln1192_7_fu_436_p2(15 downto 5);

    grp_generic_sincos_11_6_s_fu_256_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp67)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp67) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_256_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_256_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_11_6_s_fu_256_in_V <= add_ln1192_28_fu_568_p2(15 downto 5);

    grp_generic_sincos_11_6_s_fu_261_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp73)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp73) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_261_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_261_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_11_6_s_fu_266_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp99)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp99) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_266_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_266_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_11_6_s_fu_266_in_V <= ret_V_35_fu_723_p2(15 downto 5);

    grp_generic_sincos_11_6_s_fu_271_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp102)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp102) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_271_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_271_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_11_6_s_fu_276_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp107)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp107) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_276_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_276_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_generic_sincos_11_6_s_fu_276_in_V <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_11_fu_764_p4),11));


    grp_generic_sincos_11_6_s_fu_281_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp111)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp111) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_281_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_281_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_11_6_s_fu_286_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp113)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp113) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_286_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_286_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_11_6_s_fu_291_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp114)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp114) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_291_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_291_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_11_6_s_fu_296_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp115)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp115) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_296_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_296_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_11_6_s_fu_301_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp116)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp116) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_301_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_301_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_11_6_s_fu_306_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp118)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp118) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_306_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_306_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_11_6_s_fu_311_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp120)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp120) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_311_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_311_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_11_6_s_fu_316_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp122)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp122) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_316_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_316_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_11_6_s_fu_316_in_V <= std_logic_vector(signed(p_Val2_13_reg_1596_pp0_iter2_reg) + signed(ap_const_lv11_7E9));

    grp_generic_sincos_11_6_s_fu_321_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp125)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp125) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_321_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_321_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_11_6_s_fu_321_in_V <= std_logic_vector(signed(p_Val2_13_reg_1596_pp0_iter2_reg) + signed(p_Val2_5_reg_1623_pp0_iter2_reg));

    grp_generic_sincos_11_6_s_fu_326_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp128)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp128) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_326_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_326_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_11_6_s_fu_331_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp163)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp163) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_331_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_331_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_11_6_s_fu_331_in_V <= std_logic_vector(signed(p_Val2_1_reg_1606_pp0_iter4_reg) + signed(ap_const_lv11_2F));
    lhs_V_1_fu_407_p3 <= (p_Val2_1_reg_1606 & ap_const_lv5_0);
    lhs_V_3_fu_616_p3 <= (p_Val2_5_reg_1623_pp0_iter1_reg & ap_const_lv5_0);
    lhs_V_4_fu_1025_p3 <= (r_V_28_fu_1002_p2 & ap_const_lv10_0);
        lhs_V_5_fu_1211_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_reg_1606_pp0_iter10_reg),12));

    lhs_V_6_fu_1224_p3 <= (ret_V_39_fu_1214_p2 & ap_const_lv5_0);
    lhs_V_7_fu_1271_p3 <= (r_V_39_fu_1262_p2 & ap_const_lv5_0);
        lhs_V_8_fu_1283_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_11_6_s_fu_326_ap_return),8));

    mul_ln1118_4_fu_1469_p0 <= sext_ln1118_31_fu_585_p1(16 - 1 downto 0);
    mul_ln1118_4_fu_1469_p1 <= sext_ln1118_31_fu_585_p1(16 - 1 downto 0);
    mul_ln1118_fu_1448_p0 <= sext_ln1118_22_fu_529_p1(17 - 1 downto 0);
    mul_ln1118_fu_1448_p1 <= sext_ln1118_22_fu_529_p1(17 - 1 downto 0);
    mul_ln1192_7_fu_1442_p0 <= sext_ln1118_2_fu_426_p1(11 - 1 downto 0);
    mul_ln1192_7_fu_1442_p1 <= sext_ln1118_2_fu_426_p1(11 - 1 downto 0);
    mul_ln1192_fu_1436_p0 <= sext_ln1118_fu_423_p1(11 - 1 downto 0);
    mul_ln1192_fu_1436_p1 <= sext_ln1118_fu_423_p1(11 - 1 downto 0);
    mul_ln700_1_fu_1299_p1 <= add_ln1192_reg_1811;
    mul_ln700_1_fu_1299_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln700_reg_1806) * signed(mul_ln700_1_fu_1299_p1))), 36));
    mul_ln700_2_fu_1407_p0 <= sext_ln1118_27_fu_400_p1(11 - 1 downto 0);
    mul_ln700_2_fu_1407_p1 <= sext_ln1118_27_fu_400_p1(11 - 1 downto 0);
    mul_ln700_4_fu_1413_p0 <= sext_ln703_4_fu_396_p1(11 - 1 downto 0);
    mul_ln700_4_fu_1413_p1 <= ap_const_lv16_69(8 - 1 downto 0);
    mul_ln728_fu_1462_p0 <= sext_ln728_fu_404_p1(11 - 1 downto 0);
    mul_ln728_fu_1462_p1 <= ap_const_lv16_D2(9 - 1 downto 0);
    p_Val2_1_fu_356_p4 <= x_V_in_sig(164 downto 154);
    r_V_17_fu_1220_p0 <= grp_generic_sincos_11_6_s_fu_306_ap_return;
        r_V_17_fu_1220_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_17_fu_1220_p0),14));

        r_V_20_fu_1259_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_22_reg_1796),8));

        r_V_22_fu_1268_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_13_reg_1764_pp0_iter10_reg),14));

    r_V_27_fu_969_p2 <= std_logic_vector(signed(sext_ln1118_5_fu_965_p1) + signed(sext_ln1118_4_fu_955_p1));
    r_V_28_fu_1002_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(sext_ln1118_7_fu_998_p1));
    r_V_29_fu_832_p2 <= std_logic_vector(signed(sext_ln1118_12_fu_828_p1) - signed(sext_ln1118_9_fu_818_p1));
        r_V_2_fu_814_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_11_6_s_fu_261_ap_return),14));

    r_V_30_fu_854_p2 <= std_logic_vector(signed(sext_ln1118_14_fu_850_p1) - signed(sext_ln1118_13_fu_838_p1));
    r_V_31_fu_881_p2 <= std_logic_vector(signed(sext_ln1118_15_fu_877_p1) + signed(sext_ln1118_2_reg_1667_pp0_iter9_reg));
    r_V_32_fu_1065_p2 <= std_logic_vector(signed(sext_ln1118_17_fu_1061_p1) + signed(sext_ln1118_16_fu_1049_p1));
    r_V_33_fu_475_p2 <= std_logic_vector(signed(sext_ln1118_19_fu_471_p1) + signed(sext_ln1118_18_fu_460_p1));
    r_V_34_fu_503_p2 <= std_logic_vector(signed(sext_ln1118_21_fu_499_p1) + signed(sext_ln1118_20_fu_488_p1));
    r_V_35_fu_739_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_reg_1683) * signed('0' &ap_const_lv31_4E))), 31));
    r_V_36_fu_1105_p2 <= std_logic_vector(signed(sext_ln1118_24_fu_1101_p1) + signed(sext_ln1118_23_fu_1089_p1));
    r_V_38_fu_758_p2 <= std_logic_vector(signed(sext_ln1118_30_fu_754_p1) - signed(sext_ln1118_10_fu_720_p1));
    r_V_39_fu_1262_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(r_V_20_fu_1259_p1));
    r_V_41_fu_779_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_4_reg_1698) * signed('0' &ap_const_lv31_92))), 31));
    r_V_s_fu_429_p3 <= (tmp_8_reg_1637 & ap_const_lv6_0);
    ret_V_13_fu_864_p2 <= std_logic_vector(unsigned(r_V_29_fu_832_p2) + unsigned(sext_ln703_3_fu_860_p1));
    ret_V_1_fu_902_p2 <= std_logic_vector(unsigned(add_ln1193_fu_897_p2) + unsigned(ap_const_lv24_3400));
    ret_V_20_fu_1253_p2 <= std_logic_vector(unsigned(ret_V_41_fu_1248_p2) + unsigned(ap_const_lv18_3F120));
    ret_V_26_fu_1355_p2 <= std_logic_vector(signed(sext_ln703_13_fu_1352_p1) + signed(ap_const_lv9_7));
    ret_V_30_fu_922_p2 <= std_logic_vector(signed(sext_ln1192_2_fu_918_p1) - signed(sext_ln1192_1_fu_915_p1));
    ret_V_31_fu_670_p2 <= std_logic_vector(unsigned(add_ln1192_4_fu_664_p2) + unsigned(ap_const_lv16_300));
    ret_V_32_fu_1315_p2 <= std_logic_vector(unsigned(mul_ln700_1_fu_1299_p2) - unsigned(sext_ln728_1_fu_1311_p1));
    ret_V_33_fu_704_p2 <= std_logic_vector(unsigned(sub_ln1192_2_fu_698_p2) + unsigned(ap_const_lv16_F9C0));
    ret_V_34_fu_1374_p2 <= std_logic_vector(signed(mul_ln1192_2_fu_1569_p2) + signed(ap_const_lv31_7E400000));
    ret_V_35_fu_723_p2 <= std_logic_vector(signed(mul_ln1192_7_reg_1672) + signed(ap_const_lv16_FB80));
    ret_V_36_fu_517_p2 <= std_logic_vector(signed(sext_ln703_5_fu_509_p1) - signed(sext_ln703_6_fu_513_p1));
    ret_V_37_fu_1129_p2 <= std_logic_vector(unsigned(add_ln1192_19_fu_1123_p2) + unsigned(ap_const_lv26_3F58000));
    ret_V_38_fu_547_p2 <= std_logic_vector(unsigned(rhs_V_5_fu_540_p3) + unsigned(grp_fu_1454_p3));
    ret_V_39_fu_1214_p2 <= std_logic_vector(signed(rhs_V_6_fu_934_p1) + signed(lhs_V_5_fu_1211_p1));
    ret_V_41_fu_1248_p2 <= std_logic_vector(signed(sext_ln728_3_fu_1244_p1) + signed(grp_fu_1531_p3));
    ret_V_44_fu_1290_p2 <= std_logic_vector(signed(lhs_V_8_fu_1283_p1) - signed(rhs_V_9_fu_1287_p1));
    ret_V_8_fu_941_p2 <= std_logic_vector(signed(sext_ln703_fu_937_p1) + signed(ap_const_lv8_D4));
    rhs_V_1_fu_691_p3 <= (p_Val2_13_reg_1596_pp0_iter1_reg & ap_const_lv5_0);
    rhs_V_2_fu_1037_p3 <= (r_V_31_reg_1785 & ap_const_lv10_0);
    rhs_V_3_fu_1071_p3 <= (r_V_32_fu_1065_p2 & ap_const_lv10_0);
    rhs_V_4_fu_1111_p3 <= (r_V_36_fu_1105_p2 & ap_const_lv10_0);
    rhs_V_5_fu_540_p3 <= (mul_ln728_fu_1462_p2 & ap_const_lv5_0);
        rhs_V_6_fu_934_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_5_reg_1623_pp0_iter10_reg),12));

    rhs_V_8_fu_1236_p3 <= (grp_generic_sincos_11_6_s_fu_321_ap_return & ap_const_lv5_0);
        rhs_V_9_fu_1287_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_24_reg_1801),8));

    rhs_V_fu_1304_p3 <= (outsin_V_18_reg_1816 & ap_const_lv25_0);
        sext_ln1118_10_fu_720_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_5_reg_1623_pp0_iter1_reg),15));

        sext_ln1118_12_fu_828_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_6_fu_821_p3),14));

    sext_ln1118_13_fu_838_p0 <= grp_generic_sincos_11_6_s_fu_266_ap_return;
        sext_ln1118_13_fu_838_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1118_13_fu_838_p0),10));

        sext_ln1118_14_fu_850_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_7_fu_842_p3),10));

        sext_ln1118_15_fu_877_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_8_fu_870_p3),16));

    sext_ln1118_16_fu_1049_p0 <= grp_generic_sincos_11_6_s_fu_306_ap_return;
        sext_ln1118_16_fu_1049_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1118_16_fu_1049_p0),12));

        sext_ln1118_17_fu_1061_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_9_fu_1053_p3),12));

        sext_ln1118_18_fu_460_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_s_fu_453_p3),16));

        sext_ln1118_19_fu_471_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_10_fu_464_p3),16));

        sext_ln1118_20_fu_488_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_11_fu_481_p3),16));

        sext_ln1118_21_fu_499_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_12_fu_492_p3),16));

        sext_ln1118_22_fu_529_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1192_15_fu_523_p2),31));

    sext_ln1118_23_fu_1089_p0 <= grp_generic_sincos_11_6_s_fu_311_ap_return;
        sext_ln1118_23_fu_1089_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1118_23_fu_1089_p0),12));

        sext_ln1118_24_fu_1101_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_13_fu_1093_p3),12));

    sext_ln1118_25_fu_1145_p0 <= grp_generic_sincos_11_6_s_fu_316_ap_return;
        sext_ln1118_25_fu_1145_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1118_25_fu_1145_p0),8));

        sext_ln1118_26_fu_1157_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_14_fu_1149_p3),10));

        sext_ln1118_27_fu_400_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_fu_356_p4),21));

        sext_ln1118_28_fu_1161_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_10_reg_1790),8));

        sext_ln1118_29_fu_1171_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_15_fu_1164_p3),10));

        sext_ln1118_2_fu_426_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_s_reg_1585),16));

        sext_ln1118_30_fu_754_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_1_fu_623_p3),15));

        sext_ln1118_31_fu_585_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_23_reg_1652),31));

        sext_ln1118_4_fu_955_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_5_reg_1758_pp0_iter10_reg),11));

        sext_ln1118_5_fu_965_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_958_p3),11));

        sext_ln1118_7_fu_998_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_4_fu_991_p3),15));

        sext_ln1118_9_fu_818_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_5_reg_1623_pp0_iter9_reg),14));

        sext_ln1118_fu_423_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_reg_1617),21));

        sext_ln1192_10_fu_1079_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_3_fu_1071_p3),26));

        sext_ln1192_11_fu_1119_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_4_fu_1111_p3),26));

        sext_ln1192_12_fu_1181_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1192_23_fu_1175_p2),11));

        sext_ln1192_13_fu_1191_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1192_24_fu_1185_p2),9));

        sext_ln1192_14_fu_1201_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1192_25_fu_1195_p2),11));

        sext_ln1192_1_fu_915_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_reg_1617_pp0_iter10_reg),12));

        sext_ln1192_2_fu_918_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_11_6_s_fu_286_ap_return),12));

        sext_ln1192_3_fu_630_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_1_fu_623_p3),16));

        sext_ln1192_4_fu_654_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_3_fu_647_p3),16));

        sext_ln703_13_fu_1352_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_44_reg_1856),9));

        sext_ln703_2_fu_975_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_27_fu_969_p2),12));

        sext_ln703_3_fu_860_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_30_fu_854_p2),14));

        sext_ln703_4_fu_396_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_fu_356_p4),16));

        sext_ln703_5_fu_509_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_33_fu_475_p2),17));

        sext_ln703_6_fu_513_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_34_fu_503_p2),17));

        sext_ln703_fu_937_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_11_6_s_fu_296_ap_return),8));

        sext_ln728_1_fu_1311_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_fu_1304_p3),36));

        sext_ln728_3_fu_1244_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_8_fu_1236_p3),18));

        sext_ln728_fu_404_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_13_reg_1596),16));

    shl_ln1118_10_fu_464_p3 <= (p_Val2_1_reg_1606 & ap_const_lv2_0);
    shl_ln1118_11_fu_481_p3 <= (p_Val2_13_reg_1596 & ap_const_lv4_0);
    shl_ln1118_12_fu_492_p3 <= (p_Val2_13_reg_1596 & ap_const_lv2_0);
    shl_ln1118_13_fu_1093_p1 <= grp_generic_sincos_11_6_s_fu_311_ap_return;
    shl_ln1118_13_fu_1093_p3 <= (shl_ln1118_13_fu_1093_p1 & ap_const_lv4_0);
    shl_ln1118_14_fu_1149_p1 <= grp_generic_sincos_11_6_s_fu_316_ap_return;
    shl_ln1118_14_fu_1149_p3 <= (shl_ln1118_14_fu_1149_p1 & ap_const_lv2_0);
    shl_ln1118_15_fu_1164_p3 <= (outsin_V_10_reg_1790 & ap_const_lv2_0);
    shl_ln1118_1_fu_623_p3 <= (p_Val2_5_reg_1623_pp0_iter1_reg & ap_const_lv3_0);
    shl_ln1118_2_fu_640_p3 <= (p_Val2_s_reg_1585_pp0_iter1_reg & ap_const_lv5_0);
    shl_ln1118_3_fu_647_p3 <= (p_Val2_s_reg_1585_pp0_iter1_reg & ap_const_lv3_0);
    shl_ln1118_4_fu_991_p3 <= (p_Val2_1_reg_1606_pp0_iter10_reg & ap_const_lv3_0);
    shl_ln1118_5_fu_1011_p3 <= (p_Val2_5_reg_1623_pp0_iter10_reg & ap_const_lv4_0);
    shl_ln1118_6_fu_821_p3 <= (p_Val2_5_reg_1623_pp0_iter9_reg & ap_const_lv2_0);
    shl_ln1118_7_fu_842_p1 <= grp_generic_sincos_11_6_s_fu_266_ap_return;
    shl_ln1118_7_fu_842_p3 <= (shl_ln1118_7_fu_842_p1 & ap_const_lv2_0);
    shl_ln1118_8_fu_870_p3 <= (p_Val2_s_reg_1585_pp0_iter9_reg & ap_const_lv4_0);
    shl_ln1118_9_fu_1053_p1 <= grp_generic_sincos_11_6_s_fu_306_ap_return;
    shl_ln1118_9_fu_1053_p3 <= (shl_ln1118_9_fu_1053_p1 & ap_const_lv4_0);
    shl_ln1118_s_fu_453_p3 <= (p_Val2_1_reg_1606 & ap_const_lv4_0);
    shl_ln1193_fu_886_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_reg_1769),to_integer(unsigned('0' & ap_const_lv24_2(24-1 downto 0)))));
    shl_ln_fu_958_p3 <= (outsin_V_5_reg_1758_pp0_iter10_reg & ap_const_lv3_0);
    sub_ln1192_1_fu_658_p2 <= std_logic_vector(unsigned(shl_ln1118_2_fu_640_p3) - unsigned(sext_ln1192_4_fu_654_p1));
    sub_ln1192_2_fu_698_p2 <= std_logic_vector(unsigned(add_ln1192_8_fu_686_p2) - unsigned(rhs_V_1_fu_691_p3));
    sub_ln1192_fu_634_p2 <= std_logic_vector(signed(sext_ln1192_3_fu_630_p1) - signed(lhs_V_3_fu_616_p3));
    sub_ln1193_1_fu_891_p2 <= std_logic_vector(unsigned(ap_const_lv24_0) - unsigned(shl_ln1193_fu_886_p2));
    trunc_ln708_11_fu_764_p4 <= r_V_38_fu_758_p2(14 downto 5);

    x_V_ap_vld_in_sig_assign_proc : process(x_V_ap_vld, x_V_ap_vld_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_ap_vld_in_sig <= x_V_ap_vld;
        else 
            x_V_ap_vld_in_sig <= x_V_ap_vld_preg;
        end if; 
    end process;


    x_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, x_V_ap_vld, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            x_V_blk_n <= x_V_ap_vld;
        else 
            x_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x_V_in_sig_assign_proc : process(x_V_ap_vld, x_V, x_V_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_in_sig <= x_V;
        else 
            x_V_in_sig <= x_V_preg;
        end if; 
    end process;

    y_0_V <= trunc_ln708_3_reg_1861;

    y_0_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            y_0_V_ap_vld <= ap_const_logic_1;
        else 
            y_0_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_1_V <= ret_V_34_fu_1374_p2(30 downto 20);

    y_1_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            y_1_V_ap_vld <= ap_const_logic_1;
        else 
            y_1_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_2_V <= trunc_ln708_9_reg_1836_pp0_iter12_reg;

    y_2_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            y_2_V_ap_vld <= ap_const_logic_1;
        else 
            y_2_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_3_V <= trunc_ln708_10_reg_1871;

    y_3_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            y_3_V_ap_vld <= ap_const_logic_1;
        else 
            y_3_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_4_V <= grp_fu_1576_p3(25 downto 15);

    y_4_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            y_4_V_ap_vld <= ap_const_logic_1;
        else 
            y_4_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
