vendor_name = ModelSim
source_file = 1, C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ROM.vhd
source_file = 1, C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd
source_file = 1, C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU.vhd
source_file = 1, C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/RAM.vhd
source_file = 1, C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/db/ALU_CTRL.cbx.xml
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = ALU_CTRL
instance = comp, \valueOutput[0]~I\, valueOutput[0], ALU_CTRL, 1
instance = comp, \valueOutput[1]~I\, valueOutput[1], ALU_CTRL, 1
instance = comp, \valueOutput[2]~I\, valueOutput[2], ALU_CTRL, 1
instance = comp, \valueOutput[3]~I\, valueOutput[3], ALU_CTRL, 1
instance = comp, \valueOutput[4]~I\, valueOutput[4], ALU_CTRL, 1
instance = comp, \valueOutput[5]~I\, valueOutput[5], ALU_CTRL, 1
instance = comp, \valueOutput[6]~I\, valueOutput[6], ALU_CTRL, 1
instance = comp, \valueOutput[7]~I\, valueOutput[7], ALU_CTRL, 1
instance = comp, \carryOut~I\, carryOut, ALU_CTRL, 1
instance = comp, \Zout~I\, Zout, ALU_CTRL, 1
instance = comp, \currentState[0]~I\, currentState[0], ALU_CTRL, 1
instance = comp, \currentState[1]~I\, currentState[1], ALU_CTRL, 1
instance = comp, \clk~I\, clk, ALU_CTRL, 1
instance = comp, \rst~I\, rst, ALU_CTRL, 1
