#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Oct 26 17:04:48 2020
# Process ID: 5468
# Current directory: D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11644 D:\OneDrive\Documentos\Universidad\LCSE\entregas\LCSE_PROJ\LSCE_EXP.xpr
# Log file: D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/vivado.log
# Journal file: D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 1004.621 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MCU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/LCSE_PKG.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/DMA2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.srcs/sim_1/new/GPIO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'GPIO'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.srcs/sources_1/new/display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/mcu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MCU'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1004.621 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 4 [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/LCSE_PKG.vhd:41]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_mcu in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1004.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-99] Step results log file:'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1004.621 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MCU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/LCSE_PKG.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/DMA2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.srcs/sim_1/new/GPIO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'GPIO'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.srcs/sources_1/new/display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 4 [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/DMA2.vhd:68]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_mcu in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1004.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-99] Step results log file:'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1004.621 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MCU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/DMA2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.srcs/sim_1/new/GPIO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'GPIO'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 4 [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/DMA2.vhd:69]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_mcu in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1004.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-99] Step results log file:'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.621 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MCU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/DMA2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA2'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-923] index value <192> is out of range [0:15] of array <dev_mem> [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/DMA2.vhd:177]
WARNING: [VRFC 10-923] index value <196> is out of range [0:15] of array <dev_mem> [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/DMA2.vhd:179]
WARNING: [VRFC 10-923] index value <200> is out of range [0:15] of array <dev_mem> [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/DMA2.vhd:181]
ERROR: [VRFC 10-3006] 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/ram.vdb' needs to be re-saved since 'xil_defaultlib.lcse_pkg' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.ram' failed to restore
ERROR: [VRFC 10-3006] 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/ram.vdb' needs to be re-saved since 'xil_defaultlib.lcse_pkg' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.ram' failed to restore
ERROR: [VRFC 10-3006] 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/ram.vdb' needs to be re-saved since 'xil_defaultlib.lcse_pkg' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.ram' failed to restore
ERROR: [VRFC 10-3006] 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/ram.vdb' needs to be re-saved since 'xil_defaultlib.lcse_pkg' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.ram' failed to restore
WARNING: [VRFC 10-4940] 'ram' remains a black box since it has no binding entity [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/mcu.vhd:326]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_mcu in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1004.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-99] Step results log file:'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1004.621 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MCU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/DMA2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA2'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-923] index value <192> is out of range [0:15] of array <dev_mem> [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/DMA2.vhd:177]
WARNING: [VRFC 10-923] index value <196> is out of range [0:15] of array <dev_mem> [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/DMA2.vhd:179]
WARNING: [VRFC 10-923] index value <200> is out of range [0:15] of array <dev_mem> [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/DMA2.vhd:181]
ERROR: [VRFC 10-3006] 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/ram.vdb' needs to be re-saved since 'xil_defaultlib.lcse_pkg' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.ram' failed to restore
ERROR: [VRFC 10-3006] 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/ram.vdb' needs to be re-saved since 'xil_defaultlib.lcse_pkg' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.ram' failed to restore
ERROR: [VRFC 10-3006] 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/ram.vdb' needs to be re-saved since 'xil_defaultlib.lcse_pkg' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.ram' failed to restore
ERROR: [VRFC 10-3006] 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/ram.vdb' needs to be re-saved since 'xil_defaultlib.lcse_pkg' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.ram' failed to restore
WARNING: [VRFC 10-4940] 'ram' remains a black box since it has no binding entity [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/mcu.vhd:326]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_mcu in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1004.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-99] Step results log file:'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1004.621 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MCU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/DMA2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA2'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3006] 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/ram.vdb' needs to be re-saved since 'xil_defaultlib.lcse_pkg' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.ram' failed to restore
ERROR: [VRFC 10-3006] 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/ram.vdb' needs to be re-saved since 'xil_defaultlib.lcse_pkg' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.ram' failed to restore
ERROR: [VRFC 10-3006] 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/ram.vdb' needs to be re-saved since 'xil_defaultlib.lcse_pkg' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.ram' failed to restore
ERROR: [VRFC 10-3006] 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/ram.vdb' needs to be re-saved since 'xil_defaultlib.lcse_pkg' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.ram' failed to restore
WARNING: [VRFC 10-4940] 'ram' remains a black box since it has no binding entity [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/mcu.vhd:326]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_mcu in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1004.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-99] Step results log file:'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1004.621 ; gain = 0.000
reset_simulation
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MCU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/LCSE_PKG.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/DMA2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.srcs/sim_1/new/GPIO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'GPIO'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.srcs/sim_1/new/IRQ.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IRQ'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232_RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RS232_RX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RS232_TX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RS232top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/ShiftRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ShiftRegister'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/decod7s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decod7s'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.srcs/sources_1/new/display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/kcpsm6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'kcpsm6'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/mcu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MCU'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/program/rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rom'
INFO: [VRFC 10-3107] analyzing entity 'jtag_loader_6'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.srcs/sim_1/new/tb_mcu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_MCU'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1004.621 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.jtag_loader_pkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lcse_pkg
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101010100000...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000000001010100...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000000010101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111101111001000...]
Compiling architecture ram64m_v of entity unisim.RAM64M [ram64m_default]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011010010110100101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111111111111111...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001000001100...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="110011000011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01011010001111001111...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011101110111011100...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111111111111100...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000111100101000...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011101110000100000...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="110100000000000000...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000000000000100...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="110000001100110000...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100000000000000000...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101100101011001111...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000000000000000...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="001100110011001110...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="101000101000000000...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000000000000000...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111111110000...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture low_level_definition of entity xil_defaultlib.kcpsm6 [\kcpsm6(interrupt_vector="111110...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(initp_00="00...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(initp_00="000000000000...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(initp_00="00...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(initp_00="000000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.rom [\rom(c_family="7S",c_ram_size_kw...]
Compiling architecture behavioral of entity xil_defaultlib.DMA2 [dma2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavior of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.GPIO [gpio_default]
Compiling architecture behavioral of entity xil_defaultlib.RS232_TX [rs232_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.RS232_RX [rs232_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.ShiftRegister [shiftregister_default]
Compiling architecture rtl of entity xil_defaultlib.RS232top [rs232top_default]
Compiling architecture a_decod7s of entity xil_defaultlib.decod7s [decod7s_default]
Compiling architecture behavioral of entity xil_defaultlib.display [display_default]
Compiling architecture behavioral of entity xil_defaultlib.IRQ [irq_default]
Compiling architecture behavioral of entity xil_defaultlib.MCU [mcu_default]
Compiling architecture tb of entity xil_defaultlib.tb_mcu
Built simulation snapshot tb_MCU_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/xsim.dir/tb_MCU_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/xsim.dir/tb_MCU_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 26 21:04:29 2020. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 96.090 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 26 21:04:29 2020...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 1004.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '47' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MCU_behav -key {Behavioral:sim_1:Functional:tb_MCU} -tclbatch {tb_MCU.tcl} -view {D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/sim/tb_DMA2_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/sim/tb_DMA2_behav.wcfg
