do TB_SYSTEM.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/fsegura/Downloads/0_SED/PRJ0_NEURON_2_Students/rtl {/home/fsegura/Downloads/0_SED/PRJ0_NEURON_2_Students/rtl/CC_NEURON.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:18:18 on Feb 20,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/Downloads/0_SED/PRJ0_NEURON_2_Students/rtl" /home/fsegura/Downloads/0_SED/PRJ0_NEURON_2_Students/rtl/CC_NEURON.v 
# -- Compiling module CC_NEURON
# 
# Top level modules:
# 	CC_NEURON
# End time: 07:18:18 on Feb 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/fsegura/Downloads/0_SED/PRJ0_NEURON_2_Students/rtl {/home/fsegura/Downloads/0_SED/PRJ0_NEURON_2_Students/rtl/CC_MULTIPLIER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:18:18 on Feb 20,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/Downloads/0_SED/PRJ0_NEURON_2_Students/rtl" /home/fsegura/Downloads/0_SED/PRJ0_NEURON_2_Students/rtl/CC_MULTIPLIER.v 
# -- Compiling module CC_MULTIPLIER
# 
# Top level modules:
# 	CC_MULTIPLIER
# End time: 07:18:18 on Feb 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/fsegura/Downloads/0_SED/PRJ0_NEURON_2_Students/rtl {/home/fsegura/Downloads/0_SED/PRJ0_NEURON_2_Students/rtl/CC_ADDER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:18:18 on Feb 20,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/Downloads/0_SED/PRJ0_NEURON_2_Students/rtl" /home/fsegura/Downloads/0_SED/PRJ0_NEURON_2_Students/rtl/CC_ADDER.v 
# -- Compiling module CC_ADDER
# 
# Top level modules:
# 	CC_ADDER
# End time: 07:18:18 on Feb 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/fsegura/Downloads/0_SED/PRJ0_NEURON_2_Students/rtl {/home/fsegura/Downloads/0_SED/PRJ0_NEURON_2_Students/rtl/CC_COMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:18:18 on Feb 20,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/Downloads/0_SED/PRJ0_NEURON_2_Students/rtl" /home/fsegura/Downloads/0_SED/PRJ0_NEURON_2_Students/rtl/CC_COMPARATOR.v 
# -- Compiling module CC_COMPARATOR
# 
# Top level modules:
# 	CC_COMPARATOR
# End time: 07:18:18 on Feb 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/fsegura/Downloads/0_SED/PRJ0_NEURON_2_Students {/home/fsegura/Downloads/0_SED/PRJ0_NEURON_2_Students/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:18:18 on Feb 20,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/Downloads/0_SED/PRJ0_NEURON_2_Students" /home/fsegura/Downloads/0_SED/PRJ0_NEURON_2_Students/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 07:18:18 on Feb 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/fsegura/Downloads/0_SED/PRJ0_NEURON_2_Students/simulation/modelsim {/home/fsegura/Downloads/0_SED/PRJ0_NEURON_2_Students/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:18:18 on Feb 20,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/Downloads/0_SED/PRJ0_NEURON_2_Students/simulation/modelsim" /home/fsegura/Downloads/0_SED/PRJ0_NEURON_2_Students/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 07:18:18 on Feb 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 07:18:18 on Feb 20,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.CC_NEURON
# Loading work.CC_MULTIPLIER
# Loading work.CC_ADDER
# Loading work.CC_COMPARATOR
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# Running testbench
# 0:Tiempo: 10000.TB_SYSTEM_x0_InBUS = 00000001  |  TB_SYSTEM_w0_InBUS= 00000001  |  TB_SYSTEM_y0_Out = 0 
# 0:Tiempo: 30000.TB_SYSTEM_x0_InBUS = 01100100  |  TB_SYSTEM_w0_InBUS= 01101001  |  TB_SYSTEM_y0_Out = 1 
# 0:Tiempo: 50000.TB_SYSTEM_x0_InBUS = 00000101  |  TB_SYSTEM_w0_InBUS= 00000000  |  TB_SYSTEM_y0_Out = 1 
# 1:Tiempo: 70000.TB_SYSTEM_x0_InBUS = 00000101  |  TB_SYSTEM_w0_InBUS= 00000001  |  TB_SYSTEM_y0_Out = 1 
# 2:Tiempo: 90000.TB_SYSTEM_x0_InBUS = 00000101  |  TB_SYSTEM_w0_InBUS= 00000010  |  TB_SYSTEM_y0_Out = 1 
# 3:Tiempo: 110000.TB_SYSTEM_x0_InBUS = 00000101  |  TB_SYSTEM_w0_InBUS= 00000011  |  TB_SYSTEM_y0_Out = 1 
# 4:Tiempo: 130000.TB_SYSTEM_x0_InBUS = 00000101  |  TB_SYSTEM_w0_InBUS= 00000100  |  TB_SYSTEM_y0_Out = 1 
# 5:Tiempo: 150000.TB_SYSTEM_x0_InBUS = 00000101  |  TB_SYSTEM_w0_InBUS= 00000101  |  TB_SYSTEM_y0_Out = 1 
# 6:Tiempo: 170000.TB_SYSTEM_x0_InBUS = 00000101  |  TB_SYSTEM_w0_InBUS= 00000110  |  TB_SYSTEM_y0_Out = 1 
# 7:Tiempo: 190000.TB_SYSTEM_x0_InBUS = 00000101  |  TB_SYSTEM_w0_InBUS= 00000111  |  TB_SYSTEM_y0_Out = 1 
# 8:Tiempo: 210000.TB_SYSTEM_x0_InBUS = 00000101  |  TB_SYSTEM_w0_InBUS= 00001000  |  TB_SYSTEM_y0_Out = 1 
# 9:Tiempo: 230000.TB_SYSTEM_x0_InBUS = 00000101  |  TB_SYSTEM_w0_InBUS= 00001001  |  TB_SYSTEM_y0_Out = 1 
# 10:Tiempo: 250000.TB_SYSTEM_x0_InBUS = 00000101  |  TB_SYSTEM_w0_InBUS= 00001001  |  TB_SYSTEM_y0_Out = 1 
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# Running testbench
# 0:Tiempo: 10000.TB_SYSTEM_x0_InBUS = 00000001  |  TB_SYSTEM_w0_InBUS= 00000001  |  TB_SYSTEM_y0_Out = 0 
# 0:Tiempo: 30000.TB_SYSTEM_x0_InBUS = 01100100  |  TB_SYSTEM_w0_InBUS= 01101001  |  TB_SYSTEM_y0_Out = 1 
# 0:Tiempo: 50000.TB_SYSTEM_x0_InBUS = 00000101  |  TB_SYSTEM_w0_InBUS= 00000000  |  TB_SYSTEM_y0_Out = 1 
# 1:Tiempo: 70000.TB_SYSTEM_x0_InBUS = 00000101  |  TB_SYSTEM_w0_InBUS= 00000001  |  TB_SYSTEM_y0_Out = 1 
# 2:Tiempo: 90000.TB_SYSTEM_x0_InBUS = 00000101  |  TB_SYSTEM_w0_InBUS= 00000010  |  TB_SYSTEM_y0_Out = 1 
# 3:Tiempo: 110000.TB_SYSTEM_x0_InBUS = 00000101  |  TB_SYSTEM_w0_InBUS= 00000011  |  TB_SYSTEM_y0_Out = 1 
# 4:Tiempo: 130000.TB_SYSTEM_x0_InBUS = 00000101  |  TB_SYSTEM_w0_InBUS= 00000100  |  TB_SYSTEM_y0_Out = 1 
# 5:Tiempo: 150000.TB_SYSTEM_x0_InBUS = 00000101  |  TB_SYSTEM_w0_InBUS= 00000101  |  TB_SYSTEM_y0_Out = 1 
# 6:Tiempo: 170000.TB_SYSTEM_x0_InBUS = 00000101  |  TB_SYSTEM_w0_InBUS= 00000110  |  TB_SYSTEM_y0_Out = 1 
# 7:Tiempo: 190000.TB_SYSTEM_x0_InBUS = 00000101  |  TB_SYSTEM_w0_InBUS= 00000111  |  TB_SYSTEM_y0_Out = 1 
# 8:Tiempo: 210000.TB_SYSTEM_x0_InBUS = 00000101  |  TB_SYSTEM_w0_InBUS= 00001000  |  TB_SYSTEM_y0_Out = 1 
# 9:Tiempo: 230000.TB_SYSTEM_x0_InBUS = 00000101  |  TB_SYSTEM_w0_InBUS= 00001001  |  TB_SYSTEM_y0_Out = 1 
# 10:Tiempo: 250000.TB_SYSTEM_x0_InBUS = 00000101  |  TB_SYSTEM_w0_InBUS= 00001001  |  TB_SYSTEM_y0_Out = 1 
# End time: 07:18:30 on Feb 20,2023, Elapsed time: 0:00:12
# Errors: 0, Warnings: 14
