module top_module (
    input clk,
    input areset,
    input x,
    output z
); 
    parameter WAIT = 2'b00, NOT_0 = 2'b10, NOT_1 = 2'b11;
    reg [1:0] state, next_state;

    always@(*)begin
        case(state)
            WAIT: begin
                if(x == 1) begin
                    next_state = NOT_0;
                end
                else begin
                    next_state = WAIT;
                end
            end
            NOT_0: begin
                next_state = (x == 0)? NOT_0 : NOT_1;
            end
            NOT_1: begin
                next_state = (x == 1)? NOT_1 : NOT_0;
            end
            default: next_state = WAIT;
        endcase
    end

    always@(posedge clk or posedge areset) begin
        if (areset) begin
            state <= WAIT;
        end 
        else begin
            state <= next_state;
        end
    end

    assign z = (state == NOT_0);
endmodule
