// Seed: 3852609339
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input wor id_3,
    input supply1 id_4,
    input tri0 id_5
);
  wire ["" : -1  ==  1] id_7;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd43,
    parameter id_4 = 32'd91
) (
    output supply0 id_0,
    input uwire _id_1,
    input wire id_2,
    input wand id_3,
    input supply0 _id_4
);
  wire id_6;
  wire [-1 : id_4] id_7;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_2,
      id_3,
      id_2
  );
  logic [-1 'h0 : id_1] id_8 = id_7;
endmodule
