{"vcs1":{"timestamp_begin":1699599760.278358540, "rt":1.49, "ut":0.59, "st":0.31}}
{"vcselab":{"timestamp_begin":1699599761.868767560, "rt":1.01, "ut":0.28, "st":0.17}}
{"link":{"timestamp_begin":1699599762.961485156, "rt":0.33, "ut":0.14, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699599759.478848673}
{"VCS_COMP_START_TIME": 1699599759.478848673}
{"VCS_COMP_END_TIME": 1699599764.630180722}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CYCLE_TIME_clk3=20.7 +notimingchecks"}
{"vcs1": {"peak_mem": 331332}}
{"stitch_vcselab": {"peak_mem": 223376}}
