C51 COMPILER V9.53.0.0   INITDEVICE                                                        10/30/2018 16:52:05 PAGE 1   


C51 COMPILER V9.53.0.0, COMPILATION OF MODULE INITDEVICE
OBJECT MODULE PLACED IN .\src\InitDevice.OBJ
COMPILER INVOKED BY: c:\SiliconLabs\SimplicityStudio\v4\developer\toolchains\keil_8051\9.53\BIN\C51.exe C:\Users\Mikropr
                    -\SimplicityStudio\v4_workspace\EFM8LB1_SMBus_Master\src\InitDevice.c OMF2 SMALL DEBUG OBJECTEXTEND ROM(LARGE) WARNINGLEV
                    -EL(2) FLOATFUZZY(3) OPTIMIZE(8,SPEED) DEFINE(DEBUG=1) INTVECTOR(0X0000) INTPROMOTE INCDIR(C:\Users\Mikropr\SimplicityStu
                    -dio\v4_workspace\EFM8LB1_SMBus_Master\inc;C:/SiliconLabs/SimplicityStudio/v4/developer/sdks/8051/v4.1.2//Device/shared/s
                    -i8051base;C:/SiliconLabs/SimplicityStudio/v4/developer/sdks/8051/v4.1.2//Device/EFM8LB1/inc) PRINT(.\src\InitDevice.lst)
                    - COND PAGEWIDTH(120) PAGELENGTH(65) OBJECT(.\src\InitDevice.OBJ)

line level    source

   1          //=========================================================
   2          // src/InitDevice.c: generated by Hardware Configurator
   3          //
   4          // This file will be regenerated when saving a document.
   5          // leave the sections inside the "$[...]" comment tags alone
   6          // or they will be overwritten!
   7          //=========================================================
   8          
   9          // USER INCLUDES
  10          #include <SI_EFM8LB1_Register_Enums.h>
  11          #include "InitDevice.h"
  12          
  13          // USER PROTOTYPES
  14          // USER FUNCTIONS
  15          
  16          // $[Library Includes]
  17          // [Library Includes]$
  18          
  19          //==============================================================================
  20          // enter_BusFreeMode_from_RESET
  21          //==============================================================================
  22          extern void enter_BusFreeMode_from_RESET(void) {
  23   1              // $[Config Calls]
  24   1              // Save the SFRPAGE
  25   1              uint8_t SFRPAGE_save = SFRPAGE;
  26   1              WDT_0_enter_BusFreeMode_from_RESET();
  27   1              PORTS_2_enter_BusFreeMode_from_RESET();
  28   1              PBCFG_0_enter_BusFreeMode_from_RESET();
  29   1              CLOCK_0_enter_BusFreeMode_from_RESET();
  30   1              // Restore the SFRPAGE
  31   1              SFRPAGE = SFRPAGE_save;
  32   1              // [Config Calls]$
  33   1      
  34   1      }
  35          
  36          //================================================================================
  37          // WDT_0_enter_BusFreeMode_from_RESET
  38          //================================================================================
  39          extern void WDT_0_enter_BusFreeMode_from_RESET(void) {
  40   1              // $[WDTCN - Watchdog Timer Control]
  41   1              SFRPAGE = 0x00;
  42   1              //Disable Watchdog with key sequence
  43   1              WDTCN = 0xDE; //First key
  44   1              WDTCN = 0xAD; //Second key
  45   1              // [WDTCN - Watchdog Timer Control]$
  46   1      
  47   1      }
  48          
  49          //================================================================================
  50          // PORTS_2_enter_BusFreeMode_from_RESET
  51          //================================================================================
C51 COMPILER V9.53.0.0   INITDEVICE                                                        10/30/2018 16:52:05 PAGE 2   

  52          extern void PORTS_2_enter_BusFreeMode_from_RESET(void) {
  53   1              // $[P2 - Port 2 Pin Latch]
  54   1              // [P2 - Port 2 Pin Latch]$
  55   1      
  56   1              // $[P2MDOUT - Port 2 Output Mode]
  57   1              /***********************************************************************
  58   1               - P2.0 output is open-drain
  59   1               - P2.1 output is open-drain
  60   1               - P2.2 output is open-drain
  61   1               - P2.3 output is push-pull
  62   1               - P2.4 output is open-drain
  63   1               - P2.5 output is open-drain
  64   1               - P2.6 output is open-drain
  65   1               ***********************************************************************/
  66   1              P2MDOUT = P2MDOUT_B0__OPEN_DRAIN | P2MDOUT_B1__OPEN_DRAIN
  67   1                              | P2MDOUT_B2__OPEN_DRAIN | P2MDOUT_B3__PUSH_PULL
  68   1                              | P2MDOUT_B4__OPEN_DRAIN | P2MDOUT_B5__OPEN_DRAIN
  69   1                              | P2MDOUT_B6__OPEN_DRAIN;
  70   1              // [P2MDOUT - Port 2 Output Mode]$
  71   1      
  72   1              // $[P2MDIN - Port 2 Input Mode]
  73   1              // [P2MDIN - Port 2 Input Mode]$
  74   1      
  75   1              // $[P2SKIP - Port 2 Skip]
  76   1              /***********************************************************************
  77   1               - P2.0 pin is not skipped by the crossbar
  78   1               - P2.1 pin is not skipped by the crossbar
  79   1               - P2.2 pin is not skipped by the crossbar
  80   1               - P2.3 pin is skipped by the crossbar
  81   1               ***********************************************************************/
  82   1              SFRPAGE = 0x20;
  83   1              P2SKIP = P2SKIP_B0__NOT_SKIPPED | P2SKIP_B1__NOT_SKIPPED
  84   1                              | P2SKIP_B2__NOT_SKIPPED | P2SKIP_B3__SKIPPED;
  85   1              // [P2SKIP - Port 2 Skip]$
  86   1      
  87   1              // $[P2MASK - Port 2 Mask]
  88   1              // [P2MASK - Port 2 Mask]$
  89   1      
  90   1              // $[P2MAT - Port 2 Match]
  91   1              // [P2MAT - Port 2 Match]$
  92   1      
  93   1      }
  94          
  95          //================================================================================
  96          // PBCFG_0_enter_BusFreeMode_from_RESET
  97          //================================================================================
  98          extern void PBCFG_0_enter_BusFreeMode_from_RESET(void) {
  99   1              // $[XBR2 - Port I/O Crossbar 2]
 100   1              /***********************************************************************
 101   1               - Weak Pullups enabled 
 102   1               - Crossbar enabled
 103   1               - UART1 I/O unavailable at Port pin
 104   1               - UART1 RTS1 unavailable at Port pin
 105   1               - UART1 CTS1 unavailable at Port pin
 106   1               ***********************************************************************/
 107   1              SFRPAGE = 0x00;
 108   1              XBR2 = XBR2_WEAKPUD__PULL_UPS_ENABLED | XBR2_XBARE__ENABLED
 109   1                              | XBR2_URT1E__DISABLED | XBR2_URT1RTSE__DISABLED
 110   1                              | XBR2_URT1CTSE__DISABLED;
 111   1              // [XBR2 - Port I/O Crossbar 2]$
 112   1      
 113   1              // $[PRTDRV - Port Drive Strength]
 114   1              // [PRTDRV - Port Drive Strength]$
C51 COMPILER V9.53.0.0   INITDEVICE                                                        10/30/2018 16:52:05 PAGE 3   

 115   1      
 116   1              // $[XBR0 - Port I/O Crossbar 0]
 117   1              // [XBR0 - Port I/O Crossbar 0]$
 118   1      
 119   1              // $[XBR1 - Port I/O Crossbar 1]
 120   1              // [XBR1 - Port I/O Crossbar 1]$
 121   1      
 122   1      }
 123          
 124          //================================================================================
 125          // CIP51_0_enter_BusFreeMode_from_RESET
 126          //================================================================================
 127          extern void CIP51_0_enter_BusFreeMode_from_RESET(void) {
 128   1              // $[PFE0CN - Prefetch Engine Control]
 129   1              // [PFE0CN - Prefetch Engine Control]$
 130   1      
 131   1      }
 132          
 133          //================================================================================
 134          // CLOCK_0_enter_BusFreeMode_from_RESET
 135          //================================================================================
 136          extern void CLOCK_0_enter_BusFreeMode_from_RESET(void) {
 137   1              // $[HFOSC1 Setup]
 138   1              // [HFOSC1 Setup]$
 139   1      
 140   1              // $[CLKSEL - Clock Select]
 141   1              /***********************************************************************
 142   1               - Clock derived from the Internal High Frequency Oscillator 0
 143   1               - SYSCLK is equal to selected clock source divided by 1
 144   1               ***********************************************************************/
 145   1              CLKSEL = CLKSEL_CLKSL__HFOSC0 | CLKSEL_CLKDIV__SYSCLK_DIV_1;
 146   1              while ((CLKSEL & CLKSEL_DIVRDY__BMASK) == CLKSEL_DIVRDY__NOT_READY)
 147   1                      ;
 148   1              // [CLKSEL - Clock Select]$
 149   1      
 150   1      }
 151          
 152          //==============================================================================
 153          // enter_DefaultMode_from_BusFreeMode
 154          //==============================================================================
 155          extern void enter_DefaultMode_from_BusFreeMode(void) {
 156   1              // $[Config Calls]
 157   1              // Save the SFRPAGE
 158   1              uint8_t SFRPAGE_save = SFRPAGE;
 159   1              PORTS_0_enter_DefaultMode_from_BusFreeMode();
 160   1              PORTS_1_enter_DefaultMode_from_BusFreeMode();
 161   1              PBCFG_0_enter_DefaultMode_from_BusFreeMode();
 162   1              TIMER01_0_enter_DefaultMode_from_BusFreeMode();
 163   1              TIMER16_3_enter_DefaultMode_from_BusFreeMode();
 164   1              TIMER_SETUP_0_enter_DefaultMode_from_BusFreeMode();
 165   1              SMBUS_0_enter_DefaultMode_from_BusFreeMode();
 166   1              INTERRUPT_0_enter_DefaultMode_from_BusFreeMode();
 167   1              // Restore the SFRPAGE
 168   1              SFRPAGE = SFRPAGE_save;
 169   1              // [Config Calls]$
 170   1      
 171   1      }
 172          
 173          //================================================================================
 174          // PORTS_0_enter_DefaultMode_from_BusFreeMode
 175          //================================================================================
 176          extern void PORTS_0_enter_DefaultMode_from_BusFreeMode(void) {
 177   1              // $[P0 - Port 0 Pin Latch]
C51 COMPILER V9.53.0.0   INITDEVICE                                                        10/30/2018 16:52:05 PAGE 4   

 178   1              // [P0 - Port 0 Pin Latch]$
 179   1      
 180   1              // $[P0MDOUT - Port 0 Output Mode]
 181   1              // [P0MDOUT - Port 0 Output Mode]$
 182   1      
 183   1              // $[P0MDIN - Port 0 Input Mode]
 184   1              // [P0MDIN - Port 0 Input Mode]$
 185   1      
 186   1              // $[P0SKIP - Port 0 Skip]
 187   1              /***********************************************************************
 188   1               - P0.0 pin is skipped by the crossbar
 189   1               - P0.1 pin is skipped by the crossbar
 190   1               - P0.2 pin is skipped by the crossbar
 191   1               - P0.3 pin is skipped by the crossbar
 192   1               - P0.4 pin is skipped by the crossbar
 193   1               - P0.5 pin is skipped by the crossbar
 194   1               - P0.6 pin is skipped by the crossbar
 195   1               - P0.7 pin is skipped by the crossbar
 196   1               ***********************************************************************/
 197   1              SFRPAGE = 0x00;
 198   1              P0SKIP = P0SKIP_B0__SKIPPED | P0SKIP_B1__SKIPPED | P0SKIP_B2__SKIPPED
 199   1                              | P0SKIP_B3__SKIPPED | P0SKIP_B4__SKIPPED | P0SKIP_B5__SKIPPED
 200   1                              | P0SKIP_B6__SKIPPED | P0SKIP_B7__SKIPPED;
 201   1              // [P0SKIP - Port 0 Skip]$
 202   1      
 203   1              // $[P0MASK - Port 0 Mask]
 204   1              // [P0MASK - Port 0 Mask]$
 205   1      
 206   1              // $[P0MAT - Port 0 Match]
 207   1              // [P0MAT - Port 0 Match]$
 208   1      
 209   1      }
 210          
 211          //================================================================================
 212          // PORTS_1_enter_DefaultMode_from_BusFreeMode
 213          //================================================================================
 214          extern void PORTS_1_enter_DefaultMode_from_BusFreeMode(void) {
 215   1              // $[P1 - Port 1 Pin Latch]
 216   1              // [P1 - Port 1 Pin Latch]$
 217   1      
 218   1              // $[P1MDOUT - Port 1 Output Mode]
 219   1              // [P1MDOUT - Port 1 Output Mode]$
 220   1      
 221   1              // $[P1MDIN - Port 1 Input Mode]
 222   1              // [P1MDIN - Port 1 Input Mode]$
 223   1      
 224   1              // $[P1SKIP - Port 1 Skip]
 225   1              /***********************************************************************
 226   1               - P1.0 pin is skipped by the crossbar
 227   1               - P1.1 pin is skipped by the crossbar
 228   1               - P1.2 pin is not skipped by the crossbar
 229   1               - P1.3 pin is not skipped by the crossbar
 230   1               - P1.4 pin is not skipped by the crossbar
 231   1               - P1.5 pin is not skipped by the crossbar
 232   1               - P1.6 pin is not skipped by the crossbar
 233   1               - P1.7 pin is not skipped by the crossbar
 234   1               ***********************************************************************/
 235   1              P1SKIP = P1SKIP_B0__SKIPPED | P1SKIP_B1__SKIPPED | P1SKIP_B2__NOT_SKIPPED
 236   1                              | P1SKIP_B3__NOT_SKIPPED | P1SKIP_B4__NOT_SKIPPED
 237   1                              | P1SKIP_B5__NOT_SKIPPED | P1SKIP_B6__NOT_SKIPPED
 238   1                              | P1SKIP_B7__NOT_SKIPPED;
 239   1              // [P1SKIP - Port 1 Skip]$
 240   1      
C51 COMPILER V9.53.0.0   INITDEVICE                                                        10/30/2018 16:52:05 PAGE 5   

 241   1              // $[P1MASK - Port 1 Mask]
 242   1              // [P1MASK - Port 1 Mask]$
 243   1      
 244   1              // $[P1MAT - Port 1 Match]
 245   1              // [P1MAT - Port 1 Match]$
 246   1      
 247   1      }
 248          
 249          //================================================================================
 250          // PBCFG_0_enter_DefaultMode_from_BusFreeMode
 251          //================================================================================
 252          extern void PBCFG_0_enter_DefaultMode_from_BusFreeMode(void) {
 253   1              // $[XBR2 - Port I/O Crossbar 2]
 254   1              // [XBR2 - Port I/O Crossbar 2]$
 255   1      
 256   1              // $[PRTDRV - Port Drive Strength]
 257   1              // [PRTDRV - Port Drive Strength]$
 258   1      
 259   1              // $[XBR0 - Port I/O Crossbar 0]
 260   1              /***********************************************************************
 261   1               - UART0 I/O unavailable at Port pin
 262   1               - SPI I/O unavailable at Port pins
 263   1               - SMBus 0 I/O routed to Port pins
 264   1               - CP0 unavailable at Port pin
 265   1               - Asynchronous CP0 unavailable at Port pin
 266   1               - CP1 unavailable at Port pin
 267   1               - Asynchronous CP1 unavailable at Port pin
 268   1               - SYSCLK unavailable at Port pin
 269   1               ***********************************************************************/
 270   1              XBR0 = XBR0_URT0E__DISABLED | XBR0_SPI0E__DISABLED | XBR0_SMB0E__ENABLED
 271   1                              | XBR0_CP0E__DISABLED | XBR0_CP0AE__DISABLED | XBR0_CP1E__DISABLED
 272   1                              | XBR0_CP1AE__DISABLED | XBR0_SYSCKE__DISABLED;
 273   1              // [XBR0 - Port I/O Crossbar 0]$
 274   1      
 275   1              // $[XBR1 - Port I/O Crossbar 1]
 276   1              // [XBR1 - Port I/O Crossbar 1]$
 277   1      
 278   1      }
 279          
 280          //================================================================================
 281          // TIMER01_0_enter_DefaultMode_from_BusFreeMode
 282          //================================================================================
 283          extern void TIMER01_0_enter_DefaultMode_from_BusFreeMode(void) {
 284   1              // $[Timer Initialization]
 285   1              //Save Timer Configuration
 286   1              uint8_t TCON_save;
 287   1              TCON_save = TCON;
 288   1              //Stop Timers
 289   1              TCON &= ~TCON_TR0__BMASK & ~TCON_TR1__BMASK;
 290   1      
 291   1              // [Timer Initialization]$
 292   1      
 293   1              // $[TH0 - Timer 0 High Byte]
 294   1              // [TH0 - Timer 0 High Byte]$
 295   1      
 296   1              // $[TL0 - Timer 0 Low Byte]
 297   1              // [TL0 - Timer 0 Low Byte]$
 298   1      
 299   1              // $[TH1 - Timer 1 High Byte]
 300   1              // [TH1 - Timer 1 High Byte]$
 301   1      
 302   1              // $[TL1 - Timer 1 Low Byte]
 303   1              // [TL1 - Timer 1 Low Byte]$
C51 COMPILER V9.53.0.0   INITDEVICE                                                        10/30/2018 16:52:05 PAGE 6   

 304   1      
 305   1              // $[Timer Restoration]
 306   1              //Restore Timer Configuration
 307   1              TCON |= (TCON_save & TCON_TR0__BMASK) | (TCON_save & TCON_TR1__BMASK);
 308   1      
 309   1              // [Timer Restoration]$
 310   1      
 311   1      }
 312          
 313          //================================================================================
 314          // TIMER16_3_enter_DefaultMode_from_BusFreeMode
 315          //================================================================================
 316          extern void TIMER16_3_enter_DefaultMode_from_BusFreeMode(void) {
 317   1              // $[Timer Initialization]
 318   1              // Save Timer Configuration
 319   1              uint8_t TMR3CN0_TR3_save;
 320   1              TMR3CN0_TR3_save = TMR3CN0 & TMR3CN0_TR3__BMASK;
 321   1              // Stop Timer
 322   1              TMR3CN0 &= ~(TMR3CN0_TR3__BMASK);
 323   1              // [Timer Initialization]$
 324   1      
 325   1              // $[TMR3CN1 - Timer 3 Control 1]
 326   1              // [TMR3CN1 - Timer 3 Control 1]$
 327   1      
 328   1              // $[TMR3CN0 - Timer 3 Control]
 329   1              // [TMR3CN0 - Timer 3 Control]$
 330   1      
 331   1              // $[TMR3H - Timer 3 High Byte]
 332   1              // [TMR3H - Timer 3 High Byte]$
 333   1      
 334   1              // $[TMR3L - Timer 3 Low Byte]
 335   1              // [TMR3L - Timer 3 Low Byte]$
 336   1      
 337   1              // $[TMR3RLH - Timer 3 Reload High Byte]
 338   1              /***********************************************************************
 339   1               - Timer 3 Reload High Byte = 0x38
 340   1               ***********************************************************************/
 341   1              TMR3RLH = (0x38 << TMR3RLH_TMR3RLH__SHIFT);
 342   1              // [TMR3RLH - Timer 3 Reload High Byte]$
 343   1      
 344   1              // $[TMR3RLL - Timer 3 Reload Low Byte]
 345   1              /***********************************************************************
 346   1               - Timer 3 Reload Low Byte = 0x9E
 347   1               ***********************************************************************/
 348   1              TMR3RLL = (0x9E << TMR3RLL_TMR3RLL__SHIFT);
 349   1              // [TMR3RLL - Timer 3 Reload Low Byte]$
 350   1      
 351   1              // $[TMR3CN0]
 352   1              /***********************************************************************
 353   1               - Start Timer 3 running
 354   1               ***********************************************************************/
 355   1              TMR3CN0 |= TMR3CN0_TR3__RUN;
 356   1              // [TMR3CN0]$
 357   1      
 358   1              // $[Timer Restoration]
 359   1              // Restore Timer Configuration
 360   1              TMR3CN0 |= TMR3CN0_TR3_save;
 361   1              // [Timer Restoration]$
 362   1      
 363   1      }
 364          
 365          //================================================================================
 366          // TIMER_SETUP_0_enter_DefaultMode_from_BusFreeMode
C51 COMPILER V9.53.0.0   INITDEVICE                                                        10/30/2018 16:52:05 PAGE 7   

 367          //================================================================================
 368          extern void TIMER_SETUP_0_enter_DefaultMode_from_BusFreeMode(void) {
 369   1              // $[CKCON0 - Clock Control 0]
 370   1              // [CKCON0 - Clock Control 0]$
 371   1      
 372   1              // $[CKCON1 - Clock Control 1]
 373   1              // [CKCON1 - Clock Control 1]$
 374   1      
 375   1              // $[TMOD - Timer 0/1 Mode]
 376   1              /***********************************************************************
 377   1               - Mode 2, 8-bit Counter/Timer with Auto-Reload
 378   1               - Mode 2, 8-bit Counter/Timer with Auto-Reload
 379   1               - Timer Mode
 380   1               - Timer 0 enabled when TR0 = 1 irrespective of INT0 logic level
 381   1               - Timer Mode
 382   1               - Timer 1 enabled when TR1 = 1 irrespective of INT1 logic level
 383   1               ***********************************************************************/
 384   1              TMOD = TMOD_T0M__MODE2 | TMOD_T1M__MODE2 | TMOD_CT0__TIMER
 385   1                              | TMOD_GATE0__DISABLED | TMOD_CT1__TIMER | TMOD_GATE1__DISABLED;
 386   1              // [TMOD - Timer 0/1 Mode]$
 387   1      
 388   1              // $[TCON - Timer 0/1 Control]
 389   1              /***********************************************************************
 390   1               - Start Timer 0 running
 391   1               - Start Timer 1 running
 392   1               ***********************************************************************/
 393   1              TCON |= TCON_TR0__RUN | TCON_TR1__RUN;
 394   1              // [TCON - Timer 0/1 Control]$
 395   1      
 396   1      }
 397          
 398          //================================================================================
 399          // SMBUS_0_enter_DefaultMode_from_BusFreeMode
 400          //================================================================================
 401          extern void SMBUS_0_enter_DefaultMode_from_BusFreeMode(void) {
 402   1              // $[SMB0ADR - SMBus 0 Slave Address]
 403   1              // [SMB0ADR - SMBus 0 Slave Address]$
 404   1      
 405   1              // $[SMB0ADM - SMBus 0 Slave Address Mask]
 406   1              // [SMB0ADM - SMBus 0 Slave Address Mask]$
 407   1      
 408   1              // $[SMB0TC - SMBus 0 Timing and Pin Control]
 409   1              // [SMB0TC - SMBus 0 Timing and Pin Control]$
 410   1      
 411   1              // $[SMB0CF - SMBus 0 Configuration]
 412   1              /***********************************************************************
 413   1               - Timer 1 Overflow
 414   1               - Slave states are inhibited
 415   1               - Enable the SMBus module
 416   1               - Enable bus free timeouts
 417   1               - Enable SCL low timeouts if Timer 3 RLFSEL is set appropriately
 418   1               - Enable SDA extended setup and hold times
 419   1               ***********************************************************************/
 420   1              SMB0CF &= ~SMB0CF_SMBCS__FMASK;
 421   1              SMB0CF |= SMB0CF_SMBCS__TIMER1 | SMB0CF_INH__SLAVE_DISABLED
 422   1                              | SMB0CF_ENSMB__ENABLED | SMB0CF_SMBFTE__FREE_TO_ENABLED
 423   1                              | SMB0CF_SMBTOE__SCL_TO_ENABLED | SMB0CF_EXTHOLD__ENABLED;
 424   1              // [SMB0CF - SMBus 0 Configuration]$
 425   1      
 426   1              // $[SMB0FCN0 - SMBus0 FIFO Control 0]
 427   1              // [SMB0FCN0 - SMBus0 FIFO Control 0]$
 428   1      
 429   1              // $[SMB0RXLN - SMBus0 Receive Length Counter]
C51 COMPILER V9.53.0.0   INITDEVICE                                                        10/30/2018 16:52:05 PAGE 8   

 430   1              // [SMB0RXLN - SMBus0 Receive Length Counter]$
 431   1      
 432   1      }
 433          
 434          //================================================================================
 435          // INTERRUPT_0_enter_DefaultMode_from_BusFreeMode
 436          //================================================================================
 437          extern void INTERRUPT_0_enter_DefaultMode_from_BusFreeMode(void) {
 438   1              // $[EIE1 - Extended Interrupt Enable 1]
 439   1              /***********************************************************************
 440   1               - Disable ADC0 Conversion Complete interrupt
 441   1               - Disable ADC0 Window Comparison interrupt
 442   1               - Disable CP0 interrupts
 443   1               - Disable CP1 interrupts
 444   1               - Disable all Port Match interrupts
 445   1               - Disable all PCA0 interrupts
 446   1               - Enable interrupt requests generated by SMB0
 447   1               - Enable interrupt requests generated by the TF3L or TF3H flags
 448   1               ***********************************************************************/
 449   1              EIE1 = EIE1_EADC0__DISABLED | EIE1_EWADC0__DISABLED | EIE1_ECP0__DISABLED
 450   1                              | EIE1_ECP1__DISABLED | EIE1_EMAT__DISABLED | EIE1_EPCA0__DISABLED
 451   1                              | EIE1_ESMB0__ENABLED | EIE1_ET3__ENABLED;
 452   1              // [EIE1 - Extended Interrupt Enable 1]$
 453   1      
 454   1              // $[EIE2 - Extended Interrupt Enable 2]
 455   1              // [EIE2 - Extended Interrupt Enable 2]$
 456   1      
 457   1              // $[EIP1H - Extended Interrupt Priority 1 High]
 458   1              // [EIP1H - Extended Interrupt Priority 1 High]$
 459   1      
 460   1              // $[EIP1 - Extended Interrupt Priority 1 Low]
 461   1              // [EIP1 - Extended Interrupt Priority 1 Low]$
 462   1      
 463   1              // $[EIP2 - Extended Interrupt Priority 2]
 464   1              // [EIP2 - Extended Interrupt Priority 2]$
 465   1      
 466   1              // $[EIP2H - Extended Interrupt Priority 2 High]
 467   1              // [EIP2H - Extended Interrupt Priority 2 High]$
 468   1      
 469   1              // $[IE - Interrupt Enable]
 470   1              /***********************************************************************
 471   1               - Enable each interrupt according to its individual mask setting
 472   1               - Disable external interrupt 0
 473   1               - Disable external interrupt 1
 474   1               - Disable all SPI0 interrupts
 475   1               - Disable all Timer 0 interrupt
 476   1               - Disable all Timer 1 interrupt
 477   1               - Disable Timer 2 interrupt
 478   1               - Disable UART0 interrupt
 479   1               ***********************************************************************/
 480   1              IE = IE_EA__ENABLED | IE_EX0__DISABLED | IE_EX1__DISABLED
 481   1                              | IE_ESPI0__DISABLED | IE_ET0__DISABLED | IE_ET1__DISABLED
 482   1                              | IE_ET2__DISABLED | IE_ES0__DISABLED;
 483   1              // [IE - Interrupt Enable]$
 484   1      
 485   1              // $[IP - Interrupt Priority]
 486   1              // [IP - Interrupt Priority]$
 487   1      
 488   1              // $[IPH - Interrupt Priority High]
 489   1              // [IPH - Interrupt Priority High]$
 490   1      
 491   1      }
 492          
C51 COMPILER V9.53.0.0   INITDEVICE                                                        10/30/2018 16:52:05 PAGE 9   



MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    158    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----       2
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
