; Copyright 1991-2017 Mentor Graphics Corporation
;
; All Rights Reserved.
;
; THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION WHICH IS THE PROPERTY OF 
; MENTOR GRAPHICS CORPORATION OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.
;   

[Library]
others = $MODEL_TECH/../modelsim.ini
;
; VITAL concerns:
;
; The library ieee contains (among other packages) the packages of the
; VITAL 2000 standard.  When a design uses VITAL 2000 exclusively, it should use
; the physical library ieee (recommended), or use the physical library
; vital2000, but not both.  The design can use logical library ieee and/or
; vital2000 as long as each of these maps to the same physical library, either
; ieee or vital2000.
;
; A design using the 1995 version of the VITAL packages, whether or not
; it also uses the 2000 version of the VITAL packages, must have logical library
; name ieee mapped to physical library vital1995.  (A design cannot use library
; vital1995 directly because some packages in this library use logical name ieee
; when referring to the other packages in the library.)  The design source
; should use logical name ieee when referring to any packages there except the
; VITAL 2000 packages.  Any VITAL 2000 present in the design must use logical
; name vital2000 (mapped to physical library vital2000) to refer to those
; packages.
; ieee = $MODEL_TECH/../vital1995
;
; For compatiblity with previous releases, logical library name vital2000 maps
; to library vital2000 (a different library than library ieee, containing the
; same packages).
; A design should not reference VITAL from both the ieee library and the
; vital2000 library because the vital packages are effectively different.
; A design that references both the ieee and vital2000 libraries must have
; both logical names ieee and vital2000 mapped to the same library, either of
; these:
;   $MODEL_TECH/../ieee
;   $MODEL_TECH/../vital2000
;

; Altera Primitive libraries
;
; VHDL Section
;
;
; Verilog Section
;

secureip = /fpga/libraries/vivado-modelsim/secureip
unisim = /fpga/libraries/vivado-modelsim/unisim
unimacro = /fpga/libraries/vivado-modelsim/unimacro
unifast = /fpga/libraries/vivado-modelsim/unifast
unisims_ver = /fpga/libraries/vivado-modelsim/unisims_ver
unimacro_ver = /fpga/libraries/vivado-modelsim/unimacro_ver
unifast_ver = /fpga/libraries/vivado-modelsim/unifast_ver
simprims_ver = /fpga/libraries/vivado-modelsim/simprims_ver
xpm = /fpga/libraries/vivado-modelsim/xpm
xilinx_vip = /fpga/libraries/vivado-modelsim/xilinx_vip
xsdbm_v2_0_0 = /fpga/libraries/vivado-modelsim/xsdbm_v2_0_0
xbip_utils_v3_0_9 = /fpga/libraries/vivado-modelsim/xbip_utils_v3_0_9
lmb_bram_if_cntlr_v4_0_15 = /fpga/libraries/vivado-modelsim/lmb_bram_if_cntlr_v4_0_15
pc_cfr_v6_0_7 = /fpga/libraries/vivado-modelsim/pc_cfr_v6_0_7
xlconstant_v1_1_5 = /fpga/libraries/vivado-modelsim/xlconstant_v1_1_5
tmr_manager_v1_0_3 = /fpga/libraries/vivado-modelsim/tmr_manager_v1_0_3
sim_rst_gen_v1_0_2 = /fpga/libraries/vivado-modelsim/sim_rst_gen_v1_0_2
bsip_v1_1_0 = /fpga/libraries/vivado-modelsim/bsip_v1_1_0
gigantic_mux = /fpga/libraries/vivado-modelsim/gigantic_mux
vid_edid_v1_0_0 = /fpga/libraries/vivado-modelsim/vid_edid_v1_0_0
v_letterbox_v1_0_11 = /fpga/libraries/vivado-modelsim/v_letterbox_v1_0_11
axi_pcie3_v3_0_7 = /fpga/libraries/vivado-modelsim/axi_pcie3_v3_0_7
v_mix_v3_0_1 = /fpga/libraries/vivado-modelsim/v_mix_v3_0_1
av_pat_gen_v1_0_0 = /fpga/libraries/vivado-modelsim/av_pat_gen_v1_0_0
fifo_generator_v13_2_2 = /fpga/libraries/vivado-modelsim/fifo_generator_v13_2_2
v_smpte_uhdsdi_tx_v1_0_0 = /fpga/libraries/vivado-modelsim/v_smpte_uhdsdi_tx_v1_0_0
ethernet_1_10_25g_v2_1_0 = /fpga/libraries/vivado-modelsim/ethernet_1_10_25g_v2_1_0
v_gamma_lut_v1_0_3 = /fpga/libraries/vivado-modelsim/v_gamma_lut_v1_0_3
fifo_generator_v13_0_6 = /fpga/libraries/vivado-modelsim/fifo_generator_v13_0_6
tmr_voter_v1_0_1 = /fpga/libraries/vivado-modelsim/tmr_voter_v1_0_1
lib_cdc_v1_0_2 = /fpga/libraries/vivado-modelsim/lib_cdc_v1_0_2
hdcp22_rng_v1_0_1 = /fpga/libraries/vivado-modelsim/hdcp22_rng_v1_0_1
vfb_v1_0_11 = /fpga/libraries/vivado-modelsim/vfb_v1_0_11
compact_gt_v1_0_3 = /fpga/libraries/vivado-modelsim/compact_gt_v1_0_3
v_vscaler_v1_0_11 = /fpga/libraries/vivado-modelsim/v_vscaler_v1_0_11
xhmc_v1_0_7 = /fpga/libraries/vivado-modelsim/xhmc_v1_0_7
axis_protocol_checker_v1_1_16 = /fpga/libraries/vivado-modelsim/axis_protocol_checker_v1_1_16
mipi_csi2_rx_ctrl_v1_0_8 = /fpga/libraries/vivado-modelsim/mipi_csi2_rx_ctrl_v1_0_8
axi_ahblite_bridge_v3_0_14 = /fpga/libraries/vivado-modelsim/axi_ahblite_bridge_v3_0_14
mutex_v2_1_9 = /fpga/libraries/vivado-modelsim/mutex_v2_1_9
fifo_generator_v13_1_4 = /fpga/libraries/vivado-modelsim/fifo_generator_v13_1_4
ten_gig_eth_pcs_pma_v6_0_13 = /fpga/libraries/vivado-modelsim/ten_gig_eth_pcs_pma_v6_0_13
cmac_v2_3_3 = /fpga/libraries/vivado-modelsim/cmac_v2_3_3
v_vid_in_axi4s_v4_0_8 = /fpga/libraries/vivado-modelsim/v_vid_in_axi4s_v4_0_8
gig_ethernet_pcs_pma_v16_1_4 = /fpga/libraries/vivado-modelsim/gig_ethernet_pcs_pma_v16_1_4
high_speed_selectio_wiz_v3_4_0 = /fpga/libraries/vivado-modelsim/high_speed_selectio_wiz_v3_4_0
v_uhdsdi_vidgen_v1_0_0 = /fpga/libraries/vivado-modelsim/v_uhdsdi_vidgen_v1_0_0
interlaken_v2_4_1 = /fpga/libraries/vivado-modelsim/interlaken_v2_4_1
smartconnect_v1_0 = /fpga/libraries/vivado-modelsim/smartconnect_v1_0
v_hdmi_rx_v3_0_0 = /fpga/libraries/vivado-modelsim/v_hdmi_rx_v3_0_0
axi_amm_bridge_v1_0_7 = /fpga/libraries/vivado-modelsim/axi_amm_bridge_v1_0_7
pcie_jtag_v1_0_0 = /fpga/libraries/vivado-modelsim/pcie_jtag_v1_0_0
iomodule_v3_1_3 = /fpga/libraries/vivado-modelsim/iomodule_v3_1_3
v_hdmi_rx_v2_0_0 = /fpga/libraries/vivado-modelsim/v_hdmi_rx_v2_0_0
cmac_usplus_v2_4_3 = /fpga/libraries/vivado-modelsim/cmac_usplus_v2_4_3
axi_chip2chip_v5_0_3 = /fpga/libraries/vivado-modelsim/axi_chip2chip_v5_0_3
v_smpte_uhdsdi_rx_v1_0_0 = /fpga/libraries/vivado-modelsim/v_smpte_uhdsdi_rx_v1_0_0
microblaze_v10_0_7 = /fpga/libraries/vivado-modelsim/microblaze_v10_0_7
ahblite_axi_bridge_v3_0_13 = /fpga/libraries/vivado-modelsim/ahblite_axi_bridge_v3_0_13
v_frmbuf_rd_v2_0_3 = /fpga/libraries/vivado-modelsim/v_frmbuf_rd_v2_0_3
high_speed_selectio_wiz_v3_3_1 = /fpga/libraries/vivado-modelsim/high_speed_selectio_wiz_v3_3_1
sd_fec_v1_0_1 = /fpga/libraries/vivado-modelsim/sd_fec_v1_0_1
v_smpte_uhdsdi_v1_0_5 = /fpga/libraries/vivado-modelsim/v_smpte_uhdsdi_v1_0_5
v_frmbuf_wr_v2_0_3 = /fpga/libraries/vivado-modelsim/v_frmbuf_wr_v2_0_3
pc_cfr_v6_1_3 = /fpga/libraries/vivado-modelsim/pc_cfr_v6_1_3
v_vcresampler_v1_0_11 = /fpga/libraries/vivado-modelsim/v_vcresampler_v1_0_11
oddr_v1_0_0 = /fpga/libraries/vivado-modelsim/oddr_v1_0_0
xbip_dsp48_wrapper_v3_0_4 = /fpga/libraries/vivado-modelsim/xbip_dsp48_wrapper_v3_0_4
tsn_endpoint_ethernet_mac_block_v1_0_2 = /fpga/libraries/vivado-modelsim/tsn_endpoint_ethernet_mac_block_v1_0_2
pc_cfr_v6_2_0 = /fpga/libraries/vivado-modelsim/pc_cfr_v6_2_0
lib_pkg_v1_0_2 = /fpga/libraries/vivado-modelsim/lib_pkg_v1_0_2
v_smpte_sdi_v3_0_8 = /fpga/libraries/vivado-modelsim/v_smpte_sdi_v3_0_8
v_tpg_v7_0_11 = /fpga/libraries/vivado-modelsim/v_tpg_v7_0_11
microblaze_v9_5_4 = /fpga/libraries/vivado-modelsim/microblaze_v9_5_4
v_deinterlacer_v5_0_11 = /fpga/libraries/vivado-modelsim/v_deinterlacer_v5_0_11
lmb_v10_v3_0_9 = /fpga/libraries/vivado-modelsim/lmb_v10_v3_0_9
video_frame_crc_v1_0_0 = /fpga/libraries/vivado-modelsim/video_frame_crc_v1_0_0
ten_gig_eth_mac_v15_1_6 = /fpga/libraries/vivado-modelsim/ten_gig_eth_mac_v15_1_6
xxv_ethernet_v2_4_1 = /fpga/libraries/vivado-modelsim/xxv_ethernet_v2_4_1
xaui_v12_3_4 = /fpga/libraries/vivado-modelsim/xaui_v12_3_4
axi_infrastructure_v1_1_0 = /fpga/libraries/vivado-modelsim/axi_infrastructure_v1_1_0
v_demosaic_v1_0_3 = /fpga/libraries/vivado-modelsim/v_demosaic_v1_0_3
axis_infrastructure_v1_1_0 = /fpga/libraries/vivado-modelsim/axis_infrastructure_v1_1_0
zynq_ultra_ps_e_v3_2_1 = /fpga/libraries/vivado-modelsim/zynq_ultra_ps_e_v3_2_1
uhdsdi_gt_v1_0_2 = /fpga/libraries/vivado-modelsim/uhdsdi_gt_v1_0_2
ethernet_1_10_25g_v2_0_1 = /fpga/libraries/vivado-modelsim/ethernet_1_10_25g_v2_0_1
util_idelay_ctrl_v1_0_1 = /fpga/libraries/vivado-modelsim/util_idelay_ctrl_v1_0_1
xlslice_v1_0_1 = /fpga/libraries/vivado-modelsim/xlslice_v1_0_1
gmii_to_rgmii_v4_0_6 = /fpga/libraries/vivado-modelsim/gmii_to_rgmii_v4_0_6
in_system_ibert_v1_0_7 = /fpga/libraries/vivado-modelsim/in_system_ibert_v1_0_7
sem_v4_1_11 = /fpga/libraries/vivado-modelsim/sem_v4_1_11
ibert_lib_v1_0_5 = /fpga/libraries/vivado-modelsim/ibert_lib_v1_0_5
v_csc_v1_0_11 = /fpga/libraries/vivado-modelsim/v_csc_v1_0_11
ta_dma_v1_0_1 = /fpga/libraries/vivado-modelsim/ta_dma_v1_0_1
xdma_v4_1_1 = /fpga/libraries/vivado-modelsim/xdma_v4_1_1
xlconcat_v2_1_1 = /fpga/libraries/vivado-modelsim/xlconcat_v2_1_1
pci64_v5_0_11 = /fpga/libraries/vivado-modelsim/pci64_v5_0_11
util_vector_logic_v2_0_1 = /fpga/libraries/vivado-modelsim/util_vector_logic_v2_0_1
gtwizard_ultrascale_v1_7_4 = /fpga/libraries/vivado-modelsim/gtwizard_ultrascale_v1_7_4
v_sdi_rx_vid_bridge_v2_0_0 = /fpga/libraries/vivado-modelsim/v_sdi_rx_vid_bridge_v2_0_0
usxgmii_v1_0_3 = /fpga/libraries/vivado-modelsim/usxgmii_v1_0_3
mipi_dphy_v4_1_1 = /fpga/libraries/vivado-modelsim/mipi_dphy_v4_1_1
jesd204c_v3_0_1 = /fpga/libraries/vivado-modelsim/jesd204c_v3_0_1
l_ethernet_v2_3_3 = /fpga/libraries/vivado-modelsim/l_ethernet_v2_3_3
ltlib_v1_0_0 = /fpga/libraries/vivado-modelsim/ltlib_v1_0_0
generic_baseblocks_v2_1_0 = /fpga/libraries/vivado-modelsim/generic_baseblocks_v2_1_0
tmr_inject_v1_0_2 = /fpga/libraries/vivado-modelsim/tmr_inject_v1_0_2
axis_protocol_checker_v1_2_3 = /fpga/libraries/vivado-modelsim/axis_protocol_checker_v1_2_3
high_speed_selectio_wiz_v3_2_3 = /fpga/libraries/vivado-modelsim/high_speed_selectio_wiz_v3_2_3
util_reduced_logic_v2_0_4 = /fpga/libraries/vivado-modelsim/util_reduced_logic_v2_0_4
system_cache_v4_0_5 = /fpga/libraries/vivado-modelsim/system_cache_v4_0_5
v_hdmi_tx_v2_0_0 = /fpga/libraries/vivado-modelsim/v_hdmi_tx_v2_0_0
i2s_transmitter_v1_0_1 = /fpga/libraries/vivado-modelsim/i2s_transmitter_v1_0_1
lut_buffer_v1_0_0 = /fpga/libraries/vivado-modelsim/lut_buffer_v1_0_0
lut_buffer_v2_0_0 = /fpga/libraries/vivado-modelsim/lut_buffer_v2_0_0
hdcp22_cipher_v1_0_2 = /fpga/libraries/vivado-modelsim/hdcp22_cipher_v1_0_2
v_hscaler_v1_0_11 = /fpga/libraries/vivado-modelsim/v_hscaler_v1_0_11
audio_clock_recovery_v1_0 = /fpga/libraries/vivado-modelsim/audio_clock_recovery_v1_0
v_uhdsdi_audio_v1_0_0 = /fpga/libraries/vivado-modelsim/v_uhdsdi_audio_v1_0_0
gtwizard_ultrascale_v1_6_10 = /fpga/libraries/vivado-modelsim/gtwizard_ultrascale_v1_6_10
vid_phy_controller_v2_2_1 = /fpga/libraries/vivado-modelsim/vid_phy_controller_v2_2_1
axi_perf_mon_v5_0_19 = /fpga/libraries/vivado-modelsim/axi_perf_mon_v5_0_19
timer_sync_1588_v1_2_4 = /fpga/libraries/vivado-modelsim/timer_sync_1588_v1_2_4
axi_lite_ipif_v3_0_4 = /fpga/libraries/vivado-modelsim/axi_lite_ipif_v3_0_4
v_frmbuf_wr_v2_1_0 = /fpga/libraries/vivado-modelsim/v_frmbuf_wr_v2_1_0
xsdbm_v3_0_0 = /fpga/libraries/vivado-modelsim/xsdbm_v3_0_0
hdcp_v1_0_3 = /fpga/libraries/vivado-modelsim/hdcp_v1_0_3
qdma_v2_0_0 = /fpga/libraries/vivado-modelsim/qdma_v2_0_0
mipi_csi2_tx_ctrl_v1_0_4 = /fpga/libraries/vivado-modelsim/mipi_csi2_tx_ctrl_v1_0_4
mii_to_rmii_v2_0_19 = /fpga/libraries/vivado-modelsim/mii_to_rmii_v2_0_19
clk_vip_v1_0_1 = /fpga/libraries/vivado-modelsim/clk_vip_v1_0_1
bs_mux_v1_0_0 = /fpga/libraries/vivado-modelsim/bs_mux_v1_0_0
axi_jtag_v1_0_0 = /fpga/libraries/vivado-modelsim/axi_jtag_v1_0_0
v_hdmi_tx_v3_0_0 = /fpga/libraries/vivado-modelsim/v_hdmi_tx_v3_0_0
rst_vip_v1_0_1 = /fpga/libraries/vivado-modelsim/rst_vip_v1_0_1
gtwizard_ultrascale_v1_5_4 = /fpga/libraries/vivado-modelsim/gtwizard_ultrascale_v1_5_4
v_axi4s_remap_v1_0_9 = /fpga/libraries/vivado-modelsim/v_axi4s_remap_v1_0_9
ecc_v2_0_12 = /fpga/libraries/vivado-modelsim/ecc_v2_0_12
sim_clk_gen_v1_0_2 = /fpga/libraries/vivado-modelsim/sim_clk_gen_v1_0_2
vid_phy_controller_v2_1_0 = /fpga/libraries/vivado-modelsim/vid_phy_controller_v2_1_0
jtag_axi = /fpga/libraries/vivado-modelsim/jtag_axi
blk_mem_gen_v8_3_6 = /fpga/libraries/vivado-modelsim/blk_mem_gen_v8_3_6
pci32_v5_0_11 = /fpga/libraries/vivado-modelsim/pci32_v5_0_11
axis_protocol_checker_v2_0_1 = /fpga/libraries/vivado-modelsim/axis_protocol_checker_v2_0_1
audio_tpg_v1_0_0 = /fpga/libraries/vivado-modelsim/audio_tpg_v1_0_0
mipi_dsi_tx_ctrl_v1_0_6 = /fpga/libraries/vivado-modelsim/mipi_dsi_tx_ctrl_v1_0_6
v_deinterlacer_v4_0_12 = /fpga/libraries/vivado-modelsim/v_deinterlacer_v4_0_12
blk_mem_gen_v8_4_1 = /fpga/libraries/vivado-modelsim/blk_mem_gen_v8_4_1
tcc_decoder_3gpplte_v3_0_6 = /fpga/libraries/vivado-modelsim/tcc_decoder_3gpplte_v3_0_6
hdcp_keymngmt_blk_v1_0_0 = /fpga/libraries/vivado-modelsim/hdcp_keymngmt_blk_v1_0_0
i2s_receiver_v1_0_1 = /fpga/libraries/vivado-modelsim/i2s_receiver_v1_0_1
jesd204_v7_2_3 = /fpga/libraries/vivado-modelsim/jesd204_v7_2_3
dist_mem_gen_v8_0_12 = /fpga/libraries/vivado-modelsim/dist_mem_gen_v8_0_12
fit_timer_v2_0_8 = /fpga/libraries/vivado-modelsim/fit_timer_v2_0_8
sem_ultra_v3_1_8 = /fpga/libraries/vivado-modelsim/sem_ultra_v3_1_8
v_hcresampler_v1_0_11 = /fpga/libraries/vivado-modelsim/v_hcresampler_v1_0_11
ieee802d3_clause74_fec_v1_0_1 = /fpga/libraries/vivado-modelsim/ieee802d3_clause74_fec_v1_0_1
v_frmbuf_rd_v2_1_0 = /fpga/libraries/vivado-modelsim/v_frmbuf_rd_v2_1_0
emc_common_v3_0_5 = /fpga/libraries/vivado-modelsim/emc_common_v3_0_5
hbm_v1_0_1 = /fpga/libraries/vivado-modelsim/hbm_v1_0_1
v_uhdsdi_audio_v1_1_0 = /fpga/libraries/vivado-modelsim/v_uhdsdi_audio_v1_1_0
v_tc_v6_1_12 = /fpga/libraries/vivado-modelsim/v_tc_v6_1_12
v_cresample_v4_0_13 = /fpga/libraries/vivado-modelsim/v_cresample_v4_0_13
lib_bmg_v1_0_10 = /fpga/libraries/vivado-modelsim/lib_bmg_v1_0_10
axi_traffic_gen_v2_0_18 = /fpga/libraries/vivado-modelsim/axi_traffic_gen_v2_0_18
lib_srl_fifo_v1_0_2 = /fpga/libraries/vivado-modelsim/lib_srl_fifo_v1_0_2
quadsgmii_v3_4_4 = /fpga/libraries/vivado-modelsim/quadsgmii_v3_4_4
axis_register_slice_v1_1_17 = /fpga/libraries/vivado-modelsim/axis_register_slice_v1_1_17
axis_switch_v1_1_17 = /fpga/libraries/vivado-modelsim/axis_switch_v1_1_17
c_reg_fd_v12_0_5 = /fpga/libraries/vivado-modelsim/c_reg_fd_v12_0_5
c_mux_bit_v12_0_5 = /fpga/libraries/vivado-modelsim/c_mux_bit_v12_0_5
c_shift_ram_v12_0_12 = /fpga/libraries/vivado-modelsim/c_shift_ram_v12_0_12
xbip_pipe_v3_0_5 = /fpga/libraries/vivado-modelsim/xbip_pipe_v3_0_5
xbip_dsp48_addsub_v3_0_5 = /fpga/libraries/vivado-modelsim/xbip_dsp48_addsub_v3_0_5
c_gate_bit_v12_0_5 = /fpga/libraries/vivado-modelsim/c_gate_bit_v12_0_5
xbip_counter_v3_0_5 = /fpga/libraries/vivado-modelsim/xbip_counter_v3_0_5
xbip_addsub_v3_0_5 = /fpga/libraries/vivado-modelsim/xbip_addsub_v3_0_5
c_addsub_v12_0_12 = /fpga/libraries/vivado-modelsim/c_addsub_v12_0_12
c_counter_binary_v12_0_12 = /fpga/libraries/vivado-modelsim/c_counter_binary_v12_0_12
c_compare_v12_0_5 = /fpga/libraries/vivado-modelsim/c_compare_v12_0_5
g709_rs_encoder_v2_2_5 = /fpga/libraries/vivado-modelsim/g709_rs_encoder_v2_2_5
axi_utils_v2_0_5 = /fpga/libraries/vivado-modelsim/axi_utils_v2_0_5
cic_compiler_v4_0_13 = /fpga/libraries/vivado-modelsim/cic_compiler_v4_0_13
xbip_dsp48_multacc_v3_0_5 = /fpga/libraries/vivado-modelsim/xbip_dsp48_multacc_v3_0_5
v_axi4s_vid_out_v4_0_9 = /fpga/libraries/vivado-modelsim/v_axi4s_vid_out_v4_0_9
axi4svideo_bridge_v1_0_9 = /fpga/libraries/vivado-modelsim/axi4svideo_bridge_v1_0_9
xbip_bram18k_v3_0_5 = /fpga/libraries/vivado-modelsim/xbip_bram18k_v3_0_5
tcc_encoder_3gpplte_v4_0_14 = /fpga/libraries/vivado-modelsim/tcc_encoder_3gpplte_v4_0_14
lte_dl_channel_encoder_v3_0_14 = /fpga/libraries/vivado-modelsim/lte_dl_channel_encoder_v3_0_14
v_vid_sdi_tx_bridge_v2_0_0 = /fpga/libraries/vivado-modelsim/v_vid_sdi_tx_bridge_v2_0_0
axi_sideband_util_v1_0_1 = /fpga/libraries/vivado-modelsim/axi_sideband_util_v1_0_1
axis_combiner_v1_1_15 = /fpga/libraries/vivado-modelsim/axis_combiner_v1_1_15
mult_gen_v12_0_14 = /fpga/libraries/vivado-modelsim/mult_gen_v12_0_14
lib_fifo_v1_0_11 = /fpga/libraries/vivado-modelsim/lib_fifo_v1_0_11
switch_core_top_v1_0_5 = /fpga/libraries/vivado-modelsim/switch_core_top_v1_0_5
lte_3gpp_mimo_encoder_v4_0_13 = /fpga/libraries/vivado-modelsim/lte_3gpp_mimo_encoder_v4_0_13
tmr_comparator_v1_0_1 = /fpga/libraries/vivado-modelsim/tmr_comparator_v1_0_1
c_mux_bus_v12_0_5 = /fpga/libraries/vivado-modelsim/c_mux_bus_v12_0_5
rs_toolbox_v9_0_5 = /fpga/libraries/vivado-modelsim/rs_toolbox_v9_0_5
g709_rs_decoder_v2_2_6 = /fpga/libraries/vivado-modelsim/g709_rs_decoder_v2_2_6
v_cfa_v7_0_13 = /fpga/libraries/vivado-modelsim/v_cfa_v7_0_13
cordic_v6_0_14 = /fpga/libraries/vivado-modelsim/cordic_v6_0_14
interrupt_control_v3_1_4 = /fpga/libraries/vivado-modelsim/interrupt_control_v3_1_4
spdif_v2_0_19 = /fpga/libraries/vivado-modelsim/spdif_v2_0_19
xbip_dsp48_multadd_v3_0_5 = /fpga/libraries/vivado-modelsim/xbip_dsp48_multadd_v3_0_5
axi_quad_spi_v3_2_16 = /fpga/libraries/vivado-modelsim/axi_quad_spi_v3_2_16
axi_bram_ctrl_v4_0_14 = /fpga/libraries/vivado-modelsim/axi_bram_ctrl_v4_0_14
displayport_v8_0_1 = /fpga/libraries/vivado-modelsim/displayport_v8_0_1
axi_register_slice_v2_1_17 = /fpga/libraries/vivado-modelsim/axi_register_slice_v2_1_17
sid_v8_0_12 = /fpga/libraries/vivado-modelsim/sid_v8_0_12
axi_protocol_checker_v2_0_3 = /fpga/libraries/vivado-modelsim/axi_protocol_checker_v2_0_3
axi_vip_v1_1_3 = /fpga/libraries/vivado-modelsim/axi_vip_v1_1_3
processing_system7_vip_v1_0_5 = /fpga/libraries/vivado-modelsim/processing_system7_vip_v1_0_5
axi_sg_v4_1_10 = /fpga/libraries/vivado-modelsim/axi_sg_v4_1_10
axi_datamover_v5_1_19 = /fpga/libraries/vivado-modelsim/axi_datamover_v5_1_19
axi_cdma_v4_1_17 = /fpga/libraries/vivado-modelsim/axi_cdma_v4_1_17
axi_interconnect_v1_7_14 = /fpga/libraries/vivado-modelsim/axi_interconnect_v1_7_14
pr_bitstream_monitor_v1_0_0 = /fpga/libraries/vivado-modelsim/pr_bitstream_monitor_v1_0_0
axi_pcie_v2_8_9 = /fpga/libraries/vivado-modelsim/axi_pcie_v2_8_9
xbip_dsp48_acc_v3_0_5 = /fpga/libraries/vivado-modelsim/xbip_dsp48_acc_v3_0_5
xbip_accum_v3_0_5 = /fpga/libraries/vivado-modelsim/xbip_accum_v3_0_5
fir_compiler_v7_2_11 = /fpga/libraries/vivado-modelsim/fir_compiler_v7_2_11
rxaui_v4_4_4 = /fpga/libraries/vivado-modelsim/rxaui_v4_4_4
floating_point_v7_0_15 = /fpga/libraries/vivado-modelsim/floating_point_v7_0_15
cmpy_v6_0_15 = /fpga/libraries/vivado-modelsim/cmpy_v6_0_15
xfft_v9_1_0 = /fpga/libraries/vivado-modelsim/xfft_v9_1_0
fec_5g_common_v1_1_0 = /fpga/libraries/vivado-modelsim/fec_5g_common_v1_1_0
ldpc_v2_0_1 = /fpga/libraries/vivado-modelsim/ldpc_v2_0_1
convolution_v9_0_13 = /fpga/libraries/vivado-modelsim/convolution_v9_0_13
fir_compiler_v5_2_5 = /fpga/libraries/vivado-modelsim/fir_compiler_v5_2_5
dft_v4_0_15 = /fpga/libraries/vivado-modelsim/dft_v4_0_15
lte_3gpp_channel_estimator_v2_0_15 = /fpga/libraries/vivado-modelsim/lte_3gpp_channel_estimator_v2_0_15
axi_msg_v1_0_3 = /fpga/libraries/vivado-modelsim/axi_msg_v1_0_3
axi_mcdma_v1_0_3 = /fpga/libraries/vivado-modelsim/axi_mcdma_v1_0_3
xbip_dsp48_macro_v3_0_16 = /fpga/libraries/vivado-modelsim/xbip_dsp48_macro_v3_0_16
cpri_v8_9_1 = /fpga/libraries/vivado-modelsim/cpri_v8_9_1
amm_axi_bridge_v1_0_3 = /fpga/libraries/vivado-modelsim/amm_axi_bridge_v1_0_3
axi_timer_v2_0_19 = /fpga/libraries/vivado-modelsim/axi_timer_v2_0_19
pr_decoupler_v1_0_6 = /fpga/libraries/vivado-modelsim/pr_decoupler_v1_0_6
g709_fec_v2_3_3 = /fpga/libraries/vivado-modelsim/g709_fec_v2_3_3
tsn_temac_v1_0_3 = /fpga/libraries/vivado-modelsim/tsn_temac_v1_0_3
axis_dwidth_converter_v1_1_16 = /fpga/libraries/vivado-modelsim/axis_dwidth_converter_v1_1_16
polar_v1_0_1 = /fpga/libraries/vivado-modelsim/polar_v1_0_1
duc_ddc_compiler_v3_0_14 = /fpga/libraries/vivado-modelsim/duc_ddc_compiler_v3_0_14
axi_epc_v2_0_20 = /fpga/libraries/vivado-modelsim/axi_epc_v2_0_20
viterbi_v9_1_9 = /fpga/libraries/vivado-modelsim/viterbi_v9_1_9
ieee802d3_50g_rs_fec_v1_0_9 = /fpga/libraries/vivado-modelsim/ieee802d3_50g_rs_fec_v1_0_9
axi_fifo_mm_s_v4_1_14 = /fpga/libraries/vivado-modelsim/axi_fifo_mm_s_v4_1_14
axis_accelerator_adapter_v2_1_13 = /fpga/libraries/vivado-modelsim/axis_accelerator_adapter_v2_1_13
srio_gen2_v4_1_4 = /fpga/libraries/vivado-modelsim/srio_gen2_v4_1_4
v_dual_splitter_v1_0_8 = /fpga/libraries/vivado-modelsim/v_dual_splitter_v1_0_8
rs_encoder_v9_0_13 = /fpga/libraries/vivado-modelsim/rs_encoder_v9_0_13
fc32_rs_fec_v1_0_7 = /fpga/libraries/vivado-modelsim/fc32_rs_fec_v1_0_7
lte_pucch_receiver_v2_0_14 = /fpga/libraries/vivado-modelsim/lte_pucch_receiver_v2_0_14
ieee802d3_rs_fec_v2_0_1 = /fpga/libraries/vivado-modelsim/ieee802d3_rs_fec_v2_0_1
axi_uartlite_v2_0_21 = /fpga/libraries/vivado-modelsim/axi_uartlite_v2_0_21
axi_vdma_v6_3_5 = /fpga/libraries/vivado-modelsim/axi_vdma_v6_3_5
v_ycrcb2rgb_v7_1_12 = /fpga/libraries/vivado-modelsim/v_ycrcb2rgb_v7_1_12
v_ccm_v6_0_14 = /fpga/libraries/vivado-modelsim/v_ccm_v6_0_14
v_osd_v6_0_15 = /fpga/libraries/vivado-modelsim/v_osd_v6_0_15
prc_v1_3_1 = /fpga/libraries/vivado-modelsim/prc_v1_3_1
xbip_dsp48_mult_v3_0_5 = /fpga/libraries/vivado-modelsim/xbip_dsp48_mult_v3_0_5
div_gen_v5_1_13 = /fpga/libraries/vivado-modelsim/div_gen_v5_1_13
axi_mmu_v2_1_15 = /fpga/libraries/vivado-modelsim/axi_mmu_v2_1_15
ieee802d3_400g_rs_fec_v1_0_3 = /fpga/libraries/vivado-modelsim/ieee802d3_400g_rs_fec_v1_0_3
lte_3gpp_mimo_decoder_v3_0_14 = /fpga/libraries/vivado-modelsim/lte_3gpp_mimo_decoder_v3_0_14
xfft_v9_0_15 = /fpga/libraries/vivado-modelsim/xfft_v9_0_15
tcc_encoder_3gpp_v5_0_13 = /fpga/libraries/vivado-modelsim/tcc_encoder_3gpp_v5_0_13
zynq_ultra_ps_e_vip_v1_0_3 = /fpga/libraries/vivado-modelsim/zynq_ultra_ps_e_vip_v1_0_3
axi_gpio_v2_0_19 = /fpga/libraries/vivado-modelsim/axi_gpio_v2_0_19
videoaxi4s_bridge_v1_0_5 = /fpga/libraries/vivado-modelsim/videoaxi4s_bridge_v1_0_5
axi_ethernet_buffer_v2_0_18 = /fpga/libraries/vivado-modelsim/axi_ethernet_buffer_v2_0_18
tmr_sem_v1_0_5 = /fpga/libraries/vivado-modelsim/tmr_sem_v1_0_5
axis_interconnect_v1_1_15 = /fpga/libraries/vivado-modelsim/axis_interconnect_v1_1_15
ats_switch_v1_0_0 = /fpga/libraries/vivado-modelsim/ats_switch_v1_0_0
v_enhance_v8_0_14 = /fpga/libraries/vivado-modelsim/v_enhance_v8_0_14
axis_subset_converter_v1_1_17 = /fpga/libraries/vivado-modelsim/axis_subset_converter_v1_1_17
ieee802d3_25g_rs_fec_v1_0_9 = /fpga/libraries/vivado-modelsim/ieee802d3_25g_rs_fec_v1_0_9
axi_firewall_v1_0_5 = /fpga/libraries/vivado-modelsim/axi_firewall_v1_0_5
axis_broadcaster_v1_1_16 = /fpga/libraries/vivado-modelsim/axis_broadcaster_v1_1_16
axis_data_fifo_v1_1_18 = /fpga/libraries/vivado-modelsim/axis_data_fifo_v1_1_18
g975_efec_i4_v1_0_15 = /fpga/libraries/vivado-modelsim/g975_efec_i4_v1_0_15
can_v5_0_20 = /fpga/libraries/vivado-modelsim/can_v5_0_20
dds_compiler_v6_0_16 = /fpga/libraries/vivado-modelsim/dds_compiler_v6_0_16
axi_data_fifo_v2_1_16 = /fpga/libraries/vivado-modelsim/axi_data_fifo_v2_1_16
axi_protocol_converter_v2_1_17 = /fpga/libraries/vivado-modelsim/axi_protocol_converter_v2_1_17
proc_sys_reset_v5_0_12 = /fpga/libraries/vivado-modelsim/proc_sys_reset_v5_0_12
rs_decoder_v9_0_14 = /fpga/libraries/vivado-modelsim/rs_decoder_v9_0_14
pr_axi_shutdown_manager_v1_0_0 = /fpga/libraries/vivado-modelsim/pr_axi_shutdown_manager_v1_0_0
fec_5g_common_v1_0_0 = /fpga/libraries/vivado-modelsim/fec_5g_common_v1_0_0
lte_ul_channel_decoder_v4_0_14 = /fpga/libraries/vivado-modelsim/lte_ul_channel_decoder_v4_0_14
xfft_v7_2_7 = /fpga/libraries/vivado-modelsim/xfft_v7_2_7
lte_fft_v2_0_16 = /fpga/libraries/vivado-modelsim/lte_fft_v2_0_16
etrnic_v1_1_0 = /fpga/libraries/vivado-modelsim/etrnic_v1_1_0
axi_traffic_gen_v3_0_3 = /fpga/libraries/vivado-modelsim/axi_traffic_gen_v3_0_3
axi_hwicap_v3_0_21 = /fpga/libraries/vivado-modelsim/axi_hwicap_v3_0_21
v_rgb2ycrcb_v7_1_12 = /fpga/libraries/vivado-modelsim/v_rgb2ycrcb_v7_1_12
axi_master_burst_v2_0_7 = /fpga/libraries/vivado-modelsim/axi_master_burst_v2_0_7
axi_tft_v2_0_20 = /fpga/libraries/vivado-modelsim/axi_tft_v2_0_20
floating_point_v7_1_6 = /fpga/libraries/vivado-modelsim/floating_point_v7_1_6
etrnic_v1_0_1 = /fpga/libraries/vivado-modelsim/etrnic_v1_0_1
displayport_v7_0_9 = /fpga/libraries/vivado-modelsim/displayport_v7_0_9
ieee802d3_200g_rs_fec_v1_0_3 = /fpga/libraries/vivado-modelsim/ieee802d3_200g_rs_fec_v1_0_3
iomodule_v3_0 = /fpga/libraries/vivado-modelsim/iomodule_v3_0
lmb_bram_if_cntlr_v4_0 = /fpga/libraries/vivado-modelsim/lmb_bram_if_cntlr_v4_0
lmb_v10_v3_0 = /fpga/libraries/vivado-modelsim/lmb_v10_v3_0
axi_lite_ipif_v3_0 = /fpga/libraries/vivado-modelsim/axi_lite_ipif_v3_0
mdm_v3_2 = /fpga/libraries/vivado-modelsim/mdm_v3_2
microblaze_mcs_v2_3_6 = /fpga/libraries/vivado-modelsim/microblaze_mcs_v2_3_6
sd_fec_v1_1_1 = /fpga/libraries/vivado-modelsim/sd_fec_v1_1_1
axi_ethernetlite_v3_0_15 = /fpga/libraries/vivado-modelsim/axi_ethernetlite_v3_0_15
axi_usb2_device_v5_0_18 = /fpga/libraries/vivado-modelsim/axi_usb2_device_v5_0_18
axi_mm2s_mapper_v1_1_16 = /fpga/libraries/vivado-modelsim/axi_mm2s_mapper_v1_1_16
mailbox_v2_1_10 = /fpga/libraries/vivado-modelsim/mailbox_v2_1_10
tri_mode_ethernet_mac_v9_0_12 = /fpga/libraries/vivado-modelsim/tri_mode_ethernet_mac_v9_0_12
xsdbs_v1_0_2 = /fpga/libraries/vivado-modelsim/xsdbs_v1_0_2
axi4stream_vip_v1_1_3 = /fpga/libraries/vivado-modelsim/axi4stream_vip_v1_1_3
tcc_decoder_3gppmm_v2_0_17 = /fpga/libraries/vivado-modelsim/tcc_decoder_3gppmm_v2_0_17
bs_switch_v1_0_0 = /fpga/libraries/vivado-modelsim/bs_switch_v1_0_0
ieee802d3_rs_fec_v1_0_13 = /fpga/libraries/vivado-modelsim/ieee802d3_rs_fec_v1_0_13
axi_vfifo_ctrl_v2_0_19 = /fpga/libraries/vivado-modelsim/axi_vfifo_ctrl_v2_0_19
flexo_100g_rs_fec_v1_0_7 = /fpga/libraries/vivado-modelsim/flexo_100g_rs_fec_v1_0_7
axi_iic_v2_0_20 = /fpga/libraries/vivado-modelsim/axi_iic_v2_0_20
axi_intc_v4_1_11 = /fpga/libraries/vivado-modelsim/axi_intc_v4_1_11
axi_protocol_checker_v1_1_17 = /fpga/libraries/vivado-modelsim/axi_protocol_checker_v1_1_17
xbip_multadd_v3_0_12 = /fpga/libraries/vivado-modelsim/xbip_multadd_v3_0_12
lte_rach_detector_v3_1_3 = /fpga/libraries/vivado-modelsim/lte_rach_detector_v3_1_3
v_gamma_v7_0_14 = /fpga/libraries/vivado-modelsim/v_gamma_v7_0_14
axi_dma_v7_1_18 = /fpga/libraries/vivado-modelsim/axi_dma_v7_1_18
axis_clock_converter_v1_1_18 = /fpga/libraries/vivado-modelsim/axis_clock_converter_v1_1_18
axi_emc_v3_0_17 = /fpga/libraries/vivado-modelsim/axi_emc_v3_0_17
axi_apb_bridge_v3_0_14 = /fpga/libraries/vivado-modelsim/axi_apb_bridge_v3_0_14
axi_crossbar_v2_1_18 = /fpga/libraries/vivado-modelsim/axi_crossbar_v2_1_18
g975_efec_i7_v2_0_17 = /fpga/libraries/vivado-modelsim/g975_efec_i7_v2_0_17
axi_uart16550_v2_0_19 = /fpga/libraries/vivado-modelsim/axi_uart16550_v2_0_19
axi_timebase_wdt_v3_0_9 = /fpga/libraries/vivado-modelsim/axi_timebase_wdt_v3_0_9
axi_clock_converter_v2_1_16 = /fpga/libraries/vivado-modelsim/axi_clock_converter_v2_1_16
canfd_v1_0_10 = /fpga/libraries/vivado-modelsim/canfd_v1_0_10
c_accum_v12_0_12 = /fpga/libraries/vivado-modelsim/c_accum_v12_0_12
mdm_v3_2_14 = /fpga/libraries/vivado-modelsim/mdm_v3_2_14
axi_dwidth_converter_v2_1_17 = /fpga/libraries/vivado-modelsim/axi_dwidth_converter_v2_1_17
[vcom]
; VHDL93 variable selects language version as the default. 
; Default is VHDL-2002.
; Value of 0 or 1987 for VHDL-1987.
; Value of 1 or 1993 for VHDL-1993.
; Default or value of 2 or 2002 for VHDL-2002.
; Value of 3 or 2008 for VHDL-2008
VHDL93 = 2002

; Show source line containing error. Default is off.
; Show_source = 1

; Turn off unbound-component warnings. Default is on.
; Show_Warning1 = 0

; Turn off process-without-a-wait-statement warnings. Default is on.
; Show_Warning2 = 0

; Turn off null-range warnings. Default is on.
; Show_Warning3 = 0

; Turn off no-space-in-time-literal warnings. Default is on.
; Show_Warning4 = 0

; Turn off multiple-drivers-on-unresolved-signal warnings. Default is on.
; Show_Warning5 = 0

; Turn off optimization for IEEE std_logic_1164 package. Default is on.
; Optimize_1164 = 0

; Turn on resolving of ambiguous function overloading in favor of the
; "explicit" function declaration (not the one automatically created by
; the compiler for each type declaration). Default is off.
; The .ini file has Explicit enabled so that std_logic_signed/unsigned
; will match the behavior of synthesis tools.
Explicit = 1

; Turn off acceleration of the VITAL packages. Default is to accelerate.
; NoVital = 1

; Turn off VITAL compliance checking. Default is checking on.
; NoVitalCheck = 1

; Ignore VITAL compliance checking errors. Default is to not ignore.
; IgnoreVitalErrors = 1

; Turn off VITAL compliance checking warnings. Default is to show warnings.
; Show_VitalChecksWarnings = 0

; Keep silent about case statement static warnings.
; Default is to give a warning.
; NoCaseStaticError = 1

; Keep silent about warnings caused by aggregates that are not locally static.
; Default is to give a warning.
; NoOthersStaticError = 1

; Treat as errors:
;   case statement static warnings
;   warnings caused by aggregates that are not locally static
; Overrides NoCaseStaticError, NoOthersStaticError settings.
; PedanticErrors = 1

; Turn off inclusion of debugging info within design units.
; Default is to include debugging info.
; NoDebug = 1

; Turn off "Loading..." messages. Default is messages on.
; Quiet = 1

; Turn on some limited synthesis rule compliance checking. Checks only:
;    -- signals used (read) by a process must be in the sensitivity list
; CheckSynthesis = 1

; Activate optimizations on expressions that do not involve signals,
; waits, or function/procedure/task invocations. Default is off.
; ScalarOpts = 1

; Turns on lint-style checking.
; Show_Lint = 1

; Require the user to specify a configuration for all bindings,
; and do not generate a compile time default binding for the
; component. This will result in an elaboration error of
; 'component not bound' if the user fails to do so. Avoids the rare
; issue of a false dependency upon the unused default binding.
; RequireConfigForAllDefaultBinding = 1

; Perform default binding at compile time.
; Default is to do default binding at load time.
; BindAtCompile = 1;

; Inhibit range checking on subscripts of arrays. Range checking on
; scalars defined with subtypes is inhibited by default.
; NoIndexCheck = 1

; Inhibit range checks on all (implicit and explicit) assignments to
; scalar objects defined with subtypes.
; NoRangeCheck = 1

; Use this directory for compiler temporary files instead of "work/_temp"
; CompilerTempDir = /tmp

; Set this to cause the compilers to force data to be committed to disk
; when the files are closed.
; SyncCompilerFiles = 1

; Range and length checking will be performed on array indices and discrete
; ranges, and when violations are found within subprograms, errors will be
; reported. Default is to issue warnings for violations, because subprograms
; may not be invoked.
; NoDeferSubpgmCheck = 0

;Controls if VHDL identifiers are store lower case or left in the
;case of the declaration. Does not make the langauge case sensitive.
;Only effect how identifiers are printed. Default is to preserve the
;users case.  Value of 0 indicates lower case identifers
; PreserveCase = 1

;In Configuraiton, Controls the visibility of use clause in the design
;units being configurated.  If 1, then pre-6.7 behavior. Extends the visibility
;of objects made visible through use clauses into nested component configurations
; OldVHDLConfigurationVisibility = 0

[vlog]

; Turn off inclusion of debugging info within design units.
; Default is to include debugging info.
; NoDebug = 1

; Turn on `protect compiler directive processing.
; Default is to ignore `protect directives.
; Protect = 1

; Turn off "loading..." messages. Default is messages on.
; Quiet = 1

; Turn on Verilog hazard checking (order-dependent accessing of global vars).
; Default is off.
; Hazard = 1

; Turn on converting regular Verilog identifiers to uppercase. Allows case
; insensitivity for module names. Default is no conversion.
; UpCase = 1

; Turn on incremental compilation of modules. Default is off.
; Incremental = 1

; Turns on lint-style checking.

; Show_Lint = 1

; Turn on bad option warning. Default is off.
; Show_BadOptionWarning = 1

; Revert back to IEEE 1364-1995 syntax, default is 0 (off).
; vlog95compat = 1

[vsim]

; Automatic SDF compilation
; Disables automatic compilation of SDF files in flows that support it.
; Default is on, uncomment to turn off.
; NoAutoSDFCompile = 1

; Simulator resolution
; Set to fs, ps, ns, us, ms, or sec with optional prefix of 1, 10, or 100.
Resolution = fs

; User time unit for run commands
; Set to default, fs, ps, ns, us, ms, or sec. The default is to use the
; unit specified for Resolution. For example, if Resolution is 100ps,
; then UserTimeUnit defaults to ps.
; Should generally be set to default.
UserTimeUnit = default

; Default run length
RunLength = 100

; Maximum iterations that can be run without advancing simulation time
IterationLimit = 5000

; Directive to license manager:
; vhdl          Immediately reserve a VHDL license
; vlog          Immediately reserve a Verilog license
; plus          Immediately reserve a VHDL and Verilog license
; nomgc         Do not look for Mentor Graphics Licenses
; nomti         Do not look for Model Technology Licenses
; noqueue       Do not wait in the license queue when a license isn't available
; viewsim	Try for viewer license but accept simulator license(s) instead
;		of queuing for viewer license
; License = plus

; Stop the simulator after a VHDL/Verilog assertion message
; 0 = Note  1 = Warning  2 = Error  3 = Failure  4 = Fatal
BreakOnAssertion = 3

; Message Format conversion specifications:
; %S - Severity Level of message/assertion
; %R - Text of message
; %T - Time of message
; %D - Delta value (iteration number) of Time
; %K - Kind of path: Instance/Region/Signal/Process/Foreign Process/Unknown/Protected
; %i - Instance/Region/Signal pathname with Process name (if available)
; %I - shorthand for one of these:
;      "  %K: %i"
;      "  %K: %i File: %F" (when path is not Process or Signal)
;      except that the %i in this case does not report the Process name
; %O - Process name
; %P - Instance/Region path without leaf process
; %F - File name
; %L - Line number; if assertion message, then line number of assertion or, if
;      assertion is in a subprogram, line from which the call is made
; %u - Design unit name in form library.primary
; %U - Design unit name in form library.primary(secondary)
; %% - The '%' character itself
;
; If specific format for Severity Level is defined, use that format.
; Else, for a message that occurs during elaboration:
;   -- Failure/Fatal message in VHDL region that is not a Process, and in
;      certain non-VHDL regions, uses MessageFormatBreakLine;
;   -- Failure/Fatal message otherwise uses MessageFormatBreak;
;   -- Note/Warning/Error message uses MessageFormat.
; Else, for a message that occurs during runtime and triggers a breakpoint because
; of the BreakOnAssertion setting:
;   -- if in a VHDL region that is not a Process, uses MessageFormatBreakLine;
;   -- otherwise uses MessageFormatBreak.
; Else (a runtime message that does not trigger a breakpoint) uses MessageFormat.
;
; MessageFormatNote      = "** %S: %R\n   Time: %T  Iteration: %D%I\n"
; MessageFormatWarning   = "** %S: %R\n   Time: %T  Iteration: %D%I\n"
; MessageFormatError     = "** %S: %R\n   Time: %T  Iteration: %D  %K: %i File: %F\n"
; MessageFormatFail      = "** %S: %R\n   Time: %T  Iteration: %D  %K: %i File: %F\n"
; MessageFormatFatal     = "** %S: %R\n   Time: %T  Iteration: %D  %K: %i File: %F\n"
; MessageFormatBreakLine = "** %S: %R\n   Time: %T  Iteration: %D  %K: %i File: %F Line: %L\n"
; MessageFormatBreak     = "** %S: %R\n   Time: %T  Iteration: %D  %K: %i File: %F\n"
; MessageFormat          = "** %S: %R\n   Time: %T  Iteration: %D%I\n"
; Assertion Message Format
; %S - Severity Level 
; %R - Report Message
; %T - Time of assertion
; %D - Delta
; %I - Instance or Region pathname (if available)
; %% - print '%' character
; AssertionFormat = "** %S: %R\n   Time: %T  Iteration: %D%I\n"

; Assertion File - alternate file for storing VHDL/Verilog assertion messages
; AssertFile = assert.log

; Default radix for all windows and commands...
; Set to symbolic, ascii, binary, octal, decimal, hex, unsigned
DefaultRadix = symbolic

; VSIM Startup command
; Startup = do startup.do

; File for saving command transcript
TranscriptFile = transcript

; File for saving command history
; CommandHistory = cmdhist.log

; Specify whether paths in simulator commands should be described
; in VHDL or Verilog format.
; For VHDL, PathSeparator = /
; For Verilog, PathSeparator = .
; Must not be the same character as DatasetSeparator.
PathSeparator = /

; Specify the dataset separator for fully rooted contexts.
; The default is ':'. For example, sim:/top
; Must not be the same character as PathSeparator.
DatasetSeparator = :

; Disable VHDL assertion messages
; IgnoreNote = 1
; IgnoreWarning = 1
; IgnoreError = 1
; IgnoreFailure = 1

; Default force kind. May be freeze, drive, deposit, or default
; or in other terms, fixed, wired, or charged.
; A value of "default" will use the signal kind to determine the
; force kind, drive for resolved signals, freeze for unresolved signals
; DefaultForceKind = freeze

; If zero, open files when elaborated; otherwise, open files on
; first read or write.  Default is 0.
; DelayFileOpen = 1

; Control VHDL files opened for write.
;   0 = Buffered, 1 = Unbuffered
UnbufferedOutput = 0

; Control the number of VHDL files open concurrently.
; This number should always be less than the current ulimit
; setting for max file descriptors.
;   0 = unlimited
ConcurrentFileLimit = 40

; Control the number of hierarchical regions displayed as
; part of a signal name shown in the Wave window.
; A value of zero tells VSIM to display the full name.
; The default is 0.
; WaveSignalNameWidth = 0

; Turn off warnings from the std_logic_arith, std_logic_unsigned
; and std_logic_signed packages.
; StdArithNoWarnings = 1

; Turn off warnings from the IEEE numeric_std and numeric_bit packages.
; NumericStdNoWarnings = 1

; Use old-style (pre-6.6) VHDL FOR generate statement iteration names
; in the design hierarchy.
; This style is controlled by the value of the GenerateFormat
; value described next.  Default is to use new-style names, which
; comprise the generate statement label, '(', the value of the generate
; parameter, and a closing ')'.
; Uncomment this to use old-style names.
; OldVhdlForGenNames = 1

; Control the format of the (VHDL) FOR generate statement label
; for each iteration.  Do not quote it.
; The format string here must contain the conversion codes %s and %d,
; in that order, and no other conversion codes.  The %s represents
; the generate_label; the %d represents the generate parameter value
; at a particular generate iteration (this is the position number if
; the generate parameter is of an enumeration type).  Embedded whitespace
; is allowed (but discouraged); leading and trailing whitespace is ignored.
; Application of the format must result in a unique scope name over all
; such names in the design so that name lookup can function properly.
; GenerateFormat = %s__%d

; Enable changes in VHDL elaboration to allow for Variable Logging
; This trades off simulation performance for the ability to log variables
; efficiently.  By default this is disable for maximum simulation performance
; VhdlVariableLogging = 1

; Specify whether checkpoint files should be compressed.
; The default is 1 (compressed).
; CheckpointCompressMode = 0

; List of dynamically loaded objects for Verilog PLI applications
; Veriuser = veriuser.sl

; Specify default options for the restart command. Options can be one
; or more of: -force -nobreakpoint -nolist -nolog -nowave
; DefaultRestartOptions = -force

; HP-UX 10.20 ONLY - Enable memory locking to speed up large designs
; (> 500 megabyte memory footprint). Default is disabled.
; Specify number of megabytes to lock.
; LockedMemory = 1000

; Turn on (1) or off (0) WLF file compression.
; The default is 1 (compress WLF file).
; WLFCompress = 0

; Specify whether to save all design hierarchy (1) in the WLF file
; or only regions containing logged signals (0).
; The default is 0 (save only regions with logged signals).
; WLFSaveAllRegions = 1

; WLF file time limit.  Limit WLF file by time, as closely as possible,
; to the specified amount of simulation time.  When the limit is exceeded
; the earliest times get truncated from the file.
; If both time and size limits are specified the most restrictive is used.
; UserTimeUnits are used if time units are not specified.
; The default is 0 (no limit).  Example: WLFTimeLimit = {100 ms}
; WLFTimeLimit = 0

; WLF file size limit.  Limit WLF file size, as closely as possible,
; to the specified number of megabytes.  If both time and size limits
; are specified then the most restrictive is used.
; The default is 0 (no limit).
; WLFSizeLimit = 1000

; Specify whether or not a WLF file should be deleted when the
; simulation ends.  A value of 1 will cause the WLF file to be deleted.
; The default is 0 (do not delete WLF file when simulation ends).
; WLFDeleteOnQuit = 1

; Specify whether or not a WLF file should be indexed during 
; simulation.  If set to 0, the WLF file will not be indexed.
; The default is 1, indexed the WLF file.
; WLFIndex = 0

; Specify whether or not a WLF file should be optimized during 
; simulation.  If set to 0, the WLF file will not be optimized.
; The default is 1, optimize the WLF file.
; WLFOptimize = 0

; Specify the name of the WLF file.
; The default is vsim.wlf
; WLFFilename = vsim.wlf

; Specify whether to lock the WLF file.
; Locking the file prevents other invocations of ModelSim/Questa tools from
; inadvertently overwriting the WLF file.
; The default is 1, lock the WLF file.
; WLFFileLock = 0

; Specify the WLF reader cache size limit for each open WLF file.  
; The size is giving in megabytes.  A value of 0 turns off the
; WLF cache. 
; WLFSimCacheSize allows a different cache size to be set for 
; simulation WLF file independent of post-simulation WLF file 
; viewing.  If WLFSimCacheSize is not set it defaults to the
; WLFCacheSize setting.
; The default WLFCacheSize setting is enabled to 256M per open WLF file.
; WLFCacheSize = 2000
; WLFSimCacheSize = 500

; Specify the WLF file event collapse mode.
; 0 = Preserve all events and event order. (same as -wlfnocollapse)
; 1 = Only record values of logged objects at the end of a simulator iteration. 
;     (same as -wlfcollapsedelta)
; 2 = Only record values of logged objects at the end of a simulator time step. 
;     (same as -wlfcollapsetime)
; The default is 1.
; WLFCollapseMode = 0

; Specify whether WLF file logging can use threads on multi-processor machines
; if 0, no threads will be used, if 1, threads will be used if the system has
; more than one processor
; WLFUseThreads = 1

; Customize the vsim kernel shutdown behavior at the end of the simulation.
; Some common causes of the end of simulation are $finish (implicit or explicit), 
; sc_stop(), tf_dofinish(), and assertion failures. 
; This should be set to "ask", "exit", or "stop". The default is "ask".
; "ask"   -- In batch mode, the vsim kernel will abruptly exit.  
;            In GUI mode, a dialog box will pop up and ask for user confirmation 
;            whether or not to quit the simulation.
; "stop"  -- Cause the simulation to stay loaded in memory. This can make some 
;            post-simulation tasks easier.
; "exit"  -- The simulation will abruptly exit without asking for any confirmation.
; "final" -- Run SystemVerilog final blocks then behave as "stop".
; Note: This variable can be overridden with the vsim "-onfinish" command line switch.
OnFinish = ask

; Check vsim plusargs.  Default is 0 (off).
; 0 = Don't check plusargs
; 1 = Warning on unrecognized plusarg
; 2 = Error and exit on unrecognized plusarg
; CheckPlusargs = 1

; Environment variable expansion of command line arguments has been depricated 
; in favor shell level expansion.  Universal environment variable expansion 
; inside -f files is support and continued support for MGC Location Maps provide
; alternative methods for handling flexible pathnames.
; The following line may be uncommented and the value set to 1 to re-enable this 
; deprecated behavior.  The default value is 0.
; DeprecatedEnvironmentVariableExpansion = 0

; Turn on/off collapsing of bus ports in VCD dumpports output
DumpportsCollapse = 1

[lmc]

[msg_system]
; Change a message severity or suppress a message.
; The format is: <msg directive> = <msg number>[,<msg number>...]
; Examples:
;   note = 3009
;   warning = 3033
;   error = 3010,3016
;   fatal = 3016,3033
;   suppress = 3009,3016,3043
; The command verror <msg number> can be used to get the complete
; description of a message.

; Control transcripting of elaboration/runtime messages.
; The default is to have messages appear in the transcript and 
; recorded in the wlf file (messages that are recorded in the
; wlf file can be viewed in the MsgViewer).  The other settings
; are to send messages only to the transcript or only to the 
; wlf file.  The valid values are
;    both  {default}
;    tran  {transcript only}
;    wlf   {wlf file only}
; msgmode = both


