<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\1day_msx_maisonnette_2f_2plus_t20\impl\gwsynthesis\Tang20kcartMSX.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\1day_msx_maisonnette_2f_2plus_t20\src\Tang20kcartMSX.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Nov  3 09:00:40 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8505</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4281</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk27m_ibuf/I </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.396</td>
<td>87.750
<td>0.000</td>
<td>5.698</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.396</td>
<td>87.750
<td>5.698</td>
<td>0.000</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>22.792</td>
<td>43.875
<td>0.000</td>
<td>11.396</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.188</td>
<td>29.250
<td>0.000</td>
<td>17.094</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>87.750(MHz)</td>
<td>99.403(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk27m!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.336</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.025</td>
</tr>
<tr>
<td>2</td>
<td>1.336</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.025</td>
</tr>
<tr>
<td>3</td>
<td>1.409</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.952</td>
</tr>
<tr>
<td>4</td>
<td>1.409</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.952</td>
</tr>
<tr>
<td>5</td>
<td>1.423</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_g5_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.938</td>
</tr>
<tr>
<td>6</td>
<td>1.438</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.923</td>
</tr>
<tr>
<td>7</td>
<td>1.438</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.923</td>
</tr>
<tr>
<td>8</td>
<td>1.507</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_g5_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.854</td>
</tr>
<tr>
<td>9</td>
<td>1.552</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.809</td>
</tr>
<tr>
<td>10</td>
<td>1.552</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.809</td>
</tr>
<tr>
<td>11</td>
<td>1.580</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.781</td>
</tr>
<tr>
<td>12</td>
<td>1.580</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.781</td>
</tr>
<tr>
<td>13</td>
<td>1.592</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.769</td>
</tr>
<tr>
<td>14</td>
<td>1.592</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.769</td>
</tr>
<tr>
<td>15</td>
<td>1.592</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.769</td>
</tr>
<tr>
<td>16</td>
<td>1.723</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_state_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.638</td>
</tr>
<tr>
<td>17</td>
<td>1.852</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.509</td>
</tr>
<tr>
<td>18</td>
<td>1.852</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.509</td>
</tr>
<tr>
<td>19</td>
<td>1.852</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.509</td>
</tr>
<tr>
<td>20</td>
<td>1.852</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.509</td>
</tr>
<tr>
<td>21</td>
<td>2.097</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.264</td>
</tr>
<tr>
<td>22</td>
<td>2.319</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.042</td>
</tr>
<tr>
<td>23</td>
<td>2.411</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>8.950</td>
</tr>
<tr>
<td>24</td>
<td>2.443</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_2_s0/Q</td>
<td>u_v9958/u_v9958_core/ff_vram_access_address_14_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>8.918</td>
</tr>
<tr>
<td>25</td>
<td>2.460</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_6_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_15_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>8.901</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.205</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[10]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>2</td>
<td>0.205</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[9]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>3</td>
<td>0.213</td>
<td>u_v9958/u_v9958_core/u_vdp_register/palette_data_g_in_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[8]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>4</td>
<td>0.213</td>
<td>u_v9958/u_v9958_core/u_vdp_register/palette_data_g_in_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[7]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>5</td>
<td>0.213</td>
<td>u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_6_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>6</td>
<td>0.315</td>
<td>u_v9958/u_v9958_core/u_sprite/ff_info_color_0_s0/Q</td>
<td>u_v9958/u_v9958_core/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>7</td>
<td>0.335</td>
<td>u_v9958/u_v9958_core/u_vdp_register/palette_data_g_in_0_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>8</td>
<td>0.335</td>
<td>u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_5_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[4]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>9</td>
<td>0.335</td>
<td>u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_0_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>10</td>
<td>0.337</td>
<td>u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[1]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.586</td>
</tr>
<tr>
<td>11</td>
<td>0.344</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[8]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>12</td>
<td>0.344</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_0_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[7]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>13</td>
<td>0.363</td>
<td>u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>14</td>
<td>0.370</td>
<td>u_debugger/ff_rom_address_10_s0/Q</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s/AD[10]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.488</td>
</tr>
<tr>
<td>15</td>
<td>0.370</td>
<td>u_debugger/ff_rom_address_10_s0/Q</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_3_s/AD[10]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.488</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>u_v9958/u_v9958_core/u_sprite/ff_predraw_local_plane_num_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_sprite/ff_predraw_local_plane_num_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>u_v9958/u_v9958_core/u_sprite/u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0/Q</td>
<td>u_v9958/u_v9958_core/u_sprite/u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/ff_local_dot_counter_x_8_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/ff_local_dot_counter_x_8_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/ff_fifo_write_address_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/ff_fifo_write_address_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_v_cnt_in_field_9_s0/Q</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_v_cnt_in_field_9_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>u_sdram/ff_main_timer_2_s3/Q</td>
<td>u_sdram/ff_main_timer_2_s3/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>u_sdram/ff_main_timer_3_s3/Q</td>
<td>u_sdram/ff_main_timer_3_s3/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>u_sdram/ff_main_timer_4_s3/Q</td>
<td>u_sdram/ff_main_timer_4_s3/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>u_sdram/ff_refresh_timer_3_s1/Q</td>
<td>u_sdram/ff_refresh_timer_3_s1/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>u_sdram/ff_sdr_dq_mask_3_s1/Q</td>
<td>u_sdram/ff_sdr_dq_mask_3_s1/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_5_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_25_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_17_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_debugger/ff_next_state_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_sdr_address_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_h_cnt_9_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic123m/ff_ram_dat_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_vram_access_addr_tmp_8_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>9.545</td>
<td>2.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8/I0</td>
</tr>
<tr>
<td>10.100</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8/F</td>
</tr>
<tr>
<td>10.817</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n317_s2/I0</td>
</tr>
<tr>
<td>11.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n317_s2/F</td>
</tr>
<tr>
<td>11.769</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/I0</td>
</tr>
<tr>
<td>12.318</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.318</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C23[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.353</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.993</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/I2</td>
</tr>
<tr>
<td>13.446</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/F</td>
</tr>
<tr>
<td>14.135</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8/I1</td>
</tr>
<tr>
<td>14.705</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8/F</td>
</tr>
<tr>
<td>14.706</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I0</td>
</tr>
<tr>
<td>15.223</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>15.642</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I2</td>
</tr>
<tr>
<td>16.191</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R21C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>16.953</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C18[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.783, 37.737%; route: 6.010, 59.949%; tC2Q: 0.232, 2.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>9.545</td>
<td>2.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8/I0</td>
</tr>
<tr>
<td>10.100</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8/F</td>
</tr>
<tr>
<td>10.817</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n317_s2/I0</td>
</tr>
<tr>
<td>11.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n317_s2/F</td>
</tr>
<tr>
<td>11.769</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/I0</td>
</tr>
<tr>
<td>12.318</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.318</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C23[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.353</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.993</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/I2</td>
</tr>
<tr>
<td>13.446</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/F</td>
</tr>
<tr>
<td>14.135</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8/I1</td>
</tr>
<tr>
<td>14.705</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8/F</td>
</tr>
<tr>
<td>14.706</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I0</td>
</tr>
<tr>
<td>15.223</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>15.642</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I2</td>
</tr>
<tr>
<td>16.191</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R21C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>16.953</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C18[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.783, 37.737%; route: 6.010, 59.949%; tC2Q: 0.232, 2.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>9.545</td>
<td>2.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8/I0</td>
</tr>
<tr>
<td>10.100</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8/F</td>
</tr>
<tr>
<td>10.817</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n317_s2/I0</td>
</tr>
<tr>
<td>11.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n317_s2/F</td>
</tr>
<tr>
<td>11.769</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/I0</td>
</tr>
<tr>
<td>12.318</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.318</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C23[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.353</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.993</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/I2</td>
</tr>
<tr>
<td>13.446</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/F</td>
</tr>
<tr>
<td>14.135</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8/I1</td>
</tr>
<tr>
<td>14.705</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8/F</td>
</tr>
<tr>
<td>14.706</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I0</td>
</tr>
<tr>
<td>15.223</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>15.642</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I2</td>
</tr>
<tr>
<td>16.191</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R21C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>16.880</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C16[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.783, 38.014%; route: 5.937, 59.655%; tC2Q: 0.232, 2.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>9.545</td>
<td>2.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8/I0</td>
</tr>
<tr>
<td>10.100</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8/F</td>
</tr>
<tr>
<td>10.817</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n317_s2/I0</td>
</tr>
<tr>
<td>11.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n317_s2/F</td>
</tr>
<tr>
<td>11.769</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/I0</td>
</tr>
<tr>
<td>12.318</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.318</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C23[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.353</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.993</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/I2</td>
</tr>
<tr>
<td>13.446</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/F</td>
</tr>
<tr>
<td>14.135</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8/I1</td>
</tr>
<tr>
<td>14.705</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8/F</td>
</tr>
<tr>
<td>14.706</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I0</td>
</tr>
<tr>
<td>15.223</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>15.642</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I2</td>
</tr>
<tr>
<td>16.191</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R21C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>16.880</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C16[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.783, 38.014%; route: 5.937, 59.655%; tC2Q: 0.232, 2.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_g5_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R17C31[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
</tr>
<tr>
<td>7.849</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s3/I0</td>
</tr>
<tr>
<td>8.302</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s3/F</td>
</tr>
<tr>
<td>8.761</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s1/I3</td>
</tr>
<tr>
<td>9.278</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s1/F</td>
</tr>
<tr>
<td>9.705</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s0/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s0/F</td>
</tr>
<tr>
<td>10.430</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n967_s0/I2</td>
</tr>
<tr>
<td>10.801</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n967_s0/F</td>
</tr>
<tr>
<td>11.228</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0/I2</td>
</tr>
<tr>
<td>11.783</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0/F</td>
</tr>
<tr>
<td>11.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s/I0</td>
</tr>
<tr>
<td>11.886</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s/O</td>
</tr>
<tr>
<td>12.547</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n180_s7/I0</td>
</tr>
<tr>
<td>13.102</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n180_s7/F</td>
</tr>
<tr>
<td>14.494</td>
<td>1.392</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C26[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n180_s1/I3</td>
</tr>
<tr>
<td>14.956</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R38C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n180_s1/F</td>
</tr>
<tr>
<td>14.959</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n178_s6/I1</td>
</tr>
<tr>
<td>15.508</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C26[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n178_s6/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n220_s1/I0</td>
</tr>
<tr>
<td>16.231</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n220_s1/F</td>
</tr>
<tr>
<td>16.405</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n221_s0/I0</td>
</tr>
<tr>
<td>16.867</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n221_s0/F</td>
</tr>
<tr>
<td>16.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_g5_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_g5_0_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C27[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_g5_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.125, 51.567%; route: 4.581, 46.098%; tC2Q: 0.232, 2.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R17C31[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
</tr>
<tr>
<td>7.849</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s3/I0</td>
</tr>
<tr>
<td>8.302</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s3/F</td>
</tr>
<tr>
<td>8.761</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s1/I3</td>
</tr>
<tr>
<td>9.278</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s1/F</td>
</tr>
<tr>
<td>9.705</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s0/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s0/F</td>
</tr>
<tr>
<td>10.430</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n967_s0/I2</td>
</tr>
<tr>
<td>10.801</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n967_s0/F</td>
</tr>
<tr>
<td>11.228</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0/I2</td>
</tr>
<tr>
<td>11.783</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0/F</td>
</tr>
<tr>
<td>11.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s/I0</td>
</tr>
<tr>
<td>11.886</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s/O</td>
</tr>
<tr>
<td>12.547</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n180_s7/I0</td>
</tr>
<tr>
<td>13.102</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n180_s7/F</td>
</tr>
<tr>
<td>14.494</td>
<td>1.392</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C26[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n180_s1/I3</td>
</tr>
<tr>
<td>14.956</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R38C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n180_s1/F</td>
</tr>
<tr>
<td>14.959</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n178_s6/I1</td>
</tr>
<tr>
<td>15.508</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C26[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n178_s6/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C27[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n178_s2/I1</td>
</tr>
<tr>
<td>16.053</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R38C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n178_s2/F</td>
</tr>
<tr>
<td>16.481</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n179_s0/I2</td>
</tr>
<tr>
<td>16.852</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n179_s0/F</td>
</tr>
<tr>
<td>16.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_2_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.856, 48.935%; route: 4.835, 48.727%; tC2Q: 0.232, 2.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R17C31[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
</tr>
<tr>
<td>7.849</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s3/I0</td>
</tr>
<tr>
<td>8.302</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s3/F</td>
</tr>
<tr>
<td>8.761</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s1/I3</td>
</tr>
<tr>
<td>9.278</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s1/F</td>
</tr>
<tr>
<td>9.705</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s0/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s0/F</td>
</tr>
<tr>
<td>10.430</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n967_s0/I2</td>
</tr>
<tr>
<td>10.801</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n967_s0/F</td>
</tr>
<tr>
<td>11.228</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0/I2</td>
</tr>
<tr>
<td>11.783</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0/F</td>
</tr>
<tr>
<td>11.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s/I0</td>
</tr>
<tr>
<td>11.886</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s/O</td>
</tr>
<tr>
<td>12.547</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n180_s7/I0</td>
</tr>
<tr>
<td>13.102</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n180_s7/F</td>
</tr>
<tr>
<td>14.494</td>
<td>1.392</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C26[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n180_s1/I3</td>
</tr>
<tr>
<td>14.956</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R38C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n180_s1/F</td>
</tr>
<tr>
<td>14.959</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n178_s6/I1</td>
</tr>
<tr>
<td>15.508</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C26[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n178_s6/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C27[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n178_s2/I1</td>
</tr>
<tr>
<td>16.053</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R38C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n178_s2/F</td>
</tr>
<tr>
<td>16.481</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n178_s0/I2</td>
</tr>
<tr>
<td>16.852</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n178_s0/F</td>
</tr>
<tr>
<td>16.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C26[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_3_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C26[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.856, 48.935%; route: 4.835, 48.727%; tC2Q: 0.232, 2.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_g5_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R17C31[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
</tr>
<tr>
<td>7.849</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s3/I0</td>
</tr>
<tr>
<td>8.302</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s3/F</td>
</tr>
<tr>
<td>8.761</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s1/I3</td>
</tr>
<tr>
<td>9.278</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s1/F</td>
</tr>
<tr>
<td>9.705</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s0/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s0/F</td>
</tr>
<tr>
<td>10.430</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n967_s0/I2</td>
</tr>
<tr>
<td>10.801</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n967_s0/F</td>
</tr>
<tr>
<td>11.228</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0/I2</td>
</tr>
<tr>
<td>11.783</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0/F</td>
</tr>
<tr>
<td>11.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s/I0</td>
</tr>
<tr>
<td>11.886</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s/O</td>
</tr>
<tr>
<td>12.547</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n180_s7/I0</td>
</tr>
<tr>
<td>13.102</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n180_s7/F</td>
</tr>
<tr>
<td>14.494</td>
<td>1.392</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C26[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n180_s1/I3</td>
</tr>
<tr>
<td>14.956</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R38C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n180_s1/F</td>
</tr>
<tr>
<td>14.959</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n178_s6/I1</td>
</tr>
<tr>
<td>15.508</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C26[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n178_s6/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n220_s1/I0</td>
</tr>
<tr>
<td>16.231</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n220_s1/F</td>
</tr>
<tr>
<td>16.234</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n220_s0/I0</td>
</tr>
<tr>
<td>16.783</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n220_s0/F</td>
</tr>
<tr>
<td>16.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C27[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_g5_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_g5_1_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_g5_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.212, 52.891%; route: 4.410, 44.755%; tC2Q: 0.232, 2.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>9.545</td>
<td>2.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8/I0</td>
</tr>
<tr>
<td>10.100</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8/F</td>
</tr>
<tr>
<td>10.817</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n317_s2/I0</td>
</tr>
<tr>
<td>11.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n317_s2/F</td>
</tr>
<tr>
<td>11.769</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/I0</td>
</tr>
<tr>
<td>12.318</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.318</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C23[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.353</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.993</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/I2</td>
</tr>
<tr>
<td>13.446</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/F</td>
</tr>
<tr>
<td>14.135</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8/I1</td>
</tr>
<tr>
<td>14.705</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8/F</td>
</tr>
<tr>
<td>14.706</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I0</td>
</tr>
<tr>
<td>15.223</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>15.642</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I2</td>
</tr>
<tr>
<td>16.191</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R21C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>16.738</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C14[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.783, 38.567%; route: 5.794, 59.068%; tC2Q: 0.232, 2.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>9.545</td>
<td>2.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8/I0</td>
</tr>
<tr>
<td>10.100</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8/F</td>
</tr>
<tr>
<td>10.817</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n317_s2/I0</td>
</tr>
<tr>
<td>11.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n317_s2/F</td>
</tr>
<tr>
<td>11.769</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/I0</td>
</tr>
<tr>
<td>12.318</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.318</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C23[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.353</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.993</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/I2</td>
</tr>
<tr>
<td>13.446</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/F</td>
</tr>
<tr>
<td>14.135</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8/I1</td>
</tr>
<tr>
<td>14.705</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8/F</td>
</tr>
<tr>
<td>14.706</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I0</td>
</tr>
<tr>
<td>15.223</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>15.642</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I2</td>
</tr>
<tr>
<td>16.191</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R21C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>16.738</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C14[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.783, 38.567%; route: 5.794, 59.068%; tC2Q: 0.232, 2.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>9.545</td>
<td>2.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8/I0</td>
</tr>
<tr>
<td>10.100</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8/F</td>
</tr>
<tr>
<td>10.817</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n317_s2/I0</td>
</tr>
<tr>
<td>11.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n317_s2/F</td>
</tr>
<tr>
<td>11.769</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/I0</td>
</tr>
<tr>
<td>12.318</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.318</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C23[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.353</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.993</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/I2</td>
</tr>
<tr>
<td>13.446</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/F</td>
</tr>
<tr>
<td>14.135</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8/I1</td>
</tr>
<tr>
<td>14.705</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8/F</td>
</tr>
<tr>
<td>14.706</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I0</td>
</tr>
<tr>
<td>15.223</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>15.642</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I2</td>
</tr>
<tr>
<td>16.191</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R21C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>16.709</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.783, 38.679%; route: 5.766, 58.949%; tC2Q: 0.232, 2.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>9.545</td>
<td>2.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8/I0</td>
</tr>
<tr>
<td>10.100</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8/F</td>
</tr>
<tr>
<td>10.817</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n317_s2/I0</td>
</tr>
<tr>
<td>11.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n317_s2/F</td>
</tr>
<tr>
<td>11.769</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/I0</td>
</tr>
<tr>
<td>12.318</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.318</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C23[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.353</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.993</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/I2</td>
</tr>
<tr>
<td>13.446</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/F</td>
</tr>
<tr>
<td>14.135</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8/I1</td>
</tr>
<tr>
<td>14.705</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8/F</td>
</tr>
<tr>
<td>14.706</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I0</td>
</tr>
<tr>
<td>15.223</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>15.642</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I2</td>
</tr>
<tr>
<td>16.191</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R21C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>16.709</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.783, 38.679%; route: 5.766, 58.949%; tC2Q: 0.232, 2.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>9.545</td>
<td>2.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8/I0</td>
</tr>
<tr>
<td>10.100</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8/F</td>
</tr>
<tr>
<td>10.817</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n317_s2/I0</td>
</tr>
<tr>
<td>11.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n317_s2/F</td>
</tr>
<tr>
<td>11.769</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/I0</td>
</tr>
<tr>
<td>12.318</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.318</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C23[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.353</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.993</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/I2</td>
</tr>
<tr>
<td>13.446</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/F</td>
</tr>
<tr>
<td>14.135</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8/I1</td>
</tr>
<tr>
<td>14.705</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8/F</td>
</tr>
<tr>
<td>14.706</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I0</td>
</tr>
<tr>
<td>15.223</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>15.792</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12/I3</td>
</tr>
<tr>
<td>16.341</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12/F</td>
</tr>
<tr>
<td>16.697</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C15[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.783, 38.727%; route: 5.754, 58.898%; tC2Q: 0.232, 2.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>9.545</td>
<td>2.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8/I0</td>
</tr>
<tr>
<td>10.100</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8/F</td>
</tr>
<tr>
<td>10.817</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n317_s2/I0</td>
</tr>
<tr>
<td>11.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n317_s2/F</td>
</tr>
<tr>
<td>11.769</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/I0</td>
</tr>
<tr>
<td>12.318</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.318</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C23[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.353</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.993</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/I2</td>
</tr>
<tr>
<td>13.446</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/F</td>
</tr>
<tr>
<td>14.135</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8/I1</td>
</tr>
<tr>
<td>14.705</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8/F</td>
</tr>
<tr>
<td>14.706</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I0</td>
</tr>
<tr>
<td>15.223</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>15.642</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I2</td>
</tr>
<tr>
<td>16.191</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R21C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>16.697</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.783, 38.728%; route: 5.753, 58.897%; tC2Q: 0.232, 2.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>9.545</td>
<td>2.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8/I0</td>
</tr>
<tr>
<td>10.100</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8/F</td>
</tr>
<tr>
<td>10.817</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n317_s2/I0</td>
</tr>
<tr>
<td>11.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n317_s2/F</td>
</tr>
<tr>
<td>11.769</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/I0</td>
</tr>
<tr>
<td>12.318</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.318</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C23[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.353</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.993</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/I2</td>
</tr>
<tr>
<td>13.446</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/F</td>
</tr>
<tr>
<td>14.135</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8/I1</td>
</tr>
<tr>
<td>14.705</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8/F</td>
</tr>
<tr>
<td>14.706</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I0</td>
</tr>
<tr>
<td>15.223</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>15.642</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I2</td>
</tr>
<tr>
<td>16.191</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R21C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>16.697</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C16[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.783, 38.728%; route: 5.753, 58.897%; tC2Q: 0.232, 2.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>9.545</td>
<td>2.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8/I0</td>
</tr>
<tr>
<td>10.100</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8/F</td>
</tr>
<tr>
<td>10.817</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n317_s2/I0</td>
</tr>
<tr>
<td>11.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n317_s2/F</td>
</tr>
<tr>
<td>11.769</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/I0</td>
</tr>
<tr>
<td>12.318</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.318</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C23[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.353</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.993</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/I2</td>
</tr>
<tr>
<td>13.446</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/F</td>
</tr>
<tr>
<td>14.240</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1790_s14/I1</td>
</tr>
<tr>
<td>14.810</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1790_s14/F</td>
</tr>
<tr>
<td>14.982</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1790_s12/I2</td>
</tr>
<tr>
<td>15.552</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1790_s12/F</td>
</tr>
<tr>
<td>15.554</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1790_s10/I3</td>
</tr>
<tr>
<td>16.103</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1790_s10/F</td>
</tr>
<tr>
<td>16.104</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1790_s7/I2</td>
</tr>
<tr>
<td>16.566</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1790_s7/F</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_state_0_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.298, 44.598%; route: 5.107, 52.995%; tC2Q: 0.232, 2.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>71</td>
<td>R30C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0/Q</td>
</tr>
<tr>
<td>9.997</td>
<td>2.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s1/I3</td>
</tr>
<tr>
<td>10.546</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C16[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s1/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C17[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s0/I3</td>
</tr>
<tr>
<td>11.235</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R35C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s0/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C21[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_2_s/I1</td>
</tr>
<tr>
<td>12.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C21[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_2_s/COUT</td>
</tr>
<tr>
<td>12.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C21[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_3_s/CIN</td>
</tr>
<tr>
<td>12.759</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_3_s/SUM</td>
</tr>
<tr>
<td>13.006</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C21[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/n701_s/I0</td>
</tr>
<tr>
<td>13.555</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/n701_s/COUT</td>
</tr>
<tr>
<td>13.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C21[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/n700_s/CIN</td>
</tr>
<tr>
<td>14.025</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R38C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/n700_s/SUM</td>
</tr>
<tr>
<td>14.033</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C21[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s3/I3</td>
</tr>
<tr>
<td>14.550</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s3/F</td>
</tr>
<tr>
<td>14.956</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_1_s3/I2</td>
</tr>
<tr>
<td>15.473</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R38C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_1_s3/F</td>
</tr>
<tr>
<td>15.888</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_1_s2/I0</td>
</tr>
<tr>
<td>16.437</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_1_s2/F</td>
</tr>
<tr>
<td>16.437</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_1_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C20[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.509, 47.419%; route: 4.768, 50.142%; tC2Q: 0.232, 2.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>71</td>
<td>R30C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0/Q</td>
</tr>
<tr>
<td>9.997</td>
<td>2.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s1/I3</td>
</tr>
<tr>
<td>10.546</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C16[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s1/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C17[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s0/I3</td>
</tr>
<tr>
<td>11.235</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R35C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s0/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C21[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_2_s/I1</td>
</tr>
<tr>
<td>12.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C21[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_2_s/COUT</td>
</tr>
<tr>
<td>12.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C21[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_3_s/CIN</td>
</tr>
<tr>
<td>12.759</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_3_s/SUM</td>
</tr>
<tr>
<td>13.006</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C21[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/n701_s/I0</td>
</tr>
<tr>
<td>13.555</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/n701_s/COUT</td>
</tr>
<tr>
<td>13.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C21[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/n700_s/CIN</td>
</tr>
<tr>
<td>14.025</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R38C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/n700_s/SUM</td>
</tr>
<tr>
<td>14.033</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C21[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s3/I3</td>
</tr>
<tr>
<td>14.550</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s3/F</td>
</tr>
<tr>
<td>14.956</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_1_s3/I2</td>
</tr>
<tr>
<td>15.473</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R38C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_1_s3/F</td>
</tr>
<tr>
<td>15.888</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_2_s2/I0</td>
</tr>
<tr>
<td>16.437</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_2_s2/F</td>
</tr>
<tr>
<td>16.437</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_2_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C20[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.509, 47.419%; route: 4.768, 50.142%; tC2Q: 0.232, 2.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R17C31[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
</tr>
<tr>
<td>7.849</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s3/I0</td>
</tr>
<tr>
<td>8.302</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s3/F</td>
</tr>
<tr>
<td>8.761</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s1/I3</td>
</tr>
<tr>
<td>9.278</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s1/F</td>
</tr>
<tr>
<td>9.705</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s0/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s0/F</td>
</tr>
<tr>
<td>10.430</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n967_s0/I2</td>
</tr>
<tr>
<td>10.801</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n967_s0/F</td>
</tr>
<tr>
<td>11.228</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0/I2</td>
</tr>
<tr>
<td>11.783</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0/F</td>
</tr>
<tr>
<td>11.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s/I0</td>
</tr>
<tr>
<td>11.886</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s/O</td>
</tr>
<tr>
<td>12.547</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n180_s7/I0</td>
</tr>
<tr>
<td>13.102</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n180_s7/F</td>
</tr>
<tr>
<td>14.494</td>
<td>1.392</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C26[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n180_s1/I3</td>
</tr>
<tr>
<td>14.956</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R38C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n180_s1/F</td>
</tr>
<tr>
<td>14.959</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n178_s6/I1</td>
</tr>
<tr>
<td>15.508</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C26[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n178_s6/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C27[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n178_s2/I1</td>
</tr>
<tr>
<td>16.053</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R38C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n178_s2/F</td>
</tr>
<tr>
<td>16.066</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n181_s0/I2</td>
</tr>
<tr>
<td>16.437</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n181_s0/F</td>
</tr>
<tr>
<td>16.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C27[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_0_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.856, 51.068%; route: 4.421, 46.492%; tC2Q: 0.232, 2.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R17C31[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
</tr>
<tr>
<td>7.849</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s3/I0</td>
</tr>
<tr>
<td>8.302</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s3/F</td>
</tr>
<tr>
<td>8.761</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s1/I3</td>
</tr>
<tr>
<td>9.278</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s1/F</td>
</tr>
<tr>
<td>9.705</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s0/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s0/F</td>
</tr>
<tr>
<td>10.430</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n967_s0/I2</td>
</tr>
<tr>
<td>10.801</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n967_s0/F</td>
</tr>
<tr>
<td>11.228</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0/I2</td>
</tr>
<tr>
<td>11.783</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0/F</td>
</tr>
<tr>
<td>11.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s/I0</td>
</tr>
<tr>
<td>11.886</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s/O</td>
</tr>
<tr>
<td>12.547</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n180_s7/I0</td>
</tr>
<tr>
<td>13.102</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n180_s7/F</td>
</tr>
<tr>
<td>14.494</td>
<td>1.392</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C26[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n180_s1/I3</td>
</tr>
<tr>
<td>14.956</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R38C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n180_s1/F</td>
</tr>
<tr>
<td>14.959</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n178_s6/I1</td>
</tr>
<tr>
<td>15.508</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C26[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n178_s6/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C27[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n178_s2/I1</td>
</tr>
<tr>
<td>16.053</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R38C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n178_s2/F</td>
</tr>
<tr>
<td>16.066</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/n180_s0/I2</td>
</tr>
<tr>
<td>16.437</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_colordec/n180_s0/F</td>
</tr>
<tr>
<td>16.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C27[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_1_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.856, 51.068%; route: 4.421, 46.492%; tC2Q: 0.232, 2.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>71</td>
<td>R30C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0/Q</td>
</tr>
<tr>
<td>9.997</td>
<td>2.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s1/I3</td>
</tr>
<tr>
<td>10.546</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C16[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s1/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C17[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s0/I3</td>
</tr>
<tr>
<td>11.235</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R35C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s0/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C21[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_2_s/I1</td>
</tr>
<tr>
<td>12.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C21[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_2_s/COUT</td>
</tr>
<tr>
<td>12.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C21[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_3_s/CIN</td>
</tr>
<tr>
<td>12.759</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_3_s/SUM</td>
</tr>
<tr>
<td>13.006</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C21[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/n701_s/I0</td>
</tr>
<tr>
<td>13.555</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/n701_s/COUT</td>
</tr>
<tr>
<td>13.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C21[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/n700_s/CIN</td>
</tr>
<tr>
<td>14.025</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R38C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/n700_s/SUM</td>
</tr>
<tr>
<td>14.033</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C21[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s3/I3</td>
</tr>
<tr>
<td>14.550</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s3/F</td>
</tr>
<tr>
<td>14.956</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_1_s3/I2</td>
</tr>
<tr>
<td>15.473</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R38C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_1_s3/F</td>
</tr>
<tr>
<td>15.730</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_3_s2/I0</td>
</tr>
<tr>
<td>16.192</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_3_s2/F</td>
</tr>
<tr>
<td>16.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_3_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.422, 47.732%; route: 4.610, 49.764%; tC2Q: 0.232, 2.504%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>71</td>
<td>R30C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0/Q</td>
</tr>
<tr>
<td>9.997</td>
<td>2.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s1/I3</td>
</tr>
<tr>
<td>10.546</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C16[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s1/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C17[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s0/I3</td>
</tr>
<tr>
<td>11.235</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R35C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s0/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C21[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_2_s/I1</td>
</tr>
<tr>
<td>12.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C21[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_2_s/COUT</td>
</tr>
<tr>
<td>12.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C21[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_3_s/CIN</td>
</tr>
<tr>
<td>12.759</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_3_s/SUM</td>
</tr>
<tr>
<td>13.006</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C21[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/n701_s/I0</td>
</tr>
<tr>
<td>13.555</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/n701_s/COUT</td>
</tr>
<tr>
<td>13.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C21[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/n700_s/CIN</td>
</tr>
<tr>
<td>14.025</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R38C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/n700_s/SUM</td>
</tr>
<tr>
<td>14.033</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C21[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s3/I3</td>
</tr>
<tr>
<td>14.550</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s3/F</td>
</tr>
<tr>
<td>14.956</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_1_s3/I2</td>
</tr>
<tr>
<td>15.505</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R38C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_1_s3/F</td>
</tr>
<tr>
<td>15.508</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s2/I0</td>
</tr>
<tr>
<td>15.970</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s2/F</td>
</tr>
<tr>
<td>15.970</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C22[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_4_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.454, 49.261%; route: 4.356, 48.173%; tC2Q: 0.232, 2.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>71</td>
<td>R30C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0/Q</td>
</tr>
<tr>
<td>9.997</td>
<td>2.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s1/I3</td>
</tr>
<tr>
<td>10.546</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C16[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s1/F</td>
</tr>
<tr>
<td>10.718</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C17[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s0/I3</td>
</tr>
<tr>
<td>11.235</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R35C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s0/F</td>
</tr>
<tr>
<td>11.918</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C21[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_2_s/I1</td>
</tr>
<tr>
<td>12.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C21[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_2_s/COUT</td>
</tr>
<tr>
<td>12.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C21[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_3_s/CIN</td>
</tr>
<tr>
<td>12.759</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_3_s/SUM</td>
</tr>
<tr>
<td>13.006</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C21[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/n701_s/I0</td>
</tr>
<tr>
<td>13.555</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/n701_s/COUT</td>
</tr>
<tr>
<td>13.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C21[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/n700_s/CIN</td>
</tr>
<tr>
<td>14.025</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R38C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/n700_s/SUM</td>
</tr>
<tr>
<td>14.033</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C21[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s3/I3</td>
</tr>
<tr>
<td>14.582</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R38C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s3/F</td>
</tr>
<tr>
<td>14.758</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C22[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_5_s3/I1</td>
</tr>
<tr>
<td>15.328</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C22[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_5_s3/F</td>
</tr>
<tr>
<td>15.329</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C22[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_5_s2/I3</td>
</tr>
<tr>
<td>15.878</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_5_s2/F</td>
</tr>
<tr>
<td>15.878</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C22[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C22[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_5_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C22[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.594, 51.331%; route: 4.124, 46.077%; tC2Q: 0.232, 2.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/ff_vram_access_address_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R30C30[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_2_s0/Q</td>
</tr>
<tr>
<td>9.770</td>
<td>2.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/ff_local_dot_counter_x_8_s3/I2</td>
</tr>
<tr>
<td>10.287</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C21[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/ff_local_dot_counter_x_8_s3/F</td>
</tr>
<tr>
<td>11.084</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td>u_v9958/u_v9958_core/n524_s6/I3</td>
</tr>
<tr>
<td>11.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/n524_s6/F</td>
</tr>
<tr>
<td>12.117</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[1][B]</td>
<td>u_v9958/u_v9958_core/n524_s3/I0</td>
</tr>
<tr>
<td>12.570</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C36[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/n524_s3/F</td>
</tr>
<tr>
<td>13.084</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[2][A]</td>
<td>u_v9958/u_v9958_core/n1007_s7/I2</td>
</tr>
<tr>
<td>13.601</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R23C34[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/n1007_s7/F</td>
</tr>
<tr>
<td>14.151</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td>u_v9958/u_v9958_core/ff_vram_access_address_16_s3/I2</td>
</tr>
<tr>
<td>14.721</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/ff_vram_access_address_16_s3/F</td>
</tr>
<tr>
<td>14.722</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][B]</td>
<td>u_v9958/u_v9958_core/ff_vram_access_address_16_s2/I2</td>
</tr>
<tr>
<td>15.271</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C34[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/ff_vram_access_address_16_s2/F</td>
</tr>
<tr>
<td>15.846</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/ff_vram_access_address_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>u_v9958/u_v9958_core/ff_vram_access_address_14_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>u_v9958/u_v9958_core/ff_vram_access_address_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.977, 33.383%; route: 5.709, 64.016%; tC2Q: 0.232, 2.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_6_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R21C21[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_6_s0/Q</td>
</tr>
<tr>
<td>8.735</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/n315_s2671/I2</td>
</tr>
<tr>
<td>9.106</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_wait_control/n315_s2671/F</td>
</tr>
<tr>
<td>10.277</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/n315_s2642/I0</td>
</tr>
<tr>
<td>10.730</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_wait_control/n315_s2642/F</td>
</tr>
<tr>
<td>11.419</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/n315_s2639/I2</td>
</tr>
<tr>
<td>11.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_wait_control/n315_s2639/F</td>
</tr>
<tr>
<td>12.435</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C17[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/n359_s/I1</td>
</tr>
<tr>
<td>12.806</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C17[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_wait_control/n359_s/COUT</td>
</tr>
<tr>
<td>12.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C17[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/n358_s/CIN</td>
</tr>
<tr>
<td>12.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C17[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_wait_control/n358_s/COUT</td>
</tr>
<tr>
<td>12.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C17[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/n357_s/CIN</td>
</tr>
<tr>
<td>12.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C17[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_wait_control/n357_s/COUT</td>
</tr>
<tr>
<td>12.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C17[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/n356_s/CIN</td>
</tr>
<tr>
<td>12.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C17[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_wait_control/n356_s/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C17[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/n355_s/CIN</td>
</tr>
<tr>
<td>12.947</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C17[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_wait_control/n355_s/COUT</td>
</tr>
<tr>
<td>12.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C17[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/n354_s/CIN</td>
</tr>
<tr>
<td>12.982</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C17[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_wait_control/n354_s/COUT</td>
</tr>
<tr>
<td>12.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C18[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/n353_s/CIN</td>
</tr>
<tr>
<td>13.017</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C18[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_wait_control/n353_s/COUT</td>
</tr>
<tr>
<td>14.321</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/n384_s2/I3</td>
</tr>
<tr>
<td>14.774</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_wait_control/n384_s2/F</td>
</tr>
<tr>
<td>14.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/n384_s0/I1</td>
</tr>
<tr>
<td>14.877</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_wait_control/n384_s0/O</td>
</tr>
<tr>
<td>15.280</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/n433_s1/I2</td>
</tr>
<tr>
<td>15.829</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_wait_control/n433_s1/F</td>
</tr>
<tr>
<td>15.829</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C24[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.964, 33.304%; route: 5.704, 64.090%; tC2Q: 0.232, 2.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_3_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_3_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_2_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_2_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/palette_data_g_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/palette_data_g_in_2_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/palette_data_g_in_2_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/palette_data_g_in_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/palette_data_g_in_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/palette_data_g_in_1_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_6_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_6_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_sprite/ff_info_color_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[0][A]</td>
<td>u_v9958/u_v9958_core/u_sprite/ff_info_color_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C32[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_sprite/ff_info_color_0_s0/Q</td>
</tr>
<tr>
<td>6.493</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C32</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C32</td>
<td>u_v9958/u_v9958_core/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s/CLK</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C32</td>
<td>u_v9958/u_v9958_core/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/palette_data_g_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/palette_data_g_in_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/palette_data_g_in_0_s0/Q</td>
</tr>
<tr>
<td>6.753</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_5_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_5_s0/Q</td>
</tr>
<tr>
<td>6.753</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_0_s0/Q</td>
</tr>
<tr>
<td>6.753</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_1_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_1_s0/Q</td>
</tr>
<tr>
<td>6.754</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.673%; tC2Q: 0.201, 34.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_1_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_0_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_2_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_2_s0/Q</td>
</tr>
<tr>
<td>6.780</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debugger/ff_rom_address_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C43[2][B]</td>
<td>u_debugger/ff_rom_address_10_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R38C43[2][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_rom_address_10_s0/Q</td>
</tr>
<tr>
<td>6.656</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">u_debugger/u_rom/ff_ram_ff_ram_0_5_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.286, 58.567%; tC2Q: 0.202, 41.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debugger/ff_rom_address_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C43[2][B]</td>
<td>u_debugger/ff_rom_address_10_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R38C43[2][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_rom_address_10_s0/Q</td>
</tr>
<tr>
<td>6.656</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">u_debugger/u_rom/ff_ram_ff_ram_0_3_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_3_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.286, 58.567%; tC2Q: 0.202, 41.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_sprite/ff_predraw_local_plane_num_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_sprite/ff_predraw_local_plane_num_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C37[0][A]</td>
<td>u_v9958/u_v9958_core/u_sprite/ff_predraw_local_plane_num_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R35C37[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_sprite/ff_predraw_local_plane_num_1_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C37[0][A]</td>
<td>u_v9958/u_v9958_core/u_sprite/n1895_s0/I0</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C37[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_sprite/n1895_s0/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_sprite/ff_predraw_local_plane_num_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C37[0][A]</td>
<td>u_v9958/u_v9958_core/u_sprite/ff_predraw_local_plane_num_1_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C37[0][A]</td>
<td>u_v9958/u_v9958_core/u_sprite/ff_predraw_local_plane_num_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_sprite/u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_sprite/u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>u_v9958/u_v9958_core/u_sprite/u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_sprite/u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>u_v9958/u_v9958_core/u_sprite/n1918_s3/I1</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_sprite/n1918_s3/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_sprite/u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>u_v9958/u_v9958_core/u_sprite/u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>u_v9958/u_v9958_core/u_sprite/u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/ff_local_dot_counter_x_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/ff_local_dot_counter_x_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/ff_local_dot_counter_x_8_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C20[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_graphic4567/ff_local_dot_counter_x_8_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/n989_s10/I2</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/n989_s10/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_graphic4567/ff_local_dot_counter_x_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/ff_local_dot_counter_x_8_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C20[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/ff_local_dot_counter_x_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/ff_fifo_write_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/ff_fifo_write_address_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/ff_fifo_write_address_3_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R34C18[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_graphic4567/ff_fifo_write_address_3_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/n369_s3/I3</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C18[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/n369_s3/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_graphic4567/ff_fifo_write_address_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/ff_fifo_write_address_3_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C18[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/ff_fifo_write_address_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_v_cnt_in_field_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_v_cnt_in_field_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][A]</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_v_cnt_in_field_9_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R40C31[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_ssg/ff_v_cnt_in_field_9_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][A]</td>
<td>u_v9958/u_v9958_core/u_ssg/n117_s2/I3</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C31[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_ssg/n117_s2/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C31[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_ssg/ff_v_cnt_in_field_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][A]</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_v_cnt_in_field_9_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C31[1][A]</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_v_cnt_in_field_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_timer_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_main_timer_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td>u_sdram/ff_main_timer_2_s3/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C42[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_timer_2_s3/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td>u_sdram/n214_s1/I3</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/n214_s1/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_timer_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td>u_sdram/ff_main_timer_2_s3/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C42[0][A]</td>
<td>u_sdram/ff_main_timer_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_timer_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_main_timer_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td>u_sdram/ff_main_timer_3_s3/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_timer_3_s3/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td>u_sdram/n213_s1/I2</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/n213_s1/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_timer_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td>u_sdram/ff_main_timer_3_s3/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C42[1][A]</td>
<td>u_sdram/ff_main_timer_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_timer_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_main_timer_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td>u_sdram/ff_main_timer_4_s3/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C41[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_timer_4_s3/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td>u_sdram/n212_s1/I1</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/n212_s1/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_timer_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td>u_sdram/ff_main_timer_4_s3/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C41[1][A]</td>
<td>u_sdram/ff_main_timer_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_refresh_timer_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_refresh_timer_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[0][A]</td>
<td>u_sdram/ff_refresh_timer_3_s1/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C43[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_refresh_timer_3_s1/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[0][A]</td>
<td>u_sdram/n15_s2/I3</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C43[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/n15_s2/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_refresh_timer_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[0][A]</td>
<td>u_sdram/ff_refresh_timer_3_s1/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C43[0][A]</td>
<td>u_sdram/ff_refresh_timer_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_dq_mask_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_dq_mask_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>u_sdram/ff_sdr_dq_mask_3_s1/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C42[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_dq_mask_3_s1/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>u_sdram/n353_s5/I0</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/n353_s5/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_dq_mask_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1449</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>u_sdram/ff_sdr_dq_mask_3_s1/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>u_sdram/ff_sdr_dq_mask_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_25_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_17_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_debugger/ff_next_state_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_debugger/ff_next_state_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_debugger/ff_next_state_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_sdr_address_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_address_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_address_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_h_cnt_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_h_cnt_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_h_cnt_9_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic123m/ff_ram_dat_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic123m/ff_ram_dat_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic123m/ff_ram_dat_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_vram_access_addr_tmp_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_vram_access_addr_tmp_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_vram_access_addr_tmp_8_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1449</td>
<td>O_sdram_clk_d</td>
<td>1.336</td>
<td>2.442</td>
</tr>
<tr>
<td>1005</td>
<td>n207_5</td>
<td>8.511</td>
<td>1.849</td>
</tr>
<tr>
<td>220</td>
<td>ff_enable</td>
<td>4.275</td>
<td>2.074</td>
</tr>
<tr>
<td>90</td>
<td>ff_state[3]</td>
<td>5.506</td>
<td>1.719</td>
</tr>
<tr>
<td>75</td>
<td>ff_state[2]</td>
<td>4.883</td>
<td>2.308</td>
</tr>
<tr>
<td>71</td>
<td>w_eight_dot_state[1]</td>
<td>1.852</td>
<td>2.935</td>
</tr>
<tr>
<td>69</td>
<td>w_dot_state[1]</td>
<td>5.197</td>
<td>2.219</td>
</tr>
<tr>
<td>66</td>
<td>w_v_count[1]</td>
<td>6.417</td>
<td>1.106</td>
</tr>
<tr>
<td>62</td>
<td>w_eight_dot_state[0]</td>
<td>2.820</td>
<td>2.687</td>
</tr>
<tr>
<td>57</td>
<td>w_pre_dot_counter_yp[0]</td>
<td>5.569</td>
<td>1.330</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R31C30</td>
<td>88.89%</td>
</tr>
<tr>
<td>R21C33</td>
<td>87.50%</td>
</tr>
<tr>
<td>R22C33</td>
<td>87.50%</td>
</tr>
<tr>
<td>R38C29</td>
<td>86.11%</td>
</tr>
<tr>
<td>R34C26</td>
<td>84.72%</td>
</tr>
<tr>
<td>R38C28</td>
<td>84.72%</td>
</tr>
<tr>
<td>R39C24</td>
<td>84.72%</td>
</tr>
<tr>
<td>R21C32</td>
<td>83.33%</td>
</tr>
<tr>
<td>R36C16</td>
<td>83.33%</td>
</tr>
<tr>
<td>R21C26</td>
<td>83.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
