Three stages of Verilog Design


Level 1 - Gate Level Design
Level 2 - Data Flow Design
Level 3 - Behavioural Design