#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001950f89ac20 .scope module, "cpu_test" "cpu_test" 2 6;
 .timescale 0 0;
v000001950f8e9e60_0 .var "clk", 0 0;
v000001950f8eaae0_0 .net "data_memory_a", 31 0, L_000001950f897d30;  1 drivers
v000001950f8e9b40_0 .net "data_memory_rd", 31 0, L_000001950f898b30;  1 drivers
v000001950f8e95a0_0 .net "data_memory_wd", 31 0, L_000001950f898890;  1 drivers
v000001950f8ea220_0 .net "data_memory_we", 0 0, v000001950f895090_0;  1 drivers
v000001950f8e9d20_0 .var "i_counter", 31 0;
v000001950f8eab80_0 .net "instruction_memory_a", 31 0, L_000001950f897e10;  1 drivers
v000001950f8eb300_0 .net "instruction_memory_rd", 31 0, L_000001950f8987b0;  1 drivers
v000001950f8e9aa0_0 .var "mem_counter", 31 0;
v000001950f8e9be0_0 .net "pc", 31 0, v000001950f8e9780_0;  1 drivers
v000001950f8ea4a0_0 .net "pc_new", 31 0, L_000001950f8ed090;  1 drivers
v000001950f8eac20_0 .var "reg_counter", 31 0;
v000001950f8e9a00_0 .net "register_a1", 4 0, L_000001950f8e9960;  1 drivers
v000001950f8eb3a0_0 .net "register_a2", 4 0, L_000001950f8ead60;  1 drivers
v000001950f8eaea0_0 .net "register_a3", 4 0, L_000001950f8ea900;  1 drivers
v000001950f8ea7c0_0 .net "register_rd1", 31 0, L_000001950f898510;  1 drivers
v000001950f8e9640_0 .net "register_rd2", 31 0, L_000001950f897cc0;  1 drivers
v000001950f8e9fa0_0 .net "register_wd3", 31 0, L_000001950f8ebfb0;  1 drivers
v000001950f8ea680_0 .net "register_we3", 0 0, v000001950f8959f0_0;  1 drivers
S_000001950f8352f0 .scope module, "cpu" "mips_cpu" 2 35, 3 5 0, S_000001950f89ac20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INOUT 32 "pc";
    .port_info 2 /OUTPUT 32 "pc_new";
    .port_info 3 /OUTPUT 32 "instruction_memory_a";
    .port_info 4 /INOUT 32 "instruction_memory_rd";
    .port_info 5 /OUTPUT 32 "data_memory_a";
    .port_info 6 /INOUT 32 "data_memory_rd";
    .port_info 7 /OUTPUT 1 "data_memory_we";
    .port_info 8 /OUTPUT 32 "data_memory_wd";
    .port_info 9 /OUTPUT 5 "register_a1";
    .port_info 10 /OUTPUT 5 "register_a2";
    .port_info 11 /OUTPUT 5 "register_a3";
    .port_info 12 /OUTPUT 1 "register_we3";
    .port_info 13 /OUTPUT 32 "register_wd3";
    .port_info 14 /INOUT 32 "register_rd1";
    .port_info 15 /INOUT 32 "register_rd2";
L_000001950f897da0 .functor AND 1, v000001950f895810_0, L_000001950f8eb440, C4<1>, C4<1>;
L_000001950f898900 .functor AND 1, v000001950f895810_0, v000001950f894cd0_0, C4<1>, C4<1>;
L_000001950f898660 .functor NOT 1, L_000001950f897da0, C4<0>, C4<0>, C4<0>;
L_000001950f898820 .functor AND 1, L_000001950f898900, L_000001950f898660, C4<1>, C4<1>;
L_000001950f898430 .functor AND 1, v000001950f895810_0, L_000001950f897da0, C4<1>, C4<1>;
L_000001950f898190 .functor NOT 1, v000001950f894cd0_0, C4<0>, C4<0>, C4<0>;
L_000001950f897e80 .functor AND 1, L_000001950f898430, L_000001950f898190, C4<1>, C4<1>;
L_000001950f898270 .functor OR 1, L_000001950f898820, L_000001950f897e80, C4<0>, C4<0>;
L_000001950f898890 .functor BUFZ 32, L_000001950f897cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001950f897d30 .functor BUFZ 32, v000001950f896350_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001950f897e10 .functor BUFZ 32, v000001950f8e9780_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001950f8e46f0_0 .net *"_ivl_17", 0 0, L_000001950f8eb440;  1 drivers
v000001950f8e4790_0 .net *"_ivl_20", 0 0, L_000001950f898900;  1 drivers
v000001950f8e4b50_0 .net *"_ivl_22", 0 0, L_000001950f898660;  1 drivers
v000001950f8e3930_0 .net *"_ivl_24", 0 0, L_000001950f898820;  1 drivers
v000001950f8e39d0_0 .net *"_ivl_26", 0 0, L_000001950f898430;  1 drivers
v000001950f8e3b10_0 .net *"_ivl_28", 0 0, L_000001950f898190;  1 drivers
v000001950f8e3ed0_0 .net *"_ivl_30", 0 0, L_000001950f897e80;  1 drivers
v000001950f8e48d0_0 .net *"_ivl_41", 3 0, L_000001950f8eacc0;  1 drivers
v000001950f8e4f10_0 .net *"_ivl_45", 25 0, L_000001950f8ea860;  1 drivers
L_000001950f903190 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001950f8e4830_0 .net/2u *"_ivl_49", 1 0, L_000001950f903190;  1 drivers
v000001950f8e5370_0 .net "aluControl", 2 0, v000001950f894d70_0;  1 drivers
v000001950f8e3e30_0 .net "aluResult", 31 0, v000001950f896350_0;  1 drivers
v000001950f8e4dd0_0 .net "aluSrc", 0 0, v000001950f895590_0;  1 drivers
v000001950f8e45b0_0 .net "branch", 0 0, v000001950f895810_0;  1 drivers
v000001950f8e4970_0 .net "branchNotEqual", 0 0, L_000001950f897da0;  1 drivers
v000001950f8e3c50_0 .net "clk", 0 0, v000001950f8e9e60_0;  1 drivers
v000001950f8e4fb0_0 .net "data_memory_a", 31 0, L_000001950f897d30;  alias, 1 drivers
v000001950f8e3bb0_0 .net "data_memory_rd", 31 0, L_000001950f898b30;  alias, 1 drivers
v000001950f8e3f70_0 .net "data_memory_wd", 31 0, L_000001950f898890;  alias, 1 drivers
v000001950f8e5190_0 .net "data_memory_we", 0 0, v000001950f895090_0;  alias, 1 drivers
v000001950f8e4e70_0 .net "instruction_memory_a", 31 0, L_000001950f897e10;  alias, 1 drivers
v000001950f8e4150_0 .net "instruction_memory_rd", 31 0, L_000001950f8987b0;  alias, 1 drivers
v000001950f8e40b0_0 .net "jType", 0 0, v000001950f8956d0_0;  1 drivers
v000001950f8e5050_0 .net "jal", 0 0, v000001950f894e10_0;  1 drivers
v000001950f8e41f0_0 .net "jr", 0 0, v000001950f896170_0;  1 drivers
v000001950f8e4330_0 .net "memToReg", 0 0, v000001950f895770_0;  1 drivers
v000001950f8e4290_0 .net "pc", 31 0, v000001950f8e9780_0;  alias, 1 drivers
v000001950f8e50f0_0 .net "pcBranch", 31 0, L_000001950f8ebc90;  1 drivers
v000001950f8e4470_0 .net "pcPlus4", 31 0, L_000001950f8ebbf0;  1 drivers
v000001950f8e4510_0 .net "pcSrc", 0 0, L_000001950f898270;  1 drivers
v000001950f8e8030_0 .net "pc_new", 31 0, L_000001950f8ed090;  alias, 1 drivers
v000001950f8e8b70_0 .net "regDst", 0 0, v000001950f895950_0;  1 drivers
v000001950f8e76d0_0 .net "register_a1", 4 0, L_000001950f8e9960;  alias, 1 drivers
v000001950f8e9390_0 .net "register_a2", 4 0, L_000001950f8ead60;  alias, 1 drivers
v000001950f8e9250_0 .net "register_a3", 4 0, L_000001950f8ea900;  alias, 1 drivers
v000001950f8e7ef0_0 .net "register_rd1", 31 0, L_000001950f898510;  alias, 1 drivers
v000001950f8e88f0_0 .net "register_rd2", 31 0, L_000001950f897cc0;  alias, 1 drivers
v000001950f8e9430_0 .net "register_wd3", 31 0, L_000001950f8ebfb0;  alias, 1 drivers
v000001950f8e7a90_0 .net "register_we3", 0 0, v000001950f8959f0_0;  alias, 1 drivers
v000001950f8e8df0_0 .net "signImm", 31 0, L_000001950f8ea400;  1 drivers
v000001950f8e8170_0 .net "srcB", 31 0, L_000001950f8ea360;  1 drivers
v000001950f8e8cb0_0 .net "tmpA3", 4 0, L_000001950f8ea5e0;  1 drivers
v000001950f8e7590_0 .net "tmpConst", 31 0, L_000001950f8eae00;  1 drivers
v000001950f8e9070_0 .net "tmpPc", 31 0, L_000001950f8ebe70;  1 drivers
v000001950f8e8fd0_0 .net "tmpPc1", 31 0, L_000001950f8ed130;  1 drivers
v000001950f8e8a30_0 .net "tmpPcAddr", 31 0, L_000001950f8ea9a0;  1 drivers
v000001950f8e7b30_0 .net "tmpWd3", 31 0, L_000001950f8eaa40;  1 drivers
v000001950f8e7d10_0 .net "zero", 0 0, v000001950f894cd0_0;  1 drivers
L_000001950f8e9820 .part L_000001950f8987b0, 26, 6;
L_000001950f8e9dc0 .part L_000001950f8987b0, 0, 6;
L_000001950f8e9c80 .part L_000001950f8987b0, 0, 16;
L_000001950f8e9960 .part L_000001950f8987b0, 21, 5;
L_000001950f8ead60 .part L_000001950f8987b0, 16, 5;
L_000001950f8eb260 .part L_000001950f8987b0, 16, 5;
L_000001950f8eb120 .part L_000001950f8987b0, 11, 5;
L_000001950f8eb440 .part L_000001950f8987b0, 26, 1;
L_000001950f8eacc0 .part L_000001950f8ebbf0, 28, 4;
L_000001950f8ea860 .part L_000001950f8987b0, 0, 26;
L_000001950f8ea9a0 .concat8 [ 2 26 4 0], L_000001950f903190, L_000001950f8ea860, L_000001950f8eacc0;
S_000001950f835480 .scope module, "adder" "adder" 3 74, 4 20 0, S_000001950f8352f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v000001950f895e50_0 .net "a", 31 0, L_000001950f8eae00;  alias, 1 drivers
v000001950f895310_0 .net "b", 31 0, L_000001950f8ebbf0;  alias, 1 drivers
v000001950f896710_0 .net "out", 31 0, L_000001950f8ebc90;  alias, 1 drivers
L_000001950f8ebc90 .arith/sum 32, L_000001950f8eae00, L_000001950f8ebbf0;
S_000001950f7ece20 .scope module, "adderToPc" "adder" 3 70, 4 20 0, S_000001950f8352f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v000001950f895450_0 .net "a", 31 0, v000001950f8e9780_0;  alias, 1 drivers
L_000001950f903220 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001950f895630_0 .net "b", 31 0, L_000001950f903220;  1 drivers
v000001950f894ff0_0 .net "out", 31 0, L_000001950f8ebbf0;  alias, 1 drivers
L_000001950f8ebbf0 .arith/sum 32, v000001950f8e9780_0, L_000001950f903220;
S_000001950f7ecfb0 .scope module, "alu" "alu" 3 49, 5 2 0, S_000001950f8352f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "srcA";
    .port_info 1 /INPUT 32 "srcB";
    .port_info 2 /INPUT 3 "aluControl";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "aluResult";
v000001950f896850_0 .net "aluControl", 2 0, v000001950f894d70_0;  alias, 1 drivers
v000001950f896350_0 .var "aluResult", 31 0;
v000001950f895db0_0 .net "srcA", 31 0, L_000001950f898510;  alias, 1 drivers
v000001950f8953b0_0 .net "srcB", 31 0, L_000001950f8ea360;  alias, 1 drivers
v000001950f894cd0_0 .var "zero", 0 0;
E_000001950f88cfc0 .event anyedge, v000001950f896350_0;
E_000001950f88c440 .event anyedge, v000001950f896850_0, v000001950f895db0_0, v000001950f8953b0_0;
S_000001950f851740 .scope module, "control" "control_unit" 3 32, 6 1 0, S_000001950f8352f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "memToReg";
    .port_info 3 /OUTPUT 1 "memWrite";
    .port_info 4 /OUTPUT 1 "branch";
    .port_info 5 /OUTPUT 3 "aluControl";
    .port_info 6 /OUTPUT 1 "aluSrc";
    .port_info 7 /OUTPUT 1 "regDst";
    .port_info 8 /OUTPUT 1 "regWrite";
    .port_info 9 /OUTPUT 1 "jType";
    .port_info 10 /OUTPUT 1 "jal";
    .port_info 11 /OUTPUT 1 "jr";
v000001950f894d70_0 .var "aluControl", 2 0;
v000001950f895590_0 .var "aluSrc", 0 0;
v000001950f895810_0 .var "branch", 0 0;
v000001950f8954f0_0 .net "funct", 5 0, L_000001950f8e9dc0;  1 drivers
v000001950f8956d0_0 .var "jType", 0 0;
v000001950f894e10_0 .var "jal", 0 0;
v000001950f896170_0 .var "jr", 0 0;
v000001950f895770_0 .var "memToReg", 0 0;
v000001950f895090_0 .var "memWrite", 0 0;
v000001950f8958b0_0 .net "op", 5 0, L_000001950f8e9820;  1 drivers
v000001950f895950_0 .var "regDst", 0 0;
v000001950f8959f0_0 .var "regWrite", 0 0;
E_000001950f88cc80 .event anyedge, v000001950f8958b0_0, v000001950f8954f0_0;
S_000001950f8518d0 .scope module, "mux2_32" "mux2_32" 3 64, 4 28 0, S_000001950f8352f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 32 "out";
v000001950f894f50_0 .net "a", 0 0, v000001950f895770_0;  alias, 1 drivers
v000001950f894eb0_0 .net "d0", 31 0, v000001950f896350_0;  alias, 1 drivers
v000001950f896530_0 .net "d1", 31 0, L_000001950f898b30;  alias, 1 drivers
v000001950f8960d0_0 .net "out", 31 0, L_000001950f8eaa40;  alias, 1 drivers
L_000001950f8eaa40 .functor MUXZ 32, v000001950f896350_0, L_000001950f898b30, v000001950f895770_0, C4<>;
S_000001950f85f000 .scope module, "muxToAlu" "mux2_32" 3 45, 4 28 0, S_000001950f8352f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 32 "out";
v000001950f895a90_0 .net "a", 0 0, v000001950f895590_0;  alias, 1 drivers
v000001950f896ad0_0 .net "d0", 31 0, L_000001950f897cc0;  alias, 1 drivers
v000001950f896210_0 .net "d1", 31 0, L_000001950f8ea400;  alias, 1 drivers
v000001950f895b30_0 .net "out", 31 0, L_000001950f8ea360;  alias, 1 drivers
L_000001950f8ea360 .functor MUXZ 32, L_000001950f897cc0, L_000001950f8ea400, v000001950f895590_0, C4<>;
S_000001950f85f190 .scope module, "muxToPc" "mux2_32" 3 77, 4 28 0, S_000001950f8352f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 32 "out";
v000001950f895f90_0 .net "a", 0 0, L_000001950f898270;  alias, 1 drivers
v000001950f895c70_0 .net "d0", 31 0, L_000001950f8ebbf0;  alias, 1 drivers
v000001950f8963f0_0 .net "d1", 31 0, L_000001950f8ebc90;  alias, 1 drivers
v000001950f896490_0 .net "out", 31 0, L_000001950f8ebe70;  alias, 1 drivers
L_000001950f8ebe70 .functor MUXZ 32, L_000001950f8ebbf0, L_000001950f8ebc90, L_000001950f898270, C4<>;
S_000001950f86a020 .scope module, "muxToPc1" "mux2_32" 3 78, 4 28 0, S_000001950f8352f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 32 "out";
v000001950f895130_0 .net "a", 0 0, v000001950f8956d0_0;  alias, 1 drivers
v000001950f895d10_0 .net "d0", 31 0, L_000001950f8ebe70;  alias, 1 drivers
v000001950f8951d0_0 .net "d1", 31 0, L_000001950f8ea9a0;  alias, 1 drivers
v000001950f895ef0_0 .net "out", 31 0, L_000001950f8ed130;  alias, 1 drivers
L_000001950f8ed130 .functor MUXZ 32, L_000001950f8ebe70, L_000001950f8ea9a0, v000001950f8956d0_0, C4<>;
S_000001950f86a1b0 .scope module, "muxToPcNew" "mux2_32" 3 79, 4 28 0, S_000001950f8352f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 32 "out";
v000001950f8965d0_0 .net "a", 0 0, v000001950f896170_0;  alias, 1 drivers
v000001950f896670_0 .net "d0", 31 0, L_000001950f8ed130;  alias, 1 drivers
v000001950f896990_0 .net "d1", 31 0, L_000001950f898510;  alias, 1 drivers
v000001950f896a30_0 .net "out", 31 0, L_000001950f8ed090;  alias, 1 drivers
L_000001950f8ed090 .functor MUXZ 32, L_000001950f8ed130, L_000001950f898510, v000001950f896170_0, C4<>;
S_000001950f86a520 .scope module, "muxToReg" "mux2_5" 3 42, 4 36 0, S_000001950f8352f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 5 "out";
v000001950f8e4650_0 .net "a", 0 0, v000001950f894e10_0;  alias, 1 drivers
v000001950f8e5230_0 .net "d0", 4 0, L_000001950f8ea5e0;  alias, 1 drivers
L_000001950f903148 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001950f8e4bf0_0 .net "d1", 4 0, L_000001950f903148;  1 drivers
v000001950f8e43d0_0 .net "out", 4 0, L_000001950f8ea900;  alias, 1 drivers
L_000001950f8ea900 .functor MUXZ 5, L_000001950f8ea5e0, L_000001950f903148, v000001950f894e10_0, C4<>;
S_000001950f86a6b0 .scope module, "muxToTmp" "mux2_5" 3 41, 4 36 0, S_000001950f8352f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 5 "out";
v000001950f8e4010_0 .net "a", 0 0, v000001950f895950_0;  alias, 1 drivers
v000001950f8e37f0_0 .net "d0", 4 0, L_000001950f8eb260;  1 drivers
v000001950f8e4d30_0 .net "d1", 4 0, L_000001950f8eb120;  1 drivers
v000001950f8e3610_0 .net "out", 4 0, L_000001950f8ea5e0;  alias, 1 drivers
L_000001950f8ea5e0 .functor MUXZ 5, L_000001950f8eb260, L_000001950f8eb120, v000001950f895950_0, C4<>;
S_000001950f836fb0 .scope module, "muxToWd3" "mux2_32" 3 71, 4 28 0, S_000001950f8352f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 32 "out";
v000001950f8e4c90_0 .net "a", 0 0, v000001950f894e10_0;  alias, 1 drivers
v000001950f8e5410_0 .net "d0", 31 0, L_000001950f8eaa40;  alias, 1 drivers
v000001950f8e52d0_0 .net "d1", 31 0, L_000001950f8ebbf0;  alias, 1 drivers
v000001950f8e3cf0_0 .net "out", 31 0, L_000001950f8ebfb0;  alias, 1 drivers
L_000001950f8ebfb0 .functor MUXZ 32, L_000001950f8eaa40, L_000001950f8ebbf0, v000001950f894e10_0, C4<>;
S_000001950f837140 .scope module, "shl_2" "shl_2" 3 67, 4 12 0, S_000001950f8352f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v000001950f8e3890_0 .net *"_ivl_1", 29 0, L_000001950f8eafe0;  1 drivers
L_000001950f9031d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001950f8e3d90_0 .net/2u *"_ivl_2", 1 0, L_000001950f9031d8;  1 drivers
v000001950f8e36b0_0 .net "in", 31 0, L_000001950f8ea400;  alias, 1 drivers
v000001950f8e4a10_0 .net "out", 31 0, L_000001950f8eae00;  alias, 1 drivers
L_000001950f8eafe0 .part L_000001950f8ea400, 0, 30;
L_000001950f8eae00 .concat [ 2 30 0 0], L_000001950f9031d8, L_000001950f8eafe0;
S_000001950f84a5b0 .scope module, "sign_extend" "sign_extend" 3 35, 4 3 0, S_000001950f8352f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v000001950f8e3570_0 .net *"_ivl_1", 0 0, L_000001950f8ea180;  1 drivers
v000001950f8e4ab0_0 .net *"_ivl_2", 15 0, L_000001950f8ea720;  1 drivers
v000001950f8e3a70_0 .net "in", 15 0, L_000001950f8e9c80;  1 drivers
v000001950f8e3750_0 .net "out", 31 0, L_000001950f8ea400;  alias, 1 drivers
L_000001950f8ea180 .part L_000001950f8e9c80, 15, 1;
LS_000001950f8ea720_0_0 .concat [ 1 1 1 1], L_000001950f8ea180, L_000001950f8ea180, L_000001950f8ea180, L_000001950f8ea180;
LS_000001950f8ea720_0_4 .concat [ 1 1 1 1], L_000001950f8ea180, L_000001950f8ea180, L_000001950f8ea180, L_000001950f8ea180;
LS_000001950f8ea720_0_8 .concat [ 1 1 1 1], L_000001950f8ea180, L_000001950f8ea180, L_000001950f8ea180, L_000001950f8ea180;
LS_000001950f8ea720_0_12 .concat [ 1 1 1 1], L_000001950f8ea180, L_000001950f8ea180, L_000001950f8ea180, L_000001950f8ea180;
L_000001950f8ea720 .concat [ 4 4 4 4], LS_000001950f8ea720_0_0, LS_000001950f8ea720_0_4, LS_000001950f8ea720_0_8, LS_000001950f8ea720_0_12;
L_000001950f8ea400 .concat [ 16 16 0 0], L_000001950f8e9c80, L_000001950f8ea720;
S_000001950f835be0 .scope module, "cpu_data_memory" "data_memory" 2 20, 7 1 0, S_000001950f89ac20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000001950f898b30 .functor BUFZ 32, L_000001950f8ea040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001950f8e8c10_0 .net *"_ivl_0", 31 0, L_000001950f8ea040;  1 drivers
L_000001950f903070 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001950f8e7bd0_0 .net/2u *"_ivl_2", 31 0, L_000001950f903070;  1 drivers
v000001950f8e8850_0 .net *"_ivl_4", 31 0, L_000001950f8ea0e0;  1 drivers
v000001950f8e7db0_0 .net "a", 31 0, L_000001950f897d30;  alias, 1 drivers
v000001950f8e8ad0_0 .net "clk", 0 0, v000001950f8e9e60_0;  alias, 1 drivers
v000001950f8e92f0_0 .var/i "i", 31 0;
v000001950f8e7c70 .array "ram", 2047 0, 31 0;
v000001950f8e8d50_0 .net "rd", 31 0, L_000001950f898b30;  alias, 1 drivers
v000001950f8e7630_0 .net "wd", 31 0, L_000001950f898890;  alias, 1 drivers
v000001950f8e8490_0 .net "we", 0 0, v000001950f895090_0;  alias, 1 drivers
E_000001950f88c880 .event posedge, v000001950f8e3c50_0;
L_000001950f8ea040 .array/port v000001950f8e7c70, L_000001950f8ea0e0;
L_000001950f8ea0e0 .arith/div 32, L_000001950f897d30, L_000001950f903070;
S_000001950f902830 .scope module, "cpu_instruction_memory" "instruction_memory" 2 12, 7 34 0, S_000001950f89ac20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_000001950f8987b0 .functor BUFZ 32, L_000001950f8e98c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001950f8e7e50_0 .net *"_ivl_0", 31 0, L_000001950f8e98c0;  1 drivers
L_000001950f903028 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001950f8e85d0_0 .net/2u *"_ivl_2", 31 0, L_000001950f903028;  1 drivers
v000001950f8e8350_0 .net *"_ivl_4", 31 0, L_000001950f8ea2c0;  1 drivers
v000001950f8e8210_0 .net "a", 31 0, L_000001950f897e10;  alias, 1 drivers
v000001950f8e82b0 .array "ram", 63 0, 31 0;
v000001950f8e8530_0 .net "rd", 31 0, L_000001950f8987b0;  alias, 1 drivers
L_000001950f8e98c0 .array/port v000001950f8e82b0, L_000001950f8ea2c0;
L_000001950f8ea2c0 .arith/div 32, L_000001950f897e10, L_000001950f903028;
S_000001950f902060 .scope module, "cpu_register" "register_file" 2 26, 8 1 0, S_000001950f89ac20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
L_000001950f898510 .functor BUFZ 32, L_000001950f8eaf40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001950f897cc0 .functor BUFZ 32, L_000001950f8eb1c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001950f8e83f0_0 .net *"_ivl_0", 31 0, L_000001950f8eaf40;  1 drivers
v000001950f8e7810_0 .net *"_ivl_10", 6 0, L_000001950f8eb080;  1 drivers
L_000001950f903100 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001950f8e7770_0 .net *"_ivl_13", 1 0, L_000001950f903100;  1 drivers
v000001950f8e8670_0 .net *"_ivl_2", 6 0, L_000001950f8ea540;  1 drivers
L_000001950f9030b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001950f8e8710_0 .net *"_ivl_5", 1 0, L_000001950f9030b8;  1 drivers
v000001950f8e78b0_0 .net *"_ivl_8", 31 0, L_000001950f8eb1c0;  1 drivers
v000001950f8e7950_0 .net "a1", 4 0, L_000001950f8e9960;  alias, 1 drivers
v000001950f8e87b0_0 .net "a2", 4 0, L_000001950f8ead60;  alias, 1 drivers
v000001950f8e79f0_0 .net "a3", 4 0, L_000001950f8ea900;  alias, 1 drivers
v000001950f8e7f90_0 .net "clk", 0 0, v000001950f8e9e60_0;  alias, 1 drivers
v000001950f8e80d0_0 .var/i "i", 31 0;
v000001950f8e8990 .array "mem", 31 0, 31 0;
v000001950f8e8e90_0 .net "rd1", 31 0, L_000001950f898510;  alias, 1 drivers
v000001950f8e8f30_0 .net "rd2", 31 0, L_000001950f897cc0;  alias, 1 drivers
v000001950f8e9110_0 .net "wd3", 31 0, L_000001950f8ebfb0;  alias, 1 drivers
v000001950f8e91b0_0 .net "we3", 0 0, v000001950f8959f0_0;  alias, 1 drivers
L_000001950f8eaf40 .array/port v000001950f8e8990, L_000001950f8ea540;
L_000001950f8ea540 .concat [ 5 2 0 0], L_000001950f8e9960, L_000001950f9030b8;
L_000001950f8eb1c0 .array/port v000001950f8e8990, L_000001950f8eb080;
L_000001950f8eb080 .concat [ 5 2 0 0], L_000001950f8ead60, L_000001950f903100;
S_000001950f9021f0 .scope module, "program_counter" "d_flop" 2 18, 9 1 0, S_000001950f89ac20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "q";
v000001950f8e9f00_0 .net "clk", 0 0, v000001950f8e9e60_0;  alias, 1 drivers
v000001950f8e96e0_0 .net "d", 31 0, L_000001950f8ed090;  alias, 1 drivers
v000001950f8e9780_0 .var "q", 31 0;
    .scope S_000001950f902830;
T_0 ;
    %vpi_call 7 45 "$readmemb", "instructions.dat", v000001950f8e82b0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001950f9021f0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001950f8e9780_0, 0;
    %end;
    .thread T_1;
    .scope S_000001950f9021f0;
T_2 ;
    %wait E_000001950f88c880;
    %load/vec4 v000001950f8e96e0_0;
    %assign/vec4 v000001950f8e9780_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000001950f835be0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001950f8e92f0_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001950f8e92f0_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001950f8e92f0_0;
    %store/vec4a v000001950f8e7c70, 4, 0;
    %load/vec4 v000001950f8e92f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001950f8e92f0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_000001950f835be0;
T_4 ;
    %wait E_000001950f88c880;
    %load/vec4 v000001950f8e8490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001950f8e7630_0;
    %load/vec4 v000001950f8e7db0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %store/vec4a v000001950f8e7c70, 4, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001950f902060;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001950f8e80d0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001950f8e80d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001950f8e80d0_0;
    %store/vec4a v000001950f8e8990, 4, 0;
    %load/vec4 v000001950f8e80d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001950f8e80d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001950f902060;
T_6 ;
    %wait E_000001950f88c880;
    %load/vec4 v000001950f8e91b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001950f8e9110_0;
    %load/vec4 v000001950f8e79f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001950f8e8990, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001950f851740;
T_7 ;
    %wait E_000001950f88cc80;
    %load/vec4 v000001950f8958b0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001950f8959f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001950f895590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001950f895770_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001950f894d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f8956d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f894e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f896170_0, 0;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f8959f0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001950f895950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001950f895590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001950f895090_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001950f895770_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001950f894d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f8956d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f894e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f896170_0, 0;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f8959f0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001950f895950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001950f895810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895090_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001950f895770_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001950f894d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f8956d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f894e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f896170_0, 0;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001950f8959f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001950f895590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895770_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001950f894d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f8956d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f894e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f896170_0, 0;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001950f8959f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001950f895590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895770_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001950f894d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f8956d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f894e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f896170_0, 0;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f8959f0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001950f895950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001950f895810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895090_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001950f895770_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001950f894d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f8956d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f894e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f896170_0, 0;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f8959f0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001950f895950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895090_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001950f895770_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001950f894d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001950f8956d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f894e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f896170_0, 0;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001950f8959f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895770_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001950f894d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001950f8956d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001950f894e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f896170_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001950f8959f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001950f895950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f895770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f8956d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f894e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f896170_0, 0;
    %load/vec4 v000001950f8954f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %jmp T_7.16;
T_7.10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001950f894d70_0, 0;
    %jmp T_7.16;
T_7.11 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001950f894d70_0, 0;
    %jmp T_7.16;
T_7.12 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001950f894d70_0, 0;
    %jmp T_7.16;
T_7.13 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001950f894d70_0, 0;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001950f894d70_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f8959f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001950f8956d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001950f896170_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001950f894d70_0, 0;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001950f7ecfb0;
T_8 ;
    %wait E_000001950f88c440;
    %load/vec4 v000001950f896850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v000001950f895db0_0;
    %load/vec4 v000001950f8953b0_0;
    %add;
    %assign/vec4 v000001950f896350_0, 0;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v000001950f895db0_0;
    %load/vec4 v000001950f8953b0_0;
    %sub;
    %assign/vec4 v000001950f896350_0, 0;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v000001950f895db0_0;
    %load/vec4 v000001950f8953b0_0;
    %and;
    %assign/vec4 v000001950f896350_0, 0;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v000001950f895db0_0;
    %load/vec4 v000001950f8953b0_0;
    %or;
    %assign/vec4 v000001950f896350_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v000001950f895db0_0;
    %load/vec4 v000001950f8953b0_0;
    %cmp/u;
    %jmp/0xz  T_8.6, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001950f896350_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001950f896350_0, 0;
T_8.7 ;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001950f7ecfb0;
T_9 ;
    %wait E_000001950f88cfc0;
    %load/vec4 v000001950f896350_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001950f896850_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001950f894cd0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001950f894cd0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001950f89ac20;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001950f8e9d20_0, 0, 32;
T_10.0 ;
    %load/vec4 v000001950f8e9d20_0;
    %cmpi/u 1000, 0, 32;
    %jmp/0xz T_10.1, 5;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001950f8e9e60_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001950f8e9e60_0, 0, 1;
    %load/vec4 v000001950f8e9d20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001950f8e9d20_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001950f8eac20_0, 0, 32;
T_10.2 ;
    %load/vec4 v000001950f8eac20_0;
    %cmpi/u 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %vpi_call 2 64 "$display", "Register: %d, value: %d", v000001950f8eac20_0, &A<v000001950f8e8990, v000001950f8eac20_0 > {0 0 0};
    %load/vec4 v000001950f8eac20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001950f8eac20_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001950f8e9aa0_0, 0, 32;
T_10.4 ;
    %load/vec4 v000001950f8e9aa0_0;
    %cmpi/u 64, 0, 32;
    %jmp/0xz T_10.5, 5;
    %load/vec4 v000001950f8e9aa0_0;
    %muli 4, 0, 32;
    %vpi_call 2 68 "$display", "Addr: %d, value: %d", S<0,vec4,u32>, &A<v000001950f8e7c70, v000001950f8e9aa0_0 > {1 0 0};
    %load/vec4 v000001950f8e9aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001950f8e9aa0_0, 0, 32;
    %jmp T_10.4;
T_10.5 ;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "cpu_test.v";
    "./mips_cpu.v";
    "./util.v";
    "./alu.v";
    "./control_unit.v";
    "./memory.v";
    "./register_file.v";
    "./d_flop.v";
