<stg><name>histogram</name>


<trans_list>

<trans id="91" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="10" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln12"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %f, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %f

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %w, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %w

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hist, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %hist

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:8 %store_ln14 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:9 %br_ln14 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body:0 %i_1 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body:1 %icmp_ln14 = icmp_eq  i10 %i_1, i10 1000

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body:2 %add_ln14 = add i10 %i_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:3 %br_ln14 = br i1 %icmp_ln14, void %for.body.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="10">
<![CDATA[
for.body.split:0 %zext_ln14 = zext i10 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:4 %w_addr = getelementptr i64 %w, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="w_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="10">
<![CDATA[
for.body.split:5 %w_load = load i10 %w_addr

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:0 %store_ln14 = store i10 %add_ln14, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
for.inc:1 %br_ln14 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="10">
<![CDATA[
for.body.split:5 %w_load = load i10 %w_addr

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64">
<![CDATA[
for.body.split:6 %temp = bitcast i64 %w_load

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:7 %tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %w_load, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="52" op_0_bw="64">
<![CDATA[
for.body.split:8 %trunc_ln16 = trunc i64 %w_load

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.split:9 %icmp_ln16 = icmp_ne  i11 %tmp, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.body.split:10 %icmp_ln16_1 = icmp_eq  i52 %trunc_ln16, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln16_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:12 %tmp_1 = fcmp_oge  i64 %temp, i64 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:1 %specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln14"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:2 %speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln14"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:3 %specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split:11 %or_ln16 = or i1 %icmp_ln16_1, i1 %icmp_ln16

]]></Node>
<StgValue><ssdm name="or_ln16"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:12 %tmp_1 = fcmp_oge  i64 %temp, i64 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split:13 %and_ln16 = and i1 %or_ln16, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln16"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:14 %br_ln16 = br i1 %and_ln16, void %for.inc, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="and_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:0 %f_addr = getelementptr i32 %f, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="f_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="and_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="10">
<![CDATA[
if.then:1 %f_load = load i10 %f_addr

]]></Node>
<StgValue><ssdm name="f_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0">
<![CDATA[
for.end:0 %ret_ln25 = ret

]]></Node>
<StgValue><ssdm name="ret_ln25"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="49" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="and_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="10">
<![CDATA[
if.then:1 %f_load = load i10 %f_addr

]]></Node>
<StgValue><ssdm name="f_load"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="and_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="32">
<![CDATA[
if.then:2 %zext_ln17 = zext i32 %f_load

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="and_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:3 %hist_addr = getelementptr i64 %hist, i64 0, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="hist_addr"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="and_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="10">
<![CDATA[
if.then:4 %hist_load = load i10 %hist_addr

]]></Node>
<StgValue><ssdm name="hist_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="53" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="and_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="10">
<![CDATA[
if.then:4 %hist_load = load i10 %hist_addr

]]></Node>
<StgValue><ssdm name="hist_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="and_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64">
<![CDATA[
if.then:5 %x = bitcast i64 %hist_load

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="and_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:6 %add_i = dadd i64 %x, i64 %temp

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="56" st_id="7" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="and_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:6 %add_i = dadd i64 %x, i64 %temp

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="57" st_id="8" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="and_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:6 %add_i = dadd i64 %x, i64 %temp

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="58" st_id="9" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:6 %add_i = dadd i64 %x, i64 %temp

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="59" st_id="10" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:6 %add_i = dadd i64 %x, i64 %temp

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="60" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64">
<![CDATA[
if.then:7 %bitcast_ln16 = bitcast i64 %add_i

]]></Node>
<StgValue><ssdm name="bitcast_ln16"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then:8 %store_ln16 = store i64 %bitcast_ln16, i10 %hist_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
if.then:9 %br_ln23 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="92" name="f" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="f"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="93" name="w" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="w"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="94" name="hist" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="hist"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="96" from="StgValue_95" to="i" fromId="95" toId="14">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln12" fromId="97" toId="15">
</dataflow>
<dataflow id="100" from="empty_1" to="spectopmodule_ln12" fromId="99" toId="15">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="101" toId="16">
</dataflow>
<dataflow id="103" from="f" to="specinterface_ln0" fromId="92" toId="16">
</dataflow>
<dataflow id="105" from="empty" to="specinterface_ln0" fromId="104" toId="16">
</dataflow>
<dataflow id="107" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="16">
</dataflow>
<dataflow id="108" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="16">
</dataflow>
<dataflow id="110" from="empty_0" to="specinterface_ln0" fromId="109" toId="16">
</dataflow>
<dataflow id="112" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="16">
</dataflow>
<dataflow id="113" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="16">
</dataflow>
<dataflow id="114" from="empty_0" to="specinterface_ln0" fromId="109" toId="16">
</dataflow>
<dataflow id="115" from="empty_0" to="specinterface_ln0" fromId="109" toId="16">
</dataflow>
<dataflow id="116" from="empty_0" to="specinterface_ln0" fromId="109" toId="16">
</dataflow>
<dataflow id="117" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="16">
</dataflow>
<dataflow id="118" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="16">
</dataflow>
<dataflow id="119" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="16">
</dataflow>
<dataflow id="120" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="16">
</dataflow>
<dataflow id="121" from="empty_0" to="specinterface_ln0" fromId="109" toId="16">
</dataflow>
<dataflow id="122" from="empty_0" to="specinterface_ln0" fromId="109" toId="16">
</dataflow>
<dataflow id="123" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="16">
</dataflow>
<dataflow id="124" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="16">
</dataflow>
<dataflow id="126" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="125" toId="17">
</dataflow>
<dataflow id="127" from="f" to="specbitsmap_ln0" fromId="92" toId="17">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="101" toId="18">
</dataflow>
<dataflow id="129" from="w" to="specinterface_ln0" fromId="93" toId="18">
</dataflow>
<dataflow id="130" from="empty" to="specinterface_ln0" fromId="104" toId="18">
</dataflow>
<dataflow id="131" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="18">
</dataflow>
<dataflow id="132" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="18">
</dataflow>
<dataflow id="133" from="empty_0" to="specinterface_ln0" fromId="109" toId="18">
</dataflow>
<dataflow id="134" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="18">
</dataflow>
<dataflow id="135" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="18">
</dataflow>
<dataflow id="136" from="empty_0" to="specinterface_ln0" fromId="109" toId="18">
</dataflow>
<dataflow id="137" from="empty_0" to="specinterface_ln0" fromId="109" toId="18">
</dataflow>
<dataflow id="138" from="empty_0" to="specinterface_ln0" fromId="109" toId="18">
</dataflow>
<dataflow id="139" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="18">
</dataflow>
<dataflow id="140" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="18">
</dataflow>
<dataflow id="141" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="18">
</dataflow>
<dataflow id="142" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="18">
</dataflow>
<dataflow id="143" from="empty_0" to="specinterface_ln0" fromId="109" toId="18">
</dataflow>
<dataflow id="144" from="empty_0" to="specinterface_ln0" fromId="109" toId="18">
</dataflow>
<dataflow id="145" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="18">
</dataflow>
<dataflow id="146" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="18">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="125" toId="19">
</dataflow>
<dataflow id="148" from="w" to="specbitsmap_ln0" fromId="93" toId="19">
</dataflow>
<dataflow id="149" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="101" toId="20">
</dataflow>
<dataflow id="150" from="hist" to="specinterface_ln0" fromId="94" toId="20">
</dataflow>
<dataflow id="151" from="empty" to="specinterface_ln0" fromId="104" toId="20">
</dataflow>
<dataflow id="152" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="20">
</dataflow>
<dataflow id="153" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="20">
</dataflow>
<dataflow id="154" from="empty_0" to="specinterface_ln0" fromId="109" toId="20">
</dataflow>
<dataflow id="155" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="20">
</dataflow>
<dataflow id="156" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="20">
</dataflow>
<dataflow id="157" from="empty_0" to="specinterface_ln0" fromId="109" toId="20">
</dataflow>
<dataflow id="158" from="empty_0" to="specinterface_ln0" fromId="109" toId="20">
</dataflow>
<dataflow id="159" from="empty_0" to="specinterface_ln0" fromId="109" toId="20">
</dataflow>
<dataflow id="160" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="20">
</dataflow>
<dataflow id="161" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="20">
</dataflow>
<dataflow id="162" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="20">
</dataflow>
<dataflow id="163" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="20">
</dataflow>
<dataflow id="164" from="empty_0" to="specinterface_ln0" fromId="109" toId="20">
</dataflow>
<dataflow id="165" from="empty_0" to="specinterface_ln0" fromId="109" toId="20">
</dataflow>
<dataflow id="166" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="20">
</dataflow>
<dataflow id="167" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="20">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="125" toId="21">
</dataflow>
<dataflow id="169" from="hist" to="specbitsmap_ln0" fromId="94" toId="21">
</dataflow>
<dataflow id="171" from="StgValue_170" to="store_ln14" fromId="170" toId="22">
</dataflow>
<dataflow id="172" from="i" to="store_ln14" fromId="14" toId="22">
</dataflow>
<dataflow id="173" from="i" to="i_1" fromId="14" toId="24">
</dataflow>
<dataflow id="174" from="i_1" to="icmp_ln14" fromId="24" toId="25">
</dataflow>
<dataflow id="176" from="StgValue_175" to="icmp_ln14" fromId="175" toId="25">
</dataflow>
<dataflow id="177" from="i_1" to="add_ln14" fromId="24" toId="26">
</dataflow>
<dataflow id="179" from="StgValue_178" to="add_ln14" fromId="178" toId="26">
</dataflow>
<dataflow id="180" from="icmp_ln14" to="br_ln14" fromId="25" toId="27">
</dataflow>
<dataflow id="181" from="i_1" to="zext_ln14" fromId="24" toId="28">
</dataflow>
<dataflow id="182" from="w" to="w_addr" fromId="93" toId="29">
</dataflow>
<dataflow id="184" from="StgValue_183" to="w_addr" fromId="183" toId="29">
</dataflow>
<dataflow id="185" from="zext_ln14" to="w_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="186" from="w_addr" to="w_load" fromId="29" toId="30">
</dataflow>
<dataflow id="187" from="add_ln14" to="store_ln14" fromId="26" toId="31">
</dataflow>
<dataflow id="188" from="i" to="store_ln14" fromId="14" toId="31">
</dataflow>
<dataflow id="189" from="w_addr" to="w_load" fromId="29" toId="33">
</dataflow>
<dataflow id="190" from="w_load" to="temp" fromId="33" toId="34">
</dataflow>
<dataflow id="192" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp" fromId="191" toId="35">
</dataflow>
<dataflow id="193" from="w_load" to="tmp" fromId="33" toId="35">
</dataflow>
<dataflow id="195" from="StgValue_194" to="tmp" fromId="194" toId="35">
</dataflow>
<dataflow id="197" from="StgValue_196" to="tmp" fromId="196" toId="35">
</dataflow>
<dataflow id="198" from="w_load" to="trunc_ln16" fromId="33" toId="36">
</dataflow>
<dataflow id="199" from="tmp" to="icmp_ln16" fromId="35" toId="37">
</dataflow>
<dataflow id="201" from="StgValue_200" to="icmp_ln16" fromId="200" toId="37">
</dataflow>
<dataflow id="202" from="trunc_ln16" to="icmp_ln16_1" fromId="36" toId="38">
</dataflow>
<dataflow id="204" from="StgValue_203" to="icmp_ln16_1" fromId="203" toId="38">
</dataflow>
<dataflow id="205" from="temp" to="tmp_1" fromId="34" toId="39">
</dataflow>
<dataflow id="207" from="StgValue_206" to="tmp_1" fromId="206" toId="39">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecPipeline" to="specpipeline_ln14" fromId="208" toId="40">
</dataflow>
<dataflow id="210" from="StgValue_111" to="specpipeline_ln14" fromId="111" toId="40">
</dataflow>
<dataflow id="211" from="StgValue_106" to="specpipeline_ln14" fromId="106" toId="40">
</dataflow>
<dataflow id="212" from="StgValue_106" to="specpipeline_ln14" fromId="106" toId="40">
</dataflow>
<dataflow id="213" from="StgValue_106" to="specpipeline_ln14" fromId="106" toId="40">
</dataflow>
<dataflow id="214" from="empty_0" to="specpipeline_ln14" fromId="109" toId="40">
</dataflow>
<dataflow id="216" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln14" fromId="215" toId="41">
</dataflow>
<dataflow id="218" from="StgValue_217" to="speclooptripcount_ln14" fromId="217" toId="41">
</dataflow>
<dataflow id="219" from="StgValue_217" to="speclooptripcount_ln14" fromId="217" toId="41">
</dataflow>
<dataflow id="220" from="StgValue_217" to="speclooptripcount_ln14" fromId="217" toId="41">
</dataflow>
<dataflow id="222" from="_ssdm_op_SpecLoopName" to="specloopname_ln14" fromId="221" toId="42">
</dataflow>
<dataflow id="224" from="empty_2" to="specloopname_ln14" fromId="223" toId="42">
</dataflow>
<dataflow id="225" from="icmp_ln16_1" to="or_ln16" fromId="38" toId="43">
</dataflow>
<dataflow id="226" from="icmp_ln16" to="or_ln16" fromId="37" toId="43">
</dataflow>
<dataflow id="227" from="temp" to="tmp_1" fromId="34" toId="44">
</dataflow>
<dataflow id="228" from="StgValue_206" to="tmp_1" fromId="206" toId="44">
</dataflow>
<dataflow id="229" from="or_ln16" to="and_ln16" fromId="43" toId="45">
</dataflow>
<dataflow id="230" from="tmp_1" to="and_ln16" fromId="44" toId="45">
</dataflow>
<dataflow id="231" from="and_ln16" to="br_ln16" fromId="45" toId="46">
</dataflow>
<dataflow id="232" from="f" to="f_addr" fromId="92" toId="47">
</dataflow>
<dataflow id="233" from="StgValue_183" to="f_addr" fromId="183" toId="47">
</dataflow>
<dataflow id="234" from="zext_ln14" to="f_addr" fromId="28" toId="47">
</dataflow>
<dataflow id="235" from="f_addr" to="f_load" fromId="47" toId="48">
</dataflow>
<dataflow id="236" from="f_addr" to="f_load" fromId="47" toId="49">
</dataflow>
<dataflow id="237" from="f_load" to="zext_ln17" fromId="49" toId="50">
</dataflow>
<dataflow id="238" from="hist" to="hist_addr" fromId="94" toId="51">
</dataflow>
<dataflow id="239" from="StgValue_183" to="hist_addr" fromId="183" toId="51">
</dataflow>
<dataflow id="240" from="zext_ln17" to="hist_addr" fromId="50" toId="51">
</dataflow>
<dataflow id="241" from="hist_addr" to="hist_load" fromId="51" toId="52">
</dataflow>
<dataflow id="242" from="hist_addr" to="hist_load" fromId="51" toId="53">
</dataflow>
<dataflow id="243" from="hist_load" to="x" fromId="53" toId="54">
</dataflow>
<dataflow id="244" from="x" to="add_i" fromId="54" toId="55">
</dataflow>
<dataflow id="245" from="temp" to="add_i" fromId="34" toId="55">
</dataflow>
<dataflow id="246" from="x" to="add_i" fromId="54" toId="56">
</dataflow>
<dataflow id="247" from="temp" to="add_i" fromId="34" toId="56">
</dataflow>
<dataflow id="248" from="x" to="add_i" fromId="54" toId="57">
</dataflow>
<dataflow id="249" from="temp" to="add_i" fromId="34" toId="57">
</dataflow>
<dataflow id="250" from="x" to="add_i" fromId="54" toId="58">
</dataflow>
<dataflow id="251" from="temp" to="add_i" fromId="34" toId="58">
</dataflow>
<dataflow id="252" from="x" to="add_i" fromId="54" toId="59">
</dataflow>
<dataflow id="253" from="temp" to="add_i" fromId="34" toId="59">
</dataflow>
<dataflow id="254" from="add_i" to="bitcast_ln16" fromId="59" toId="60">
</dataflow>
<dataflow id="255" from="bitcast_ln16" to="store_ln16" fromId="60" toId="61">
</dataflow>
<dataflow id="256" from="hist_addr" to="store_ln16" fromId="51" toId="61">
</dataflow>
<dataflow id="257" from="icmp_ln14" to="StgValue_2" fromId="25" toId="2">
</dataflow>
<dataflow id="258" from="icmp_ln14" to="StgValue_3" fromId="25" toId="3">
</dataflow>
<dataflow id="259" from="icmp_ln14" to="StgValue_4" fromId="25" toId="4">
</dataflow>
<dataflow id="260" from="and_ln16" to="StgValue_4" fromId="45" toId="4">
</dataflow>
<dataflow id="261" from="icmp_ln14" to="StgValue_5" fromId="25" toId="5">
</dataflow>
<dataflow id="262" from="and_ln16" to="StgValue_5" fromId="45" toId="5">
</dataflow>
<dataflow id="263" from="icmp_ln14" to="StgValue_6" fromId="25" toId="6">
</dataflow>
<dataflow id="264" from="and_ln16" to="StgValue_6" fromId="45" toId="6">
</dataflow>
<dataflow id="265" from="icmp_ln14" to="StgValue_7" fromId="25" toId="7">
</dataflow>
<dataflow id="266" from="and_ln16" to="StgValue_7" fromId="45" toId="7">
</dataflow>
<dataflow id="267" from="icmp_ln14" to="StgValue_8" fromId="25" toId="8">
</dataflow>
<dataflow id="268" from="and_ln16" to="StgValue_8" fromId="45" toId="8">
</dataflow>
<dataflow id="269" from="icmp_ln14" to="StgValue_9" fromId="25" toId="9">
</dataflow>
<dataflow id="270" from="and_ln16" to="StgValue_9" fromId="45" toId="9">
</dataflow>
<dataflow id="271" from="and_ln16" to="StgValue_10" fromId="45" toId="10">
</dataflow>
<dataflow id="272" from="and_ln16" to="StgValue_11" fromId="45" toId="11">
</dataflow>
<dataflow id="273" from="and_ln16" to="StgValue_12" fromId="45" toId="12">
</dataflow>
</dataflows>


</stg>
