#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000218c260 .scope module, "lorentz_tb" "lorentz_tb" 2 3;
 .timescale -9 -10;
v00000000021f1de0_0 .var "clk", 0 0;
v00000000021f40e0_0 .var "reset", 0 0;
v00000000021f2420_0 .net "x_next", 63 0, v00000000021f3000_0;  1 drivers
v00000000021f1fc0_0 .net "y_next", 63 0, v00000000021f3f00_0;  1 drivers
v00000000021f2f60_0 .net "z_next", 63 0, v00000000021f2ce0_0;  1 drivers
S_000000000218c8d0 .scope module, "dut" "lorentz" 2 7, 3 3 0, S_000000000218c260;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 64 "x_next"
    .port_info 3 /OUTPUT 64 "y_next"
    .port_info 4 /OUTPUT 64 "z_next"
P_00000000020bd3d0 .param/l "all_update" 0 3 25, +C4<00000000000000000000000000010001>;
P_00000000020bd408 .param/l "file_setup" 0 3 24, +C4<00000000000000000000000000000000>;
P_00000000020bd440 .param/l "x_begin" 0 3 24, +C4<00000000000000000000000000000001>;
P_00000000020bd478 .param/l "x_mul" 0 3 24, +C4<00000000000000000000000000000011>;
P_00000000020bd4b0 .param/l "x_wait1" 0 3 24, +C4<00000000000000000000000000000010>;
P_00000000020bd4e8 .param/l "x_wait2" 0 3 24, +C4<00000000000000000000000000000100>;
P_00000000020bd520 .param/l "y_begin" 0 3 24, +C4<00000000000000000000000000000111>;
P_00000000020bd558 .param/l "y_mul" 0 3 24, +C4<00000000000000000000000000001001>;
P_00000000020bd590 .param/l "y_sub" 0 3 24, +C4<00000000000000000000000000001010>;
P_00000000020bd5c8 .param/l "y_wait1" 0 3 24, +C4<00000000000000000000000000000101>;
P_00000000020bd600 .param/l "y_wait2" 0 3 24, +C4<00000000000000000000000000000110>;
P_00000000020bd638 .param/l "y_wait3" 0 3 24, +C4<00000000000000000000000000001000>;
P_00000000020bd670 .param/l "z_begin" 0 3 25, +C4<00000000000000000000000000001110>;
P_00000000020bd6a8 .param/l "z_mul" 0 3 25, +C4<00000000000000000000000000001111>;
P_00000000020bd6e0 .param/l "z_sub" 0 3 25, +C4<00000000000000000000000000010000>;
P_00000000020bd718 .param/l "z_wait1" 0 3 25, +C4<00000000000000000000000000001011>;
P_00000000020bd750 .param/l "z_wait2" 0 3 25, +C4<00000000000000000000000000001100>;
P_00000000020bd788 .param/l "z_wait3" 0 3 25, +C4<00000000000000000000000000001101>;
v00000000021f53a0_0 .var "a", 63 0;
v00000000021f47c0_0 .var "b", 63 0;
v00000000021f5440_0 .var "c", 63 0;
v00000000021f4c20_0 .net "clk", 0 0, v00000000021f1de0_0;  1 drivers
v00000000021f44a0_0 .var "enable_fpu", 0 0;
RS_0000000002192558 .resolv tri, v00000000021f0530_0, v00000000021f00d0_0;
v00000000021f54e0_0 .net8 "exception", 0 0, RS_0000000002192558;  2 drivers
v00000000021f4cc0_0 .net "fpout", 63 0, v00000000021f4fe0_0;  1 drivers
v00000000021f4860_0 .var "fpu_op", 2 0;
v00000000021f4220_0 .net "fpu_ready", 0 0, v00000000021f4680_0;  1 drivers
v00000000021f56c0_0 .net "inexact", 0 0, v00000000021efef0_0;  1 drivers
v00000000021f4e00_0 .var "opa", 63 0;
v00000000021f4900_0 .var "opb", 63 0;
v00000000021f4360_0 .net "overflow", 0 0, v00000000021f45e0_0;  1 drivers
v00000000021f49a0_0 .net "reset", 0 0, v00000000021f40e0_0;  1 drivers
v00000000021f5080_0 .var "rmode", 1 0;
v00000000021f4d60_0 .var "rst_fpu", 0 0;
v00000000021f4f40_0 .var "state", 5 0;
v00000000021f5120_0 .var "temp", 63 0;
v00000000021f33c0_0 .var "temp1", 63 0;
v00000000021f22e0_0 .net "underflow", 0 0, v00000000021f4ea0_0;  1 drivers
v00000000021f2880_0 .var "x", 63 0;
v00000000021f3000_0 .var "x_next", 63 0;
v00000000021f1980_0 .var "y", 63 0;
v00000000021f3f00_0 .var "y_next", 63 0;
v00000000021f3960_0 .var "z", 63 0;
v00000000021f2ce0_0 .var "z_next", 63 0;
S_000000000218ca50 .scope module, "u1" "fpu_double" 3 26, 4 57 0, S_000000000218c8d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 2 "rmode"
    .port_info 4 /INPUT 3 "fpu_op"
    .port_info 5 /INPUT 64 "opa"
    .port_info 6 /INPUT 64 "opb"
    .port_info 7 /OUTPUT 64 "out"
    .port_info 8 /OUTPUT 1 "ready"
    .port_info 9 /OUTPUT 1 "underflow"
    .port_info 10 /OUTPUT 1 "overflow"
    .port_info 11 /OUTPUT 1 "inexact"
    .port_info 12 /OUTPUT 1 "exception"
    .port_info 13 /OUTPUT 1 "invalid"
L_00000000021427c0 .functor XOR 1, L_00000000021f38c0, L_00000000021f30a0, C4<0>, C4<0>;
L_0000000002143240 .functor AND 1, L_00000000021f3a00, L_00000000021f3b40, C4<1>, C4<1>;
L_00000000021431d0 .functor XOR 1, L_00000000021f3d20, L_00000000021f3320, C4<0>, C4<0>;
L_00000000021424b0 .functor AND 1, L_00000000021f1ca0, L_00000000021431d0, C4<1>, C4<1>;
L_0000000002142830 .functor XOR 1, L_00000000021f2ec0, L_00000000021f1ac0, C4<0>, C4<0>;
L_0000000002142d70 .functor AND 1, L_00000000021f26a0, L_0000000002142830, C4<1>, C4<1>;
L_0000000002142910 .functor XOR 1, L_00000000021f3140, L_00000000021f3fa0, C4<0>, C4<0>;
L_0000000002142980 .functor AND 1, L_00000000021f2e20, L_00000000021f24c0, C4<1>, C4<1>;
v00000000021eec30_0 .net *"_s10", 0 0, L_00000000021427c0;  1 drivers
v00000000021eecd0_0 .net *"_s13", 0 0, L_00000000021f3b40;  1 drivers
L_00000000021f5980 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000000021edbf0_0 .net/2u *"_s16", 2 0, L_00000000021f5980;  1 drivers
v00000000021eeeb0_0 .net *"_s18", 0 0, L_00000000021f1ca0;  1 drivers
L_00000000021f5938 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000000021ef130_0 .net/2u *"_s2", 2 0, L_00000000021f5938;  1 drivers
v00000000021eda10_0 .net *"_s21", 0 0, L_00000000021f3d20;  1 drivers
v00000000021eef50_0 .net *"_s23", 0 0, L_00000000021f3320;  1 drivers
v00000000021ef6d0_0 .net *"_s24", 0 0, L_00000000021431d0;  1 drivers
L_00000000021f59c8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000000021ee370_0 .net/2u *"_s28", 2 0, L_00000000021f59c8;  1 drivers
v00000000021ee050_0 .net *"_s30", 0 0, L_00000000021f26a0;  1 drivers
v00000000021ef1d0_0 .net *"_s33", 0 0, L_00000000021f2ec0;  1 drivers
v00000000021ef270_0 .net *"_s35", 0 0, L_00000000021f1ac0;  1 drivers
v00000000021ee230_0 .net *"_s36", 0 0, L_0000000002142830;  1 drivers
v00000000021ef310_0 .net *"_s4", 0 0, L_00000000021f3a00;  1 drivers
L_00000000021f5a10 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000000021edb50_0 .net/2u *"_s40", 2 0, L_00000000021f5a10;  1 drivers
v00000000021ef3b0_0 .net *"_s42", 0 0, L_00000000021f2e20;  1 drivers
v00000000021ef4f0_0 .net *"_s45", 0 0, L_00000000021f3140;  1 drivers
v00000000021ef590_0 .net *"_s47", 0 0, L_00000000021f3fa0;  1 drivers
v00000000021ed330_0 .net *"_s48", 0 0, L_0000000002142910;  1 drivers
v00000000021ed470_0 .net *"_s51", 0 0, L_00000000021f24c0;  1 drivers
v00000000021edc90_0 .net *"_s7", 0 0, L_00000000021f38c0;  1 drivers
v00000000021ed510_0 .net *"_s9", 0 0, L_00000000021f30a0;  1 drivers
v00000000021ed5b0_0 .var "add_enable", 0 0;
v00000000021ed650_0 .net "add_enable_0", 0 0, L_0000000002143240;  1 drivers
v00000000021ed6f0_0 .net "add_enable_1", 0 0, L_00000000021424b0;  1 drivers
v00000000021ed790_0 .net "add_sign", 0 0, v0000000002161450_0;  1 drivers
v00000000021ed8d0_0 .var "addsub_out", 55 0;
v00000000021eddd0_0 .var "addsub_sign", 0 0;
v00000000021ede70_0 .net "clk", 0 0, v00000000021f1de0_0;  alias, 1 drivers
v00000000021efa90_0 .net "count_busy", 0 0, L_00000000021f2740;  1 drivers
v00000000021f0b70_0 .var "count_cycles", 6 0;
v00000000021f0670_0 .var "count_ready", 6 0;
v00000000021f0030_0 .net "diff_out", 55 0, v00000000021e1cd0_0;  1 drivers
v00000000021f0c10_0 .var "div_enable", 0 0;
v00000000021efd10_0 .net "div_out", 55 0, L_0000000002258440;  1 drivers
v00000000021efc70_0 .net "div_sign", 0 0, L_0000000002142c20;  1 drivers
v00000000021f0fd0_0 .net "enable", 0 0, v00000000021f44a0_0;  1 drivers
v00000000021ef950_0 .var "enable_reg", 0 0;
v00000000021f0f30_0 .var "enable_reg_1", 0 0;
v00000000021f0490_0 .var "enable_reg_2", 0 0;
v00000000021efbd0_0 .var "enable_reg_3", 0 0;
v00000000021f0350_0 .net "except_enable", 0 0, v00000000021e9640_0;  1 drivers
v00000000021f0530_0 .var "exception", 0 0;
v00000000021f0710_0 .net "exception_0", 0 0, v00000000021eaae0_0;  1 drivers
v00000000021f0850_0 .net "exp_add_out", 10 0, v0000000002161090_0;  1 drivers
v00000000021ef9f0_0 .var "exp_addsub", 11 0;
v00000000021f0df0_0 .net "exp_div_out", 11 0, v00000000021e7c60_0;  1 drivers
v00000000021efdb0_0 .net "exp_mul_out", 11 0, v00000000021e4640_0;  1 drivers
v00000000021efe50_0 .net "exp_sub_out", 10 0, v00000000021e2a90_0;  1 drivers
v00000000021f03f0_0 .net "exponent_post_round", 11 0, v00000000021e9c80_0;  1 drivers
v00000000021f05d0_0 .var "exponent_round", 11 0;
v00000000021f07b0_0 .net "fpu_op", 2 0, v00000000021f4860_0;  1 drivers
v00000000021f0a30_0 .var "fpu_op_reg", 2 0;
v00000000021efef0_0 .var "inexact", 0 0;
v00000000021f0170_0 .net "inexact_0", 0 0, v00000000021ea220_0;  1 drivers
v00000000021f00d0_0 .var "invalid", 0 0;
v00000000021f0d50_0 .net "invalid_0", 0 0, v00000000021eaea0_0;  1 drivers
v00000000021f0ad0_0 .var "mantissa_round", 55 0;
v00000000021f0cb0_0 .var "mul_enable", 0 0;
v00000000021f08f0_0 .net "mul_out", 55 0, L_00000000021f29c0;  1 drivers
v00000000021efb30_0 .net "mul_sign", 0 0, v00000000021e32e0_0;  1 drivers
v00000000021eff90_0 .var "op_enable", 0 0;
v00000000021f0210_0 .net "opa", 63 0, v00000000021f4e00_0;  1 drivers
v00000000021f0990_0 .var "opa_reg", 63 0;
v00000000021f0e90_0 .net "opb", 63 0, v00000000021f4900_0;  1 drivers
v00000000021f02b0_0 .var "opb_reg", 63 0;
v00000000021f4fe0_0 .var "out", 63 0;
v00000000021f4540_0 .net "out_except", 63 0, v00000000021eeaf0_0;  1 drivers
v00000000021f5260_0 .net "out_round", 63 0, v00000000021e96e0_0;  1 drivers
v00000000021f45e0_0 .var "overflow", 0 0;
v00000000021f4ae0_0 .net "overflow_0", 0 0, v00000000021ed150_0;  1 drivers
v00000000021f4680_0 .var "ready", 0 0;
v00000000021f5300_0 .var "ready_0", 0 0;
v00000000021f4b80_0 .var "ready_1", 0 0;
v00000000021f4400_0 .net "rmode", 1 0, v00000000021f5080_0;  1 drivers
v00000000021f5760_0 .var "rmode_reg", 1 0;
v00000000021f4a40_0 .net "rst", 0 0, v00000000021f4d60_0;  1 drivers
v00000000021f5580_0 .var "sign_round", 0 0;
v00000000021f42c0_0 .var "sub_enable", 0 0;
v00000000021f4720_0 .net "sub_enable_0", 0 0, L_0000000002142d70;  1 drivers
v00000000021f51c0_0 .net "sub_enable_1", 0 0, L_0000000002142980;  1 drivers
v00000000021f4180_0 .net "sub_sign", 0 0, v00000000021e1af0_0;  1 drivers
v00000000021f5620_0 .net "sum_out", 55 0, v0000000002160cd0_0;  1 drivers
v00000000021f4ea0_0 .var "underflow", 0 0;
v00000000021f5800_0 .net "underflow_0", 0 0, v00000000021ef090_0;  1 drivers
L_00000000021f2740 .cmp/ge 7, v00000000021f0b70_0, v00000000021f0670_0;
L_00000000021f3a00 .cmp/eq 3, v00000000021f0a30_0, L_00000000021f5938;
L_00000000021f38c0 .part v00000000021f0990_0, 63, 1;
L_00000000021f30a0 .part v00000000021f02b0_0, 63, 1;
L_00000000021f3b40 .reduce/nor L_00000000021427c0;
L_00000000021f1ca0 .cmp/eq 3, v00000000021f0a30_0, L_00000000021f5980;
L_00000000021f3d20 .part v00000000021f0990_0, 63, 1;
L_00000000021f3320 .part v00000000021f02b0_0, 63, 1;
L_00000000021f26a0 .cmp/eq 3, v00000000021f0a30_0, L_00000000021f59c8;
L_00000000021f2ec0 .part v00000000021f0990_0, 63, 1;
L_00000000021f1ac0 .part v00000000021f02b0_0, 63, 1;
L_00000000021f2e20 .cmp/eq 3, v00000000021f0a30_0, L_00000000021f5a10;
L_00000000021f3140 .part v00000000021f0990_0, 63, 1;
L_00000000021f3fa0 .part v00000000021f02b0_0, 63, 1;
L_00000000021f24c0 .reduce/nor L_0000000002142910;
L_0000000002258120 .part v00000000021f0ad0_0, 0, 2;
S_000000000070e890 .scope module, "u1" "fpu_add" 4 131, 5 37 0, S_000000000218ca50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 64 "opa"
    .port_info 4 /INPUT 64 "opb"
    .port_info 5 /OUTPUT 1 "sign"
    .port_info 6 /OUTPUT 56 "sum_2"
    .port_info 7 /OUTPUT 11 "exponent_2"
L_0000000002142de0 .functor OR 1, L_00000000021f2920, L_00000000021f2560, C4<0>, C4<0>;
L_0000000002142360 .functor AND 1, L_0000000002142de0, L_00000000021f31e0, C4<1>, C4<1>;
v00000000021616d0_0 .net *"_s11", 0 0, L_00000000021f2560;  1 drivers
v00000000021609b0_0 .net *"_s15", 0 0, L_00000000021f31e0;  1 drivers
v00000000021604b0_0 .net *"_s2", 31 0, L_00000000021f21a0;  1 drivers
L_00000000021f5a58 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002161950_0 .net *"_s5", 20 0, L_00000000021f5a58;  1 drivers
L_00000000021f5aa0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002160550_0 .net/2u *"_s6", 31 0, L_00000000021f5aa0;  1 drivers
v0000000002160f50_0 .net *"_s8", 0 0, L_00000000021f2920;  1 drivers
v0000000002160410_0 .net "clk", 0 0, v00000000021f1de0_0;  alias, 1 drivers
v0000000002161f90_0 .var "denorm_to_norm", 0 0;
v00000000021614f0_0 .net "enable", 0 0, v00000000021ed5b0_0;  1 drivers
v00000000021619f0_0 .var "expa_gt_expb", 0 0;
v0000000002160ff0_0 .var "exponent", 10 0;
v0000000002161090_0 .var "exponent_2", 10 0;
v0000000002162030_0 .var "exponent_a", 10 0;
v00000000021618b0_0 .var "exponent_b", 10 0;
v0000000002160730_0 .var "exponent_diff", 10 0;
v0000000002161310_0 .var "exponent_large", 10 0;
v0000000002161130_0 .var "exponent_small", 10 0;
v0000000002160a50_0 .var "large_add", 55 0;
v00000000021620d0_0 .var "large_is_denorm", 0 0;
v00000000021611d0_0 .var "large_norm_small_denorm", 0 0;
v0000000002161d10_0 .var "mantissa_a", 51 0;
v0000000002160af0_0 .var "mantissa_b", 51 0;
v0000000002161810_0 .var "mantissa_large", 51 0;
v0000000002161270_0 .var "mantissa_small", 51 0;
v00000000021613b0_0 .net "opa", 63 0, v00000000021f0990_0;  1 drivers
v0000000002160230_0 .net "opb", 63 0, v00000000021f02b0_0;  1 drivers
v00000000021605f0_0 .net "rst", 0 0, v00000000021f4d60_0;  alias, 1 drivers
v0000000002161450_0 .var "sign", 0 0;
v0000000002161bd0_0 .var "small_add", 55 0;
v0000000002161e50_0 .net "small_fraction_enable", 0 0, L_0000000002142360;  1 drivers
v0000000002161590_0 .var "small_is_denorm", 0 0;
v0000000002161ef0_0 .net "small_is_nonzero", 0 0, L_0000000002142de0;  1 drivers
v00000000021607d0_0 .var "small_shift", 55 0;
L_00000000021f5ae8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000021602d0_0 .net "small_shift_2", 55 0, L_00000000021f5ae8;  1 drivers
v0000000002160370_0 .var "small_shift_3", 55 0;
v0000000002160690_0 .net "small_shift_nonzero", 0 0, L_00000000021f2060;  1 drivers
v0000000002160c30_0 .var "sum", 55 0;
v0000000002160cd0_0 .var "sum_2", 55 0;
v0000000002160870_0 .net "sum_leading_one", 0 0, L_00000000021f3280;  1 drivers
v0000000002141890_0 .net "sum_overflow", 0 0, L_00000000021f3aa0;  1 drivers
E_0000000002175fd0 .event posedge, v0000000002160410_0;
L_00000000021f2060 .reduce/or v00000000021607d0_0;
L_00000000021f21a0 .concat [ 11 21 0 0], v0000000002161130_0, L_00000000021f5a58;
L_00000000021f2920 .cmp/gt 32, L_00000000021f21a0, L_00000000021f5aa0;
L_00000000021f2560 .reduce/or v0000000002161270_0;
L_00000000021f31e0 .reduce/nor L_00000000021f2060;
L_00000000021f3aa0 .part v0000000002160c30_0, 55, 1;
L_00000000021f3280 .part v0000000002160cd0_0, 54, 1;
S_000000000070c870 .scope module, "u2" "fpu_sub" 4 135, 6 39 0, S_000000000218ca50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 64 "opa"
    .port_info 4 /INPUT 64 "opb"
    .port_info 5 /INPUT 3 "fpu_op"
    .port_info 6 /OUTPUT 1 "sign"
    .port_info 7 /OUTPUT 56 "diff_2"
    .port_info 8 /OUTPUT 11 "exponent_2"
L_0000000002142bb0 .functor AND 1, v00000000021e2bd0_0, L_00000000021f2c40, C4<1>, C4<1>;
L_00000000021429f0 .functor AND 1, L_00000000021f3460, L_00000000021f3c80, C4<1>, C4<1>;
L_00000000021f5b78 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002141b10_0 .net *"_s11", 20 0, L_00000000021f5b78;  1 drivers
L_00000000021f5bc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002141110_0 .net/2u *"_s12", 31 0, L_00000000021f5bc0;  1 drivers
v0000000002140490_0 .net *"_s14", 0 0, L_00000000021f3460;  1 drivers
v0000000002140530_0 .net *"_s16", 31 0, L_00000000021f1c00;  1 drivers
L_00000000021f5c08 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000021405d0_0 .net *"_s19", 20 0, L_00000000021f5c08;  1 drivers
L_00000000021f5c50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002140b70_0 .net/2u *"_s20", 31 0, L_00000000021f5c50;  1 drivers
v0000000002140c10_0 .net *"_s22", 0 0, L_00000000021f3c80;  1 drivers
v00000000020f5f40_0 .net *"_s3", 0 0, L_00000000021f2c40;  1 drivers
v00000000020f6580_0 .net *"_s8", 31 0, L_00000000021f3be0;  1 drivers
v00000000021e29f0_0 .var "a_gtet_b", 0 0;
v00000000021e2ef0_0 .net "clk", 0 0, v00000000021f1de0_0;  alias, 1 drivers
v00000000021e28b0_0 .var "diff", 54 0;
v00000000021e1370_0 .var "diff_1", 54 0;
v00000000021e1cd0_0 .var "diff_2", 55 0;
v00000000021e1f50_0 .var "diff_shift", 6 0;
v00000000021e2810_0 .var "diff_shift_2", 6 0;
v00000000021e2270_0 .var "diffshift_et_55", 0 0;
v00000000021e1550_0 .var "diffshift_gt_exponent", 0 0;
v00000000021e12d0_0 .net "enable", 0 0, v00000000021f42c0_0;  1 drivers
v00000000021e2590_0 .var "expa_et_expb", 0 0;
v00000000021e2630_0 .var "expa_gt_expb", 0 0;
v00000000021e2310_0 .var "exponent", 10 0;
v00000000021e2a90_0 .var "exponent_2", 10 0;
v00000000021e2950_0 .var "exponent_a", 10 0;
v00000000021e15f0_0 .var "exponent_b", 10 0;
v00000000021e24f0_0 .var "exponent_diff", 10 0;
v00000000021e1ff0_0 .var "exponent_large", 10 0;
v00000000021e1b90_0 .var "exponent_small", 10 0;
v00000000021e1690_0 .net "fpu_op", 2 0, v00000000021f0a30_0;  1 drivers
v00000000021e1730_0 .net "in_norm_out_denorm", 0 0, L_00000000021429f0;  1 drivers
v00000000021e2f90_0 .var "large_is_denorm", 0 0;
v00000000021e10f0_0 .var "large_norm_small_denorm", 0 0;
v00000000021e2e50_0 .var "mana_gtet_manb", 0 0;
v00000000021e2090_0 .var "mantissa_a", 51 0;
v00000000021e2130_0 .var "mantissa_b", 51 0;
v00000000021e21d0_0 .var "mantissa_large", 51 0;
v00000000021e23b0_0 .var "mantissa_small", 51 0;
v00000000021e1190_0 .var "minuend", 54 0;
v00000000021e2450_0 .net "opa", 63 0, v00000000021f0990_0;  alias, 1 drivers
v00000000021e2d10_0 .net "opb", 63 0, v00000000021f02b0_0;  alias, 1 drivers
v00000000021e2b30_0 .net "rst", 0 0, v00000000021f4d60_0;  alias, 1 drivers
v00000000021e1af0_0 .var "sign", 0 0;
v00000000021e1d70_0 .var "small_is_denorm", 0 0;
v00000000021e2bd0_0 .var "small_is_nonzero", 0 0;
v00000000021e1e10_0 .net "subtra_fraction_enable", 0 0, L_0000000002142bb0;  1 drivers
v00000000021e1230_0 .var "subtra_shift", 54 0;
L_00000000021f5b30 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000021e1410_0 .net "subtra_shift_2", 54 0, L_00000000021f5b30;  1 drivers
v00000000021e1870_0 .var "subtra_shift_3", 54 0;
v00000000021e1c30_0 .net "subtra_shift_nonzero", 0 0, L_00000000021f3e60;  1 drivers
v00000000021e14b0_0 .var "subtrahend", 54 0;
E_00000000021753d0 .event edge, v00000000021e28b0_0;
L_00000000021f3e60 .reduce/or v00000000021e1230_0;
L_00000000021f2c40 .reduce/nor L_00000000021f3e60;
L_00000000021f3be0 .concat [ 11 21 0 0], v00000000021e1ff0_0, L_00000000021f5b78;
L_00000000021f3460 .cmp/gt 32, L_00000000021f3be0, L_00000000021f5bc0;
L_00000000021f1c00 .concat [ 11 21 0 0], v00000000021e2310_0, L_00000000021f5c08;
L_00000000021f3c80 .cmp/eq 32, L_00000000021f1c00, L_00000000021f5c50;
S_0000000000682530 .scope module, "u3" "fpu_mul" 4 140, 7 38 0, S_000000000218ca50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 64 "opa"
    .port_info 4 /INPUT 64 "opb"
    .port_info 5 /OUTPUT 1 "sign"
    .port_info 6 /OUTPUT 56 "product_7"
    .port_info 7 /OUTPUT 12 "exponent_5"
L_00000000021f5ce0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000021e26d0_0 .net/2u *"_s2", 0 0, L_00000000021f5ce0;  1 drivers
v00000000021e2770_0 .net *"_s5", 53 0, L_00000000021f2b00;  1 drivers
v00000000021e2db0_0 .var "a_is_norm", 0 0;
v00000000021e1eb0_0 .var "a_is_zero", 0 0;
v00000000021e17d0_0 .var "b_is_norm", 0 0;
v00000000021e2c70_0 .var "b_is_zero", 0 0;
v00000000021e1910_0 .net "clk", 0 0, v00000000021f1de0_0;  alias, 1 drivers
v00000000021e19b0_0 .net "enable", 0 0, v00000000021f0cb0_0;  1 drivers
L_00000000021f5c98 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000000021e1a50_0 .net "exponent", 11 0, L_00000000021f5c98;  1 drivers
v00000000021e3ce0_0 .var "exponent_1", 11 0;
v00000000021e3d80_0 .var "exponent_2", 11 0;
v00000000021e3420_0 .var "exponent_3", 11 0;
v00000000021e36a0_0 .var "exponent_4", 11 0;
v00000000021e4640_0 .var "exponent_5", 11 0;
v00000000021e4b40_0 .var "exponent_a", 10 0;
v00000000021e4280_0 .var "exponent_b", 10 0;
v00000000021e4f00_0 .var "exponent_et_zero", 0 0;
v00000000021e4320_0 .var "exponent_gt_expoffset", 0 0;
v00000000021e4460_0 .var "exponent_gt_prodshift", 0 0;
v00000000021e4be0_0 .var "exponent_terms", 11 0;
v00000000021e3ba0_0 .var "exponent_under", 11 0;
v00000000021e43c0_0 .var "in_zero", 0 0;
v00000000021e3600_0 .var "mantissa_a", 51 0;
v00000000021e46e0_0 .var "mantissa_b", 51 0;
v00000000021e3f60_0 .var "mul_a", 52 0;
v00000000021e4780_0 .var "mul_b", 52 0;
v00000000021e48c0_0 .net "opa", 63 0, v00000000021f0990_0;  alias, 1 drivers
v00000000021e3880_0 .net "opb", 63 0, v00000000021f02b0_0;  alias, 1 drivers
v00000000021e4820_0 .var "product", 105 0;
v00000000021e4c80_0 .var "product_1", 105 0;
v00000000021e3c40_0 .var "product_2", 105 0;
v00000000021e3740_0 .var "product_3", 105 0;
v00000000021e4000_0 .var "product_4", 105 0;
v00000000021e3920_0 .var "product_5", 105 0;
v00000000021e4a00_0 .var "product_6", 105 0;
v00000000021e4960_0 .net "product_7", 55 0, L_00000000021f29c0;  alias, 1 drivers
v00000000021e4dc0_0 .var "product_a", 40 0;
v00000000021e3100_0 .var "product_b", 40 0;
v00000000021e4d20_0 .var "product_c", 40 0;
v00000000021e4aa0_0 .var "product_d", 25 0;
v00000000021e39c0_0 .var "product_e", 33 0;
v00000000021e37e0_0 .var "product_f", 33 0;
v00000000021e40a0_0 .var "product_g", 35 0;
v00000000021e3a60_0 .var "product_h", 28 0;
v00000000021e4e60_0 .var "product_i", 28 0;
v00000000021e3b00_0 .var "product_j", 30 0;
v00000000021e4fa0_0 .var "product_lsb", 0 0;
v00000000021e45a0_0 .var "product_shift", 5 0;
v00000000021e31a0_0 .var "product_shift_2", 5 0;
v00000000021e3560_0 .net "rst", 0 0, v00000000021f4d60_0;  alias, 1 drivers
v00000000021e32e0_0 .var "sign", 0 0;
v00000000021e3240_0 .var "sum_0", 41 0;
v00000000021e4500_0 .var "sum_1", 35 0;
v00000000021e3e20_0 .var "sum_2", 41 0;
v00000000021e3380_0 .var "sum_3", 35 0;
v00000000021e34c0_0 .var "sum_4", 36 0;
v00000000021e3ec0_0 .var "sum_5", 27 0;
v00000000021e4140_0 .var "sum_6", 29 0;
v00000000021e41e0_0 .var "sum_7", 36 0;
v00000000021e59d0_0 .var "sum_8", 30 0;
E_0000000002175310 .event edge, v00000000021e4820_0;
L_00000000021f2b00 .part v00000000021e4a00_0, 52, 54;
L_00000000021f29c0 .concat [ 1 54 1 0], v00000000021e4fa0_0, L_00000000021f2b00, L_00000000021f5ce0;
S_00000000006f1630 .scope module, "u4" "fpu_div" 4 144, 8 38 0, S_000000000218ca50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 64 "opa"
    .port_info 4 /INPUT 64 "opb"
    .port_info 5 /OUTPUT 1 "sign"
    .port_info 6 /OUTPUT 56 "mantissa_7"
    .port_info 7 /OUTPUT 12 "exponent_out"
P_0000000002175c90 .param/l "preset" 0 8 49, +C4<00000000000000000000000000110101>;
L_0000000002142c20 .functor XOR 1, L_00000000021f3780, L_00000000021f2600, C4<0>, C4<0>;
v00000000021e52f0_0 .net *"_s1", 0 0, L_00000000021f3780;  1 drivers
v00000000021e6150_0 .net *"_s103", 52 0, L_0000000002258d00;  1 drivers
L_00000000021f60d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000021e6f10_0 .net/2u *"_s104", 1 0, L_00000000021f60d0;  1 drivers
v00000000021e5930_0 .net *"_s110", 31 0, L_0000000002258c60;  1 drivers
L_00000000021f6118 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000021e6fb0_0 .net *"_s113", 19 0, L_00000000021f6118;  1 drivers
L_00000000021f6160 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000021e60b0_0 .net/2u *"_s114", 31 0, L_00000000021f6160;  1 drivers
v00000000021e6830_0 .net *"_s116", 0 0, L_0000000002259520;  1 drivers
v00000000021e5cf0_0 .net *"_s125", 54 0, L_00000000022595c0;  1 drivers
L_00000000021f61a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000021e5110_0 .net/2u *"_s128", 0 0, L_00000000021f61a8;  1 drivers
v00000000021e6c90_0 .net *"_s131", 0 0, L_0000000002259700;  1 drivers
v00000000021e5a70_0 .net *"_s15", 62 0, L_00000000021f2d80;  1 drivers
v00000000021e51b0_0 .net *"_s17", 0 0, L_00000000021f35a0;  1 drivers
L_00000000021f5d28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000021e54d0_0 .net/2u *"_s20", 0 0, L_00000000021f5d28;  1 drivers
L_00000000021f5d70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000021e5750_0 .net/2u *"_s24", 0 0, L_00000000021f5d70;  1 drivers
L_00000000021f5db8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000021e61f0_0 .net/2u *"_s28", 0 0, L_00000000021f5db8;  1 drivers
v00000000021e66f0_0 .net *"_s3", 0 0, L_00000000021f2600;  1 drivers
L_00000000021f5e00 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000000021e6290_0 .net/2u *"_s32", 1 0, L_00000000021f5e00;  1 drivers
v00000000021e5570_0 .net *"_s34", 53 0, L_00000000021f3820;  1 drivers
L_00000000021f5e48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000021e5d90_0 .net/2u *"_s36", 0 0, L_00000000021f5e48;  1 drivers
v00000000021e5e30_0 .net *"_s38", 53 0, L_00000000021f2ba0;  1 drivers
L_00000000021f5e90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000021e5ed0_0 .net/2u *"_s42", 0 0, L_00000000021f5e90;  1 drivers
L_00000000021f5ed8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000000021e5250_0 .net/2u *"_s46", 1 0, L_00000000021f5ed8;  1 drivers
v00000000021e6a10_0 .net *"_s48", 53 0, L_00000000021f1d40;  1 drivers
L_00000000021f5f20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000021e5890_0 .net/2u *"_s50", 0 0, L_00000000021f5f20;  1 drivers
v00000000021e6470_0 .net *"_s52", 53 0, L_00000000021f2a60;  1 drivers
v00000000021e6ab0_0 .net *"_s58", 31 0, L_00000000021f2240;  1 drivers
L_00000000021f5f68 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000021e63d0_0 .net *"_s61", 25 0, L_00000000021f5f68;  1 drivers
L_00000000021f5fb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000021e5f70_0 .net/2u *"_s62", 31 0, L_00000000021f5fb0;  1 drivers
v00000000021e6010_0 .net *"_s64", 0 0, L_00000000021f27e0;  1 drivers
v00000000021e6e70_0 .net *"_s76", 31 0, L_0000000002259200;  1 drivers
L_00000000021f5ff8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000021e5c50_0 .net *"_s79", 19 0, L_00000000021f5ff8;  1 drivers
L_00000000021f6040 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000021e6970_0 .net/2u *"_s80", 31 0, L_00000000021f6040;  1 drivers
v00000000021e6330_0 .net *"_s82", 0 0, L_0000000002258620;  1 drivers
v00000000021e6510_0 .net *"_s89", 52 0, L_00000000022588a0;  1 drivers
v00000000021e6d30_0 .net *"_s95", 0 0, L_00000000022597a0;  1 drivers
v00000000021e5390_0 .net *"_s97", 52 0, L_0000000002259840;  1 drivers
L_00000000021f6088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000021e65b0_0 .net/2u *"_s98", 0 0, L_00000000021f6088;  1 drivers
v00000000021e5430_0 .net "a_is_norm", 0 0, L_00000000021f1a20;  1 drivers
v00000000021e5610_0 .net "a_is_zero", 0 0, L_00000000021f3640;  1 drivers
v00000000021e6650_0 .net "b_is_norm", 0 0, L_00000000021f3500;  1 drivers
v00000000021e6b50_0 .net "clk", 0 0, v00000000021f1de0_0;  alias, 1 drivers
v00000000021e6bf0_0 .net "count_index", 5 0, v00000000021e5b10_0;  1 drivers
v00000000021e56b0_0 .net "count_nonzero", 0 0, L_00000000022583a0;  1 drivers
v00000000021e57f0_0 .var "count_nonzero_reg", 0 0;
v00000000021e6dd0_0 .var "count_nonzero_reg_2", 0 0;
v00000000021e5b10_0 .var "count_out", 5 0;
v00000000021e6790_0 .net "dividend_1", 53 0, L_00000000021f4040;  1 drivers
v00000000021e68d0_0 .var "dividend_a", 51 0;
v00000000021e5bb0_0 .var "dividend_a_shifted", 51 0;
v00000000021e7440_0 .net "dividend_denorm", 52 0, L_00000000021f36e0;  1 drivers
v00000000021e8fc0_0 .var "dividend_reg", 53 0;
v00000000021e8a20_0 .var "dividend_shift", 5 0;
v00000000021e7300_0 .var "dividend_shift_2", 5 0;
v00000000021e71c0_0 .net "divisor_1", 53 0, L_00000000021f1f20;  1 drivers
v00000000021e85c0_0 .var "divisor_b", 51 0;
v00000000021e7580_0 .var "divisor_b_shifted", 51 0;
v00000000021e7760_0 .net "divisor_denorm", 52 0, L_00000000021f1b60;  1 drivers
v00000000021e8520_0 .var "divisor_reg", 53 0;
v00000000021e8de0_0 .var "divisor_shift", 5 0;
v00000000021e7ee0_0 .var "divisor_shift_2", 5 0;
v00000000021e7f80_0 .net "enable", 0 0, v00000000021f0c10_0;  1 drivers
v00000000021e7800_0 .var "enable_reg", 0 0;
v00000000021e82a0_0 .var "enable_reg_2", 0 0;
v00000000021e83e0_0 .var "enable_reg_a", 0 0;
v00000000021e7620_0 .var "enable_reg_b", 0 0;
v00000000021e8e80_0 .var "enable_reg_c", 0 0;
v00000000021e87a0_0 .var "enable_reg_d", 0 0;
v00000000021e78a0_0 .var "enable_reg_e", 0 0;
v00000000021e8020_0 .net "expon_a", 10 0, L_00000000021f3dc0;  1 drivers
v00000000021e8660_0 .net "expon_b", 10 0, L_00000000021f1e80;  1 drivers
v00000000021e8980_0 .var "expon_final_1", 11 0;
v00000000021e74e0_0 .var "expon_final_2", 11 0;
v00000000021e7120_0 .var "expon_final_3", 11 0;
v00000000021e7a80_0 .var "expon_final_4", 11 0;
v00000000021e76c0_0 .var "expon_final_4_et0", 0 0;
v00000000021e80c0_0 .var "expon_final_4_term", 0 0;
v00000000021e8340_0 .var "expon_final_5", 11 0;
v00000000021e8700_0 .var "expon_shift_a", 11 0;
v00000000021e8c00_0 .var "expon_shift_b", 11 0;
v00000000021e8200_0 .var "expon_term", 11 0;
v00000000021e7940_0 .var "expon_uf_1", 0 0;
v00000000021e79e0_0 .var "expon_uf_2", 0 0;
v00000000021e7b20_0 .var "expon_uf_gt_maxshift", 0 0;
v00000000021e8480_0 .var "expon_uf_term_1", 11 0;
v00000000021e7bc0_0 .var "expon_uf_term_2", 11 0;
v00000000021e8ca0_0 .var "expon_uf_term_3", 11 0;
v00000000021e8d40_0 .var "expon_uf_term_4", 11 0;
v00000000021e8840_0 .net "exponent_a", 11 0, L_00000000021f2100;  1 drivers
v00000000021e7260_0 .net "exponent_b", 11 0, L_00000000021f2380;  1 drivers
v00000000021e7c60_0 .var "exponent_out", 11 0;
v00000000021e7d00_0 .net "m_norm", 0 0, L_00000000022589e0;  1 drivers
v00000000021e8160_0 .var "mantissa_1", 51 0;
v00000000021e8f20_0 .net "mantissa_2", 51 0, L_0000000002258ee0;  1 drivers
v00000000021e88e0_0 .net "mantissa_3", 51 0, L_0000000002258800;  1 drivers
v00000000021e73a0_0 .net "mantissa_4", 51 0, L_0000000002259480;  1 drivers
v00000000021e7da0_0 .net "mantissa_5", 51 0, L_0000000002258da0;  1 drivers
v00000000021e8ac0_0 .net "mantissa_6", 51 0, L_0000000002258300;  1 drivers
v00000000021e8b60_0 .net "mantissa_7", 55 0, L_0000000002258440;  alias, 1 drivers
v00000000021e7e40_0 .var "mantissa_a", 51 0;
v00000000021ec520_0 .var "mantissa_b", 51 0;
v00000000021ebda0_0 .net "opa", 63 0, v00000000021f0990_0;  alias, 1 drivers
v00000000021eb9e0_0 .net "opb", 63 0, v00000000021f02b0_0;  alias, 1 drivers
v00000000021ebbc0_0 .var "quotient", 53 0;
v00000000021ebe40_0 .net "quotient_msb", 0 0, L_0000000002259020;  1 drivers
v00000000021ecf20_0 .var "quotient_out", 53 0;
v00000000021ec840_0 .net "rem_lsb", 0 0, L_0000000002259160;  1 drivers
v00000000021ebd00_0 .var "remainder", 53 0;
v00000000021ec480_0 .net "remainder_1", 55 0, L_0000000002258b20;  1 drivers
v00000000021ec8e0_0 .net "remainder_2", 55 0, L_00000000022590c0;  1 drivers
v00000000021ec5c0_0 .net "remainder_3", 55 0, L_0000000002258580;  1 drivers
v00000000021ecfc0_0 .net "remainder_4", 55 0, L_00000000022586c0;  1 drivers
v00000000021ebee0_0 .net "remainder_5", 55 0, L_0000000002258bc0;  1 drivers
v00000000021ec200_0 .net "remainder_6", 55 0, L_0000000002258f80;  1 drivers
v00000000021ec660_0 .net "remainder_a", 107 0, L_00000000022592a0;  1 drivers
v00000000021ebf80_0 .var "remainder_b", 107 0;
v00000000021eb940_0 .var "remainder_msb", 0 0;
v00000000021ecac0_0 .var "remainder_out", 53 0;
v00000000021ec2a0_0 .var "remainder_shift_term", 6 0;
v00000000021ec020_0 .net "rst", 0 0, v00000000021f4d60_0;  alias, 1 drivers
v00000000021ec0c0_0 .net "sign", 0 0, L_0000000002142c20;  alias, 1 drivers
E_0000000002175790 .event edge, v00000000021e85c0_0;
E_0000000002175810 .event edge, v00000000021e68d0_0;
L_00000000021f3780 .part v00000000021f0990_0, 63, 1;
L_00000000021f2600 .part v00000000021f02b0_0, 63, 1;
L_00000000021f3dc0 .part v00000000021f0990_0, 52, 11;
L_00000000021f1e80 .part v00000000021f02b0_0, 52, 11;
L_00000000021f1a20 .reduce/or L_00000000021f3dc0;
L_00000000021f3500 .reduce/or L_00000000021f1e80;
L_00000000021f2d80 .part v00000000021f0990_0, 0, 63;
L_00000000021f35a0 .reduce/or L_00000000021f2d80;
L_00000000021f3640 .reduce/nor L_00000000021f35a0;
L_00000000021f2100 .concat [ 11 1 0 0], L_00000000021f3dc0, L_00000000021f5d28;
L_00000000021f2380 .concat [ 11 1 0 0], L_00000000021f1e80, L_00000000021f5d70;
L_00000000021f36e0 .concat [ 1 52 0 0], L_00000000021f5db8, v00000000021e5bb0_0;
L_00000000021f3820 .concat [ 52 2 0 0], v00000000021e68d0_0, L_00000000021f5e00;
L_00000000021f2ba0 .concat [ 53 1 0 0], L_00000000021f36e0, L_00000000021f5e48;
L_00000000021f4040 .functor MUXZ 54, L_00000000021f2ba0, L_00000000021f3820, L_00000000021f1a20, C4<>;
L_00000000021f1b60 .concat [ 1 52 0 0], L_00000000021f5e90, v00000000021e7580_0;
L_00000000021f1d40 .concat [ 52 2 0 0], v00000000021e85c0_0, L_00000000021f5ed8;
L_00000000021f2a60 .concat [ 53 1 0 0], L_00000000021f1b60, L_00000000021f5f20;
L_00000000021f1f20 .functor MUXZ 54, L_00000000021f2a60, L_00000000021f1d40, L_00000000021f3500, C4<>;
L_00000000021f2240 .concat [ 6 26 0 0], v00000000021e5b10_0, L_00000000021f5f68;
L_00000000021f27e0 .cmp/eq 32, L_00000000021f2240, L_00000000021f5fb0;
L_00000000022583a0 .reduce/nor L_00000000021f27e0;
L_0000000002259020 .part v00000000021ecf20_0, 53, 1;
L_0000000002258ee0 .part v00000000021ecf20_0, 1, 52;
L_0000000002258800 .part v00000000021ecf20_0, 0, 52;
L_0000000002259480 .functor MUXZ 52, L_0000000002258800, L_0000000002258ee0, L_0000000002259020, C4<>;
L_0000000002259200 .concat [ 12 20 0 0], v00000000021e7a80_0, L_00000000021f5ff8;
L_0000000002258620 .cmp/eq 32, L_0000000002259200, L_00000000021f6040;
L_0000000002258da0 .functor MUXZ 52, L_0000000002259480, L_0000000002258ee0, L_0000000002258620, C4<>;
L_0000000002258300 .functor MUXZ 52, L_0000000002258da0, v00000000021e8160_0, v00000000021e76c0_0, C4<>;
L_00000000022588a0 .part v00000000021ecac0_0, 0, 53;
L_00000000022592a0 .concat [ 53 1 54 0], L_00000000022588a0, v00000000021eb940_0, v00000000021ecf20_0;
L_0000000002258b20 .part v00000000021ebf80_0, 52, 56;
L_00000000022597a0 .part v00000000021ecf20_0, 0, 1;
L_0000000002259840 .part v00000000021ecac0_0, 0, 53;
L_00000000022590c0 .concat [ 1 53 1 1], L_00000000021f6088, L_0000000002259840, v00000000021eb940_0, L_00000000022597a0;
L_0000000002258d00 .part v00000000021ecac0_0, 0, 53;
L_0000000002258580 .concat [ 2 53 1 0], L_00000000021f60d0, L_0000000002258d00, v00000000021eb940_0;
L_00000000022586c0 .functor MUXZ 56, L_0000000002258580, L_00000000022590c0, L_0000000002259020, C4<>;
L_0000000002258c60 .concat [ 12 20 0 0], v00000000021e7a80_0, L_00000000021f6118;
L_0000000002259520 .cmp/eq 32, L_0000000002258c60, L_00000000021f6160;
L_0000000002258bc0 .functor MUXZ 56, L_00000000022586c0, L_00000000022590c0, L_0000000002259520, C4<>;
L_0000000002258f80 .functor MUXZ 56, L_0000000002258bc0, L_0000000002258b20, v00000000021e76c0_0, C4<>;
L_00000000022589e0 .reduce/or v00000000021e8340_0;
L_00000000022595c0 .part L_0000000002258f80, 0, 55;
L_0000000002259160 .reduce/or L_00000000022595c0;
L_0000000002259700 .part L_0000000002258f80, 55, 1;
LS_0000000002258440_0_0 .concat [ 1 1 52 1], L_0000000002259160, L_0000000002259700, L_0000000002258300, L_00000000022589e0;
LS_0000000002258440_0_4 .concat [ 1 0 0 0], L_00000000021f61a8;
L_0000000002258440 .concat [ 55 1 0 0], LS_0000000002258440_0_0, LS_0000000002258440_0_4;
S_00000000006f17b0 .scope module, "u5" "fpu_round" 4 148, 9 38 0, S_000000000218ca50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 2 "round_mode"
    .port_info 4 /INPUT 1 "sign_term"
    .port_info 5 /INPUT 56 "mantissa_term"
    .port_info 6 /INPUT 12 "exponent_term"
    .port_info 7 /OUTPUT 64 "round_out"
    .port_info 8 /OUTPUT 12 "exponent_final"
L_0000000002142ad0 .functor AND 1, L_0000000002258760, L_00000000022593e0, C4<1>, C4<1>;
L_0000000002142590 .functor AND 1, L_0000000002259660, L_00000000022584e0, C4<1>, C4<1>;
L_0000000002142c90 .functor AND 1, v00000000021f5580_0, L_0000000002258a80, C4<1>, C4<1>;
L_0000000002142e50 .functor AND 1, L_0000000002258760, L_0000000002142ad0, C4<1>, C4<1>;
L_0000000002142ec0 .functor AND 1, L_0000000002259340, L_0000000002142590, C4<1>, C4<1>;
L_0000000002142fa0 .functor OR 1, L_0000000002142e50, L_0000000002142ec0, C4<0>, C4<0>;
L_0000000002142f30 .functor AND 1, L_00000000022581c0, L_0000000002142c90, C4<1>, C4<1>;
L_0000000002142440 .functor OR 1, L_0000000002142fa0, L_0000000002142f30, C4<0>, C4<0>;
L_00000000021f62c8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000000021ec160_0 .net/2u *"_s10", 1 0, L_00000000021f62c8;  1 drivers
L_00000000021f6310 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000000021eca20_0 .net/2u *"_s14", 1 0, L_00000000021f6310;  1 drivers
v00000000021ec700_0 .net *"_s19", 0 0, L_00000000022593e0;  1 drivers
L_00000000021f6238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000021eba80_0 .net/2u *"_s2", 1 0, L_00000000021f6238;  1 drivers
v00000000021ec340_0 .net *"_s23", 0 0, L_0000000002259660;  1 drivers
v00000000021ec980_0 .net *"_s25", 1 0, L_0000000002258260;  1 drivers
v00000000021ec7a0_0 .net *"_s27", 0 0, L_00000000022584e0;  1 drivers
v00000000021ec3e0_0 .net *"_s31", 1 0, L_0000000002258940;  1 drivers
v00000000021ecb60_0 .net *"_s33", 0 0, L_0000000002258a80;  1 drivers
v00000000021ecc00_0 .net *"_s36", 0 0, L_0000000002142e50;  1 drivers
v00000000021ecd40_0 .net *"_s38", 0 0, L_0000000002142ec0;  1 drivers
v00000000021ecca0_0 .net *"_s40", 0 0, L_0000000002142fa0;  1 drivers
v00000000021ecde0_0 .net *"_s42", 0 0, L_0000000002142f30;  1 drivers
L_00000000021f6280 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000000021ece80_0 .net/2u *"_s6", 1 0, L_00000000021f6280;  1 drivers
v00000000021ebb20_0 .net "clk", 0 0, v00000000021f1de0_0;  alias, 1 drivers
v00000000021eacc0_0 .net "enable", 0 0, v00000000021eff90_0;  1 drivers
v00000000021e9c80_0 .var "exponent_final", 11 0;
v00000000021ea7c0_0 .var "exponent_round", 11 0;
v00000000021ea540_0 .net "exponent_term", 11 0, v00000000021f05d0_0;  1 drivers
v00000000021ea400_0 .net "mantissa_term", 55 0, v00000000021f0ad0_0;  1 drivers
v00000000021e9be0_0 .net "round_mode", 1 0, v00000000021f5760_0;  1 drivers
v00000000021eb1c0_0 .net "round_nearest", 0 0, L_0000000002258760;  1 drivers
v00000000021eab80_0 .net "round_nearest_trigger", 0 0, L_0000000002142ad0;  1 drivers
v00000000021e96e0_0 .var "round_out", 63 0;
v00000000021e9a00_0 .net "round_to_neg_inf", 0 0, L_00000000022581c0;  1 drivers
v00000000021e9140_0 .net "round_to_neg_inf_trigger", 0 0, L_0000000002142c90;  1 drivers
v00000000021e91e0_0 .net "round_to_pos_inf", 0 0, L_0000000002259340;  1 drivers
v00000000021eb6c0_0 .net "round_to_pos_inf_trigger", 0 0, L_0000000002142590;  1 drivers
v00000000021eac20_0 .net "round_to_zero", 0 0, L_0000000002258e40;  1 drivers
v00000000021eb260_0 .net "round_trigger", 0 0, L_0000000002142440;  1 drivers
L_00000000021f61f0 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000021ea360_0 .net "rounding_amount", 55 0, L_00000000021f61f0;  1 drivers
v00000000021ea680_0 .net "rst", 0 0, v00000000021f4d60_0;  alias, 1 drivers
v00000000021ea4a0_0 .net "sign_term", 0 0, v00000000021f5580_0;  1 drivers
v00000000021e9280_0 .var "sum_final", 55 0;
v00000000021eb760_0 .var "sum_round", 55 0;
v00000000021eb120_0 .var "sum_round_2", 55 0;
v00000000021ea5e0_0 .net "sum_round_overflow", 0 0, L_0000000002258080;  1 drivers
L_0000000002258760 .cmp/eq 2, v00000000021f5760_0, L_00000000021f6238;
L_0000000002258e40 .cmp/eq 2, v00000000021f5760_0, L_00000000021f6280;
L_0000000002259340 .cmp/eq 2, v00000000021f5760_0, L_00000000021f62c8;
L_00000000022581c0 .cmp/eq 2, v00000000021f5760_0, L_00000000021f6310;
L_00000000022593e0 .part v00000000021f0ad0_0, 1, 1;
L_0000000002259660 .reduce/nor v00000000021f5580_0;
L_0000000002258260 .part v00000000021f0ad0_0, 0, 2;
L_00000000022584e0 .reduce/or L_0000000002258260;
L_0000000002258940 .part v00000000021f0ad0_0, 0, 2;
L_0000000002258a80 .reduce/or L_0000000002258940;
L_0000000002258080 .part v00000000021eb760_0, 55, 1;
S_000000000070d690 .scope module, "u6" "fpu_exceptions" 4 152, 10 38 0, S_000000000218ca50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 2 "rmode"
    .port_info 4 /INPUT 64 "opa"
    .port_info 5 /INPUT 64 "opb"
    .port_info 6 /INPUT 64 "in_except"
    .port_info 7 /INPUT 12 "exponent_in"
    .port_info 8 /INPUT 2 "mantissa_in"
    .port_info 9 /INPUT 3 "fpu_op"
    .port_info 10 /OUTPUT 64 "out"
    .port_info 11 /OUTPUT 1 "ex_enable"
    .port_info 12 /OUTPUT 1 "underflow"
    .port_info 13 /OUTPUT 1 "overflow"
    .port_info 14 /OUTPUT 1 "inexact"
    .port_info 15 /OUTPUT 1 "exception"
    .port_info 16 /OUTPUT 1 "invalid"
v00000000021e9d20_0 .var "NaN_input", 0 0;
v00000000021e9500_0 .var "NaN_out_trigger", 0 0;
v00000000021e9460_0 .var "NaN_output", 62 0;
v00000000021ead60_0 .var "NaN_output_0", 62 0;
v00000000021eb300_0 .var "SNaN_input", 0 0;
v00000000021ea720_0 .var "SNaN_trigger", 0 0;
v00000000021eb3a0_0 .var "a_NaN", 0 0;
v00000000021e95a0_0 .var "add", 0 0;
v00000000021eb080_0 .var "add_inf", 0 0;
v00000000021ea860_0 .var "addsub_inf", 0 0;
v00000000021e93c0_0 .var "addsub_inf_invalid", 0 0;
v00000000021e9f00_0 .net "clk", 0 0, v00000000021f1de0_0;  alias, 1 drivers
v00000000021ea900_0 .var "div_0_by_0", 0 0;
v00000000021eb440_0 .var "div_by_0", 0 0;
v00000000021eb4e0_0 .var "div_by_inf", 0 0;
v00000000021e9780_0 .var "div_inf", 0 0;
v00000000021eb800_0 .var "div_inf_by_inf", 0 0;
v00000000021e9dc0_0 .var "div_uf", 0 0;
v00000000021e9e60_0 .var "divide", 0 0;
v00000000021ea9a0_0 .net "enable", 0 0, v00000000021eff90_0;  alias, 1 drivers
v00000000021eaa40_0 .var "enable_trigger", 0 0;
v00000000021e9640_0 .var "ex_enable", 0 0;
v00000000021eb580_0 .var "except_trigger", 0 0;
v00000000021eaae0_0 .var "exception", 0 0;
L_00000000021f63a0 .functor BUFT 1, C4<11111111110>, C4<0>, C4<0>, C4<0>;
v00000000021e9fa0_0 .net "exp_2046", 10 0, L_00000000021f63a0;  1 drivers
L_00000000021f6358 .functor BUFT 1, C4<11111111111>, C4<0>, C4<0>, C4<0>;
v00000000021ea2c0_0 .net "exp_2047", 10 0, L_00000000021f6358;  1 drivers
v00000000021ea040_0 .net "exponent_in", 11 0, v00000000021e9c80_0;  alias, 1 drivers
v00000000021eb8a0_0 .net "fpu_op", 2 0, v00000000021f0a30_0;  alias, 1 drivers
v00000000021ea0e0_0 .var "in_et_zero", 0 0;
v00000000021ea180_0 .net "in_except", 63 0, v00000000021e96e0_0;  alias, 1 drivers
v00000000021ea220_0 .var "inexact", 0 0;
v00000000021eae00_0 .var "inexact_trigger", 0 0;
v00000000021e9320_0 .var "inf_round_down", 62 0;
v00000000021e9820_0 .var "inf_round_down_trigger", 0 0;
v00000000021e98c0_0 .var "input_et_zero", 0 0;
v00000000021eaea0_0 .var "invalid", 0 0;
v00000000021e9b40_0 .var "invalid_trigger", 0 0;
v00000000021eb620_0 .net "mantissa_in", 1 0, L_0000000002258120;  1 drivers
L_00000000021f63e8 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v00000000021e9960_0 .net "mantissa_max", 51 0, L_00000000021f63e8;  1 drivers
v00000000021e9aa0_0 .var "mul_0_by_inf", 0 0;
v00000000021eaf40_0 .var "mul_inf", 0 0;
v00000000021eafe0_0 .var "mul_uf", 0 0;
v00000000021ef810_0 .var "multiply", 0 0;
v00000000021ef770_0 .net "opa", 63 0, v00000000021f0990_0;  alias, 1 drivers
v00000000021edab0_0 .var "opa_QNaN", 0 0;
v00000000021eeff0_0 .var "opa_SNaN", 0 0;
v00000000021ee0f0_0 .var "opa_et_zero", 0 0;
v00000000021ee4b0_0 .var "opa_inf", 0 0;
v00000000021eed70_0 .var "opa_neg_inf", 0 0;
v00000000021ef8b0_0 .var "opa_pos_inf", 0 0;
v00000000021ed1f0_0 .net "opb", 63 0, v00000000021f02b0_0;  alias, 1 drivers
v00000000021ee190_0 .var "opb_QNaN", 0 0;
v00000000021edf10_0 .var "opb_SNaN", 0 0;
v00000000021ee730_0 .var "opb_et_zero", 0 0;
v00000000021ed970_0 .var "opb_inf", 0 0;
v00000000021ee5f0_0 .var "opb_neg_inf", 0 0;
v00000000021ee690_0 .var "opb_pos_inf", 0 0;
v00000000021eeaf0_0 .var "out", 63 0;
v00000000021ed3d0_0 .var "out_0", 63 0;
v00000000021ef450_0 .var "out_1", 63 0;
v00000000021edd30_0 .var "out_2", 63 0;
v00000000021eee10_0 .var "out_inf", 62 0;
v00000000021ee550_0 .var "out_inf_trigger", 0 0;
v00000000021ee2d0_0 .var "out_neg_inf", 0 0;
v00000000021ee7d0_0 .var "out_pos_inf", 0 0;
v00000000021ed150_0 .var "overflow", 0 0;
v00000000021ed290_0 .var "overflow_trigger", 0 0;
v00000000021ee910_0 .net "rmode", 1 0, v00000000021f5760_0;  alias, 1 drivers
v00000000021eea50_0 .var "round_nearest", 0 0;
v00000000021ee870_0 .var "round_to_neg_inf", 0 0;
v00000000021edfb0_0 .var "round_to_pos_inf", 0 0;
v00000000021ee9b0_0 .var "round_to_zero", 0 0;
v00000000021eeb90_0 .net "rst", 0 0, v00000000021f4d60_0;  alias, 1 drivers
v00000000021ed830_0 .var "sub_inf", 0 0;
v00000000021ef630_0 .var "subtract", 0 0;
v00000000021ef090_0 .var "underflow", 0 0;
v00000000021ee410_0 .var "underflow_trigger", 0 0;
    .scope S_000000000070e890;
T_0 ;
    %wait E_0000000002175fd0;
    %load/vec4 v00000000021605f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002161450_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000000002162030_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000000021618b0_0, 0;
    %pushi/vec4 0, 0, 52;
    %assign/vec4 v0000000002161d10_0, 0;
    %pushi/vec4 0, 0, 52;
    %assign/vec4 v0000000002160af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021619f0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000000002161130_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000000002161310_0, 0;
    %pushi/vec4 0, 0, 52;
    %assign/vec4 v0000000002161270_0, 0;
    %pushi/vec4 0, 0, 52;
    %assign/vec4 v0000000002161810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002161590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021620d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021611d0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000000002160730_0, 0;
    %pushi/vec4 0, 0, 56;
    %assign/vec4 v0000000002160a50_0, 0;
    %pushi/vec4 0, 0, 56;
    %assign/vec4 v0000000002161bd0_0, 0;
    %pushi/vec4 0, 0, 56;
    %assign/vec4 v00000000021607d0_0, 0;
    %pushi/vec4 0, 0, 56;
    %assign/vec4 v0000000002160370_0, 0;
    %pushi/vec4 0, 0, 56;
    %assign/vec4 v0000000002160c30_0, 0;
    %pushi/vec4 0, 0, 56;
    %assign/vec4 v0000000002160cd0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000000002160ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002161f90_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000000002161090_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000021614f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000000021613b0_0;
    %parti/s 1, 63, 7;
    %assign/vec4 v0000000002161450_0, 0;
    %load/vec4 v00000000021613b0_0;
    %parti/s 11, 52, 7;
    %assign/vec4 v0000000002162030_0, 0;
    %load/vec4 v0000000002160230_0;
    %parti/s 11, 52, 7;
    %assign/vec4 v00000000021618b0_0, 0;
    %load/vec4 v00000000021613b0_0;
    %parti/s 52, 0, 2;
    %assign/vec4 v0000000002161d10_0, 0;
    %load/vec4 v0000000002160230_0;
    %parti/s 52, 0, 2;
    %assign/vec4 v0000000002160af0_0, 0;
    %load/vec4 v00000000021618b0_0;
    %load/vec4 v0000000002162030_0;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v00000000021619f0_0, 0;
    %load/vec4 v00000000021619f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %load/vec4 v00000000021618b0_0;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v0000000002162030_0;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %assign/vec4 v0000000002161130_0, 0;
    %load/vec4 v00000000021619f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %load/vec4 v0000000002162030_0;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v00000000021618b0_0;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %assign/vec4 v0000000002161310_0, 0;
    %load/vec4 v00000000021619f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %load/vec4 v0000000002160af0_0;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %load/vec4 v0000000002161d10_0;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %assign/vec4 v0000000002161270_0, 0;
    %load/vec4 v00000000021619f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.10, 8;
    %load/vec4 v0000000002161d10_0;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %load/vec4 v0000000002160af0_0;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %assign/vec4 v0000000002161810_0, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002161130_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %nor/r;
    %assign/vec4 v0000000002161590_0, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002161310_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %nor/r;
    %assign/vec4 v00000000021620d0_0, 0;
    %load/vec4 v0000000002161590_0;
    %load/vec4 v00000000021620d0_0;
    %nor/r;
    %and;
    %assign/vec4 v00000000021611d0_0, 0;
    %load/vec4 v0000000002161310_0;
    %load/vec4 v0000000002161130_0;
    %sub;
    %load/vec4 v00000000021611d0_0;
    %pad/u 11;
    %sub;
    %assign/vec4 v0000000002160730_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000021620d0_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002161810_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0000000002160a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000002161590_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002161270_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0000000002161bd0_0, 0;
    %load/vec4 v0000000002161bd0_0;
    %ix/getv 4, v0000000002160730_0;
    %shiftr 4;
    %assign/vec4 v00000000021607d0_0, 0;
    %load/vec4 v0000000002161e50_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.12, 8;
    %load/vec4 v00000000021602d0_0;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v00000000021607d0_0;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %assign/vec4 v0000000002160370_0, 0;
    %load/vec4 v0000000002160a50_0;
    %load/vec4 v0000000002160370_0;
    %add;
    %assign/vec4 v0000000002160c30_0, 0;
    %load/vec4 v0000000002141890_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.14, 8;
    %load/vec4 v0000000002160c30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %load/vec4 v0000000002160c30_0;
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %assign/vec4 v0000000002160cd0_0, 0;
    %load/vec4 v0000000002141890_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.16, 8;
    %load/vec4 v0000000002161310_0;
    %addi 1, 0, 11;
    %jmp/1 T_0.17, 8;
T_0.16 ; End of true expr.
    %load/vec4 v0000000002161310_0;
    %jmp/0 T_0.17, 8;
 ; End of false expr.
    %blend;
T_0.17;
    %assign/vec4 v0000000002160ff0_0, 0;
    %load/vec4 v0000000002160870_0;
    %load/vec4 v00000000021620d0_0;
    %and;
    %assign/vec4 v0000000002161f90_0, 0;
    %load/vec4 v0000000002161f90_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.18, 8;
    %load/vec4 v0000000002160ff0_0;
    %addi 1, 0, 11;
    %jmp/1 T_0.19, 8;
T_0.18 ; End of true expr.
    %load/vec4 v0000000002160ff0_0;
    %jmp/0 T_0.19, 8;
 ; End of false expr.
    %blend;
T_0.19;
    %assign/vec4 v0000000002161090_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000070c870;
T_1 ;
    %wait E_0000000002175fd0;
    %load/vec4 v00000000021e2b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000000021e2950_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000000021e15f0_0, 0;
    %pushi/vec4 0, 0, 52;
    %assign/vec4 v00000000021e2090_0, 0;
    %pushi/vec4 0, 0, 52;
    %assign/vec4 v00000000021e2130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e2630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e2590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e2e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e29f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e1af0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000000021e1b90_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000000021e1ff0_0, 0;
    %pushi/vec4 0, 0, 52;
    %assign/vec4 v00000000021e23b0_0, 0;
    %pushi/vec4 0, 0, 52;
    %assign/vec4 v00000000021e21d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e1d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e2f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e10f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e2bd0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000000021e24f0_0, 0;
    %pushi/vec4 0, 0, 55;
    %assign/vec4 v00000000021e1190_0, 0;
    %pushi/vec4 0, 0, 55;
    %assign/vec4 v00000000021e14b0_0, 0;
    %pushi/vec4 0, 0, 55;
    %assign/vec4 v00000000021e1230_0, 0;
    %pushi/vec4 0, 0, 55;
    %assign/vec4 v00000000021e1870_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000000021e2810_0, 0;
    %pushi/vec4 0, 0, 55;
    %assign/vec4 v00000000021e28b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e1550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e2270_0, 0;
    %pushi/vec4 0, 0, 55;
    %assign/vec4 v00000000021e1370_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000000021e2310_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000000021e2a90_0, 0;
    %pushi/vec4 0, 0, 56;
    %assign/vec4 v00000000021e1cd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000021e12d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000000021e2450_0;
    %parti/s 11, 52, 7;
    %assign/vec4 v00000000021e2950_0, 0;
    %load/vec4 v00000000021e2d10_0;
    %parti/s 11, 52, 7;
    %assign/vec4 v00000000021e15f0_0, 0;
    %load/vec4 v00000000021e2450_0;
    %parti/s 52, 0, 2;
    %assign/vec4 v00000000021e2090_0, 0;
    %load/vec4 v00000000021e2d10_0;
    %parti/s 52, 0, 2;
    %assign/vec4 v00000000021e2130_0, 0;
    %load/vec4 v00000000021e15f0_0;
    %load/vec4 v00000000021e2950_0;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v00000000021e2630_0, 0;
    %load/vec4 v00000000021e2950_0;
    %load/vec4 v00000000021e15f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000021e2590_0, 0;
    %load/vec4 v00000000021e2130_0;
    %load/vec4 v00000000021e2090_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v00000000021e2e50_0, 0;
    %load/vec4 v00000000021e2630_0;
    %load/vec4 v00000000021e2590_0;
    %load/vec4 v00000000021e2e50_0;
    %and;
    %or;
    %assign/vec4 v00000000021e29f0_0, 0;
    %load/vec4 v00000000021e29f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.4, 8;
    %load/vec4 v00000000021e2450_0;
    %parti/s 1, 63, 7;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %load/vec4 v00000000021e2d10_0;
    %parti/s 1, 63, 7;
    %nor/r;
    %load/vec4 v00000000021e1690_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %assign/vec4 v00000000021e1af0_0, 0;
    %load/vec4 v00000000021e29f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %load/vec4 v00000000021e15f0_0;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %load/vec4 v00000000021e2950_0;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %assign/vec4 v00000000021e1b90_0, 0;
    %load/vec4 v00000000021e29f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.8, 8;
    %load/vec4 v00000000021e2950_0;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %load/vec4 v00000000021e15f0_0;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %assign/vec4 v00000000021e1ff0_0, 0;
    %load/vec4 v00000000021e29f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.10, 8;
    %load/vec4 v00000000021e2130_0;
    %jmp/1 T_1.11, 8;
T_1.10 ; End of true expr.
    %load/vec4 v00000000021e2090_0;
    %jmp/0 T_1.11, 8;
 ; End of false expr.
    %blend;
T_1.11;
    %assign/vec4 v00000000021e23b0_0, 0;
    %load/vec4 v00000000021e29f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.12, 8;
    %load/vec4 v00000000021e2090_0;
    %jmp/1 T_1.13, 8;
T_1.12 ; End of true expr.
    %load/vec4 v00000000021e2130_0;
    %jmp/0 T_1.13, 8;
 ; End of false expr.
    %blend;
T_1.13;
    %assign/vec4 v00000000021e21d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000021e1b90_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %nor/r;
    %assign/vec4 v00000000021e1d70_0, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000021e1ff0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %nor/r;
    %assign/vec4 v00000000021e2f90_0, 0;
    %load/vec4 v00000000021e1d70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000021e2f90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v00000000021e10f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000021e1b90_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v00000000021e23b0_0;
    %or/r;
    %or;
    %assign/vec4 v00000000021e2bd0_0, 0;
    %load/vec4 v00000000021e1ff0_0;
    %load/vec4 v00000000021e1b90_0;
    %sub;
    %load/vec4 v00000000021e10f0_0;
    %pad/u 11;
    %sub;
    %assign/vec4 v00000000021e24f0_0, 0;
    %load/vec4 v00000000021e2f90_0;
    %nor/r;
    %load/vec4 v00000000021e21d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v00000000021e1190_0, 0;
    %load/vec4 v00000000021e1d70_0;
    %nor/r;
    %load/vec4 v00000000021e23b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v00000000021e14b0_0, 0;
    %load/vec4 v00000000021e14b0_0;
    %ix/getv 4, v00000000021e24f0_0;
    %shiftr 4;
    %assign/vec4 v00000000021e1230_0, 0;
    %load/vec4 v00000000021e1e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.14, 8;
    %load/vec4 v00000000021e1410_0;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %load/vec4 v00000000021e1230_0;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %assign/vec4 v00000000021e1870_0, 0;
    %load/vec4 v00000000021e1f50_0;
    %assign/vec4 v00000000021e2810_0, 0;
    %load/vec4 v00000000021e1190_0;
    %load/vec4 v00000000021e1870_0;
    %sub;
    %assign/vec4 v00000000021e28b0_0, 0;
    %load/vec4 v00000000021e1ff0_0;
    %load/vec4 v00000000021e2810_0;
    %pad/u 11;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v00000000021e1550_0, 0;
    %load/vec4 v00000000021e2810_0;
    %pad/u 32;
    %pushi/vec4 55, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000021e2270_0, 0;
    %load/vec4 v00000000021e1550_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.16, 8;
    %load/vec4 v00000000021e28b0_0;
    %ix/getv 4, v00000000021e1ff0_0;
    %shiftl 4;
    %jmp/1 T_1.17, 8;
T_1.16 ; End of true expr.
    %load/vec4 v00000000021e28b0_0;
    %ix/getv 4, v00000000021e2810_0;
    %shiftl 4;
    %jmp/0 T_1.17, 8;
 ; End of false expr.
    %blend;
T_1.17;
    %assign/vec4 v00000000021e1370_0, 0;
    %load/vec4 v00000000021e1550_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.18, 8;
    %pushi/vec4 0, 0, 11;
    %jmp/1 T_1.19, 8;
T_1.18 ; End of true expr.
    %load/vec4 v00000000021e1ff0_0;
    %load/vec4 v00000000021e2810_0;
    %pad/u 11;
    %sub;
    %jmp/0 T_1.19, 8;
 ; End of false expr.
    %blend;
T_1.19;
    %assign/vec4 v00000000021e2310_0, 0;
    %load/vec4 v00000000021e2270_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.20, 8;
    %pushi/vec4 0, 0, 11;
    %jmp/1 T_1.21, 8;
T_1.20 ; End of true expr.
    %load/vec4 v00000000021e2310_0;
    %jmp/0 T_1.21, 8;
 ; End of false expr.
    %blend;
T_1.21;
    %assign/vec4 v00000000021e2a90_0, 0;
    %load/vec4 v00000000021e1730_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.22, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000021e1370_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_1.23, 8;
T_1.22 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000021e1370_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_1.23, 8;
 ; End of false expr.
    %blend;
T_1.23;
    %assign/vec4 v00000000021e1cd0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000070c870;
T_2 ;
    %wait E_00000000021753d0;
    %load/vec4 v00000000021e28b0_0;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 32;
    %concati/vec4 0, 8388607, 23;
    %cmp/x;
    %jmp/1 T_2.0, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 33;
    %concati/vec4 0, 4194303, 22;
    %cmp/x;
    %jmp/1 T_2.1, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 34;
    %concati/vec4 0, 2097151, 21;
    %cmp/x;
    %jmp/1 T_2.2, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 35;
    %concati/vec4 0, 1048575, 20;
    %cmp/x;
    %jmp/1 T_2.3, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 36;
    %concati/vec4 0, 524287, 19;
    %cmp/x;
    %jmp/1 T_2.4, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 37;
    %concati/vec4 0, 262143, 18;
    %cmp/x;
    %jmp/1 T_2.5, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 38;
    %concati/vec4 0, 131071, 17;
    %cmp/x;
    %jmp/1 T_2.6, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 39;
    %concati/vec4 0, 65535, 16;
    %cmp/x;
    %jmp/1 T_2.7, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 40;
    %concati/vec4 0, 32767, 15;
    %cmp/x;
    %jmp/1 T_2.8, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 41;
    %concati/vec4 0, 16383, 14;
    %cmp/x;
    %jmp/1 T_2.9, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 42;
    %concati/vec4 0, 8191, 13;
    %cmp/x;
    %jmp/1 T_2.10, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 43;
    %concati/vec4 0, 4095, 12;
    %cmp/x;
    %jmp/1 T_2.11, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 44;
    %concati/vec4 0, 2047, 11;
    %cmp/x;
    %jmp/1 T_2.12, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 45;
    %concati/vec4 0, 1023, 10;
    %cmp/x;
    %jmp/1 T_2.13, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 46;
    %concati/vec4 0, 511, 9;
    %cmp/x;
    %jmp/1 T_2.14, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 47;
    %concati/vec4 0, 255, 8;
    %cmp/x;
    %jmp/1 T_2.15, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 48;
    %concati/vec4 0, 127, 7;
    %cmp/x;
    %jmp/1 T_2.16, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 49;
    %concati/vec4 0, 63, 6;
    %cmp/x;
    %jmp/1 T_2.17, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 50;
    %concati/vec4 0, 31, 5;
    %cmp/x;
    %jmp/1 T_2.18, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 51;
    %concati/vec4 0, 15, 4;
    %cmp/x;
    %jmp/1 T_2.19, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 52;
    %concati/vec4 0, 7, 3;
    %cmp/x;
    %jmp/1 T_2.20, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 53;
    %concati/vec4 0, 3, 2;
    %cmp/x;
    %jmp/1 T_2.21, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 54;
    %concati/vec4 0, 1, 1;
    %cmp/x;
    %jmp/1 T_2.22, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 55;
    %cmp/x;
    %jmp/1 T_2.23, 4;
    %dup/vec4;
    %pushi/vec4 1073741824, 1073741823, 55;
    %cmp/x;
    %jmp/1 T_2.24, 4;
    %dup/vec4;
    %pushi/vec4 536870912, 536870911, 55;
    %cmp/x;
    %jmp/1 T_2.25, 4;
    %dup/vec4;
    %pushi/vec4 268435456, 268435455, 55;
    %cmp/x;
    %jmp/1 T_2.26, 4;
    %dup/vec4;
    %pushi/vec4 134217728, 134217727, 55;
    %cmp/x;
    %jmp/1 T_2.27, 4;
    %dup/vec4;
    %pushi/vec4 67108864, 67108863, 55;
    %cmp/x;
    %jmp/1 T_2.28, 4;
    %dup/vec4;
    %pushi/vec4 33554432, 33554431, 55;
    %cmp/x;
    %jmp/1 T_2.29, 4;
    %dup/vec4;
    %pushi/vec4 16777216, 16777215, 55;
    %cmp/x;
    %jmp/1 T_2.30, 4;
    %dup/vec4;
    %pushi/vec4 8388608, 8388607, 55;
    %cmp/x;
    %jmp/1 T_2.31, 4;
    %dup/vec4;
    %pushi/vec4 4194304, 4194303, 55;
    %cmp/x;
    %jmp/1 T_2.32, 4;
    %dup/vec4;
    %pushi/vec4 2097152, 2097151, 55;
    %cmp/x;
    %jmp/1 T_2.33, 4;
    %dup/vec4;
    %pushi/vec4 1048576, 1048575, 55;
    %cmp/x;
    %jmp/1 T_2.34, 4;
    %dup/vec4;
    %pushi/vec4 524288, 524287, 55;
    %cmp/x;
    %jmp/1 T_2.35, 4;
    %dup/vec4;
    %pushi/vec4 262144, 262143, 55;
    %cmp/x;
    %jmp/1 T_2.36, 4;
    %dup/vec4;
    %pushi/vec4 131072, 131071, 55;
    %cmp/x;
    %jmp/1 T_2.37, 4;
    %dup/vec4;
    %pushi/vec4 65536, 65535, 55;
    %cmp/x;
    %jmp/1 T_2.38, 4;
    %dup/vec4;
    %pushi/vec4 32768, 32767, 55;
    %cmp/x;
    %jmp/1 T_2.39, 4;
    %dup/vec4;
    %pushi/vec4 16384, 16383, 55;
    %cmp/x;
    %jmp/1 T_2.40, 4;
    %dup/vec4;
    %pushi/vec4 8192, 8191, 55;
    %cmp/x;
    %jmp/1 T_2.41, 4;
    %dup/vec4;
    %pushi/vec4 4096, 4095, 55;
    %cmp/x;
    %jmp/1 T_2.42, 4;
    %dup/vec4;
    %pushi/vec4 2048, 2047, 55;
    %cmp/x;
    %jmp/1 T_2.43, 4;
    %dup/vec4;
    %pushi/vec4 1024, 1023, 55;
    %cmp/x;
    %jmp/1 T_2.44, 4;
    %dup/vec4;
    %pushi/vec4 512, 511, 55;
    %cmp/x;
    %jmp/1 T_2.45, 4;
    %dup/vec4;
    %pushi/vec4 256, 255, 55;
    %cmp/x;
    %jmp/1 T_2.46, 4;
    %dup/vec4;
    %pushi/vec4 128, 127, 55;
    %cmp/x;
    %jmp/1 T_2.47, 4;
    %dup/vec4;
    %pushi/vec4 64, 63, 55;
    %cmp/x;
    %jmp/1 T_2.48, 4;
    %dup/vec4;
    %pushi/vec4 32, 31, 55;
    %cmp/x;
    %jmp/1 T_2.49, 4;
    %dup/vec4;
    %pushi/vec4 16, 15, 55;
    %cmp/x;
    %jmp/1 T_2.50, 4;
    %dup/vec4;
    %pushi/vec4 8, 7, 55;
    %cmp/x;
    %jmp/1 T_2.51, 4;
    %dup/vec4;
    %pushi/vec4 4, 3, 55;
    %cmp/x;
    %jmp/1 T_2.52, 4;
    %dup/vec4;
    %pushi/vec4 2, 1, 55;
    %cmp/x;
    %jmp/1 T_2.53, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 55;
    %cmp/x;
    %jmp/1 T_2.54, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 55;
    %cmp/x;
    %jmp/1 T_2.55, 4;
    %jmp T_2.56;
T_2.0 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.1 ;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.2 ;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.3 ;
    %pushi/vec4 3, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.4 ;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.5 ;
    %pushi/vec4 5, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.6 ;
    %pushi/vec4 6, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.7 ;
    %pushi/vec4 7, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.8 ;
    %pushi/vec4 8, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.9 ;
    %pushi/vec4 9, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.10 ;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.11 ;
    %pushi/vec4 11, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.12 ;
    %pushi/vec4 12, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.13 ;
    %pushi/vec4 13, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.14 ;
    %pushi/vec4 14, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.15 ;
    %pushi/vec4 15, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.16 ;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.17 ;
    %pushi/vec4 17, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.18 ;
    %pushi/vec4 18, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.19 ;
    %pushi/vec4 19, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.20 ;
    %pushi/vec4 20, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.21 ;
    %pushi/vec4 21, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.22 ;
    %pushi/vec4 22, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.23 ;
    %pushi/vec4 23, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.24 ;
    %pushi/vec4 24, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.25 ;
    %pushi/vec4 25, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.26 ;
    %pushi/vec4 26, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.27 ;
    %pushi/vec4 27, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.28 ;
    %pushi/vec4 28, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.29 ;
    %pushi/vec4 29, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.30 ;
    %pushi/vec4 30, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.31 ;
    %pushi/vec4 31, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.32 ;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.33 ;
    %pushi/vec4 33, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.34 ;
    %pushi/vec4 34, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.35 ;
    %pushi/vec4 35, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.36 ;
    %pushi/vec4 36, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.37 ;
    %pushi/vec4 37, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.38 ;
    %pushi/vec4 38, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.39 ;
    %pushi/vec4 39, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.40 ;
    %pushi/vec4 40, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.41 ;
    %pushi/vec4 41, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.42 ;
    %pushi/vec4 42, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.43 ;
    %pushi/vec4 43, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.44 ;
    %pushi/vec4 44, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.45 ;
    %pushi/vec4 45, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.46 ;
    %pushi/vec4 46, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.47 ;
    %pushi/vec4 47, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.48 ;
    %pushi/vec4 48, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.49 ;
    %pushi/vec4 49, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.50 ;
    %pushi/vec4 50, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.51 ;
    %pushi/vec4 51, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.52 ;
    %pushi/vec4 52, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.53 ;
    %pushi/vec4 53, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.54 ;
    %pushi/vec4 54, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.55 ;
    %pushi/vec4 55, 0, 7;
    %assign/vec4 v00000000021e1f50_0, 0;
    %jmp T_2.56;
T_2.56 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000682530;
T_3 ;
    %wait E_0000000002175fd0;
    %load/vec4 v00000000021e3560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e32e0_0, 0;
    %pushi/vec4 0, 0, 52;
    %assign/vec4 v00000000021e3600_0, 0;
    %pushi/vec4 0, 0, 52;
    %assign/vec4 v00000000021e46e0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000000021e4b40_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000000021e4280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e2db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e17d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e1eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e2c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e43c0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000021e4be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e4320_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000021e3ba0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000021e3ce0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000021e3d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e4460_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000021e3420_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000021e36a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e4f00_0, 0;
    %pushi/vec4 0, 0, 53;
    %assign/vec4 v00000000021e3f60_0, 0;
    %pushi/vec4 0, 0, 53;
    %assign/vec4 v00000000021e4780_0, 0;
    %pushi/vec4 0, 0, 41;
    %assign/vec4 v00000000021e4dc0_0, 0;
    %pushi/vec4 0, 0, 41;
    %assign/vec4 v00000000021e3100_0, 0;
    %pushi/vec4 0, 0, 41;
    %assign/vec4 v00000000021e4d20_0, 0;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v00000000021e4aa0_0, 0;
    %pushi/vec4 0, 0, 34;
    %assign/vec4 v00000000021e39c0_0, 0;
    %pushi/vec4 0, 0, 34;
    %assign/vec4 v00000000021e37e0_0, 0;
    %pushi/vec4 0, 0, 36;
    %assign/vec4 v00000000021e40a0_0, 0;
    %pushi/vec4 0, 0, 29;
    %assign/vec4 v00000000021e3a60_0, 0;
    %pushi/vec4 0, 0, 29;
    %assign/vec4 v00000000021e4e60_0, 0;
    %pushi/vec4 0, 0, 31;
    %assign/vec4 v00000000021e3b00_0, 0;
    %pushi/vec4 0, 0, 42;
    %assign/vec4 v00000000021e3240_0, 0;
    %pushi/vec4 0, 0, 36;
    %assign/vec4 v00000000021e4500_0, 0;
    %pushi/vec4 0, 0, 42;
    %assign/vec4 v00000000021e3e20_0, 0;
    %pushi/vec4 0, 0, 36;
    %assign/vec4 v00000000021e3380_0, 0;
    %pushi/vec4 0, 0, 37;
    %assign/vec4 v00000000021e34c0_0, 0;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v00000000021e3ec0_0, 0;
    %pushi/vec4 0, 0, 30;
    %assign/vec4 v00000000021e4140_0, 0;
    %pushi/vec4 0, 0, 37;
    %assign/vec4 v00000000021e41e0_0, 0;
    %pushi/vec4 0, 0, 31;
    %assign/vec4 v00000000021e59d0_0, 0;
    %pushi/vec4 0, 0, 106;
    %assign/vec4 v00000000021e4820_0, 0;
    %pushi/vec4 0, 0, 106;
    %assign/vec4 v00000000021e4c80_0, 0;
    %pushi/vec4 0, 0, 106;
    %assign/vec4 v00000000021e3c40_0, 0;
    %pushi/vec4 0, 0, 106;
    %assign/vec4 v00000000021e3740_0, 0;
    %pushi/vec4 0, 0, 106;
    %assign/vec4 v00000000021e4000_0, 0;
    %pushi/vec4 0, 0, 106;
    %assign/vec4 v00000000021e3920_0, 0;
    %pushi/vec4 0, 0, 106;
    %assign/vec4 v00000000021e4a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e4fa0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000021e4640_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000021e31a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000021e19b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000000021e48c0_0;
    %parti/s 1, 63, 7;
    %load/vec4 v00000000021e3880_0;
    %parti/s 1, 63, 7;
    %xor;
    %assign/vec4 v00000000021e32e0_0, 0;
    %load/vec4 v00000000021e48c0_0;
    %parti/s 52, 0, 2;
    %assign/vec4 v00000000021e3600_0, 0;
    %load/vec4 v00000000021e3880_0;
    %parti/s 52, 0, 2;
    %assign/vec4 v00000000021e46e0_0, 0;
    %load/vec4 v00000000021e48c0_0;
    %parti/s 11, 52, 7;
    %assign/vec4 v00000000021e4b40_0, 0;
    %load/vec4 v00000000021e3880_0;
    %parti/s 11, 52, 7;
    %assign/vec4 v00000000021e4280_0, 0;
    %load/vec4 v00000000021e4b40_0;
    %or/r;
    %assign/vec4 v00000000021e2db0_0, 0;
    %load/vec4 v00000000021e4280_0;
    %or/r;
    %assign/vec4 v00000000021e17d0_0, 0;
    %load/vec4 v00000000021e48c0_0;
    %parti/s 63, 0, 2;
    %or/r;
    %nor/r;
    %assign/vec4 v00000000021e1eb0_0, 0;
    %load/vec4 v00000000021e3880_0;
    %parti/s 63, 0, 2;
    %or/r;
    %nor/r;
    %assign/vec4 v00000000021e2c70_0, 0;
    %load/vec4 v00000000021e1eb0_0;
    %load/vec4 v00000000021e2c70_0;
    %or;
    %assign/vec4 v00000000021e43c0_0, 0;
    %load/vec4 v00000000021e4b40_0;
    %pad/u 12;
    %load/vec4 v00000000021e4280_0;
    %pad/u 12;
    %add;
    %load/vec4 v00000000021e2db0_0;
    %nor/r;
    %pad/u 12;
    %add;
    %load/vec4 v00000000021e17d0_0;
    %nor/r;
    %pad/u 12;
    %add;
    %assign/vec4 v00000000021e4be0_0, 0;
    %pushi/vec4 1021, 0, 32;
    %load/vec4 v00000000021e4be0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v00000000021e4320_0, 0;
    %pushi/vec4 1022, 0, 12;
    %load/vec4 v00000000021e4be0_0;
    %sub;
    %assign/vec4 v00000000021e3ba0_0, 0;
    %load/vec4 v00000000021e4be0_0;
    %subi 1022, 0, 12;
    %assign/vec4 v00000000021e3ce0_0, 0;
    %load/vec4 v00000000021e4320_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.4, 8;
    %load/vec4 v00000000021e3ce0_0;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %load/vec4 v00000000021e1a50_0;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %assign/vec4 v00000000021e3d80_0, 0;
    %load/vec4 v00000000021e31a0_0;
    %pad/u 12;
    %load/vec4 v00000000021e3d80_0;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v00000000021e4460_0, 0;
    %load/vec4 v00000000021e3d80_0;
    %load/vec4 v00000000021e45a0_0;
    %pad/u 12;
    %sub;
    %assign/vec4 v00000000021e3420_0, 0;
    %load/vec4 v00000000021e4460_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.6, 8;
    %load/vec4 v00000000021e3420_0;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %load/vec4 v00000000021e1a50_0;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %assign/vec4 v00000000021e36a0_0, 0;
    %load/vec4 v00000000021e36a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000021e4f00_0, 0;
    %load/vec4 v00000000021e2db0_0;
    %load/vec4 v00000000021e3600_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000021e3f60_0, 0;
    %load/vec4 v00000000021e17d0_0;
    %load/vec4 v00000000021e46e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000021e4780_0, 0;
    %load/vec4 v00000000021e3f60_0;
    %parti/s 24, 0, 2;
    %pad/u 41;
    %load/vec4 v00000000021e4780_0;
    %parti/s 17, 0, 2;
    %pad/u 41;
    %mul;
    %assign/vec4 v00000000021e4dc0_0, 0;
    %load/vec4 v00000000021e3f60_0;
    %parti/s 24, 0, 2;
    %pad/u 41;
    %load/vec4 v00000000021e4780_0;
    %parti/s 17, 17, 6;
    %pad/u 41;
    %mul;
    %assign/vec4 v00000000021e3100_0, 0;
    %load/vec4 v00000000021e3f60_0;
    %parti/s 24, 0, 2;
    %pad/u 41;
    %load/vec4 v00000000021e4780_0;
    %parti/s 17, 34, 7;
    %pad/u 41;
    %mul;
    %assign/vec4 v00000000021e4d20_0, 0;
    %load/vec4 v00000000021e3f60_0;
    %parti/s 24, 0, 2;
    %pad/u 26;
    %load/vec4 v00000000021e4780_0;
    %parti/s 2, 51, 7;
    %pad/u 26;
    %mul;
    %assign/vec4 v00000000021e4aa0_0, 0;
    %load/vec4 v00000000021e3f60_0;
    %parti/s 17, 24, 6;
    %pad/u 34;
    %load/vec4 v00000000021e4780_0;
    %parti/s 17, 0, 2;
    %pad/u 34;
    %mul;
    %assign/vec4 v00000000021e39c0_0, 0;
    %load/vec4 v00000000021e3f60_0;
    %parti/s 17, 24, 6;
    %pad/u 34;
    %load/vec4 v00000000021e4780_0;
    %parti/s 17, 17, 6;
    %pad/u 34;
    %mul;
    %assign/vec4 v00000000021e37e0_0, 0;
    %load/vec4 v00000000021e3f60_0;
    %parti/s 17, 24, 6;
    %pad/u 36;
    %load/vec4 v00000000021e4780_0;
    %parti/s 19, 34, 7;
    %pad/u 36;
    %mul;
    %assign/vec4 v00000000021e40a0_0, 0;
    %load/vec4 v00000000021e3f60_0;
    %parti/s 12, 41, 7;
    %pad/u 29;
    %load/vec4 v00000000021e4780_0;
    %parti/s 17, 0, 2;
    %pad/u 29;
    %mul;
    %assign/vec4 v00000000021e3a60_0, 0;
    %load/vec4 v00000000021e3f60_0;
    %parti/s 12, 41, 7;
    %pad/u 29;
    %load/vec4 v00000000021e4780_0;
    %parti/s 17, 17, 6;
    %pad/u 29;
    %mul;
    %assign/vec4 v00000000021e4e60_0, 0;
    %load/vec4 v00000000021e3f60_0;
    %parti/s 12, 41, 7;
    %pad/u 31;
    %load/vec4 v00000000021e4780_0;
    %parti/s 19, 34, 7;
    %pad/u 31;
    %mul;
    %assign/vec4 v00000000021e3b00_0, 0;
    %load/vec4 v00000000021e4dc0_0;
    %parti/s 24, 17, 6;
    %pad/u 42;
    %load/vec4 v00000000021e3100_0;
    %pad/u 42;
    %add;
    %assign/vec4 v00000000021e3240_0, 0;
    %load/vec4 v00000000021e3240_0;
    %parti/s 35, 7, 4;
    %pad/u 36;
    %load/vec4 v00000000021e39c0_0;
    %pad/u 36;
    %add;
    %assign/vec4 v00000000021e4500_0, 0;
    %load/vec4 v00000000021e4500_0;
    %parti/s 26, 10, 5;
    %pad/u 42;
    %load/vec4 v00000000021e4d20_0;
    %pad/u 42;
    %add;
    %assign/vec4 v00000000021e3e20_0, 0;
    %load/vec4 v00000000021e3e20_0;
    %parti/s 35, 7, 4;
    %pad/u 36;
    %load/vec4 v00000000021e3a60_0;
    %pad/u 36;
    %add;
    %assign/vec4 v00000000021e3380_0, 0;
    %load/vec4 v00000000021e3380_0;
    %pad/u 37;
    %load/vec4 v00000000021e37e0_0;
    %pad/u 37;
    %add;
    %assign/vec4 v00000000021e34c0_0, 0;
    %load/vec4 v00000000021e34c0_0;
    %parti/s 27, 10, 5;
    %pad/u 28;
    %load/vec4 v00000000021e4aa0_0;
    %pad/u 28;
    %add;
    %assign/vec4 v00000000021e3ec0_0, 0;
    %load/vec4 v00000000021e3ec0_0;
    %parti/s 21, 7, 4;
    %pad/u 30;
    %load/vec4 v00000000021e4e60_0;
    %pad/u 30;
    %add;
    %assign/vec4 v00000000021e4140_0, 0;
    %load/vec4 v00000000021e4140_0;
    %pad/u 37;
    %load/vec4 v00000000021e40a0_0;
    %pad/u 37;
    %add;
    %assign/vec4 v00000000021e41e0_0, 0;
    %load/vec4 v00000000021e41e0_0;
    %parti/s 20, 17, 6;
    %pad/u 31;
    %load/vec4 v00000000021e3b00_0;
    %add;
    %assign/vec4 v00000000021e59d0_0, 0;
    %load/vec4 v00000000021e59d0_0;
    %load/vec4 v00000000021e41e0_0;
    %parti/s 17, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000021e3ec0_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000021e34c0_0;
    %parti/s 10, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000021e3e20_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000021e4500_0;
    %parti/s 10, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000021e3240_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000021e4dc0_0;
    %parti/s 17, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000021e4820_0, 0;
    %load/vec4 v00000000021e4820_0;
    %ix/getv 4, v00000000021e3ba0_0;
    %shiftr 4;
    %assign/vec4 v00000000021e4c80_0, 0;
    %load/vec4 v00000000021e4320_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %load/vec4 v00000000021e4820_0;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %load/vec4 v00000000021e4c80_0;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v00000000021e3c40_0, 0;
    %load/vec4 v00000000021e3c40_0;
    %ix/getv 4, v00000000021e31a0_0;
    %shiftl 4;
    %assign/vec4 v00000000021e3740_0, 0;
    %load/vec4 v00000000021e3c40_0;
    %ix/getv 4, v00000000021e3d80_0;
    %shiftl 4;
    %assign/vec4 v00000000021e4000_0, 0;
    %load/vec4 v00000000021e4460_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %load/vec4 v00000000021e3740_0;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %load/vec4 v00000000021e4000_0;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %assign/vec4 v00000000021e3920_0, 0;
    %load/vec4 v00000000021e4f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %load/vec4 v00000000021e3920_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %load/vec4 v00000000021e3920_0;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %assign/vec4 v00000000021e4a00_0, 0;
    %load/vec4 v00000000021e4a00_0;
    %parti/s 52, 0, 2;
    %or/r;
    %assign/vec4 v00000000021e4fa0_0, 0;
    %load/vec4 v00000000021e43c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %load/vec4 v00000000021e36a0_0;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %assign/vec4 v00000000021e4640_0, 0;
    %load/vec4 v00000000021e45a0_0;
    %assign/vec4 v00000000021e31a0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000682530;
T_4 ;
    %wait E_0000000002175310;
    %load/vec4 v00000000021e4820_0;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 32;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 1023, 10;
    %cmp/x;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 33;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 511, 9;
    %cmp/x;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 34;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 255, 8;
    %cmp/x;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 35;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 127, 7;
    %cmp/x;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 36;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 63, 6;
    %cmp/x;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 37;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 31, 5;
    %cmp/x;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 38;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 15, 4;
    %cmp/x;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 39;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 7, 3;
    %cmp/x;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 40;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 3, 2;
    %cmp/x;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 41;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 1, 1;
    %cmp/x;
    %jmp/1 T_4.9, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 42;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 4294967295, 32;
    %cmp/x;
    %jmp/1 T_4.10, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 43;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 2147483647, 31;
    %cmp/x;
    %jmp/1 T_4.11, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 44;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 1073741823, 30;
    %cmp/x;
    %jmp/1 T_4.12, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 45;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 536870911, 29;
    %cmp/x;
    %jmp/1 T_4.13, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 46;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 268435455, 28;
    %cmp/x;
    %jmp/1 T_4.14, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 47;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 134217727, 27;
    %cmp/x;
    %jmp/1 T_4.15, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 48;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 67108863, 26;
    %cmp/x;
    %jmp/1 T_4.16, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 49;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 33554431, 25;
    %cmp/x;
    %jmp/1 T_4.17, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 50;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 16777215, 24;
    %cmp/x;
    %jmp/1 T_4.18, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 51;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 8388607, 23;
    %cmp/x;
    %jmp/1 T_4.19, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 52;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 4194303, 22;
    %cmp/x;
    %jmp/1 T_4.20, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 53;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 2097151, 21;
    %cmp/x;
    %jmp/1 T_4.21, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 54;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 1048575, 20;
    %cmp/x;
    %jmp/1 T_4.22, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 55;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 524287, 19;
    %cmp/x;
    %jmp/1 T_4.23, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 56;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 262143, 18;
    %cmp/x;
    %jmp/1 T_4.24, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 57;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 131071, 17;
    %cmp/x;
    %jmp/1 T_4.25, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 58;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 65535, 16;
    %cmp/x;
    %jmp/1 T_4.26, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 59;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 32767, 15;
    %cmp/x;
    %jmp/1 T_4.27, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 60;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 16383, 14;
    %cmp/x;
    %jmp/1 T_4.28, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 61;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 8191, 13;
    %cmp/x;
    %jmp/1 T_4.29, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 62;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 4095, 12;
    %cmp/x;
    %jmp/1 T_4.30, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 63;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 2047, 11;
    %cmp/x;
    %jmp/1 T_4.31, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 64;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 1023, 10;
    %cmp/x;
    %jmp/1 T_4.32, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 65;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 511, 9;
    %cmp/x;
    %jmp/1 T_4.33, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 66;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 255, 8;
    %cmp/x;
    %jmp/1 T_4.34, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 67;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 127, 7;
    %cmp/x;
    %jmp/1 T_4.35, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 68;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 63, 6;
    %cmp/x;
    %jmp/1 T_4.36, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 69;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 31, 5;
    %cmp/x;
    %jmp/1 T_4.37, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 70;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 15, 4;
    %cmp/x;
    %jmp/1 T_4.38, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 71;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 7, 3;
    %cmp/x;
    %jmp/1 T_4.39, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 72;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 3, 2;
    %cmp/x;
    %jmp/1 T_4.40, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 73;
    %concati/vec4 0, 4294967295, 32;
    %concati/vec4 0, 1, 1;
    %cmp/x;
    %jmp/1 T_4.41, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 74;
    %concati/vec4 0, 4294967295, 32;
    %cmp/x;
    %jmp/1 T_4.42, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 75;
    %concati/vec4 0, 2147483647, 31;
    %cmp/x;
    %jmp/1 T_4.43, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 76;
    %concati/vec4 0, 1073741823, 30;
    %cmp/x;
    %jmp/1 T_4.44, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 77;
    %concati/vec4 0, 536870911, 29;
    %cmp/x;
    %jmp/1 T_4.45, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 78;
    %concati/vec4 0, 268435455, 28;
    %cmp/x;
    %jmp/1 T_4.46, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 79;
    %concati/vec4 0, 134217727, 27;
    %cmp/x;
    %jmp/1 T_4.47, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 80;
    %concati/vec4 0, 67108863, 26;
    %cmp/x;
    %jmp/1 T_4.48, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 81;
    %concati/vec4 0, 33554431, 25;
    %cmp/x;
    %jmp/1 T_4.49, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 82;
    %concati/vec4 0, 16777215, 24;
    %cmp/x;
    %jmp/1 T_4.50, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 83;
    %concati/vec4 0, 8388607, 23;
    %cmp/x;
    %jmp/1 T_4.51, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 84;
    %concati/vec4 0, 4194303, 22;
    %cmp/x;
    %jmp/1 T_4.52, 4;
    %dup/vec4;
    %pushi/vec4 0, 4294967295, 86;
    %concati/vec4 0, 1048575, 20;
    %cmp/x;
    %jmp/1 T_4.53, 4;
    %jmp T_4.54;
T_4.0 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.1 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.2 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.3 ;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.4 ;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.5 ;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.6 ;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.7 ;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.8 ;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.9 ;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.10 ;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.11 ;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.12 ;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.13 ;
    %pushi/vec4 13, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.14 ;
    %pushi/vec4 14, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.15 ;
    %pushi/vec4 15, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.16 ;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.17 ;
    %pushi/vec4 17, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.18 ;
    %pushi/vec4 18, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.19 ;
    %pushi/vec4 19, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.20 ;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.21 ;
    %pushi/vec4 21, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.22 ;
    %pushi/vec4 22, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.23 ;
    %pushi/vec4 23, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.24 ;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.25 ;
    %pushi/vec4 25, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.26 ;
    %pushi/vec4 26, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.27 ;
    %pushi/vec4 27, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.28 ;
    %pushi/vec4 28, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.29 ;
    %pushi/vec4 29, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.30 ;
    %pushi/vec4 30, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.31 ;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.32 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.33 ;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.34 ;
    %pushi/vec4 34, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.35 ;
    %pushi/vec4 35, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.36 ;
    %pushi/vec4 36, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.37 ;
    %pushi/vec4 37, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.38 ;
    %pushi/vec4 38, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.39 ;
    %pushi/vec4 39, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.40 ;
    %pushi/vec4 40, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.41 ;
    %pushi/vec4 41, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.42 ;
    %pushi/vec4 42, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.43 ;
    %pushi/vec4 43, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.44 ;
    %pushi/vec4 44, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.45 ;
    %pushi/vec4 45, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.46 ;
    %pushi/vec4 46, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.47 ;
    %pushi/vec4 47, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.48 ;
    %pushi/vec4 48, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.49 ;
    %pushi/vec4 49, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.50 ;
    %pushi/vec4 50, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.51 ;
    %pushi/vec4 51, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.52 ;
    %pushi/vec4 52, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.53 ;
    %pushi/vec4 53, 0, 6;
    %assign/vec4 v00000000021e45a0_0, 0;
    %jmp T_4.54;
T_4.54 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000006f1630;
T_5 ;
    %wait E_0000000002175fd0;
    %load/vec4 v00000000021ec020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000021e7c60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000021e5610_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.2, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v00000000021e8340_0;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %assign/vec4 v00000000021e7c60_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000006f1630;
T_6 ;
    %wait E_0000000002175fd0;
    %load/vec4 v00000000021ec020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000021e5b10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000021e7800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 53, 0, 6;
    %assign/vec4 v00000000021e5b10_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000000021e56b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v00000000021e5b10_0;
    %subi 1, 0, 6;
    %assign/vec4 v00000000021e5b10_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000006f1630;
T_7 ;
    %wait E_0000000002175fd0;
    %load/vec4 v00000000021ec020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v00000000021ecf20_0, 0;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v00000000021ecac0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000021ebbc0_0;
    %assign/vec4 v00000000021ecf20_0, 0;
    %load/vec4 v00000000021ebd00_0;
    %assign/vec4 v00000000021ecac0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000006f1630;
T_8 ;
    %wait E_0000000002175fd0;
    %load/vec4 v00000000021ec020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v00000000021ebbc0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000000021e57f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000000021e8fc0_0;
    %load/vec4 v00000000021e8520_0;
    %cmp/u;
    %flag_get/vec4 5;
    %nor/r;
    %ix/load 5, 0, 0;
    %ix/getv 4, v00000000021e6bf0_0;
    %assign/vec4/off/d v00000000021ebbc0_0, 4, 5;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000000006f1630;
T_9 ;
    %wait E_0000000002175fd0;
    %load/vec4 v00000000021ec020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v00000000021ebd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021eb940_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000000021e57f0_0;
    %nor/r;
    %load/vec4 v00000000021e6dd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000000021e8fc0_0;
    %assign/vec4 v00000000021ebd00_0, 0;
    %load/vec4 v00000000021e8fc0_0;
    %load/vec4 v00000000021e8520_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.4, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.5, 8;
T_9.4 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_9.5, 8;
 ; End of false expr.
    %blend;
T_9.5;
    %pad/s 1;
    %assign/vec4 v00000000021eb940_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000006f1630;
T_10 ;
    %wait E_0000000002175fd0;
    %load/vec4 v00000000021ec020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v00000000021e8fc0_0, 0;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v00000000021e8520_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000000021e78a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v00000000021e6790_0;
    %assign/vec4 v00000000021e8fc0_0, 0;
    %load/vec4 v00000000021e71c0_0;
    %assign/vec4 v00000000021e8520_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000000021e57f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v00000000021e8fc0_0;
    %load/vec4 v00000000021e8520_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.6, 8;
    %load/vec4 v00000000021e8fc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_10.7, 8;
T_10.6 ; End of true expr.
    %load/vec4 v00000000021e8fc0_0;
    %load/vec4 v00000000021e8520_0;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/0 T_10.7, 8;
 ; End of false expr.
    %blend;
T_10.7;
    %assign/vec4 v00000000021e8fc0_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000006f1630;
T_11 ;
    %wait E_0000000002175fd0;
    %load/vec4 v00000000021ec020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000021e8200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e7940_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000021e8480_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000021e8980_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000021e74e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000021e8700_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000021e8c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e79e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000021e7bc0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000021e8ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e7b20_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000021e8d40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000021e7120_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000021e7a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e76c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e80c0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000021e8340_0, 0;
    %pushi/vec4 0, 0, 52;
    %assign/vec4 v00000000021e7e40_0, 0;
    %pushi/vec4 0, 0, 52;
    %assign/vec4 v00000000021ec520_0, 0;
    %pushi/vec4 0, 0, 52;
    %assign/vec4 v00000000021e68d0_0, 0;
    %pushi/vec4 0, 0, 52;
    %assign/vec4 v00000000021e85c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000021e7300_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000021e7ee0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000000021ec2a0_0, 0;
    %pushi/vec4 0, 0, 108;
    %assign/vec4 v00000000021ebf80_0, 0;
    %pushi/vec4 0, 0, 52;
    %assign/vec4 v00000000021e5bb0_0, 0;
    %pushi/vec4 0, 0, 52;
    %assign/vec4 v00000000021e7580_0, 0;
    %pushi/vec4 0, 0, 52;
    %assign/vec4 v00000000021e8160_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000000021e82a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000000021e8840_0;
    %addi 1023, 0, 12;
    %assign/vec4 v00000000021e8200_0, 0;
    %load/vec4 v00000000021e8200_0;
    %load/vec4 v00000000021e7260_0;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v00000000021e7940_0, 0;
    %load/vec4 v00000000021e7940_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.4, 8;
    %load/vec4 v00000000021e7260_0;
    %load/vec4 v00000000021e8200_0;
    %sub;
    %jmp/1 T_11.5, 8;
T_11.4 ; End of true expr.
    %pushi/vec4 0, 0, 12;
    %jmp/0 T_11.5, 8;
 ; End of false expr.
    %blend;
T_11.5;
    %assign/vec4 v00000000021e8480_0, 0;
    %load/vec4 v00000000021e8200_0;
    %load/vec4 v00000000021e7260_0;
    %sub;
    %assign/vec4 v00000000021e8980_0, 0;
    %load/vec4 v00000000021e7940_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.6, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_11.7, 8;
T_11.6 ; End of true expr.
    %load/vec4 v00000000021e8980_0;
    %jmp/0 T_11.7, 8;
 ; End of false expr.
    %blend;
T_11.7;
    %assign/vec4 v00000000021e74e0_0, 0;
    %load/vec4 v00000000021e5430_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.8, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %load/vec4 v00000000021e7300_0;
    %pad/u 12;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %assign/vec4 v00000000021e8700_0, 0;
    %load/vec4 v00000000021e6650_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %load/vec4 v00000000021e7ee0_0;
    %pad/u 12;
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %assign/vec4 v00000000021e8c00_0, 0;
    %load/vec4 v00000000021e74e0_0;
    %load/vec4 v00000000021e8700_0;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v00000000021e79e0_0, 0;
    %load/vec4 v00000000021e79e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.12, 8;
    %load/vec4 v00000000021e8700_0;
    %load/vec4 v00000000021e74e0_0;
    %sub;
    %jmp/1 T_11.13, 8;
T_11.12 ; End of true expr.
    %pushi/vec4 0, 0, 12;
    %jmp/0 T_11.13, 8;
 ; End of false expr.
    %blend;
T_11.13;
    %assign/vec4 v00000000021e7bc0_0, 0;
    %load/vec4 v00000000021e7bc0_0;
    %load/vec4 v00000000021e8480_0;
    %add;
    %assign/vec4 v00000000021e8ca0_0, 0;
    %pushi/vec4 51, 0, 32;
    %load/vec4 v00000000021e8ca0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v00000000021e7b20_0, 0;
    %load/vec4 v00000000021e7b20_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.14, 8;
    %pushi/vec4 52, 0, 12;
    %jmp/1 T_11.15, 8;
T_11.14 ; End of true expr.
    %load/vec4 v00000000021e8ca0_0;
    %jmp/0 T_11.15, 8;
 ; End of false expr.
    %blend;
T_11.15;
    %assign/vec4 v00000000021e8d40_0, 0;
    %load/vec4 v00000000021e79e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.16, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_11.17, 8;
T_11.16 ; End of true expr.
    %load/vec4 v00000000021e74e0_0;
    %load/vec4 v00000000021e8700_0;
    %sub;
    %jmp/0 T_11.17, 8;
 ; End of false expr.
    %blend;
T_11.17;
    %assign/vec4 v00000000021e7120_0, 0;
    %load/vec4 v00000000021e7120_0;
    %load/vec4 v00000000021e8c00_0;
    %add;
    %assign/vec4 v00000000021e7a80_0, 0;
    %load/vec4 v00000000021e7a80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000021e76c0_0, 0;
    %load/vec4 v00000000021e76c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.18, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_11.19, 8;
T_11.18 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_11.19, 8;
 ; End of false expr.
    %blend;
T_11.19;
    %pad/s 1;
    %assign/vec4 v00000000021e80c0_0, 0;
    %load/vec4 v00000000021ebe40_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.20, 8;
    %load/vec4 v00000000021e7a80_0;
    %jmp/1 T_11.21, 8;
T_11.20 ; End of true expr.
    %load/vec4 v00000000021e7a80_0;
    %load/vec4 v00000000021e80c0_0;
    %pad/u 12;
    %sub;
    %jmp/0 T_11.21, 8;
 ; End of false expr.
    %blend;
T_11.21;
    %assign/vec4 v00000000021e8340_0, 0;
    %load/vec4 v00000000021ebda0_0;
    %parti/s 52, 0, 2;
    %assign/vec4 v00000000021e7e40_0, 0;
    %load/vec4 v00000000021eb9e0_0;
    %parti/s 52, 0, 2;
    %assign/vec4 v00000000021ec520_0, 0;
    %load/vec4 v00000000021e7e40_0;
    %assign/vec4 v00000000021e68d0_0, 0;
    %load/vec4 v00000000021ec520_0;
    %assign/vec4 v00000000021e85c0_0, 0;
    %load/vec4 v00000000021e8a20_0;
    %assign/vec4 v00000000021e7300_0, 0;
    %load/vec4 v00000000021e8de0_0;
    %assign/vec4 v00000000021e7ee0_0, 0;
    %pushi/vec4 52, 0, 12;
    %load/vec4 v00000000021e8d40_0;
    %sub;
    %pad/u 7;
    %assign/vec4 v00000000021ec2a0_0, 0;
    %load/vec4 v00000000021ec660_0;
    %ix/getv 4, v00000000021ec2a0_0;
    %shiftl 4;
    %assign/vec4 v00000000021ebf80_0, 0;
    %load/vec4 v00000000021e68d0_0;
    %ix/getv 4, v00000000021e7300_0;
    %shiftl 4;
    %assign/vec4 v00000000021e5bb0_0, 0;
    %load/vec4 v00000000021e85c0_0;
    %ix/getv 4, v00000000021e7ee0_0;
    %shiftl 4;
    %assign/vec4 v00000000021e7580_0, 0;
    %load/vec4 v00000000021ecf20_0;
    %parti/s 52, 2, 3;
    %ix/getv 4, v00000000021e8d40_0;
    %shiftr 4;
    %assign/vec4 v00000000021e8160_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000000006f1630;
T_12 ;
    %wait E_0000000002175fd0;
    %load/vec4 v00000000021ec020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e57f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e6dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e7800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e83e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e7620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e8e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e87a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e78a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000000021e56b0_0;
    %assign/vec4 v00000000021e57f0_0, 0;
    %load/vec4 v00000000021e57f0_0;
    %assign/vec4 v00000000021e6dd0_0, 0;
    %load/vec4 v00000000021e78a0_0;
    %assign/vec4 v00000000021e7800_0, 0;
    %load/vec4 v00000000021e7f80_0;
    %assign/vec4 v00000000021e83e0_0, 0;
    %load/vec4 v00000000021e83e0_0;
    %assign/vec4 v00000000021e7620_0, 0;
    %load/vec4 v00000000021e7620_0;
    %assign/vec4 v00000000021e8e80_0, 0;
    %load/vec4 v00000000021e8e80_0;
    %assign/vec4 v00000000021e87a0_0, 0;
    %load/vec4 v00000000021e87a0_0;
    %assign/vec4 v00000000021e78a0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000000006f1630;
T_13 ;
    %wait E_0000000002175fd0;
    %load/vec4 v00000000021ec020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e82a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000000021e7f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000021e82a0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000000006f1630;
T_14 ;
    %wait E_0000000002175810;
    %load/vec4 v00000000021e68d0_0;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 32;
    %concati/vec4 0, 1048575, 20;
    %cmp/x;
    %jmp/1 T_14.0, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 33;
    %concati/vec4 0, 524287, 19;
    %cmp/x;
    %jmp/1 T_14.1, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 34;
    %concati/vec4 0, 262143, 18;
    %cmp/x;
    %jmp/1 T_14.2, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 35;
    %concati/vec4 0, 131071, 17;
    %cmp/x;
    %jmp/1 T_14.3, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 36;
    %concati/vec4 0, 65535, 16;
    %cmp/x;
    %jmp/1 T_14.4, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 37;
    %concati/vec4 0, 32767, 15;
    %cmp/x;
    %jmp/1 T_14.5, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 38;
    %concati/vec4 0, 16383, 14;
    %cmp/x;
    %jmp/1 T_14.6, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 39;
    %concati/vec4 0, 8191, 13;
    %cmp/x;
    %jmp/1 T_14.7, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 40;
    %concati/vec4 0, 4095, 12;
    %cmp/x;
    %jmp/1 T_14.8, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 41;
    %concati/vec4 0, 2047, 11;
    %cmp/x;
    %jmp/1 T_14.9, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 42;
    %concati/vec4 0, 1023, 10;
    %cmp/x;
    %jmp/1 T_14.10, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 43;
    %concati/vec4 0, 511, 9;
    %cmp/x;
    %jmp/1 T_14.11, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 44;
    %concati/vec4 0, 255, 8;
    %cmp/x;
    %jmp/1 T_14.12, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 45;
    %concati/vec4 0, 127, 7;
    %cmp/x;
    %jmp/1 T_14.13, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 46;
    %concati/vec4 0, 63, 6;
    %cmp/x;
    %jmp/1 T_14.14, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 47;
    %concati/vec4 0, 31, 5;
    %cmp/x;
    %jmp/1 T_14.15, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 48;
    %concati/vec4 0, 15, 4;
    %cmp/x;
    %jmp/1 T_14.16, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 49;
    %concati/vec4 0, 7, 3;
    %cmp/x;
    %jmp/1 T_14.17, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 50;
    %concati/vec4 0, 3, 2;
    %cmp/x;
    %jmp/1 T_14.18, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 51;
    %concati/vec4 0, 1, 1;
    %cmp/x;
    %jmp/1 T_14.19, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 52;
    %cmp/x;
    %jmp/1 T_14.20, 4;
    %dup/vec4;
    %pushi/vec4 1073741824, 1073741823, 52;
    %cmp/x;
    %jmp/1 T_14.21, 4;
    %dup/vec4;
    %pushi/vec4 536870912, 536870911, 52;
    %cmp/x;
    %jmp/1 T_14.22, 4;
    %dup/vec4;
    %pushi/vec4 268435456, 268435455, 52;
    %cmp/x;
    %jmp/1 T_14.23, 4;
    %dup/vec4;
    %pushi/vec4 134217728, 134217727, 52;
    %cmp/x;
    %jmp/1 T_14.24, 4;
    %dup/vec4;
    %pushi/vec4 67108864, 67108863, 52;
    %cmp/x;
    %jmp/1 T_14.25, 4;
    %dup/vec4;
    %pushi/vec4 33554432, 33554431, 52;
    %cmp/x;
    %jmp/1 T_14.26, 4;
    %dup/vec4;
    %pushi/vec4 16777216, 16777215, 52;
    %cmp/x;
    %jmp/1 T_14.27, 4;
    %dup/vec4;
    %pushi/vec4 8388608, 8388607, 52;
    %cmp/x;
    %jmp/1 T_14.28, 4;
    %dup/vec4;
    %pushi/vec4 4194304, 4194303, 52;
    %cmp/x;
    %jmp/1 T_14.29, 4;
    %dup/vec4;
    %pushi/vec4 2097152, 2097151, 52;
    %cmp/x;
    %jmp/1 T_14.30, 4;
    %dup/vec4;
    %pushi/vec4 1048576, 1048575, 52;
    %cmp/x;
    %jmp/1 T_14.31, 4;
    %dup/vec4;
    %pushi/vec4 524288, 524287, 52;
    %cmp/x;
    %jmp/1 T_14.32, 4;
    %dup/vec4;
    %pushi/vec4 262144, 262143, 52;
    %cmp/x;
    %jmp/1 T_14.33, 4;
    %dup/vec4;
    %pushi/vec4 131072, 131071, 52;
    %cmp/x;
    %jmp/1 T_14.34, 4;
    %dup/vec4;
    %pushi/vec4 65536, 65535, 52;
    %cmp/x;
    %jmp/1 T_14.35, 4;
    %dup/vec4;
    %pushi/vec4 32768, 32767, 52;
    %cmp/x;
    %jmp/1 T_14.36, 4;
    %dup/vec4;
    %pushi/vec4 16384, 16383, 52;
    %cmp/x;
    %jmp/1 T_14.37, 4;
    %dup/vec4;
    %pushi/vec4 8192, 8191, 52;
    %cmp/x;
    %jmp/1 T_14.38, 4;
    %dup/vec4;
    %pushi/vec4 4096, 4095, 52;
    %cmp/x;
    %jmp/1 T_14.39, 4;
    %dup/vec4;
    %pushi/vec4 2048, 2047, 52;
    %cmp/x;
    %jmp/1 T_14.40, 4;
    %dup/vec4;
    %pushi/vec4 1024, 1023, 52;
    %cmp/x;
    %jmp/1 T_14.41, 4;
    %dup/vec4;
    %pushi/vec4 512, 511, 52;
    %cmp/x;
    %jmp/1 T_14.42, 4;
    %dup/vec4;
    %pushi/vec4 256, 255, 52;
    %cmp/x;
    %jmp/1 T_14.43, 4;
    %dup/vec4;
    %pushi/vec4 128, 127, 52;
    %cmp/x;
    %jmp/1 T_14.44, 4;
    %dup/vec4;
    %pushi/vec4 64, 63, 52;
    %cmp/x;
    %jmp/1 T_14.45, 4;
    %dup/vec4;
    %pushi/vec4 32, 31, 52;
    %cmp/x;
    %jmp/1 T_14.46, 4;
    %dup/vec4;
    %pushi/vec4 16, 15, 52;
    %cmp/x;
    %jmp/1 T_14.47, 4;
    %dup/vec4;
    %pushi/vec4 8, 7, 52;
    %cmp/x;
    %jmp/1 T_14.48, 4;
    %dup/vec4;
    %pushi/vec4 4, 3, 52;
    %cmp/x;
    %jmp/1 T_14.49, 4;
    %dup/vec4;
    %pushi/vec4 2, 1, 52;
    %cmp/x;
    %jmp/1 T_14.50, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 52;
    %cmp/x;
    %jmp/1 T_14.51, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 52;
    %cmp/x;
    %jmp/1 T_14.52, 4;
    %jmp T_14.53;
T_14.0 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.1 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.2 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.3 ;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.4 ;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.5 ;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.6 ;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.7 ;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.8 ;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.9 ;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.10 ;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.11 ;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.12 ;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.13 ;
    %pushi/vec4 13, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.14 ;
    %pushi/vec4 14, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.15 ;
    %pushi/vec4 15, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.16 ;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.17 ;
    %pushi/vec4 17, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.18 ;
    %pushi/vec4 18, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.19 ;
    %pushi/vec4 19, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.20 ;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.21 ;
    %pushi/vec4 21, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.22 ;
    %pushi/vec4 22, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.23 ;
    %pushi/vec4 23, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.24 ;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.25 ;
    %pushi/vec4 25, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.26 ;
    %pushi/vec4 26, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.27 ;
    %pushi/vec4 27, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.28 ;
    %pushi/vec4 28, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.29 ;
    %pushi/vec4 29, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.30 ;
    %pushi/vec4 30, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.31 ;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.32 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.33 ;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.34 ;
    %pushi/vec4 34, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.35 ;
    %pushi/vec4 35, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.36 ;
    %pushi/vec4 36, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.37 ;
    %pushi/vec4 37, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.38 ;
    %pushi/vec4 38, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.39 ;
    %pushi/vec4 39, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.40 ;
    %pushi/vec4 40, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.41 ;
    %pushi/vec4 41, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.42 ;
    %pushi/vec4 42, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.43 ;
    %pushi/vec4 43, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.44 ;
    %pushi/vec4 44, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.45 ;
    %pushi/vec4 45, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.46 ;
    %pushi/vec4 46, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.47 ;
    %pushi/vec4 47, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.48 ;
    %pushi/vec4 48, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.49 ;
    %pushi/vec4 49, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.50 ;
    %pushi/vec4 50, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.51 ;
    %pushi/vec4 51, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.52 ;
    %pushi/vec4 52, 0, 6;
    %assign/vec4 v00000000021e8a20_0, 0;
    %jmp T_14.53;
T_14.53 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000000006f1630;
T_15 ;
    %wait E_0000000002175790;
    %load/vec4 v00000000021e85c0_0;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 32;
    %concati/vec4 0, 1048575, 20;
    %cmp/x;
    %jmp/1 T_15.0, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 33;
    %concati/vec4 0, 524287, 19;
    %cmp/x;
    %jmp/1 T_15.1, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 34;
    %concati/vec4 0, 262143, 18;
    %cmp/x;
    %jmp/1 T_15.2, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 35;
    %concati/vec4 0, 131071, 17;
    %cmp/x;
    %jmp/1 T_15.3, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 36;
    %concati/vec4 0, 65535, 16;
    %cmp/x;
    %jmp/1 T_15.4, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 37;
    %concati/vec4 0, 32767, 15;
    %cmp/x;
    %jmp/1 T_15.5, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 38;
    %concati/vec4 0, 16383, 14;
    %cmp/x;
    %jmp/1 T_15.6, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 39;
    %concati/vec4 0, 8191, 13;
    %cmp/x;
    %jmp/1 T_15.7, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 40;
    %concati/vec4 0, 4095, 12;
    %cmp/x;
    %jmp/1 T_15.8, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 41;
    %concati/vec4 0, 2047, 11;
    %cmp/x;
    %jmp/1 T_15.9, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 42;
    %concati/vec4 0, 1023, 10;
    %cmp/x;
    %jmp/1 T_15.10, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 43;
    %concati/vec4 0, 511, 9;
    %cmp/x;
    %jmp/1 T_15.11, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 44;
    %concati/vec4 0, 255, 8;
    %cmp/x;
    %jmp/1 T_15.12, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 45;
    %concati/vec4 0, 127, 7;
    %cmp/x;
    %jmp/1 T_15.13, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 46;
    %concati/vec4 0, 63, 6;
    %cmp/x;
    %jmp/1 T_15.14, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 47;
    %concati/vec4 0, 31, 5;
    %cmp/x;
    %jmp/1 T_15.15, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 48;
    %concati/vec4 0, 15, 4;
    %cmp/x;
    %jmp/1 T_15.16, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 49;
    %concati/vec4 0, 7, 3;
    %cmp/x;
    %jmp/1 T_15.17, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 50;
    %concati/vec4 0, 3, 2;
    %cmp/x;
    %jmp/1 T_15.18, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 51;
    %concati/vec4 0, 1, 1;
    %cmp/x;
    %jmp/1 T_15.19, 4;
    %dup/vec4;
    %pushi/vec4 2147483648, 2147483647, 52;
    %cmp/x;
    %jmp/1 T_15.20, 4;
    %dup/vec4;
    %pushi/vec4 1073741824, 1073741823, 52;
    %cmp/x;
    %jmp/1 T_15.21, 4;
    %dup/vec4;
    %pushi/vec4 536870912, 536870911, 52;
    %cmp/x;
    %jmp/1 T_15.22, 4;
    %dup/vec4;
    %pushi/vec4 268435456, 268435455, 52;
    %cmp/x;
    %jmp/1 T_15.23, 4;
    %dup/vec4;
    %pushi/vec4 134217728, 134217727, 52;
    %cmp/x;
    %jmp/1 T_15.24, 4;
    %dup/vec4;
    %pushi/vec4 67108864, 67108863, 52;
    %cmp/x;
    %jmp/1 T_15.25, 4;
    %dup/vec4;
    %pushi/vec4 33554432, 33554431, 52;
    %cmp/x;
    %jmp/1 T_15.26, 4;
    %dup/vec4;
    %pushi/vec4 16777216, 16777215, 52;
    %cmp/x;
    %jmp/1 T_15.27, 4;
    %dup/vec4;
    %pushi/vec4 8388608, 8388607, 52;
    %cmp/x;
    %jmp/1 T_15.28, 4;
    %dup/vec4;
    %pushi/vec4 4194304, 4194303, 52;
    %cmp/x;
    %jmp/1 T_15.29, 4;
    %dup/vec4;
    %pushi/vec4 2097152, 2097151, 52;
    %cmp/x;
    %jmp/1 T_15.30, 4;
    %dup/vec4;
    %pushi/vec4 1048576, 1048575, 52;
    %cmp/x;
    %jmp/1 T_15.31, 4;
    %dup/vec4;
    %pushi/vec4 524288, 524287, 52;
    %cmp/x;
    %jmp/1 T_15.32, 4;
    %dup/vec4;
    %pushi/vec4 262144, 262143, 52;
    %cmp/x;
    %jmp/1 T_15.33, 4;
    %dup/vec4;
    %pushi/vec4 131072, 131071, 52;
    %cmp/x;
    %jmp/1 T_15.34, 4;
    %dup/vec4;
    %pushi/vec4 65536, 65535, 52;
    %cmp/x;
    %jmp/1 T_15.35, 4;
    %dup/vec4;
    %pushi/vec4 32768, 32767, 52;
    %cmp/x;
    %jmp/1 T_15.36, 4;
    %dup/vec4;
    %pushi/vec4 16384, 16383, 52;
    %cmp/x;
    %jmp/1 T_15.37, 4;
    %dup/vec4;
    %pushi/vec4 8192, 8191, 52;
    %cmp/x;
    %jmp/1 T_15.38, 4;
    %dup/vec4;
    %pushi/vec4 4096, 4095, 52;
    %cmp/x;
    %jmp/1 T_15.39, 4;
    %dup/vec4;
    %pushi/vec4 2048, 2047, 52;
    %cmp/x;
    %jmp/1 T_15.40, 4;
    %dup/vec4;
    %pushi/vec4 1024, 1023, 52;
    %cmp/x;
    %jmp/1 T_15.41, 4;
    %dup/vec4;
    %pushi/vec4 512, 511, 52;
    %cmp/x;
    %jmp/1 T_15.42, 4;
    %dup/vec4;
    %pushi/vec4 256, 255, 52;
    %cmp/x;
    %jmp/1 T_15.43, 4;
    %dup/vec4;
    %pushi/vec4 128, 127, 52;
    %cmp/x;
    %jmp/1 T_15.44, 4;
    %dup/vec4;
    %pushi/vec4 64, 63, 52;
    %cmp/x;
    %jmp/1 T_15.45, 4;
    %dup/vec4;
    %pushi/vec4 32, 31, 52;
    %cmp/x;
    %jmp/1 T_15.46, 4;
    %dup/vec4;
    %pushi/vec4 16, 15, 52;
    %cmp/x;
    %jmp/1 T_15.47, 4;
    %dup/vec4;
    %pushi/vec4 8, 7, 52;
    %cmp/x;
    %jmp/1 T_15.48, 4;
    %dup/vec4;
    %pushi/vec4 4, 3, 52;
    %cmp/x;
    %jmp/1 T_15.49, 4;
    %dup/vec4;
    %pushi/vec4 2, 1, 52;
    %cmp/x;
    %jmp/1 T_15.50, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 52;
    %cmp/x;
    %jmp/1 T_15.51, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 52;
    %cmp/x;
    %jmp/1 T_15.52, 4;
    %jmp T_15.53;
T_15.0 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.1 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.2 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.3 ;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.4 ;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.5 ;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.6 ;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.7 ;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.8 ;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.9 ;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.10 ;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.11 ;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.12 ;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.13 ;
    %pushi/vec4 13, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.14 ;
    %pushi/vec4 14, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.15 ;
    %pushi/vec4 15, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.16 ;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.17 ;
    %pushi/vec4 17, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.18 ;
    %pushi/vec4 18, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.19 ;
    %pushi/vec4 19, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.20 ;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.21 ;
    %pushi/vec4 21, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.22 ;
    %pushi/vec4 22, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.23 ;
    %pushi/vec4 23, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.24 ;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.25 ;
    %pushi/vec4 25, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.26 ;
    %pushi/vec4 26, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.27 ;
    %pushi/vec4 27, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.28 ;
    %pushi/vec4 28, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.29 ;
    %pushi/vec4 29, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.30 ;
    %pushi/vec4 30, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.31 ;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.32 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.33 ;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.34 ;
    %pushi/vec4 34, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.35 ;
    %pushi/vec4 35, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.36 ;
    %pushi/vec4 36, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.37 ;
    %pushi/vec4 37, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.38 ;
    %pushi/vec4 38, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.39 ;
    %pushi/vec4 39, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.40 ;
    %pushi/vec4 40, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.41 ;
    %pushi/vec4 41, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.42 ;
    %pushi/vec4 42, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.43 ;
    %pushi/vec4 43, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.44 ;
    %pushi/vec4 44, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.45 ;
    %pushi/vec4 45, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.46 ;
    %pushi/vec4 46, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.47 ;
    %pushi/vec4 47, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.48 ;
    %pushi/vec4 48, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.49 ;
    %pushi/vec4 49, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.50 ;
    %pushi/vec4 50, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.51 ;
    %pushi/vec4 51, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.52 ;
    %pushi/vec4 52, 0, 6;
    %assign/vec4 v00000000021e8de0_0, 0;
    %jmp T_15.53;
T_15.53 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000000006f17b0;
T_16 ;
    %wait E_0000000002175fd0;
    %load/vec4 v00000000021ea680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 56;
    %assign/vec4 v00000000021eb760_0, 0;
    %pushi/vec4 0, 0, 56;
    %assign/vec4 v00000000021eb120_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000021ea7c0_0, 0;
    %pushi/vec4 0, 0, 56;
    %assign/vec4 v00000000021e9280_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000021e9c80_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000000021e96e0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000000021ea360_0;
    %load/vec4 v00000000021ea400_0;
    %add;
    %assign/vec4 v00000000021eb760_0, 0;
    %load/vec4 v00000000021ea5e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.2, 8;
    %load/vec4 v00000000021eb760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %jmp/1 T_16.3, 8;
T_16.2 ; End of true expr.
    %load/vec4 v00000000021eb760_0;
    %jmp/0 T_16.3, 8;
 ; End of false expr.
    %blend;
T_16.3;
    %assign/vec4 v00000000021eb120_0, 0;
    %load/vec4 v00000000021ea5e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.4, 8;
    %load/vec4 v00000000021ea540_0;
    %addi 1, 0, 12;
    %jmp/1 T_16.5, 8;
T_16.4 ; End of true expr.
    %load/vec4 v00000000021ea540_0;
    %jmp/0 T_16.5, 8;
 ; End of false expr.
    %blend;
T_16.5;
    %assign/vec4 v00000000021ea7c0_0, 0;
    %load/vec4 v00000000021eb260_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.6, 8;
    %load/vec4 v00000000021eb120_0;
    %jmp/1 T_16.7, 8;
T_16.6 ; End of true expr.
    %load/vec4 v00000000021ea400_0;
    %jmp/0 T_16.7, 8;
 ; End of false expr.
    %blend;
T_16.7;
    %assign/vec4 v00000000021e9280_0, 0;
    %load/vec4 v00000000021eb260_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.8, 8;
    %load/vec4 v00000000021ea7c0_0;
    %jmp/1 T_16.9, 8;
T_16.8 ; End of true expr.
    %load/vec4 v00000000021ea540_0;
    %jmp/0 T_16.9, 8;
 ; End of false expr.
    %blend;
T_16.9;
    %assign/vec4 v00000000021e9c80_0, 0;
    %load/vec4 v00000000021ea4a0_0;
    %load/vec4 v00000000021e9c80_0;
    %parti/s 11, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000021e9280_0;
    %parti/s 52, 2, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000021e96e0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000000000070d690;
T_17 ;
    %wait E_0000000002175fd0;
    %load/vec4 v00000000021eeb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ea0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ee0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ee730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e98c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e95a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ef630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ef810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e9e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021edab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ee190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021eeff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021edf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ef8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ee690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021eed70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ee5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ee4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ed970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e9d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021eb300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021eb3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021eb440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ea900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021eb800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021eb4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e9aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021eaf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e9780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021eb080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ed830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e93c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ea860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ee550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ee7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ee2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021eea50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ee9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021edfb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ee870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e9820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021eafe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e9dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ee410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e9b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ed290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021eae00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021eb580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021eaa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e9500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ea720_0, 0;
    %pushi/vec4 0, 0, 63;
    %assign/vec4 v00000000021ead60_0, 0;
    %pushi/vec4 0, 0, 63;
    %assign/vec4 v00000000021e9460_0, 0;
    %pushi/vec4 0, 0, 63;
    %assign/vec4 v00000000021e9320_0, 0;
    %pushi/vec4 0, 0, 63;
    %assign/vec4 v00000000021eee10_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000000021ed3d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000000021ef450_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000000021edd30_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v00000000021ea9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v00000000021ea180_0;
    %parti/s 63, 0, 2;
    %or/r;
    %nor/r;
    %assign/vec4 v00000000021ea0e0_0, 0;
    %load/vec4 v00000000021ef770_0;
    %parti/s 63, 0, 2;
    %or/r;
    %nor/r;
    %assign/vec4 v00000000021ee0f0_0, 0;
    %load/vec4 v00000000021ed1f0_0;
    %parti/s 63, 0, 2;
    %or/r;
    %nor/r;
    %assign/vec4 v00000000021ee730_0, 0;
    %load/vec4 v00000000021ea180_0;
    %parti/s 63, 0, 2;
    %or/r;
    %nor/r;
    %assign/vec4 v00000000021e98c0_0, 0;
    %load/vec4 v00000000021eb8a0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000021e95a0_0, 0;
    %load/vec4 v00000000021eb8a0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000021ef630_0, 0;
    %load/vec4 v00000000021eb8a0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000021ef810_0, 0;
    %load/vec4 v00000000021eb8a0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000021e9e60_0, 0;
    %load/vec4 v00000000021ef770_0;
    %parti/s 11, 52, 7;
    %pad/u 32;
    %pushi/vec4 2047, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000021ef770_0;
    %parti/s 52, 0, 2;
    %or/r;
    %and;
    %load/vec4 v00000000021ef770_0;
    %parti/s 1, 51, 7;
    %and;
    %assign/vec4 v00000000021edab0_0, 0;
    %load/vec4 v00000000021ed1f0_0;
    %parti/s 11, 52, 7;
    %pad/u 32;
    %pushi/vec4 2047, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000021ed1f0_0;
    %parti/s 52, 0, 2;
    %or/r;
    %and;
    %load/vec4 v00000000021ed1f0_0;
    %parti/s 1, 51, 7;
    %and;
    %assign/vec4 v00000000021ee190_0, 0;
    %load/vec4 v00000000021ef770_0;
    %parti/s 11, 52, 7;
    %pad/u 32;
    %pushi/vec4 2047, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000021ef770_0;
    %parti/s 52, 0, 2;
    %or/r;
    %and;
    %load/vec4 v00000000021ef770_0;
    %parti/s 1, 51, 7;
    %nor/r;
    %and;
    %assign/vec4 v00000000021eeff0_0, 0;
    %load/vec4 v00000000021ed1f0_0;
    %parti/s 11, 52, 7;
    %pad/u 32;
    %pushi/vec4 2047, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000021ed1f0_0;
    %parti/s 52, 0, 2;
    %or/r;
    %and;
    %load/vec4 v00000000021ed1f0_0;
    %parti/s 1, 51, 7;
    %nor/r;
    %and;
    %assign/vec4 v00000000021edf10_0, 0;
    %load/vec4 v00000000021ef770_0;
    %parti/s 1, 63, 7;
    %nor/r;
    %load/vec4 v00000000021ef770_0;
    %parti/s 11, 52, 7;
    %pad/u 32;
    %pushi/vec4 2047, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000021ef770_0;
    %parti/s 52, 0, 2;
    %or/r;
    %nor/r;
    %and;
    %assign/vec4 v00000000021ef8b0_0, 0;
    %load/vec4 v00000000021ed1f0_0;
    %parti/s 1, 63, 7;
    %nor/r;
    %load/vec4 v00000000021ed1f0_0;
    %parti/s 11, 52, 7;
    %pad/u 32;
    %pushi/vec4 2047, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000021ed1f0_0;
    %parti/s 52, 0, 2;
    %or/r;
    %nor/r;
    %and;
    %assign/vec4 v00000000021ee690_0, 0;
    %load/vec4 v00000000021ef770_0;
    %parti/s 1, 63, 7;
    %load/vec4 v00000000021ef770_0;
    %parti/s 11, 52, 7;
    %pad/u 32;
    %pushi/vec4 2047, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000021ef770_0;
    %parti/s 52, 0, 2;
    %or/r;
    %nor/r;
    %and;
    %assign/vec4 v00000000021eed70_0, 0;
    %load/vec4 v00000000021ed1f0_0;
    %parti/s 1, 63, 7;
    %load/vec4 v00000000021ed1f0_0;
    %parti/s 11, 52, 7;
    %pad/u 32;
    %pushi/vec4 2047, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000021ed1f0_0;
    %parti/s 52, 0, 2;
    %or/r;
    %nor/r;
    %and;
    %assign/vec4 v00000000021ee5f0_0, 0;
    %load/vec4 v00000000021ef770_0;
    %parti/s 11, 52, 7;
    %pad/u 32;
    %pushi/vec4 2047, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000021ef770_0;
    %parti/s 52, 0, 2;
    %or/r;
    %nor/r;
    %and;
    %assign/vec4 v00000000021ee4b0_0, 0;
    %load/vec4 v00000000021ed1f0_0;
    %parti/s 11, 52, 7;
    %pad/u 32;
    %pushi/vec4 2047, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000021ed1f0_0;
    %parti/s 52, 0, 2;
    %or/r;
    %nor/r;
    %and;
    %assign/vec4 v00000000021ed970_0, 0;
    %load/vec4 v00000000021edab0_0;
    %load/vec4 v00000000021ee190_0;
    %or;
    %load/vec4 v00000000021eeff0_0;
    %or;
    %load/vec4 v00000000021edf10_0;
    %or;
    %assign/vec4 v00000000021e9d20_0, 0;
    %load/vec4 v00000000021eeff0_0;
    %load/vec4 v00000000021edf10_0;
    %or;
    %assign/vec4 v00000000021eb300_0, 0;
    %load/vec4 v00000000021edab0_0;
    %load/vec4 v00000000021eeff0_0;
    %or;
    %assign/vec4 v00000000021eb3a0_0, 0;
    %load/vec4 v00000000021e9e60_0;
    %load/vec4 v00000000021ee730_0;
    %and;
    %load/vec4 v00000000021ee0f0_0;
    %nor/r;
    %and;
    %assign/vec4 v00000000021eb440_0, 0;
    %load/vec4 v00000000021e9e60_0;
    %load/vec4 v00000000021ee730_0;
    %and;
    %load/vec4 v00000000021ee0f0_0;
    %and;
    %assign/vec4 v00000000021ea900_0, 0;
    %load/vec4 v00000000021e9e60_0;
    %load/vec4 v00000000021ee4b0_0;
    %and;
    %load/vec4 v00000000021ed970_0;
    %and;
    %assign/vec4 v00000000021eb800_0, 0;
    %load/vec4 v00000000021e9e60_0;
    %load/vec4 v00000000021ee4b0_0;
    %nor/r;
    %and;
    %load/vec4 v00000000021ed970_0;
    %and;
    %assign/vec4 v00000000021eb4e0_0, 0;
    %load/vec4 v00000000021ef810_0;
    %load/vec4 v00000000021ee4b0_0;
    %load/vec4 v00000000021ee730_0;
    %and;
    %load/vec4 v00000000021ee0f0_0;
    %load/vec4 v00000000021ed970_0;
    %and;
    %or;
    %and;
    %assign/vec4 v00000000021e9aa0_0, 0;
    %load/vec4 v00000000021ef810_0;
    %load/vec4 v00000000021ee4b0_0;
    %load/vec4 v00000000021ed970_0;
    %or;
    %and;
    %load/vec4 v00000000021e9aa0_0;
    %nor/r;
    %and;
    %assign/vec4 v00000000021eaf40_0, 0;
    %load/vec4 v00000000021e9e60_0;
    %load/vec4 v00000000021ee4b0_0;
    %and;
    %load/vec4 v00000000021ed970_0;
    %nor/r;
    %and;
    %assign/vec4 v00000000021e9780_0, 0;
    %load/vec4 v00000000021e95a0_0;
    %load/vec4 v00000000021ee4b0_0;
    %load/vec4 v00000000021ed970_0;
    %or;
    %and;
    %assign/vec4 v00000000021eb080_0, 0;
    %load/vec4 v00000000021ef630_0;
    %load/vec4 v00000000021ee4b0_0;
    %load/vec4 v00000000021ed970_0;
    %or;
    %and;
    %assign/vec4 v00000000021ed830_0, 0;
    %load/vec4 v00000000021e95a0_0;
    %load/vec4 v00000000021ef8b0_0;
    %and;
    %load/vec4 v00000000021ee5f0_0;
    %and;
    %load/vec4 v00000000021e95a0_0;
    %load/vec4 v00000000021eed70_0;
    %and;
    %load/vec4 v00000000021ee690_0;
    %and;
    %or;
    %load/vec4 v00000000021ef630_0;
    %load/vec4 v00000000021ef8b0_0;
    %and;
    %load/vec4 v00000000021ee690_0;
    %and;
    %or;
    %load/vec4 v00000000021ef630_0;
    %load/vec4 v00000000021eed70_0;
    %and;
    %load/vec4 v00000000021ee5f0_0;
    %and;
    %or;
    %assign/vec4 v00000000021e93c0_0, 0;
    %load/vec4 v00000000021eb080_0;
    %load/vec4 v00000000021ed830_0;
    %or;
    %load/vec4 v00000000021e93c0_0;
    %nor/r;
    %and;
    %assign/vec4 v00000000021ea860_0, 0;
    %load/vec4 v00000000021ea860_0;
    %load/vec4 v00000000021eaf40_0;
    %or;
    %load/vec4 v00000000021e9780_0;
    %or;
    %load/vec4 v00000000021eb440_0;
    %or;
    %pushi/vec4 2046, 0, 32;
    %load/vec4 v00000000021ea040_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v00000000021ee550_0, 0;
    %load/vec4 v00000000021ee550_0;
    %load/vec4 v00000000021ea180_0;
    %parti/s 1, 63, 7;
    %nor/r;
    %and;
    %assign/vec4 v00000000021ee7d0_0, 0;
    %load/vec4 v00000000021ee550_0;
    %load/vec4 v00000000021ea180_0;
    %parti/s 1, 63, 7;
    %and;
    %assign/vec4 v00000000021ee2d0_0, 0;
    %load/vec4 v00000000021ee910_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000021eea50_0, 0;
    %load/vec4 v00000000021ee910_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000021ee9b0_0, 0;
    %load/vec4 v00000000021ee910_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000021edfb0_0, 0;
    %load/vec4 v00000000021ee910_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000021ee870_0, 0;
    %load/vec4 v00000000021ee7d0_0;
    %load/vec4 v00000000021ee870_0;
    %and;
    %load/vec4 v00000000021ee2d0_0;
    %load/vec4 v00000000021edfb0_0;
    %and;
    %or;
    %load/vec4 v00000000021ee550_0;
    %load/vec4 v00000000021ee9b0_0;
    %and;
    %or;
    %assign/vec4 v00000000021e9820_0, 0;
    %load/vec4 v00000000021ef810_0;
    %load/vec4 v00000000021ee0f0_0;
    %nor/r;
    %and;
    %load/vec4 v00000000021ee730_0;
    %nor/r;
    %and;
    %load/vec4 v00000000021ea0e0_0;
    %and;
    %assign/vec4 v00000000021eafe0_0, 0;
    %load/vec4 v00000000021e9e60_0;
    %load/vec4 v00000000021ee0f0_0;
    %nor/r;
    %and;
    %load/vec4 v00000000021ea0e0_0;
    %and;
    %assign/vec4 v00000000021e9dc0_0, 0;
    %load/vec4 v00000000021eb4e0_0;
    %load/vec4 v00000000021eafe0_0;
    %or;
    %load/vec4 v00000000021e9dc0_0;
    %or;
    %assign/vec4 v00000000021ee410_0, 0;
    %load/vec4 v00000000021eb300_0;
    %load/vec4 v00000000021e93c0_0;
    %or;
    %load/vec4 v00000000021e9aa0_0;
    %or;
    %load/vec4 v00000000021ea900_0;
    %or;
    %load/vec4 v00000000021eb800_0;
    %or;
    %assign/vec4 v00000000021e9b40_0, 0;
    %load/vec4 v00000000021ee550_0;
    %load/vec4 v00000000021e9d20_0;
    %nor/r;
    %and;
    %assign/vec4 v00000000021ed290_0, 0;
    %load/vec4 v00000000021eb620_0;
    %or/r;
    %load/vec4 v00000000021ee550_0;
    %or;
    %load/vec4 v00000000021ee410_0;
    %or;
    %load/vec4 v00000000021e9d20_0;
    %nor/r;
    %and;
    %assign/vec4 v00000000021eae00_0, 0;
    %load/vec4 v00000000021e9b40_0;
    %load/vec4 v00000000021ed290_0;
    %or;
    %load/vec4 v00000000021ee410_0;
    %or;
    %load/vec4 v00000000021eae00_0;
    %or;
    %assign/vec4 v00000000021eb580_0, 0;
    %load/vec4 v00000000021eb580_0;
    %load/vec4 v00000000021ee550_0;
    %or;
    %load/vec4 v00000000021e9d20_0;
    %or;
    %assign/vec4 v00000000021eaa40_0, 0;
    %load/vec4 v00000000021e9d20_0;
    %load/vec4 v00000000021e9b40_0;
    %or;
    %assign/vec4 v00000000021e9500_0, 0;
    %load/vec4 v00000000021e9b40_0;
    %load/vec4 v00000000021eb300_0;
    %nor/r;
    %and;
    %assign/vec4 v00000000021ea720_0, 0;
    %load/vec4 v00000000021eb3a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.4, 8;
    %load/vec4 v00000000021ea2c0_0;
    %concati/vec4 1, 0, 1;
    %load/vec4 v00000000021ef770_0;
    %parti/s 51, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.5, 8;
T_17.4 ; End of true expr.
    %load/vec4 v00000000021ea2c0_0;
    %concati/vec4 1, 0, 1;
    %load/vec4 v00000000021ed1f0_0;
    %parti/s 51, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.5, 8;
 ; End of false expr.
    %blend;
T_17.5;
    %assign/vec4 v00000000021ead60_0, 0;
    %load/vec4 v00000000021ea720_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.6, 8;
    %load/vec4 v00000000021ea2c0_0;
    %concati/vec4 1, 0, 2;
    %load/vec4 v00000000021ef770_0;
    %parti/s 50, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.7, 8;
T_17.6 ; End of true expr.
    %load/vec4 v00000000021ead60_0;
    %jmp/0 T_17.7, 8;
 ; End of false expr.
    %blend;
T_17.7;
    %assign/vec4 v00000000021e9460_0, 0;
    %load/vec4 v00000000021e9fa0_0;
    %load/vec4 v00000000021e9960_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000021e9320_0, 0;
    %load/vec4 v00000000021e9820_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.8, 8;
    %load/vec4 v00000000021e9320_0;
    %jmp/1 T_17.9, 8;
T_17.8 ; End of true expr.
    %load/vec4 v00000000021ea2c0_0;
    %concati/vec4 0, 0, 52;
    %jmp/0 T_17.9, 8;
 ; End of false expr.
    %blend;
T_17.9;
    %assign/vec4 v00000000021eee10_0, 0;
    %load/vec4 v00000000021ee410_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.10, 8;
    %load/vec4 v00000000021ea180_0;
    %parti/s 1, 63, 7;
    %concati/vec4 0, 0, 63;
    %jmp/1 T_17.11, 8;
T_17.10 ; End of true expr.
    %load/vec4 v00000000021ea180_0;
    %jmp/0 T_17.11, 8;
 ; End of false expr.
    %blend;
T_17.11;
    %assign/vec4 v00000000021ed3d0_0, 0;
    %load/vec4 v00000000021ee550_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.12, 8;
    %load/vec4 v00000000021ea180_0;
    %parti/s 1, 63, 7;
    %load/vec4 v00000000021eee10_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.13, 8;
T_17.12 ; End of true expr.
    %load/vec4 v00000000021ed3d0_0;
    %jmp/0 T_17.13, 8;
 ; End of false expr.
    %blend;
T_17.13;
    %assign/vec4 v00000000021ef450_0, 0;
    %load/vec4 v00000000021e9500_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.14, 8;
    %load/vec4 v00000000021ea180_0;
    %parti/s 1, 63, 7;
    %load/vec4 v00000000021e9460_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.15, 8;
T_17.14 ; End of true expr.
    %load/vec4 v00000000021ef450_0;
    %jmp/0 T_17.15, 8;
 ; End of false expr.
    %blend;
T_17.15;
    %assign/vec4 v00000000021edd30_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000000000070d690;
T_18 ;
    %wait E_0000000002175fd0;
    %load/vec4 v00000000021eeb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021e9640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ef090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ed150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ea220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021eaae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021eaea0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000000021eeaf0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000000021ea9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v00000000021eaa40_0;
    %assign/vec4 v00000000021e9640_0, 0;
    %load/vec4 v00000000021ee410_0;
    %assign/vec4 v00000000021ef090_0, 0;
    %load/vec4 v00000000021ed290_0;
    %assign/vec4 v00000000021ed150_0, 0;
    %load/vec4 v00000000021eae00_0;
    %assign/vec4 v00000000021ea220_0, 0;
    %load/vec4 v00000000021eb580_0;
    %assign/vec4 v00000000021eaae0_0, 0;
    %load/vec4 v00000000021e9b40_0;
    %assign/vec4 v00000000021eaea0_0, 0;
    %load/vec4 v00000000021edd30_0;
    %assign/vec4 v00000000021eeaf0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000000000218ca50;
T_19 ;
    %wait E_0000000002175fd0;
    %load/vec4 v00000000021f0a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %pushi/vec4 0, 0, 56;
    %assign/vec4 v00000000021f0ad0_0, 0;
    %jmp T_19.5;
T_19.0 ;
    %load/vec4 v00000000021ed8d0_0;
    %assign/vec4 v00000000021f0ad0_0, 0;
    %jmp T_19.5;
T_19.1 ;
    %load/vec4 v00000000021ed8d0_0;
    %assign/vec4 v00000000021f0ad0_0, 0;
    %jmp T_19.5;
T_19.2 ;
    %load/vec4 v00000000021f08f0_0;
    %assign/vec4 v00000000021f0ad0_0, 0;
    %jmp T_19.5;
T_19.3 ;
    %load/vec4 v00000000021efd10_0;
    %assign/vec4 v00000000021f0ad0_0, 0;
    %jmp T_19.5;
T_19.5 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19;
    .scope S_000000000218ca50;
T_20 ;
    %wait E_0000000002175fd0;
    %load/vec4 v00000000021f0a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000021f05d0_0, 0;
    %jmp T_20.5;
T_20.0 ;
    %load/vec4 v00000000021ef9f0_0;
    %assign/vec4 v00000000021f05d0_0, 0;
    %jmp T_20.5;
T_20.1 ;
    %load/vec4 v00000000021ef9f0_0;
    %assign/vec4 v00000000021f05d0_0, 0;
    %jmp T_20.5;
T_20.2 ;
    %load/vec4 v00000000021efdb0_0;
    %assign/vec4 v00000000021f05d0_0, 0;
    %jmp T_20.5;
T_20.3 ;
    %load/vec4 v00000000021f0df0_0;
    %assign/vec4 v00000000021f05d0_0, 0;
    %jmp T_20.5;
T_20.5 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20;
    .scope S_000000000218ca50;
T_21 ;
    %wait E_0000000002175fd0;
    %load/vec4 v00000000021f0a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f5580_0, 0;
    %jmp T_21.5;
T_21.0 ;
    %load/vec4 v00000000021eddd0_0;
    %assign/vec4 v00000000021f5580_0, 0;
    %jmp T_21.5;
T_21.1 ;
    %load/vec4 v00000000021eddd0_0;
    %assign/vec4 v00000000021f5580_0, 0;
    %jmp T_21.5;
T_21.2 ;
    %load/vec4 v00000000021efb30_0;
    %assign/vec4 v00000000021f5580_0, 0;
    %jmp T_21.5;
T_21.3 ;
    %load/vec4 v00000000021efc70_0;
    %assign/vec4 v00000000021f5580_0, 0;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21;
    .scope S_000000000218ca50;
T_22 ;
    %wait E_0000000002175fd0;
    %load/vec4 v00000000021f0a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000000021f0b70_0, 0;
    %jmp T_22.5;
T_22.0 ;
    %pushi/vec4 20, 0, 7;
    %assign/vec4 v00000000021f0b70_0, 0;
    %jmp T_22.5;
T_22.1 ;
    %pushi/vec4 21, 0, 7;
    %assign/vec4 v00000000021f0b70_0, 0;
    %jmp T_22.5;
T_22.2 ;
    %pushi/vec4 24, 0, 7;
    %assign/vec4 v00000000021f0b70_0, 0;
    %jmp T_22.5;
T_22.3 ;
    %pushi/vec4 71, 0, 7;
    %assign/vec4 v00000000021f0b70_0, 0;
    %jmp T_22.5;
T_22.5 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22;
    .scope S_000000000218ca50;
T_23 ;
    %wait E_0000000002175fd0;
    %load/vec4 v00000000021f4a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ed5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f42c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f0cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f0c10_0, 0;
    %pushi/vec4 0, 0, 56;
    %assign/vec4 v00000000021ed8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021eddd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000021ef9f0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v00000000021ed650_0;
    %load/vec4 v00000000021ed6f0_0;
    %or;
    %load/vec4 v00000000021eff90_0;
    %and;
    %assign/vec4 v00000000021ed5b0_0, 0;
    %load/vec4 v00000000021f4720_0;
    %load/vec4 v00000000021f51c0_0;
    %or;
    %load/vec4 v00000000021eff90_0;
    %and;
    %assign/vec4 v00000000021f42c0_0, 0;
    %load/vec4 v00000000021f0a30_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000021eff90_0;
    %and;
    %assign/vec4 v00000000021f0cb0_0, 0;
    %load/vec4 v00000000021f0a30_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000021eff90_0;
    %and;
    %load/vec4 v00000000021efbd0_0;
    %and;
    %assign/vec4 v00000000021f0c10_0, 0;
    %load/vec4 v00000000021ed5b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.2, 8;
    %load/vec4 v00000000021f5620_0;
    %jmp/1 T_23.3, 8;
T_23.2 ; End of true expr.
    %load/vec4 v00000000021f0030_0;
    %jmp/0 T_23.3, 8;
 ; End of false expr.
    %blend;
T_23.3;
    %assign/vec4 v00000000021ed8d0_0, 0;
    %load/vec4 v00000000021ed5b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.4, 8;
    %load/vec4 v00000000021ed790_0;
    %jmp/1 T_23.5, 8;
T_23.4 ; End of true expr.
    %load/vec4 v00000000021f4180_0;
    %jmp/0 T_23.5, 8;
 ; End of false expr.
    %blend;
T_23.5;
    %assign/vec4 v00000000021eddd0_0, 0;
    %load/vec4 v00000000021ed5b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.6, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000021f0850_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_23.7, 8;
T_23.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000021efe50_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_23.7, 8;
 ; End of false expr.
    %blend;
T_23.7;
    %assign/vec4 v00000000021ef9f0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000000000218ca50;
T_24 ;
    %wait E_0000000002175fd0;
    %load/vec4 v00000000021f4a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000000021f0670_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v00000000021f0f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000000021f0670_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v00000000021efa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v00000000021f0670_0;
    %addi 1, 0, 7;
    %assign/vec4 v00000000021f0670_0, 0;
T_24.4 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000000000218ca50;
T_25 ;
    %wait E_0000000002175fd0;
    %load/vec4 v00000000021f4a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021ef950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f0f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f0490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021efbd0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v00000000021f0fd0_0;
    %assign/vec4 v00000000021ef950_0, 0;
    %load/vec4 v00000000021f0fd0_0;
    %load/vec4 v00000000021ef950_0;
    %nor/r;
    %and;
    %assign/vec4 v00000000021f0f30_0, 0;
    %load/vec4 v00000000021f0f30_0;
    %assign/vec4 v00000000021f0490_0, 0;
    %load/vec4 v00000000021f0f30_0;
    %load/vec4 v00000000021f0490_0;
    %or;
    %assign/vec4 v00000000021efbd0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000000000218ca50;
T_26 ;
    %wait E_0000000002175fd0;
    %load/vec4 v00000000021f4a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000000021f0990_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000000021f02b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000021f0a30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000021f5760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021eff90_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v00000000021f0f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v00000000021f0210_0;
    %assign/vec4 v00000000021f0990_0, 0;
    %load/vec4 v00000000021f0e90_0;
    %assign/vec4 v00000000021f02b0_0, 0;
    %load/vec4 v00000000021f07b0_0;
    %assign/vec4 v00000000021f0a30_0, 0;
    %load/vec4 v00000000021f4400_0;
    %assign/vec4 v00000000021f5760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000021eff90_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000000000218ca50;
T_27 ;
    %wait E_0000000002175fd0;
    %load/vec4 v00000000021f4a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f5300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f4b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f4680_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000000021f0f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f5300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f4b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f4680_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v00000000021efa90_0;
    %nor/r;
    %assign/vec4 v00000000021f5300_0, 0;
    %load/vec4 v00000000021f5300_0;
    %assign/vec4 v00000000021f4b80_0, 0;
    %load/vec4 v00000000021f4b80_0;
    %assign/vec4 v00000000021f4680_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000000000218ca50;
T_28 ;
    %wait E_0000000002175fd0;
    %load/vec4 v00000000021f4a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f4ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f45e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021efef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f0530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f00d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000000021f4fe0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v00000000021f4b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v00000000021f5800_0;
    %assign/vec4 v00000000021f4ea0_0, 0;
    %load/vec4 v00000000021f4ae0_0;
    %assign/vec4 v00000000021f45e0_0, 0;
    %load/vec4 v00000000021f0170_0;
    %assign/vec4 v00000000021efef0_0, 0;
    %load/vec4 v00000000021f0710_0;
    %assign/vec4 v00000000021f0530_0, 0;
    %load/vec4 v00000000021f0d50_0;
    %assign/vec4 v00000000021f00d0_0, 0;
    %load/vec4 v00000000021f0350_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.4, 8;
    %load/vec4 v00000000021f4540_0;
    %jmp/1 T_28.5, 8;
T_28.4 ; End of true expr.
    %load/vec4 v00000000021f5260_0;
    %jmp/0 T_28.5, 8;
 ; End of false expr.
    %blend;
T_28.5;
    %assign/vec4 v00000000021f4fe0_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000000000218c8d0;
T_29 ;
    %wait E_0000000002175fd0;
    %load/vec4 v00000000021f49a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v00000000021f4f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_29.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_29.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_29.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_29.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_29.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_29.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_29.16, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_29.17, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_29.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_29.19, 6;
    %jmp T_29.20;
T_29.2 ;
    %pushi/vec4 2152202240, 0, 33;
    %concati/vec4 0, 0, 31;
    %store/vec4 v00000000021f53a0_0, 0, 64;
    %pushi/vec4 2155347968, 0, 33;
    %concati/vec4 0, 0, 31;
    %store/vec4 v00000000021f47c0_0, 0, 64;
    %pushi/vec4 2148182698, 0, 33;
    %concati/vec4 1431655765, 0, 31;
    %store/vec4 v00000000021f5440_0, 0, 64;
    %pushi/vec4 4236104769, 0, 34;
    %concati/vec4 223681897, 0, 30;
    %store/vec4 v00000000021f2880_0, 0, 64;
    %pushi/vec4 4238924683, 0, 34;
    %concati/vec4 723272493, 0, 30;
    %store/vec4 v00000000021f1980_0, 0, 64;
    %pushi/vec4 4234043184, 0, 34;
    %concati/vec4 973067791, 0, 30;
    %store/vec4 v00000000021f3960_0, 0, 64;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000021f5080_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000021f4d60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000021f4860_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000021f44a0_0, 0, 1;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
    %jmp T_29.20;
T_29.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000021f4d60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000021f4860_0, 0, 3;
    %load/vec4 v00000000021f1980_0;
    %store/vec4 v00000000021f4e00_0, 0, 64;
    %load/vec4 v00000000021f2880_0;
    %store/vec4 v00000000021f4900_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000021f44a0_0, 0, 1;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
    %jmp T_29.20;
T_29.4 ;
    %load/vec4 v00000000021f4220_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_29.21, 4;
    %load/vec4 v00000000021f4cc0_0;
    %store/vec4 v00000000021f5120_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000021f44a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000021f4d60_0, 0, 1;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
    %jmp T_29.22;
T_29.21 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
T_29.22 ;
    %jmp T_29.20;
T_29.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000021f4d60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000021f4860_0, 0, 3;
    %load/vec4 v00000000021f5120_0;
    %store/vec4 v00000000021f4e00_0, 0, 64;
    %load/vec4 v00000000021f53a0_0;
    %store/vec4 v00000000021f4900_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000021f44a0_0, 0, 1;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
    %jmp T_29.20;
T_29.6 ;
    %load/vec4 v00000000021f4220_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_29.23, 4;
    %load/vec4 v00000000021f4cc0_0;
    %store/vec4 v00000000021f3000_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000021f44a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000021f4d60_0, 0, 1;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
    %jmp T_29.24;
T_29.23 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
T_29.24 ;
    %jmp T_29.20;
T_29.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000021f4d60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000021f4860_0, 0, 3;
    %load/vec4 v00000000021f47c0_0;
    %store/vec4 v00000000021f4e00_0, 0, 64;
    %load/vec4 v00000000021f3960_0;
    %store/vec4 v00000000021f4900_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000021f44a0_0, 0, 1;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
    %jmp T_29.20;
T_29.8 ;
    %load/vec4 v00000000021f4220_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_29.25, 4;
    %load/vec4 v00000000021f4cc0_0;
    %store/vec4 v00000000021f5120_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000021f44a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000021f4d60_0, 0, 1;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
    %jmp T_29.26;
T_29.25 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
T_29.26 ;
    %jmp T_29.20;
T_29.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000021f4d60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000021f4860_0, 0, 3;
    %load/vec4 v00000000021f5120_0;
    %store/vec4 v00000000021f4e00_0, 0, 64;
    %load/vec4 v00000000021f2880_0;
    %store/vec4 v00000000021f4900_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000021f44a0_0, 0, 1;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
    %jmp T_29.20;
T_29.10 ;
    %load/vec4 v00000000021f4220_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_29.27, 4;
    %load/vec4 v00000000021f4cc0_0;
    %store/vec4 v00000000021f5120_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000021f44a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000021f4d60_0, 0, 1;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
    %jmp T_29.28;
T_29.27 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
T_29.28 ;
    %jmp T_29.20;
T_29.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000021f4d60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000021f4860_0, 0, 3;
    %load/vec4 v00000000021f5120_0;
    %store/vec4 v00000000021f4e00_0, 0, 64;
    %load/vec4 v00000000021f1980_0;
    %store/vec4 v00000000021f4900_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000021f44a0_0, 0, 1;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
    %jmp T_29.20;
T_29.12 ;
    %load/vec4 v00000000021f4220_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_29.29, 4;
    %load/vec4 v00000000021f4cc0_0;
    %store/vec4 v00000000021f3f00_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000021f44a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000021f4d60_0, 0, 1;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
    %jmp T_29.30;
T_29.29 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
T_29.30 ;
    %jmp T_29.20;
T_29.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000021f4d60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000021f4860_0, 0, 3;
    %load/vec4 v00000000021f1980_0;
    %store/vec4 v00000000021f4e00_0, 0, 64;
    %load/vec4 v00000000021f2880_0;
    %store/vec4 v00000000021f4900_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000021f44a0_0, 0, 1;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
    %jmp T_29.20;
T_29.14 ;
    %load/vec4 v00000000021f4220_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_29.31, 4;
    %load/vec4 v00000000021f4cc0_0;
    %store/vec4 v00000000021f5120_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000021f44a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000021f4d60_0, 0, 1;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
    %jmp T_29.32;
T_29.31 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
T_29.32 ;
    %jmp T_29.20;
T_29.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000021f4d60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000021f4860_0, 0, 3;
    %load/vec4 v00000000021f5440_0;
    %store/vec4 v00000000021f4e00_0, 0, 64;
    %load/vec4 v00000000021f3960_0;
    %store/vec4 v00000000021f4900_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000021f44a0_0, 0, 1;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
    %jmp T_29.20;
T_29.16 ;
    %load/vec4 v00000000021f4220_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_29.33, 4;
    %load/vec4 v00000000021f4cc0_0;
    %store/vec4 v00000000021f33c0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000021f44a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000021f4d60_0, 0, 1;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
    %jmp T_29.34;
T_29.33 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
T_29.34 ;
    %jmp T_29.20;
T_29.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000021f4d60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000021f4860_0, 0, 3;
    %load/vec4 v00000000021f5120_0;
    %store/vec4 v00000000021f4e00_0, 0, 64;
    %load/vec4 v00000000021f33c0_0;
    %store/vec4 v00000000021f4900_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000021f44a0_0, 0, 1;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
    %jmp T_29.20;
T_29.18 ;
    %load/vec4 v00000000021f4220_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_29.35, 4;
    %load/vec4 v00000000021f4cc0_0;
    %store/vec4 v00000000021f2ce0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000021f44a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000021f4d60_0, 0, 1;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
    %jmp T_29.36;
T_29.35 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
T_29.36 ;
    %jmp T_29.20;
T_29.19 ;
    %load/vec4 v00000000021f3000_0;
    %store/vec4 v00000000021f2880_0, 0, 64;
    %load/vec4 v00000000021f3f00_0;
    %store/vec4 v00000000021f1980_0, 0, 64;
    %load/vec4 v00000000021f2ce0_0;
    %store/vec4 v00000000021f3960_0, 0, 64;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v00000000021f4f40_0, 0, 6;
    %jmp T_29.20;
T_29.20 ;
    %pop/vec4 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000000000218c260;
T_30 ;
    %vpi_call 2 12 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000218c260 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000021f40e0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000021f40e0_0, 0, 1;
    %vpi_call 2 16 "$display", $time, "\011coming out of reset" {0 0 0};
    %delay 5000000, 0;
    %vpi_call 2 17 "$display", $time, "\011finishing" {0 0 0};
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_30;
    .scope S_000000000218c260;
T_31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000021f1de0_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_000000000218c260;
T_32 ;
    %delay 100, 0;
    %load/vec4 v00000000021f1de0_0;
    %inv;
    %store/vec4 v00000000021f1de0_0, 0, 1;
    %jmp T_32;
    .thread T_32;
    .scope S_000000000218c260;
T_33 ;
    %vpi_call 2 28 "$monitor", "x_next %h y_next %h z_next %h", v00000000021f2420_0, v00000000021f1fc0_0, v00000000021f2f60_0 {0 0 0};
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    ".\lorentz_tb.v";
    "./lorentz.v";
    "./fpu_double.v";
    "./fpu_add.v";
    "./fpu_sub.v";
    "./fpu_mul.v";
    "./fpu_div.v";
    "./fpu_round.v";
    "./fpu_exceptions.v";
