{"files":[{"patch":"@@ -1558,4 +1558,7 @@\n-  predicate(UseSVE == 0 && ifelse($6, `',\n-                                  n->as_Vector()->length() == $2,\n-                                  (n->as_Vector()->length() == $2 ||`\n-                            'n->as_Vector()->length() == $6)));\n+  predicate(UseSVE == 0 && ifelse($2$3, 8B,\n+                                  `(n->as_Vector()->length() == 8 ||\n+                            n->as_Vector()->length() == 4)',\n+                                  $2$3, 4S,\n+                                  `(n->as_Vector()->length() == 4 ||\n+                            n->as_Vector()->length() == 2)',\n+                            n->as_Vector()->length() == $2));\n@@ -1566,1 +1569,1 @@\n-    __ dup(as_FloatRegister($dst$$reg), __ T$2$1, $7($src$$reg));\n+    __ dup(as_FloatRegister($dst$$reg), __ T$2$1, $6($src$$reg));\n@@ -1575,4 +1578,7 @@\n-  predicate(UseSVE == 0 && ifelse($6, `',\n-                                  n->as_Vector()->length() == $2,\n-                                  (n->as_Vector()->length() == $2 ||`\n-                            'n->as_Vector()->length() == $6)));\n+  predicate(UseSVE == 0 && ifelse($2$3, 8B,\n+                                  `(n->as_Vector()->length() == 8 ||\n+                            n->as_Vector()->length() == 4)',\n+                                  $2$3, 4S,\n+                                  `(n->as_Vector()->length() == 4 ||\n+                            n->as_Vector()->length() == 2)',\n+                            n->as_Vector()->length() == $2));\n@@ -1583,1 +1589,1 @@\n-    __ mov(as_FloatRegister($dst$$reg), __ T$2`'iTYPE2SIMD($3), $con$$constant`'ifelse($7, `', `)', ` & $7)');\n+    __ mov(as_FloatRegister($dst$$reg), __ T$2`'iTYPE2SIMD($3), $con$$constant`'$6);\n@@ -1587,18 +1593,18 @@\n-dnl            $1 $2  $3 $4 $5          $6 $7\n-VREPLICATE_REG(B, 8,  B, D, iRegIorL2I, 4, as_Register)\n-VREPLICATE_REG(B, 16, B, X, iRegIorL2I,  , as_Register)\n-VREPLICATE_IMM(B, 8,  B, D, immI,       4, 0xff)\n-VREPLICATE_IMM(B, 16, B, X, immI,        , 0xff)\n-VREPLICATE_REG(H, 4,  S, D, iRegIorL2I, 2, as_Register)\n-VREPLICATE_REG(H, 8,  S, X, iRegIorL2I,  , as_Register)\n-VREPLICATE_IMM(H, 4,  S, D, immI,       2, 0xffff)\n-VREPLICATE_IMM(H, 8,  S, X, immI,        , 0xffff)\n-VREPLICATE_REG(S, 2,  I, D, iRegIorL2I,  , as_Register)\n-VREPLICATE_REG(S, 4,  I, X, iRegIorL2I,  , as_Register)\n-VREPLICATE_IMM(S, 2,  I, D, immI,        , )\n-VREPLICATE_IMM(S, 4,  I, X, immI,        , )\n-VREPLICATE_REG(D, 2,  L, X, iRegL,       , as_Register)\n-VREPLICATE_IMM(D, 2,  L, X, immL,        , )\n-VREPLICATE_REG(S, 2,  F, D, vRegF,       , as_FloatRegister)\n-VREPLICATE_REG(S, 4,  F, X, vRegF,       , as_FloatRegister)\n-VREPLICATE_REG(D, 2,  D, X, vRegD,       , as_FloatRegister)\n+dnl            $1 $2  $3 $4 $5          $6\n+VREPLICATE_REG(B, 8,  B, D, iRegIorL2I, as_Register)\n+VREPLICATE_REG(B, 16, B, X, iRegIorL2I, as_Register)\n+VREPLICATE_IMM(B, 8,  B, D, immI, ` & 0xff')\n+VREPLICATE_IMM(B, 16, B, X, immI, ` & 0xff')\n+VREPLICATE_REG(H, 4,  S, D, iRegIorL2I, as_Register)\n+VREPLICATE_REG(H, 8,  S, X, iRegIorL2I, as_Register)\n+VREPLICATE_IMM(H, 4,  S, D, immI, ` & 0xffff')\n+VREPLICATE_IMM(H, 8,  S, X, immI, ` & 0xffff')\n+VREPLICATE_REG(S, 2,  I, D, iRegIorL2I, as_Register)\n+VREPLICATE_REG(S, 4,  I, X, iRegIorL2I, as_Register)\n+VREPLICATE_IMM(S, 2,  I, D, immI)\n+VREPLICATE_IMM(S, 4,  I, X, immI)\n+VREPLICATE_REG(D, 2,  L, X, iRegL,      as_Register)\n+VREPLICATE_IMM(D, 2,  L, X, immL)\n+VREPLICATE_REG(S, 2,  F, D, vRegF,      as_FloatRegister)\n+VREPLICATE_REG(S, 4,  F, X, vRegF,      as_FloatRegister)\n+VREPLICATE_REG(D, 2,  D, X, vRegD,      as_FloatRegister)\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_neon_ad.m4","additions":34,"deletions":28,"binary":false,"changes":62,"status":"modified"}]}