ARM GAS  /tmp/cc41b81V.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB223:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** /* USER CODE END PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/cc41b81V.s 			page 2


  32:Core/Src/main.c **** /* USER CODE BEGIN PD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** // analog buffer
  35:Core/Src/main.c **** #define ADC_BUF_LEN 4086
  36:Core/Src/main.c **** // precharge
  37:Core/Src/main.c **** #define PRECHARGE_COEFFICIENT       0.9		      // 90% complete with precharge so it's probably safe
  38:Core/Src/main.c **** #define NUM_COMMAND_MSG 10
  39:Core/Src/main.c **** #define NUM_VOLTAGE_CHECKS 500 // since we're checking at 10ms Interrupts, 500 would be 5 seconds. 
  40:Core/Src/main.c ****                               // precharge should be done in less than 2 seconds. 
  41:Core/Src/main.c **** /* USER CODE END PD */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  44:Core/Src/main.c **** /* USER CODE BEGIN PM */
  45:Core/Src/main.c **** /* USER CODE END PM */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  48:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  49:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc1;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** CAN_HandleTypeDef hcan1;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** TIM_HandleTypeDef htim13;
  54:Core/Src/main.c **** TIM_HandleTypeDef htim14;
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE BEGIN PV */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** // counters for Rinehart message sending in precharge
  59:Core/Src/main.c **** uint8_t rinehart_send_command_count = 0;
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** // inputs
  62:Core/Src/main.c **** uint32_t rinehartVoltage = 0;				// read from CAN
  63:Core/Src/main.c **** uint32_t emusVoltage = 0;					// read from CAN
  64:Core/Src/main.c **** int vicoreTemp = 0;					// read from DMA, vicore temp
  65:Core/Src/main.c **** int DCDCEnable = 0;                     // dc-dc enable (0 = disabled, 1 = enabled)
  66:Core/Src/main.c **** int RTDButtonPressed = 0;               // read this from CAN, if it's 1 we can finish precharge
  67:Core/Src/main.c **** uint32_t adc_buf[ADC_BUF_LEN];				// adc read buffer
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** // output
  70:Core/Src/main.c **** int DCDCFault = 0;                      // the dc-dc fault indicator (0 = no fault, 1 = fault)
  71:Core/Src/main.c **** int readyToDrive = 0;					          // the car is ready to drive! (0 = not ready, 1 = ready)
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** // precharge states
  74:Core/Src/main.c **** enum prechargeStates
  75:Core/Src/main.c **** {
  76:Core/Src/main.c **** 	PRECHARGE_OFF,
  77:Core/Src/main.c **** 	PRECHARGE_ON,
  78:Core/Src/main.c **** 	PRECHARGE_DONE,
  79:Core/Src/main.c **** 	PRECHARGE_ERROR
  80:Core/Src/main.c **** };
  81:Core/Src/main.c **** uint8_t prechargeState = PRECHARGE_OFF;			// set initial precharge state to OFF
  82:Core/Src/main.c **** uint8_t lastPrechargeState = PRECHARGE_OFF;
  83:Core/Src/main.c **** uint8_t voltageCheckCount = 0;
  84:Core/Src/main.c **** 
  85:Core/Src/main.c **** // CAN
  86:Core/Src/main.c **** uint32_t TxMailbox; 							            // CAN Bus Mail box variable
  87:Core/Src/main.c **** CAN_TxHeaderTypeDef txHeader0; 					      // CAN Bus Transmit Header BASE
  88:Core/Src/main.c **** CAN_TxHeaderTypeDef txHeader1; 					      // CAN Bus Transmit Header DATA
ARM GAS  /tmp/cc41b81V.s 			page 3


  89:Core/Src/main.c **** CAN_TxHeaderTypeDef txHeader2; 					      // CAN Bus Transmit Header DATA
  90:Core/Src/main.c **** CAN_RxHeaderTypeDef rxHeader; 					      // CAN Bus Receive Header
  91:Core/Src/main.c **** uint8_t canRX[8] = {0, 0, 0, 0, 0, 0, 0, 0}; 	// CAN Bus Receive Buffer
  92:Core/Src/main.c **** uint8_t TxData[8];                            // CAN transmit buffer
  93:Core/Src/main.c **** CAN_FilterTypeDef canFilter0; 					      // CAN Bus Filter for BMS
  94:Core/Src/main.c **** CAN_FilterTypeDef canFilter1;                 // CAN Bus Filter for Rinehart
  95:Core/Src/main.c **** /* USER CODE END PV */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  98:Core/Src/main.c **** void SystemClock_Config(void);
  99:Core/Src/main.c **** static void MX_GPIO_Init(void);
 100:Core/Src/main.c **** static void MX_CAN1_Init(void);
 101:Core/Src/main.c **** static void MX_DMA_Init(void);
 102:Core/Src/main.c **** static void MX_ADC1_Init(void);
 103:Core/Src/main.c **** static void MX_TIM14_Init(void);
 104:Core/Src/main.c **** static void MX_TIM13_Init(void);
 105:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 106:Core/Src/main.c **** void prechargeControl();
 107:Core/Src/main.c **** 
 108:Core/Src/main.c **** /* USER CODE END PFP */
 109:Core/Src/main.c **** 
 110:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 111:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 112:Core/Src/main.c **** /* USER CODE END 0 */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c **** /**
 115:Core/Src/main.c ****   * @brief  The application entry point.
 116:Core/Src/main.c ****   * @retval int
 117:Core/Src/main.c ****   */
 118:Core/Src/main.c **** int main(void)
 119:Core/Src/main.c **** {
 120:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /* USER CODE END 1 */
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 127:Core/Src/main.c ****   HAL_Init();
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 130:Core/Src/main.c ****   /* USER CODE END Init */
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   /* Configure the system clock */
 133:Core/Src/main.c ****   SystemClock_Config();
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 136:Core/Src/main.c ****   /* USER CODE END SysInit */
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /* Initialize all configured peripherals */
 139:Core/Src/main.c ****   MX_GPIO_Init();
 140:Core/Src/main.c ****   MX_CAN1_Init();
 141:Core/Src/main.c ****   MX_DMA_Init();
 142:Core/Src/main.c ****   MX_ADC1_Init();
 143:Core/Src/main.c ****   MX_TIM14_Init();
 144:Core/Src/main.c ****   MX_TIM13_Init();
 145:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
ARM GAS  /tmp/cc41b81V.s 			page 4


 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   // init the CAN mailbox for BASE
 148:Core/Src/main.c ****   txHeader0.DLC = 8; // Number of bites to be transmitted max- 8
 149:Core/Src/main.c ****   txHeader0.IDE = CAN_ID_STD;
 150:Core/Src/main.c ****   txHeader0.RTR = CAN_RTR_DATA;
 151:Core/Src/main.c ****   txHeader0.StdId = 0x086;
 152:Core/Src/main.c ****   txHeader0.ExtId = 0;
 153:Core/Src/main.c ****   txHeader0.TransmitGlobalTime = DISABLE;
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   // init the CAN mailbox for DATA
 156:Core/Src/main.c ****   txHeader1.DLC = 8; // Number of bites to be transmitted max- 8
 157:Core/Src/main.c ****   txHeader1.IDE = CAN_ID_STD;
 158:Core/Src/main.c ****   txHeader1.RTR = CAN_RTR_DATA;
 159:Core/Src/main.c ****   txHeader1.StdId = 0x087;
 160:Core/Src/main.c ****   txHeader1.ExtId = 0;
 161:Core/Src/main.c ****   txHeader1.TransmitGlobalTime = DISABLE;
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   // header for rinehart (Parameter Command Message)
 164:Core/Src/main.c ****   txHeader2.DLC = 8; // Number of bites to be transmitted max- 8
 165:Core/Src/main.c ****   txHeader2.IDE = CAN_ID_STD;
 166:Core/Src/main.c ****   txHeader2.RTR = CAN_RTR_DATA;
 167:Core/Src/main.c ****   txHeader2.StdId = 0x0C1;
 168:Core/Src/main.c ****   txHeader2.ExtId = 0;
 169:Core/Src/main.c ****   txHeader2.TransmitGlobalTime = DISABLE;
 170:Core/Src/main.c **** 
 171:Core/Src/main.c **** 	HAL_CAN_Start(&hcan1); // Initialize CAN Bus
 172:Core/Src/main.c **** 	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);   // Initialize CAN Bus Rx Inte
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   // start timer
 175:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim14);
 176:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim13);
 177:Core/Src/main.c **** 
 178:Core/Src/main.c **** 	// start ADC DMA
 179:Core/Src/main.c **** 	HAL_ADC_Start_DMA(&hadc1, adc_buf, ADC_BUF_LEN);
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****   /* USER CODE END 2 */
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****   /* Infinite loop */
 184:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 185:Core/Src/main.c ****   while (1)
 186:Core/Src/main.c ****   {
 187:Core/Src/main.c ****     // poll sensors
 188:Core/Src/main.c ****     // pollSensorData();
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****     // read CAN
 191:Core/Src/main.c ****     // if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 192:Core/Src/main.c ****     //   Error_Handler();
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****     // send CAN
 195:Core/Src/main.c ****     // BASE
 196:Core/Src/main.c ****     // uint8_t csend0[] = {0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07};
 197:Core/Src/main.c ****     // HAL_CAN_AddTxMessage(&hcan1, &txHeader0, csend0, &canMailbox); // Send Message
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****     // BASE
 200:Core/Src/main.c ****     // uint8_t csend1[] = {readyToDrive, DCDCFault, vicoreTemp, 0x03, 0x04, 0x05, 0x06, 0x07};
 201:Core/Src/main.c ****     // HAL_CAN_AddTxMessage(&hcan1, &txHeader1, csend1, &canMailbox); // Send Message
 202:Core/Src/main.c ****     /* USER CODE END WHILE */
ARM GAS  /tmp/cc41b81V.s 			page 5


 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 205:Core/Src/main.c ****   }
 206:Core/Src/main.c ****   /* USER CODE END 3 */
 207:Core/Src/main.c **** }
 208:Core/Src/main.c **** 
 209:Core/Src/main.c **** /**
 210:Core/Src/main.c ****   * @brief System Clock Configuration
 211:Core/Src/main.c ****   * @retval None
 212:Core/Src/main.c ****   */
 213:Core/Src/main.c **** void SystemClock_Config(void)
 214:Core/Src/main.c **** {
 215:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 216:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 219:Core/Src/main.c ****   */
 220:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 221:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 222:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 223:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 224:Core/Src/main.c ****   */
 225:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 226:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 227:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 228:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 229:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 230:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 231:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 90;
 232:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 233:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 234:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 235:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 236:Core/Src/main.c ****   {
 237:Core/Src/main.c ****     Error_Handler();
 238:Core/Src/main.c ****   }
 239:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 240:Core/Src/main.c ****   */
 241:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 242:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 243:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 244:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 245:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 246:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 247:Core/Src/main.c **** 
 248:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 249:Core/Src/main.c ****   {
 250:Core/Src/main.c ****     Error_Handler();
 251:Core/Src/main.c ****   }
 252:Core/Src/main.c **** }
 253:Core/Src/main.c **** 
 254:Core/Src/main.c **** /**
 255:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 256:Core/Src/main.c ****   * @param None
 257:Core/Src/main.c ****   * @retval None
 258:Core/Src/main.c ****   */
 259:Core/Src/main.c **** static void MX_ADC1_Init(void)
ARM GAS  /tmp/cc41b81V.s 			page 6


 260:Core/Src/main.c **** {
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 263:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 264:Core/Src/main.c **** 
 265:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 266:Core/Src/main.c **** 
 267:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 268:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 269:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 270:Core/Src/main.c ****   */
 271:Core/Src/main.c ****   hadc1.Instance = ADC1;
 272:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 273:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 274:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 275:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 276:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 277:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 278:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 279:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 280:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 281:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 282:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 283:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 284:Core/Src/main.c ****   {
 285:Core/Src/main.c ****     Error_Handler();
 286:Core/Src/main.c ****   }
 287:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 288:Core/Src/main.c ****   */
 289:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_7;
 290:Core/Src/main.c ****   sConfig.Rank = 1;
 291:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 292:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 293:Core/Src/main.c ****   {
 294:Core/Src/main.c ****     Error_Handler();
 295:Core/Src/main.c ****   }
 296:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 297:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 298:Core/Src/main.c **** 
 299:Core/Src/main.c **** }
 300:Core/Src/main.c **** 
 301:Core/Src/main.c **** /**
 302:Core/Src/main.c ****   * @brief CAN1 Initialization Function
 303:Core/Src/main.c ****   * @param None
 304:Core/Src/main.c ****   * @retval None
 305:Core/Src/main.c ****   */
 306:Core/Src/main.c **** static void MX_CAN1_Init(void)
 307:Core/Src/main.c **** {
 308:Core/Src/main.c **** 
 309:Core/Src/main.c ****   /* USER CODE BEGIN CAN1_Init 0 */
 310:Core/Src/main.c ****   /* USER CODE END CAN1_Init 0 */
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****   /* USER CODE BEGIN CAN1_Init 1 */
 313:Core/Src/main.c ****   /* USER CODE END CAN1_Init 1 */
 314:Core/Src/main.c ****   hcan1.Instance = CAN1;
 315:Core/Src/main.c ****   hcan1.Init.Prescaler = 18;
 316:Core/Src/main.c ****   hcan1.Init.Mode = CAN_MODE_NORMAL;
ARM GAS  /tmp/cc41b81V.s 			page 7


 317:Core/Src/main.c ****   hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 318:Core/Src/main.c ****   hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 319:Core/Src/main.c ****   hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 320:Core/Src/main.c ****   hcan1.Init.TimeTriggeredMode = DISABLE;
 321:Core/Src/main.c ****   hcan1.Init.AutoBusOff = DISABLE;
 322:Core/Src/main.c ****   hcan1.Init.AutoWakeUp = ENABLE;
 323:Core/Src/main.c ****   hcan1.Init.AutoRetransmission = ENABLE;
 324:Core/Src/main.c ****   hcan1.Init.ReceiveFifoLocked = DISABLE;
 325:Core/Src/main.c ****   hcan1.Init.TransmitFifoPriority = DISABLE;
 326:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan1) != HAL_OK)
 327:Core/Src/main.c ****   {
 328:Core/Src/main.c ****     Error_Handler();
 329:Core/Src/main.c ****   }
 330:Core/Src/main.c ****   /* USER CODE BEGIN CAN1_Init 2 */
 331:Core/Src/main.c **** 
 332:Core/Src/main.c ****   // init the CAN filter for BMS messages
 333:Core/Src/main.c ****     canFilter0.FilterIdHigh = 0x001 << 5;   // BMS IDs: 0 - 0x72
 334:Core/Src/main.c ****   	canFilter0.FilterIdLow = 0x000;
 335:Core/Src/main.c ****     canFilter0.FilterMaskIdHigh = 0x001 << 5;
 336:Core/Src/main.c ****   	canFilter0.FilterMaskIdLow = 0x000;
 337:Core/Src/main.c ****     canFilter0.FilterBank = 0;
 338:Core/Src/main.c ****   	canFilter0.FilterMode = CAN_FILTERMODE_IDMASK;
 339:Core/Src/main.c ****   	canFilter0.FilterFIFOAssignment = CAN_RX_FIFO0;
 340:Core/Src/main.c ****   	canFilter0.FilterScale = CAN_FILTERSCALE_32BIT;
 341:Core/Src/main.c ****   	canFilter0.FilterActivation = ENABLE;
 342:Core/Src/main.c **** 
 343:Core/Src/main.c ****     HAL_CAN_ConfigFilter(&hcan1, &canFilter0);
 344:Core/Src/main.c **** 
 345:Core/Src/main.c ****     // init the CAN filter for Rinehart messages
 346:Core/Src/main.c ****     canFilter1.FilterIdHigh = 0x0A7 << 5;      // Rinehart IDs: 0xA0 - 0xB1
 347:Core/Src/main.c ****   	canFilter1.FilterIdLow = 0x00;
 348:Core/Src/main.c ****     canFilter1.FilterMaskIdHigh = 0x0A7 << 5;
 349:Core/Src/main.c ****   	canFilter1.FilterMaskIdLow = 0x000;
 350:Core/Src/main.c ****     canFilter1.FilterBank = 1;
 351:Core/Src/main.c ****   	canFilter1.FilterMode = CAN_FILTERMODE_IDMASK;
 352:Core/Src/main.c ****   	canFilter1.FilterFIFOAssignment = CAN_RX_FIFO0;
 353:Core/Src/main.c ****   	canFilter1.FilterScale = CAN_FILTERSCALE_32BIT;
 354:Core/Src/main.c ****   	canFilter1.FilterActivation = ENABLE;
 355:Core/Src/main.c **** 
 356:Core/Src/main.c ****     HAL_CAN_ConfigFilter(&hcan1, &canFilter1);
 357:Core/Src/main.c **** 
 358:Core/Src/main.c ****   /* USER CODE END CAN1_Init 2 */
 359:Core/Src/main.c **** 
 360:Core/Src/main.c **** }
 361:Core/Src/main.c **** 
 362:Core/Src/main.c **** /**
 363:Core/Src/main.c ****   * @brief TIM13 Initialization Function
 364:Core/Src/main.c ****   * @param None
 365:Core/Src/main.c ****   * @retval None
 366:Core/Src/main.c ****   */
 367:Core/Src/main.c **** static void MX_TIM13_Init(void)
 368:Core/Src/main.c **** {
 369:Core/Src/main.c **** 
 370:Core/Src/main.c ****   /* USER CODE BEGIN TIM13_Init 0 */
 371:Core/Src/main.c **** 
 372:Core/Src/main.c ****   /* USER CODE END TIM13_Init 0 */
 373:Core/Src/main.c **** 
ARM GAS  /tmp/cc41b81V.s 			page 8


 374:Core/Src/main.c ****   /* USER CODE BEGIN TIM13_Init 1 */
 375:Core/Src/main.c **** 
 376:Core/Src/main.c ****   /* USER CODE END TIM13_Init 1 */
 377:Core/Src/main.c ****   htim13.Instance = TIM13;
 378:Core/Src/main.c ****   htim13.Init.Prescaler = 9000-1;
 379:Core/Src/main.c ****   htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 380:Core/Src/main.c ****   htim13.Init.Period = 1000-1;
 381:Core/Src/main.c ****   htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 382:Core/Src/main.c ****   htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 383:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 384:Core/Src/main.c ****   {
 385:Core/Src/main.c ****     Error_Handler();
 386:Core/Src/main.c ****   }
 387:Core/Src/main.c ****   /* USER CODE BEGIN TIM13_Init 2 */
 388:Core/Src/main.c **** 
 389:Core/Src/main.c ****   /* USER CODE END TIM13_Init 2 */
 390:Core/Src/main.c **** 
 391:Core/Src/main.c **** }
 392:Core/Src/main.c **** 
 393:Core/Src/main.c **** /**
 394:Core/Src/main.c ****   * @brief TIM14 Initialization Function
 395:Core/Src/main.c ****   * @param None
 396:Core/Src/main.c ****   * @retval None
 397:Core/Src/main.c ****   */
 398:Core/Src/main.c **** static void MX_TIM14_Init(void)
 399:Core/Src/main.c **** {
 400:Core/Src/main.c **** 
 401:Core/Src/main.c ****   /* USER CODE BEGIN TIM14_Init 0 */
 402:Core/Src/main.c **** 
 403:Core/Src/main.c ****   /* USER CODE END TIM14_Init 0 */
 404:Core/Src/main.c **** 
 405:Core/Src/main.c ****   /* USER CODE BEGIN TIM14_Init 1 */
 406:Core/Src/main.c **** 
 407:Core/Src/main.c ****   /* USER CODE END TIM14_Init 1 */
 408:Core/Src/main.c ****   htim14.Instance = TIM14;
 409:Core/Src/main.c ****   htim14.Init.Prescaler = 9000-1;
 410:Core/Src/main.c ****   htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 411:Core/Src/main.c ****   htim14.Init.Period = 5000-1;
 412:Core/Src/main.c ****   htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 413:Core/Src/main.c ****   htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 414:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 415:Core/Src/main.c ****   {
 416:Core/Src/main.c ****     Error_Handler();
 417:Core/Src/main.c ****   }
 418:Core/Src/main.c ****   /* USER CODE BEGIN TIM14_Init 2 */
 419:Core/Src/main.c **** 
 420:Core/Src/main.c ****   /* USER CODE END TIM14_Init 2 */
 421:Core/Src/main.c **** 
 422:Core/Src/main.c **** }
 423:Core/Src/main.c **** 
 424:Core/Src/main.c **** /**
 425:Core/Src/main.c ****   * Enable DMA controller clock
 426:Core/Src/main.c ****   */
 427:Core/Src/main.c **** static void MX_DMA_Init(void)
 428:Core/Src/main.c **** {
 429:Core/Src/main.c **** 
 430:Core/Src/main.c ****   /* DMA controller clock enable */
ARM GAS  /tmp/cc41b81V.s 			page 9


 431:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 432:Core/Src/main.c **** 
 433:Core/Src/main.c ****   /* DMA interrupt init */
 434:Core/Src/main.c ****   /* DMA2_Stream0_IRQn interrupt configuration */
 435:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 436:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 437:Core/Src/main.c **** 
 438:Core/Src/main.c **** }
 439:Core/Src/main.c **** 
 440:Core/Src/main.c **** /**
 441:Core/Src/main.c ****   * @brief GPIO Initialization Function
 442:Core/Src/main.c ****   * @param None
 443:Core/Src/main.c ****   * @retval None
 444:Core/Src/main.c ****   */
 445:Core/Src/main.c **** static void MX_GPIO_Init(void)
 446:Core/Src/main.c **** {
  28              		.loc 1 446 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 20
  35              		.cfi_offset 4, -20
  36              		.cfi_offset 5, -16
  37              		.cfi_offset 6, -12
  38              		.cfi_offset 7, -8
  39              		.cfi_offset 14, -4
  40 0002 89B0     		sub	sp, sp, #36
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 56
 447:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 447 3 view .LVU1
  44              		.loc 1 447 20 is_stmt 0 view .LVU2
  45 0004 0024     		movs	r4, #0
  46 0006 0394     		str	r4, [sp, #12]
  47 0008 0494     		str	r4, [sp, #16]
  48 000a 0594     		str	r4, [sp, #20]
  49 000c 0694     		str	r4, [sp, #24]
  50 000e 0794     		str	r4, [sp, #28]
 448:Core/Src/main.c **** 
 449:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 450:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  51              		.loc 1 450 3 is_stmt 1 view .LVU3
  52              	.LBB4:
  53              		.loc 1 450 3 view .LVU4
  54 0010 0194     		str	r4, [sp, #4]
  55              		.loc 1 450 3 view .LVU5
  56 0012 1B4B     		ldr	r3, .L3
  57 0014 1A6B     		ldr	r2, [r3, #48]
  58 0016 42F08002 		orr	r2, r2, #128
  59 001a 1A63     		str	r2, [r3, #48]
  60              		.loc 1 450 3 view .LVU6
  61 001c 1A6B     		ldr	r2, [r3, #48]
  62 001e 02F08002 		and	r2, r2, #128
  63 0022 0192     		str	r2, [sp, #4]
  64              		.loc 1 450 3 view .LVU7
ARM GAS  /tmp/cc41b81V.s 			page 10


  65 0024 019A     		ldr	r2, [sp, #4]
  66              	.LBE4:
  67              		.loc 1 450 3 view .LVU8
 451:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  68              		.loc 1 451 3 view .LVU9
  69              	.LBB5:
  70              		.loc 1 451 3 view .LVU10
  71 0026 0294     		str	r4, [sp, #8]
  72              		.loc 1 451 3 view .LVU11
  73 0028 1A6B     		ldr	r2, [r3, #48]
  74 002a 42F00102 		orr	r2, r2, #1
  75 002e 1A63     		str	r2, [r3, #48]
  76              		.loc 1 451 3 view .LVU12
  77 0030 1B6B     		ldr	r3, [r3, #48]
  78 0032 03F00103 		and	r3, r3, #1
  79 0036 0293     		str	r3, [sp, #8]
  80              		.loc 1 451 3 view .LVU13
  81 0038 029B     		ldr	r3, [sp, #8]
  82              	.LBE5:
  83              		.loc 1 451 3 view .LVU14
 452:Core/Src/main.c **** 
 453:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 454:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
  84              		.loc 1 454 3 view .LVU15
  85 003a 124D     		ldr	r5, .L3+4
  86 003c 2246     		mov	r2, r4
  87 003e 0321     		movs	r1, #3
  88 0040 2846     		mov	r0, r5
  89 0042 FFF7FEFF 		bl	HAL_GPIO_WritePin
  90              	.LVL0:
 455:Core/Src/main.c **** 
 456:Core/Src/main.c ****   /*Configure GPIO pin : PA0 */
 457:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0;
  91              		.loc 1 457 3 view .LVU16
  92              		.loc 1 457 23 is_stmt 0 view .LVU17
  93 0046 0126     		movs	r6, #1
  94 0048 0396     		str	r6, [sp, #12]
 458:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  95              		.loc 1 458 3 is_stmt 1 view .LVU18
  96              		.loc 1 458 24 is_stmt 0 view .LVU19
  97 004a 0496     		str	r6, [sp, #16]
 459:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  98              		.loc 1 459 3 is_stmt 1 view .LVU20
  99              		.loc 1 459 24 is_stmt 0 view .LVU21
 100 004c 0227     		movs	r7, #2
 101 004e 0597     		str	r7, [sp, #20]
 460:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 102              		.loc 1 460 3 is_stmt 1 view .LVU22
 103              		.loc 1 460 25 is_stmt 0 view .LVU23
 104 0050 0694     		str	r4, [sp, #24]
 461:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 105              		.loc 1 461 3 is_stmt 1 view .LVU24
 106 0052 03A9     		add	r1, sp, #12
 107 0054 2846     		mov	r0, r5
 108 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 109              	.LVL1:
 462:Core/Src/main.c **** 
ARM GAS  /tmp/cc41b81V.s 			page 11


 463:Core/Src/main.c ****   /*Configure GPIO pin : PA1 */
 464:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1;
 110              		.loc 1 464 3 view .LVU25
 111              		.loc 1 464 23 is_stmt 0 view .LVU26
 112 005a 0397     		str	r7, [sp, #12]
 465:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 113              		.loc 1 465 3 is_stmt 1 view .LVU27
 114              		.loc 1 465 24 is_stmt 0 view .LVU28
 115 005c 0496     		str	r6, [sp, #16]
 466:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 116              		.loc 1 466 3 is_stmt 1 view .LVU29
 117              		.loc 1 466 24 is_stmt 0 view .LVU30
 118 005e 0596     		str	r6, [sp, #20]
 467:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 119              		.loc 1 467 3 is_stmt 1 view .LVU31
 120              		.loc 1 467 25 is_stmt 0 view .LVU32
 121 0060 0694     		str	r4, [sp, #24]
 468:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 122              		.loc 1 468 3 is_stmt 1 view .LVU33
 123 0062 03A9     		add	r1, sp, #12
 124 0064 2846     		mov	r0, r5
 125 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 126              	.LVL2:
 469:Core/Src/main.c **** 
 470:Core/Src/main.c ****   /*Configure GPIO pin : PA2 */
 471:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2;
 127              		.loc 1 471 3 view .LVU34
 128              		.loc 1 471 23 is_stmt 0 view .LVU35
 129 006a 0423     		movs	r3, #4
 130 006c 0393     		str	r3, [sp, #12]
 472:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 131              		.loc 1 472 3 is_stmt 1 view .LVU36
 132              		.loc 1 472 24 is_stmt 0 view .LVU37
 133 006e 0494     		str	r4, [sp, #16]
 473:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 134              		.loc 1 473 3 is_stmt 1 view .LVU38
 135              		.loc 1 473 24 is_stmt 0 view .LVU39
 136 0070 0594     		str	r4, [sp, #20]
 474:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 137              		.loc 1 474 3 is_stmt 1 view .LVU40
 138 0072 03A9     		add	r1, sp, #12
 139 0074 2846     		mov	r0, r5
 140 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 141              	.LVL3:
 475:Core/Src/main.c **** 
 476:Core/Src/main.c **** }
 142              		.loc 1 476 1 is_stmt 0 view .LVU41
 143 007a 09B0     		add	sp, sp, #36
 144              	.LCFI2:
 145              		.cfi_def_cfa_offset 20
 146              		@ sp needed
 147 007c F0BD     		pop	{r4, r5, r6, r7, pc}
 148              	.L4:
 149 007e 00BF     		.align	2
 150              	.L3:
 151 0080 00380240 		.word	1073887232
 152 0084 00000240 		.word	1073872896
ARM GAS  /tmp/cc41b81V.s 			page 12


 153              		.cfi_endproc
 154              	.LFE223:
 156              		.section	.text.MX_DMA_Init,"ax",%progbits
 157              		.align	1
 158              		.syntax unified
 159              		.thumb
 160              		.thumb_func
 161              		.fpu fpv4-sp-d16
 163              	MX_DMA_Init:
 164              	.LFB222:
 428:Core/Src/main.c **** 
 165              		.loc 1 428 1 is_stmt 1 view -0
 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 8
 168              		@ frame_needed = 0, uses_anonymous_args = 0
 169 0000 00B5     		push	{lr}
 170              	.LCFI3:
 171              		.cfi_def_cfa_offset 4
 172              		.cfi_offset 14, -4
 173 0002 83B0     		sub	sp, sp, #12
 174              	.LCFI4:
 175              		.cfi_def_cfa_offset 16
 431:Core/Src/main.c **** 
 176              		.loc 1 431 3 view .LVU43
 177              	.LBB6:
 431:Core/Src/main.c **** 
 178              		.loc 1 431 3 view .LVU44
 179 0004 0021     		movs	r1, #0
 180 0006 0191     		str	r1, [sp, #4]
 431:Core/Src/main.c **** 
 181              		.loc 1 431 3 view .LVU45
 182 0008 094B     		ldr	r3, .L7
 183 000a 1A6B     		ldr	r2, [r3, #48]
 184 000c 42F48002 		orr	r2, r2, #4194304
 185 0010 1A63     		str	r2, [r3, #48]
 431:Core/Src/main.c **** 
 186              		.loc 1 431 3 view .LVU46
 187 0012 1B6B     		ldr	r3, [r3, #48]
 188 0014 03F48003 		and	r3, r3, #4194304
 189 0018 0193     		str	r3, [sp, #4]
 431:Core/Src/main.c **** 
 190              		.loc 1 431 3 view .LVU47
 191 001a 019B     		ldr	r3, [sp, #4]
 192              	.LBE6:
 431:Core/Src/main.c **** 
 193              		.loc 1 431 3 view .LVU48
 435:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 194              		.loc 1 435 3 view .LVU49
 195 001c 0A46     		mov	r2, r1
 196 001e 3820     		movs	r0, #56
 197 0020 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 198              	.LVL4:
 436:Core/Src/main.c **** 
 199              		.loc 1 436 3 view .LVU50
 200 0024 3820     		movs	r0, #56
 201 0026 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 202              	.LVL5:
ARM GAS  /tmp/cc41b81V.s 			page 13


 438:Core/Src/main.c **** 
 203              		.loc 1 438 1 is_stmt 0 view .LVU51
 204 002a 03B0     		add	sp, sp, #12
 205              	.LCFI5:
 206              		.cfi_def_cfa_offset 4
 207              		@ sp needed
 208 002c 5DF804FB 		ldr	pc, [sp], #4
 209              	.L8:
 210              		.align	2
 211              	.L7:
 212 0030 00380240 		.word	1073887232
 213              		.cfi_endproc
 214              	.LFE222:
 216              		.global	__aeabi_ui2d
 217              		.global	__aeabi_dmul
 218              		.global	__aeabi_dcmpgt
 219              		.global	__aeabi_dcmplt
 220              		.section	.text.prechargeControl,"ax",%progbits
 221              		.align	1
 222              		.global	prechargeControl
 223              		.syntax unified
 224              		.thumb
 225              		.thumb_func
 226              		.fpu fpv4-sp-d16
 228              	prechargeControl:
 229              	.LFB225:
 477:Core/Src/main.c **** 
 478:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 479:Core/Src/main.c **** 
 480:Core/Src/main.c **** // *** functions *** //
 481:Core/Src/main.c **** 
 482:Core/Src/main.c **** 
 483:Core/Src/main.c **** /**
 484:Core/Src/main.c ****  * overwriting the weak function defined in the includes which is the ISR for the CAN interrupt
 485:Core/Src/main.c ****  */
 486:Core/Src/main.c **** void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan1)
 487:Core/Src/main.c **** {
 488:Core/Src/main.c ****   if (HAL_CAN_GetRxMessage(hcan1, CAN_RX_FIFO0, &rxHeader, canRX) != HAL_OK)
 489:Core/Src/main.c ****     Error_Handler();
 490:Core/Src/main.c **** 
 491:Core/Src/main.c ****   // get rinehart bus voltage
 492:Core/Src/main.c ****   if (rxHeader.StdId == 0x0A7)
 493:Core/Src/main.c ****   {
 494:Core/Src/main.c ****     // rinehart voltage is spread across the first 2 bytes
 495:Core/Src/main.c **** 	  int rine1 = canRX[0];
 496:Core/Src/main.c ****     int rine2 = canRX[1];
 497:Core/Src/main.c ****     // combine the first two bytes and assign that to the rinehart voltage
 498:Core/Src/main.c ****     rinehartVoltage = (rine1 << 8) | rine2;
 499:Core/Src/main.c ****   }
 500:Core/Src/main.c **** 
 501:Core/Src/main.c ****   // get BMS total voltages
 502:Core/Src/main.c ****   if (rxHeader.StdId == 0x001)
 503:Core/Src/main.c ****   {
 504:Core/Src/main.c **** 
 505:Core/Src/main.c ****     uint8_t volt1 = canRX[4] >> 8 & 0xFF;
 506:Core/Src/main.c ****     uint8_t volt2 = canRX[3] & 0xFF;
 507:Core/Src/main.c ****     uint8_t volt3 = canRX[6] >> 24;
ARM GAS  /tmp/cc41b81V.s 			page 14


 508:Core/Src/main.c ****     uint8_t volt4 = canRX[5] >> 16 & 0xFF;
 509:Core/Src/main.c **** 
 510:Core/Src/main.c ****     uint16_t emus1 = (volt2 << 8) | volt1;
 511:Core/Src/main.c ****     uint16_t emus2 = (volt4 << 8) | volt3;
 512:Core/Src/main.c ****     emusVoltage = volt3 << 24 | (((volt4 << 16) | ((volt1 << 8)) | (volt2)));
 513:Core/Src/main.c ****     emusVoltage = emusVoltage / 10; // scale down to rinehart *10 scaler
 514:Core/Src/main.c ****   }
 515:Core/Src/main.c **** }
 516:Core/Src/main.c **** 
 517:Core/Src/main.c **** 
 518:Core/Src/main.c **** /**
 519:Core/Src/main.c ****  * @brief 
 520:Core/Src/main.c ****  * 
 521:Core/Src/main.c ****  */
 522:Core/Src/main.c **** void prechargeControl()
 523:Core/Src/main.c **** {
 230              		.loc 1 523 1 is_stmt 1 view -0
 231              		.cfi_startproc
 232              		@ args = 0, pretend = 0, frame = 0
 233              		@ frame_needed = 0, uses_anonymous_args = 0
 234 0000 38B5     		push	{r3, r4, r5, lr}
 235              	.LCFI6:
 236              		.cfi_def_cfa_offset 16
 237              		.cfi_offset 3, -16
 238              		.cfi_offset 4, -12
 239              		.cfi_offset 5, -8
 240              		.cfi_offset 14, -4
 524:Core/Src/main.c **** 
 525:Core/Src/main.c ****   // if 
 526:Core/Src/main.c **** 
 527:Core/Src/main.c **** 
 528:Core/Src/main.c **** 	switch (prechargeState)
 241              		.loc 1 528 2 view .LVU53
 242 0002 4F4B     		ldr	r3, .L29+8
 243 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 244 0006 032B     		cmp	r3, #3
 245 0008 00F29080 		bhi	.L10
 246 000c DFE803F0 		tbb	[pc, r3]
 247              	.L12:
 248 0010 02       		.byte	(.L15-.L12)/2
 249 0011 19       		.byte	(.L14-.L12)/2
 250 0012 4B       		.byte	(.L13-.L12)/2
 251 0013 7A       		.byte	(.L11-.L12)/2
 252              		.p2align 1
 253              	.L15:
 529:Core/Src/main.c **** 	{
 530:Core/Src/main.c **** 		case (PRECHARGE_OFF):
 531:Core/Src/main.c **** 			// set ready to drive to false
 532:Core/Src/main.c **** 			readyToDrive = 0;
 254              		.loc 1 532 4 view .LVU54
 255              		.loc 1 532 17 is_stmt 0 view .LVU55
 256 0014 4B4A     		ldr	r2, .L29+12
 257 0016 0021     		movs	r1, #0
 258 0018 1160     		str	r1, [r2]
 533:Core/Src/main.c **** 
 534:Core/Src/main.c ****       // this state sends a message to rinehart
 535:Core/Src/main.c ****       if (lastPrechargeState != prechargeState){
ARM GAS  /tmp/cc41b81V.s 			page 15


 259              		.loc 1 535 7 is_stmt 1 view .LVU56
 260              		.loc 1 535 30 is_stmt 0 view .LVU57
 261 001a 4B4A     		ldr	r2, .L29+16
 262 001c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 263              		.loc 1 535 10 view .LVU58
 264 001e 9342     		cmp	r3, r2
 265 0020 03D1     		bne	.L26
 266              	.L16:
 536:Core/Src/main.c ****       // message is sent to rinehart to turn everything off
 537:Core/Src/main.c ****       TxData[0] = 0; // TODO: update this message
 538:Core/Src/main.c ****       // send message
 539:Core/Src/main.c ****       HAL_CAN_AddTxMessage(&hcan1, &txHeader2, TxData, &TxMailbox);
 540:Core/Src/main.c ****       
 541:Core/Src/main.c ****       // update last precharge state
 542:Core/Src/main.c ****       lastPrechargeState = prechargeState;
 543:Core/Src/main.c ****       }
 544:Core/Src/main.c **** 
 545:Core/Src/main.c ****       // move to precharge on
 546:Core/Src/main.c ****       prechargeState = PRECHARGE_ON;
 267              		.loc 1 546 7 is_stmt 1 view .LVU59
 268              		.loc 1 546 22 is_stmt 0 view .LVU60
 269 0022 474B     		ldr	r3, .L29+8
 270 0024 0122     		movs	r2, #1
 271 0026 1A70     		strb	r2, [r3]
 547:Core/Src/main.c **** 
 548:Core/Src/main.c **** 		break;
 272              		.loc 1 548 3 is_stmt 1 view .LVU61
 273              	.L9:
 549:Core/Src/main.c **** 
 550:Core/Src/main.c **** 		case (PRECHARGE_ON):
 551:Core/Src/main.c **** 
 552:Core/Src/main.c ****       // not ready to drive yet
 553:Core/Src/main.c ****       readyToDrive = 0;
 554:Core/Src/main.c **** 
 555:Core/Src/main.c ****       // turn on precharge relay
 556:Core/Src/main.c ****       // this state sends a message to rinehart to turn 
 557:Core/Src/main.c ****       if ((lastPrechargeState != prechargeState)){
 558:Core/Src/main.c ****       // message is sent to rinehart to turn on precharge relay
 559:Core/Src/main.c ****       TxData[0] = 10; // TODO: update this message
 560:Core/Src/main.c ****       // send message
 561:Core/Src/main.c ****       HAL_CAN_AddTxMessage(&hcan1, &txHeader2, TxData, &TxMailbox);
 562:Core/Src/main.c ****       
 563:Core/Src/main.c ****       // update last precharge state
 564:Core/Src/main.c ****       lastPrechargeState = prechargeState;
 565:Core/Src/main.c ****       }
 566:Core/Src/main.c ****       
 567:Core/Src/main.c **** 			// ensure voltages are above correct values
 568:Core/Src/main.c **** 			if (rinehartVoltage > (emusVoltage * PRECHARGE_COEFFICIENT))
 569:Core/Src/main.c **** 			{ 
 570:Core/Src/main.c **** 				  prechargeState = PRECHARGE_DONE;
 571:Core/Src/main.c **** 			}
 572:Core/Src/main.c **** 
 573:Core/Src/main.c ****       // if we do this for too long, move to error state
 574:Core/Src/main.c ****       if (voltageCheckCount >= NUM_VOLTAGE_CHECKS){
 575:Core/Src/main.c ****         prechargeState = PRECHARGE_ERROR;
 576:Core/Src/main.c ****       } else{
 577:Core/Src/main.c ****         voltageCheckCount++; // add to the counter. 
ARM GAS  /tmp/cc41b81V.s 			page 16


 578:Core/Src/main.c ****       }
 579:Core/Src/main.c **** 
 580:Core/Src/main.c **** 
 581:Core/Src/main.c **** 		break;
 582:Core/Src/main.c **** 
 583:Core/Src/main.c **** 		case (PRECHARGE_DONE):
 584:Core/Src/main.c **** 			// now that precharge is complete we can drive the car
 585:Core/Src/main.c **** 			readyToDrive = 1;
 586:Core/Src/main.c ****       // this state sends a message to rinehart to turn 
 587:Core/Src/main.c ****       if (lastPrechargeState != prechargeState){
 588:Core/Src/main.c ****       // message is sent to rinehart to turn everything off
 589:Core/Src/main.c ****       TxData[0] = 10; // TODO: update this message
 590:Core/Src/main.c ****       // send message
 591:Core/Src/main.c ****       HAL_CAN_AddTxMessage(&hcan1, &txHeader2, TxData, &TxMailbox);
 592:Core/Src/main.c ****       
 593:Core/Src/main.c ****       // update last precharge state
 594:Core/Src/main.c ****       lastPrechargeState = prechargeState;
 595:Core/Src/main.c ****       }
 596:Core/Src/main.c **** 
 597:Core/Src/main.c ****       // if rinehart voltage drops below battery, something's wrong, 
 598:Core/Src/main.c ****       // turn everything off
 599:Core/Src/main.c **** 			if (rinehartVoltage < (emusVoltage * PRECHARGE_COEFFICIENT))
 600:Core/Src/main.c **** 			{
 601:Core/Src/main.c **** 				  prechargeState = PRECHARGE_OFF;
 602:Core/Src/main.c **** 			}
 603:Core/Src/main.c **** 
 604:Core/Src/main.c **** 		break;
 605:Core/Src/main.c **** 
 606:Core/Src/main.c **** 		case (PRECHARGE_ERROR):
 607:Core/Src/main.c **** 			// the car is most definitly not ready to drive
 608:Core/Src/main.c **** 			// probably requires hard reboot of systems to clear this state
 609:Core/Src/main.c **** 			readyToDrive = 0;
 610:Core/Src/main.c ****       // this state sends a message to rinehart to turn 
 611:Core/Src/main.c ****       if (lastPrechargeState != prechargeState){
 612:Core/Src/main.c ****       // message is sent to rinehart to turn everything off
 613:Core/Src/main.c ****       TxData[0] = 10; // TODO: update this message
 614:Core/Src/main.c ****       // send message
 615:Core/Src/main.c ****       HAL_CAN_AddTxMessage(&hcan1, &txHeader2, TxData, &TxMailbox);
 616:Core/Src/main.c ****       
 617:Core/Src/main.c ****       // update last precharge state
 618:Core/Src/main.c ****       lastPrechargeState = prechargeState;
 619:Core/Src/main.c ****       }
 620:Core/Src/main.c **** 		break;
 621:Core/Src/main.c **** 
 622:Core/Src/main.c **** 		default:
 623:Core/Src/main.c ****       // fall back state, this indicates we did some undefined action that brought us here
 624:Core/Src/main.c ****       // we will move to PRECHARGE_ERROR to ensure readyToDrive stays false :)
 625:Core/Src/main.c **** 			prechargeState = PRECHARGE_ERROR;
 626:Core/Src/main.c **** 		break;
 627:Core/Src/main.c **** 	}
 628:Core/Src/main.c **** }
 274              		.loc 1 628 1 is_stmt 0 view .LVU62
 275 0028 38BD     		pop	{r3, r4, r5, pc}
 276              	.L26:
 537:Core/Src/main.c ****       // send message
 277              		.loc 1 537 7 is_stmt 1 view .LVU63
 537:Core/Src/main.c ****       // send message
ARM GAS  /tmp/cc41b81V.s 			page 17


 278              		.loc 1 537 17 is_stmt 0 view .LVU64
 279 002a 484A     		ldr	r2, .L29+20
 280 002c 1170     		strb	r1, [r2]
 539:Core/Src/main.c ****       
 281              		.loc 1 539 7 is_stmt 1 view .LVU65
 282 002e 484B     		ldr	r3, .L29+24
 283 0030 4849     		ldr	r1, .L29+28
 284 0032 4948     		ldr	r0, .L29+32
 285 0034 FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 286              	.LVL6:
 542:Core/Src/main.c ****       }
 287              		.loc 1 542 7 view .LVU66
 542:Core/Src/main.c ****       }
 288              		.loc 1 542 26 is_stmt 0 view .LVU67
 289 0038 414B     		ldr	r3, .L29+8
 290 003a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 291 003c 424B     		ldr	r3, .L29+16
 292 003e 1A70     		strb	r2, [r3]
 293 0040 EFE7     		b	.L16
 294              	.L14:
 553:Core/Src/main.c **** 
 295              		.loc 1 553 7 is_stmt 1 view .LVU68
 553:Core/Src/main.c **** 
 296              		.loc 1 553 20 is_stmt 0 view .LVU69
 297 0042 404A     		ldr	r2, .L29+12
 298 0044 0021     		movs	r1, #0
 299 0046 1160     		str	r1, [r2]
 557:Core/Src/main.c ****       // message is sent to rinehart to turn on precharge relay
 300              		.loc 1 557 7 is_stmt 1 view .LVU70
 557:Core/Src/main.c ****       // message is sent to rinehart to turn on precharge relay
 301              		.loc 1 557 31 is_stmt 0 view .LVU71
 302 0048 3F4A     		ldr	r2, .L29+16
 303 004a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 557:Core/Src/main.c ****       // message is sent to rinehart to turn on precharge relay
 304              		.loc 1 557 10 view .LVU72
 305 004c 9342     		cmp	r3, r2
 306 004e 1DD1     		bne	.L27
 307              	.L18:
 568:Core/Src/main.c **** 			{ 
 308              		.loc 1 568 4 is_stmt 1 view .LVU73
 568:Core/Src/main.c **** 			{ 
 309              		.loc 1 568 24 is_stmt 0 view .LVU74
 310 0050 424B     		ldr	r3, .L29+36
 311 0052 1868     		ldr	r0, [r3]
 312 0054 FFF7FEFF 		bl	__aeabi_ui2d
 313              	.LVL7:
 314 0058 0446     		mov	r4, r0
 315 005a 0D46     		mov	r5, r1
 568:Core/Src/main.c **** 			{ 
 316              		.loc 1 568 39 view .LVU75
 317 005c 404B     		ldr	r3, .L29+40
 318 005e 1868     		ldr	r0, [r3]
 319 0060 FFF7FEFF 		bl	__aeabi_ui2d
 320              	.LVL8:
 321 0064 34A3     		adr	r3, .L29
 322 0066 D3E90023 		ldrd	r2, [r3]
 323 006a FFF7FEFF 		bl	__aeabi_dmul
ARM GAS  /tmp/cc41b81V.s 			page 18


 324              	.LVL9:
 325 006e 0246     		mov	r2, r0
 326 0070 0B46     		mov	r3, r1
 568:Core/Src/main.c **** 			{ 
 327              		.loc 1 568 7 view .LVU76
 328 0072 2046     		mov	r0, r4
 329 0074 2946     		mov	r1, r5
 330 0076 FFF7FEFF 		bl	__aeabi_dcmpgt
 331              	.LVL10:
 332 007a 10B1     		cbz	r0, .L19
 570:Core/Src/main.c **** 			}
 333              		.loc 1 570 7 is_stmt 1 view .LVU77
 570:Core/Src/main.c **** 			}
 334              		.loc 1 570 22 is_stmt 0 view .LVU78
 335 007c 304B     		ldr	r3, .L29+8
 336 007e 0222     		movs	r2, #2
 337 0080 1A70     		strb	r2, [r3]
 338              	.L19:
 574:Core/Src/main.c ****         prechargeState = PRECHARGE_ERROR;
 339              		.loc 1 574 7 is_stmt 1 view .LVU79
 577:Core/Src/main.c ****       }
 340              		.loc 1 577 9 view .LVU80
 577:Core/Src/main.c ****       }
 341              		.loc 1 577 26 is_stmt 0 view .LVU81
 342 0082 384A     		ldr	r2, .L29+44
 343 0084 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 344 0086 0133     		adds	r3, r3, #1
 345 0088 1370     		strb	r3, [r2]
 581:Core/Src/main.c **** 
 346              		.loc 1 581 3 is_stmt 1 view .LVU82
 347 008a CDE7     		b	.L9
 348              	.L27:
 559:Core/Src/main.c ****       // send message
 349              		.loc 1 559 7 view .LVU83
 559:Core/Src/main.c ****       // send message
 350              		.loc 1 559 17 is_stmt 0 view .LVU84
 351 008c 2F4A     		ldr	r2, .L29+20
 352 008e 0A23     		movs	r3, #10
 353 0090 1370     		strb	r3, [r2]
 561:Core/Src/main.c ****       
 354              		.loc 1 561 7 is_stmt 1 view .LVU85
 355 0092 2F4B     		ldr	r3, .L29+24
 356 0094 2F49     		ldr	r1, .L29+28
 357 0096 3048     		ldr	r0, .L29+32
 358 0098 FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 359              	.LVL11:
 564:Core/Src/main.c ****       }
 360              		.loc 1 564 7 view .LVU86
 564:Core/Src/main.c ****       }
 361              		.loc 1 564 26 is_stmt 0 view .LVU87
 362 009c 284B     		ldr	r3, .L29+8
 363 009e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 364 00a0 294B     		ldr	r3, .L29+16
 365 00a2 1A70     		strb	r2, [r3]
 366 00a4 D4E7     		b	.L18
 367              	.L13:
 585:Core/Src/main.c ****       // this state sends a message to rinehart to turn 
ARM GAS  /tmp/cc41b81V.s 			page 19


 368              		.loc 1 585 4 is_stmt 1 view .LVU88
 585:Core/Src/main.c ****       // this state sends a message to rinehart to turn 
 369              		.loc 1 585 17 is_stmt 0 view .LVU89
 370 00a6 274A     		ldr	r2, .L29+12
 371 00a8 0121     		movs	r1, #1
 372 00aa 1160     		str	r1, [r2]
 587:Core/Src/main.c ****       // message is sent to rinehart to turn everything off
 373              		.loc 1 587 7 is_stmt 1 view .LVU90
 587:Core/Src/main.c ****       // message is sent to rinehart to turn everything off
 374              		.loc 1 587 30 is_stmt 0 view .LVU91
 375 00ac 264A     		ldr	r2, .L29+16
 376 00ae 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 587:Core/Src/main.c ****       // message is sent to rinehart to turn everything off
 377              		.loc 1 587 10 view .LVU92
 378 00b0 9342     		cmp	r3, r2
 379 00b2 1AD1     		bne	.L28
 380              	.L21:
 599:Core/Src/main.c **** 			{
 381              		.loc 1 599 4 is_stmt 1 view .LVU93
 599:Core/Src/main.c **** 			{
 382              		.loc 1 599 24 is_stmt 0 view .LVU94
 383 00b4 294B     		ldr	r3, .L29+36
 384 00b6 1868     		ldr	r0, [r3]
 385 00b8 FFF7FEFF 		bl	__aeabi_ui2d
 386              	.LVL12:
 387 00bc 0446     		mov	r4, r0
 388 00be 0D46     		mov	r5, r1
 599:Core/Src/main.c **** 			{
 389              		.loc 1 599 39 view .LVU95
 390 00c0 274B     		ldr	r3, .L29+40
 391 00c2 1868     		ldr	r0, [r3]
 392 00c4 FFF7FEFF 		bl	__aeabi_ui2d
 393              	.LVL13:
 394 00c8 1BA3     		adr	r3, .L29
 395 00ca D3E90023 		ldrd	r2, [r3]
 396 00ce FFF7FEFF 		bl	__aeabi_dmul
 397              	.LVL14:
 398 00d2 0246     		mov	r2, r0
 399 00d4 0B46     		mov	r3, r1
 599:Core/Src/main.c **** 			{
 400              		.loc 1 599 7 view .LVU96
 401 00d6 2046     		mov	r0, r4
 402 00d8 2946     		mov	r1, r5
 403 00da FFF7FEFF 		bl	__aeabi_dcmplt
 404              	.LVL15:
 405 00de 0028     		cmp	r0, #0
 406 00e0 A2D0     		beq	.L9
 601:Core/Src/main.c **** 			}
 407              		.loc 1 601 7 is_stmt 1 view .LVU97
 601:Core/Src/main.c **** 			}
 408              		.loc 1 601 22 is_stmt 0 view .LVU98
 409 00e2 174B     		ldr	r3, .L29+8
 410 00e4 0022     		movs	r2, #0
 411 00e6 1A70     		strb	r2, [r3]
 412 00e8 9EE7     		b	.L9
 413              	.L28:
 589:Core/Src/main.c ****       // send message
ARM GAS  /tmp/cc41b81V.s 			page 20


 414              		.loc 1 589 7 is_stmt 1 view .LVU99
 589:Core/Src/main.c ****       // send message
 415              		.loc 1 589 17 is_stmt 0 view .LVU100
 416 00ea 184A     		ldr	r2, .L29+20
 417 00ec 0A23     		movs	r3, #10
 418 00ee 1370     		strb	r3, [r2]
 591:Core/Src/main.c ****       
 419              		.loc 1 591 7 is_stmt 1 view .LVU101
 420 00f0 174B     		ldr	r3, .L29+24
 421 00f2 1849     		ldr	r1, .L29+28
 422 00f4 1848     		ldr	r0, .L29+32
 423 00f6 FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 424              	.LVL16:
 594:Core/Src/main.c ****       }
 425              		.loc 1 594 7 view .LVU102
 594:Core/Src/main.c ****       }
 426              		.loc 1 594 26 is_stmt 0 view .LVU103
 427 00fa 114B     		ldr	r3, .L29+8
 428 00fc 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 429 00fe 124B     		ldr	r3, .L29+16
 430 0100 1A70     		strb	r2, [r3]
 431 0102 D7E7     		b	.L21
 432              	.L11:
 609:Core/Src/main.c ****       // this state sends a message to rinehart to turn 
 433              		.loc 1 609 4 is_stmt 1 view .LVU104
 609:Core/Src/main.c ****       // this state sends a message to rinehart to turn 
 434              		.loc 1 609 17 is_stmt 0 view .LVU105
 435 0104 0F4A     		ldr	r2, .L29+12
 436 0106 0021     		movs	r1, #0
 437 0108 1160     		str	r1, [r2]
 611:Core/Src/main.c ****       // message is sent to rinehart to turn everything off
 438              		.loc 1 611 7 is_stmt 1 view .LVU106
 611:Core/Src/main.c ****       // message is sent to rinehart to turn everything off
 439              		.loc 1 611 30 is_stmt 0 view .LVU107
 440 010a 0F4A     		ldr	r2, .L29+16
 441 010c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 611:Core/Src/main.c ****       // message is sent to rinehart to turn everything off
 442              		.loc 1 611 10 view .LVU108
 443 010e 9342     		cmp	r3, r2
 444 0110 8AD0     		beq	.L9
 613:Core/Src/main.c ****       // send message
 445              		.loc 1 613 7 is_stmt 1 view .LVU109
 613:Core/Src/main.c ****       // send message
 446              		.loc 1 613 17 is_stmt 0 view .LVU110
 447 0112 0E4A     		ldr	r2, .L29+20
 448 0114 0A23     		movs	r3, #10
 449 0116 1370     		strb	r3, [r2]
 615:Core/Src/main.c ****       
 450              		.loc 1 615 7 is_stmt 1 view .LVU111
 451 0118 0D4B     		ldr	r3, .L29+24
 452 011a 0E49     		ldr	r1, .L29+28
 453 011c 0E48     		ldr	r0, .L29+32
 454 011e FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 455              	.LVL17:
 618:Core/Src/main.c ****       }
 456              		.loc 1 618 7 view .LVU112
 618:Core/Src/main.c ****       }
ARM GAS  /tmp/cc41b81V.s 			page 21


 457              		.loc 1 618 26 is_stmt 0 view .LVU113
 458 0122 074B     		ldr	r3, .L29+8
 459 0124 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 460 0126 084B     		ldr	r3, .L29+16
 461 0128 1A70     		strb	r2, [r3]
 462 012a 7DE7     		b	.L9
 463              	.L10:
 625:Core/Src/main.c **** 		break;
 464              		.loc 1 625 4 is_stmt 1 view .LVU114
 625:Core/Src/main.c **** 		break;
 465              		.loc 1 625 19 is_stmt 0 view .LVU115
 466 012c 044B     		ldr	r3, .L29+8
 467 012e 0322     		movs	r2, #3
 468 0130 1A70     		strb	r2, [r3]
 626:Core/Src/main.c **** 	}
 469              		.loc 1 626 3 is_stmt 1 view .LVU116
 470              		.loc 1 628 1 is_stmt 0 view .LVU117
 471 0132 79E7     		b	.L9
 472              	.L30:
 473 0134 AFF30080 		.align	3
 474              	.L29:
 475 0138 CDCCCCCC 		.word	3435973837
 476 013c CCCCEC3F 		.word	1072483532
 477 0140 00000000 		.word	.LANCHOR0
 478 0144 00000000 		.word	.LANCHOR1
 479 0148 00000000 		.word	.LANCHOR2
 480 014c 00000000 		.word	TxData
 481 0150 00000000 		.word	TxMailbox
 482 0154 00000000 		.word	txHeader2
 483 0158 00000000 		.word	hcan1
 484 015c 00000000 		.word	.LANCHOR3
 485 0160 00000000 		.word	.LANCHOR4
 486 0164 00000000 		.word	.LANCHOR5
 487              		.cfi_endproc
 488              	.LFE225:
 490              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 491              		.align	1
 492              		.global	HAL_TIM_PeriodElapsedCallback
 493              		.syntax unified
 494              		.thumb
 495              		.thumb_func
 496              		.fpu fpv4-sp-d16
 498              	HAL_TIM_PeriodElapsedCallback:
 499              	.LVL18:
 500              	.LFB226:
 629:Core/Src/main.c **** 
 630:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 501              		.loc 1 630 60 is_stmt 1 view -0
 502              		.cfi_startproc
 503              		@ args = 0, pretend = 0, frame = 0
 504              		@ frame_needed = 0, uses_anonymous_args = 0
 505              		.loc 1 630 60 is_stmt 0 view .LVU119
 506 0000 10B5     		push	{r4, lr}
 507              	.LCFI7:
 508              		.cfi_def_cfa_offset 8
 509              		.cfi_offset 4, -8
 510              		.cfi_offset 14, -4
ARM GAS  /tmp/cc41b81V.s 			page 22


 511 0002 0446     		mov	r4, r0
 631:Core/Src/main.c ****   // send can message
 632:Core/Src/main.c ****   if (htim == &htim14){
 512              		.loc 1 632 3 is_stmt 1 view .LVU120
 513              		.loc 1 632 6 is_stmt 0 view .LVU121
 514 0004 114B     		ldr	r3, .L37
 515 0006 9842     		cmp	r0, r3
 516 0008 03D0     		beq	.L35
 517              	.LVL19:
 518              	.L32:
 633:Core/Src/main.c ****     // define message
 634:Core/Src/main.c ****     TxData[0] = readyToDrive; // controled by precharge
 635:Core/Src/main.c ****     TxData[1] = DCDCFault; // 0 for now TODO: implement fault detection
 636:Core/Src/main.c ****     TxData[2] = vicoreTemp; // DMA update
 637:Core/Src/main.c ****     TxData[3] = rinehartVoltage >> 8; // update on CAN message
 638:Core/Src/main.c ****     TxData[4] = rinehartVoltage & 0xFF; // update on CAN message
 639:Core/Src/main.c ****     TxData[5] = emusVoltage >> 8; // update on CAN message
 640:Core/Src/main.c ****     TxData[6] = emusVoltage ; // update on CAN message
 641:Core/Src/main.c ****     // send message
 642:Core/Src/main.c ****     HAL_CAN_AddTxMessage(&hcan1, &txHeader1, TxData, &TxMailbox);
 643:Core/Src/main.c ****   }
 644:Core/Src/main.c **** 
 645:Core/Src/main.c ****   // check precharge status
 646:Core/Src/main.c ****   if(htim == &htim13){
 519              		.loc 1 646 3 is_stmt 1 view .LVU122
 520              		.loc 1 646 5 is_stmt 0 view .LVU123
 521 000a 114B     		ldr	r3, .L37+4
 522 000c 9C42     		cmp	r4, r3
 523 000e 1AD0     		beq	.L36
 524              	.L31:
 647:Core/Src/main.c ****     prechargeControl();
 648:Core/Src/main.c ****   }
 649:Core/Src/main.c **** 
 650:Core/Src/main.c **** }
 525              		.loc 1 650 1 view .LVU124
 526 0010 10BD     		pop	{r4, pc}
 527              	.LVL20:
 528              	.L35:
 634:Core/Src/main.c ****     TxData[1] = DCDCFault; // 0 for now TODO: implement fault detection
 529              		.loc 1 634 5 is_stmt 1 view .LVU125
 634:Core/Src/main.c ****     TxData[1] = DCDCFault; // 0 for now TODO: implement fault detection
 530              		.loc 1 634 15 is_stmt 0 view .LVU126
 531 0012 104A     		ldr	r2, .L37+8
 532 0014 104B     		ldr	r3, .L37+12
 533 0016 1B68     		ldr	r3, [r3]
 534 0018 1370     		strb	r3, [r2]
 635:Core/Src/main.c ****     TxData[2] = vicoreTemp; // DMA update
 535              		.loc 1 635 5 is_stmt 1 view .LVU127
 635:Core/Src/main.c ****     TxData[2] = vicoreTemp; // DMA update
 536              		.loc 1 635 15 is_stmt 0 view .LVU128
 537 001a 104B     		ldr	r3, .L37+16
 538 001c 1B68     		ldr	r3, [r3]
 539 001e 5370     		strb	r3, [r2, #1]
 636:Core/Src/main.c ****     TxData[3] = rinehartVoltage >> 8; // update on CAN message
 540              		.loc 1 636 5 is_stmt 1 view .LVU129
 636:Core/Src/main.c ****     TxData[3] = rinehartVoltage >> 8; // update on CAN message
 541              		.loc 1 636 15 is_stmt 0 view .LVU130
ARM GAS  /tmp/cc41b81V.s 			page 23


 542 0020 0F4B     		ldr	r3, .L37+20
 543 0022 1B68     		ldr	r3, [r3]
 544 0024 9370     		strb	r3, [r2, #2]
 637:Core/Src/main.c ****     TxData[4] = rinehartVoltage & 0xFF; // update on CAN message
 545              		.loc 1 637 5 is_stmt 1 view .LVU131
 637:Core/Src/main.c ****     TxData[4] = rinehartVoltage & 0xFF; // update on CAN message
 546              		.loc 1 637 33 is_stmt 0 view .LVU132
 547 0026 0F4B     		ldr	r3, .L37+24
 548 0028 1B68     		ldr	r3, [r3]
 549 002a 190A     		lsrs	r1, r3, #8
 637:Core/Src/main.c ****     TxData[4] = rinehartVoltage & 0xFF; // update on CAN message
 550              		.loc 1 637 15 view .LVU133
 551 002c D170     		strb	r1, [r2, #3]
 638:Core/Src/main.c ****     TxData[5] = emusVoltage >> 8; // update on CAN message
 552              		.loc 1 638 5 is_stmt 1 view .LVU134
 638:Core/Src/main.c ****     TxData[5] = emusVoltage >> 8; // update on CAN message
 553              		.loc 1 638 15 is_stmt 0 view .LVU135
 554 002e 1371     		strb	r3, [r2, #4]
 639:Core/Src/main.c ****     TxData[6] = emusVoltage ; // update on CAN message
 555              		.loc 1 639 5 is_stmt 1 view .LVU136
 639:Core/Src/main.c ****     TxData[6] = emusVoltage ; // update on CAN message
 556              		.loc 1 639 29 is_stmt 0 view .LVU137
 557 0030 0D4B     		ldr	r3, .L37+28
 558 0032 1B68     		ldr	r3, [r3]
 559 0034 190A     		lsrs	r1, r3, #8
 639:Core/Src/main.c ****     TxData[6] = emusVoltage ; // update on CAN message
 560              		.loc 1 639 15 view .LVU138
 561 0036 5171     		strb	r1, [r2, #5]
 640:Core/Src/main.c ****     // send message
 562              		.loc 1 640 5 is_stmt 1 view .LVU139
 640:Core/Src/main.c ****     // send message
 563              		.loc 1 640 15 is_stmt 0 view .LVU140
 564 0038 9371     		strb	r3, [r2, #6]
 642:Core/Src/main.c ****   }
 565              		.loc 1 642 5 is_stmt 1 view .LVU141
 566 003a 0C4B     		ldr	r3, .L37+32
 567 003c 0C49     		ldr	r1, .L37+36
 568 003e 0D48     		ldr	r0, .L37+40
 569              	.LVL21:
 642:Core/Src/main.c ****   }
 570              		.loc 1 642 5 is_stmt 0 view .LVU142
 571 0040 FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 572              	.LVL22:
 573 0044 E1E7     		b	.L32
 574              	.L36:
 647:Core/Src/main.c ****   }
 575              		.loc 1 647 5 is_stmt 1 view .LVU143
 576 0046 FFF7FEFF 		bl	prechargeControl
 577              	.LVL23:
 578              		.loc 1 650 1 is_stmt 0 view .LVU144
 579 004a E1E7     		b	.L31
 580              	.L38:
 581              		.align	2
 582              	.L37:
 583 004c 00000000 		.word	htim14
 584 0050 00000000 		.word	htim13
 585 0054 00000000 		.word	TxData
ARM GAS  /tmp/cc41b81V.s 			page 24


 586 0058 00000000 		.word	.LANCHOR1
 587 005c 00000000 		.word	.LANCHOR6
 588 0060 00000000 		.word	.LANCHOR7
 589 0064 00000000 		.word	.LANCHOR3
 590 0068 00000000 		.word	.LANCHOR4
 591 006c 00000000 		.word	TxMailbox
 592 0070 00000000 		.word	txHeader1
 593 0074 00000000 		.word	hcan1
 594              		.cfi_endproc
 595              	.LFE226:
 597              		.section	.text.HAL_ADC_ConvCpltCallback,"ax",%progbits
 598              		.align	1
 599              		.global	HAL_ADC_ConvCpltCallback
 600              		.syntax unified
 601              		.thumb
 602              		.thumb_func
 603              		.fpu fpv4-sp-d16
 605              	HAL_ADC_ConvCpltCallback:
 606              	.LVL24:
 607              	.LFB227:
 651:Core/Src/main.c **** 
 652:Core/Src/main.c **** void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 608              		.loc 1 652 55 is_stmt 1 view -0
 609              		.cfi_startproc
 610              		@ args = 0, pretend = 0, frame = 0
 611              		@ frame_needed = 0, uses_anonymous_args = 0
 612              		.loc 1 652 55 is_stmt 0 view .LVU146
 613 0000 08B5     		push	{r3, lr}
 614              	.LCFI8:
 615              		.cfi_def_cfa_offset 8
 616              		.cfi_offset 3, -8
 617              		.cfi_offset 14, -4
 653:Core/Src/main.c ****   // TODO: check analog values for the temperature conversion
 654:Core/Src/main.c ****   // Define threshold for when the fan should turn on
 655:Core/Src/main.c **** 
 656:Core/Src/main.c ****   // update vicor temp
 657:Core/Src/main.c ****   vicoreTemp = adc_buf[0];
 618              		.loc 1 657 3 is_stmt 1 view .LVU147
 619              		.loc 1 657 23 is_stmt 0 view .LVU148
 620 0002 094B     		ldr	r3, .L43
 621 0004 1B68     		ldr	r3, [r3]
 622              		.loc 1 657 14 view .LVU149
 623 0006 094A     		ldr	r2, .L43+4
 624 0008 1360     		str	r3, [r2]
 658:Core/Src/main.c **** 
 659:Core/Src/main.c ****   // set fan based on value
 660:Core/Src/main.c ****   if (vicoreTemp >= 2048){
 625              		.loc 1 660 3 is_stmt 1 view .LVU150
 626              		.loc 1 660 6 is_stmt 0 view .LVU151
 627 000a B3F5006F 		cmp	r3, #2048
 628 000e 05DB     		blt	.L40
 661:Core/Src/main.c ****     // set the fan high
 662:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 629              		.loc 1 662 5 is_stmt 1 view .LVU152
 630 0010 0122     		movs	r2, #1
 631 0012 1146     		mov	r1, r2
 632 0014 0648     		ldr	r0, .L43+8
ARM GAS  /tmp/cc41b81V.s 			page 25


 633              	.LVL25:
 634              		.loc 1 662 5 is_stmt 0 view .LVU153
 635 0016 FFF7FEFF 		bl	HAL_GPIO_WritePin
 636              	.LVL26:
 637              	.L39:
 663:Core/Src/main.c ****   } else{
 664:Core/Src/main.c ****     // set fan low
 665:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 666:Core/Src/main.c ****   }
 667:Core/Src/main.c **** }
 638              		.loc 1 667 1 view .LVU154
 639 001a 08BD     		pop	{r3, pc}
 640              	.LVL27:
 641              	.L40:
 665:Core/Src/main.c ****   }
 642              		.loc 1 665 5 is_stmt 1 view .LVU155
 643 001c 0022     		movs	r2, #0
 644 001e 0121     		movs	r1, #1
 645 0020 0348     		ldr	r0, .L43+8
 646              	.LVL28:
 665:Core/Src/main.c ****   }
 647              		.loc 1 665 5 is_stmt 0 view .LVU156
 648 0022 FFF7FEFF 		bl	HAL_GPIO_WritePin
 649              	.LVL29:
 650              		.loc 1 667 1 view .LVU157
 651 0026 F8E7     		b	.L39
 652              	.L44:
 653              		.align	2
 654              	.L43:
 655 0028 00000000 		.word	adc_buf
 656 002c 00000000 		.word	.LANCHOR7
 657 0030 00000240 		.word	1073872896
 658              		.cfi_endproc
 659              	.LFE227:
 661              		.section	.text.Error_Handler,"ax",%progbits
 662              		.align	1
 663              		.global	Error_Handler
 664              		.syntax unified
 665              		.thumb
 666              		.thumb_func
 667              		.fpu fpv4-sp-d16
 669              	Error_Handler:
 670              	.LFB228:
 668:Core/Src/main.c **** 
 669:Core/Src/main.c **** /* USER CODE END 4 */
 670:Core/Src/main.c **** 
 671:Core/Src/main.c **** /**
 672:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 673:Core/Src/main.c ****   * @retval None
 674:Core/Src/main.c ****   */
 675:Core/Src/main.c **** void Error_Handler(void)
 676:Core/Src/main.c **** {
 671              		.loc 1 676 1 is_stmt 1 view -0
 672              		.cfi_startproc
 673              		@ Volatile: function does not return.
 674              		@ args = 0, pretend = 0, frame = 0
 675              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc41b81V.s 			page 26


 676              		@ link register save eliminated.
 677:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 678:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 679:Core/Src/main.c ****   __disable_irq();
 677              		.loc 1 679 3 view .LVU159
 678              	.LBB7:
 679              	.LBI7:
 680              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
ARM GAS  /tmp/cc41b81V.s 			page 27


  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
ARM GAS  /tmp/cc41b81V.s 			page 28


 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 681              		.loc 2 140 27 view .LVU160
 682              	.LBB8:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 683              		.loc 2 142 3 view .LVU161
 684              		.syntax unified
 685              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 686 0000 72B6     		cpsid i
 687              	@ 0 "" 2
 688              		.thumb
 689              		.syntax unified
 690              	.L46:
 691              	.LBE8:
 692              	.LBE7:
 680:Core/Src/main.c ****   while (1)
 693              		.loc 1 680 3 discriminator 1 view .LVU162
 681:Core/Src/main.c ****   {
 682:Core/Src/main.c ****   }
 694              		.loc 1 682 3 discriminator 1 view .LVU163
 680:Core/Src/main.c ****   while (1)
 695              		.loc 1 680 9 discriminator 1 view .LVU164
 696 0002 FEE7     		b	.L46
 697              		.cfi_endproc
ARM GAS  /tmp/cc41b81V.s 			page 29


 698              	.LFE228:
 700              		.section	.text.MX_CAN1_Init,"ax",%progbits
 701              		.align	1
 702              		.syntax unified
 703              		.thumb
 704              		.thumb_func
 705              		.fpu fpv4-sp-d16
 707              	MX_CAN1_Init:
 708              	.LFB219:
 307:Core/Src/main.c **** 
 709              		.loc 1 307 1 view -0
 710              		.cfi_startproc
 711              		@ args = 0, pretend = 0, frame = 0
 712              		@ frame_needed = 0, uses_anonymous_args = 0
 713 0000 70B5     		push	{r4, r5, r6, lr}
 714              	.LCFI9:
 715              		.cfi_def_cfa_offset 16
 716              		.cfi_offset 4, -16
 717              		.cfi_offset 5, -12
 718              		.cfi_offset 6, -8
 719              		.cfi_offset 14, -4
 314:Core/Src/main.c ****   hcan1.Init.Prescaler = 18;
 720              		.loc 1 314 3 view .LVU166
 314:Core/Src/main.c ****   hcan1.Init.Prescaler = 18;
 721              		.loc 1 314 18 is_stmt 0 view .LVU167
 722 0002 1C48     		ldr	r0, .L51
 723 0004 1C4B     		ldr	r3, .L51+4
 724 0006 0360     		str	r3, [r0]
 315:Core/Src/main.c ****   hcan1.Init.Mode = CAN_MODE_NORMAL;
 725              		.loc 1 315 3 is_stmt 1 view .LVU168
 315:Core/Src/main.c ****   hcan1.Init.Mode = CAN_MODE_NORMAL;
 726              		.loc 1 315 24 is_stmt 0 view .LVU169
 727 0008 1223     		movs	r3, #18
 728 000a 4360     		str	r3, [r0, #4]
 316:Core/Src/main.c ****   hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 729              		.loc 1 316 3 is_stmt 1 view .LVU170
 316:Core/Src/main.c ****   hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 730              		.loc 1 316 19 is_stmt 0 view .LVU171
 731 000c 0023     		movs	r3, #0
 732 000e 8360     		str	r3, [r0, #8]
 317:Core/Src/main.c ****   hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 733              		.loc 1 317 3 is_stmt 1 view .LVU172
 317:Core/Src/main.c ****   hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 734              		.loc 1 317 28 is_stmt 0 view .LVU173
 735 0010 C360     		str	r3, [r0, #12]
 318:Core/Src/main.c ****   hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 736              		.loc 1 318 3 is_stmt 1 view .LVU174
 318:Core/Src/main.c ****   hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 737              		.loc 1 318 23 is_stmt 0 view .LVU175
 738 0012 4FF40032 		mov	r2, #131072
 739 0016 0261     		str	r2, [r0, #16]
 319:Core/Src/main.c ****   hcan1.Init.TimeTriggeredMode = DISABLE;
 740              		.loc 1 319 3 is_stmt 1 view .LVU176
 319:Core/Src/main.c ****   hcan1.Init.TimeTriggeredMode = DISABLE;
 741              		.loc 1 319 23 is_stmt 0 view .LVU177
 742 0018 4361     		str	r3, [r0, #20]
 320:Core/Src/main.c ****   hcan1.Init.AutoBusOff = DISABLE;
ARM GAS  /tmp/cc41b81V.s 			page 30


 743              		.loc 1 320 3 is_stmt 1 view .LVU178
 320:Core/Src/main.c ****   hcan1.Init.AutoBusOff = DISABLE;
 744              		.loc 1 320 32 is_stmt 0 view .LVU179
 745 001a 0376     		strb	r3, [r0, #24]
 321:Core/Src/main.c ****   hcan1.Init.AutoWakeUp = ENABLE;
 746              		.loc 1 321 3 is_stmt 1 view .LVU180
 321:Core/Src/main.c ****   hcan1.Init.AutoWakeUp = ENABLE;
 747              		.loc 1 321 25 is_stmt 0 view .LVU181
 748 001c 4376     		strb	r3, [r0, #25]
 322:Core/Src/main.c ****   hcan1.Init.AutoRetransmission = ENABLE;
 749              		.loc 1 322 3 is_stmt 1 view .LVU182
 322:Core/Src/main.c ****   hcan1.Init.AutoRetransmission = ENABLE;
 750              		.loc 1 322 25 is_stmt 0 view .LVU183
 751 001e 0122     		movs	r2, #1
 752 0020 8276     		strb	r2, [r0, #26]
 323:Core/Src/main.c ****   hcan1.Init.ReceiveFifoLocked = DISABLE;
 753              		.loc 1 323 3 is_stmt 1 view .LVU184
 323:Core/Src/main.c ****   hcan1.Init.ReceiveFifoLocked = DISABLE;
 754              		.loc 1 323 33 is_stmt 0 view .LVU185
 755 0022 C276     		strb	r2, [r0, #27]
 324:Core/Src/main.c ****   hcan1.Init.TransmitFifoPriority = DISABLE;
 756              		.loc 1 324 3 is_stmt 1 view .LVU186
 324:Core/Src/main.c ****   hcan1.Init.TransmitFifoPriority = DISABLE;
 757              		.loc 1 324 32 is_stmt 0 view .LVU187
 758 0024 0377     		strb	r3, [r0, #28]
 325:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan1) != HAL_OK)
 759              		.loc 1 325 3 is_stmt 1 view .LVU188
 325:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan1) != HAL_OK)
 760              		.loc 1 325 35 is_stmt 0 view .LVU189
 761 0026 4377     		strb	r3, [r0, #29]
 326:Core/Src/main.c ****   {
 762              		.loc 1 326 3 is_stmt 1 view .LVU190
 326:Core/Src/main.c ****   {
 763              		.loc 1 326 7 is_stmt 0 view .LVU191
 764 0028 FFF7FEFF 		bl	HAL_CAN_Init
 765              	.LVL30:
 326:Core/Src/main.c ****   {
 766              		.loc 1 326 6 view .LVU192
 767 002c 00BB     		cbnz	r0, .L50
 333:Core/Src/main.c ****   	canFilter0.FilterIdLow = 0x000;
 768              		.loc 1 333 5 is_stmt 1 view .LVU193
 333:Core/Src/main.c ****   	canFilter0.FilterIdLow = 0x000;
 769              		.loc 1 333 29 is_stmt 0 view .LVU194
 770 002e 1349     		ldr	r1, .L51+8
 771 0030 2023     		movs	r3, #32
 772 0032 0B60     		str	r3, [r1]
 334:Core/Src/main.c ****     canFilter0.FilterMaskIdHigh = 0x001 << 5;
 773              		.loc 1 334 4 is_stmt 1 view .LVU195
 334:Core/Src/main.c ****     canFilter0.FilterMaskIdHigh = 0x001 << 5;
 774              		.loc 1 334 27 is_stmt 0 view .LVU196
 775 0034 0024     		movs	r4, #0
 776 0036 4C60     		str	r4, [r1, #4]
 335:Core/Src/main.c ****   	canFilter0.FilterMaskIdLow = 0x000;
 777              		.loc 1 335 5 is_stmt 1 view .LVU197
 335:Core/Src/main.c ****   	canFilter0.FilterMaskIdLow = 0x000;
 778              		.loc 1 335 33 is_stmt 0 view .LVU198
 779 0038 8B60     		str	r3, [r1, #8]
ARM GAS  /tmp/cc41b81V.s 			page 31


 336:Core/Src/main.c ****     canFilter0.FilterBank = 0;
 780              		.loc 1 336 4 is_stmt 1 view .LVU199
 336:Core/Src/main.c ****     canFilter0.FilterBank = 0;
 781              		.loc 1 336 31 is_stmt 0 view .LVU200
 782 003a CC60     		str	r4, [r1, #12]
 337:Core/Src/main.c ****   	canFilter0.FilterMode = CAN_FILTERMODE_IDMASK;
 783              		.loc 1 337 5 is_stmt 1 view .LVU201
 337:Core/Src/main.c ****   	canFilter0.FilterMode = CAN_FILTERMODE_IDMASK;
 784              		.loc 1 337 27 is_stmt 0 view .LVU202
 785 003c 4C61     		str	r4, [r1, #20]
 338:Core/Src/main.c ****   	canFilter0.FilterFIFOAssignment = CAN_RX_FIFO0;
 786              		.loc 1 338 4 is_stmt 1 view .LVU203
 338:Core/Src/main.c ****   	canFilter0.FilterFIFOAssignment = CAN_RX_FIFO0;
 787              		.loc 1 338 26 is_stmt 0 view .LVU204
 788 003e 8C61     		str	r4, [r1, #24]
 339:Core/Src/main.c ****   	canFilter0.FilterScale = CAN_FILTERSCALE_32BIT;
 789              		.loc 1 339 4 is_stmt 1 view .LVU205
 339:Core/Src/main.c ****   	canFilter0.FilterScale = CAN_FILTERSCALE_32BIT;
 790              		.loc 1 339 36 is_stmt 0 view .LVU206
 791 0040 0C61     		str	r4, [r1, #16]
 340:Core/Src/main.c ****   	canFilter0.FilterActivation = ENABLE;
 792              		.loc 1 340 4 is_stmt 1 view .LVU207
 340:Core/Src/main.c ****   	canFilter0.FilterActivation = ENABLE;
 793              		.loc 1 340 27 is_stmt 0 view .LVU208
 794 0042 0125     		movs	r5, #1
 795 0044 CD61     		str	r5, [r1, #28]
 341:Core/Src/main.c **** 
 796              		.loc 1 341 4 is_stmt 1 view .LVU209
 341:Core/Src/main.c **** 
 797              		.loc 1 341 32 is_stmt 0 view .LVU210
 798 0046 0D62     		str	r5, [r1, #32]
 343:Core/Src/main.c **** 
 799              		.loc 1 343 5 is_stmt 1 view .LVU211
 800 0048 0A4E     		ldr	r6, .L51
 801 004a 3046     		mov	r0, r6
 802 004c FFF7FEFF 		bl	HAL_CAN_ConfigFilter
 803              	.LVL31:
 346:Core/Src/main.c ****   	canFilter1.FilterIdLow = 0x00;
 804              		.loc 1 346 5 view .LVU212
 346:Core/Src/main.c ****   	canFilter1.FilterIdLow = 0x00;
 805              		.loc 1 346 29 is_stmt 0 view .LVU213
 806 0050 0B49     		ldr	r1, .L51+12
 807 0052 4FF4A753 		mov	r3, #5344
 808 0056 0B60     		str	r3, [r1]
 347:Core/Src/main.c ****     canFilter1.FilterMaskIdHigh = 0x0A7 << 5;
 809              		.loc 1 347 4 is_stmt 1 view .LVU214
 347:Core/Src/main.c ****     canFilter1.FilterMaskIdHigh = 0x0A7 << 5;
 810              		.loc 1 347 27 is_stmt 0 view .LVU215
 811 0058 4C60     		str	r4, [r1, #4]
 348:Core/Src/main.c ****   	canFilter1.FilterMaskIdLow = 0x000;
 812              		.loc 1 348 5 is_stmt 1 view .LVU216
 348:Core/Src/main.c ****   	canFilter1.FilterMaskIdLow = 0x000;
 813              		.loc 1 348 33 is_stmt 0 view .LVU217
 814 005a 8B60     		str	r3, [r1, #8]
 349:Core/Src/main.c ****     canFilter1.FilterBank = 1;
 815              		.loc 1 349 4 is_stmt 1 view .LVU218
 349:Core/Src/main.c ****     canFilter1.FilterBank = 1;
ARM GAS  /tmp/cc41b81V.s 			page 32


 816              		.loc 1 349 31 is_stmt 0 view .LVU219
 817 005c CC60     		str	r4, [r1, #12]
 350:Core/Src/main.c ****   	canFilter1.FilterMode = CAN_FILTERMODE_IDMASK;
 818              		.loc 1 350 5 is_stmt 1 view .LVU220
 350:Core/Src/main.c ****   	canFilter1.FilterMode = CAN_FILTERMODE_IDMASK;
 819              		.loc 1 350 27 is_stmt 0 view .LVU221
 820 005e 4D61     		str	r5, [r1, #20]
 351:Core/Src/main.c ****   	canFilter1.FilterFIFOAssignment = CAN_RX_FIFO0;
 821              		.loc 1 351 4 is_stmt 1 view .LVU222
 351:Core/Src/main.c ****   	canFilter1.FilterFIFOAssignment = CAN_RX_FIFO0;
 822              		.loc 1 351 26 is_stmt 0 view .LVU223
 823 0060 8C61     		str	r4, [r1, #24]
 352:Core/Src/main.c ****   	canFilter1.FilterScale = CAN_FILTERSCALE_32BIT;
 824              		.loc 1 352 4 is_stmt 1 view .LVU224
 352:Core/Src/main.c ****   	canFilter1.FilterScale = CAN_FILTERSCALE_32BIT;
 825              		.loc 1 352 36 is_stmt 0 view .LVU225
 826 0062 0C61     		str	r4, [r1, #16]
 353:Core/Src/main.c ****   	canFilter1.FilterActivation = ENABLE;
 827              		.loc 1 353 4 is_stmt 1 view .LVU226
 353:Core/Src/main.c ****   	canFilter1.FilterActivation = ENABLE;
 828              		.loc 1 353 27 is_stmt 0 view .LVU227
 829 0064 CD61     		str	r5, [r1, #28]
 354:Core/Src/main.c **** 
 830              		.loc 1 354 4 is_stmt 1 view .LVU228
 354:Core/Src/main.c **** 
 831              		.loc 1 354 32 is_stmt 0 view .LVU229
 832 0066 0D62     		str	r5, [r1, #32]
 356:Core/Src/main.c **** 
 833              		.loc 1 356 5 is_stmt 1 view .LVU230
 834 0068 3046     		mov	r0, r6
 835 006a FFF7FEFF 		bl	HAL_CAN_ConfigFilter
 836              	.LVL32:
 360:Core/Src/main.c **** 
 837              		.loc 1 360 1 is_stmt 0 view .LVU231
 838 006e 70BD     		pop	{r4, r5, r6, pc}
 839              	.L50:
 328:Core/Src/main.c ****   }
 840              		.loc 1 328 5 is_stmt 1 view .LVU232
 841 0070 FFF7FEFF 		bl	Error_Handler
 842              	.LVL33:
 843              	.L52:
 844              		.align	2
 845              	.L51:
 846 0074 00000000 		.word	hcan1
 847 0078 00640040 		.word	1073767424
 848 007c 00000000 		.word	canFilter0
 849 0080 00000000 		.word	canFilter1
 850              		.cfi_endproc
 851              	.LFE219:
 853              		.section	.text.MX_ADC1_Init,"ax",%progbits
 854              		.align	1
 855              		.syntax unified
 856              		.thumb
 857              		.thumb_func
 858              		.fpu fpv4-sp-d16
 860              	MX_ADC1_Init:
 861              	.LFB218:
ARM GAS  /tmp/cc41b81V.s 			page 33


 260:Core/Src/main.c **** 
 862              		.loc 1 260 1 view -0
 863              		.cfi_startproc
 864              		@ args = 0, pretend = 0, frame = 16
 865              		@ frame_needed = 0, uses_anonymous_args = 0
 866 0000 00B5     		push	{lr}
 867              	.LCFI10:
 868              		.cfi_def_cfa_offset 4
 869              		.cfi_offset 14, -4
 870 0002 85B0     		sub	sp, sp, #20
 871              	.LCFI11:
 872              		.cfi_def_cfa_offset 24
 265:Core/Src/main.c **** 
 873              		.loc 1 265 3 view .LVU234
 265:Core/Src/main.c **** 
 874              		.loc 1 265 26 is_stmt 0 view .LVU235
 875 0004 0023     		movs	r3, #0
 876 0006 0093     		str	r3, [sp]
 877 0008 0193     		str	r3, [sp, #4]
 878 000a 0293     		str	r3, [sp, #8]
 879 000c 0393     		str	r3, [sp, #12]
 271:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 880              		.loc 1 271 3 is_stmt 1 view .LVU236
 271:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 881              		.loc 1 271 18 is_stmt 0 view .LVU237
 882 000e 1448     		ldr	r0, .L59
 883 0010 144A     		ldr	r2, .L59+4
 884 0012 0260     		str	r2, [r0]
 272:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 885              		.loc 1 272 3 is_stmt 1 view .LVU238
 272:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 886              		.loc 1 272 29 is_stmt 0 view .LVU239
 887 0014 4FF48032 		mov	r2, #65536
 888 0018 4260     		str	r2, [r0, #4]
 273:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 889              		.loc 1 273 3 is_stmt 1 view .LVU240
 273:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 890              		.loc 1 273 25 is_stmt 0 view .LVU241
 891 001a 8360     		str	r3, [r0, #8]
 274:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 892              		.loc 1 274 3 is_stmt 1 view .LVU242
 274:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 893              		.loc 1 274 27 is_stmt 0 view .LVU243
 894 001c 0361     		str	r3, [r0, #16]
 275:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 895              		.loc 1 275 3 is_stmt 1 view .LVU244
 275:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 896              		.loc 1 275 33 is_stmt 0 view .LVU245
 897 001e 0122     		movs	r2, #1
 898 0020 0276     		strb	r2, [r0, #24]
 276:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 899              		.loc 1 276 3 is_stmt 1 view .LVU246
 276:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 900              		.loc 1 276 36 is_stmt 0 view .LVU247
 901 0022 80F82030 		strb	r3, [r0, #32]
 277:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 902              		.loc 1 277 3 is_stmt 1 view .LVU248
ARM GAS  /tmp/cc41b81V.s 			page 34


 277:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 903              		.loc 1 277 35 is_stmt 0 view .LVU249
 904 0026 C362     		str	r3, [r0, #44]
 278:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 905              		.loc 1 278 3 is_stmt 1 view .LVU250
 278:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 906              		.loc 1 278 31 is_stmt 0 view .LVU251
 907 0028 0F49     		ldr	r1, .L59+8
 908 002a 8162     		str	r1, [r0, #40]
 279:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 909              		.loc 1 279 3 is_stmt 1 view .LVU252
 279:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 910              		.loc 1 279 24 is_stmt 0 view .LVU253
 911 002c C360     		str	r3, [r0, #12]
 280:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 912              		.loc 1 280 3 is_stmt 1 view .LVU254
 280:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 913              		.loc 1 280 30 is_stmt 0 view .LVU255
 914 002e C261     		str	r2, [r0, #28]
 281:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 915              		.loc 1 281 3 is_stmt 1 view .LVU256
 281:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 916              		.loc 1 281 36 is_stmt 0 view .LVU257
 917 0030 80F83020 		strb	r2, [r0, #48]
 282:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 918              		.loc 1 282 3 is_stmt 1 view .LVU258
 282:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 919              		.loc 1 282 27 is_stmt 0 view .LVU259
 920 0034 4261     		str	r2, [r0, #20]
 283:Core/Src/main.c ****   {
 921              		.loc 1 283 3 is_stmt 1 view .LVU260
 283:Core/Src/main.c ****   {
 922              		.loc 1 283 7 is_stmt 0 view .LVU261
 923 0036 FFF7FEFF 		bl	HAL_ADC_Init
 924              	.LVL34:
 283:Core/Src/main.c ****   {
 925              		.loc 1 283 6 view .LVU262
 926 003a 68B9     		cbnz	r0, .L57
 289:Core/Src/main.c ****   sConfig.Rank = 1;
 927              		.loc 1 289 3 is_stmt 1 view .LVU263
 289:Core/Src/main.c ****   sConfig.Rank = 1;
 928              		.loc 1 289 19 is_stmt 0 view .LVU264
 929 003c 0723     		movs	r3, #7
 930 003e 0093     		str	r3, [sp]
 290:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 931              		.loc 1 290 3 is_stmt 1 view .LVU265
 290:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 932              		.loc 1 290 16 is_stmt 0 view .LVU266
 933 0040 0123     		movs	r3, #1
 934 0042 0193     		str	r3, [sp, #4]
 291:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 935              		.loc 1 291 3 is_stmt 1 view .LVU267
 291:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 936              		.loc 1 291 24 is_stmt 0 view .LVU268
 937 0044 0023     		movs	r3, #0
 938 0046 0293     		str	r3, [sp, #8]
 292:Core/Src/main.c ****   {
ARM GAS  /tmp/cc41b81V.s 			page 35


 939              		.loc 1 292 3 is_stmt 1 view .LVU269
 292:Core/Src/main.c ****   {
 940              		.loc 1 292 7 is_stmt 0 view .LVU270
 941 0048 6946     		mov	r1, sp
 942 004a 0548     		ldr	r0, .L59
 943 004c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 944              	.LVL35:
 292:Core/Src/main.c ****   {
 945              		.loc 1 292 6 view .LVU271
 946 0050 20B9     		cbnz	r0, .L58
 299:Core/Src/main.c **** 
 947              		.loc 1 299 1 view .LVU272
 948 0052 05B0     		add	sp, sp, #20
 949              	.LCFI12:
 950              		.cfi_remember_state
 951              		.cfi_def_cfa_offset 4
 952              		@ sp needed
 953 0054 5DF804FB 		ldr	pc, [sp], #4
 954              	.L57:
 955              	.LCFI13:
 956              		.cfi_restore_state
 285:Core/Src/main.c ****   }
 957              		.loc 1 285 5 is_stmt 1 view .LVU273
 958 0058 FFF7FEFF 		bl	Error_Handler
 959              	.LVL36:
 960              	.L58:
 294:Core/Src/main.c ****   }
 961              		.loc 1 294 5 view .LVU274
 962 005c FFF7FEFF 		bl	Error_Handler
 963              	.LVL37:
 964              	.L60:
 965              		.align	2
 966              	.L59:
 967 0060 00000000 		.word	hadc1
 968 0064 00200140 		.word	1073815552
 969 0068 0100000F 		.word	251658241
 970              		.cfi_endproc
 971              	.LFE218:
 973              		.section	.text.MX_TIM14_Init,"ax",%progbits
 974              		.align	1
 975              		.syntax unified
 976              		.thumb
 977              		.thumb_func
 978              		.fpu fpv4-sp-d16
 980              	MX_TIM14_Init:
 981              	.LFB221:
 399:Core/Src/main.c **** 
 982              		.loc 1 399 1 view -0
 983              		.cfi_startproc
 984              		@ args = 0, pretend = 0, frame = 0
 985              		@ frame_needed = 0, uses_anonymous_args = 0
 986 0000 08B5     		push	{r3, lr}
 987              	.LCFI14:
 988              		.cfi_def_cfa_offset 8
 989              		.cfi_offset 3, -8
 990              		.cfi_offset 14, -4
 408:Core/Src/main.c ****   htim14.Init.Prescaler = 9000-1;
ARM GAS  /tmp/cc41b81V.s 			page 36


 991              		.loc 1 408 3 view .LVU276
 408:Core/Src/main.c ****   htim14.Init.Prescaler = 9000-1;
 992              		.loc 1 408 19 is_stmt 0 view .LVU277
 993 0002 0948     		ldr	r0, .L65
 994 0004 094B     		ldr	r3, .L65+4
 995 0006 0360     		str	r3, [r0]
 409:Core/Src/main.c ****   htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 996              		.loc 1 409 3 is_stmt 1 view .LVU278
 409:Core/Src/main.c ****   htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 997              		.loc 1 409 25 is_stmt 0 view .LVU279
 998 0008 42F22733 		movw	r3, #8999
 999 000c 4360     		str	r3, [r0, #4]
 410:Core/Src/main.c ****   htim14.Init.Period = 5000-1;
 1000              		.loc 1 410 3 is_stmt 1 view .LVU280
 410:Core/Src/main.c ****   htim14.Init.Period = 5000-1;
 1001              		.loc 1 410 27 is_stmt 0 view .LVU281
 1002 000e 0023     		movs	r3, #0
 1003 0010 8360     		str	r3, [r0, #8]
 411:Core/Src/main.c ****   htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1004              		.loc 1 411 3 is_stmt 1 view .LVU282
 411:Core/Src/main.c ****   htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1005              		.loc 1 411 22 is_stmt 0 view .LVU283
 1006 0012 41F28732 		movw	r2, #4999
 1007 0016 C260     		str	r2, [r0, #12]
 412:Core/Src/main.c ****   htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1008              		.loc 1 412 3 is_stmt 1 view .LVU284
 412:Core/Src/main.c ****   htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1009              		.loc 1 412 29 is_stmt 0 view .LVU285
 1010 0018 0361     		str	r3, [r0, #16]
 413:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 1011              		.loc 1 413 3 is_stmt 1 view .LVU286
 413:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 1012              		.loc 1 413 33 is_stmt 0 view .LVU287
 1013 001a 8361     		str	r3, [r0, #24]
 414:Core/Src/main.c ****   {
 1014              		.loc 1 414 3 is_stmt 1 view .LVU288
 414:Core/Src/main.c ****   {
 1015              		.loc 1 414 7 is_stmt 0 view .LVU289
 1016 001c FFF7FEFF 		bl	HAL_TIM_Base_Init
 1017              	.LVL38:
 414:Core/Src/main.c ****   {
 1018              		.loc 1 414 6 view .LVU290
 1019 0020 00B9     		cbnz	r0, .L64
 422:Core/Src/main.c **** 
 1020              		.loc 1 422 1 view .LVU291
 1021 0022 08BD     		pop	{r3, pc}
 1022              	.L64:
 416:Core/Src/main.c ****   }
 1023              		.loc 1 416 5 is_stmt 1 view .LVU292
 1024 0024 FFF7FEFF 		bl	Error_Handler
 1025              	.LVL39:
 1026              	.L66:
 1027              		.align	2
 1028              	.L65:
 1029 0028 00000000 		.word	htim14
 1030 002c 00200040 		.word	1073750016
 1031              		.cfi_endproc
ARM GAS  /tmp/cc41b81V.s 			page 37


 1032              	.LFE221:
 1034              		.section	.text.MX_TIM13_Init,"ax",%progbits
 1035              		.align	1
 1036              		.syntax unified
 1037              		.thumb
 1038              		.thumb_func
 1039              		.fpu fpv4-sp-d16
 1041              	MX_TIM13_Init:
 1042              	.LFB220:
 368:Core/Src/main.c **** 
 1043              		.loc 1 368 1 view -0
 1044              		.cfi_startproc
 1045              		@ args = 0, pretend = 0, frame = 0
 1046              		@ frame_needed = 0, uses_anonymous_args = 0
 1047 0000 08B5     		push	{r3, lr}
 1048              	.LCFI15:
 1049              		.cfi_def_cfa_offset 8
 1050              		.cfi_offset 3, -8
 1051              		.cfi_offset 14, -4
 377:Core/Src/main.c ****   htim13.Init.Prescaler = 9000-1;
 1052              		.loc 1 377 3 view .LVU294
 377:Core/Src/main.c ****   htim13.Init.Prescaler = 9000-1;
 1053              		.loc 1 377 19 is_stmt 0 view .LVU295
 1054 0002 0948     		ldr	r0, .L71
 1055 0004 094B     		ldr	r3, .L71+4
 1056 0006 0360     		str	r3, [r0]
 378:Core/Src/main.c ****   htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 1057              		.loc 1 378 3 is_stmt 1 view .LVU296
 378:Core/Src/main.c ****   htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 1058              		.loc 1 378 25 is_stmt 0 view .LVU297
 1059 0008 42F22733 		movw	r3, #8999
 1060 000c 4360     		str	r3, [r0, #4]
 379:Core/Src/main.c ****   htim13.Init.Period = 1000-1;
 1061              		.loc 1 379 3 is_stmt 1 view .LVU298
 379:Core/Src/main.c ****   htim13.Init.Period = 1000-1;
 1062              		.loc 1 379 27 is_stmt 0 view .LVU299
 1063 000e 0023     		movs	r3, #0
 1064 0010 8360     		str	r3, [r0, #8]
 380:Core/Src/main.c ****   htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1065              		.loc 1 380 3 is_stmt 1 view .LVU300
 380:Core/Src/main.c ****   htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1066              		.loc 1 380 22 is_stmt 0 view .LVU301
 1067 0012 40F2E732 		movw	r2, #999
 1068 0016 C260     		str	r2, [r0, #12]
 381:Core/Src/main.c ****   htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1069              		.loc 1 381 3 is_stmt 1 view .LVU302
 381:Core/Src/main.c ****   htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1070              		.loc 1 381 29 is_stmt 0 view .LVU303
 1071 0018 0361     		str	r3, [r0, #16]
 382:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 1072              		.loc 1 382 3 is_stmt 1 view .LVU304
 382:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 1073              		.loc 1 382 33 is_stmt 0 view .LVU305
 1074 001a 8361     		str	r3, [r0, #24]
 383:Core/Src/main.c ****   {
 1075              		.loc 1 383 3 is_stmt 1 view .LVU306
 383:Core/Src/main.c ****   {
ARM GAS  /tmp/cc41b81V.s 			page 38


 1076              		.loc 1 383 7 is_stmt 0 view .LVU307
 1077 001c FFF7FEFF 		bl	HAL_TIM_Base_Init
 1078              	.LVL40:
 383:Core/Src/main.c ****   {
 1079              		.loc 1 383 6 view .LVU308
 1080 0020 00B9     		cbnz	r0, .L70
 391:Core/Src/main.c **** 
 1081              		.loc 1 391 1 view .LVU309
 1082 0022 08BD     		pop	{r3, pc}
 1083              	.L70:
 385:Core/Src/main.c ****   }
 1084              		.loc 1 385 5 is_stmt 1 view .LVU310
 1085 0024 FFF7FEFF 		bl	Error_Handler
 1086              	.LVL41:
 1087              	.L72:
 1088              		.align	2
 1089              	.L71:
 1090 0028 00000000 		.word	htim13
 1091 002c 001C0040 		.word	1073748992
 1092              		.cfi_endproc
 1093              	.LFE220:
 1095              		.section	.text.SystemClock_Config,"ax",%progbits
 1096              		.align	1
 1097              		.global	SystemClock_Config
 1098              		.syntax unified
 1099              		.thumb
 1100              		.thumb_func
 1101              		.fpu fpv4-sp-d16
 1103              	SystemClock_Config:
 1104              	.LFB217:
 214:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1105              		.loc 1 214 1 view -0
 1106              		.cfi_startproc
 1107              		@ args = 0, pretend = 0, frame = 80
 1108              		@ frame_needed = 0, uses_anonymous_args = 0
 1109 0000 00B5     		push	{lr}
 1110              	.LCFI16:
 1111              		.cfi_def_cfa_offset 4
 1112              		.cfi_offset 14, -4
 1113 0002 95B0     		sub	sp, sp, #84
 1114              	.LCFI17:
 1115              		.cfi_def_cfa_offset 88
 215:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1116              		.loc 1 215 3 view .LVU312
 215:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1117              		.loc 1 215 22 is_stmt 0 view .LVU313
 1118 0004 3422     		movs	r2, #52
 1119 0006 0021     		movs	r1, #0
 1120 0008 07A8     		add	r0, sp, #28
 1121 000a FFF7FEFF 		bl	memset
 1122              	.LVL42:
 216:Core/Src/main.c **** 
 1123              		.loc 1 216 3 is_stmt 1 view .LVU314
 216:Core/Src/main.c **** 
 1124              		.loc 1 216 22 is_stmt 0 view .LVU315
 1125 000e 0023     		movs	r3, #0
 1126 0010 0293     		str	r3, [sp, #8]
ARM GAS  /tmp/cc41b81V.s 			page 39


 1127 0012 0393     		str	r3, [sp, #12]
 1128 0014 0493     		str	r3, [sp, #16]
 1129 0016 0593     		str	r3, [sp, #20]
 1130 0018 0693     		str	r3, [sp, #24]
 220:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1131              		.loc 1 220 3 is_stmt 1 view .LVU316
 1132              	.LBB9:
 220:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1133              		.loc 1 220 3 view .LVU317
 1134 001a 0093     		str	r3, [sp]
 220:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1135              		.loc 1 220 3 view .LVU318
 1136 001c 1E4A     		ldr	r2, .L79
 1137 001e 116C     		ldr	r1, [r2, #64]
 1138 0020 41F08051 		orr	r1, r1, #268435456
 1139 0024 1164     		str	r1, [r2, #64]
 220:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1140              		.loc 1 220 3 view .LVU319
 1141 0026 126C     		ldr	r2, [r2, #64]
 1142 0028 02F08052 		and	r2, r2, #268435456
 1143 002c 0092     		str	r2, [sp]
 220:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1144              		.loc 1 220 3 view .LVU320
 1145 002e 009A     		ldr	r2, [sp]
 1146              	.LBE9:
 220:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1147              		.loc 1 220 3 view .LVU321
 221:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 1148              		.loc 1 221 3 view .LVU322
 1149              	.LBB10:
 221:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 1150              		.loc 1 221 3 view .LVU323
 1151 0030 0193     		str	r3, [sp, #4]
 221:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 1152              		.loc 1 221 3 view .LVU324
 1153 0032 1A4A     		ldr	r2, .L79+4
 1154 0034 1168     		ldr	r1, [r2]
 1155 0036 41F44041 		orr	r1, r1, #49152
 1156 003a 1160     		str	r1, [r2]
 221:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 1157              		.loc 1 221 3 view .LVU325
 1158 003c 1268     		ldr	r2, [r2]
 1159 003e 02F44042 		and	r2, r2, #49152
 1160 0042 0192     		str	r2, [sp, #4]
 221:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 1161              		.loc 1 221 3 view .LVU326
 1162 0044 019A     		ldr	r2, [sp, #4]
 1163              	.LBE10:
 221:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 1164              		.loc 1 221 3 view .LVU327
 225:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1165              		.loc 1 225 3 view .LVU328
 225:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1166              		.loc 1 225 36 is_stmt 0 view .LVU329
 1167 0046 0222     		movs	r2, #2
 1168 0048 0792     		str	r2, [sp, #28]
 226:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
ARM GAS  /tmp/cc41b81V.s 			page 40


 1169              		.loc 1 226 3 is_stmt 1 view .LVU330
 226:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1170              		.loc 1 226 30 is_stmt 0 view .LVU331
 1171 004a 0121     		movs	r1, #1
 1172 004c 0A91     		str	r1, [sp, #40]
 227:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1173              		.loc 1 227 3 is_stmt 1 view .LVU332
 227:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1174              		.loc 1 227 41 is_stmt 0 view .LVU333
 1175 004e 1021     		movs	r1, #16
 1176 0050 0B91     		str	r1, [sp, #44]
 228:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1177              		.loc 1 228 3 is_stmt 1 view .LVU334
 228:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1178              		.loc 1 228 34 is_stmt 0 view .LVU335
 1179 0052 0D92     		str	r2, [sp, #52]
 229:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 1180              		.loc 1 229 3 is_stmt 1 view .LVU336
 229:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 1181              		.loc 1 229 35 is_stmt 0 view .LVU337
 1182 0054 0E93     		str	r3, [sp, #56]
 230:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 90;
 1183              		.loc 1 230 3 is_stmt 1 view .LVU338
 230:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 90;
 1184              		.loc 1 230 30 is_stmt 0 view .LVU339
 1185 0056 0823     		movs	r3, #8
 1186 0058 0F93     		str	r3, [sp, #60]
 231:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1187              		.loc 1 231 3 is_stmt 1 view .LVU340
 231:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1188              		.loc 1 231 30 is_stmt 0 view .LVU341
 1189 005a 5A23     		movs	r3, #90
 1190 005c 1093     		str	r3, [sp, #64]
 232:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 1191              		.loc 1 232 3 is_stmt 1 view .LVU342
 232:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 1192              		.loc 1 232 30 is_stmt 0 view .LVU343
 1193 005e 1192     		str	r2, [sp, #68]
 233:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1194              		.loc 1 233 3 is_stmt 1 view .LVU344
 233:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1195              		.loc 1 233 30 is_stmt 0 view .LVU345
 1196 0060 1292     		str	r2, [sp, #72]
 234:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1197              		.loc 1 234 3 is_stmt 1 view .LVU346
 234:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1198              		.loc 1 234 30 is_stmt 0 view .LVU347
 1199 0062 1392     		str	r2, [sp, #76]
 235:Core/Src/main.c ****   {
 1200              		.loc 1 235 3 is_stmt 1 view .LVU348
 235:Core/Src/main.c ****   {
 1201              		.loc 1 235 7 is_stmt 0 view .LVU349
 1202 0064 07A8     		add	r0, sp, #28
 1203 0066 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1204              	.LVL43:
 235:Core/Src/main.c ****   {
 1205              		.loc 1 235 6 view .LVU350
ARM GAS  /tmp/cc41b81V.s 			page 41


 1206 006a 88B9     		cbnz	r0, .L77
 241:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1207              		.loc 1 241 3 is_stmt 1 view .LVU351
 241:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1208              		.loc 1 241 31 is_stmt 0 view .LVU352
 1209 006c 0F23     		movs	r3, #15
 1210 006e 0293     		str	r3, [sp, #8]
 243:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1211              		.loc 1 243 3 is_stmt 1 view .LVU353
 243:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1212              		.loc 1 243 34 is_stmt 0 view .LVU354
 1213 0070 0223     		movs	r3, #2
 1214 0072 0393     		str	r3, [sp, #12]
 244:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1215              		.loc 1 244 3 is_stmt 1 view .LVU355
 244:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1216              		.loc 1 244 35 is_stmt 0 view .LVU356
 1217 0074 0023     		movs	r3, #0
 1218 0076 0493     		str	r3, [sp, #16]
 245:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1219              		.loc 1 245 3 is_stmt 1 view .LVU357
 245:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1220              		.loc 1 245 36 is_stmt 0 view .LVU358
 1221 0078 4FF48052 		mov	r2, #4096
 1222 007c 0592     		str	r2, [sp, #20]
 246:Core/Src/main.c **** 
 1223              		.loc 1 246 3 is_stmt 1 view .LVU359
 246:Core/Src/main.c **** 
 1224              		.loc 1 246 36 is_stmt 0 view .LVU360
 1225 007e 0693     		str	r3, [sp, #24]
 248:Core/Src/main.c ****   {
 1226              		.loc 1 248 3 is_stmt 1 view .LVU361
 248:Core/Src/main.c ****   {
 1227              		.loc 1 248 7 is_stmt 0 view .LVU362
 1228 0080 0321     		movs	r1, #3
 1229 0082 02A8     		add	r0, sp, #8
 1230 0084 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1231              	.LVL44:
 248:Core/Src/main.c ****   {
 1232              		.loc 1 248 6 view .LVU363
 1233 0088 20B9     		cbnz	r0, .L78
 252:Core/Src/main.c **** 
 1234              		.loc 1 252 1 view .LVU364
 1235 008a 15B0     		add	sp, sp, #84
 1236              	.LCFI18:
 1237              		.cfi_remember_state
 1238              		.cfi_def_cfa_offset 4
 1239              		@ sp needed
 1240 008c 5DF804FB 		ldr	pc, [sp], #4
 1241              	.L77:
 1242              	.LCFI19:
 1243              		.cfi_restore_state
 237:Core/Src/main.c ****   }
 1244              		.loc 1 237 5 is_stmt 1 view .LVU365
 1245 0090 FFF7FEFF 		bl	Error_Handler
 1246              	.LVL45:
 1247              	.L78:
ARM GAS  /tmp/cc41b81V.s 			page 42


 250:Core/Src/main.c ****   }
 1248              		.loc 1 250 5 view .LVU366
 1249 0094 FFF7FEFF 		bl	Error_Handler
 1250              	.LVL46:
 1251              	.L80:
 1252              		.align	2
 1253              	.L79:
 1254 0098 00380240 		.word	1073887232
 1255 009c 00700040 		.word	1073770496
 1256              		.cfi_endproc
 1257              	.LFE217:
 1259              		.section	.text.main,"ax",%progbits
 1260              		.align	1
 1261              		.global	main
 1262              		.syntax unified
 1263              		.thumb
 1264              		.thumb_func
 1265              		.fpu fpv4-sp-d16
 1267              	main:
 1268              	.LFB216:
 119:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1269              		.loc 1 119 1 view -0
 1270              		.cfi_startproc
 1271              		@ Volatile: function does not return.
 1272              		@ args = 0, pretend = 0, frame = 0
 1273              		@ frame_needed = 0, uses_anonymous_args = 0
 1274 0000 08B5     		push	{r3, lr}
 1275              	.LCFI20:
 1276              		.cfi_def_cfa_offset 8
 1277              		.cfi_offset 3, -8
 1278              		.cfi_offset 14, -4
 127:Core/Src/main.c **** 
 1279              		.loc 1 127 3 view .LVU368
 1280 0002 FFF7FEFF 		bl	HAL_Init
 1281              	.LVL47:
 133:Core/Src/main.c **** 
 1282              		.loc 1 133 3 view .LVU369
 1283 0006 FFF7FEFF 		bl	SystemClock_Config
 1284              	.LVL48:
 139:Core/Src/main.c ****   MX_CAN1_Init();
 1285              		.loc 1 139 3 view .LVU370
 1286 000a FFF7FEFF 		bl	MX_GPIO_Init
 1287              	.LVL49:
 140:Core/Src/main.c ****   MX_DMA_Init();
 1288              		.loc 1 140 3 view .LVU371
 1289 000e FFF7FEFF 		bl	MX_CAN1_Init
 1290              	.LVL50:
 141:Core/Src/main.c ****   MX_ADC1_Init();
 1291              		.loc 1 141 3 view .LVU372
 1292 0012 FFF7FEFF 		bl	MX_DMA_Init
 1293              	.LVL51:
 142:Core/Src/main.c ****   MX_TIM14_Init();
 1294              		.loc 1 142 3 view .LVU373
 1295 0016 FFF7FEFF 		bl	MX_ADC1_Init
 1296              	.LVL52:
 143:Core/Src/main.c ****   MX_TIM13_Init();
 1297              		.loc 1 143 3 view .LVU374
ARM GAS  /tmp/cc41b81V.s 			page 43


 1298 001a FFF7FEFF 		bl	MX_TIM14_Init
 1299              	.LVL53:
 144:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1300              		.loc 1 144 3 view .LVU375
 1301 001e FFF7FEFF 		bl	MX_TIM13_Init
 1302              	.LVL54:
 148:Core/Src/main.c ****   txHeader0.IDE = CAN_ID_STD;
 1303              		.loc 1 148 3 view .LVU376
 148:Core/Src/main.c ****   txHeader0.IDE = CAN_ID_STD;
 1304              		.loc 1 148 17 is_stmt 0 view .LVU377
 1305 0022 174A     		ldr	r2, .L84
 1306 0024 0821     		movs	r1, #8
 1307 0026 1161     		str	r1, [r2, #16]
 149:Core/Src/main.c ****   txHeader0.RTR = CAN_RTR_DATA;
 1308              		.loc 1 149 3 is_stmt 1 view .LVU378
 149:Core/Src/main.c ****   txHeader0.RTR = CAN_RTR_DATA;
 1309              		.loc 1 149 17 is_stmt 0 view .LVU379
 1310 0028 0023     		movs	r3, #0
 1311 002a 9360     		str	r3, [r2, #8]
 150:Core/Src/main.c ****   txHeader0.StdId = 0x086;
 1312              		.loc 1 150 3 is_stmt 1 view .LVU380
 150:Core/Src/main.c ****   txHeader0.StdId = 0x086;
 1313              		.loc 1 150 17 is_stmt 0 view .LVU381
 1314 002c D360     		str	r3, [r2, #12]
 151:Core/Src/main.c ****   txHeader0.ExtId = 0;
 1315              		.loc 1 151 3 is_stmt 1 view .LVU382
 151:Core/Src/main.c ****   txHeader0.ExtId = 0;
 1316              		.loc 1 151 19 is_stmt 0 view .LVU383
 1317 002e 8620     		movs	r0, #134
 1318 0030 1060     		str	r0, [r2]
 152:Core/Src/main.c ****   txHeader0.TransmitGlobalTime = DISABLE;
 1319              		.loc 1 152 3 is_stmt 1 view .LVU384
 152:Core/Src/main.c ****   txHeader0.TransmitGlobalTime = DISABLE;
 1320              		.loc 1 152 19 is_stmt 0 view .LVU385
 1321 0032 5360     		str	r3, [r2, #4]
 153:Core/Src/main.c **** 
 1322              		.loc 1 153 3 is_stmt 1 view .LVU386
 153:Core/Src/main.c **** 
 1323              		.loc 1 153 32 is_stmt 0 view .LVU387
 1324 0034 1375     		strb	r3, [r2, #20]
 156:Core/Src/main.c ****   txHeader1.IDE = CAN_ID_STD;
 1325              		.loc 1 156 3 is_stmt 1 view .LVU388
 156:Core/Src/main.c ****   txHeader1.IDE = CAN_ID_STD;
 1326              		.loc 1 156 17 is_stmt 0 view .LVU389
 1327 0036 134A     		ldr	r2, .L84+4
 1328 0038 1161     		str	r1, [r2, #16]
 157:Core/Src/main.c ****   txHeader1.RTR = CAN_RTR_DATA;
 1329              		.loc 1 157 3 is_stmt 1 view .LVU390
 157:Core/Src/main.c ****   txHeader1.RTR = CAN_RTR_DATA;
 1330              		.loc 1 157 17 is_stmt 0 view .LVU391
 1331 003a 9360     		str	r3, [r2, #8]
 158:Core/Src/main.c ****   txHeader1.StdId = 0x087;
 1332              		.loc 1 158 3 is_stmt 1 view .LVU392
 158:Core/Src/main.c ****   txHeader1.StdId = 0x087;
 1333              		.loc 1 158 17 is_stmt 0 view .LVU393
 1334 003c D360     		str	r3, [r2, #12]
 159:Core/Src/main.c ****   txHeader1.ExtId = 0;
ARM GAS  /tmp/cc41b81V.s 			page 44


 1335              		.loc 1 159 3 is_stmt 1 view .LVU394
 159:Core/Src/main.c ****   txHeader1.ExtId = 0;
 1336              		.loc 1 159 19 is_stmt 0 view .LVU395
 1337 003e 8720     		movs	r0, #135
 1338 0040 1060     		str	r0, [r2]
 160:Core/Src/main.c ****   txHeader1.TransmitGlobalTime = DISABLE;
 1339              		.loc 1 160 3 is_stmt 1 view .LVU396
 160:Core/Src/main.c ****   txHeader1.TransmitGlobalTime = DISABLE;
 1340              		.loc 1 160 19 is_stmt 0 view .LVU397
 1341 0042 5360     		str	r3, [r2, #4]
 161:Core/Src/main.c **** 
 1342              		.loc 1 161 3 is_stmt 1 view .LVU398
 161:Core/Src/main.c **** 
 1343              		.loc 1 161 32 is_stmt 0 view .LVU399
 1344 0044 1375     		strb	r3, [r2, #20]
 164:Core/Src/main.c ****   txHeader2.IDE = CAN_ID_STD;
 1345              		.loc 1 164 3 is_stmt 1 view .LVU400
 164:Core/Src/main.c ****   txHeader2.IDE = CAN_ID_STD;
 1346              		.loc 1 164 17 is_stmt 0 view .LVU401
 1347 0046 104A     		ldr	r2, .L84+8
 1348 0048 1161     		str	r1, [r2, #16]
 165:Core/Src/main.c ****   txHeader2.RTR = CAN_RTR_DATA;
 1349              		.loc 1 165 3 is_stmt 1 view .LVU402
 165:Core/Src/main.c ****   txHeader2.RTR = CAN_RTR_DATA;
 1350              		.loc 1 165 17 is_stmt 0 view .LVU403
 1351 004a 9360     		str	r3, [r2, #8]
 166:Core/Src/main.c ****   txHeader2.StdId = 0x0C1;
 1352              		.loc 1 166 3 is_stmt 1 view .LVU404
 166:Core/Src/main.c ****   txHeader2.StdId = 0x0C1;
 1353              		.loc 1 166 17 is_stmt 0 view .LVU405
 1354 004c D360     		str	r3, [r2, #12]
 167:Core/Src/main.c ****   txHeader2.ExtId = 0;
 1355              		.loc 1 167 3 is_stmt 1 view .LVU406
 167:Core/Src/main.c ****   txHeader2.ExtId = 0;
 1356              		.loc 1 167 19 is_stmt 0 view .LVU407
 1357 004e C121     		movs	r1, #193
 1358 0050 1160     		str	r1, [r2]
 168:Core/Src/main.c ****   txHeader2.TransmitGlobalTime = DISABLE;
 1359              		.loc 1 168 3 is_stmt 1 view .LVU408
 168:Core/Src/main.c ****   txHeader2.TransmitGlobalTime = DISABLE;
 1360              		.loc 1 168 19 is_stmt 0 view .LVU409
 1361 0052 5360     		str	r3, [r2, #4]
 169:Core/Src/main.c **** 
 1362              		.loc 1 169 3 is_stmt 1 view .LVU410
 169:Core/Src/main.c **** 
 1363              		.loc 1 169 32 is_stmt 0 view .LVU411
 1364 0054 1375     		strb	r3, [r2, #20]
 171:Core/Src/main.c **** 	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);   // Initialize CAN Bus Rx Inte
 1365              		.loc 1 171 2 is_stmt 1 view .LVU412
 1366 0056 0D4C     		ldr	r4, .L84+12
 1367 0058 2046     		mov	r0, r4
 1368 005a FFF7FEFF 		bl	HAL_CAN_Start
 1369              	.LVL55:
 172:Core/Src/main.c **** 
 1370              		.loc 1 172 2 view .LVU413
 1371 005e 0221     		movs	r1, #2
 1372 0060 2046     		mov	r0, r4
ARM GAS  /tmp/cc41b81V.s 			page 45


 1373 0062 FFF7FEFF 		bl	HAL_CAN_ActivateNotification
 1374              	.LVL56:
 175:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim13);
 1375              		.loc 1 175 3 view .LVU414
 1376 0066 0A48     		ldr	r0, .L84+16
 1377 0068 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1378              	.LVL57:
 176:Core/Src/main.c **** 
 1379              		.loc 1 176 3 view .LVU415
 1380 006c 0948     		ldr	r0, .L84+20
 1381 006e FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1382              	.LVL58:
 179:Core/Src/main.c **** 
 1383              		.loc 1 179 2 view .LVU416
 1384 0072 40F6F672 		movw	r2, #4086
 1385 0076 0849     		ldr	r1, .L84+24
 1386 0078 0848     		ldr	r0, .L84+28
 1387 007a FFF7FEFF 		bl	HAL_ADC_Start_DMA
 1388              	.LVL59:
 1389              	.L82:
 185:Core/Src/main.c ****   {
 1390              		.loc 1 185 3 discriminator 1 view .LVU417
 205:Core/Src/main.c ****   /* USER CODE END 3 */
 1391              		.loc 1 205 3 discriminator 1 view .LVU418
 185:Core/Src/main.c ****   {
 1392              		.loc 1 185 9 discriminator 1 view .LVU419
 1393 007e FEE7     		b	.L82
 1394              	.L85:
 1395              		.align	2
 1396              	.L84:
 1397 0080 00000000 		.word	txHeader0
 1398 0084 00000000 		.word	txHeader1
 1399 0088 00000000 		.word	txHeader2
 1400 008c 00000000 		.word	hcan1
 1401 0090 00000000 		.word	htim14
 1402 0094 00000000 		.word	htim13
 1403 0098 00000000 		.word	adc_buf
 1404 009c 00000000 		.word	hadc1
 1405              		.cfi_endproc
 1406              	.LFE216:
 1408              		.section	.text.HAL_CAN_RxFifo0MsgPendingCallback,"ax",%progbits
 1409              		.align	1
 1410              		.global	HAL_CAN_RxFifo0MsgPendingCallback
 1411              		.syntax unified
 1412              		.thumb
 1413              		.thumb_func
 1414              		.fpu fpv4-sp-d16
 1416              	HAL_CAN_RxFifo0MsgPendingCallback:
 1417              	.LVL60:
 1418              	.LFB224:
 487:Core/Src/main.c ****   if (HAL_CAN_GetRxMessage(hcan1, CAN_RX_FIFO0, &rxHeader, canRX) != HAL_OK)
 1419              		.loc 1 487 1 view -0
 1420              		.cfi_startproc
 1421              		@ args = 0, pretend = 0, frame = 0
 1422              		@ frame_needed = 0, uses_anonymous_args = 0
 487:Core/Src/main.c ****   if (HAL_CAN_GetRxMessage(hcan1, CAN_RX_FIFO0, &rxHeader, canRX) != HAL_OK)
 1423              		.loc 1 487 1 is_stmt 0 view .LVU421
ARM GAS  /tmp/cc41b81V.s 			page 46


 1424 0000 08B5     		push	{r3, lr}
 1425              	.LCFI21:
 1426              		.cfi_def_cfa_offset 8
 1427              		.cfi_offset 3, -8
 1428              		.cfi_offset 14, -4
 488:Core/Src/main.c ****     Error_Handler();
 1429              		.loc 1 488 3 is_stmt 1 view .LVU422
 488:Core/Src/main.c ****     Error_Handler();
 1430              		.loc 1 488 7 is_stmt 0 view .LVU423
 1431 0002 104B     		ldr	r3, .L94
 1432 0004 104A     		ldr	r2, .L94+4
 1433 0006 0021     		movs	r1, #0
 1434 0008 FFF7FEFF 		bl	HAL_CAN_GetRxMessage
 1435              	.LVL61:
 488:Core/Src/main.c ****     Error_Handler();
 1436              		.loc 1 488 6 view .LVU424
 1437 000c 30B9     		cbnz	r0, .L91
 492:Core/Src/main.c ****   {
 1438              		.loc 1 492 3 is_stmt 1 view .LVU425
 492:Core/Src/main.c ****   {
 1439              		.loc 1 492 15 is_stmt 0 view .LVU426
 1440 000e 0E4B     		ldr	r3, .L94+4
 1441 0010 1B68     		ldr	r3, [r3]
 492:Core/Src/main.c ****   {
 1442              		.loc 1 492 6 view .LVU427
 1443 0012 A72B     		cmp	r3, #167
 1444 0014 04D0     		beq	.L92
 1445              	.L88:
 502:Core/Src/main.c ****   {
 1446              		.loc 1 502 3 is_stmt 1 view .LVU428
 502:Core/Src/main.c ****   {
 1447              		.loc 1 502 6 is_stmt 0 view .LVU429
 1448 0016 012B     		cmp	r3, #1
 1449 0018 0AD0     		beq	.L93
 1450              	.L86:
 515:Core/Src/main.c **** 
 1451              		.loc 1 515 1 view .LVU430
 1452 001a 08BD     		pop	{r3, pc}
 1453              	.L91:
 489:Core/Src/main.c **** 
 1454              		.loc 1 489 5 is_stmt 1 view .LVU431
 1455 001c FFF7FEFF 		bl	Error_Handler
 1456              	.LVL62:
 1457              	.L92:
 1458              	.LBB11:
 495:Core/Src/main.c ****     int rine2 = canRX[1];
 1459              		.loc 1 495 4 view .LVU432
 495:Core/Src/main.c ****     int rine2 = canRX[1];
 1460              		.loc 1 495 21 is_stmt 0 view .LVU433
 1461 0020 0849     		ldr	r1, .L94
 1462 0022 0878     		ldrb	r0, [r1]	@ zero_extendqisi2
 1463              	.LVL63:
 496:Core/Src/main.c ****     // combine the first two bytes and assign that to the rinehart voltage
 1464              		.loc 1 496 5 is_stmt 1 view .LVU434
 496:Core/Src/main.c ****     // combine the first two bytes and assign that to the rinehart voltage
 1465              		.loc 1 496 22 is_stmt 0 view .LVU435
 1466 0024 4A78     		ldrb	r2, [r1, #1]	@ zero_extendqisi2
ARM GAS  /tmp/cc41b81V.s 			page 47


 1467              	.LVL64:
 498:Core/Src/main.c ****   }
 1468              		.loc 1 498 5 is_stmt 1 view .LVU436
 498:Core/Src/main.c ****   }
 1469              		.loc 1 498 36 is_stmt 0 view .LVU437
 1470 0026 42EA0022 		orr	r2, r2, r0, lsl #8
 1471              	.LVL65:
 498:Core/Src/main.c ****   }
 1472              		.loc 1 498 21 view .LVU438
 1473 002a 0849     		ldr	r1, .L94+8
 1474 002c 0A60     		str	r2, [r1]
 1475 002e F2E7     		b	.L88
 1476              	.LVL66:
 1477              	.L93:
 498:Core/Src/main.c ****   }
 1478              		.loc 1 498 21 view .LVU439
 1479              	.LBE11:
 1480              	.LBB12:
 505:Core/Src/main.c ****     uint8_t volt2 = canRX[3] & 0xFF;
 1481              		.loc 1 505 5 is_stmt 1 view .LVU440
 506:Core/Src/main.c ****     uint8_t volt3 = canRX[6] >> 24;
 1482              		.loc 1 506 5 view .LVU441
 506:Core/Src/main.c ****     uint8_t volt3 = canRX[6] >> 24;
 1483              		.loc 1 506 13 is_stmt 0 view .LVU442
 1484 0030 044B     		ldr	r3, .L94
 1485 0032 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 1486              	.LVL67:
 507:Core/Src/main.c ****     uint8_t volt4 = canRX[5] >> 16 & 0xFF;
 1487              		.loc 1 507 5 is_stmt 1 view .LVU443
 508:Core/Src/main.c **** 
 1488              		.loc 1 508 5 view .LVU444
 510:Core/Src/main.c ****     uint16_t emus2 = (volt4 << 8) | volt3;
 1489              		.loc 1 510 5 view .LVU445
 511:Core/Src/main.c ****     emusVoltage = volt3 << 24 | (((volt4 << 16) | ((volt1 << 8)) | (volt2)));
 1490              		.loc 1 511 5 view .LVU446
 512:Core/Src/main.c ****     emusVoltage = emusVoltage / 10; // scale down to rinehart *10 scaler
 1491              		.loc 1 512 5 view .LVU447
 513:Core/Src/main.c ****   }
 1492              		.loc 1 513 5 view .LVU448
 513:Core/Src/main.c ****   }
 1493              		.loc 1 513 31 is_stmt 0 view .LVU449
 1494 0034 064A     		ldr	r2, .L94+12
 1495 0036 A2FB0323 		umull	r2, r3, r2, r3
 1496              	.LVL68:
 513:Core/Src/main.c ****   }
 1497              		.loc 1 513 31 view .LVU450
 1498 003a DB08     		lsrs	r3, r3, #3
 513:Core/Src/main.c ****   }
 1499              		.loc 1 513 17 view .LVU451
 1500 003c 054A     		ldr	r2, .L94+16
 1501 003e 1360     		str	r3, [r2]
 1502              	.LBE12:
 515:Core/Src/main.c **** 
 1503              		.loc 1 515 1 view .LVU452
 1504 0040 EBE7     		b	.L86
 1505              	.L95:
 1506 0042 00BF     		.align	2
ARM GAS  /tmp/cc41b81V.s 			page 48


 1507              	.L94:
 1508 0044 00000000 		.word	.LANCHOR8
 1509 0048 00000000 		.word	rxHeader
 1510 004c 00000000 		.word	.LANCHOR3
 1511 0050 CDCCCCCC 		.word	-858993459
 1512 0054 00000000 		.word	.LANCHOR4
 1513              		.cfi_endproc
 1514              	.LFE224:
 1516              		.comm	canFilter1,40,4
 1517              		.comm	canFilter0,40,4
 1518              		.comm	TxData,8,4
 1519              		.global	canRX
 1520              		.comm	rxHeader,28,4
 1521              		.comm	txHeader2,24,4
 1522              		.comm	txHeader1,24,4
 1523              		.comm	txHeader0,24,4
 1524              		.comm	TxMailbox,4,4
 1525              		.global	voltageCheckCount
 1526              		.global	lastPrechargeState
 1527              		.global	prechargeState
 1528              		.global	readyToDrive
 1529              		.global	DCDCFault
 1530              		.comm	adc_buf,16344,4
 1531              		.global	RTDButtonPressed
 1532              		.global	DCDCEnable
 1533              		.global	vicoreTemp
 1534              		.global	emusVoltage
 1535              		.global	rinehartVoltage
 1536              		.global	rinehart_send_command_count
 1537              		.comm	htim14,72,4
 1538              		.comm	htim13,72,4
 1539              		.comm	hcan1,40,4
 1540              		.comm	hdma_adc1,96,4
 1541              		.comm	hadc1,72,4
 1542              		.section	.bss.DCDCEnable,"aw",%nobits
 1543              		.align	2
 1546              	DCDCEnable:
 1547 0000 00000000 		.space	4
 1548              		.section	.bss.DCDCFault,"aw",%nobits
 1549              		.align	2
 1550              		.set	.LANCHOR6,. + 0
 1553              	DCDCFault:
 1554 0000 00000000 		.space	4
 1555              		.section	.bss.RTDButtonPressed,"aw",%nobits
 1556              		.align	2
 1559              	RTDButtonPressed:
 1560 0000 00000000 		.space	4
 1561              		.section	.bss.canRX,"aw",%nobits
 1562              		.align	2
 1563              		.set	.LANCHOR8,. + 0
 1566              	canRX:
 1567 0000 00000000 		.space	8
 1567      00000000 
 1568              		.section	.bss.emusVoltage,"aw",%nobits
 1569              		.align	2
 1570              		.set	.LANCHOR4,. + 0
 1573              	emusVoltage:
ARM GAS  /tmp/cc41b81V.s 			page 49


 1574 0000 00000000 		.space	4
 1575              		.section	.bss.lastPrechargeState,"aw",%nobits
 1576              		.set	.LANCHOR2,. + 0
 1579              	lastPrechargeState:
 1580 0000 00       		.space	1
 1581              		.section	.bss.prechargeState,"aw",%nobits
 1582              		.set	.LANCHOR0,. + 0
 1585              	prechargeState:
 1586 0000 00       		.space	1
 1587              		.section	.bss.readyToDrive,"aw",%nobits
 1588              		.align	2
 1589              		.set	.LANCHOR1,. + 0
 1592              	readyToDrive:
 1593 0000 00000000 		.space	4
 1594              		.section	.bss.rinehartVoltage,"aw",%nobits
 1595              		.align	2
 1596              		.set	.LANCHOR3,. + 0
 1599              	rinehartVoltage:
 1600 0000 00000000 		.space	4
 1601              		.section	.bss.rinehart_send_command_count,"aw",%nobits
 1604              	rinehart_send_command_count:
 1605 0000 00       		.space	1
 1606              		.section	.bss.vicoreTemp,"aw",%nobits
 1607              		.align	2
 1608              		.set	.LANCHOR7,. + 0
 1611              	vicoreTemp:
 1612 0000 00000000 		.space	4
 1613              		.section	.bss.voltageCheckCount,"aw",%nobits
 1614              		.set	.LANCHOR5,. + 0
 1617              	voltageCheckCount:
 1618 0000 00       		.space	1
 1619              		.text
 1620              	.Letext0:
 1621              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1622              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 1623              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 1624              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f413xx.h"
 1625              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1626              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1627              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1628              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1629              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1630              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1631              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 1632              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 1633              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1634              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1635              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1636              		.file 18 "<built-in>"
ARM GAS  /tmp/cc41b81V.s 			page 50


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cc41b81V.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cc41b81V.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cc41b81V.s:151    .text.MX_GPIO_Init:0000000000000080 $d
     /tmp/cc41b81V.s:157    .text.MX_DMA_Init:0000000000000000 $t
     /tmp/cc41b81V.s:163    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/cc41b81V.s:212    .text.MX_DMA_Init:0000000000000030 $d
     /tmp/cc41b81V.s:221    .text.prechargeControl:0000000000000000 $t
     /tmp/cc41b81V.s:228    .text.prechargeControl:0000000000000000 prechargeControl
     /tmp/cc41b81V.s:248    .text.prechargeControl:0000000000000010 $d
     /tmp/cc41b81V.s:252    .text.prechargeControl:0000000000000014 $t
     /tmp/cc41b81V.s:475    .text.prechargeControl:0000000000000138 $d
                            *COM*:0000000000000008 TxData
                            *COM*:0000000000000004 TxMailbox
                            *COM*:0000000000000018 txHeader2
                            *COM*:0000000000000028 hcan1
     /tmp/cc41b81V.s:491    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/cc41b81V.s:498    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/cc41b81V.s:583    .text.HAL_TIM_PeriodElapsedCallback:000000000000004c $d
                            *COM*:0000000000000048 htim14
                            *COM*:0000000000000048 htim13
                            *COM*:0000000000000018 txHeader1
     /tmp/cc41b81V.s:598    .text.HAL_ADC_ConvCpltCallback:0000000000000000 $t
     /tmp/cc41b81V.s:605    .text.HAL_ADC_ConvCpltCallback:0000000000000000 HAL_ADC_ConvCpltCallback
     /tmp/cc41b81V.s:655    .text.HAL_ADC_ConvCpltCallback:0000000000000028 $d
                            *COM*:0000000000003fd8 adc_buf
     /tmp/cc41b81V.s:662    .text.Error_Handler:0000000000000000 $t
     /tmp/cc41b81V.s:669    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cc41b81V.s:701    .text.MX_CAN1_Init:0000000000000000 $t
     /tmp/cc41b81V.s:707    .text.MX_CAN1_Init:0000000000000000 MX_CAN1_Init
     /tmp/cc41b81V.s:846    .text.MX_CAN1_Init:0000000000000074 $d
                            *COM*:0000000000000028 canFilter0
                            *COM*:0000000000000028 canFilter1
     /tmp/cc41b81V.s:854    .text.MX_ADC1_Init:0000000000000000 $t
     /tmp/cc41b81V.s:860    .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
     /tmp/cc41b81V.s:967    .text.MX_ADC1_Init:0000000000000060 $d
                            *COM*:0000000000000048 hadc1
     /tmp/cc41b81V.s:974    .text.MX_TIM14_Init:0000000000000000 $t
     /tmp/cc41b81V.s:980    .text.MX_TIM14_Init:0000000000000000 MX_TIM14_Init
     /tmp/cc41b81V.s:1029   .text.MX_TIM14_Init:0000000000000028 $d
     /tmp/cc41b81V.s:1035   .text.MX_TIM13_Init:0000000000000000 $t
     /tmp/cc41b81V.s:1041   .text.MX_TIM13_Init:0000000000000000 MX_TIM13_Init
     /tmp/cc41b81V.s:1090   .text.MX_TIM13_Init:0000000000000028 $d
     /tmp/cc41b81V.s:1096   .text.SystemClock_Config:0000000000000000 $t
     /tmp/cc41b81V.s:1103   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cc41b81V.s:1254   .text.SystemClock_Config:0000000000000098 $d
     /tmp/cc41b81V.s:1260   .text.main:0000000000000000 $t
     /tmp/cc41b81V.s:1267   .text.main:0000000000000000 main
     /tmp/cc41b81V.s:1397   .text.main:0000000000000080 $d
                            *COM*:0000000000000018 txHeader0
     /tmp/cc41b81V.s:1409   .text.HAL_CAN_RxFifo0MsgPendingCallback:0000000000000000 $t
     /tmp/cc41b81V.s:1416   .text.HAL_CAN_RxFifo0MsgPendingCallback:0000000000000000 HAL_CAN_RxFifo0MsgPendingCallback
     /tmp/cc41b81V.s:1508   .text.HAL_CAN_RxFifo0MsgPendingCallback:0000000000000044 $d
                            *COM*:000000000000001c rxHeader
     /tmp/cc41b81V.s:1566   .bss.canRX:0000000000000000 canRX
     /tmp/cc41b81V.s:1617   .bss.voltageCheckCount:0000000000000000 voltageCheckCount
ARM GAS  /tmp/cc41b81V.s 			page 51


     /tmp/cc41b81V.s:1579   .bss.lastPrechargeState:0000000000000000 lastPrechargeState
     /tmp/cc41b81V.s:1585   .bss.prechargeState:0000000000000000 prechargeState
     /tmp/cc41b81V.s:1592   .bss.readyToDrive:0000000000000000 readyToDrive
     /tmp/cc41b81V.s:1553   .bss.DCDCFault:0000000000000000 DCDCFault
     /tmp/cc41b81V.s:1559   .bss.RTDButtonPressed:0000000000000000 RTDButtonPressed
     /tmp/cc41b81V.s:1546   .bss.DCDCEnable:0000000000000000 DCDCEnable
     /tmp/cc41b81V.s:1611   .bss.vicoreTemp:0000000000000000 vicoreTemp
     /tmp/cc41b81V.s:1573   .bss.emusVoltage:0000000000000000 emusVoltage
     /tmp/cc41b81V.s:1599   .bss.rinehartVoltage:0000000000000000 rinehartVoltage
     /tmp/cc41b81V.s:1604   .bss.rinehart_send_command_count:0000000000000000 rinehart_send_command_count
                            *COM*:0000000000000060 hdma_adc1
     /tmp/cc41b81V.s:1543   .bss.DCDCEnable:0000000000000000 $d
     /tmp/cc41b81V.s:1549   .bss.DCDCFault:0000000000000000 $d
     /tmp/cc41b81V.s:1556   .bss.RTDButtonPressed:0000000000000000 $d
     /tmp/cc41b81V.s:1562   .bss.canRX:0000000000000000 $d
     /tmp/cc41b81V.s:1569   .bss.emusVoltage:0000000000000000 $d
     /tmp/cc41b81V.s:1580   .bss.lastPrechargeState:0000000000000000 $d
     /tmp/cc41b81V.s:1586   .bss.prechargeState:0000000000000000 $d
     /tmp/cc41b81V.s:1588   .bss.readyToDrive:0000000000000000 $d
     /tmp/cc41b81V.s:1595   .bss.rinehartVoltage:0000000000000000 $d
     /tmp/cc41b81V.s:1605   .bss.rinehart_send_command_count:0000000000000000 $d
     /tmp/cc41b81V.s:1607   .bss.vicoreTemp:0000000000000000 $d
     /tmp/cc41b81V.s:1618   .bss.voltageCheckCount:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
__aeabi_ui2d
__aeabi_dmul
__aeabi_dcmpgt
__aeabi_dcmplt
HAL_CAN_AddTxMessage
HAL_CAN_Init
HAL_CAN_ConfigFilter
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_TIM_Base_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_CAN_Start
HAL_CAN_ActivateNotification
HAL_TIM_Base_Start_IT
HAL_ADC_Start_DMA
HAL_CAN_GetRxMessage
