C:/Xilinx92i/verilog/src/glbl.v
F:/ECE/HDL_Design/Projects/AND_GATE/TB.v
