<!DOCTYPE HTML>

<!--Converted with LaTeX2HTML 2024 (Released January 1, 2024) -->
<HTML lang="en">
<HEAD>
<TITLE>Registers</TITLE>

<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=utf-8">
<META NAME="viewport" CONTENT="width=device-width, initial-scale=1.0">
<META NAME="Generator" CONTENT="LaTeX2HTML v2024">

<LINK REL="STYLESHEET" HREF="html.css">

<LINK REL="next" HREF="bus_spi_master_node11.html">
<LINK REL="previous" HREF="bus_spi_master_node9.html">
<LINK REL="next" HREF="bus_spi_master_node11.html">
</HEAD>

<BODY >

<DIV CLASS="navigation"><!--Navigation Panel-->
<A
 HREF="bus_spi_master_node11.html">
<IMG WIDTH="37" HEIGHT="24" ALT="next" SRC="next.png"></A> 
<A
 HREF="bus_spi_master_node9.html">
<IMG WIDTH="26" HEIGHT="24" ALT="up" SRC="up.png"></A> 
<A
 HREF="bus_spi_master_node9.html">
<IMG WIDTH="63" HEIGHT="24" ALT="previous" SRC="prev.png"></A> 
<A ID="tex2html96"
  HREF="bus_spi_master_node1.html">
<IMG WIDTH="65" HEIGHT="24" ALT="contents" SRC="contents.png"></A>  
<BR>
<B> Next:</B> <A
 HREF="bus_spi_master_node11.html">Waveforms</A>
<B> Up:</B> <A
 HREF="bus_spi_master_node9.html">Architecture</A>
<B> Previous:</B> <A
 HREF="bus_spi_master_node9.html">Architecture</A>
 &nbsp; <B>  <A ID="tex2html97"
  HREF="bus_spi_master_node1.html">Contents</A></B> 
<BR>
<BR></DIV>
<!--End of Navigation Panel-->

<H2><A ID="SECTION00031000000000000000">
Registers</A>
</H2>
For register bit documentation please see up_spi_master subsetion registers in <A HREF="bus_spi_master_node25.html#Module_Documentation"><IMG  ALT="[*]" SRC="crossref.png"></A>

<P>
Interrupts for this core are enabled in the control register. First the general IE bit, interrupt enable, is set to 1. Then bits
are choosen that set what conditions the interrupt should be activated for. This interrupt goes active high (1) when a condition becomes
true. Starting with the interrupt end of packet bit (IEOP), setting this active will enable the interrupt to go off when the status EOP bit
is true. This will stay that way till the tx or rx register is cleared of the EOP word. Interrupt read ready (IRRDY) when set active will trigger
an interrupt when the status bit RRDY is active. This will stay tripped till a word is read. Interrupt transmit ready (ITRDY) when set active will
trigger an interrupt when the status bit TRDY is active. This will stay tripped till a word is written. Interrupt transmit overrun (ITOE) when set
active will trigger an interrupt when the status bit TOE is active. This will stay tripped till the status register is written. Interrupt receive
underrun (IROE) when set active will trigger an interrupt when the status bit ROE is active. ITOE, TOE, IROE, ROE, and E are only cleared by writing to the
status register. The status register does NOT write any actual data to the register, status bits are not directly affected. It simply
resets ROE/TOE to 0. See <A HREF="bus_spi_master_node25.html#Module_Documentation"><IMG  ALT="[*]" SRC="crossref.png"></A> up_spi_master for more detail on the location and function of register bits.

<P>

<DIV CLASS="navigation"><HR>
<!--Navigation Panel-->
<A
 HREF="bus_spi_master_node11.html">
<IMG WIDTH="37" HEIGHT="24" ALT="next" SRC="next.png"></A> 
<A
 HREF="bus_spi_master_node9.html">
<IMG WIDTH="26" HEIGHT="24" ALT="up" SRC="up.png"></A> 
<A
 HREF="bus_spi_master_node9.html">
<IMG WIDTH="63" HEIGHT="24" ALT="previous" SRC="prev.png"></A> 
<A ID="tex2html96"
  HREF="bus_spi_master_node1.html">
<IMG WIDTH="65" HEIGHT="24" ALT="contents" SRC="contents.png"></A>  
<BR>
<B> Next:</B> <A
 HREF="bus_spi_master_node11.html">Waveforms</A>
<B> Up:</B> <A
 HREF="bus_spi_master_node9.html">Architecture</A>
<B> Previous:</B> <A
 HREF="bus_spi_master_node9.html">Architecture</A>
 &nbsp; <B>  <A ID="tex2html97"
  HREF="bus_spi_master_node1.html">Contents</A></B> </DIV>
<!--End of Navigation Panel-->

</BODY>
</HTML>
