
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118921                       # Number of seconds simulated
sim_ticks                                118921347426                       # Number of ticks simulated
final_tick                               1176780168739                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 136089                       # Simulator instruction rate (inst/s)
host_op_rate                                   171739                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3665198                       # Simulator tick rate (ticks/s)
host_mem_usage                               16926652                       # Number of bytes of host memory used
host_seconds                                 32446.09                       # Real time elapsed on the host
sim_insts                                  4415561435                       # Number of instructions simulated
sim_ops                                    5572268529                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1318016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1695104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       504704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       841216                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4365824                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2178176                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2178176                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        10297                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13243                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3943                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6572                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 34108                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           17017                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                17017                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10763                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11083090                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13992                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14253993                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17221                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      4244015                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        15069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      7073717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                36711861                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10763                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13992                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17221                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        15069                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              57046                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18316106                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18316106                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18316106                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10763                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11083090                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13992                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14253993                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17221                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      4244015                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        15069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      7073717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               55027967                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142762723                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23181078                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19090592                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1934408                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9396523                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8672528                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438033                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87667                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104502709                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128075488                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23181078                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11110561                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27197021                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6267758                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4693391                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12107016                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574392                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140694625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.108867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.550395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113497604     80.67%     80.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782549      1.98%     82.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365212      1.68%     84.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2382698      1.69%     86.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2269195      1.61%     87.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1123554      0.80%     88.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778287      0.55%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977937      1.41%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13517589      9.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140694625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.162375                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.897121                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103334771                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6106561                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26848188                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110061                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4295035                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731503                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6470                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154481380                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51218                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4295035                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103850997                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3641061                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1309702                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26431574                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1166248                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153032456                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1273                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        400612                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623848                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        14729                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214107092                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713297591                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713297591                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45847867                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33450                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17428                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3806995                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15191429                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900034                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       308940                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1681829                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149162261                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33449                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139228554                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107450                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25208996                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57139032                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1405                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140694625                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.989580                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.585494                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83317590     59.22%     59.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23714999     16.86%     76.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11953550      8.50%     84.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7814434      5.55%     90.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6904437      4.91%     95.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2703288      1.92%     96.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3071156      2.18%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119339      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95832      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140694625                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976097     74.77%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156976     12.02%     86.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172425     13.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114990006     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013196      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14364721     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844609      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139228554                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.975244                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305498                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009377                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420564681                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174405365                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135111548                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140534052                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201200                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2979300                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1269                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          671                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158364                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          585                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4295035                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2971745                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       249955                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149195710                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1165997                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15191429                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900034                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17427                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        199385                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13160                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          671                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150338                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1086107                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236445                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136853885                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14116170                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2374669                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21959249                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19295160                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843079                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.958611                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135118414                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135111548                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81538016                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221190290                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.946406                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368633                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26781449                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1959266                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136399590                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.897524                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.713175                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87303976     64.01%     64.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22505615     16.50%     80.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10806511      7.92%     88.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4813601      3.53%     91.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764001      2.76%     94.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1538905      1.13%     95.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563162      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1097577      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3006242      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136399590                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3006242                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282596713                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302702044                       # The number of ROB writes
system.switch_cpus0.timesIdled                  55546                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2068098                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.427627                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.427627                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.700463                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.700463                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618443885                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186440703                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145852173                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142762723                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23791769                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19279254                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2065969                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9717067                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9140719                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2545502                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91849                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103904898                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130956254                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23791769                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11686221                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28611560                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6699983                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2868281                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12127078                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1669007                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139972195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.142209                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.556102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111360635     79.56%     79.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2690464      1.92%     81.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2057018      1.47%     82.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5032434      3.60%     86.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1133852      0.81%     87.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1631930      1.17%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1236285      0.88%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          773708      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14055869     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139972195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166653                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.917300                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102689732                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4453073                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28173554                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       110955                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4544872                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4106646                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42588                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157964585                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        82367                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4544872                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103556194                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1234664                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1760886                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27408597                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1466974                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156343325                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        13608                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        271283                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       612722                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       148101                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    219661550                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    728171898                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    728171898                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173382495                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46279055                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38676                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21882                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5042461                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15076351                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7364959                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       123678                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1634020                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153565402                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38663                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142664363                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       192730                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28041242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60594705                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5075                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139972195                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.019234                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.565701                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80230141     57.32%     57.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25099464     17.93%     75.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11731487      8.38%     83.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8596167      6.14%     89.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7654316      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3036070      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3007456      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       465678      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       151416      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139972195                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         574099     68.84%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        115096     13.80%     82.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       144824     17.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119736625     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2144887      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16794      0.01%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13473474      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7292583      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142664363                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.999311                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             834019                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005846                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    426327670                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181645733                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139068026                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143498382                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       348804                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3665631                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1065                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          426                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       228647                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4544872                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         783702                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        92554                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153604065                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        48722                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15076351                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7364959                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21869                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81007                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          426                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1127391                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1174388                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2301779                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140084989                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12945447                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2579374                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20236223                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19894730                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7290776                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.981243                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139250133                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139068026                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83407277                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        231042221                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.974120                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361004                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101573594                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124742038                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28863552                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33588                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2069672                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135427323                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.921099                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.693471                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84252425     62.21%     62.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23941666     17.68%     79.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10557240      7.80%     87.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5532181      4.08%     91.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4402116      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1588068      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1341662      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1005147      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2806818      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135427323                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101573594                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124742038                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18547032                       # Number of memory references committed
system.switch_cpus1.commit.loads             11410720                       # Number of loads committed
system.switch_cpus1.commit.membars              16794                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17923068                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112397023                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2539517                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2806818                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           286226095                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          311756265                       # The number of ROB writes
system.switch_cpus1.timesIdled                  67860                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2790528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101573594                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124742038                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101573594                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.405510                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.405510                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.711485                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.711485                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       631691077                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193709937                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147792825                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33588                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142762723                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24063799                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19713917                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2040201                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9857165                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9513530                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2462296                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93896                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106838271                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             129178183                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24063799                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11975826                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27981761                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6096430                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3382244                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12498212                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1594228                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    142240922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.110950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.535510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       114259161     80.33%     80.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2259198      1.59%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3835647      2.70%     84.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2231198      1.57%     86.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1746639      1.23%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1534869      1.08%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          943938      0.66%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2368299      1.66%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13061973      9.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    142240922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168558                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.904845                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       106161824                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4576840                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27391353                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        72532                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4038367                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3945114                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     155666948                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4038367                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       106697637                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         608910                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3051283                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26910669                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       934051                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     154614796                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         94652                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       539289                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    218328779                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    719317390                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    719317390                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174914098                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        43414669                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34803                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17428                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2715286                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14336999                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7345285                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        71119                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1670812                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         149549895                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34804                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        140447910                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        88144                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22172015                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49080279                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    142240922                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.987395                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.547674                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     84923431     59.70%     59.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22008618     15.47%     75.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11843330      8.33%     83.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8800445      6.19%     89.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8577308      6.03%     95.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3170319      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2413549      1.70%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       322200      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       181722      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    142240922                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         125103     28.07%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        166375     37.32%     65.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       154274     34.61%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118546138     84.41%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1900975      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17375      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12663665      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7319757      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     140447910                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.983786                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             445752                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003174                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    423670638                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    171756955                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137451101                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     140893662                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       286949                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2971334                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       117800                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4038367                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         407598                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        54539                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    149584699                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       776163                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14336999                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7345285                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17428                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44303                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1175223                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1082046                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2257269                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    138258468                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12347361                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2189442                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19666912                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19567957                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7319551                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.968449                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137451163                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137451101                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81261608                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        225090881                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.962794                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361017                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101699658                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125359120                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24225841                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34752                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2057350                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    138202555                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.907068                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.715225                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     87504175     63.32%     63.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24431706     17.68%     80.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9555830      6.91%     87.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5028670      3.64%     91.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4278805      3.10%     94.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2061938      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       962897      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1500820      1.09%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2877714      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    138202555                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101699658                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125359120                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18593147                       # Number of memory references committed
system.switch_cpus2.commit.loads             11365662                       # Number of loads committed
system.switch_cpus2.commit.membars              17376                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18188220                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112855493                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2592769                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2877714                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           284909802                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          303209976                       # The number of ROB writes
system.switch_cpus2.timesIdled                  23920                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 521801                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101699658                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125359120                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101699658                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.403768                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.403768                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.712368                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.712368                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       621759767                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      191919966                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      145375090                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34752                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               142762723                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22219363                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18316179                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1985303                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9126224                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8523710                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2332308                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        87713                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108313012                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122038375                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22219363                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10856018                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25510179                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5868424                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2997300                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12565583                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1644014                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    140670523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.065321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.485373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       115160344     81.87%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1326194      0.94%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1879740      1.34%     84.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2465877      1.75%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2762641      1.96%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2054936      1.46%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1185779      0.84%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1744073      1.24%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12090939      8.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    140670523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.155638                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.854834                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107120148                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4587569                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25054258                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58749                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3849798                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3549704                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147276812                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3849798                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107858193                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1054422                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2204684                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24377865                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1325555                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146299340                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          912                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        268361                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       547370                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          722                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204025665                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    683465526                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    683465526                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166748408                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37277233                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38754                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22476                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4004045                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13899870                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7225262                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       120001                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1579325                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142185154                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38720                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133096333                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26345                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20405780                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48107673                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6164                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    140670523                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.946157                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.505837                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     84344280     59.96%     59.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22686504     16.13%     76.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12573429      8.94%     85.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8105050      5.76%     90.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7434947      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2961841      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1801923      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       513102      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       249447      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    140670523                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64219     22.80%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         93953     33.35%     56.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123536     43.85%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111744297     83.96%     83.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2029294      1.52%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16278      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12137093      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7169371      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133096333                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.932291                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             281708                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002117                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    407171242                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162629987                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130550211                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133378041                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       324670                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2896181                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          136                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          333                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       172231                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           52                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3849798                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         792720                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       108325                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142223874                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1322476                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13899870                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7225262                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22442                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         82660                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          333                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1168475                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1119350                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2287825                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131291719                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11971389                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1804614                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19139359                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18400312                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7167970                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.919650                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130550463                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130550211                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76471968                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        207716752                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.914456                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368155                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97656324                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120023749                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22208738                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32556                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2017842                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    136820725                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.877234                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.684032                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     88166618     64.44%     64.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23394486     17.10%     81.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9190815      6.72%     88.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4723558      3.45%     91.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4124356      3.01%     94.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1982088      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1716286      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       808765      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2713753      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    136820725                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97656324                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120023749                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18056714                       # Number of memory references committed
system.switch_cpus3.commit.loads             11003683                       # Number of loads committed
system.switch_cpus3.commit.membars              16278                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17214095                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108185245                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2448995                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2713753                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           276339459                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          288314838                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45596                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2092200                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97656324                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120023749                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97656324                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.461889                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.461889                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.684046                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.684046                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       591594079                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181135154                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      137950158                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32556                       # number of misc regfile writes
system.l2.replacements                          34108                       # number of replacements
system.l2.tagsinuse                      65535.982424                       # Cycle average of tags in use
system.l2.total_refs                          2661365                       # Total number of references to valid blocks.
system.l2.sampled_refs                          99644                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.708733                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          4494.993010                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.287204                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5111.810683                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.391776                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6020.412171                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.930686                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1895.457705                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.717709                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3119.674063                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          15037.944835                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          11505.336046                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6953.056462                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          11347.970075                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.068588                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000142                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.078000                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000174                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.091864                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.028922                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000209                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.047602                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.229461                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.175557                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000015                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.106095                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.173156                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        86898                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        60942                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        29545                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        44551                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  221936                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            83576                       # number of Writeback hits
system.l2.Writeback_hits::total                 83576                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        86898                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        60942                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        29545                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        44551                       # number of demand (read+write) hits
system.l2.demand_hits::total                   221936                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        86898                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        60942                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        29545                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        44551                       # number of overall hits
system.l2.overall_hits::total                  221936                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        10297                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13243                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         3943                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         6569                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 34105                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10297                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13243                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3943                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         6572                       # number of demand (read+write) misses
system.l2.demand_misses::total                  34108                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10297                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13243                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3943                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         6572                       # number of overall misses
system.l2.overall_misses::total                 34108                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1808998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2089965106                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2391111                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2576907340                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2640857                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    815914751                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2367999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1313819180                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6805815342                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       601198                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        601198                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1808998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2089965106                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2391111                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2576907340                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2640857                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    815914751                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2367999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1314420378                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6806416540                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1808998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2089965106                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2391111                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2576907340                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2640857                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    815914751                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2367999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1314420378                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6806416540                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97195                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        74185                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33488                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        51120                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              256041                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        83576                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             83576                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97195                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        74185                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33488                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        51123                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               256044                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97195                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        74185                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33488                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        51123                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              256044                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.105942                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.178513                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.117744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.128502                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.133201                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.105942                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.178513                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.117744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.128553                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.133211                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.105942                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.178513                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.117744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.128553                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.133211                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 180899.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 202968.350588                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 183931.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 194586.373178                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 165053.562500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 206927.403246                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 169142.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 200002.919775                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 199554.767395                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 200399.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 200399.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 180899.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 202968.350588                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 183931.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 194586.373178                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 165053.562500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 206927.403246                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 169142.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 200003.100730                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 199554.841679                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 180899.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 202968.350588                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 183931.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 194586.373178                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 165053.562500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 206927.403246                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 169142.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 200003.100730                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 199554.841679                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                17017                       # number of writebacks
system.l2.writebacks::total                     17017                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        10297                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13243                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         3943                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         6569                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            34105                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        10297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13243                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         3943                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         6572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             34108                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        10297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         3943                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         6572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            34108                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1227188                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1490306277                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1633299                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1805228373                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1708756                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    586285737                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1550746                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    930980471                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4818920847                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       427422                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       427422                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1227188                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1490306277                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1633299                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1805228373                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1708756                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    586285737                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1550746                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    931407893                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4819348269                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1227188                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1490306277                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1633299                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1805228373                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1708756                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    586285737                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1550746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    931407893                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4819348269                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.105942                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.178513                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.117744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.128502                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.133201                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.105942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.178513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.117744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.128553                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.133211                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.105942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.178513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.117744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.128553                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.133211                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 122718.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 144732.084782                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 125638.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 136315.666616                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 106797.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 148690.270606                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 110767.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 141723.317248                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 141296.608914                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       142474                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       142474                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 122718.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 144732.084782                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 125638.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 136315.666616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 106797.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 148690.270606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 110767.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 141723.659921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 141296.712472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 122718.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 144732.084782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 125638.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 136315.666616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 106797.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 148690.270606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 110767.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 141723.659921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 141296.712472                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.633562                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012114667                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840208.485455                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.633562                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015438                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.880823                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12107006                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12107006                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12107006                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12107006                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12107006                       # number of overall hits
system.cpu0.icache.overall_hits::total       12107006                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1996998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1996998                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1996998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1996998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1996998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1996998                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12107016                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12107016                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12107016                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12107016                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12107016                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12107016                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 199699.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 199699.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 199699.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 199699.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 199699.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 199699.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1892198                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1892198                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1892198                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1892198                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1892198                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1892198                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 189219.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 189219.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 189219.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 189219.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 189219.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 189219.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97195                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191234281                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97451                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1962.363454                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.504528                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.495472                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916033                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083967                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10969929                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10969929                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709435                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709435                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17073                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17073                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18679364                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18679364                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18679364                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18679364                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       400698                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       400698                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       400788                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        400788                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       400788                       # number of overall misses
system.cpu0.dcache.overall_misses::total       400788                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  36639065590                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  36639065590                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8434027                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8434027                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  36647499617                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  36647499617                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  36647499617                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  36647499617                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11370627                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11370627                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19080152                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19080152                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19080152                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19080152                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035240                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035240                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021005                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021005                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021005                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021005                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 91438.104483                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 91438.104483                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 93711.411111                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 93711.411111                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 91438.614971                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 91438.614971                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 91438.614971                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 91438.614971                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25084                       # number of writebacks
system.cpu0.dcache.writebacks::total            25084                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303503                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303503                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303593                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303593                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303593                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303593                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97195                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97195                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97195                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97195                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97195                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97195                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8002702480                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8002702480                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8002702480                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8002702480                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8002702480                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8002702480                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005094                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005094                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005094                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005094                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82336.565461                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82336.565461                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 82336.565461                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82336.565461                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 82336.565461                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82336.565461                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996233                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017207816                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050822.209677                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996233                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12127061                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12127061                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12127061                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12127061                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12127061                       # number of overall hits
system.cpu1.icache.overall_hits::total       12127061                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3169044                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3169044                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3169044                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3169044                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3169044                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3169044                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12127078                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12127078                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12127078                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12127078                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12127078                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12127078                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 186414.352941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 186414.352941                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 186414.352941                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 186414.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 186414.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 186414.352941                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2500274                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2500274                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2500274                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2500274                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2500274                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2500274                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 192328.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 192328.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 192328.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 192328.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 192328.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 192328.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 74185                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180619924                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 74441                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2426.350049                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.740179                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.259821                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901329                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098671                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9745251                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9745251                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7102724                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7102724                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21595                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21595                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16794                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16794                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16847975                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16847975                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16847975                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16847975                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       181545                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       181545                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       181545                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        181545                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       181545                       # number of overall misses
system.cpu1.dcache.overall_misses::total       181545                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18939030952                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18939030952                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18939030952                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18939030952                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18939030952                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18939030952                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9926796                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9926796                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7102724                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7102724                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16794                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16794                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17029520                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17029520                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17029520                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17029520                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018288                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018288                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010661                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010661                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010661                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010661                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 104321.413159                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104321.413159                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 104321.413159                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104321.413159                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 104321.413159                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104321.413159                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23600                       # number of writebacks
system.cpu1.dcache.writebacks::total            23600                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       107360                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       107360                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       107360                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       107360                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       107360                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       107360                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        74185                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        74185                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        74185                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        74185                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        74185                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        74185                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6692849298                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6692849298                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6692849298                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6692849298                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6692849298                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6692849298                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007473                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007473                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004356                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004356                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004356                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004356                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90218.363524                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90218.363524                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 90218.363524                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90218.363524                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 90218.363524                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90218.363524                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.011949                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018848760                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2205300.346320                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.011949                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024058                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738801                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12498195                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12498195                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12498195                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12498195                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12498195                       # number of overall hits
system.cpu2.icache.overall_hits::total       12498195                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3024461                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3024461                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3024461                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3024461                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3024461                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3024461                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12498212                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12498212                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12498212                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12498212                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12498212                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12498212                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 177909.470588                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 177909.470588                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 177909.470588                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 177909.470588                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 177909.470588                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 177909.470588                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2773997                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2773997                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2773997                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2773997                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2773997                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2773997                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 173374.812500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 173374.812500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 173374.812500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 173374.812500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 173374.812500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 173374.812500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33488                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163576097                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33744                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4847.560959                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.015257                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.984743                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902403                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097597                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9207883                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9207883                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7192734                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7192734                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17402                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17402                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17376                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17376                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16400617                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16400617                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16400617                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16400617                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        85538                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        85538                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        85538                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         85538                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        85538                       # number of overall misses
system.cpu2.dcache.overall_misses::total        85538                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7918355877                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7918355877                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7918355877                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7918355877                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7918355877                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7918355877                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9293421                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9293421                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7192734                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7192734                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17376                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17376                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16486155                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16486155                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16486155                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16486155                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009204                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009204                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005188                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005188                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005188                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005188                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 92571.206680                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 92571.206680                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 92571.206680                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 92571.206680                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 92571.206680                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 92571.206680                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10126                       # number of writebacks
system.cpu2.dcache.writebacks::total            10126                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        52050                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        52050                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        52050                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        52050                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        52050                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        52050                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33488                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33488                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33488                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33488                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33488                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33488                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2791861104                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2791861104                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2791861104                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2791861104                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2791861104                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2791861104                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 83369.000956                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 83369.000956                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 83369.000956                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 83369.000956                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 83369.000956                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 83369.000956                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995891                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015788988                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043841.022133                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995891                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12565567                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12565567                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12565567                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12565567                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12565567                       # number of overall hits
system.cpu3.icache.overall_hits::total       12565567                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2871910                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2871910                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2871910                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2871910                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2871910                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2871910                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12565583                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12565583                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12565583                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12565583                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12565583                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12565583                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 179494.375000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 179494.375000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 179494.375000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 179494.375000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 179494.375000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 179494.375000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2484399                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2484399                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2484399                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2484399                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2484399                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2484399                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 177457.071429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 177457.071429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 177457.071429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 177457.071429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 177457.071429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 177457.071429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51123                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172433217                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51379                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3356.103019                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.214826                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.785174                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910995                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089005                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8913897                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8913897                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7016702                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7016702                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17179                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17179                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16278                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16278                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15930599                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15930599                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15930599                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15930599                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148398                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148398                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2787                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2787                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       151185                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        151185                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       151185                       # number of overall misses
system.cpu3.dcache.overall_misses::total       151185                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  15101061964                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  15101061964                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    441275227                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    441275227                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  15542337191                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  15542337191                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  15542337191                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  15542337191                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9062295                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9062295                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7019489                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7019489                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16278                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16278                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16081784                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16081784                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16081784                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16081784                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016375                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016375                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000397                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000397                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009401                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009401                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009401                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009401                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 101760.549091                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101760.549091                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 158333.414783                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 158333.414783                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 102803.434144                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 102803.434144                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 102803.434144                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 102803.434144                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       720410                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 102915.714286                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24766                       # number of writebacks
system.cpu3.dcache.writebacks::total            24766                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97278                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97278                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2784                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2784                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100062                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100062                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100062                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100062                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51120                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51120                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51123                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51123                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51123                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51123                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4302624718                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4302624718                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       626098                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       626098                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4303250816                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4303250816                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4303250816                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4303250816                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005641                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005641                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003179                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003179                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003179                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003179                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 84167.150196                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 84167.150196                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 208699.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 208699.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 84174.457993                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 84174.457993                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 84174.457993                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 84174.457993                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
