#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Sun Feb  2 11:21:28 2020
# Process ID: 9220
# Current directory: D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19204 D:\fpga_test\y2_project\20200201\ZYNQ_OV7670_hdmi_zybo_frame_dilation_2\OV7670_VGA_Dispaly.xpr
# Log file: D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/vivado.log
# Journal file: D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga_test/vivado-library-master/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/xilinx_fpga/v2/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 793.809 ; gain = 134.559
update_compile_order -fileset sources_1
close [ open D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.srcs/sources_1/new/dilation.v w ]
add_files D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.srcs/sources_1/new/dilation.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sun Feb  2 12:05:48 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Sun Feb  2 12:05:48 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/impl_2/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Oct 24 2019 at 19:17:01
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Oct 25 2019-02:33:05
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 998.559 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A77B75A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2176.457 ; gain = 1177.898
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sun Feb  2 12:10:43 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Sun Feb  2 12:10:43 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A77B75A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A77B75A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sun Feb  2 12:28:20 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Sun Feb  2 12:28:20 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A77B75A
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sun Feb  2 12:32:32 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Sun Feb  2 12:32:32 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/impl_2/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A77B75A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sun Feb  2 12:36:11 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Sun Feb  2 12:36:11 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/impl_2/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A77B75A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A77B75A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A77B75A
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sun Feb  2 12:43:12 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Sun Feb  2 12:43:12 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/impl_2/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A77B75A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A77B75A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A77B75A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sun Feb  2 12:47:44 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Sun Feb  2 12:47:44 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sun Feb  2 12:52:23 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Sun Feb  2 12:52:23 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/impl_2/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A77B75A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A77B75A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A77B75A
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sun Feb  2 12:56:28 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Sun Feb  2 12:56:28 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/impl_2/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A77B75A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A77B75A
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sun Feb  2 13:00:43 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Sun Feb  2 13:00:43 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/impl_2/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A77B75A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A77B75A
close [ open D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.srcs/sources_1/new/erosion.v w ]
add_files D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.srcs/sources_1/new/erosion.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sun Feb  2 13:13:34 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Sun Feb  2 13:13:34 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/impl_2/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A77B75A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200201/ZYNQ_OV7670_hdmi_zybo_frame_dilation_2/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A77B75A
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb  2 13:22:32 2020...
