<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<!DOCTYPE register-collection-file>
<register-collection-file xmlns="http://www.freescale.com/schema/ddd/1.0/regdata" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.freescale.com/schema/ddd/1.0/regdata RegisterData.xsd">

<register-collection>
  <name>UART0_Layout</name>
  <register-sets>
    <register-set-descriptor>
      <name>Serial Communication Interface (UART0)</name>
      <registers>
        <register>
          <name>UART0_BDH</name>
          <access>RW</access>
          <register-details-file-name>UART0/UART0_BDH.xml</register-details-file-name>
          <offset>0</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006A000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART0_BDL</name>
          <access>RW</access>
          <register-details-file-name>UART0/UART0_BDL.xml</register-details-file-name>
          <offset>0x1</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006A000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART0_C1</name>
          <access>RW</access>
          <register-details-file-name>UART0/UART0_C1.xml</register-details-file-name>
          <offset>0x2</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006A000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART0_C2</name>
          <access>RW</access>
          <register-details-file-name>UART0/UART0_C2.xml</register-details-file-name>
          <offset>0x3</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006A000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART0_S1</name>
          <access>R</access>
          <register-details-file-name>UART0/UART0_S1.xml</register-details-file-name>
          <offset>0x4</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006A000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART0_S2</name>
          <access>RW</access>
          <register-details-file-name>UART0/UART0_S2.xml</register-details-file-name>
          <offset>0x5</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006A000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART0_C3</name>
          <access>RW</access>
          <register-details-file-name>UART0/UART0_C3.xml</register-details-file-name>
          <offset>0x6</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006A000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART0_D</name>
          <access>RW</access>
          <register-details-file-name>UART0/UART0_D.xml</register-details-file-name>
          <offset>0x7</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006A000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART0_MA1</name>
          <access>RW</access>
          <register-details-file-name>UART0/UART0_MA1.xml</register-details-file-name>
          <offset>0x8</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006A000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART0_MA2</name>
          <access>RW</access>
          <register-details-file-name>UART0/UART0_MA2.xml</register-details-file-name>
          <offset>0x9</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006A000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART0_C4</name>
          <access>RW</access>
          <register-details-file-name>UART0/UART0_C4.xml</register-details-file-name>
          <offset>0xA</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006A000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART0_C5</name>
          <access>RW</access>
          <register-details-file-name>UART0/UART0_C5.xml</register-details-file-name>
          <offset>0xB</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006A000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART0_ED</name>
          <access>R</access>
          <register-details-file-name>UART0/UART0_ED.xml</register-details-file-name>
          <offset>0xC</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006A000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART0_MODEM</name>
          <access>RW</access>
          <register-details-file-name>UART0/UART0_MODEM.xml</register-details-file-name>
          <offset>0xD</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006A000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART0_PFIFO</name>
          <access>RW</access>
          <register-details-file-name>UART0/UART0_PFIFO.xml</register-details-file-name>
          <offset>0x10</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006A000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART0_CFIFO</name>
          <access>RW</access>
          <register-details-file-name>UART0/UART0_CFIFO.xml</register-details-file-name>
          <offset>0x11</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006A000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART0_SFIFO</name>
          <access>RW</access>
          <register-details-file-name>UART0/UART0_SFIFO.xml</register-details-file-name>
          <offset>0x12</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006A000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART0_TWFIFO</name>
          <access>RW</access>
          <register-details-file-name>UART0/UART0_TWFIFO.xml</register-details-file-name>
          <offset>0x13</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006A000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART0_TCFIFO</name>
          <access>R</access>
          <register-details-file-name>UART0/UART0_TCFIFO.xml</register-details-file-name>
          <offset>0x14</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006A000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART0_RWFIFO</name>
          <access>RW</access>
          <register-details-file-name>UART0/UART0_RWFIFO.xml</register-details-file-name>
          <offset>0x15</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006A000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART0_RCFIFO</name>
          <access>R</access>
          <register-details-file-name>UART0/UART0_RCFIFO.xml</register-details-file-name>
          <offset>0x16</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006A000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
      </registers>
    </register-set-descriptor>
  </register-sets>
</register-collection>

</register-collection-file>
