LIBRARY ieee; 
USE ieee.std_logic_1164.ALL; 
USE ieee.numeric_std.ALL; 

ENTITY reg IS 
PORT( ld, clr				: IN STD_LOGIC;
		data_in, data_out : OUT STD_LOGIC_VECTOR(31 DOWNTO 0));
END reg;

ARCHITECTURE description OF reg IS
BEGIN
if (ld = '1') THEN
	if(clr = '1') THEN
		data_out <= x"ZZZZZZZZ";
	else data_out <= data_in;
elsif (clr = '1') then
	data_out <= x"ZZZZZZZZZ";	
end if;
end description;