// Seed: 1985069037
module module_0 (
    input tri id_0,
    output wand id_1,
    input supply1 id_2
);
  supply0 id_4;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd22,
    parameter id_5 = 32'd87,
    parameter id_6 = 32'd73
) (
    input supply0 id_0,
    input wand id_1,
    input wor _id_2,
    input uwire id_3,
    output tri1 id_4,
    input tri0 _id_5,
    input tri _id_6,
    input tri1 id_7
);
  assign id_4 = -1;
  assign id_4 = id_1;
  localparam id_9 = 1;
  wire [id_6 : id_2] id_10;
  assign id_4 = id_9;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_7
  );
  assign modCall_1.id_4 = 0;
  logic [-1 : (  1  )] id_11;
  assign id_11[!(-1^1)] = id_10;
  assign id_11[1] = id_1 ^ 1'h0;
  assign id_11[id_5-:-1] = -1 < 1;
  and primCall (id_4, id_0, id_3, id_1, id_10);
endmodule
