

================================================================
== Vivado HLS Report for 'mul_matrix'
================================================================
* Date:           Thu Dec 12 22:20:32 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        mul_matrix_pynqZ2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8421409|  8421409|  8421409|  8421409|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- i_cycle   |  8421408|  8421408|    263169|          -|          -|    32|    no    |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        | + j_cycle  |     4110|     4110|        17|          2|          1|  2048|    yes   |
        | + j_cycle  |     4105|     4105|        12|          2|          1|  2048|    yes   |
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 17
  * Pipeline-1: initiation interval (II) = 2, depth = 12
  * Pipeline-2: initiation interval (II) = 2, depth = 17
  * Pipeline-3: initiation interval (II) = 2, depth = 12
  * Pipeline-4: initiation interval (II) = 2, depth = 17
  * Pipeline-5: initiation interval (II) = 2, depth = 12
  * Pipeline-6: initiation interval (II) = 2, depth = 17
  * Pipeline-7: initiation interval (II) = 2, depth = 12
  * Pipeline-8: initiation interval (II) = 2, depth = 17
  * Pipeline-9: initiation interval (II) = 2, depth = 12
  * Pipeline-10: initiation interval (II) = 2, depth = 17
  * Pipeline-11: initiation interval (II) = 2, depth = 12
  * Pipeline-12: initiation interval (II) = 2, depth = 17
  * Pipeline-13: initiation interval (II) = 2, depth = 12
  * Pipeline-14: initiation interval (II) = 2, depth = 17
  * Pipeline-15: initiation interval (II) = 2, depth = 12
  * Pipeline-16: initiation interval (II) = 2, depth = 17
  * Pipeline-17: initiation interval (II) = 2, depth = 12
  * Pipeline-18: initiation interval (II) = 2, depth = 17
  * Pipeline-19: initiation interval (II) = 2, depth = 12
  * Pipeline-20: initiation interval (II) = 2, depth = 17
  * Pipeline-21: initiation interval (II) = 2, depth = 12
  * Pipeline-22: initiation interval (II) = 2, depth = 17
  * Pipeline-23: initiation interval (II) = 2, depth = 12
  * Pipeline-24: initiation interval (II) = 2, depth = 17
  * Pipeline-25: initiation interval (II) = 2, depth = 12
  * Pipeline-26: initiation interval (II) = 2, depth = 17
  * Pipeline-27: initiation interval (II) = 2, depth = 12
  * Pipeline-28: initiation interval (II) = 2, depth = 17
  * Pipeline-29: initiation interval (II) = 2, depth = 12
  * Pipeline-30: initiation interval (II) = 2, depth = 17
  * Pipeline-31: initiation interval (II) = 2, depth = 12
  * Pipeline-32: initiation interval (II) = 2, depth = 17
  * Pipeline-33: initiation interval (II) = 2, depth = 12
  * Pipeline-34: initiation interval (II) = 2, depth = 17
  * Pipeline-35: initiation interval (II) = 2, depth = 12
  * Pipeline-36: initiation interval (II) = 2, depth = 17
  * Pipeline-37: initiation interval (II) = 2, depth = 12
  * Pipeline-38: initiation interval (II) = 2, depth = 17
  * Pipeline-39: initiation interval (II) = 2, depth = 12
  * Pipeline-40: initiation interval (II) = 2, depth = 17
  * Pipeline-41: initiation interval (II) = 2, depth = 12
  * Pipeline-42: initiation interval (II) = 2, depth = 17
  * Pipeline-43: initiation interval (II) = 2, depth = 12
  * Pipeline-44: initiation interval (II) = 2, depth = 17
  * Pipeline-45: initiation interval (II) = 2, depth = 12
  * Pipeline-46: initiation interval (II) = 2, depth = 17
  * Pipeline-47: initiation interval (II) = 2, depth = 12
  * Pipeline-48: initiation interval (II) = 2, depth = 17
  * Pipeline-49: initiation interval (II) = 2, depth = 12
  * Pipeline-50: initiation interval (II) = 2, depth = 17
  * Pipeline-51: initiation interval (II) = 2, depth = 12
  * Pipeline-52: initiation interval (II) = 2, depth = 17
  * Pipeline-53: initiation interval (II) = 2, depth = 12
  * Pipeline-54: initiation interval (II) = 2, depth = 17
  * Pipeline-55: initiation interval (II) = 2, depth = 12
  * Pipeline-56: initiation interval (II) = 2, depth = 17
  * Pipeline-57: initiation interval (II) = 2, depth = 12
  * Pipeline-58: initiation interval (II) = 2, depth = 17
  * Pipeline-59: initiation interval (II) = 2, depth = 12
  * Pipeline-60: initiation interval (II) = 2, depth = 17
  * Pipeline-61: initiation interval (II) = 2, depth = 12
  * Pipeline-62: initiation interval (II) = 2, depth = 17
  * Pipeline-63: initiation interval (II) = 2, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1154
* Pipeline : 64
  Pipeline-0 : II = 2, D = 17, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
  Pipeline-1 : II = 2, D = 12, States = { 22 23 24 25 26 27 28 29 30 31 32 33 }
  Pipeline-2 : II = 2, D = 17, States = { 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 }
  Pipeline-3 : II = 2, D = 12, States = { 58 59 60 61 62 63 64 65 66 67 68 69 }
  Pipeline-4 : II = 2, D = 17, States = { 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 }
  Pipeline-5 : II = 2, D = 12, States = { 94 95 96 97 98 99 100 101 102 103 104 105 }
  Pipeline-6 : II = 2, D = 17, States = { 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 }
  Pipeline-7 : II = 2, D = 12, States = { 130 131 132 133 134 135 136 137 138 139 140 141 }
  Pipeline-8 : II = 2, D = 17, States = { 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 }
  Pipeline-9 : II = 2, D = 12, States = { 166 167 168 169 170 171 172 173 174 175 176 177 }
  Pipeline-10 : II = 2, D = 17, States = { 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 }
  Pipeline-11 : II = 2, D = 12, States = { 202 203 204 205 206 207 208 209 210 211 212 213 }
  Pipeline-12 : II = 2, D = 17, States = { 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 }
  Pipeline-13 : II = 2, D = 12, States = { 238 239 240 241 242 243 244 245 246 247 248 249 }
  Pipeline-14 : II = 2, D = 17, States = { 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 }
  Pipeline-15 : II = 2, D = 12, States = { 274 275 276 277 278 279 280 281 282 283 284 285 }
  Pipeline-16 : II = 2, D = 17, States = { 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 }
  Pipeline-17 : II = 2, D = 12, States = { 310 311 312 313 314 315 316 317 318 319 320 321 }
  Pipeline-18 : II = 2, D = 17, States = { 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 }
  Pipeline-19 : II = 2, D = 12, States = { 346 347 348 349 350 351 352 353 354 355 356 357 }
  Pipeline-20 : II = 2, D = 17, States = { 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 }
  Pipeline-21 : II = 2, D = 12, States = { 382 383 384 385 386 387 388 389 390 391 392 393 }
  Pipeline-22 : II = 2, D = 17, States = { 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 }
  Pipeline-23 : II = 2, D = 12, States = { 418 419 420 421 422 423 424 425 426 427 428 429 }
  Pipeline-24 : II = 2, D = 17, States = { 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 }
  Pipeline-25 : II = 2, D = 12, States = { 454 455 456 457 458 459 460 461 462 463 464 465 }
  Pipeline-26 : II = 2, D = 17, States = { 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 }
  Pipeline-27 : II = 2, D = 12, States = { 490 491 492 493 494 495 496 497 498 499 500 501 }
  Pipeline-28 : II = 2, D = 17, States = { 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 }
  Pipeline-29 : II = 2, D = 12, States = { 526 527 528 529 530 531 532 533 534 535 536 537 }
  Pipeline-30 : II = 2, D = 17, States = { 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 }
  Pipeline-31 : II = 2, D = 12, States = { 562 563 564 565 566 567 568 569 570 571 572 573 }
  Pipeline-32 : II = 2, D = 17, States = { 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 }
  Pipeline-33 : II = 2, D = 12, States = { 598 599 600 601 602 603 604 605 606 607 608 609 }
  Pipeline-34 : II = 2, D = 17, States = { 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 }
  Pipeline-35 : II = 2, D = 12, States = { 634 635 636 637 638 639 640 641 642 643 644 645 }
  Pipeline-36 : II = 2, D = 17, States = { 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 }
  Pipeline-37 : II = 2, D = 12, States = { 670 671 672 673 674 675 676 677 678 679 680 681 }
  Pipeline-38 : II = 2, D = 17, States = { 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 }
  Pipeline-39 : II = 2, D = 12, States = { 706 707 708 709 710 711 712 713 714 715 716 717 }
  Pipeline-40 : II = 2, D = 17, States = { 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 }
  Pipeline-41 : II = 2, D = 12, States = { 742 743 744 745 746 747 748 749 750 751 752 753 }
  Pipeline-42 : II = 2, D = 17, States = { 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 }
  Pipeline-43 : II = 2, D = 12, States = { 778 779 780 781 782 783 784 785 786 787 788 789 }
  Pipeline-44 : II = 2, D = 17, States = { 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 }
  Pipeline-45 : II = 2, D = 12, States = { 814 815 816 817 818 819 820 821 822 823 824 825 }
  Pipeline-46 : II = 2, D = 17, States = { 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 }
  Pipeline-47 : II = 2, D = 12, States = { 850 851 852 853 854 855 856 857 858 859 860 861 }
  Pipeline-48 : II = 2, D = 17, States = { 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 }
  Pipeline-49 : II = 2, D = 12, States = { 886 887 888 889 890 891 892 893 894 895 896 897 }
  Pipeline-50 : II = 2, D = 17, States = { 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 }
  Pipeline-51 : II = 2, D = 12, States = { 922 923 924 925 926 927 928 929 930 931 932 933 }
  Pipeline-52 : II = 2, D = 17, States = { 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 }
  Pipeline-53 : II = 2, D = 12, States = { 958 959 960 961 962 963 964 965 966 967 968 969 }
  Pipeline-54 : II = 2, D = 17, States = { 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 }
  Pipeline-55 : II = 2, D = 12, States = { 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 }
  Pipeline-56 : II = 2, D = 17, States = { 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 }
  Pipeline-57 : II = 2, D = 12, States = { 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 }
  Pipeline-58 : II = 2, D = 17, States = { 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 }
  Pipeline-59 : II = 2, D = 12, States = { 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 }
  Pipeline-60 : II = 2, D = 17, States = { 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 }
  Pipeline-61 : II = 2, D = 12, States = { 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 }
  Pipeline-62 : II = 2, D = 17, States = { 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 }
  Pipeline-63 : II = 2, D = 12, States = { 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 20 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 3 
20 --> 21 
21 --> 22 
22 --> 34 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 22 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 56 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 39 
56 --> 57 
57 --> 58 
58 --> 70 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 58 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 92 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 75 
92 --> 93 
93 --> 94 
94 --> 106 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 94 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 128 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 111 
128 --> 129 
129 --> 130 
130 --> 142 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 130 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 164 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 147 
164 --> 165 
165 --> 166 
166 --> 178 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 166 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 200 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 183 
200 --> 201 
201 --> 202 
202 --> 214 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 202 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 236 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 219 
236 --> 237 
237 --> 238 
238 --> 250 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 238 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 272 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 255 
272 --> 273 
273 --> 274 
274 --> 286 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 274 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 308 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 291 
308 --> 309 
309 --> 310 
310 --> 322 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 310 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 344 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 327 
344 --> 345 
345 --> 346 
346 --> 358 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 346 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 380 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 363 
380 --> 381 
381 --> 382 
382 --> 394 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 382 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 
399 --> 416 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 415 
415 --> 399 
416 --> 417 
417 --> 418 
418 --> 430 419 
419 --> 420 
420 --> 421 
421 --> 422 
422 --> 423 
423 --> 424 
424 --> 425 
425 --> 426 
426 --> 427 
427 --> 428 
428 --> 429 
429 --> 418 
430 --> 431 
431 --> 432 
432 --> 433 
433 --> 434 
434 --> 435 
435 --> 452 436 
436 --> 437 
437 --> 438 
438 --> 439 
439 --> 440 
440 --> 441 
441 --> 442 
442 --> 443 
443 --> 444 
444 --> 445 
445 --> 446 
446 --> 447 
447 --> 448 
448 --> 449 
449 --> 450 
450 --> 451 
451 --> 435 
452 --> 453 
453 --> 454 
454 --> 466 455 
455 --> 456 
456 --> 457 
457 --> 458 
458 --> 459 
459 --> 460 
460 --> 461 
461 --> 462 
462 --> 463 
463 --> 464 
464 --> 465 
465 --> 454 
466 --> 467 
467 --> 468 
468 --> 469 
469 --> 470 
470 --> 471 
471 --> 488 472 
472 --> 473 
473 --> 474 
474 --> 475 
475 --> 476 
476 --> 477 
477 --> 478 
478 --> 479 
479 --> 480 
480 --> 481 
481 --> 482 
482 --> 483 
483 --> 484 
484 --> 485 
485 --> 486 
486 --> 487 
487 --> 471 
488 --> 489 
489 --> 490 
490 --> 502 491 
491 --> 492 
492 --> 493 
493 --> 494 
494 --> 495 
495 --> 496 
496 --> 497 
497 --> 498 
498 --> 499 
499 --> 500 
500 --> 501 
501 --> 490 
502 --> 503 
503 --> 504 
504 --> 505 
505 --> 506 
506 --> 507 
507 --> 524 508 
508 --> 509 
509 --> 510 
510 --> 511 
511 --> 512 
512 --> 513 
513 --> 514 
514 --> 515 
515 --> 516 
516 --> 517 
517 --> 518 
518 --> 519 
519 --> 520 
520 --> 521 
521 --> 522 
522 --> 523 
523 --> 507 
524 --> 525 
525 --> 526 
526 --> 538 527 
527 --> 528 
528 --> 529 
529 --> 530 
530 --> 531 
531 --> 532 
532 --> 533 
533 --> 534 
534 --> 535 
535 --> 536 
536 --> 537 
537 --> 526 
538 --> 539 
539 --> 540 
540 --> 541 
541 --> 542 
542 --> 543 
543 --> 560 544 
544 --> 545 
545 --> 546 
546 --> 547 
547 --> 548 
548 --> 549 
549 --> 550 
550 --> 551 
551 --> 552 
552 --> 553 
553 --> 554 
554 --> 555 
555 --> 556 
556 --> 557 
557 --> 558 
558 --> 559 
559 --> 543 
560 --> 561 
561 --> 562 
562 --> 574 563 
563 --> 564 
564 --> 565 
565 --> 566 
566 --> 567 
567 --> 568 
568 --> 569 
569 --> 570 
570 --> 571 
571 --> 572 
572 --> 573 
573 --> 562 
574 --> 575 
575 --> 576 
576 --> 577 
577 --> 578 
578 --> 579 
579 --> 596 580 
580 --> 581 
581 --> 582 
582 --> 583 
583 --> 584 
584 --> 585 
585 --> 586 
586 --> 587 
587 --> 588 
588 --> 589 
589 --> 590 
590 --> 591 
591 --> 592 
592 --> 593 
593 --> 594 
594 --> 595 
595 --> 579 
596 --> 597 
597 --> 598 
598 --> 610 599 
599 --> 600 
600 --> 601 
601 --> 602 
602 --> 603 
603 --> 604 
604 --> 605 
605 --> 606 
606 --> 607 
607 --> 608 
608 --> 609 
609 --> 598 
610 --> 611 
611 --> 612 
612 --> 613 
613 --> 614 
614 --> 615 
615 --> 632 616 
616 --> 617 
617 --> 618 
618 --> 619 
619 --> 620 
620 --> 621 
621 --> 622 
622 --> 623 
623 --> 624 
624 --> 625 
625 --> 626 
626 --> 627 
627 --> 628 
628 --> 629 
629 --> 630 
630 --> 631 
631 --> 615 
632 --> 633 
633 --> 634 
634 --> 646 635 
635 --> 636 
636 --> 637 
637 --> 638 
638 --> 639 
639 --> 640 
640 --> 641 
641 --> 642 
642 --> 643 
643 --> 644 
644 --> 645 
645 --> 634 
646 --> 647 
647 --> 648 
648 --> 649 
649 --> 650 
650 --> 651 
651 --> 668 652 
652 --> 653 
653 --> 654 
654 --> 655 
655 --> 656 
656 --> 657 
657 --> 658 
658 --> 659 
659 --> 660 
660 --> 661 
661 --> 662 
662 --> 663 
663 --> 664 
664 --> 665 
665 --> 666 
666 --> 667 
667 --> 651 
668 --> 669 
669 --> 670 
670 --> 682 671 
671 --> 672 
672 --> 673 
673 --> 674 
674 --> 675 
675 --> 676 
676 --> 677 
677 --> 678 
678 --> 679 
679 --> 680 
680 --> 681 
681 --> 670 
682 --> 683 
683 --> 684 
684 --> 685 
685 --> 686 
686 --> 687 
687 --> 704 688 
688 --> 689 
689 --> 690 
690 --> 691 
691 --> 692 
692 --> 693 
693 --> 694 
694 --> 695 
695 --> 696 
696 --> 697 
697 --> 698 
698 --> 699 
699 --> 700 
700 --> 701 
701 --> 702 
702 --> 703 
703 --> 687 
704 --> 705 
705 --> 706 
706 --> 718 707 
707 --> 708 
708 --> 709 
709 --> 710 
710 --> 711 
711 --> 712 
712 --> 713 
713 --> 714 
714 --> 715 
715 --> 716 
716 --> 717 
717 --> 706 
718 --> 719 
719 --> 720 
720 --> 721 
721 --> 722 
722 --> 723 
723 --> 740 724 
724 --> 725 
725 --> 726 
726 --> 727 
727 --> 728 
728 --> 729 
729 --> 730 
730 --> 731 
731 --> 732 
732 --> 733 
733 --> 734 
734 --> 735 
735 --> 736 
736 --> 737 
737 --> 738 
738 --> 739 
739 --> 723 
740 --> 741 
741 --> 742 
742 --> 754 743 
743 --> 744 
744 --> 745 
745 --> 746 
746 --> 747 
747 --> 748 
748 --> 749 
749 --> 750 
750 --> 751 
751 --> 752 
752 --> 753 
753 --> 742 
754 --> 755 
755 --> 756 
756 --> 757 
757 --> 758 
758 --> 759 
759 --> 776 760 
760 --> 761 
761 --> 762 
762 --> 763 
763 --> 764 
764 --> 765 
765 --> 766 
766 --> 767 
767 --> 768 
768 --> 769 
769 --> 770 
770 --> 771 
771 --> 772 
772 --> 773 
773 --> 774 
774 --> 775 
775 --> 759 
776 --> 777 
777 --> 778 
778 --> 790 779 
779 --> 780 
780 --> 781 
781 --> 782 
782 --> 783 
783 --> 784 
784 --> 785 
785 --> 786 
786 --> 787 
787 --> 788 
788 --> 789 
789 --> 778 
790 --> 791 
791 --> 792 
792 --> 793 
793 --> 794 
794 --> 795 
795 --> 812 796 
796 --> 797 
797 --> 798 
798 --> 799 
799 --> 800 
800 --> 801 
801 --> 802 
802 --> 803 
803 --> 804 
804 --> 805 
805 --> 806 
806 --> 807 
807 --> 808 
808 --> 809 
809 --> 810 
810 --> 811 
811 --> 795 
812 --> 813 
813 --> 814 
814 --> 826 815 
815 --> 816 
816 --> 817 
817 --> 818 
818 --> 819 
819 --> 820 
820 --> 821 
821 --> 822 
822 --> 823 
823 --> 824 
824 --> 825 
825 --> 814 
826 --> 827 
827 --> 828 
828 --> 829 
829 --> 830 
830 --> 831 
831 --> 848 832 
832 --> 833 
833 --> 834 
834 --> 835 
835 --> 836 
836 --> 837 
837 --> 838 
838 --> 839 
839 --> 840 
840 --> 841 
841 --> 842 
842 --> 843 
843 --> 844 
844 --> 845 
845 --> 846 
846 --> 847 
847 --> 831 
848 --> 849 
849 --> 850 
850 --> 862 851 
851 --> 852 
852 --> 853 
853 --> 854 
854 --> 855 
855 --> 856 
856 --> 857 
857 --> 858 
858 --> 859 
859 --> 860 
860 --> 861 
861 --> 850 
862 --> 863 
863 --> 864 
864 --> 865 
865 --> 866 
866 --> 867 
867 --> 884 868 
868 --> 869 
869 --> 870 
870 --> 871 
871 --> 872 
872 --> 873 
873 --> 874 
874 --> 875 
875 --> 876 
876 --> 877 
877 --> 878 
878 --> 879 
879 --> 880 
880 --> 881 
881 --> 882 
882 --> 883 
883 --> 867 
884 --> 885 
885 --> 886 
886 --> 898 887 
887 --> 888 
888 --> 889 
889 --> 890 
890 --> 891 
891 --> 892 
892 --> 893 
893 --> 894 
894 --> 895 
895 --> 896 
896 --> 897 
897 --> 886 
898 --> 899 
899 --> 900 
900 --> 901 
901 --> 902 
902 --> 903 
903 --> 920 904 
904 --> 905 
905 --> 906 
906 --> 907 
907 --> 908 
908 --> 909 
909 --> 910 
910 --> 911 
911 --> 912 
912 --> 913 
913 --> 914 
914 --> 915 
915 --> 916 
916 --> 917 
917 --> 918 
918 --> 919 
919 --> 903 
920 --> 921 
921 --> 922 
922 --> 934 923 
923 --> 924 
924 --> 925 
925 --> 926 
926 --> 927 
927 --> 928 
928 --> 929 
929 --> 930 
930 --> 931 
931 --> 932 
932 --> 933 
933 --> 922 
934 --> 935 
935 --> 936 
936 --> 937 
937 --> 938 
938 --> 939 
939 --> 956 940 
940 --> 941 
941 --> 942 
942 --> 943 
943 --> 944 
944 --> 945 
945 --> 946 
946 --> 947 
947 --> 948 
948 --> 949 
949 --> 950 
950 --> 951 
951 --> 952 
952 --> 953 
953 --> 954 
954 --> 955 
955 --> 939 
956 --> 957 
957 --> 958 
958 --> 970 959 
959 --> 960 
960 --> 961 
961 --> 962 
962 --> 963 
963 --> 964 
964 --> 965 
965 --> 966 
966 --> 967 
967 --> 968 
968 --> 969 
969 --> 958 
970 --> 971 
971 --> 972 
972 --> 973 
973 --> 974 
974 --> 975 
975 --> 992 976 
976 --> 977 
977 --> 978 
978 --> 979 
979 --> 980 
980 --> 981 
981 --> 982 
982 --> 983 
983 --> 984 
984 --> 985 
985 --> 986 
986 --> 987 
987 --> 988 
988 --> 989 
989 --> 990 
990 --> 991 
991 --> 975 
992 --> 993 
993 --> 994 
994 --> 1006 995 
995 --> 996 
996 --> 997 
997 --> 998 
998 --> 999 
999 --> 1000 
1000 --> 1001 
1001 --> 1002 
1002 --> 1003 
1003 --> 1004 
1004 --> 1005 
1005 --> 994 
1006 --> 1007 
1007 --> 1008 
1008 --> 1009 
1009 --> 1010 
1010 --> 1011 
1011 --> 1028 1012 
1012 --> 1013 
1013 --> 1014 
1014 --> 1015 
1015 --> 1016 
1016 --> 1017 
1017 --> 1018 
1018 --> 1019 
1019 --> 1020 
1020 --> 1021 
1021 --> 1022 
1022 --> 1023 
1023 --> 1024 
1024 --> 1025 
1025 --> 1026 
1026 --> 1027 
1027 --> 1011 
1028 --> 1029 
1029 --> 1030 
1030 --> 1042 1031 
1031 --> 1032 
1032 --> 1033 
1033 --> 1034 
1034 --> 1035 
1035 --> 1036 
1036 --> 1037 
1037 --> 1038 
1038 --> 1039 
1039 --> 1040 
1040 --> 1041 
1041 --> 1030 
1042 --> 1043 
1043 --> 1044 
1044 --> 1045 
1045 --> 1046 
1046 --> 1047 
1047 --> 1064 1048 
1048 --> 1049 
1049 --> 1050 
1050 --> 1051 
1051 --> 1052 
1052 --> 1053 
1053 --> 1054 
1054 --> 1055 
1055 --> 1056 
1056 --> 1057 
1057 --> 1058 
1058 --> 1059 
1059 --> 1060 
1060 --> 1061 
1061 --> 1062 
1062 --> 1063 
1063 --> 1047 
1064 --> 1065 
1065 --> 1066 
1066 --> 1078 1067 
1067 --> 1068 
1068 --> 1069 
1069 --> 1070 
1070 --> 1071 
1071 --> 1072 
1072 --> 1073 
1073 --> 1074 
1074 --> 1075 
1075 --> 1076 
1076 --> 1077 
1077 --> 1066 
1078 --> 1079 
1079 --> 1080 
1080 --> 1081 
1081 --> 1082 
1082 --> 1083 
1083 --> 1100 1084 
1084 --> 1085 
1085 --> 1086 
1086 --> 1087 
1087 --> 1088 
1088 --> 1089 
1089 --> 1090 
1090 --> 1091 
1091 --> 1092 
1092 --> 1093 
1093 --> 1094 
1094 --> 1095 
1095 --> 1096 
1096 --> 1097 
1097 --> 1098 
1098 --> 1099 
1099 --> 1083 
1100 --> 1101 
1101 --> 1102 
1102 --> 1114 1103 
1103 --> 1104 
1104 --> 1105 
1105 --> 1106 
1106 --> 1107 
1107 --> 1108 
1108 --> 1109 
1109 --> 1110 
1110 --> 1111 
1111 --> 1112 
1112 --> 1113 
1113 --> 1102 
1114 --> 1115 
1115 --> 1116 
1116 --> 1117 
1117 --> 1118 
1118 --> 1119 
1119 --> 1136 1120 
1120 --> 1121 
1121 --> 1122 
1122 --> 1123 
1123 --> 1124 
1124 --> 1125 
1125 --> 1126 
1126 --> 1127 
1127 --> 1128 
1128 --> 1129 
1129 --> 1130 
1130 --> 1131 
1131 --> 1132 
1132 --> 1133 
1133 --> 1134 
1134 --> 1135 
1135 --> 1119 
1136 --> 1137 
1137 --> 1138 
1138 --> 1150 1139 
1139 --> 1140 
1140 --> 1141 
1141 --> 1142 
1142 --> 1143 
1143 --> 1144 
1144 --> 1145 
1145 --> 1146 
1146 --> 1147 
1147 --> 1148 
1148 --> 1149 
1149 --> 1138 
1150 --> 1151 
1151 --> 1152 
1152 --> 1153 
1153 --> 1154 
1154 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 1155 [1/1] (1.00ns)   --->   "%c_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %c)"   --->   Operation 1155 'read' 'c_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 1156 [1/1] (1.00ns)   --->   "%b_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %b)"   --->   Operation 1156 'read' 'b_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 1157 [1/1] (1.00ns)   --->   "%a_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a)"   --->   Operation 1157 'read' 'a_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 1158 [1/1] (0.00ns)   --->   "%tmp_128 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %c_read, i32 2, i32 31)"   --->   Operation 1158 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1159 [1/1] (0.00ns)   --->   "%p_cast197 = zext i30 %tmp_128 to i31"   --->   Operation 1159 'zext' 'p_cast197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1160 [1/1] (0.00ns)   --->   "%tmp_132 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %b_read, i32 2, i32 31)"   --->   Operation 1160 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1161 [1/1] (0.00ns)   --->   "%p_cast196 = zext i30 %tmp_132 to i31"   --->   Operation 1161 'zext' 'p_cast196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1162 [1/1] (0.00ns)   --->   "%tmp_136 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %a_read, i32 2, i32 31)"   --->   Operation 1162 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1163 [1/1] (0.00ns)   --->   "%p_cast = zext i30 %tmp_136 to i31"   --->   Operation 1163 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !11"   --->   Operation 1164 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @mul_matrix_str) nounwind"   --->   Operation 1165 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:4]   --->   Operation 1166 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 2048, [5 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:5]   --->   Operation 1167 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %a, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:8]   --->   Operation 1168 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %b, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:9]   --->   Operation 1169 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %c, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:10]   --->   Operation 1170 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1171 [1/1] (1.76ns)   --->   "br label %1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1171 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.96>
ST_2 : Operation 1172 [1/1] (0.00ns)   --->   "%i_0_0 = phi i12 [ 0, %0 ], [ %add_ln22, %i_cycle_end ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1172 'phi' 'i_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1173 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1173 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1174 [1/1] (1.99ns)   --->   "%icmp_ln22 = icmp eq i12 %i_0_0, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1174 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1175 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %66, label %i_cycle_begin" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1175 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1176 [1/1] (0.00ns)   --->   "%empty_10 = trunc i12 %i_0_0 to i11" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1176 'trunc' 'empty_10' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 1177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1177 'specloopname' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 1178 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1178 'specregionbegin' 'tmp' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 1179 [1/1] (1.76ns)   --->   "br label %2" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1179 'br' <Predicate = (!icmp_ln22)> <Delay = 1.76>
ST_2 : Operation 1180 [1/1] (0.00ns)   --->   "ret void" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:36]   --->   Operation 1180 'ret' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.96>
ST_3 : Operation 1181 [1/1] (0.00ns)   --->   "%j_0_0 = phi i12 [ 0, %i_cycle_begin ], [ %add_ln25, %j_cycle ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1181 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1182 [1/1] (1.99ns)   --->   "%icmp_ln25 = icmp eq i12 %j_0_0, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1182 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1183 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 1183 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1184 [1/1] (1.54ns)   --->   "%add_ln25 = add i12 %j_0_0, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1184 'add' 'add_ln25' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1185 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %i_cycle, label %j_cycle" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1185 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_129 = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %i_0_0, i32 1, i32 11)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1186 'partselect' 'tmp_129' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 1187 [1/1] (0.00ns)   --->   "%tmp_130 = call i23 @_ssdm_op_BitConcatenate.i23.i11.i12(i11 %tmp_129, i12 %j_0_0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1187 'bitconcatenate' 'tmp_130' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 1188 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i23 %tmp_130 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1188 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 1189 [1/1] (2.49ns)   --->   "%add_ln27 = add i31 %zext_ln27_1, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1189 'add' 'add_ln27' <Predicate = (!icmp_ln25)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 1190 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i31 %add_ln27 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1190 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 1191 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32* %gmem, i64 %zext_ln27_2" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1191 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 1192 [1/1] (2.49ns)   --->   "%add_ln28 = add i31 %zext_ln27_1, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1192 'add' 'add_ln28' <Predicate = (!icmp_ln25)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1193 [7/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1193 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 1194 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i31 %add_ln28 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1194 'zext' 'zext_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 1195 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32* %gmem, i64 %zext_ln28" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1195 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 1196 [6/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1196 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 1197 [7/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1197 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 1198 [5/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1198 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 1199 [6/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1199 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 1200 [4/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1200 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 1201 [5/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1201 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 1202 [3/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1202 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 1203 [4/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1203 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 1204 [2/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1204 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 1205 [3/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1205 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 1206 [1/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1206 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 1207 [2/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1207 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 1208 [1/1] (8.75ns)   --->   "%gmem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1208 'read' 'gmem_addr_read' <Predicate = (!icmp_ln25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 1209 [1/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1209 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 1210 [1/1] (2.49ns)   --->   "%add_ln32 = add i31 %zext_ln27_1, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1210 'add' 'add_ln32' <Predicate = (!icmp_ln25)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1211 [1/1] (8.75ns)   --->   "%gmem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1211 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 1212 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i31 %add_ln32 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1212 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 1213 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32* %gmem, i64 %zext_ln32_1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1213 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 1214 [1/1] (8.51ns)   --->   "%mul_ln30 = mul nsw i32 %gmem_addr_read, %gmem_addr_1_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 1214 'mul' 'mul_ln30' <Predicate = (!icmp_ln25)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1215 [1/1] (8.75ns)   --->   "%gmem_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1215 'writereq' 'gmem_addr_2_req' <Predicate = (!icmp_ln25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 1216 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_2, i32 %mul_ln30, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1216 'write' <Predicate = (!icmp_ln25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 1217 [5/5] (8.75ns)   --->   "%gmem_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1217 'writeresp' 'gmem_addr_2_resp' <Predicate = (!icmp_ln25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 1218 [4/5] (8.75ns)   --->   "%gmem_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1218 'writeresp' 'gmem_addr_2_resp' <Predicate = (!icmp_ln25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 1219 [3/5] (8.75ns)   --->   "%gmem_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1219 'writeresp' 'gmem_addr_2_resp' <Predicate = (!icmp_ln25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 1220 [2/5] (8.75ns)   --->   "%gmem_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1220 'writeresp' 'gmem_addr_2_resp' <Predicate = (!icmp_ln25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 1221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1221 'specloopname' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_19 : Operation 1222 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1222 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_19 : Operation 1223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 1223 'specpipeline' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_19 : Operation 1224 [1/5] (8.75ns)   --->   "%gmem_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1224 'writeresp' 'gmem_addr_2_resp' <Predicate = (!icmp_ln25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 1225 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_2) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 1225 'specregionend' 'empty_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_19 : Operation 1226 [1/1] (0.00ns)   --->   "br label %2" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1226 'br' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 20 <SV = 3> <Delay = 2.49>
ST_20 : Operation 1227 [1/1] (0.00ns)   --->   "%or_ln22 = or i11 %empty_10, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1227 'or' 'or_ln22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1228 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1228 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1229 [1/1] (0.00ns)   --->   "%tmp_127 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1229 'bitconcatenate' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1230 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i22 %tmp_127 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1230 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1231 [1/1] (2.49ns)   --->   "%add_ln32_1 = add i31 %zext_ln27, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1231 'add' 'add_ln32_1' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 4> <Delay = 8.75>
ST_21 : Operation 1232 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 1232 'specregionend' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1233 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i22 %tmp_127 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1233 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1234 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i31 %add_ln32_1 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1234 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1235 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32* %gmem, i64 %zext_ln32" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1235 'getelementptr' 'gmem_addr_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1236 [1/1] (8.75ns)   --->   "%p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_5, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1236 'writereq' 'p_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 1237 [1/1] (1.76ns)   --->   "br label %3" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1237 'br' <Predicate = true> <Delay = 1.76>

State 22 <SV = 5> <Delay = 4.74>
ST_22 : Operation 1238 [1/1] (0.00ns)   --->   "%j_0_1 = phi i12 [ 0, %i_cycle ], [ %add_ln25_1, %j_cycle1 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1238 'phi' 'j_0_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1239 [1/1] (1.99ns)   --->   "%icmp_ln25_1 = icmp eq i12 %j_0_1, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1239 'icmp' 'icmp_ln25_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1240 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 1240 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1241 [1/1] (1.54ns)   --->   "%add_ln25_1 = add i12 %j_0_1, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1241 'add' 'add_ln25_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1242 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_1, label %i_cycle1, label %j_cycle1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1242 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1243 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i12 %j_0_1 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1243 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln25_1)> <Delay = 0.00>
ST_22 : Operation 1244 [1/1] (2.25ns)   --->   "%add_ln27_1 = add i23 %zext_ln25, %zext_ln27_3" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1244 'add' 'add_ln27_1' <Predicate = (!icmp_ln25_1)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1245 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i23 %add_ln27_1 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1245 'zext' 'zext_ln27_4' <Predicate = (!icmp_ln25_1)> <Delay = 0.00>
ST_22 : Operation 1246 [1/1] (2.49ns)   --->   "%add_ln27_2 = add i31 %zext_ln27_4, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1246 'add' 'add_ln27_2' <Predicate = (!icmp_ln25_1)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1247 [1/1] (2.49ns)   --->   "%add_ln28_1 = add i31 %zext_ln27_4, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1247 'add' 'add_ln28_1' <Predicate = (!icmp_ln25_1)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 6> <Delay = 8.75>
ST_23 : Operation 1248 [1/1] (0.00ns)   --->   "%zext_ln27_5 = zext i31 %add_ln27_2 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1248 'zext' 'zext_ln27_5' <Predicate = (!icmp_ln25_1)> <Delay = 0.00>
ST_23 : Operation 1249 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32* %gmem, i64 %zext_ln27_5" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1249 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln25_1)> <Delay = 0.00>
ST_23 : Operation 1250 [7/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1250 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln25_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 7> <Delay = 8.75>
ST_24 : Operation 1251 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i31 %add_ln28_1 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1251 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln25_1)> <Delay = 0.00>
ST_24 : Operation 1252 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32* %gmem, i64 %zext_ln28_1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1252 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln25_1)> <Delay = 0.00>
ST_24 : Operation 1253 [6/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1253 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln25_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 1254 [7/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1254 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln25_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 8> <Delay = 8.75>
ST_25 : Operation 1255 [5/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1255 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln25_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 1256 [6/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1256 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln25_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 9> <Delay = 8.75>
ST_26 : Operation 1257 [4/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1257 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln25_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 1258 [5/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1258 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln25_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 10> <Delay = 8.75>
ST_27 : Operation 1259 [3/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1259 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln25_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 1260 [4/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1260 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln25_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 11> <Delay = 8.75>
ST_28 : Operation 1261 [2/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1261 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln25_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 1262 [3/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1262 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln25_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 12> <Delay = 8.75>
ST_29 : Operation 1263 [1/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1263 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln25_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 1264 [2/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1264 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln25_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 13> <Delay = 8.75>
ST_30 : Operation 1265 [1/1] (8.75ns)   --->   "%gmem_addr_3_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_3)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1265 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln25_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 1266 [1/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1266 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln25_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 14> <Delay = 8.75>
ST_31 : Operation 1267 [1/1] (8.75ns)   --->   "%gmem_addr_4_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_4)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1267 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln25_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 15> <Delay = 8.51>
ST_32 : Operation 1268 [1/1] (8.51ns)   --->   "%mul_ln30_1 = mul nsw i32 %gmem_addr_4_read, %gmem_addr_3_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 1268 'mul' 'mul_ln30_1' <Predicate = (!icmp_ln25_1)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 16> <Delay = 8.75>
ST_33 : Operation 1269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1269 'specloopname' <Predicate = (!icmp_ln25_1)> <Delay = 0.00>
ST_33 : Operation 1270 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1270 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln25_1)> <Delay = 0.00>
ST_33 : Operation 1271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 1271 'specpipeline' <Predicate = (!icmp_ln25_1)> <Delay = 0.00>
ST_33 : Operation 1272 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_5, i32 %mul_ln30_1, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1272 'write' <Predicate = (!icmp_ln25_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1273 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_4) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 1273 'specregionend' 'empty_14' <Predicate = (!icmp_ln25_1)> <Delay = 0.00>
ST_33 : Operation 1274 [1/1] (0.00ns)   --->   "br label %3" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1274 'br' <Predicate = (!icmp_ln25_1)> <Delay = 0.00>

State 34 <SV = 6> <Delay = 8.75>
ST_34 : Operation 1275 [5/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_5)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1275 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1276 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1276 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 35 <SV = 7> <Delay = 8.75>
ST_35 : Operation 1277 [4/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_5)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1277 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 8> <Delay = 8.75>
ST_36 : Operation 1278 [3/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_5)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1278 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 9> <Delay = 8.75>
ST_37 : Operation 1279 [2/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_5)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1279 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 10> <Delay = 8.75>
ST_38 : Operation 1280 [1/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_5)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1280 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1281 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 1281 'specregionend' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1282 [1/1] (0.00ns)   --->   "%or_ln22_1 = or i11 %empty_10, 2" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1282 'or' 'or_ln22_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1283 [1/1] (1.76ns)   --->   "br label %4" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1283 'br' <Predicate = true> <Delay = 1.76>

State 39 <SV = 11> <Delay = 2.96>
ST_39 : Operation 1284 [1/1] (0.00ns)   --->   "%j_0_2 = phi i12 [ 0, %i_cycle1 ], [ %add_ln25_2, %j_cycle2 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1284 'phi' 'j_0_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1285 [1/1] (1.99ns)   --->   "%icmp_ln25_2 = icmp eq i12 %j_0_2, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1285 'icmp' 'icmp_ln25_2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1286 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 1286 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1287 [1/1] (1.54ns)   --->   "%add_ln25_2 = add i12 %j_0_2, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1287 'add' 'add_ln25_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1288 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_2, label %i_cycle2, label %j_cycle2" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1288 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_133 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_1, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1289 'partselect' 'tmp_133' <Predicate = (!icmp_ln25_2)> <Delay = 0.00>
ST_39 : Operation 1290 [1/1] (0.00ns)   --->   "%tmp_134 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_133, i12 %j_0_2)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1290 'bitconcatenate' 'tmp_134' <Predicate = (!icmp_ln25_2)> <Delay = 0.00>
ST_39 : Operation 1291 [1/1] (0.00ns)   --->   "%zext_ln27_7 = zext i22 %tmp_134 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1291 'zext' 'zext_ln27_7' <Predicate = (!icmp_ln25_2)> <Delay = 0.00>
ST_39 : Operation 1292 [1/1] (2.49ns)   --->   "%add_ln27_3 = add i31 %zext_ln27_7, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1292 'add' 'add_ln27_3' <Predicate = (!icmp_ln25_2)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 12> <Delay = 8.75>
ST_40 : Operation 1293 [1/1] (0.00ns)   --->   "%zext_ln27_8 = zext i31 %add_ln27_3 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1293 'zext' 'zext_ln27_8' <Predicate = (!icmp_ln25_2)> <Delay = 0.00>
ST_40 : Operation 1294 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32* %gmem, i64 %zext_ln27_8" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1294 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln25_2)> <Delay = 0.00>
ST_40 : Operation 1295 [1/1] (2.49ns)   --->   "%add_ln28_2 = add i31 %zext_ln27_7, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1295 'add' 'add_ln28_2' <Predicate = (!icmp_ln25_2)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1296 [7/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1296 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln25_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 13> <Delay = 8.75>
ST_41 : Operation 1297 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i31 %add_ln28_2 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1297 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln25_2)> <Delay = 0.00>
ST_41 : Operation 1298 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32* %gmem, i64 %zext_ln28_2" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1298 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln25_2)> <Delay = 0.00>
ST_41 : Operation 1299 [6/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1299 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln25_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1300 [7/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1300 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln25_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 14> <Delay = 8.75>
ST_42 : Operation 1301 [5/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1301 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln25_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1302 [6/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1302 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln25_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 15> <Delay = 8.75>
ST_43 : Operation 1303 [4/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1303 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln25_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1304 [5/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1304 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln25_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 16> <Delay = 8.75>
ST_44 : Operation 1305 [3/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1305 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln25_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1306 [4/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1306 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln25_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 17> <Delay = 8.75>
ST_45 : Operation 1307 [2/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1307 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln25_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1308 [3/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1308 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln25_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 18> <Delay = 8.75>
ST_46 : Operation 1309 [1/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1309 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln25_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1310 [2/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1310 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln25_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 19> <Delay = 8.75>
ST_47 : Operation 1311 [1/1] (8.75ns)   --->   "%gmem_addr_6_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_6)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1311 'read' 'gmem_addr_6_read' <Predicate = (!icmp_ln25_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1312 [1/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1312 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln25_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 20> <Delay = 8.75>
ST_48 : Operation 1313 [1/1] (2.49ns)   --->   "%add_ln32_2 = add i31 %zext_ln27_7, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1313 'add' 'add_ln32_2' <Predicate = (!icmp_ln25_2)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1314 [1/1] (8.75ns)   --->   "%gmem_addr_7_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_7)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1314 'read' 'gmem_addr_7_read' <Predicate = (!icmp_ln25_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 21> <Delay = 8.75>
ST_49 : Operation 1315 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i31 %add_ln32_2 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1315 'zext' 'zext_ln32_3' <Predicate = (!icmp_ln25_2)> <Delay = 0.00>
ST_49 : Operation 1316 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32* %gmem, i64 %zext_ln32_3" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1316 'getelementptr' 'gmem_addr_8' <Predicate = (!icmp_ln25_2)> <Delay = 0.00>
ST_49 : Operation 1317 [1/1] (8.51ns)   --->   "%mul_ln30_2 = mul nsw i32 %gmem_addr_6_read, %gmem_addr_7_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 1317 'mul' 'mul_ln30_2' <Predicate = (!icmp_ln25_2)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1318 [1/1] (8.75ns)   --->   "%gmem_addr_8_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1318 'writereq' 'gmem_addr_8_req' <Predicate = (!icmp_ln25_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 22> <Delay = 8.75>
ST_50 : Operation 1319 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_8, i32 %mul_ln30_2, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1319 'write' <Predicate = (!icmp_ln25_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 23> <Delay = 8.75>
ST_51 : Operation 1320 [5/5] (8.75ns)   --->   "%gmem_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_8)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1320 'writeresp' 'gmem_addr_8_resp' <Predicate = (!icmp_ln25_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 24> <Delay = 8.75>
ST_52 : Operation 1321 [4/5] (8.75ns)   --->   "%gmem_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_8)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1321 'writeresp' 'gmem_addr_8_resp' <Predicate = (!icmp_ln25_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 25> <Delay = 8.75>
ST_53 : Operation 1322 [3/5] (8.75ns)   --->   "%gmem_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_8)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1322 'writeresp' 'gmem_addr_8_resp' <Predicate = (!icmp_ln25_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 26> <Delay = 8.75>
ST_54 : Operation 1323 [2/5] (8.75ns)   --->   "%gmem_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_8)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1323 'writeresp' 'gmem_addr_8_resp' <Predicate = (!icmp_ln25_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 27> <Delay = 8.75>
ST_55 : Operation 1324 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1324 'specloopname' <Predicate = (!icmp_ln25_2)> <Delay = 0.00>
ST_55 : Operation 1325 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1325 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln25_2)> <Delay = 0.00>
ST_55 : Operation 1326 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 1326 'specpipeline' <Predicate = (!icmp_ln25_2)> <Delay = 0.00>
ST_55 : Operation 1327 [1/5] (8.75ns)   --->   "%gmem_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_8)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1327 'writeresp' 'gmem_addr_8_resp' <Predicate = (!icmp_ln25_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1328 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_6) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 1328 'specregionend' 'empty_17' <Predicate = (!icmp_ln25_2)> <Delay = 0.00>
ST_55 : Operation 1329 [1/1] (0.00ns)   --->   "br label %4" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1329 'br' <Predicate = (!icmp_ln25_2)> <Delay = 0.00>

State 56 <SV = 12> <Delay = 2.49>
ST_56 : Operation 1330 [1/1] (0.00ns)   --->   "%or_ln22_2 = or i11 %empty_10, 3" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1330 'or' 'or_ln22_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1331 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1331 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1332 [1/1] (0.00ns)   --->   "%tmp_131 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_2, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1332 'bitconcatenate' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1333 [1/1] (0.00ns)   --->   "%zext_ln27_6 = zext i22 %tmp_131 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1333 'zext' 'zext_ln27_6' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1334 [1/1] (2.49ns)   --->   "%add_ln32_3 = add i31 %zext_ln27_6, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1334 'add' 'add_ln32_3' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 13> <Delay = 8.75>
ST_57 : Operation 1335 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_3) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 1335 'specregionend' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1336 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i22 %tmp_131 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1336 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1337 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i31 %add_ln32_3 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1337 'zext' 'zext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1338 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32* %gmem, i64 %zext_ln32_2" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1338 'getelementptr' 'gmem_addr_11' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1339 [1/1] (8.75ns)   --->   "%p_wr_req198 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_11, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1339 'writereq' 'p_wr_req198' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1340 [1/1] (1.76ns)   --->   "br label %5" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1340 'br' <Predicate = true> <Delay = 1.76>

State 58 <SV = 14> <Delay = 4.74>
ST_58 : Operation 1341 [1/1] (0.00ns)   --->   "%j_0_3 = phi i12 [ 0, %i_cycle2 ], [ %add_ln25_3, %j_cycle3 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1341 'phi' 'j_0_3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1342 [1/1] (1.99ns)   --->   "%icmp_ln25_3 = icmp eq i12 %j_0_3, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1342 'icmp' 'icmp_ln25_3' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1343 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 1343 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1344 [1/1] (1.54ns)   --->   "%add_ln25_3 = add i12 %j_0_3, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1344 'add' 'add_ln25_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1345 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_3, label %i_cycle3, label %j_cycle3" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1345 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1346 [1/1] (0.00ns)   --->   "%zext_ln27_9 = zext i12 %j_0_3 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1346 'zext' 'zext_ln27_9' <Predicate = (!icmp_ln25_3)> <Delay = 0.00>
ST_58 : Operation 1347 [1/1] (2.25ns)   --->   "%add_ln27_4 = add i23 %zext_ln25_1, %zext_ln27_9" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1347 'add' 'add_ln27_4' <Predicate = (!icmp_ln25_3)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1348 [1/1] (0.00ns)   --->   "%zext_ln27_10 = zext i23 %add_ln27_4 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1348 'zext' 'zext_ln27_10' <Predicate = (!icmp_ln25_3)> <Delay = 0.00>
ST_58 : Operation 1349 [1/1] (2.49ns)   --->   "%add_ln27_5 = add i31 %zext_ln27_10, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1349 'add' 'add_ln27_5' <Predicate = (!icmp_ln25_3)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 15> <Delay = 8.75>
ST_59 : Operation 1350 [1/1] (0.00ns)   --->   "%zext_ln27_11 = zext i31 %add_ln27_5 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1350 'zext' 'zext_ln27_11' <Predicate = (!icmp_ln25_3)> <Delay = 0.00>
ST_59 : Operation 1351 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32* %gmem, i64 %zext_ln27_11" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1351 'getelementptr' 'gmem_addr_9' <Predicate = (!icmp_ln25_3)> <Delay = 0.00>
ST_59 : Operation 1352 [1/1] (2.49ns)   --->   "%add_ln28_3 = add i31 %zext_ln27_10, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1352 'add' 'add_ln28_3' <Predicate = (!icmp_ln25_3)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1353 [7/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1353 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln25_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 16> <Delay = 8.75>
ST_60 : Operation 1354 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i31 %add_ln28_3 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1354 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln25_3)> <Delay = 0.00>
ST_60 : Operation 1355 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32* %gmem, i64 %zext_ln28_3" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1355 'getelementptr' 'gmem_addr_10' <Predicate = (!icmp_ln25_3)> <Delay = 0.00>
ST_60 : Operation 1356 [6/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1356 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln25_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1357 [7/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1357 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln25_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 17> <Delay = 8.75>
ST_61 : Operation 1358 [5/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1358 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln25_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1359 [6/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1359 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln25_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 18> <Delay = 8.75>
ST_62 : Operation 1360 [4/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1360 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln25_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 1361 [5/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1361 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln25_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 19> <Delay = 8.75>
ST_63 : Operation 1362 [3/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1362 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln25_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 1363 [4/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1363 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln25_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 20> <Delay = 8.75>
ST_64 : Operation 1364 [2/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1364 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln25_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 1365 [3/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1365 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln25_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 21> <Delay = 8.75>
ST_65 : Operation 1366 [1/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1366 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln25_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 1367 [2/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1367 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln25_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 22> <Delay = 8.75>
ST_66 : Operation 1368 [1/1] (8.75ns)   --->   "%gmem_addr_9_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_9)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1368 'read' 'gmem_addr_9_read' <Predicate = (!icmp_ln25_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1369 [1/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1369 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln25_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 23> <Delay = 8.75>
ST_67 : Operation 1370 [1/1] (8.75ns)   --->   "%gmem_addr_10_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1370 'read' 'gmem_addr_10_read' <Predicate = (!icmp_ln25_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 24> <Delay = 8.51>
ST_68 : Operation 1371 [1/1] (8.51ns)   --->   "%mul_ln30_3 = mul nsw i32 %gmem_addr_10_read, %gmem_addr_9_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 1371 'mul' 'mul_ln30_3' <Predicate = (!icmp_ln25_3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 25> <Delay = 8.75>
ST_69 : Operation 1372 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1372 'specloopname' <Predicate = (!icmp_ln25_3)> <Delay = 0.00>
ST_69 : Operation 1373 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1373 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln25_3)> <Delay = 0.00>
ST_69 : Operation 1374 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 1374 'specpipeline' <Predicate = (!icmp_ln25_3)> <Delay = 0.00>
ST_69 : Operation 1375 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_11, i32 %mul_ln30_3, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1375 'write' <Predicate = (!icmp_ln25_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1376 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 1376 'specregionend' 'empty_20' <Predicate = (!icmp_ln25_3)> <Delay = 0.00>
ST_69 : Operation 1377 [1/1] (0.00ns)   --->   "br label %5" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1377 'br' <Predicate = (!icmp_ln25_3)> <Delay = 0.00>

State 70 <SV = 15> <Delay = 8.75>
ST_70 : Operation 1378 [5/5] (8.75ns)   --->   "%p_wr_resp199 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1378 'writeresp' 'p_wr_resp199' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1379 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1379 'specregionbegin' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 71 <SV = 16> <Delay = 8.75>
ST_71 : Operation 1380 [4/5] (8.75ns)   --->   "%p_wr_resp199 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1380 'writeresp' 'p_wr_resp199' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 17> <Delay = 8.75>
ST_72 : Operation 1381 [3/5] (8.75ns)   --->   "%p_wr_resp199 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1381 'writeresp' 'p_wr_resp199' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 18> <Delay = 8.75>
ST_73 : Operation 1382 [2/5] (8.75ns)   --->   "%p_wr_resp199 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1382 'writeresp' 'p_wr_resp199' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 19> <Delay = 8.75>
ST_74 : Operation 1383 [1/5] (8.75ns)   --->   "%p_wr_resp199 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1383 'writeresp' 'p_wr_resp199' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 1384 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_5) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 1384 'specregionend' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1385 [1/1] (0.00ns)   --->   "%or_ln22_3 = or i11 %empty_10, 4" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1385 'or' 'or_ln22_3' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1386 [1/1] (1.76ns)   --->   "br label %6" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1386 'br' <Predicate = true> <Delay = 1.76>

State 75 <SV = 20> <Delay = 2.96>
ST_75 : Operation 1387 [1/1] (0.00ns)   --->   "%j_0_4 = phi i12 [ 0, %i_cycle3 ], [ %add_ln25_4, %j_cycle4 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1387 'phi' 'j_0_4' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1388 [1/1] (1.99ns)   --->   "%icmp_ln25_4 = icmp eq i12 %j_0_4, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1388 'icmp' 'icmp_ln25_4' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1389 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 1389 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1390 [1/1] (1.54ns)   --->   "%add_ln25_4 = add i12 %j_0_4, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1390 'add' 'add_ln25_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1391 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_4, label %i_cycle4, label %j_cycle4" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1391 'br' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1392 [1/1] (0.00ns)   --->   "%tmp_137 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_3, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1392 'partselect' 'tmp_137' <Predicate = (!icmp_ln25_4)> <Delay = 0.00>
ST_75 : Operation 1393 [1/1] (0.00ns)   --->   "%tmp_138 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_137, i12 %j_0_4)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1393 'bitconcatenate' 'tmp_138' <Predicate = (!icmp_ln25_4)> <Delay = 0.00>
ST_75 : Operation 1394 [1/1] (0.00ns)   --->   "%zext_ln27_13 = zext i22 %tmp_138 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1394 'zext' 'zext_ln27_13' <Predicate = (!icmp_ln25_4)> <Delay = 0.00>
ST_75 : Operation 1395 [1/1] (2.49ns)   --->   "%add_ln27_6 = add i31 %zext_ln27_13, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1395 'add' 'add_ln27_6' <Predicate = (!icmp_ln25_4)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 21> <Delay = 8.75>
ST_76 : Operation 1396 [1/1] (0.00ns)   --->   "%zext_ln27_14 = zext i31 %add_ln27_6 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1396 'zext' 'zext_ln27_14' <Predicate = (!icmp_ln25_4)> <Delay = 0.00>
ST_76 : Operation 1397 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32* %gmem, i64 %zext_ln27_14" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1397 'getelementptr' 'gmem_addr_12' <Predicate = (!icmp_ln25_4)> <Delay = 0.00>
ST_76 : Operation 1398 [1/1] (2.49ns)   --->   "%add_ln28_4 = add i31 %zext_ln27_13, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1398 'add' 'add_ln28_4' <Predicate = (!icmp_ln25_4)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1399 [7/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1399 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln25_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 22> <Delay = 8.75>
ST_77 : Operation 1400 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i31 %add_ln28_4 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1400 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln25_4)> <Delay = 0.00>
ST_77 : Operation 1401 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i32* %gmem, i64 %zext_ln28_4" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1401 'getelementptr' 'gmem_addr_13' <Predicate = (!icmp_ln25_4)> <Delay = 0.00>
ST_77 : Operation 1402 [6/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1402 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln25_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 1403 [7/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1403 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln25_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 23> <Delay = 8.75>
ST_78 : Operation 1404 [5/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1404 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln25_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 1405 [6/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1405 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln25_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 24> <Delay = 8.75>
ST_79 : Operation 1406 [4/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1406 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln25_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 1407 [5/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1407 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln25_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 25> <Delay = 8.75>
ST_80 : Operation 1408 [3/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1408 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln25_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 1409 [4/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1409 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln25_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 26> <Delay = 8.75>
ST_81 : Operation 1410 [2/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1410 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln25_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 1411 [3/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1411 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln25_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 27> <Delay = 8.75>
ST_82 : Operation 1412 [1/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1412 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln25_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 1413 [2/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1413 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln25_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 28> <Delay = 8.75>
ST_83 : Operation 1414 [1/1] (8.75ns)   --->   "%gmem_addr_12_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_12)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1414 'read' 'gmem_addr_12_read' <Predicate = (!icmp_ln25_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 1415 [1/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1415 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln25_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 29> <Delay = 8.75>
ST_84 : Operation 1416 [1/1] (2.49ns)   --->   "%add_ln32_4 = add i31 %zext_ln27_13, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1416 'add' 'add_ln32_4' <Predicate = (!icmp_ln25_4)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1417 [1/1] (8.75ns)   --->   "%gmem_addr_13_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_13)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1417 'read' 'gmem_addr_13_read' <Predicate = (!icmp_ln25_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 30> <Delay = 8.75>
ST_85 : Operation 1418 [1/1] (0.00ns)   --->   "%zext_ln32_5 = zext i31 %add_ln32_4 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1418 'zext' 'zext_ln32_5' <Predicate = (!icmp_ln25_4)> <Delay = 0.00>
ST_85 : Operation 1419 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i32* %gmem, i64 %zext_ln32_5" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1419 'getelementptr' 'gmem_addr_14' <Predicate = (!icmp_ln25_4)> <Delay = 0.00>
ST_85 : Operation 1420 [1/1] (8.51ns)   --->   "%mul_ln30_4 = mul nsw i32 %gmem_addr_12_read, %gmem_addr_13_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 1420 'mul' 'mul_ln30_4' <Predicate = (!icmp_ln25_4)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1421 [1/1] (8.75ns)   --->   "%gmem_addr_14_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1421 'writereq' 'gmem_addr_14_req' <Predicate = (!icmp_ln25_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 31> <Delay = 8.75>
ST_86 : Operation 1422 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_14, i32 %mul_ln30_4, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1422 'write' <Predicate = (!icmp_ln25_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 32> <Delay = 8.75>
ST_87 : Operation 1423 [5/5] (8.75ns)   --->   "%gmem_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_14)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1423 'writeresp' 'gmem_addr_14_resp' <Predicate = (!icmp_ln25_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 33> <Delay = 8.75>
ST_88 : Operation 1424 [4/5] (8.75ns)   --->   "%gmem_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_14)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1424 'writeresp' 'gmem_addr_14_resp' <Predicate = (!icmp_ln25_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 34> <Delay = 8.75>
ST_89 : Operation 1425 [3/5] (8.75ns)   --->   "%gmem_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_14)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1425 'writeresp' 'gmem_addr_14_resp' <Predicate = (!icmp_ln25_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 35> <Delay = 8.75>
ST_90 : Operation 1426 [2/5] (8.75ns)   --->   "%gmem_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_14)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1426 'writeresp' 'gmem_addr_14_resp' <Predicate = (!icmp_ln25_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 36> <Delay = 8.75>
ST_91 : Operation 1427 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1427 'specloopname' <Predicate = (!icmp_ln25_4)> <Delay = 0.00>
ST_91 : Operation 1428 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1428 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln25_4)> <Delay = 0.00>
ST_91 : Operation 1429 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 1429 'specpipeline' <Predicate = (!icmp_ln25_4)> <Delay = 0.00>
ST_91 : Operation 1430 [1/5] (8.75ns)   --->   "%gmem_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_14)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1430 'writeresp' 'gmem_addr_14_resp' <Predicate = (!icmp_ln25_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 1431 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_s) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 1431 'specregionend' 'empty_23' <Predicate = (!icmp_ln25_4)> <Delay = 0.00>
ST_91 : Operation 1432 [1/1] (0.00ns)   --->   "br label %6" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1432 'br' <Predicate = (!icmp_ln25_4)> <Delay = 0.00>

State 92 <SV = 21> <Delay = 2.49>
ST_92 : Operation 1433 [1/1] (0.00ns)   --->   "%or_ln22_4 = or i11 %empty_10, 5" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1433 'or' 'or_ln22_4' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1434 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1434 'specregionbegin' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1435 [1/1] (0.00ns)   --->   "%tmp_135 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_4, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1435 'bitconcatenate' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1436 [1/1] (0.00ns)   --->   "%zext_ln27_12 = zext i22 %tmp_135 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1436 'zext' 'zext_ln27_12' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1437 [1/1] (2.49ns)   --->   "%add_ln32_5 = add i31 %zext_ln27_12, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1437 'add' 'add_ln32_5' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 22> <Delay = 8.75>
ST_93 : Operation 1438 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 1438 'specregionend' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1439 [1/1] (0.00ns)   --->   "%zext_ln25_2 = zext i22 %tmp_135 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1439 'zext' 'zext_ln25_2' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1440 [1/1] (0.00ns)   --->   "%zext_ln32_4 = zext i31 %add_ln32_5 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1440 'zext' 'zext_ln32_4' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1441 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i32* %gmem, i64 %zext_ln32_4" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1441 'getelementptr' 'gmem_addr_17' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1442 [1/1] (8.75ns)   --->   "%p_wr_req200 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_17, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1442 'writereq' 'p_wr_req200' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 1443 [1/1] (1.76ns)   --->   "br label %7" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1443 'br' <Predicate = true> <Delay = 1.76>

State 94 <SV = 23> <Delay = 4.74>
ST_94 : Operation 1444 [1/1] (0.00ns)   --->   "%j_0_5 = phi i12 [ 0, %i_cycle4 ], [ %add_ln25_5, %j_cycle5 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1444 'phi' 'j_0_5' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1445 [1/1] (1.99ns)   --->   "%icmp_ln25_5 = icmp eq i12 %j_0_5, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1445 'icmp' 'icmp_ln25_5' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1446 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 1446 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1447 [1/1] (1.54ns)   --->   "%add_ln25_5 = add i12 %j_0_5, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1447 'add' 'add_ln25_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1448 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_5, label %i_cycle5, label %j_cycle5" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1448 'br' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1449 [1/1] (0.00ns)   --->   "%zext_ln27_15 = zext i12 %j_0_5 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1449 'zext' 'zext_ln27_15' <Predicate = (!icmp_ln25_5)> <Delay = 0.00>
ST_94 : Operation 1450 [1/1] (2.25ns)   --->   "%add_ln27_7 = add i23 %zext_ln25_2, %zext_ln27_15" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1450 'add' 'add_ln27_7' <Predicate = (!icmp_ln25_5)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1451 [1/1] (0.00ns)   --->   "%zext_ln27_16 = zext i23 %add_ln27_7 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1451 'zext' 'zext_ln27_16' <Predicate = (!icmp_ln25_5)> <Delay = 0.00>
ST_94 : Operation 1452 [1/1] (2.49ns)   --->   "%add_ln27_8 = add i31 %zext_ln27_16, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1452 'add' 'add_ln27_8' <Predicate = (!icmp_ln25_5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 24> <Delay = 8.75>
ST_95 : Operation 1453 [1/1] (0.00ns)   --->   "%zext_ln27_17 = zext i31 %add_ln27_8 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1453 'zext' 'zext_ln27_17' <Predicate = (!icmp_ln25_5)> <Delay = 0.00>
ST_95 : Operation 1454 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i32* %gmem, i64 %zext_ln27_17" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1454 'getelementptr' 'gmem_addr_15' <Predicate = (!icmp_ln25_5)> <Delay = 0.00>
ST_95 : Operation 1455 [1/1] (2.49ns)   --->   "%add_ln28_5 = add i31 %zext_ln27_16, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1455 'add' 'add_ln28_5' <Predicate = (!icmp_ln25_5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1456 [7/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1456 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln25_5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 25> <Delay = 8.75>
ST_96 : Operation 1457 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i31 %add_ln28_5 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1457 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln25_5)> <Delay = 0.00>
ST_96 : Operation 1458 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i32* %gmem, i64 %zext_ln28_5" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1458 'getelementptr' 'gmem_addr_16' <Predicate = (!icmp_ln25_5)> <Delay = 0.00>
ST_96 : Operation 1459 [6/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1459 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln25_5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 1460 [7/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1460 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln25_5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 26> <Delay = 8.75>
ST_97 : Operation 1461 [5/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1461 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln25_5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 1462 [6/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1462 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln25_5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 27> <Delay = 8.75>
ST_98 : Operation 1463 [4/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1463 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln25_5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 1464 [5/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1464 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln25_5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 28> <Delay = 8.75>
ST_99 : Operation 1465 [3/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1465 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln25_5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 1466 [4/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1466 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln25_5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 29> <Delay = 8.75>
ST_100 : Operation 1467 [2/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1467 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln25_5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 1468 [3/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1468 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln25_5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 30> <Delay = 8.75>
ST_101 : Operation 1469 [1/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1469 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln25_5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 1470 [2/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1470 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln25_5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 31> <Delay = 8.75>
ST_102 : Operation 1471 [1/1] (8.75ns)   --->   "%gmem_addr_15_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_15)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1471 'read' 'gmem_addr_15_read' <Predicate = (!icmp_ln25_5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 1472 [1/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1472 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln25_5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 32> <Delay = 8.75>
ST_103 : Operation 1473 [1/1] (8.75ns)   --->   "%gmem_addr_16_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_16)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1473 'read' 'gmem_addr_16_read' <Predicate = (!icmp_ln25_5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 33> <Delay = 8.51>
ST_104 : Operation 1474 [1/1] (8.51ns)   --->   "%mul_ln30_5 = mul nsw i32 %gmem_addr_16_read, %gmem_addr_15_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 1474 'mul' 'mul_ln30_5' <Predicate = (!icmp_ln25_5)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 34> <Delay = 8.75>
ST_105 : Operation 1475 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1475 'specloopname' <Predicate = (!icmp_ln25_5)> <Delay = 0.00>
ST_105 : Operation 1476 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1476 'specregionbegin' 'tmp_11' <Predicate = (!icmp_ln25_5)> <Delay = 0.00>
ST_105 : Operation 1477 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 1477 'specpipeline' <Predicate = (!icmp_ln25_5)> <Delay = 0.00>
ST_105 : Operation 1478 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_17, i32 %mul_ln30_5, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1478 'write' <Predicate = (!icmp_ln25_5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 1479 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_11) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 1479 'specregionend' 'empty_26' <Predicate = (!icmp_ln25_5)> <Delay = 0.00>
ST_105 : Operation 1480 [1/1] (0.00ns)   --->   "br label %7" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1480 'br' <Predicate = (!icmp_ln25_5)> <Delay = 0.00>

State 106 <SV = 24> <Delay = 8.75>
ST_106 : Operation 1481 [5/5] (8.75ns)   --->   "%p_wr_resp201 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_17)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1481 'writeresp' 'p_wr_resp201' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 1482 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1482 'specregionbegin' 'tmp_10' <Predicate = true> <Delay = 0.00>

State 107 <SV = 25> <Delay = 8.75>
ST_107 : Operation 1483 [4/5] (8.75ns)   --->   "%p_wr_resp201 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_17)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1483 'writeresp' 'p_wr_resp201' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 26> <Delay = 8.75>
ST_108 : Operation 1484 [3/5] (8.75ns)   --->   "%p_wr_resp201 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_17)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1484 'writeresp' 'p_wr_resp201' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 27> <Delay = 8.75>
ST_109 : Operation 1485 [2/5] (8.75ns)   --->   "%p_wr_resp201 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_17)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1485 'writeresp' 'p_wr_resp201' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 28> <Delay = 8.75>
ST_110 : Operation 1486 [1/5] (8.75ns)   --->   "%p_wr_resp201 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_17)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1486 'writeresp' 'p_wr_resp201' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 1487 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_9) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 1487 'specregionend' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1488 [1/1] (0.00ns)   --->   "%or_ln22_5 = or i11 %empty_10, 6" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1488 'or' 'or_ln22_5' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1489 [1/1] (1.76ns)   --->   "br label %8" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1489 'br' <Predicate = true> <Delay = 1.76>

State 111 <SV = 29> <Delay = 2.96>
ST_111 : Operation 1490 [1/1] (0.00ns)   --->   "%j_0_6 = phi i12 [ 0, %i_cycle5 ], [ %add_ln25_6, %j_cycle6 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1490 'phi' 'j_0_6' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1491 [1/1] (1.99ns)   --->   "%icmp_ln25_6 = icmp eq i12 %j_0_6, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1491 'icmp' 'icmp_ln25_6' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1492 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 1492 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1493 [1/1] (1.54ns)   --->   "%add_ln25_6 = add i12 %j_0_6, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1493 'add' 'add_ln25_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1494 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_6, label %i_cycle6, label %j_cycle6" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1494 'br' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1495 [1/1] (0.00ns)   --->   "%tmp_140 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_5, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1495 'partselect' 'tmp_140' <Predicate = (!icmp_ln25_6)> <Delay = 0.00>
ST_111 : Operation 1496 [1/1] (0.00ns)   --->   "%tmp_141 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_140, i12 %j_0_6)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1496 'bitconcatenate' 'tmp_141' <Predicate = (!icmp_ln25_6)> <Delay = 0.00>
ST_111 : Operation 1497 [1/1] (0.00ns)   --->   "%zext_ln27_19 = zext i22 %tmp_141 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1497 'zext' 'zext_ln27_19' <Predicate = (!icmp_ln25_6)> <Delay = 0.00>
ST_111 : Operation 1498 [1/1] (2.49ns)   --->   "%add_ln27_9 = add i31 %zext_ln27_19, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1498 'add' 'add_ln27_9' <Predicate = (!icmp_ln25_6)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 30> <Delay = 8.75>
ST_112 : Operation 1499 [1/1] (0.00ns)   --->   "%zext_ln27_20 = zext i31 %add_ln27_9 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1499 'zext' 'zext_ln27_20' <Predicate = (!icmp_ln25_6)> <Delay = 0.00>
ST_112 : Operation 1500 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i32* %gmem, i64 %zext_ln27_20" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1500 'getelementptr' 'gmem_addr_18' <Predicate = (!icmp_ln25_6)> <Delay = 0.00>
ST_112 : Operation 1501 [1/1] (2.49ns)   --->   "%add_ln28_6 = add i31 %zext_ln27_19, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1501 'add' 'add_ln28_6' <Predicate = (!icmp_ln25_6)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1502 [7/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1502 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln25_6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 31> <Delay = 8.75>
ST_113 : Operation 1503 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i31 %add_ln28_6 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1503 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln25_6)> <Delay = 0.00>
ST_113 : Operation 1504 [1/1] (0.00ns)   --->   "%gmem_addr_19 = getelementptr i32* %gmem, i64 %zext_ln28_6" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1504 'getelementptr' 'gmem_addr_19' <Predicate = (!icmp_ln25_6)> <Delay = 0.00>
ST_113 : Operation 1505 [6/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1505 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln25_6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 1506 [7/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1506 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln25_6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 32> <Delay = 8.75>
ST_114 : Operation 1507 [5/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1507 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln25_6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 1508 [6/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1508 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln25_6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 33> <Delay = 8.75>
ST_115 : Operation 1509 [4/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1509 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln25_6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 1510 [5/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1510 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln25_6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 34> <Delay = 8.75>
ST_116 : Operation 1511 [3/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1511 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln25_6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 1512 [4/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1512 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln25_6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 35> <Delay = 8.75>
ST_117 : Operation 1513 [2/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1513 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln25_6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 1514 [3/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1514 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln25_6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 36> <Delay = 8.75>
ST_118 : Operation 1515 [1/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1515 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln25_6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 1516 [2/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1516 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln25_6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 37> <Delay = 8.75>
ST_119 : Operation 1517 [1/1] (8.75ns)   --->   "%gmem_addr_18_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_18)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1517 'read' 'gmem_addr_18_read' <Predicate = (!icmp_ln25_6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 1518 [1/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1518 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln25_6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 38> <Delay = 8.75>
ST_120 : Operation 1519 [1/1] (2.49ns)   --->   "%add_ln32_6 = add i31 %zext_ln27_19, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1519 'add' 'add_ln32_6' <Predicate = (!icmp_ln25_6)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1520 [1/1] (8.75ns)   --->   "%gmem_addr_19_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_19)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1520 'read' 'gmem_addr_19_read' <Predicate = (!icmp_ln25_6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 39> <Delay = 8.75>
ST_121 : Operation 1521 [1/1] (0.00ns)   --->   "%zext_ln32_7 = zext i31 %add_ln32_6 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1521 'zext' 'zext_ln32_7' <Predicate = (!icmp_ln25_6)> <Delay = 0.00>
ST_121 : Operation 1522 [1/1] (0.00ns)   --->   "%gmem_addr_20 = getelementptr i32* %gmem, i64 %zext_ln32_7" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1522 'getelementptr' 'gmem_addr_20' <Predicate = (!icmp_ln25_6)> <Delay = 0.00>
ST_121 : Operation 1523 [1/1] (8.51ns)   --->   "%mul_ln30_6 = mul nsw i32 %gmem_addr_18_read, %gmem_addr_19_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 1523 'mul' 'mul_ln30_6' <Predicate = (!icmp_ln25_6)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1524 [1/1] (8.75ns)   --->   "%gmem_addr_20_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1524 'writereq' 'gmem_addr_20_req' <Predicate = (!icmp_ln25_6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 40> <Delay = 8.75>
ST_122 : Operation 1525 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_20, i32 %mul_ln30_6, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1525 'write' <Predicate = (!icmp_ln25_6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 41> <Delay = 8.75>
ST_123 : Operation 1526 [5/5] (8.75ns)   --->   "%gmem_addr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1526 'writeresp' 'gmem_addr_20_resp' <Predicate = (!icmp_ln25_6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 42> <Delay = 8.75>
ST_124 : Operation 1527 [4/5] (8.75ns)   --->   "%gmem_addr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1527 'writeresp' 'gmem_addr_20_resp' <Predicate = (!icmp_ln25_6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 43> <Delay = 8.75>
ST_125 : Operation 1528 [3/5] (8.75ns)   --->   "%gmem_addr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1528 'writeresp' 'gmem_addr_20_resp' <Predicate = (!icmp_ln25_6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 44> <Delay = 8.75>
ST_126 : Operation 1529 [2/5] (8.75ns)   --->   "%gmem_addr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1529 'writeresp' 'gmem_addr_20_resp' <Predicate = (!icmp_ln25_6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 45> <Delay = 8.75>
ST_127 : Operation 1530 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1530 'specloopname' <Predicate = (!icmp_ln25_6)> <Delay = 0.00>
ST_127 : Operation 1531 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1531 'specregionbegin' 'tmp_13' <Predicate = (!icmp_ln25_6)> <Delay = 0.00>
ST_127 : Operation 1532 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 1532 'specpipeline' <Predicate = (!icmp_ln25_6)> <Delay = 0.00>
ST_127 : Operation 1533 [1/5] (8.75ns)   --->   "%gmem_addr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1533 'writeresp' 'gmem_addr_20_resp' <Predicate = (!icmp_ln25_6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 1534 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_13) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 1534 'specregionend' 'empty_29' <Predicate = (!icmp_ln25_6)> <Delay = 0.00>
ST_127 : Operation 1535 [1/1] (0.00ns)   --->   "br label %8" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1535 'br' <Predicate = (!icmp_ln25_6)> <Delay = 0.00>

State 128 <SV = 30> <Delay = 2.49>
ST_128 : Operation 1536 [1/1] (0.00ns)   --->   "%or_ln22_6 = or i11 %empty_10, 7" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1536 'or' 'or_ln22_6' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1537 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1537 'specregionbegin' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1538 [1/1] (0.00ns)   --->   "%tmp_139 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_6, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1538 'bitconcatenate' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1539 [1/1] (0.00ns)   --->   "%zext_ln27_18 = zext i22 %tmp_139 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1539 'zext' 'zext_ln27_18' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1540 [1/1] (2.49ns)   --->   "%add_ln32_7 = add i31 %zext_ln27_18, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1540 'add' 'add_ln32_7' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 31> <Delay = 8.75>
ST_129 : Operation 1541 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_10) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 1541 'specregionend' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1542 [1/1] (0.00ns)   --->   "%zext_ln25_3 = zext i22 %tmp_139 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1542 'zext' 'zext_ln25_3' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1543 [1/1] (0.00ns)   --->   "%zext_ln32_6 = zext i31 %add_ln32_7 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1543 'zext' 'zext_ln32_6' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1544 [1/1] (0.00ns)   --->   "%gmem_addr_23 = getelementptr i32* %gmem, i64 %zext_ln32_6" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1544 'getelementptr' 'gmem_addr_23' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1545 [1/1] (8.75ns)   --->   "%p_wr_req202 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_23, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1545 'writereq' 'p_wr_req202' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 1546 [1/1] (1.76ns)   --->   "br label %9" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1546 'br' <Predicate = true> <Delay = 1.76>

State 130 <SV = 32> <Delay = 4.74>
ST_130 : Operation 1547 [1/1] (0.00ns)   --->   "%j_0_7 = phi i12 [ 0, %i_cycle6 ], [ %add_ln25_7, %j_cycle7 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1547 'phi' 'j_0_7' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1548 [1/1] (1.99ns)   --->   "%icmp_ln25_7 = icmp eq i12 %j_0_7, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1548 'icmp' 'icmp_ln25_7' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1549 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 1549 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1550 [1/1] (1.54ns)   --->   "%add_ln25_7 = add i12 %j_0_7, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1550 'add' 'add_ln25_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1551 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_7, label %i_cycle7, label %j_cycle7" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1551 'br' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1552 [1/1] (0.00ns)   --->   "%zext_ln27_21 = zext i12 %j_0_7 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1552 'zext' 'zext_ln27_21' <Predicate = (!icmp_ln25_7)> <Delay = 0.00>
ST_130 : Operation 1553 [1/1] (2.25ns)   --->   "%add_ln27_10 = add i23 %zext_ln25_3, %zext_ln27_21" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1553 'add' 'add_ln27_10' <Predicate = (!icmp_ln25_7)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1554 [1/1] (0.00ns)   --->   "%zext_ln27_22 = zext i23 %add_ln27_10 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1554 'zext' 'zext_ln27_22' <Predicate = (!icmp_ln25_7)> <Delay = 0.00>
ST_130 : Operation 1555 [1/1] (2.49ns)   --->   "%add_ln27_11 = add i31 %zext_ln27_22, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1555 'add' 'add_ln27_11' <Predicate = (!icmp_ln25_7)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 33> <Delay = 8.75>
ST_131 : Operation 1556 [1/1] (0.00ns)   --->   "%zext_ln27_23 = zext i31 %add_ln27_11 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1556 'zext' 'zext_ln27_23' <Predicate = (!icmp_ln25_7)> <Delay = 0.00>
ST_131 : Operation 1557 [1/1] (0.00ns)   --->   "%gmem_addr_21 = getelementptr i32* %gmem, i64 %zext_ln27_23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1557 'getelementptr' 'gmem_addr_21' <Predicate = (!icmp_ln25_7)> <Delay = 0.00>
ST_131 : Operation 1558 [1/1] (2.49ns)   --->   "%add_ln28_7 = add i31 %zext_ln27_22, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1558 'add' 'add_ln28_7' <Predicate = (!icmp_ln25_7)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1559 [7/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1559 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln25_7)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 34> <Delay = 8.75>
ST_132 : Operation 1560 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i31 %add_ln28_7 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1560 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln25_7)> <Delay = 0.00>
ST_132 : Operation 1561 [1/1] (0.00ns)   --->   "%gmem_addr_22 = getelementptr i32* %gmem, i64 %zext_ln28_7" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1561 'getelementptr' 'gmem_addr_22' <Predicate = (!icmp_ln25_7)> <Delay = 0.00>
ST_132 : Operation 1562 [6/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1562 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln25_7)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 1563 [7/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1563 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln25_7)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 35> <Delay = 8.75>
ST_133 : Operation 1564 [5/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1564 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln25_7)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1565 [6/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1565 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln25_7)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 36> <Delay = 8.75>
ST_134 : Operation 1566 [4/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1566 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln25_7)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1567 [5/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1567 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln25_7)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 37> <Delay = 8.75>
ST_135 : Operation 1568 [3/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1568 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln25_7)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1569 [4/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1569 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln25_7)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 38> <Delay = 8.75>
ST_136 : Operation 1570 [2/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1570 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln25_7)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1571 [3/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1571 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln25_7)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 39> <Delay = 8.75>
ST_137 : Operation 1572 [1/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1572 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln25_7)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1573 [2/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1573 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln25_7)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 40> <Delay = 8.75>
ST_138 : Operation 1574 [1/1] (8.75ns)   --->   "%gmem_addr_21_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_21)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1574 'read' 'gmem_addr_21_read' <Predicate = (!icmp_ln25_7)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1575 [1/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1575 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln25_7)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 41> <Delay = 8.75>
ST_139 : Operation 1576 [1/1] (8.75ns)   --->   "%gmem_addr_22_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_22)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1576 'read' 'gmem_addr_22_read' <Predicate = (!icmp_ln25_7)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 42> <Delay = 8.51>
ST_140 : Operation 1577 [1/1] (8.51ns)   --->   "%mul_ln30_7 = mul nsw i32 %gmem_addr_22_read, %gmem_addr_21_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 1577 'mul' 'mul_ln30_7' <Predicate = (!icmp_ln25_7)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 43> <Delay = 8.75>
ST_141 : Operation 1578 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1578 'specloopname' <Predicate = (!icmp_ln25_7)> <Delay = 0.00>
ST_141 : Operation 1579 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1579 'specregionbegin' 'tmp_15' <Predicate = (!icmp_ln25_7)> <Delay = 0.00>
ST_141 : Operation 1580 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 1580 'specpipeline' <Predicate = (!icmp_ln25_7)> <Delay = 0.00>
ST_141 : Operation 1581 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_23, i32 %mul_ln30_7, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1581 'write' <Predicate = (!icmp_ln25_7)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1582 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_15) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 1582 'specregionend' 'empty_32' <Predicate = (!icmp_ln25_7)> <Delay = 0.00>
ST_141 : Operation 1583 [1/1] (0.00ns)   --->   "br label %9" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1583 'br' <Predicate = (!icmp_ln25_7)> <Delay = 0.00>

State 142 <SV = 33> <Delay = 8.75>
ST_142 : Operation 1584 [5/5] (8.75ns)   --->   "%p_wr_resp203 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_23)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1584 'writeresp' 'p_wr_resp203' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1585 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1585 'specregionbegin' 'tmp_14' <Predicate = true> <Delay = 0.00>

State 143 <SV = 34> <Delay = 8.75>
ST_143 : Operation 1586 [4/5] (8.75ns)   --->   "%p_wr_resp203 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_23)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1586 'writeresp' 'p_wr_resp203' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 35> <Delay = 8.75>
ST_144 : Operation 1587 [3/5] (8.75ns)   --->   "%p_wr_resp203 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_23)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1587 'writeresp' 'p_wr_resp203' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 36> <Delay = 8.75>
ST_145 : Operation 1588 [2/5] (8.75ns)   --->   "%p_wr_resp203 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_23)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1588 'writeresp' 'p_wr_resp203' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 37> <Delay = 8.75>
ST_146 : Operation 1589 [1/5] (8.75ns)   --->   "%p_wr_resp203 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_23)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1589 'writeresp' 'p_wr_resp203' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1590 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_12) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 1590 'specregionend' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1591 [1/1] (0.00ns)   --->   "%or_ln22_7 = or i11 %empty_10, 8" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1591 'or' 'or_ln22_7' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1592 [1/1] (1.76ns)   --->   "br label %10" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1592 'br' <Predicate = true> <Delay = 1.76>

State 147 <SV = 38> <Delay = 2.96>
ST_147 : Operation 1593 [1/1] (0.00ns)   --->   "%j_0_8 = phi i12 [ 0, %i_cycle7 ], [ %add_ln25_8, %j_cycle8 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1593 'phi' 'j_0_8' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1594 [1/1] (1.99ns)   --->   "%icmp_ln25_8 = icmp eq i12 %j_0_8, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1594 'icmp' 'icmp_ln25_8' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1595 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 1595 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1596 [1/1] (1.54ns)   --->   "%add_ln25_8 = add i12 %j_0_8, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1596 'add' 'add_ln25_8' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1597 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_8, label %i_cycle8, label %j_cycle8" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1597 'br' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1598 [1/1] (0.00ns)   --->   "%tmp_143 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_7, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1598 'partselect' 'tmp_143' <Predicate = (!icmp_ln25_8)> <Delay = 0.00>
ST_147 : Operation 1599 [1/1] (0.00ns)   --->   "%tmp_144 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_143, i12 %j_0_8)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1599 'bitconcatenate' 'tmp_144' <Predicate = (!icmp_ln25_8)> <Delay = 0.00>
ST_147 : Operation 1600 [1/1] (0.00ns)   --->   "%zext_ln27_25 = zext i22 %tmp_144 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1600 'zext' 'zext_ln27_25' <Predicate = (!icmp_ln25_8)> <Delay = 0.00>
ST_147 : Operation 1601 [1/1] (2.49ns)   --->   "%add_ln27_12 = add i31 %zext_ln27_25, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1601 'add' 'add_ln27_12' <Predicate = (!icmp_ln25_8)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 39> <Delay = 8.75>
ST_148 : Operation 1602 [1/1] (0.00ns)   --->   "%zext_ln27_26 = zext i31 %add_ln27_12 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1602 'zext' 'zext_ln27_26' <Predicate = (!icmp_ln25_8)> <Delay = 0.00>
ST_148 : Operation 1603 [1/1] (0.00ns)   --->   "%gmem_addr_24 = getelementptr i32* %gmem, i64 %zext_ln27_26" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1603 'getelementptr' 'gmem_addr_24' <Predicate = (!icmp_ln25_8)> <Delay = 0.00>
ST_148 : Operation 1604 [1/1] (2.49ns)   --->   "%add_ln28_8 = add i31 %zext_ln27_25, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1604 'add' 'add_ln28_8' <Predicate = (!icmp_ln25_8)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1605 [7/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1605 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln25_8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 40> <Delay = 8.75>
ST_149 : Operation 1606 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i31 %add_ln28_8 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1606 'zext' 'zext_ln28_8' <Predicate = (!icmp_ln25_8)> <Delay = 0.00>
ST_149 : Operation 1607 [1/1] (0.00ns)   --->   "%gmem_addr_25 = getelementptr i32* %gmem, i64 %zext_ln28_8" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1607 'getelementptr' 'gmem_addr_25' <Predicate = (!icmp_ln25_8)> <Delay = 0.00>
ST_149 : Operation 1608 [6/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1608 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln25_8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1609 [7/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1609 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln25_8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 41> <Delay = 8.75>
ST_150 : Operation 1610 [5/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1610 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln25_8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1611 [6/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1611 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln25_8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 42> <Delay = 8.75>
ST_151 : Operation 1612 [4/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1612 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln25_8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1613 [5/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1613 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln25_8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 43> <Delay = 8.75>
ST_152 : Operation 1614 [3/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1614 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln25_8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1615 [4/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1615 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln25_8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 44> <Delay = 8.75>
ST_153 : Operation 1616 [2/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1616 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln25_8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1617 [3/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1617 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln25_8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 45> <Delay = 8.75>
ST_154 : Operation 1618 [1/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1618 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln25_8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1619 [2/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1619 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln25_8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 46> <Delay = 8.75>
ST_155 : Operation 1620 [1/1] (8.75ns)   --->   "%gmem_addr_24_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_24)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1620 'read' 'gmem_addr_24_read' <Predicate = (!icmp_ln25_8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 1621 [1/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1621 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln25_8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 47> <Delay = 8.75>
ST_156 : Operation 1622 [1/1] (2.49ns)   --->   "%add_ln32_8 = add i31 %zext_ln27_25, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1622 'add' 'add_ln32_8' <Predicate = (!icmp_ln25_8)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1623 [1/1] (8.75ns)   --->   "%gmem_addr_25_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_25)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1623 'read' 'gmem_addr_25_read' <Predicate = (!icmp_ln25_8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 48> <Delay = 8.75>
ST_157 : Operation 1624 [1/1] (0.00ns)   --->   "%zext_ln32_9 = zext i31 %add_ln32_8 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1624 'zext' 'zext_ln32_9' <Predicate = (!icmp_ln25_8)> <Delay = 0.00>
ST_157 : Operation 1625 [1/1] (0.00ns)   --->   "%gmem_addr_26 = getelementptr i32* %gmem, i64 %zext_ln32_9" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1625 'getelementptr' 'gmem_addr_26' <Predicate = (!icmp_ln25_8)> <Delay = 0.00>
ST_157 : Operation 1626 [1/1] (8.51ns)   --->   "%mul_ln30_8 = mul nsw i32 %gmem_addr_24_read, %gmem_addr_25_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 1626 'mul' 'mul_ln30_8' <Predicate = (!icmp_ln25_8)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1627 [1/1] (8.75ns)   --->   "%gmem_addr_26_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_26, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1627 'writereq' 'gmem_addr_26_req' <Predicate = (!icmp_ln25_8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 49> <Delay = 8.75>
ST_158 : Operation 1628 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_26, i32 %mul_ln30_8, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1628 'write' <Predicate = (!icmp_ln25_8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 50> <Delay = 8.75>
ST_159 : Operation 1629 [5/5] (8.75ns)   --->   "%gmem_addr_26_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_26)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1629 'writeresp' 'gmem_addr_26_resp' <Predicate = (!icmp_ln25_8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 160 <SV = 51> <Delay = 8.75>
ST_160 : Operation 1630 [4/5] (8.75ns)   --->   "%gmem_addr_26_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_26)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1630 'writeresp' 'gmem_addr_26_resp' <Predicate = (!icmp_ln25_8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 52> <Delay = 8.75>
ST_161 : Operation 1631 [3/5] (8.75ns)   --->   "%gmem_addr_26_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_26)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1631 'writeresp' 'gmem_addr_26_resp' <Predicate = (!icmp_ln25_8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 53> <Delay = 8.75>
ST_162 : Operation 1632 [2/5] (8.75ns)   --->   "%gmem_addr_26_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_26)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1632 'writeresp' 'gmem_addr_26_resp' <Predicate = (!icmp_ln25_8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 163 <SV = 54> <Delay = 8.75>
ST_163 : Operation 1633 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1633 'specloopname' <Predicate = (!icmp_ln25_8)> <Delay = 0.00>
ST_163 : Operation 1634 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1634 'specregionbegin' 'tmp_17' <Predicate = (!icmp_ln25_8)> <Delay = 0.00>
ST_163 : Operation 1635 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 1635 'specpipeline' <Predicate = (!icmp_ln25_8)> <Delay = 0.00>
ST_163 : Operation 1636 [1/5] (8.75ns)   --->   "%gmem_addr_26_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_26)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1636 'writeresp' 'gmem_addr_26_resp' <Predicate = (!icmp_ln25_8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 1637 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_17) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 1637 'specregionend' 'empty_35' <Predicate = (!icmp_ln25_8)> <Delay = 0.00>
ST_163 : Operation 1638 [1/1] (0.00ns)   --->   "br label %10" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1638 'br' <Predicate = (!icmp_ln25_8)> <Delay = 0.00>

State 164 <SV = 39> <Delay = 2.49>
ST_164 : Operation 1639 [1/1] (0.00ns)   --->   "%or_ln22_8 = or i11 %empty_10, 9" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1639 'or' 'or_ln22_8' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1640 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1640 'specregionbegin' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1641 [1/1] (0.00ns)   --->   "%tmp_142 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_8, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1641 'bitconcatenate' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1642 [1/1] (0.00ns)   --->   "%zext_ln27_24 = zext i22 %tmp_142 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1642 'zext' 'zext_ln27_24' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1643 [1/1] (2.49ns)   --->   "%add_ln32_9 = add i31 %zext_ln27_24, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1643 'add' 'add_ln32_9' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 40> <Delay = 8.75>
ST_165 : Operation 1644 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_14) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 1644 'specregionend' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1645 [1/1] (0.00ns)   --->   "%zext_ln25_4 = zext i22 %tmp_142 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1645 'zext' 'zext_ln25_4' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1646 [1/1] (0.00ns)   --->   "%zext_ln32_8 = zext i31 %add_ln32_9 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1646 'zext' 'zext_ln32_8' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1647 [1/1] (0.00ns)   --->   "%gmem_addr_29 = getelementptr i32* %gmem, i64 %zext_ln32_8" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1647 'getelementptr' 'gmem_addr_29' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1648 [1/1] (8.75ns)   --->   "%p_wr_req204 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_29, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1648 'writereq' 'p_wr_req204' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 1649 [1/1] (1.76ns)   --->   "br label %11" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1649 'br' <Predicate = true> <Delay = 1.76>

State 166 <SV = 41> <Delay = 4.74>
ST_166 : Operation 1650 [1/1] (0.00ns)   --->   "%j_0_9 = phi i12 [ 0, %i_cycle8 ], [ %add_ln25_9, %j_cycle9 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1650 'phi' 'j_0_9' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1651 [1/1] (1.99ns)   --->   "%icmp_ln25_9 = icmp eq i12 %j_0_9, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1651 'icmp' 'icmp_ln25_9' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1652 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 1652 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1653 [1/1] (1.54ns)   --->   "%add_ln25_9 = add i12 %j_0_9, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1653 'add' 'add_ln25_9' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1654 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_9, label %i_cycle9, label %j_cycle9" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1654 'br' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1655 [1/1] (0.00ns)   --->   "%zext_ln27_27 = zext i12 %j_0_9 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1655 'zext' 'zext_ln27_27' <Predicate = (!icmp_ln25_9)> <Delay = 0.00>
ST_166 : Operation 1656 [1/1] (2.25ns)   --->   "%add_ln27_13 = add i23 %zext_ln25_4, %zext_ln27_27" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1656 'add' 'add_ln27_13' <Predicate = (!icmp_ln25_9)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1657 [1/1] (0.00ns)   --->   "%zext_ln27_28 = zext i23 %add_ln27_13 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1657 'zext' 'zext_ln27_28' <Predicate = (!icmp_ln25_9)> <Delay = 0.00>
ST_166 : Operation 1658 [1/1] (2.49ns)   --->   "%add_ln27_14 = add i31 %zext_ln27_28, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1658 'add' 'add_ln27_14' <Predicate = (!icmp_ln25_9)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 42> <Delay = 8.75>
ST_167 : Operation 1659 [1/1] (0.00ns)   --->   "%zext_ln27_29 = zext i31 %add_ln27_14 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1659 'zext' 'zext_ln27_29' <Predicate = (!icmp_ln25_9)> <Delay = 0.00>
ST_167 : Operation 1660 [1/1] (0.00ns)   --->   "%gmem_addr_27 = getelementptr i32* %gmem, i64 %zext_ln27_29" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1660 'getelementptr' 'gmem_addr_27' <Predicate = (!icmp_ln25_9)> <Delay = 0.00>
ST_167 : Operation 1661 [1/1] (2.49ns)   --->   "%add_ln28_9 = add i31 %zext_ln27_28, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1661 'add' 'add_ln28_9' <Predicate = (!icmp_ln25_9)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1662 [7/7] (8.75ns)   --->   "%gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1662 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln25_9)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 43> <Delay = 8.75>
ST_168 : Operation 1663 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i31 %add_ln28_9 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1663 'zext' 'zext_ln28_9' <Predicate = (!icmp_ln25_9)> <Delay = 0.00>
ST_168 : Operation 1664 [1/1] (0.00ns)   --->   "%gmem_addr_28 = getelementptr i32* %gmem, i64 %zext_ln28_9" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1664 'getelementptr' 'gmem_addr_28' <Predicate = (!icmp_ln25_9)> <Delay = 0.00>
ST_168 : Operation 1665 [6/7] (8.75ns)   --->   "%gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1665 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln25_9)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 1666 [7/7] (8.75ns)   --->   "%gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1666 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln25_9)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 44> <Delay = 8.75>
ST_169 : Operation 1667 [5/7] (8.75ns)   --->   "%gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1667 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln25_9)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 1668 [6/7] (8.75ns)   --->   "%gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1668 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln25_9)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 45> <Delay = 8.75>
ST_170 : Operation 1669 [4/7] (8.75ns)   --->   "%gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1669 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln25_9)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 1670 [5/7] (8.75ns)   --->   "%gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1670 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln25_9)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 46> <Delay = 8.75>
ST_171 : Operation 1671 [3/7] (8.75ns)   --->   "%gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1671 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln25_9)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 1672 [4/7] (8.75ns)   --->   "%gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1672 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln25_9)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 172 <SV = 47> <Delay = 8.75>
ST_172 : Operation 1673 [2/7] (8.75ns)   --->   "%gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1673 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln25_9)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 1674 [3/7] (8.75ns)   --->   "%gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1674 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln25_9)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 173 <SV = 48> <Delay = 8.75>
ST_173 : Operation 1675 [1/7] (8.75ns)   --->   "%gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1675 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln25_9)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 1676 [2/7] (8.75ns)   --->   "%gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1676 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln25_9)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 174 <SV = 49> <Delay = 8.75>
ST_174 : Operation 1677 [1/1] (8.75ns)   --->   "%gmem_addr_27_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_27)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1677 'read' 'gmem_addr_27_read' <Predicate = (!icmp_ln25_9)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 1678 [1/7] (8.75ns)   --->   "%gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1678 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln25_9)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 175 <SV = 50> <Delay = 8.75>
ST_175 : Operation 1679 [1/1] (8.75ns)   --->   "%gmem_addr_28_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_28)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1679 'read' 'gmem_addr_28_read' <Predicate = (!icmp_ln25_9)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 176 <SV = 51> <Delay = 8.51>
ST_176 : Operation 1680 [1/1] (8.51ns)   --->   "%mul_ln30_9 = mul nsw i32 %gmem_addr_28_read, %gmem_addr_27_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 1680 'mul' 'mul_ln30_9' <Predicate = (!icmp_ln25_9)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 52> <Delay = 8.75>
ST_177 : Operation 1681 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1681 'specloopname' <Predicate = (!icmp_ln25_9)> <Delay = 0.00>
ST_177 : Operation 1682 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1682 'specregionbegin' 'tmp_19' <Predicate = (!icmp_ln25_9)> <Delay = 0.00>
ST_177 : Operation 1683 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 1683 'specpipeline' <Predicate = (!icmp_ln25_9)> <Delay = 0.00>
ST_177 : Operation 1684 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_29, i32 %mul_ln30_9, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1684 'write' <Predicate = (!icmp_ln25_9)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 1685 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_19) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 1685 'specregionend' 'empty_38' <Predicate = (!icmp_ln25_9)> <Delay = 0.00>
ST_177 : Operation 1686 [1/1] (0.00ns)   --->   "br label %11" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1686 'br' <Predicate = (!icmp_ln25_9)> <Delay = 0.00>

State 178 <SV = 42> <Delay = 8.75>
ST_178 : Operation 1687 [5/5] (8.75ns)   --->   "%p_wr_resp205 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1687 'writeresp' 'p_wr_resp205' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 1688 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1688 'specregionbegin' 'tmp_18' <Predicate = true> <Delay = 0.00>

State 179 <SV = 43> <Delay = 8.75>
ST_179 : Operation 1689 [4/5] (8.75ns)   --->   "%p_wr_resp205 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1689 'writeresp' 'p_wr_resp205' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 180 <SV = 44> <Delay = 8.75>
ST_180 : Operation 1690 [3/5] (8.75ns)   --->   "%p_wr_resp205 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1690 'writeresp' 'p_wr_resp205' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 181 <SV = 45> <Delay = 8.75>
ST_181 : Operation 1691 [2/5] (8.75ns)   --->   "%p_wr_resp205 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1691 'writeresp' 'p_wr_resp205' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 182 <SV = 46> <Delay = 8.75>
ST_182 : Operation 1692 [1/5] (8.75ns)   --->   "%p_wr_resp205 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1692 'writeresp' 'p_wr_resp205' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 1693 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_16) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 1693 'specregionend' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1694 [1/1] (0.00ns)   --->   "%or_ln22_9 = or i11 %empty_10, 10" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1694 'or' 'or_ln22_9' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1695 [1/1] (1.76ns)   --->   "br label %12" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1695 'br' <Predicate = true> <Delay = 1.76>

State 183 <SV = 47> <Delay = 2.96>
ST_183 : Operation 1696 [1/1] (0.00ns)   --->   "%j_0_10 = phi i12 [ 0, %i_cycle9 ], [ %add_ln25_10, %j_cycle10 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1696 'phi' 'j_0_10' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1697 [1/1] (1.99ns)   --->   "%icmp_ln25_10 = icmp eq i12 %j_0_10, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1697 'icmp' 'icmp_ln25_10' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1698 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 1698 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1699 [1/1] (1.54ns)   --->   "%add_ln25_10 = add i12 %j_0_10, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1699 'add' 'add_ln25_10' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1700 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_10, label %i_cycle10, label %j_cycle10" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1700 'br' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1701 [1/1] (0.00ns)   --->   "%tmp_146 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_9, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1701 'partselect' 'tmp_146' <Predicate = (!icmp_ln25_10)> <Delay = 0.00>
ST_183 : Operation 1702 [1/1] (0.00ns)   --->   "%tmp_147 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_146, i12 %j_0_10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1702 'bitconcatenate' 'tmp_147' <Predicate = (!icmp_ln25_10)> <Delay = 0.00>
ST_183 : Operation 1703 [1/1] (0.00ns)   --->   "%zext_ln27_31 = zext i22 %tmp_147 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1703 'zext' 'zext_ln27_31' <Predicate = (!icmp_ln25_10)> <Delay = 0.00>
ST_183 : Operation 1704 [1/1] (2.49ns)   --->   "%add_ln27_15 = add i31 %zext_ln27_31, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1704 'add' 'add_ln27_15' <Predicate = (!icmp_ln25_10)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 48> <Delay = 8.75>
ST_184 : Operation 1705 [1/1] (0.00ns)   --->   "%zext_ln27_32 = zext i31 %add_ln27_15 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1705 'zext' 'zext_ln27_32' <Predicate = (!icmp_ln25_10)> <Delay = 0.00>
ST_184 : Operation 1706 [1/1] (0.00ns)   --->   "%gmem_addr_30 = getelementptr i32* %gmem, i64 %zext_ln27_32" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1706 'getelementptr' 'gmem_addr_30' <Predicate = (!icmp_ln25_10)> <Delay = 0.00>
ST_184 : Operation 1707 [1/1] (2.49ns)   --->   "%add_ln28_10 = add i31 %zext_ln27_31, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1707 'add' 'add_ln28_10' <Predicate = (!icmp_ln25_10)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1708 [7/7] (8.75ns)   --->   "%gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1708 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln25_10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 185 <SV = 49> <Delay = 8.75>
ST_185 : Operation 1709 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i31 %add_ln28_10 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1709 'zext' 'zext_ln28_10' <Predicate = (!icmp_ln25_10)> <Delay = 0.00>
ST_185 : Operation 1710 [1/1] (0.00ns)   --->   "%gmem_addr_31 = getelementptr i32* %gmem, i64 %zext_ln28_10" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1710 'getelementptr' 'gmem_addr_31' <Predicate = (!icmp_ln25_10)> <Delay = 0.00>
ST_185 : Operation 1711 [6/7] (8.75ns)   --->   "%gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1711 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln25_10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 1712 [7/7] (8.75ns)   --->   "%gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1712 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln25_10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 186 <SV = 50> <Delay = 8.75>
ST_186 : Operation 1713 [5/7] (8.75ns)   --->   "%gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1713 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln25_10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 1714 [6/7] (8.75ns)   --->   "%gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1714 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln25_10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 187 <SV = 51> <Delay = 8.75>
ST_187 : Operation 1715 [4/7] (8.75ns)   --->   "%gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1715 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln25_10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 1716 [5/7] (8.75ns)   --->   "%gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1716 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln25_10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 188 <SV = 52> <Delay = 8.75>
ST_188 : Operation 1717 [3/7] (8.75ns)   --->   "%gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1717 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln25_10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 1718 [4/7] (8.75ns)   --->   "%gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1718 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln25_10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 189 <SV = 53> <Delay = 8.75>
ST_189 : Operation 1719 [2/7] (8.75ns)   --->   "%gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1719 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln25_10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 1720 [3/7] (8.75ns)   --->   "%gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1720 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln25_10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 190 <SV = 54> <Delay = 8.75>
ST_190 : Operation 1721 [1/7] (8.75ns)   --->   "%gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1721 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln25_10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 1722 [2/7] (8.75ns)   --->   "%gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1722 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln25_10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 191 <SV = 55> <Delay = 8.75>
ST_191 : Operation 1723 [1/1] (8.75ns)   --->   "%gmem_addr_30_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_30)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1723 'read' 'gmem_addr_30_read' <Predicate = (!icmp_ln25_10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 1724 [1/7] (8.75ns)   --->   "%gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1724 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln25_10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 192 <SV = 56> <Delay = 8.75>
ST_192 : Operation 1725 [1/1] (2.49ns)   --->   "%add_ln32_10 = add i31 %zext_ln27_31, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1725 'add' 'add_ln32_10' <Predicate = (!icmp_ln25_10)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1726 [1/1] (8.75ns)   --->   "%gmem_addr_31_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_31)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1726 'read' 'gmem_addr_31_read' <Predicate = (!icmp_ln25_10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 193 <SV = 57> <Delay = 8.75>
ST_193 : Operation 1727 [1/1] (0.00ns)   --->   "%zext_ln32_11 = zext i31 %add_ln32_10 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1727 'zext' 'zext_ln32_11' <Predicate = (!icmp_ln25_10)> <Delay = 0.00>
ST_193 : Operation 1728 [1/1] (0.00ns)   --->   "%gmem_addr_32 = getelementptr i32* %gmem, i64 %zext_ln32_11" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1728 'getelementptr' 'gmem_addr_32' <Predicate = (!icmp_ln25_10)> <Delay = 0.00>
ST_193 : Operation 1729 [1/1] (8.51ns)   --->   "%mul_ln30_10 = mul nsw i32 %gmem_addr_30_read, %gmem_addr_31_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 1729 'mul' 'mul_ln30_10' <Predicate = (!icmp_ln25_10)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1730 [1/1] (8.75ns)   --->   "%gmem_addr_32_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_32, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1730 'writereq' 'gmem_addr_32_req' <Predicate = (!icmp_ln25_10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 194 <SV = 58> <Delay = 8.75>
ST_194 : Operation 1731 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_32, i32 %mul_ln30_10, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1731 'write' <Predicate = (!icmp_ln25_10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 59> <Delay = 8.75>
ST_195 : Operation 1732 [5/5] (8.75ns)   --->   "%gmem_addr_32_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_32)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1732 'writeresp' 'gmem_addr_32_resp' <Predicate = (!icmp_ln25_10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 196 <SV = 60> <Delay = 8.75>
ST_196 : Operation 1733 [4/5] (8.75ns)   --->   "%gmem_addr_32_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_32)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1733 'writeresp' 'gmem_addr_32_resp' <Predicate = (!icmp_ln25_10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 197 <SV = 61> <Delay = 8.75>
ST_197 : Operation 1734 [3/5] (8.75ns)   --->   "%gmem_addr_32_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_32)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1734 'writeresp' 'gmem_addr_32_resp' <Predicate = (!icmp_ln25_10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 198 <SV = 62> <Delay = 8.75>
ST_198 : Operation 1735 [2/5] (8.75ns)   --->   "%gmem_addr_32_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_32)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1735 'writeresp' 'gmem_addr_32_resp' <Predicate = (!icmp_ln25_10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 199 <SV = 63> <Delay = 8.75>
ST_199 : Operation 1736 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1736 'specloopname' <Predicate = (!icmp_ln25_10)> <Delay = 0.00>
ST_199 : Operation 1737 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1737 'specregionbegin' 'tmp_21' <Predicate = (!icmp_ln25_10)> <Delay = 0.00>
ST_199 : Operation 1738 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 1738 'specpipeline' <Predicate = (!icmp_ln25_10)> <Delay = 0.00>
ST_199 : Operation 1739 [1/5] (8.75ns)   --->   "%gmem_addr_32_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_32)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1739 'writeresp' 'gmem_addr_32_resp' <Predicate = (!icmp_ln25_10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 1740 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_21) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 1740 'specregionend' 'empty_41' <Predicate = (!icmp_ln25_10)> <Delay = 0.00>
ST_199 : Operation 1741 [1/1] (0.00ns)   --->   "br label %12" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1741 'br' <Predicate = (!icmp_ln25_10)> <Delay = 0.00>

State 200 <SV = 48> <Delay = 2.49>
ST_200 : Operation 1742 [1/1] (0.00ns)   --->   "%or_ln22_10 = or i11 %empty_10, 11" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1742 'or' 'or_ln22_10' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 1743 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1743 'specregionbegin' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 1744 [1/1] (0.00ns)   --->   "%tmp_145 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_10, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1744 'bitconcatenate' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 1745 [1/1] (0.00ns)   --->   "%zext_ln27_30 = zext i22 %tmp_145 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1745 'zext' 'zext_ln27_30' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 1746 [1/1] (2.49ns)   --->   "%add_ln32_11 = add i31 %zext_ln27_30, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1746 'add' 'add_ln32_11' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 49> <Delay = 8.75>
ST_201 : Operation 1747 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_18) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 1747 'specregionend' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1748 [1/1] (0.00ns)   --->   "%zext_ln25_5 = zext i22 %tmp_145 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1748 'zext' 'zext_ln25_5' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1749 [1/1] (0.00ns)   --->   "%zext_ln32_10 = zext i31 %add_ln32_11 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1749 'zext' 'zext_ln32_10' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1750 [1/1] (0.00ns)   --->   "%gmem_addr_35 = getelementptr i32* %gmem, i64 %zext_ln32_10" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1750 'getelementptr' 'gmem_addr_35' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1751 [1/1] (8.75ns)   --->   "%p_wr_req206 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_35, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1751 'writereq' 'p_wr_req206' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 1752 [1/1] (1.76ns)   --->   "br label %13" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1752 'br' <Predicate = true> <Delay = 1.76>

State 202 <SV = 50> <Delay = 4.74>
ST_202 : Operation 1753 [1/1] (0.00ns)   --->   "%j_0_11 = phi i12 [ 0, %i_cycle10 ], [ %add_ln25_11, %j_cycle11 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1753 'phi' 'j_0_11' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 1754 [1/1] (1.99ns)   --->   "%icmp_ln25_11 = icmp eq i12 %j_0_11, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1754 'icmp' 'icmp_ln25_11' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1755 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 1755 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 1756 [1/1] (1.54ns)   --->   "%add_ln25_11 = add i12 %j_0_11, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1756 'add' 'add_ln25_11' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1757 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_11, label %i_cycle11, label %j_cycle11" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1757 'br' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 1758 [1/1] (0.00ns)   --->   "%zext_ln27_33 = zext i12 %j_0_11 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1758 'zext' 'zext_ln27_33' <Predicate = (!icmp_ln25_11)> <Delay = 0.00>
ST_202 : Operation 1759 [1/1] (2.25ns)   --->   "%add_ln27_16 = add i23 %zext_ln25_5, %zext_ln27_33" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1759 'add' 'add_ln27_16' <Predicate = (!icmp_ln25_11)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1760 [1/1] (0.00ns)   --->   "%zext_ln27_34 = zext i23 %add_ln27_16 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1760 'zext' 'zext_ln27_34' <Predicate = (!icmp_ln25_11)> <Delay = 0.00>
ST_202 : Operation 1761 [1/1] (2.49ns)   --->   "%add_ln27_17 = add i31 %zext_ln27_34, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1761 'add' 'add_ln27_17' <Predicate = (!icmp_ln25_11)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 51> <Delay = 8.75>
ST_203 : Operation 1762 [1/1] (0.00ns)   --->   "%zext_ln27_35 = zext i31 %add_ln27_17 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1762 'zext' 'zext_ln27_35' <Predicate = (!icmp_ln25_11)> <Delay = 0.00>
ST_203 : Operation 1763 [1/1] (0.00ns)   --->   "%gmem_addr_33 = getelementptr i32* %gmem, i64 %zext_ln27_35" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1763 'getelementptr' 'gmem_addr_33' <Predicate = (!icmp_ln25_11)> <Delay = 0.00>
ST_203 : Operation 1764 [1/1] (2.49ns)   --->   "%add_ln28_11 = add i31 %zext_ln27_34, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1764 'add' 'add_ln28_11' <Predicate = (!icmp_ln25_11)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1765 [7/7] (8.75ns)   --->   "%gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1765 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln25_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 204 <SV = 52> <Delay = 8.75>
ST_204 : Operation 1766 [1/1] (0.00ns)   --->   "%zext_ln28_11 = zext i31 %add_ln28_11 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1766 'zext' 'zext_ln28_11' <Predicate = (!icmp_ln25_11)> <Delay = 0.00>
ST_204 : Operation 1767 [1/1] (0.00ns)   --->   "%gmem_addr_34 = getelementptr i32* %gmem, i64 %zext_ln28_11" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1767 'getelementptr' 'gmem_addr_34' <Predicate = (!icmp_ln25_11)> <Delay = 0.00>
ST_204 : Operation 1768 [6/7] (8.75ns)   --->   "%gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1768 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln25_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_204 : Operation 1769 [7/7] (8.75ns)   --->   "%gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1769 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln25_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 205 <SV = 53> <Delay = 8.75>
ST_205 : Operation 1770 [5/7] (8.75ns)   --->   "%gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1770 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln25_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_205 : Operation 1771 [6/7] (8.75ns)   --->   "%gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1771 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln25_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 206 <SV = 54> <Delay = 8.75>
ST_206 : Operation 1772 [4/7] (8.75ns)   --->   "%gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1772 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln25_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_206 : Operation 1773 [5/7] (8.75ns)   --->   "%gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1773 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln25_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 207 <SV = 55> <Delay = 8.75>
ST_207 : Operation 1774 [3/7] (8.75ns)   --->   "%gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1774 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln25_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_207 : Operation 1775 [4/7] (8.75ns)   --->   "%gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1775 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln25_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 208 <SV = 56> <Delay = 8.75>
ST_208 : Operation 1776 [2/7] (8.75ns)   --->   "%gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1776 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln25_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_208 : Operation 1777 [3/7] (8.75ns)   --->   "%gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1777 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln25_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 209 <SV = 57> <Delay = 8.75>
ST_209 : Operation 1778 [1/7] (8.75ns)   --->   "%gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1778 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln25_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_209 : Operation 1779 [2/7] (8.75ns)   --->   "%gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1779 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln25_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 210 <SV = 58> <Delay = 8.75>
ST_210 : Operation 1780 [1/1] (8.75ns)   --->   "%gmem_addr_33_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_33)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1780 'read' 'gmem_addr_33_read' <Predicate = (!icmp_ln25_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_210 : Operation 1781 [1/7] (8.75ns)   --->   "%gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1781 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln25_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 211 <SV = 59> <Delay = 8.75>
ST_211 : Operation 1782 [1/1] (8.75ns)   --->   "%gmem_addr_34_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_34)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1782 'read' 'gmem_addr_34_read' <Predicate = (!icmp_ln25_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 212 <SV = 60> <Delay = 8.51>
ST_212 : Operation 1783 [1/1] (8.51ns)   --->   "%mul_ln30_11 = mul nsw i32 %gmem_addr_34_read, %gmem_addr_33_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 1783 'mul' 'mul_ln30_11' <Predicate = (!icmp_ln25_11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 61> <Delay = 8.75>
ST_213 : Operation 1784 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1784 'specloopname' <Predicate = (!icmp_ln25_11)> <Delay = 0.00>
ST_213 : Operation 1785 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1785 'specregionbegin' 'tmp_23' <Predicate = (!icmp_ln25_11)> <Delay = 0.00>
ST_213 : Operation 1786 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 1786 'specpipeline' <Predicate = (!icmp_ln25_11)> <Delay = 0.00>
ST_213 : Operation 1787 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_35, i32 %mul_ln30_11, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1787 'write' <Predicate = (!icmp_ln25_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_213 : Operation 1788 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_23) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 1788 'specregionend' 'empty_44' <Predicate = (!icmp_ln25_11)> <Delay = 0.00>
ST_213 : Operation 1789 [1/1] (0.00ns)   --->   "br label %13" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1789 'br' <Predicate = (!icmp_ln25_11)> <Delay = 0.00>

State 214 <SV = 51> <Delay = 8.75>
ST_214 : Operation 1790 [5/5] (8.75ns)   --->   "%p_wr_resp207 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_35)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1790 'writeresp' 'p_wr_resp207' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_214 : Operation 1791 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1791 'specregionbegin' 'tmp_22' <Predicate = true> <Delay = 0.00>

State 215 <SV = 52> <Delay = 8.75>
ST_215 : Operation 1792 [4/5] (8.75ns)   --->   "%p_wr_resp207 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_35)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1792 'writeresp' 'p_wr_resp207' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 216 <SV = 53> <Delay = 8.75>
ST_216 : Operation 1793 [3/5] (8.75ns)   --->   "%p_wr_resp207 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_35)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1793 'writeresp' 'p_wr_resp207' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 217 <SV = 54> <Delay = 8.75>
ST_217 : Operation 1794 [2/5] (8.75ns)   --->   "%p_wr_resp207 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_35)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1794 'writeresp' 'p_wr_resp207' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 218 <SV = 55> <Delay = 8.75>
ST_218 : Operation 1795 [1/5] (8.75ns)   --->   "%p_wr_resp207 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_35)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1795 'writeresp' 'p_wr_resp207' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_218 : Operation 1796 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_20) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 1796 'specregionend' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1797 [1/1] (0.00ns)   --->   "%or_ln22_11 = or i11 %empty_10, 12" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1797 'or' 'or_ln22_11' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1798 [1/1] (1.76ns)   --->   "br label %14" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1798 'br' <Predicate = true> <Delay = 1.76>

State 219 <SV = 56> <Delay = 2.96>
ST_219 : Operation 1799 [1/1] (0.00ns)   --->   "%j_0_12 = phi i12 [ 0, %i_cycle11 ], [ %add_ln25_12, %j_cycle12 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1799 'phi' 'j_0_12' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1800 [1/1] (1.99ns)   --->   "%icmp_ln25_12 = icmp eq i12 %j_0_12, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1800 'icmp' 'icmp_ln25_12' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1801 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 1801 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1802 [1/1] (1.54ns)   --->   "%add_ln25_12 = add i12 %j_0_12, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1802 'add' 'add_ln25_12' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1803 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_12, label %i_cycle12, label %j_cycle12" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1803 'br' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1804 [1/1] (0.00ns)   --->   "%tmp_149 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_11, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1804 'partselect' 'tmp_149' <Predicate = (!icmp_ln25_12)> <Delay = 0.00>
ST_219 : Operation 1805 [1/1] (0.00ns)   --->   "%tmp_150 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_149, i12 %j_0_12)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1805 'bitconcatenate' 'tmp_150' <Predicate = (!icmp_ln25_12)> <Delay = 0.00>
ST_219 : Operation 1806 [1/1] (0.00ns)   --->   "%zext_ln27_37 = zext i22 %tmp_150 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1806 'zext' 'zext_ln27_37' <Predicate = (!icmp_ln25_12)> <Delay = 0.00>
ST_219 : Operation 1807 [1/1] (2.49ns)   --->   "%add_ln27_18 = add i31 %zext_ln27_37, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1807 'add' 'add_ln27_18' <Predicate = (!icmp_ln25_12)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 57> <Delay = 8.75>
ST_220 : Operation 1808 [1/1] (0.00ns)   --->   "%zext_ln27_38 = zext i31 %add_ln27_18 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1808 'zext' 'zext_ln27_38' <Predicate = (!icmp_ln25_12)> <Delay = 0.00>
ST_220 : Operation 1809 [1/1] (0.00ns)   --->   "%gmem_addr_36 = getelementptr i32* %gmem, i64 %zext_ln27_38" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1809 'getelementptr' 'gmem_addr_36' <Predicate = (!icmp_ln25_12)> <Delay = 0.00>
ST_220 : Operation 1810 [1/1] (2.49ns)   --->   "%add_ln28_12 = add i31 %zext_ln27_37, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1810 'add' 'add_ln28_12' <Predicate = (!icmp_ln25_12)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1811 [7/7] (8.75ns)   --->   "%gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1811 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln25_12)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 221 <SV = 58> <Delay = 8.75>
ST_221 : Operation 1812 [1/1] (0.00ns)   --->   "%zext_ln28_12 = zext i31 %add_ln28_12 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1812 'zext' 'zext_ln28_12' <Predicate = (!icmp_ln25_12)> <Delay = 0.00>
ST_221 : Operation 1813 [1/1] (0.00ns)   --->   "%gmem_addr_37 = getelementptr i32* %gmem, i64 %zext_ln28_12" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1813 'getelementptr' 'gmem_addr_37' <Predicate = (!icmp_ln25_12)> <Delay = 0.00>
ST_221 : Operation 1814 [6/7] (8.75ns)   --->   "%gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1814 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln25_12)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_221 : Operation 1815 [7/7] (8.75ns)   --->   "%gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1815 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln25_12)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 222 <SV = 59> <Delay = 8.75>
ST_222 : Operation 1816 [5/7] (8.75ns)   --->   "%gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1816 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln25_12)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_222 : Operation 1817 [6/7] (8.75ns)   --->   "%gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1817 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln25_12)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 223 <SV = 60> <Delay = 8.75>
ST_223 : Operation 1818 [4/7] (8.75ns)   --->   "%gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1818 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln25_12)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_223 : Operation 1819 [5/7] (8.75ns)   --->   "%gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1819 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln25_12)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 224 <SV = 61> <Delay = 8.75>
ST_224 : Operation 1820 [3/7] (8.75ns)   --->   "%gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1820 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln25_12)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_224 : Operation 1821 [4/7] (8.75ns)   --->   "%gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1821 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln25_12)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 225 <SV = 62> <Delay = 8.75>
ST_225 : Operation 1822 [2/7] (8.75ns)   --->   "%gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1822 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln25_12)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_225 : Operation 1823 [3/7] (8.75ns)   --->   "%gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1823 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln25_12)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 226 <SV = 63> <Delay = 8.75>
ST_226 : Operation 1824 [1/7] (8.75ns)   --->   "%gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1824 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln25_12)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_226 : Operation 1825 [2/7] (8.75ns)   --->   "%gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1825 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln25_12)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 227 <SV = 64> <Delay = 8.75>
ST_227 : Operation 1826 [1/1] (8.75ns)   --->   "%gmem_addr_36_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_36)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1826 'read' 'gmem_addr_36_read' <Predicate = (!icmp_ln25_12)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_227 : Operation 1827 [1/7] (8.75ns)   --->   "%gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1827 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln25_12)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 228 <SV = 65> <Delay = 8.75>
ST_228 : Operation 1828 [1/1] (2.49ns)   --->   "%add_ln32_12 = add i31 %zext_ln27_37, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1828 'add' 'add_ln32_12' <Predicate = (!icmp_ln25_12)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1829 [1/1] (8.75ns)   --->   "%gmem_addr_37_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_37)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1829 'read' 'gmem_addr_37_read' <Predicate = (!icmp_ln25_12)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 229 <SV = 66> <Delay = 8.75>
ST_229 : Operation 1830 [1/1] (0.00ns)   --->   "%zext_ln32_13 = zext i31 %add_ln32_12 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1830 'zext' 'zext_ln32_13' <Predicate = (!icmp_ln25_12)> <Delay = 0.00>
ST_229 : Operation 1831 [1/1] (0.00ns)   --->   "%gmem_addr_38 = getelementptr i32* %gmem, i64 %zext_ln32_13" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1831 'getelementptr' 'gmem_addr_38' <Predicate = (!icmp_ln25_12)> <Delay = 0.00>
ST_229 : Operation 1832 [1/1] (8.51ns)   --->   "%mul_ln30_12 = mul nsw i32 %gmem_addr_36_read, %gmem_addr_37_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 1832 'mul' 'mul_ln30_12' <Predicate = (!icmp_ln25_12)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1833 [1/1] (8.75ns)   --->   "%gmem_addr_38_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_38, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1833 'writereq' 'gmem_addr_38_req' <Predicate = (!icmp_ln25_12)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 230 <SV = 67> <Delay = 8.75>
ST_230 : Operation 1834 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_38, i32 %mul_ln30_12, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1834 'write' <Predicate = (!icmp_ln25_12)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 231 <SV = 68> <Delay = 8.75>
ST_231 : Operation 1835 [5/5] (8.75ns)   --->   "%gmem_addr_38_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_38)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1835 'writeresp' 'gmem_addr_38_resp' <Predicate = (!icmp_ln25_12)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 232 <SV = 69> <Delay = 8.75>
ST_232 : Operation 1836 [4/5] (8.75ns)   --->   "%gmem_addr_38_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_38)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1836 'writeresp' 'gmem_addr_38_resp' <Predicate = (!icmp_ln25_12)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 233 <SV = 70> <Delay = 8.75>
ST_233 : Operation 1837 [3/5] (8.75ns)   --->   "%gmem_addr_38_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_38)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1837 'writeresp' 'gmem_addr_38_resp' <Predicate = (!icmp_ln25_12)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 234 <SV = 71> <Delay = 8.75>
ST_234 : Operation 1838 [2/5] (8.75ns)   --->   "%gmem_addr_38_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_38)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1838 'writeresp' 'gmem_addr_38_resp' <Predicate = (!icmp_ln25_12)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 235 <SV = 72> <Delay = 8.75>
ST_235 : Operation 1839 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1839 'specloopname' <Predicate = (!icmp_ln25_12)> <Delay = 0.00>
ST_235 : Operation 1840 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1840 'specregionbegin' 'tmp_25' <Predicate = (!icmp_ln25_12)> <Delay = 0.00>
ST_235 : Operation 1841 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 1841 'specpipeline' <Predicate = (!icmp_ln25_12)> <Delay = 0.00>
ST_235 : Operation 1842 [1/5] (8.75ns)   --->   "%gmem_addr_38_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_38)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1842 'writeresp' 'gmem_addr_38_resp' <Predicate = (!icmp_ln25_12)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_235 : Operation 1843 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_25) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 1843 'specregionend' 'empty_47' <Predicate = (!icmp_ln25_12)> <Delay = 0.00>
ST_235 : Operation 1844 [1/1] (0.00ns)   --->   "br label %14" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1844 'br' <Predicate = (!icmp_ln25_12)> <Delay = 0.00>

State 236 <SV = 57> <Delay = 2.49>
ST_236 : Operation 1845 [1/1] (0.00ns)   --->   "%or_ln22_12 = or i11 %empty_10, 13" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1845 'or' 'or_ln22_12' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 1846 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1846 'specregionbegin' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 1847 [1/1] (0.00ns)   --->   "%tmp_148 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_12, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1847 'bitconcatenate' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 1848 [1/1] (0.00ns)   --->   "%zext_ln27_36 = zext i22 %tmp_148 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1848 'zext' 'zext_ln27_36' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 1849 [1/1] (2.49ns)   --->   "%add_ln32_13 = add i31 %zext_ln27_36, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1849 'add' 'add_ln32_13' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 58> <Delay = 8.75>
ST_237 : Operation 1850 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_22) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 1850 'specregionend' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 1851 [1/1] (0.00ns)   --->   "%zext_ln25_6 = zext i22 %tmp_148 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1851 'zext' 'zext_ln25_6' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 1852 [1/1] (0.00ns)   --->   "%zext_ln32_12 = zext i31 %add_ln32_13 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1852 'zext' 'zext_ln32_12' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 1853 [1/1] (0.00ns)   --->   "%gmem_addr_41 = getelementptr i32* %gmem, i64 %zext_ln32_12" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1853 'getelementptr' 'gmem_addr_41' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 1854 [1/1] (8.75ns)   --->   "%p_wr_req208 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_41, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1854 'writereq' 'p_wr_req208' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_237 : Operation 1855 [1/1] (1.76ns)   --->   "br label %15" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1855 'br' <Predicate = true> <Delay = 1.76>

State 238 <SV = 59> <Delay = 4.74>
ST_238 : Operation 1856 [1/1] (0.00ns)   --->   "%j_0_13 = phi i12 [ 0, %i_cycle12 ], [ %add_ln25_13, %j_cycle13 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1856 'phi' 'j_0_13' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 1857 [1/1] (1.99ns)   --->   "%icmp_ln25_13 = icmp eq i12 %j_0_13, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1857 'icmp' 'icmp_ln25_13' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 1858 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 1858 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 1859 [1/1] (1.54ns)   --->   "%add_ln25_13 = add i12 %j_0_13, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1859 'add' 'add_ln25_13' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 1860 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_13, label %i_cycle13, label %j_cycle13" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1860 'br' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 1861 [1/1] (0.00ns)   --->   "%zext_ln27_39 = zext i12 %j_0_13 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1861 'zext' 'zext_ln27_39' <Predicate = (!icmp_ln25_13)> <Delay = 0.00>
ST_238 : Operation 1862 [1/1] (2.25ns)   --->   "%add_ln27_19 = add i23 %zext_ln25_6, %zext_ln27_39" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1862 'add' 'add_ln27_19' <Predicate = (!icmp_ln25_13)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 1863 [1/1] (0.00ns)   --->   "%zext_ln27_40 = zext i23 %add_ln27_19 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1863 'zext' 'zext_ln27_40' <Predicate = (!icmp_ln25_13)> <Delay = 0.00>
ST_238 : Operation 1864 [1/1] (2.49ns)   --->   "%add_ln27_20 = add i31 %zext_ln27_40, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1864 'add' 'add_ln27_20' <Predicate = (!icmp_ln25_13)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 60> <Delay = 8.75>
ST_239 : Operation 1865 [1/1] (0.00ns)   --->   "%zext_ln27_41 = zext i31 %add_ln27_20 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1865 'zext' 'zext_ln27_41' <Predicate = (!icmp_ln25_13)> <Delay = 0.00>
ST_239 : Operation 1866 [1/1] (0.00ns)   --->   "%gmem_addr_39 = getelementptr i32* %gmem, i64 %zext_ln27_41" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1866 'getelementptr' 'gmem_addr_39' <Predicate = (!icmp_ln25_13)> <Delay = 0.00>
ST_239 : Operation 1867 [1/1] (2.49ns)   --->   "%add_ln28_13 = add i31 %zext_ln27_40, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1867 'add' 'add_ln28_13' <Predicate = (!icmp_ln25_13)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 1868 [7/7] (8.75ns)   --->   "%gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1868 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln25_13)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 240 <SV = 61> <Delay = 8.75>
ST_240 : Operation 1869 [1/1] (0.00ns)   --->   "%zext_ln28_13 = zext i31 %add_ln28_13 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1869 'zext' 'zext_ln28_13' <Predicate = (!icmp_ln25_13)> <Delay = 0.00>
ST_240 : Operation 1870 [1/1] (0.00ns)   --->   "%gmem_addr_40 = getelementptr i32* %gmem, i64 %zext_ln28_13" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1870 'getelementptr' 'gmem_addr_40' <Predicate = (!icmp_ln25_13)> <Delay = 0.00>
ST_240 : Operation 1871 [6/7] (8.75ns)   --->   "%gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1871 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln25_13)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_240 : Operation 1872 [7/7] (8.75ns)   --->   "%gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_40, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1872 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln25_13)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 241 <SV = 62> <Delay = 8.75>
ST_241 : Operation 1873 [5/7] (8.75ns)   --->   "%gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1873 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln25_13)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_241 : Operation 1874 [6/7] (8.75ns)   --->   "%gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_40, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1874 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln25_13)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 242 <SV = 63> <Delay = 8.75>
ST_242 : Operation 1875 [4/7] (8.75ns)   --->   "%gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1875 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln25_13)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_242 : Operation 1876 [5/7] (8.75ns)   --->   "%gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_40, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1876 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln25_13)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 243 <SV = 64> <Delay = 8.75>
ST_243 : Operation 1877 [3/7] (8.75ns)   --->   "%gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1877 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln25_13)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_243 : Operation 1878 [4/7] (8.75ns)   --->   "%gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_40, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1878 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln25_13)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 244 <SV = 65> <Delay = 8.75>
ST_244 : Operation 1879 [2/7] (8.75ns)   --->   "%gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1879 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln25_13)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_244 : Operation 1880 [3/7] (8.75ns)   --->   "%gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_40, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1880 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln25_13)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 245 <SV = 66> <Delay = 8.75>
ST_245 : Operation 1881 [1/7] (8.75ns)   --->   "%gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1881 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln25_13)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_245 : Operation 1882 [2/7] (8.75ns)   --->   "%gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_40, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1882 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln25_13)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 246 <SV = 67> <Delay = 8.75>
ST_246 : Operation 1883 [1/1] (8.75ns)   --->   "%gmem_addr_39_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_39)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1883 'read' 'gmem_addr_39_read' <Predicate = (!icmp_ln25_13)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_246 : Operation 1884 [1/7] (8.75ns)   --->   "%gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_40, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1884 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln25_13)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 247 <SV = 68> <Delay = 8.75>
ST_247 : Operation 1885 [1/1] (8.75ns)   --->   "%gmem_addr_40_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_40)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1885 'read' 'gmem_addr_40_read' <Predicate = (!icmp_ln25_13)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 248 <SV = 69> <Delay = 8.51>
ST_248 : Operation 1886 [1/1] (8.51ns)   --->   "%mul_ln30_13 = mul nsw i32 %gmem_addr_40_read, %gmem_addr_39_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 1886 'mul' 'mul_ln30_13' <Predicate = (!icmp_ln25_13)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 70> <Delay = 8.75>
ST_249 : Operation 1887 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1887 'specloopname' <Predicate = (!icmp_ln25_13)> <Delay = 0.00>
ST_249 : Operation 1888 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1888 'specregionbegin' 'tmp_27' <Predicate = (!icmp_ln25_13)> <Delay = 0.00>
ST_249 : Operation 1889 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 1889 'specpipeline' <Predicate = (!icmp_ln25_13)> <Delay = 0.00>
ST_249 : Operation 1890 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_41, i32 %mul_ln30_13, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1890 'write' <Predicate = (!icmp_ln25_13)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_249 : Operation 1891 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_27) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 1891 'specregionend' 'empty_50' <Predicate = (!icmp_ln25_13)> <Delay = 0.00>
ST_249 : Operation 1892 [1/1] (0.00ns)   --->   "br label %15" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1892 'br' <Predicate = (!icmp_ln25_13)> <Delay = 0.00>

State 250 <SV = 60> <Delay = 8.75>
ST_250 : Operation 1893 [5/5] (8.75ns)   --->   "%p_wr_resp209 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_41)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1893 'writeresp' 'p_wr_resp209' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_250 : Operation 1894 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1894 'specregionbegin' 'tmp_26' <Predicate = true> <Delay = 0.00>

State 251 <SV = 61> <Delay = 8.75>
ST_251 : Operation 1895 [4/5] (8.75ns)   --->   "%p_wr_resp209 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_41)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1895 'writeresp' 'p_wr_resp209' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 252 <SV = 62> <Delay = 8.75>
ST_252 : Operation 1896 [3/5] (8.75ns)   --->   "%p_wr_resp209 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_41)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1896 'writeresp' 'p_wr_resp209' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 253 <SV = 63> <Delay = 8.75>
ST_253 : Operation 1897 [2/5] (8.75ns)   --->   "%p_wr_resp209 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_41)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1897 'writeresp' 'p_wr_resp209' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 254 <SV = 64> <Delay = 8.75>
ST_254 : Operation 1898 [1/5] (8.75ns)   --->   "%p_wr_resp209 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_41)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1898 'writeresp' 'p_wr_resp209' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_254 : Operation 1899 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_24) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 1899 'specregionend' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 1900 [1/1] (0.00ns)   --->   "%or_ln22_13 = or i11 %empty_10, 14" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1900 'or' 'or_ln22_13' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 1901 [1/1] (1.76ns)   --->   "br label %16" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1901 'br' <Predicate = true> <Delay = 1.76>

State 255 <SV = 65> <Delay = 2.96>
ST_255 : Operation 1902 [1/1] (0.00ns)   --->   "%j_0_14 = phi i12 [ 0, %i_cycle13 ], [ %add_ln25_14, %j_cycle14 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1902 'phi' 'j_0_14' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 1903 [1/1] (1.99ns)   --->   "%icmp_ln25_14 = icmp eq i12 %j_0_14, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1903 'icmp' 'icmp_ln25_14' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 1904 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 1904 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 1905 [1/1] (1.54ns)   --->   "%add_ln25_14 = add i12 %j_0_14, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1905 'add' 'add_ln25_14' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 1906 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_14, label %i_cycle14, label %j_cycle14" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1906 'br' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 1907 [1/1] (0.00ns)   --->   "%tmp_152 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_13, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1907 'partselect' 'tmp_152' <Predicate = (!icmp_ln25_14)> <Delay = 0.00>
ST_255 : Operation 1908 [1/1] (0.00ns)   --->   "%tmp_153 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_152, i12 %j_0_14)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1908 'bitconcatenate' 'tmp_153' <Predicate = (!icmp_ln25_14)> <Delay = 0.00>
ST_255 : Operation 1909 [1/1] (0.00ns)   --->   "%zext_ln27_43 = zext i22 %tmp_153 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1909 'zext' 'zext_ln27_43' <Predicate = (!icmp_ln25_14)> <Delay = 0.00>
ST_255 : Operation 1910 [1/1] (2.49ns)   --->   "%add_ln27_21 = add i31 %zext_ln27_43, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1910 'add' 'add_ln27_21' <Predicate = (!icmp_ln25_14)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 66> <Delay = 8.75>
ST_256 : Operation 1911 [1/1] (0.00ns)   --->   "%zext_ln27_44 = zext i31 %add_ln27_21 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1911 'zext' 'zext_ln27_44' <Predicate = (!icmp_ln25_14)> <Delay = 0.00>
ST_256 : Operation 1912 [1/1] (0.00ns)   --->   "%gmem_addr_42 = getelementptr i32* %gmem, i64 %zext_ln27_44" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1912 'getelementptr' 'gmem_addr_42' <Predicate = (!icmp_ln25_14)> <Delay = 0.00>
ST_256 : Operation 1913 [1/1] (2.49ns)   --->   "%add_ln28_14 = add i31 %zext_ln27_43, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1913 'add' 'add_ln28_14' <Predicate = (!icmp_ln25_14)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 1914 [7/7] (8.75ns)   --->   "%gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1914 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln25_14)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 257 <SV = 67> <Delay = 8.75>
ST_257 : Operation 1915 [1/1] (0.00ns)   --->   "%zext_ln28_14 = zext i31 %add_ln28_14 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1915 'zext' 'zext_ln28_14' <Predicate = (!icmp_ln25_14)> <Delay = 0.00>
ST_257 : Operation 1916 [1/1] (0.00ns)   --->   "%gmem_addr_43 = getelementptr i32* %gmem, i64 %zext_ln28_14" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1916 'getelementptr' 'gmem_addr_43' <Predicate = (!icmp_ln25_14)> <Delay = 0.00>
ST_257 : Operation 1917 [6/7] (8.75ns)   --->   "%gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1917 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln25_14)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_257 : Operation 1918 [7/7] (8.75ns)   --->   "%gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_43, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1918 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln25_14)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 258 <SV = 68> <Delay = 8.75>
ST_258 : Operation 1919 [5/7] (8.75ns)   --->   "%gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1919 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln25_14)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_258 : Operation 1920 [6/7] (8.75ns)   --->   "%gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_43, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1920 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln25_14)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 259 <SV = 69> <Delay = 8.75>
ST_259 : Operation 1921 [4/7] (8.75ns)   --->   "%gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1921 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln25_14)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_259 : Operation 1922 [5/7] (8.75ns)   --->   "%gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_43, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1922 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln25_14)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 260 <SV = 70> <Delay = 8.75>
ST_260 : Operation 1923 [3/7] (8.75ns)   --->   "%gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1923 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln25_14)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_260 : Operation 1924 [4/7] (8.75ns)   --->   "%gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_43, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1924 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln25_14)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 261 <SV = 71> <Delay = 8.75>
ST_261 : Operation 1925 [2/7] (8.75ns)   --->   "%gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1925 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln25_14)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_261 : Operation 1926 [3/7] (8.75ns)   --->   "%gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_43, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1926 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln25_14)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 262 <SV = 72> <Delay = 8.75>
ST_262 : Operation 1927 [1/7] (8.75ns)   --->   "%gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1927 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln25_14)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_262 : Operation 1928 [2/7] (8.75ns)   --->   "%gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_43, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1928 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln25_14)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 263 <SV = 73> <Delay = 8.75>
ST_263 : Operation 1929 [1/1] (8.75ns)   --->   "%gmem_addr_42_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_42)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1929 'read' 'gmem_addr_42_read' <Predicate = (!icmp_ln25_14)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_263 : Operation 1930 [1/7] (8.75ns)   --->   "%gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_43, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1930 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln25_14)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 264 <SV = 74> <Delay = 8.75>
ST_264 : Operation 1931 [1/1] (2.49ns)   --->   "%add_ln32_14 = add i31 %zext_ln27_43, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1931 'add' 'add_ln32_14' <Predicate = (!icmp_ln25_14)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 1932 [1/1] (8.75ns)   --->   "%gmem_addr_43_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_43)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1932 'read' 'gmem_addr_43_read' <Predicate = (!icmp_ln25_14)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 265 <SV = 75> <Delay = 8.75>
ST_265 : Operation 1933 [1/1] (0.00ns)   --->   "%zext_ln32_15 = zext i31 %add_ln32_14 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1933 'zext' 'zext_ln32_15' <Predicate = (!icmp_ln25_14)> <Delay = 0.00>
ST_265 : Operation 1934 [1/1] (0.00ns)   --->   "%gmem_addr_44 = getelementptr i32* %gmem, i64 %zext_ln32_15" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1934 'getelementptr' 'gmem_addr_44' <Predicate = (!icmp_ln25_14)> <Delay = 0.00>
ST_265 : Operation 1935 [1/1] (8.51ns)   --->   "%mul_ln30_14 = mul nsw i32 %gmem_addr_42_read, %gmem_addr_43_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 1935 'mul' 'mul_ln30_14' <Predicate = (!icmp_ln25_14)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 1936 [1/1] (8.75ns)   --->   "%gmem_addr_44_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_44, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1936 'writereq' 'gmem_addr_44_req' <Predicate = (!icmp_ln25_14)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 266 <SV = 76> <Delay = 8.75>
ST_266 : Operation 1937 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_44, i32 %mul_ln30_14, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1937 'write' <Predicate = (!icmp_ln25_14)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 267 <SV = 77> <Delay = 8.75>
ST_267 : Operation 1938 [5/5] (8.75ns)   --->   "%gmem_addr_44_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_44)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1938 'writeresp' 'gmem_addr_44_resp' <Predicate = (!icmp_ln25_14)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 268 <SV = 78> <Delay = 8.75>
ST_268 : Operation 1939 [4/5] (8.75ns)   --->   "%gmem_addr_44_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_44)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1939 'writeresp' 'gmem_addr_44_resp' <Predicate = (!icmp_ln25_14)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 269 <SV = 79> <Delay = 8.75>
ST_269 : Operation 1940 [3/5] (8.75ns)   --->   "%gmem_addr_44_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_44)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1940 'writeresp' 'gmem_addr_44_resp' <Predicate = (!icmp_ln25_14)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 270 <SV = 80> <Delay = 8.75>
ST_270 : Operation 1941 [2/5] (8.75ns)   --->   "%gmem_addr_44_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_44)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1941 'writeresp' 'gmem_addr_44_resp' <Predicate = (!icmp_ln25_14)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 271 <SV = 81> <Delay = 8.75>
ST_271 : Operation 1942 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1942 'specloopname' <Predicate = (!icmp_ln25_14)> <Delay = 0.00>
ST_271 : Operation 1943 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1943 'specregionbegin' 'tmp_29' <Predicate = (!icmp_ln25_14)> <Delay = 0.00>
ST_271 : Operation 1944 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 1944 'specpipeline' <Predicate = (!icmp_ln25_14)> <Delay = 0.00>
ST_271 : Operation 1945 [1/5] (8.75ns)   --->   "%gmem_addr_44_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_44)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1945 'writeresp' 'gmem_addr_44_resp' <Predicate = (!icmp_ln25_14)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_271 : Operation 1946 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_29) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 1946 'specregionend' 'empty_53' <Predicate = (!icmp_ln25_14)> <Delay = 0.00>
ST_271 : Operation 1947 [1/1] (0.00ns)   --->   "br label %16" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1947 'br' <Predicate = (!icmp_ln25_14)> <Delay = 0.00>

State 272 <SV = 66> <Delay = 2.49>
ST_272 : Operation 1948 [1/1] (0.00ns)   --->   "%or_ln22_14 = or i11 %empty_10, 15" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1948 'or' 'or_ln22_14' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1949 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1949 'specregionbegin' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1950 [1/1] (0.00ns)   --->   "%tmp_151 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_14, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1950 'bitconcatenate' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1951 [1/1] (0.00ns)   --->   "%zext_ln27_42 = zext i22 %tmp_151 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1951 'zext' 'zext_ln27_42' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1952 [1/1] (2.49ns)   --->   "%add_ln32_15 = add i31 %zext_ln27_42, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1952 'add' 'add_ln32_15' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 67> <Delay = 8.75>
ST_273 : Operation 1953 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_26) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 1953 'specregionend' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 1954 [1/1] (0.00ns)   --->   "%zext_ln25_7 = zext i22 %tmp_151 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1954 'zext' 'zext_ln25_7' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 1955 [1/1] (0.00ns)   --->   "%zext_ln32_14 = zext i31 %add_ln32_15 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1955 'zext' 'zext_ln32_14' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 1956 [1/1] (0.00ns)   --->   "%gmem_addr_47 = getelementptr i32* %gmem, i64 %zext_ln32_14" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1956 'getelementptr' 'gmem_addr_47' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 1957 [1/1] (8.75ns)   --->   "%p_wr_req210 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_47, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1957 'writereq' 'p_wr_req210' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_273 : Operation 1958 [1/1] (1.76ns)   --->   "br label %17" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1958 'br' <Predicate = true> <Delay = 1.76>

State 274 <SV = 68> <Delay = 4.74>
ST_274 : Operation 1959 [1/1] (0.00ns)   --->   "%j_0_15 = phi i12 [ 0, %i_cycle14 ], [ %add_ln25_15, %j_cycle15 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1959 'phi' 'j_0_15' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 1960 [1/1] (1.99ns)   --->   "%icmp_ln25_15 = icmp eq i12 %j_0_15, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1960 'icmp' 'icmp_ln25_15' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 1961 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 1961 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 1962 [1/1] (1.54ns)   --->   "%add_ln25_15 = add i12 %j_0_15, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1962 'add' 'add_ln25_15' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 1963 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_15, label %i_cycle15, label %j_cycle15" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1963 'br' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 1964 [1/1] (0.00ns)   --->   "%zext_ln27_45 = zext i12 %j_0_15 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1964 'zext' 'zext_ln27_45' <Predicate = (!icmp_ln25_15)> <Delay = 0.00>
ST_274 : Operation 1965 [1/1] (2.25ns)   --->   "%add_ln27_22 = add i23 %zext_ln25_7, %zext_ln27_45" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1965 'add' 'add_ln27_22' <Predicate = (!icmp_ln25_15)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 1966 [1/1] (0.00ns)   --->   "%zext_ln27_46 = zext i23 %add_ln27_22 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1966 'zext' 'zext_ln27_46' <Predicate = (!icmp_ln25_15)> <Delay = 0.00>
ST_274 : Operation 1967 [1/1] (2.49ns)   --->   "%add_ln27_23 = add i31 %zext_ln27_46, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1967 'add' 'add_ln27_23' <Predicate = (!icmp_ln25_15)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 1968 [1/1] (2.49ns)   --->   "%add_ln28_15 = add i31 %zext_ln27_46, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1968 'add' 'add_ln28_15' <Predicate = (!icmp_ln25_15)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 69> <Delay = 8.75>
ST_275 : Operation 1969 [1/1] (0.00ns)   --->   "%zext_ln27_47 = zext i31 %add_ln27_23 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1969 'zext' 'zext_ln27_47' <Predicate = (!icmp_ln25_15)> <Delay = 0.00>
ST_275 : Operation 1970 [1/1] (0.00ns)   --->   "%gmem_addr_45 = getelementptr i32* %gmem, i64 %zext_ln27_47" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1970 'getelementptr' 'gmem_addr_45' <Predicate = (!icmp_ln25_15)> <Delay = 0.00>
ST_275 : Operation 1971 [7/7] (8.75ns)   --->   "%gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1971 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln25_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 276 <SV = 70> <Delay = 8.75>
ST_276 : Operation 1972 [1/1] (0.00ns)   --->   "%zext_ln28_15 = zext i31 %add_ln28_15 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1972 'zext' 'zext_ln28_15' <Predicate = (!icmp_ln25_15)> <Delay = 0.00>
ST_276 : Operation 1973 [1/1] (0.00ns)   --->   "%gmem_addr_46 = getelementptr i32* %gmem, i64 %zext_ln28_15" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1973 'getelementptr' 'gmem_addr_46' <Predicate = (!icmp_ln25_15)> <Delay = 0.00>
ST_276 : Operation 1974 [6/7] (8.75ns)   --->   "%gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1974 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln25_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_276 : Operation 1975 [7/7] (8.75ns)   --->   "%gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_46, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1975 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln25_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 277 <SV = 71> <Delay = 8.75>
ST_277 : Operation 1976 [5/7] (8.75ns)   --->   "%gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1976 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln25_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_277 : Operation 1977 [6/7] (8.75ns)   --->   "%gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_46, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1977 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln25_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 278 <SV = 72> <Delay = 8.75>
ST_278 : Operation 1978 [4/7] (8.75ns)   --->   "%gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1978 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln25_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_278 : Operation 1979 [5/7] (8.75ns)   --->   "%gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_46, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1979 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln25_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 279 <SV = 73> <Delay = 8.75>
ST_279 : Operation 1980 [3/7] (8.75ns)   --->   "%gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1980 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln25_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_279 : Operation 1981 [4/7] (8.75ns)   --->   "%gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_46, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1981 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln25_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 280 <SV = 74> <Delay = 8.75>
ST_280 : Operation 1982 [2/7] (8.75ns)   --->   "%gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1982 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln25_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_280 : Operation 1983 [3/7] (8.75ns)   --->   "%gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_46, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1983 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln25_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 281 <SV = 75> <Delay = 8.75>
ST_281 : Operation 1984 [1/7] (8.75ns)   --->   "%gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1984 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln25_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_281 : Operation 1985 [2/7] (8.75ns)   --->   "%gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_46, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1985 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln25_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 282 <SV = 76> <Delay = 8.75>
ST_282 : Operation 1986 [1/1] (8.75ns)   --->   "%gmem_addr_45_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_45)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 1986 'read' 'gmem_addr_45_read' <Predicate = (!icmp_ln25_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_282 : Operation 1987 [1/7] (8.75ns)   --->   "%gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_46, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1987 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln25_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 283 <SV = 77> <Delay = 8.75>
ST_283 : Operation 1988 [1/1] (8.75ns)   --->   "%gmem_addr_46_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_46)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 1988 'read' 'gmem_addr_46_read' <Predicate = (!icmp_ln25_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 284 <SV = 78> <Delay = 8.51>
ST_284 : Operation 1989 [1/1] (8.51ns)   --->   "%mul_ln30_15 = mul nsw i32 %gmem_addr_46_read, %gmem_addr_45_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 1989 'mul' 'mul_ln30_15' <Predicate = (!icmp_ln25_15)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 79> <Delay = 8.75>
ST_285 : Operation 1990 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1990 'specloopname' <Predicate = (!icmp_ln25_15)> <Delay = 0.00>
ST_285 : Operation 1991 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1991 'specregionbegin' 'tmp_31' <Predicate = (!icmp_ln25_15)> <Delay = 0.00>
ST_285 : Operation 1992 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 1992 'specpipeline' <Predicate = (!icmp_ln25_15)> <Delay = 0.00>
ST_285 : Operation 1993 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_47, i32 %mul_ln30_15, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1993 'write' <Predicate = (!icmp_ln25_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_285 : Operation 1994 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_31) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 1994 'specregionend' 'empty_56' <Predicate = (!icmp_ln25_15)> <Delay = 0.00>
ST_285 : Operation 1995 [1/1] (0.00ns)   --->   "br label %17" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 1995 'br' <Predicate = (!icmp_ln25_15)> <Delay = 0.00>

State 286 <SV = 69> <Delay = 8.75>
ST_286 : Operation 1996 [5/5] (8.75ns)   --->   "%p_wr_resp211 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_47)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1996 'writeresp' 'p_wr_resp211' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_286 : Operation 1997 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 1997 'specregionbegin' 'tmp_30' <Predicate = true> <Delay = 0.00>

State 287 <SV = 70> <Delay = 8.75>
ST_287 : Operation 1998 [4/5] (8.75ns)   --->   "%p_wr_resp211 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_47)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1998 'writeresp' 'p_wr_resp211' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 288 <SV = 71> <Delay = 8.75>
ST_288 : Operation 1999 [3/5] (8.75ns)   --->   "%p_wr_resp211 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_47)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 1999 'writeresp' 'p_wr_resp211' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 289 <SV = 72> <Delay = 8.75>
ST_289 : Operation 2000 [2/5] (8.75ns)   --->   "%p_wr_resp211 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_47)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2000 'writeresp' 'p_wr_resp211' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 290 <SV = 73> <Delay = 8.75>
ST_290 : Operation 2001 [1/5] (8.75ns)   --->   "%p_wr_resp211 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_47)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2001 'writeresp' 'p_wr_resp211' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_290 : Operation 2002 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_28) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 2002 'specregionend' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 2003 [1/1] (0.00ns)   --->   "%or_ln22_15 = or i11 %empty_10, 16" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2003 'or' 'or_ln22_15' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 2004 [1/1] (1.76ns)   --->   "br label %18" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2004 'br' <Predicate = true> <Delay = 1.76>

State 291 <SV = 74> <Delay = 2.96>
ST_291 : Operation 2005 [1/1] (0.00ns)   --->   "%j_0_16 = phi i12 [ 0, %i_cycle15 ], [ %add_ln25_16, %j_cycle16 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2005 'phi' 'j_0_16' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 2006 [1/1] (1.99ns)   --->   "%icmp_ln25_16 = icmp eq i12 %j_0_16, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2006 'icmp' 'icmp_ln25_16' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 2007 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 2007 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 2008 [1/1] (1.54ns)   --->   "%add_ln25_16 = add i12 %j_0_16, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2008 'add' 'add_ln25_16' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 2009 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_16, label %i_cycle16, label %j_cycle16" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2009 'br' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 2010 [1/1] (0.00ns)   --->   "%tmp_155 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_15, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2010 'partselect' 'tmp_155' <Predicate = (!icmp_ln25_16)> <Delay = 0.00>
ST_291 : Operation 2011 [1/1] (0.00ns)   --->   "%tmp_156 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_155, i12 %j_0_16)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2011 'bitconcatenate' 'tmp_156' <Predicate = (!icmp_ln25_16)> <Delay = 0.00>
ST_291 : Operation 2012 [1/1] (0.00ns)   --->   "%zext_ln27_49 = zext i22 %tmp_156 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2012 'zext' 'zext_ln27_49' <Predicate = (!icmp_ln25_16)> <Delay = 0.00>
ST_291 : Operation 2013 [1/1] (2.49ns)   --->   "%add_ln27_24 = add i31 %zext_ln27_49, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2013 'add' 'add_ln27_24' <Predicate = (!icmp_ln25_16)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 75> <Delay = 8.75>
ST_292 : Operation 2014 [1/1] (0.00ns)   --->   "%zext_ln27_50 = zext i31 %add_ln27_24 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2014 'zext' 'zext_ln27_50' <Predicate = (!icmp_ln25_16)> <Delay = 0.00>
ST_292 : Operation 2015 [1/1] (0.00ns)   --->   "%gmem_addr_48 = getelementptr i32* %gmem, i64 %zext_ln27_50" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2015 'getelementptr' 'gmem_addr_48' <Predicate = (!icmp_ln25_16)> <Delay = 0.00>
ST_292 : Operation 2016 [1/1] (2.49ns)   --->   "%add_ln28_16 = add i31 %zext_ln27_49, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2016 'add' 'add_ln28_16' <Predicate = (!icmp_ln25_16)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 2017 [7/7] (8.75ns)   --->   "%gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2017 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln25_16)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 293 <SV = 76> <Delay = 8.75>
ST_293 : Operation 2018 [1/1] (0.00ns)   --->   "%zext_ln28_16 = zext i31 %add_ln28_16 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2018 'zext' 'zext_ln28_16' <Predicate = (!icmp_ln25_16)> <Delay = 0.00>
ST_293 : Operation 2019 [1/1] (0.00ns)   --->   "%gmem_addr_49 = getelementptr i32* %gmem, i64 %zext_ln28_16" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2019 'getelementptr' 'gmem_addr_49' <Predicate = (!icmp_ln25_16)> <Delay = 0.00>
ST_293 : Operation 2020 [6/7] (8.75ns)   --->   "%gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2020 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln25_16)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_293 : Operation 2021 [7/7] (8.75ns)   --->   "%gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_49, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2021 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln25_16)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 294 <SV = 77> <Delay = 8.75>
ST_294 : Operation 2022 [5/7] (8.75ns)   --->   "%gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2022 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln25_16)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_294 : Operation 2023 [6/7] (8.75ns)   --->   "%gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_49, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2023 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln25_16)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 295 <SV = 78> <Delay = 8.75>
ST_295 : Operation 2024 [4/7] (8.75ns)   --->   "%gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2024 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln25_16)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_295 : Operation 2025 [5/7] (8.75ns)   --->   "%gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_49, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2025 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln25_16)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 296 <SV = 79> <Delay = 8.75>
ST_296 : Operation 2026 [3/7] (8.75ns)   --->   "%gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2026 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln25_16)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_296 : Operation 2027 [4/7] (8.75ns)   --->   "%gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_49, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2027 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln25_16)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 297 <SV = 80> <Delay = 8.75>
ST_297 : Operation 2028 [2/7] (8.75ns)   --->   "%gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2028 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln25_16)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_297 : Operation 2029 [3/7] (8.75ns)   --->   "%gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_49, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2029 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln25_16)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 298 <SV = 81> <Delay = 8.75>
ST_298 : Operation 2030 [1/7] (8.75ns)   --->   "%gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2030 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln25_16)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_298 : Operation 2031 [2/7] (8.75ns)   --->   "%gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_49, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2031 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln25_16)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 299 <SV = 82> <Delay = 8.75>
ST_299 : Operation 2032 [1/1] (8.75ns)   --->   "%gmem_addr_48_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_48)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2032 'read' 'gmem_addr_48_read' <Predicate = (!icmp_ln25_16)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_299 : Operation 2033 [1/7] (8.75ns)   --->   "%gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_49, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2033 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln25_16)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 300 <SV = 83> <Delay = 8.75>
ST_300 : Operation 2034 [1/1] (2.49ns)   --->   "%add_ln32_16 = add i31 %zext_ln27_49, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2034 'add' 'add_ln32_16' <Predicate = (!icmp_ln25_16)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 2035 [1/1] (8.75ns)   --->   "%gmem_addr_49_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_49)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2035 'read' 'gmem_addr_49_read' <Predicate = (!icmp_ln25_16)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 301 <SV = 84> <Delay = 8.75>
ST_301 : Operation 2036 [1/1] (0.00ns)   --->   "%zext_ln32_17 = zext i31 %add_ln32_16 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2036 'zext' 'zext_ln32_17' <Predicate = (!icmp_ln25_16)> <Delay = 0.00>
ST_301 : Operation 2037 [1/1] (0.00ns)   --->   "%gmem_addr_50 = getelementptr i32* %gmem, i64 %zext_ln32_17" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2037 'getelementptr' 'gmem_addr_50' <Predicate = (!icmp_ln25_16)> <Delay = 0.00>
ST_301 : Operation 2038 [1/1] (8.51ns)   --->   "%mul_ln30_16 = mul nsw i32 %gmem_addr_48_read, %gmem_addr_49_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 2038 'mul' 'mul_ln30_16' <Predicate = (!icmp_ln25_16)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 2039 [1/1] (8.75ns)   --->   "%gmem_addr_50_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_50, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2039 'writereq' 'gmem_addr_50_req' <Predicate = (!icmp_ln25_16)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 302 <SV = 85> <Delay = 8.75>
ST_302 : Operation 2040 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_50, i32 %mul_ln30_16, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2040 'write' <Predicate = (!icmp_ln25_16)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 303 <SV = 86> <Delay = 8.75>
ST_303 : Operation 2041 [5/5] (8.75ns)   --->   "%gmem_addr_50_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_50)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2041 'writeresp' 'gmem_addr_50_resp' <Predicate = (!icmp_ln25_16)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 304 <SV = 87> <Delay = 8.75>
ST_304 : Operation 2042 [4/5] (8.75ns)   --->   "%gmem_addr_50_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_50)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2042 'writeresp' 'gmem_addr_50_resp' <Predicate = (!icmp_ln25_16)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 305 <SV = 88> <Delay = 8.75>
ST_305 : Operation 2043 [3/5] (8.75ns)   --->   "%gmem_addr_50_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_50)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2043 'writeresp' 'gmem_addr_50_resp' <Predicate = (!icmp_ln25_16)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 306 <SV = 89> <Delay = 8.75>
ST_306 : Operation 2044 [2/5] (8.75ns)   --->   "%gmem_addr_50_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_50)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2044 'writeresp' 'gmem_addr_50_resp' <Predicate = (!icmp_ln25_16)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 307 <SV = 90> <Delay = 8.75>
ST_307 : Operation 2045 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2045 'specloopname' <Predicate = (!icmp_ln25_16)> <Delay = 0.00>
ST_307 : Operation 2046 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2046 'specregionbegin' 'tmp_33' <Predicate = (!icmp_ln25_16)> <Delay = 0.00>
ST_307 : Operation 2047 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 2047 'specpipeline' <Predicate = (!icmp_ln25_16)> <Delay = 0.00>
ST_307 : Operation 2048 [1/5] (8.75ns)   --->   "%gmem_addr_50_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_50)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2048 'writeresp' 'gmem_addr_50_resp' <Predicate = (!icmp_ln25_16)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_307 : Operation 2049 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_33) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 2049 'specregionend' 'empty_59' <Predicate = (!icmp_ln25_16)> <Delay = 0.00>
ST_307 : Operation 2050 [1/1] (0.00ns)   --->   "br label %18" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2050 'br' <Predicate = (!icmp_ln25_16)> <Delay = 0.00>

State 308 <SV = 75> <Delay = 2.49>
ST_308 : Operation 2051 [1/1] (0.00ns)   --->   "%or_ln22_16 = or i11 %empty_10, 17" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2051 'or' 'or_ln22_16' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 2052 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2052 'specregionbegin' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 2053 [1/1] (0.00ns)   --->   "%tmp_154 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_16, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2053 'bitconcatenate' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 2054 [1/1] (0.00ns)   --->   "%zext_ln27_48 = zext i22 %tmp_154 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2054 'zext' 'zext_ln27_48' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 2055 [1/1] (2.49ns)   --->   "%add_ln32_17 = add i31 %zext_ln27_48, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2055 'add' 'add_ln32_17' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 76> <Delay = 8.75>
ST_309 : Operation 2056 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_30) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 2056 'specregionend' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 2057 [1/1] (0.00ns)   --->   "%zext_ln25_8 = zext i22 %tmp_154 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2057 'zext' 'zext_ln25_8' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 2058 [1/1] (0.00ns)   --->   "%zext_ln32_16 = zext i31 %add_ln32_17 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2058 'zext' 'zext_ln32_16' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 2059 [1/1] (0.00ns)   --->   "%gmem_addr_53 = getelementptr i32* %gmem, i64 %zext_ln32_16" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2059 'getelementptr' 'gmem_addr_53' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 2060 [1/1] (8.75ns)   --->   "%p_wr_req212 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_53, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2060 'writereq' 'p_wr_req212' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_309 : Operation 2061 [1/1] (1.76ns)   --->   "br label %19" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2061 'br' <Predicate = true> <Delay = 1.76>

State 310 <SV = 77> <Delay = 4.74>
ST_310 : Operation 2062 [1/1] (0.00ns)   --->   "%j_0_17 = phi i12 [ 0, %i_cycle16 ], [ %add_ln25_17, %j_cycle17 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2062 'phi' 'j_0_17' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 2063 [1/1] (1.99ns)   --->   "%icmp_ln25_17 = icmp eq i12 %j_0_17, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2063 'icmp' 'icmp_ln25_17' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 2064 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 2064 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 2065 [1/1] (1.54ns)   --->   "%add_ln25_17 = add i12 %j_0_17, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2065 'add' 'add_ln25_17' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 2066 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_17, label %i_cycle17, label %j_cycle17" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2066 'br' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 2067 [1/1] (0.00ns)   --->   "%zext_ln27_51 = zext i12 %j_0_17 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2067 'zext' 'zext_ln27_51' <Predicate = (!icmp_ln25_17)> <Delay = 0.00>
ST_310 : Operation 2068 [1/1] (2.25ns)   --->   "%add_ln27_25 = add i23 %zext_ln25_8, %zext_ln27_51" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2068 'add' 'add_ln27_25' <Predicate = (!icmp_ln25_17)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 2069 [1/1] (0.00ns)   --->   "%zext_ln27_52 = zext i23 %add_ln27_25 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2069 'zext' 'zext_ln27_52' <Predicate = (!icmp_ln25_17)> <Delay = 0.00>
ST_310 : Operation 2070 [1/1] (2.49ns)   --->   "%add_ln27_26 = add i31 %zext_ln27_52, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2070 'add' 'add_ln27_26' <Predicate = (!icmp_ln25_17)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 2071 [1/1] (2.49ns)   --->   "%add_ln28_17 = add i31 %zext_ln27_52, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2071 'add' 'add_ln28_17' <Predicate = (!icmp_ln25_17)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 78> <Delay = 8.75>
ST_311 : Operation 2072 [1/1] (0.00ns)   --->   "%zext_ln27_53 = zext i31 %add_ln27_26 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2072 'zext' 'zext_ln27_53' <Predicate = (!icmp_ln25_17)> <Delay = 0.00>
ST_311 : Operation 2073 [1/1] (0.00ns)   --->   "%gmem_addr_51 = getelementptr i32* %gmem, i64 %zext_ln27_53" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2073 'getelementptr' 'gmem_addr_51' <Predicate = (!icmp_ln25_17)> <Delay = 0.00>
ST_311 : Operation 2074 [7/7] (8.75ns)   --->   "%gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_51, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2074 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln25_17)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 312 <SV = 79> <Delay = 8.75>
ST_312 : Operation 2075 [1/1] (0.00ns)   --->   "%zext_ln28_17 = zext i31 %add_ln28_17 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2075 'zext' 'zext_ln28_17' <Predicate = (!icmp_ln25_17)> <Delay = 0.00>
ST_312 : Operation 2076 [1/1] (0.00ns)   --->   "%gmem_addr_52 = getelementptr i32* %gmem, i64 %zext_ln28_17" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2076 'getelementptr' 'gmem_addr_52' <Predicate = (!icmp_ln25_17)> <Delay = 0.00>
ST_312 : Operation 2077 [6/7] (8.75ns)   --->   "%gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_51, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2077 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln25_17)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_312 : Operation 2078 [7/7] (8.75ns)   --->   "%gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_52, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2078 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln25_17)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 313 <SV = 80> <Delay = 8.75>
ST_313 : Operation 2079 [5/7] (8.75ns)   --->   "%gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_51, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2079 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln25_17)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_313 : Operation 2080 [6/7] (8.75ns)   --->   "%gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_52, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2080 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln25_17)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 314 <SV = 81> <Delay = 8.75>
ST_314 : Operation 2081 [4/7] (8.75ns)   --->   "%gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_51, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2081 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln25_17)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_314 : Operation 2082 [5/7] (8.75ns)   --->   "%gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_52, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2082 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln25_17)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 315 <SV = 82> <Delay = 8.75>
ST_315 : Operation 2083 [3/7] (8.75ns)   --->   "%gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_51, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2083 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln25_17)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_315 : Operation 2084 [4/7] (8.75ns)   --->   "%gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_52, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2084 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln25_17)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 316 <SV = 83> <Delay = 8.75>
ST_316 : Operation 2085 [2/7] (8.75ns)   --->   "%gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_51, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2085 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln25_17)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_316 : Operation 2086 [3/7] (8.75ns)   --->   "%gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_52, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2086 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln25_17)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 317 <SV = 84> <Delay = 8.75>
ST_317 : Operation 2087 [1/7] (8.75ns)   --->   "%gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_51, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2087 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln25_17)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_317 : Operation 2088 [2/7] (8.75ns)   --->   "%gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_52, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2088 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln25_17)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 318 <SV = 85> <Delay = 8.75>
ST_318 : Operation 2089 [1/1] (8.75ns)   --->   "%gmem_addr_51_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_51)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2089 'read' 'gmem_addr_51_read' <Predicate = (!icmp_ln25_17)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_318 : Operation 2090 [1/7] (8.75ns)   --->   "%gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_52, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2090 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln25_17)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 319 <SV = 86> <Delay = 8.75>
ST_319 : Operation 2091 [1/1] (8.75ns)   --->   "%gmem_addr_52_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_52)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2091 'read' 'gmem_addr_52_read' <Predicate = (!icmp_ln25_17)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 320 <SV = 87> <Delay = 8.51>
ST_320 : Operation 2092 [1/1] (8.51ns)   --->   "%mul_ln30_17 = mul nsw i32 %gmem_addr_52_read, %gmem_addr_51_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 2092 'mul' 'mul_ln30_17' <Predicate = (!icmp_ln25_17)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 88> <Delay = 8.75>
ST_321 : Operation 2093 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2093 'specloopname' <Predicate = (!icmp_ln25_17)> <Delay = 0.00>
ST_321 : Operation 2094 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2094 'specregionbegin' 'tmp_35' <Predicate = (!icmp_ln25_17)> <Delay = 0.00>
ST_321 : Operation 2095 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 2095 'specpipeline' <Predicate = (!icmp_ln25_17)> <Delay = 0.00>
ST_321 : Operation 2096 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_53, i32 %mul_ln30_17, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2096 'write' <Predicate = (!icmp_ln25_17)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_321 : Operation 2097 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_35) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 2097 'specregionend' 'empty_62' <Predicate = (!icmp_ln25_17)> <Delay = 0.00>
ST_321 : Operation 2098 [1/1] (0.00ns)   --->   "br label %19" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2098 'br' <Predicate = (!icmp_ln25_17)> <Delay = 0.00>

State 322 <SV = 78> <Delay = 8.75>
ST_322 : Operation 2099 [5/5] (8.75ns)   --->   "%p_wr_resp213 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_53)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2099 'writeresp' 'p_wr_resp213' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_322 : Operation 2100 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2100 'specregionbegin' 'tmp_34' <Predicate = true> <Delay = 0.00>

State 323 <SV = 79> <Delay = 8.75>
ST_323 : Operation 2101 [4/5] (8.75ns)   --->   "%p_wr_resp213 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_53)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2101 'writeresp' 'p_wr_resp213' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 324 <SV = 80> <Delay = 8.75>
ST_324 : Operation 2102 [3/5] (8.75ns)   --->   "%p_wr_resp213 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_53)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2102 'writeresp' 'p_wr_resp213' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 325 <SV = 81> <Delay = 8.75>
ST_325 : Operation 2103 [2/5] (8.75ns)   --->   "%p_wr_resp213 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_53)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2103 'writeresp' 'p_wr_resp213' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 326 <SV = 82> <Delay = 8.75>
ST_326 : Operation 2104 [1/5] (8.75ns)   --->   "%p_wr_resp213 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_53)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2104 'writeresp' 'p_wr_resp213' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_326 : Operation 2105 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_32) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 2105 'specregionend' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 2106 [1/1] (0.00ns)   --->   "%or_ln22_17 = or i11 %empty_10, 18" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2106 'or' 'or_ln22_17' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 2107 [1/1] (1.76ns)   --->   "br label %20" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2107 'br' <Predicate = true> <Delay = 1.76>

State 327 <SV = 83> <Delay = 2.96>
ST_327 : Operation 2108 [1/1] (0.00ns)   --->   "%j_0_18 = phi i12 [ 0, %i_cycle17 ], [ %add_ln25_18, %j_cycle18 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2108 'phi' 'j_0_18' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 2109 [1/1] (1.99ns)   --->   "%icmp_ln25_18 = icmp eq i12 %j_0_18, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2109 'icmp' 'icmp_ln25_18' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 2110 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 2110 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 2111 [1/1] (1.54ns)   --->   "%add_ln25_18 = add i12 %j_0_18, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2111 'add' 'add_ln25_18' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 2112 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_18, label %i_cycle18, label %j_cycle18" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2112 'br' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 2113 [1/1] (0.00ns)   --->   "%tmp_158 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_17, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2113 'partselect' 'tmp_158' <Predicate = (!icmp_ln25_18)> <Delay = 0.00>
ST_327 : Operation 2114 [1/1] (0.00ns)   --->   "%tmp_159 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_158, i12 %j_0_18)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2114 'bitconcatenate' 'tmp_159' <Predicate = (!icmp_ln25_18)> <Delay = 0.00>
ST_327 : Operation 2115 [1/1] (0.00ns)   --->   "%zext_ln27_55 = zext i22 %tmp_159 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2115 'zext' 'zext_ln27_55' <Predicate = (!icmp_ln25_18)> <Delay = 0.00>
ST_327 : Operation 2116 [1/1] (2.49ns)   --->   "%add_ln27_27 = add i31 %zext_ln27_55, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2116 'add' 'add_ln27_27' <Predicate = (!icmp_ln25_18)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 84> <Delay = 8.75>
ST_328 : Operation 2117 [1/1] (0.00ns)   --->   "%zext_ln27_56 = zext i31 %add_ln27_27 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2117 'zext' 'zext_ln27_56' <Predicate = (!icmp_ln25_18)> <Delay = 0.00>
ST_328 : Operation 2118 [1/1] (0.00ns)   --->   "%gmem_addr_54 = getelementptr i32* %gmem, i64 %zext_ln27_56" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2118 'getelementptr' 'gmem_addr_54' <Predicate = (!icmp_ln25_18)> <Delay = 0.00>
ST_328 : Operation 2119 [1/1] (2.49ns)   --->   "%add_ln28_18 = add i31 %zext_ln27_55, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2119 'add' 'add_ln28_18' <Predicate = (!icmp_ln25_18)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 2120 [7/7] (8.75ns)   --->   "%gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2120 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln25_18)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 329 <SV = 85> <Delay = 8.75>
ST_329 : Operation 2121 [1/1] (0.00ns)   --->   "%zext_ln28_18 = zext i31 %add_ln28_18 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2121 'zext' 'zext_ln28_18' <Predicate = (!icmp_ln25_18)> <Delay = 0.00>
ST_329 : Operation 2122 [1/1] (0.00ns)   --->   "%gmem_addr_55 = getelementptr i32* %gmem, i64 %zext_ln28_18" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2122 'getelementptr' 'gmem_addr_55' <Predicate = (!icmp_ln25_18)> <Delay = 0.00>
ST_329 : Operation 2123 [6/7] (8.75ns)   --->   "%gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2123 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln25_18)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_329 : Operation 2124 [7/7] (8.75ns)   --->   "%gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_55, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2124 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln25_18)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 330 <SV = 86> <Delay = 8.75>
ST_330 : Operation 2125 [5/7] (8.75ns)   --->   "%gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2125 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln25_18)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_330 : Operation 2126 [6/7] (8.75ns)   --->   "%gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_55, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2126 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln25_18)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 331 <SV = 87> <Delay = 8.75>
ST_331 : Operation 2127 [4/7] (8.75ns)   --->   "%gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2127 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln25_18)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_331 : Operation 2128 [5/7] (8.75ns)   --->   "%gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_55, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2128 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln25_18)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 332 <SV = 88> <Delay = 8.75>
ST_332 : Operation 2129 [3/7] (8.75ns)   --->   "%gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2129 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln25_18)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_332 : Operation 2130 [4/7] (8.75ns)   --->   "%gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_55, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2130 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln25_18)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 333 <SV = 89> <Delay = 8.75>
ST_333 : Operation 2131 [2/7] (8.75ns)   --->   "%gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2131 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln25_18)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_333 : Operation 2132 [3/7] (8.75ns)   --->   "%gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_55, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2132 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln25_18)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 334 <SV = 90> <Delay = 8.75>
ST_334 : Operation 2133 [1/7] (8.75ns)   --->   "%gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2133 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln25_18)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_334 : Operation 2134 [2/7] (8.75ns)   --->   "%gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_55, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2134 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln25_18)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 335 <SV = 91> <Delay = 8.75>
ST_335 : Operation 2135 [1/1] (8.75ns)   --->   "%gmem_addr_54_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_54)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2135 'read' 'gmem_addr_54_read' <Predicate = (!icmp_ln25_18)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_335 : Operation 2136 [1/7] (8.75ns)   --->   "%gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_55, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2136 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln25_18)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 336 <SV = 92> <Delay = 8.75>
ST_336 : Operation 2137 [1/1] (2.49ns)   --->   "%add_ln32_18 = add i31 %zext_ln27_55, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2137 'add' 'add_ln32_18' <Predicate = (!icmp_ln25_18)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_336 : Operation 2138 [1/1] (8.75ns)   --->   "%gmem_addr_55_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_55)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2138 'read' 'gmem_addr_55_read' <Predicate = (!icmp_ln25_18)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 337 <SV = 93> <Delay = 8.75>
ST_337 : Operation 2139 [1/1] (0.00ns)   --->   "%zext_ln32_19 = zext i31 %add_ln32_18 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2139 'zext' 'zext_ln32_19' <Predicate = (!icmp_ln25_18)> <Delay = 0.00>
ST_337 : Operation 2140 [1/1] (0.00ns)   --->   "%gmem_addr_56 = getelementptr i32* %gmem, i64 %zext_ln32_19" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2140 'getelementptr' 'gmem_addr_56' <Predicate = (!icmp_ln25_18)> <Delay = 0.00>
ST_337 : Operation 2141 [1/1] (8.51ns)   --->   "%mul_ln30_18 = mul nsw i32 %gmem_addr_54_read, %gmem_addr_55_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 2141 'mul' 'mul_ln30_18' <Predicate = (!icmp_ln25_18)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 2142 [1/1] (8.75ns)   --->   "%gmem_addr_56_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_56, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2142 'writereq' 'gmem_addr_56_req' <Predicate = (!icmp_ln25_18)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 338 <SV = 94> <Delay = 8.75>
ST_338 : Operation 2143 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_56, i32 %mul_ln30_18, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2143 'write' <Predicate = (!icmp_ln25_18)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 339 <SV = 95> <Delay = 8.75>
ST_339 : Operation 2144 [5/5] (8.75ns)   --->   "%gmem_addr_56_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_56)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2144 'writeresp' 'gmem_addr_56_resp' <Predicate = (!icmp_ln25_18)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 340 <SV = 96> <Delay = 8.75>
ST_340 : Operation 2145 [4/5] (8.75ns)   --->   "%gmem_addr_56_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_56)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2145 'writeresp' 'gmem_addr_56_resp' <Predicate = (!icmp_ln25_18)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 341 <SV = 97> <Delay = 8.75>
ST_341 : Operation 2146 [3/5] (8.75ns)   --->   "%gmem_addr_56_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_56)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2146 'writeresp' 'gmem_addr_56_resp' <Predicate = (!icmp_ln25_18)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 342 <SV = 98> <Delay = 8.75>
ST_342 : Operation 2147 [2/5] (8.75ns)   --->   "%gmem_addr_56_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_56)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2147 'writeresp' 'gmem_addr_56_resp' <Predicate = (!icmp_ln25_18)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 343 <SV = 99> <Delay = 8.75>
ST_343 : Operation 2148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2148 'specloopname' <Predicate = (!icmp_ln25_18)> <Delay = 0.00>
ST_343 : Operation 2149 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2149 'specregionbegin' 'tmp_37' <Predicate = (!icmp_ln25_18)> <Delay = 0.00>
ST_343 : Operation 2150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 2150 'specpipeline' <Predicate = (!icmp_ln25_18)> <Delay = 0.00>
ST_343 : Operation 2151 [1/5] (8.75ns)   --->   "%gmem_addr_56_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_56)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2151 'writeresp' 'gmem_addr_56_resp' <Predicate = (!icmp_ln25_18)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_343 : Operation 2152 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_37) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 2152 'specregionend' 'empty_65' <Predicate = (!icmp_ln25_18)> <Delay = 0.00>
ST_343 : Operation 2153 [1/1] (0.00ns)   --->   "br label %20" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2153 'br' <Predicate = (!icmp_ln25_18)> <Delay = 0.00>

State 344 <SV = 84> <Delay = 2.49>
ST_344 : Operation 2154 [1/1] (0.00ns)   --->   "%or_ln22_18 = or i11 %empty_10, 19" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2154 'or' 'or_ln22_18' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 2155 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2155 'specregionbegin' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 2156 [1/1] (0.00ns)   --->   "%tmp_157 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_18, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2156 'bitconcatenate' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 2157 [1/1] (0.00ns)   --->   "%zext_ln27_54 = zext i22 %tmp_157 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2157 'zext' 'zext_ln27_54' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 2158 [1/1] (2.49ns)   --->   "%add_ln32_19 = add i31 %zext_ln27_54, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2158 'add' 'add_ln32_19' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 85> <Delay = 8.75>
ST_345 : Operation 2159 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_34) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 2159 'specregionend' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 2160 [1/1] (0.00ns)   --->   "%zext_ln25_9 = zext i22 %tmp_157 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2160 'zext' 'zext_ln25_9' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 2161 [1/1] (0.00ns)   --->   "%zext_ln32_18 = zext i31 %add_ln32_19 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2161 'zext' 'zext_ln32_18' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 2162 [1/1] (0.00ns)   --->   "%gmem_addr_59 = getelementptr i32* %gmem, i64 %zext_ln32_18" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2162 'getelementptr' 'gmem_addr_59' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 2163 [1/1] (8.75ns)   --->   "%p_wr_req214 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_59, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2163 'writereq' 'p_wr_req214' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_345 : Operation 2164 [1/1] (1.76ns)   --->   "br label %21" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2164 'br' <Predicate = true> <Delay = 1.76>

State 346 <SV = 86> <Delay = 4.74>
ST_346 : Operation 2165 [1/1] (0.00ns)   --->   "%j_0_19 = phi i12 [ 0, %i_cycle18 ], [ %add_ln25_19, %j_cycle19 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2165 'phi' 'j_0_19' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 2166 [1/1] (1.99ns)   --->   "%icmp_ln25_19 = icmp eq i12 %j_0_19, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2166 'icmp' 'icmp_ln25_19' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_346 : Operation 2167 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 2167 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 2168 [1/1] (1.54ns)   --->   "%add_ln25_19 = add i12 %j_0_19, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2168 'add' 'add_ln25_19' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_346 : Operation 2169 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_19, label %i_cycle19, label %j_cycle19" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2169 'br' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 2170 [1/1] (0.00ns)   --->   "%zext_ln27_57 = zext i12 %j_0_19 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2170 'zext' 'zext_ln27_57' <Predicate = (!icmp_ln25_19)> <Delay = 0.00>
ST_346 : Operation 2171 [1/1] (2.25ns)   --->   "%add_ln27_28 = add i23 %zext_ln25_9, %zext_ln27_57" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2171 'add' 'add_ln27_28' <Predicate = (!icmp_ln25_19)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_346 : Operation 2172 [1/1] (0.00ns)   --->   "%zext_ln27_58 = zext i23 %add_ln27_28 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2172 'zext' 'zext_ln27_58' <Predicate = (!icmp_ln25_19)> <Delay = 0.00>
ST_346 : Operation 2173 [1/1] (2.49ns)   --->   "%add_ln27_29 = add i31 %zext_ln27_58, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2173 'add' 'add_ln27_29' <Predicate = (!icmp_ln25_19)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 87> <Delay = 8.75>
ST_347 : Operation 2174 [1/1] (0.00ns)   --->   "%zext_ln27_59 = zext i31 %add_ln27_29 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2174 'zext' 'zext_ln27_59' <Predicate = (!icmp_ln25_19)> <Delay = 0.00>
ST_347 : Operation 2175 [1/1] (0.00ns)   --->   "%gmem_addr_57 = getelementptr i32* %gmem, i64 %zext_ln27_59" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2175 'getelementptr' 'gmem_addr_57' <Predicate = (!icmp_ln25_19)> <Delay = 0.00>
ST_347 : Operation 2176 [1/1] (2.49ns)   --->   "%add_ln28_19 = add i31 %zext_ln27_58, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2176 'add' 'add_ln28_19' <Predicate = (!icmp_ln25_19)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 2177 [7/7] (8.75ns)   --->   "%gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2177 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln25_19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 348 <SV = 88> <Delay = 8.75>
ST_348 : Operation 2178 [1/1] (0.00ns)   --->   "%zext_ln28_19 = zext i31 %add_ln28_19 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2178 'zext' 'zext_ln28_19' <Predicate = (!icmp_ln25_19)> <Delay = 0.00>
ST_348 : Operation 2179 [1/1] (0.00ns)   --->   "%gmem_addr_58 = getelementptr i32* %gmem, i64 %zext_ln28_19" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2179 'getelementptr' 'gmem_addr_58' <Predicate = (!icmp_ln25_19)> <Delay = 0.00>
ST_348 : Operation 2180 [6/7] (8.75ns)   --->   "%gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2180 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln25_19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_348 : Operation 2181 [7/7] (8.75ns)   --->   "%gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_58, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2181 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln25_19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 349 <SV = 89> <Delay = 8.75>
ST_349 : Operation 2182 [5/7] (8.75ns)   --->   "%gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2182 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln25_19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_349 : Operation 2183 [6/7] (8.75ns)   --->   "%gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_58, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2183 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln25_19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 350 <SV = 90> <Delay = 8.75>
ST_350 : Operation 2184 [4/7] (8.75ns)   --->   "%gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2184 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln25_19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_350 : Operation 2185 [5/7] (8.75ns)   --->   "%gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_58, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2185 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln25_19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 351 <SV = 91> <Delay = 8.75>
ST_351 : Operation 2186 [3/7] (8.75ns)   --->   "%gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2186 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln25_19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_351 : Operation 2187 [4/7] (8.75ns)   --->   "%gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_58, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2187 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln25_19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 352 <SV = 92> <Delay = 8.75>
ST_352 : Operation 2188 [2/7] (8.75ns)   --->   "%gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2188 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln25_19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_352 : Operation 2189 [3/7] (8.75ns)   --->   "%gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_58, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2189 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln25_19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 353 <SV = 93> <Delay = 8.75>
ST_353 : Operation 2190 [1/7] (8.75ns)   --->   "%gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2190 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln25_19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_353 : Operation 2191 [2/7] (8.75ns)   --->   "%gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_58, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2191 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln25_19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 354 <SV = 94> <Delay = 8.75>
ST_354 : Operation 2192 [1/1] (8.75ns)   --->   "%gmem_addr_57_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_57)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2192 'read' 'gmem_addr_57_read' <Predicate = (!icmp_ln25_19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_354 : Operation 2193 [1/7] (8.75ns)   --->   "%gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_58, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2193 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln25_19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 355 <SV = 95> <Delay = 8.75>
ST_355 : Operation 2194 [1/1] (8.75ns)   --->   "%gmem_addr_58_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_58)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2194 'read' 'gmem_addr_58_read' <Predicate = (!icmp_ln25_19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 356 <SV = 96> <Delay = 8.51>
ST_356 : Operation 2195 [1/1] (8.51ns)   --->   "%mul_ln30_19 = mul nsw i32 %gmem_addr_58_read, %gmem_addr_57_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 2195 'mul' 'mul_ln30_19' <Predicate = (!icmp_ln25_19)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 97> <Delay = 8.75>
ST_357 : Operation 2196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2196 'specloopname' <Predicate = (!icmp_ln25_19)> <Delay = 0.00>
ST_357 : Operation 2197 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2197 'specregionbegin' 'tmp_39' <Predicate = (!icmp_ln25_19)> <Delay = 0.00>
ST_357 : Operation 2198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 2198 'specpipeline' <Predicate = (!icmp_ln25_19)> <Delay = 0.00>
ST_357 : Operation 2199 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_59, i32 %mul_ln30_19, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2199 'write' <Predicate = (!icmp_ln25_19)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_357 : Operation 2200 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_39) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 2200 'specregionend' 'empty_68' <Predicate = (!icmp_ln25_19)> <Delay = 0.00>
ST_357 : Operation 2201 [1/1] (0.00ns)   --->   "br label %21" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2201 'br' <Predicate = (!icmp_ln25_19)> <Delay = 0.00>

State 358 <SV = 87> <Delay = 8.75>
ST_358 : Operation 2202 [5/5] (8.75ns)   --->   "%p_wr_resp215 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_59)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2202 'writeresp' 'p_wr_resp215' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_358 : Operation 2203 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2203 'specregionbegin' 'tmp_38' <Predicate = true> <Delay = 0.00>

State 359 <SV = 88> <Delay = 8.75>
ST_359 : Operation 2204 [4/5] (8.75ns)   --->   "%p_wr_resp215 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_59)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2204 'writeresp' 'p_wr_resp215' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 360 <SV = 89> <Delay = 8.75>
ST_360 : Operation 2205 [3/5] (8.75ns)   --->   "%p_wr_resp215 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_59)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2205 'writeresp' 'p_wr_resp215' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 361 <SV = 90> <Delay = 8.75>
ST_361 : Operation 2206 [2/5] (8.75ns)   --->   "%p_wr_resp215 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_59)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2206 'writeresp' 'p_wr_resp215' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 362 <SV = 91> <Delay = 8.75>
ST_362 : Operation 2207 [1/5] (8.75ns)   --->   "%p_wr_resp215 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_59)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2207 'writeresp' 'p_wr_resp215' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_362 : Operation 2208 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_36) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 2208 'specregionend' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 2209 [1/1] (0.00ns)   --->   "%or_ln22_19 = or i11 %empty_10, 20" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2209 'or' 'or_ln22_19' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 2210 [1/1] (1.76ns)   --->   "br label %22" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2210 'br' <Predicate = true> <Delay = 1.76>

State 363 <SV = 92> <Delay = 2.96>
ST_363 : Operation 2211 [1/1] (0.00ns)   --->   "%j_0_20 = phi i12 [ 0, %i_cycle19 ], [ %add_ln25_20, %j_cycle20 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2211 'phi' 'j_0_20' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 2212 [1/1] (1.99ns)   --->   "%icmp_ln25_20 = icmp eq i12 %j_0_20, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2212 'icmp' 'icmp_ln25_20' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 2213 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 2213 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 2214 [1/1] (1.54ns)   --->   "%add_ln25_20 = add i12 %j_0_20, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2214 'add' 'add_ln25_20' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 2215 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_20, label %i_cycle20, label %j_cycle20" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2215 'br' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 2216 [1/1] (0.00ns)   --->   "%tmp_161 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_19, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2216 'partselect' 'tmp_161' <Predicate = (!icmp_ln25_20)> <Delay = 0.00>
ST_363 : Operation 2217 [1/1] (0.00ns)   --->   "%tmp_162 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_161, i12 %j_0_20)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2217 'bitconcatenate' 'tmp_162' <Predicate = (!icmp_ln25_20)> <Delay = 0.00>
ST_363 : Operation 2218 [1/1] (0.00ns)   --->   "%zext_ln27_61 = zext i22 %tmp_162 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2218 'zext' 'zext_ln27_61' <Predicate = (!icmp_ln25_20)> <Delay = 0.00>
ST_363 : Operation 2219 [1/1] (2.49ns)   --->   "%add_ln27_30 = add i31 %zext_ln27_61, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2219 'add' 'add_ln27_30' <Predicate = (!icmp_ln25_20)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 93> <Delay = 8.75>
ST_364 : Operation 2220 [1/1] (0.00ns)   --->   "%zext_ln27_62 = zext i31 %add_ln27_30 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2220 'zext' 'zext_ln27_62' <Predicate = (!icmp_ln25_20)> <Delay = 0.00>
ST_364 : Operation 2221 [1/1] (0.00ns)   --->   "%gmem_addr_60 = getelementptr i32* %gmem, i64 %zext_ln27_62" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2221 'getelementptr' 'gmem_addr_60' <Predicate = (!icmp_ln25_20)> <Delay = 0.00>
ST_364 : Operation 2222 [1/1] (2.49ns)   --->   "%add_ln28_20 = add i31 %zext_ln27_61, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2222 'add' 'add_ln28_20' <Predicate = (!icmp_ln25_20)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 2223 [7/7] (8.75ns)   --->   "%gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2223 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln25_20)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 365 <SV = 94> <Delay = 8.75>
ST_365 : Operation 2224 [1/1] (0.00ns)   --->   "%zext_ln28_20 = zext i31 %add_ln28_20 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2224 'zext' 'zext_ln28_20' <Predicate = (!icmp_ln25_20)> <Delay = 0.00>
ST_365 : Operation 2225 [1/1] (0.00ns)   --->   "%gmem_addr_61 = getelementptr i32* %gmem, i64 %zext_ln28_20" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2225 'getelementptr' 'gmem_addr_61' <Predicate = (!icmp_ln25_20)> <Delay = 0.00>
ST_365 : Operation 2226 [6/7] (8.75ns)   --->   "%gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2226 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln25_20)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_365 : Operation 2227 [7/7] (8.75ns)   --->   "%gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_61, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2227 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln25_20)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 366 <SV = 95> <Delay = 8.75>
ST_366 : Operation 2228 [5/7] (8.75ns)   --->   "%gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2228 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln25_20)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_366 : Operation 2229 [6/7] (8.75ns)   --->   "%gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_61, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2229 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln25_20)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 367 <SV = 96> <Delay = 8.75>
ST_367 : Operation 2230 [4/7] (8.75ns)   --->   "%gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2230 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln25_20)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_367 : Operation 2231 [5/7] (8.75ns)   --->   "%gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_61, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2231 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln25_20)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 368 <SV = 97> <Delay = 8.75>
ST_368 : Operation 2232 [3/7] (8.75ns)   --->   "%gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2232 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln25_20)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_368 : Operation 2233 [4/7] (8.75ns)   --->   "%gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_61, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2233 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln25_20)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 369 <SV = 98> <Delay = 8.75>
ST_369 : Operation 2234 [2/7] (8.75ns)   --->   "%gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2234 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln25_20)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_369 : Operation 2235 [3/7] (8.75ns)   --->   "%gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_61, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2235 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln25_20)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 370 <SV = 99> <Delay = 8.75>
ST_370 : Operation 2236 [1/7] (8.75ns)   --->   "%gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2236 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln25_20)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_370 : Operation 2237 [2/7] (8.75ns)   --->   "%gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_61, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2237 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln25_20)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 371 <SV = 100> <Delay = 8.75>
ST_371 : Operation 2238 [1/1] (8.75ns)   --->   "%gmem_addr_60_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_60)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2238 'read' 'gmem_addr_60_read' <Predicate = (!icmp_ln25_20)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_371 : Operation 2239 [1/7] (8.75ns)   --->   "%gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_61, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2239 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln25_20)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 372 <SV = 101> <Delay = 8.75>
ST_372 : Operation 2240 [1/1] (2.49ns)   --->   "%add_ln32_20 = add i31 %zext_ln27_61, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2240 'add' 'add_ln32_20' <Predicate = (!icmp_ln25_20)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_372 : Operation 2241 [1/1] (8.75ns)   --->   "%gmem_addr_61_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_61)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2241 'read' 'gmem_addr_61_read' <Predicate = (!icmp_ln25_20)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 373 <SV = 102> <Delay = 8.75>
ST_373 : Operation 2242 [1/1] (0.00ns)   --->   "%zext_ln32_21 = zext i31 %add_ln32_20 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2242 'zext' 'zext_ln32_21' <Predicate = (!icmp_ln25_20)> <Delay = 0.00>
ST_373 : Operation 2243 [1/1] (0.00ns)   --->   "%gmem_addr_62 = getelementptr i32* %gmem, i64 %zext_ln32_21" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2243 'getelementptr' 'gmem_addr_62' <Predicate = (!icmp_ln25_20)> <Delay = 0.00>
ST_373 : Operation 2244 [1/1] (8.51ns)   --->   "%mul_ln30_20 = mul nsw i32 %gmem_addr_60_read, %gmem_addr_61_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 2244 'mul' 'mul_ln30_20' <Predicate = (!icmp_ln25_20)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_373 : Operation 2245 [1/1] (8.75ns)   --->   "%gmem_addr_62_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_62, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2245 'writereq' 'gmem_addr_62_req' <Predicate = (!icmp_ln25_20)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 374 <SV = 103> <Delay = 8.75>
ST_374 : Operation 2246 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_62, i32 %mul_ln30_20, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2246 'write' <Predicate = (!icmp_ln25_20)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 375 <SV = 104> <Delay = 8.75>
ST_375 : Operation 2247 [5/5] (8.75ns)   --->   "%gmem_addr_62_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_62)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2247 'writeresp' 'gmem_addr_62_resp' <Predicate = (!icmp_ln25_20)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 376 <SV = 105> <Delay = 8.75>
ST_376 : Operation 2248 [4/5] (8.75ns)   --->   "%gmem_addr_62_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_62)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2248 'writeresp' 'gmem_addr_62_resp' <Predicate = (!icmp_ln25_20)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 377 <SV = 106> <Delay = 8.75>
ST_377 : Operation 2249 [3/5] (8.75ns)   --->   "%gmem_addr_62_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_62)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2249 'writeresp' 'gmem_addr_62_resp' <Predicate = (!icmp_ln25_20)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 378 <SV = 107> <Delay = 8.75>
ST_378 : Operation 2250 [2/5] (8.75ns)   --->   "%gmem_addr_62_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_62)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2250 'writeresp' 'gmem_addr_62_resp' <Predicate = (!icmp_ln25_20)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 379 <SV = 108> <Delay = 8.75>
ST_379 : Operation 2251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2251 'specloopname' <Predicate = (!icmp_ln25_20)> <Delay = 0.00>
ST_379 : Operation 2252 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2252 'specregionbegin' 'tmp_41' <Predicate = (!icmp_ln25_20)> <Delay = 0.00>
ST_379 : Operation 2253 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 2253 'specpipeline' <Predicate = (!icmp_ln25_20)> <Delay = 0.00>
ST_379 : Operation 2254 [1/5] (8.75ns)   --->   "%gmem_addr_62_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_62)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2254 'writeresp' 'gmem_addr_62_resp' <Predicate = (!icmp_ln25_20)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_379 : Operation 2255 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_41) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 2255 'specregionend' 'empty_71' <Predicate = (!icmp_ln25_20)> <Delay = 0.00>
ST_379 : Operation 2256 [1/1] (0.00ns)   --->   "br label %22" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2256 'br' <Predicate = (!icmp_ln25_20)> <Delay = 0.00>

State 380 <SV = 93> <Delay = 2.49>
ST_380 : Operation 2257 [1/1] (0.00ns)   --->   "%or_ln22_20 = or i11 %empty_10, 21" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2257 'or' 'or_ln22_20' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 2258 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2258 'specregionbegin' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 2259 [1/1] (0.00ns)   --->   "%tmp_160 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_20, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2259 'bitconcatenate' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 2260 [1/1] (0.00ns)   --->   "%zext_ln27_60 = zext i22 %tmp_160 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2260 'zext' 'zext_ln27_60' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 2261 [1/1] (2.49ns)   --->   "%add_ln32_21 = add i31 %zext_ln27_60, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2261 'add' 'add_ln32_21' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 94> <Delay = 8.75>
ST_381 : Operation 2262 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_38) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 2262 'specregionend' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 2263 [1/1] (0.00ns)   --->   "%zext_ln25_10 = zext i22 %tmp_160 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2263 'zext' 'zext_ln25_10' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 2264 [1/1] (0.00ns)   --->   "%zext_ln32_20 = zext i31 %add_ln32_21 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2264 'zext' 'zext_ln32_20' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 2265 [1/1] (0.00ns)   --->   "%gmem_addr_65 = getelementptr i32* %gmem, i64 %zext_ln32_20" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2265 'getelementptr' 'gmem_addr_65' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 2266 [1/1] (8.75ns)   --->   "%p_wr_req216 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_65, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2266 'writereq' 'p_wr_req216' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_381 : Operation 2267 [1/1] (1.76ns)   --->   "br label %23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2267 'br' <Predicate = true> <Delay = 1.76>

State 382 <SV = 95> <Delay = 4.74>
ST_382 : Operation 2268 [1/1] (0.00ns)   --->   "%j_0_21 = phi i12 [ 0, %i_cycle20 ], [ %add_ln25_21, %j_cycle21 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2268 'phi' 'j_0_21' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 2269 [1/1] (1.99ns)   --->   "%icmp_ln25_21 = icmp eq i12 %j_0_21, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2269 'icmp' 'icmp_ln25_21' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 2270 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 2270 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 2271 [1/1] (1.54ns)   --->   "%add_ln25_21 = add i12 %j_0_21, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2271 'add' 'add_ln25_21' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 2272 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_21, label %i_cycle21, label %j_cycle21" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2272 'br' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 2273 [1/1] (0.00ns)   --->   "%zext_ln27_63 = zext i12 %j_0_21 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2273 'zext' 'zext_ln27_63' <Predicate = (!icmp_ln25_21)> <Delay = 0.00>
ST_382 : Operation 2274 [1/1] (2.25ns)   --->   "%add_ln27_31 = add i23 %zext_ln25_10, %zext_ln27_63" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2274 'add' 'add_ln27_31' <Predicate = (!icmp_ln25_21)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 2275 [1/1] (0.00ns)   --->   "%zext_ln27_64 = zext i23 %add_ln27_31 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2275 'zext' 'zext_ln27_64' <Predicate = (!icmp_ln25_21)> <Delay = 0.00>
ST_382 : Operation 2276 [1/1] (2.49ns)   --->   "%add_ln27_32 = add i31 %zext_ln27_64, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2276 'add' 'add_ln27_32' <Predicate = (!icmp_ln25_21)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 383 <SV = 96> <Delay = 8.75>
ST_383 : Operation 2277 [1/1] (0.00ns)   --->   "%zext_ln27_65 = zext i31 %add_ln27_32 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2277 'zext' 'zext_ln27_65' <Predicate = (!icmp_ln25_21)> <Delay = 0.00>
ST_383 : Operation 2278 [1/1] (0.00ns)   --->   "%gmem_addr_63 = getelementptr i32* %gmem, i64 %zext_ln27_65" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2278 'getelementptr' 'gmem_addr_63' <Predicate = (!icmp_ln25_21)> <Delay = 0.00>
ST_383 : Operation 2279 [1/1] (2.49ns)   --->   "%add_ln28_21 = add i31 %zext_ln27_64, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2279 'add' 'add_ln28_21' <Predicate = (!icmp_ln25_21)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 2280 [7/7] (8.75ns)   --->   "%gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2280 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln25_21)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 384 <SV = 97> <Delay = 8.75>
ST_384 : Operation 2281 [1/1] (0.00ns)   --->   "%zext_ln28_21 = zext i31 %add_ln28_21 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2281 'zext' 'zext_ln28_21' <Predicate = (!icmp_ln25_21)> <Delay = 0.00>
ST_384 : Operation 2282 [1/1] (0.00ns)   --->   "%gmem_addr_64 = getelementptr i32* %gmem, i64 %zext_ln28_21" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2282 'getelementptr' 'gmem_addr_64' <Predicate = (!icmp_ln25_21)> <Delay = 0.00>
ST_384 : Operation 2283 [6/7] (8.75ns)   --->   "%gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2283 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln25_21)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_384 : Operation 2284 [7/7] (8.75ns)   --->   "%gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_64, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2284 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln25_21)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 385 <SV = 98> <Delay = 8.75>
ST_385 : Operation 2285 [5/7] (8.75ns)   --->   "%gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2285 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln25_21)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_385 : Operation 2286 [6/7] (8.75ns)   --->   "%gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_64, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2286 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln25_21)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 386 <SV = 99> <Delay = 8.75>
ST_386 : Operation 2287 [4/7] (8.75ns)   --->   "%gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2287 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln25_21)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_386 : Operation 2288 [5/7] (8.75ns)   --->   "%gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_64, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2288 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln25_21)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 387 <SV = 100> <Delay = 8.75>
ST_387 : Operation 2289 [3/7] (8.75ns)   --->   "%gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2289 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln25_21)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_387 : Operation 2290 [4/7] (8.75ns)   --->   "%gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_64, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2290 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln25_21)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 388 <SV = 101> <Delay = 8.75>
ST_388 : Operation 2291 [2/7] (8.75ns)   --->   "%gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2291 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln25_21)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_388 : Operation 2292 [3/7] (8.75ns)   --->   "%gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_64, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2292 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln25_21)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 389 <SV = 102> <Delay = 8.75>
ST_389 : Operation 2293 [1/7] (8.75ns)   --->   "%gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2293 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln25_21)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_389 : Operation 2294 [2/7] (8.75ns)   --->   "%gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_64, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2294 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln25_21)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 390 <SV = 103> <Delay = 8.75>
ST_390 : Operation 2295 [1/1] (8.75ns)   --->   "%gmem_addr_63_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_63)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2295 'read' 'gmem_addr_63_read' <Predicate = (!icmp_ln25_21)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_390 : Operation 2296 [1/7] (8.75ns)   --->   "%gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_64, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2296 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln25_21)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 391 <SV = 104> <Delay = 8.75>
ST_391 : Operation 2297 [1/1] (8.75ns)   --->   "%gmem_addr_64_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_64)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2297 'read' 'gmem_addr_64_read' <Predicate = (!icmp_ln25_21)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 392 <SV = 105> <Delay = 8.51>
ST_392 : Operation 2298 [1/1] (8.51ns)   --->   "%mul_ln30_21 = mul nsw i32 %gmem_addr_64_read, %gmem_addr_63_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 2298 'mul' 'mul_ln30_21' <Predicate = (!icmp_ln25_21)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 393 <SV = 106> <Delay = 8.75>
ST_393 : Operation 2299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2299 'specloopname' <Predicate = (!icmp_ln25_21)> <Delay = 0.00>
ST_393 : Operation 2300 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2300 'specregionbegin' 'tmp_43' <Predicate = (!icmp_ln25_21)> <Delay = 0.00>
ST_393 : Operation 2301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 2301 'specpipeline' <Predicate = (!icmp_ln25_21)> <Delay = 0.00>
ST_393 : Operation 2302 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_65, i32 %mul_ln30_21, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2302 'write' <Predicate = (!icmp_ln25_21)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_393 : Operation 2303 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_43) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 2303 'specregionend' 'empty_74' <Predicate = (!icmp_ln25_21)> <Delay = 0.00>
ST_393 : Operation 2304 [1/1] (0.00ns)   --->   "br label %23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2304 'br' <Predicate = (!icmp_ln25_21)> <Delay = 0.00>

State 394 <SV = 96> <Delay = 8.75>
ST_394 : Operation 2305 [5/5] (8.75ns)   --->   "%p_wr_resp217 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_65)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2305 'writeresp' 'p_wr_resp217' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_394 : Operation 2306 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2306 'specregionbegin' 'tmp_42' <Predicate = true> <Delay = 0.00>

State 395 <SV = 97> <Delay = 8.75>
ST_395 : Operation 2307 [4/5] (8.75ns)   --->   "%p_wr_resp217 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_65)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2307 'writeresp' 'p_wr_resp217' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 396 <SV = 98> <Delay = 8.75>
ST_396 : Operation 2308 [3/5] (8.75ns)   --->   "%p_wr_resp217 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_65)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2308 'writeresp' 'p_wr_resp217' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 397 <SV = 99> <Delay = 8.75>
ST_397 : Operation 2309 [2/5] (8.75ns)   --->   "%p_wr_resp217 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_65)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2309 'writeresp' 'p_wr_resp217' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 398 <SV = 100> <Delay = 8.75>
ST_398 : Operation 2310 [1/5] (8.75ns)   --->   "%p_wr_resp217 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_65)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2310 'writeresp' 'p_wr_resp217' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_398 : Operation 2311 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_40) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 2311 'specregionend' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 2312 [1/1] (0.00ns)   --->   "%or_ln22_21 = or i11 %empty_10, 22" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2312 'or' 'or_ln22_21' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 2313 [1/1] (1.76ns)   --->   "br label %24" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2313 'br' <Predicate = true> <Delay = 1.76>

State 399 <SV = 101> <Delay = 2.96>
ST_399 : Operation 2314 [1/1] (0.00ns)   --->   "%j_0_22 = phi i12 [ 0, %i_cycle21 ], [ %add_ln25_22, %j_cycle22 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2314 'phi' 'j_0_22' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 2315 [1/1] (1.99ns)   --->   "%icmp_ln25_22 = icmp eq i12 %j_0_22, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2315 'icmp' 'icmp_ln25_22' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 2316 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 2316 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 2317 [1/1] (1.54ns)   --->   "%add_ln25_22 = add i12 %j_0_22, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2317 'add' 'add_ln25_22' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 2318 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_22, label %i_cycle22, label %j_cycle22" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2318 'br' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 2319 [1/1] (0.00ns)   --->   "%tmp_164 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_21, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2319 'partselect' 'tmp_164' <Predicate = (!icmp_ln25_22)> <Delay = 0.00>
ST_399 : Operation 2320 [1/1] (0.00ns)   --->   "%tmp_165 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_164, i12 %j_0_22)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2320 'bitconcatenate' 'tmp_165' <Predicate = (!icmp_ln25_22)> <Delay = 0.00>
ST_399 : Operation 2321 [1/1] (0.00ns)   --->   "%zext_ln27_67 = zext i22 %tmp_165 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2321 'zext' 'zext_ln27_67' <Predicate = (!icmp_ln25_22)> <Delay = 0.00>
ST_399 : Operation 2322 [1/1] (2.49ns)   --->   "%add_ln27_33 = add i31 %zext_ln27_67, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2322 'add' 'add_ln27_33' <Predicate = (!icmp_ln25_22)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 400 <SV = 102> <Delay = 8.75>
ST_400 : Operation 2323 [1/1] (0.00ns)   --->   "%zext_ln27_68 = zext i31 %add_ln27_33 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2323 'zext' 'zext_ln27_68' <Predicate = (!icmp_ln25_22)> <Delay = 0.00>
ST_400 : Operation 2324 [1/1] (0.00ns)   --->   "%gmem_addr_66 = getelementptr i32* %gmem, i64 %zext_ln27_68" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2324 'getelementptr' 'gmem_addr_66' <Predicate = (!icmp_ln25_22)> <Delay = 0.00>
ST_400 : Operation 2325 [1/1] (2.49ns)   --->   "%add_ln28_22 = add i31 %zext_ln27_67, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2325 'add' 'add_ln28_22' <Predicate = (!icmp_ln25_22)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 2326 [7/7] (8.75ns)   --->   "%gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2326 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln25_22)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 401 <SV = 103> <Delay = 8.75>
ST_401 : Operation 2327 [1/1] (0.00ns)   --->   "%zext_ln28_22 = zext i31 %add_ln28_22 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2327 'zext' 'zext_ln28_22' <Predicate = (!icmp_ln25_22)> <Delay = 0.00>
ST_401 : Operation 2328 [1/1] (0.00ns)   --->   "%gmem_addr_67 = getelementptr i32* %gmem, i64 %zext_ln28_22" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2328 'getelementptr' 'gmem_addr_67' <Predicate = (!icmp_ln25_22)> <Delay = 0.00>
ST_401 : Operation 2329 [6/7] (8.75ns)   --->   "%gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2329 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln25_22)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_401 : Operation 2330 [7/7] (8.75ns)   --->   "%gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_67, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2330 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln25_22)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 402 <SV = 104> <Delay = 8.75>
ST_402 : Operation 2331 [5/7] (8.75ns)   --->   "%gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2331 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln25_22)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_402 : Operation 2332 [6/7] (8.75ns)   --->   "%gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_67, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2332 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln25_22)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 403 <SV = 105> <Delay = 8.75>
ST_403 : Operation 2333 [4/7] (8.75ns)   --->   "%gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2333 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln25_22)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_403 : Operation 2334 [5/7] (8.75ns)   --->   "%gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_67, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2334 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln25_22)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 404 <SV = 106> <Delay = 8.75>
ST_404 : Operation 2335 [3/7] (8.75ns)   --->   "%gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2335 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln25_22)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_404 : Operation 2336 [4/7] (8.75ns)   --->   "%gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_67, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2336 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln25_22)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 405 <SV = 107> <Delay = 8.75>
ST_405 : Operation 2337 [2/7] (8.75ns)   --->   "%gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2337 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln25_22)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_405 : Operation 2338 [3/7] (8.75ns)   --->   "%gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_67, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2338 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln25_22)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 406 <SV = 108> <Delay = 8.75>
ST_406 : Operation 2339 [1/7] (8.75ns)   --->   "%gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2339 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln25_22)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_406 : Operation 2340 [2/7] (8.75ns)   --->   "%gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_67, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2340 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln25_22)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 407 <SV = 109> <Delay = 8.75>
ST_407 : Operation 2341 [1/1] (8.75ns)   --->   "%gmem_addr_66_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_66)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2341 'read' 'gmem_addr_66_read' <Predicate = (!icmp_ln25_22)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_407 : Operation 2342 [1/7] (8.75ns)   --->   "%gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_67, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2342 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln25_22)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 408 <SV = 110> <Delay = 8.75>
ST_408 : Operation 2343 [1/1] (2.49ns)   --->   "%add_ln32_22 = add i31 %zext_ln27_67, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2343 'add' 'add_ln32_22' <Predicate = (!icmp_ln25_22)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_408 : Operation 2344 [1/1] (8.75ns)   --->   "%gmem_addr_67_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_67)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2344 'read' 'gmem_addr_67_read' <Predicate = (!icmp_ln25_22)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 409 <SV = 111> <Delay = 8.75>
ST_409 : Operation 2345 [1/1] (0.00ns)   --->   "%zext_ln32_23 = zext i31 %add_ln32_22 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2345 'zext' 'zext_ln32_23' <Predicate = (!icmp_ln25_22)> <Delay = 0.00>
ST_409 : Operation 2346 [1/1] (0.00ns)   --->   "%gmem_addr_68 = getelementptr i32* %gmem, i64 %zext_ln32_23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2346 'getelementptr' 'gmem_addr_68' <Predicate = (!icmp_ln25_22)> <Delay = 0.00>
ST_409 : Operation 2347 [1/1] (8.51ns)   --->   "%mul_ln30_22 = mul nsw i32 %gmem_addr_66_read, %gmem_addr_67_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 2347 'mul' 'mul_ln30_22' <Predicate = (!icmp_ln25_22)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_409 : Operation 2348 [1/1] (8.75ns)   --->   "%gmem_addr_68_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_68, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2348 'writereq' 'gmem_addr_68_req' <Predicate = (!icmp_ln25_22)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 410 <SV = 112> <Delay = 8.75>
ST_410 : Operation 2349 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_68, i32 %mul_ln30_22, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2349 'write' <Predicate = (!icmp_ln25_22)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 411 <SV = 113> <Delay = 8.75>
ST_411 : Operation 2350 [5/5] (8.75ns)   --->   "%gmem_addr_68_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_68)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2350 'writeresp' 'gmem_addr_68_resp' <Predicate = (!icmp_ln25_22)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 412 <SV = 114> <Delay = 8.75>
ST_412 : Operation 2351 [4/5] (8.75ns)   --->   "%gmem_addr_68_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_68)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2351 'writeresp' 'gmem_addr_68_resp' <Predicate = (!icmp_ln25_22)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 413 <SV = 115> <Delay = 8.75>
ST_413 : Operation 2352 [3/5] (8.75ns)   --->   "%gmem_addr_68_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_68)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2352 'writeresp' 'gmem_addr_68_resp' <Predicate = (!icmp_ln25_22)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 414 <SV = 116> <Delay = 8.75>
ST_414 : Operation 2353 [2/5] (8.75ns)   --->   "%gmem_addr_68_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_68)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2353 'writeresp' 'gmem_addr_68_resp' <Predicate = (!icmp_ln25_22)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 415 <SV = 117> <Delay = 8.75>
ST_415 : Operation 2354 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2354 'specloopname' <Predicate = (!icmp_ln25_22)> <Delay = 0.00>
ST_415 : Operation 2355 [1/1] (0.00ns)   --->   "%tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2355 'specregionbegin' 'tmp_45' <Predicate = (!icmp_ln25_22)> <Delay = 0.00>
ST_415 : Operation 2356 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 2356 'specpipeline' <Predicate = (!icmp_ln25_22)> <Delay = 0.00>
ST_415 : Operation 2357 [1/5] (8.75ns)   --->   "%gmem_addr_68_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_68)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2357 'writeresp' 'gmem_addr_68_resp' <Predicate = (!icmp_ln25_22)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_415 : Operation 2358 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_45) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 2358 'specregionend' 'empty_77' <Predicate = (!icmp_ln25_22)> <Delay = 0.00>
ST_415 : Operation 2359 [1/1] (0.00ns)   --->   "br label %24" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2359 'br' <Predicate = (!icmp_ln25_22)> <Delay = 0.00>

State 416 <SV = 102> <Delay = 2.49>
ST_416 : Operation 2360 [1/1] (0.00ns)   --->   "%or_ln22_22 = or i11 %empty_10, 23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2360 'or' 'or_ln22_22' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 2361 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2361 'specregionbegin' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 2362 [1/1] (0.00ns)   --->   "%tmp_163 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_22, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2362 'bitconcatenate' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 2363 [1/1] (0.00ns)   --->   "%zext_ln27_66 = zext i22 %tmp_163 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2363 'zext' 'zext_ln27_66' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 2364 [1/1] (2.49ns)   --->   "%add_ln32_23 = add i31 %zext_ln27_66, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2364 'add' 'add_ln32_23' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 417 <SV = 103> <Delay = 8.75>
ST_417 : Operation 2365 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_42) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 2365 'specregionend' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 2366 [1/1] (0.00ns)   --->   "%zext_ln25_11 = zext i22 %tmp_163 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2366 'zext' 'zext_ln25_11' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 2367 [1/1] (0.00ns)   --->   "%zext_ln32_22 = zext i31 %add_ln32_23 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2367 'zext' 'zext_ln32_22' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 2368 [1/1] (0.00ns)   --->   "%gmem_addr_71 = getelementptr i32* %gmem, i64 %zext_ln32_22" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2368 'getelementptr' 'gmem_addr_71' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 2369 [1/1] (8.75ns)   --->   "%p_wr_req218 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_71, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2369 'writereq' 'p_wr_req218' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_417 : Operation 2370 [1/1] (1.76ns)   --->   "br label %25" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2370 'br' <Predicate = true> <Delay = 1.76>

State 418 <SV = 104> <Delay = 4.74>
ST_418 : Operation 2371 [1/1] (0.00ns)   --->   "%j_0_23 = phi i12 [ 0, %i_cycle22 ], [ %add_ln25_23, %j_cycle23 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2371 'phi' 'j_0_23' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 2372 [1/1] (1.99ns)   --->   "%icmp_ln25_23 = icmp eq i12 %j_0_23, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2372 'icmp' 'icmp_ln25_23' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 2373 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 2373 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 2374 [1/1] (1.54ns)   --->   "%add_ln25_23 = add i12 %j_0_23, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2374 'add' 'add_ln25_23' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 2375 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_23, label %i_cycle23, label %j_cycle23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2375 'br' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 2376 [1/1] (0.00ns)   --->   "%zext_ln27_69 = zext i12 %j_0_23 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2376 'zext' 'zext_ln27_69' <Predicate = (!icmp_ln25_23)> <Delay = 0.00>
ST_418 : Operation 2377 [1/1] (2.25ns)   --->   "%add_ln27_34 = add i23 %zext_ln25_11, %zext_ln27_69" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2377 'add' 'add_ln27_34' <Predicate = (!icmp_ln25_23)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 2378 [1/1] (0.00ns)   --->   "%zext_ln27_70 = zext i23 %add_ln27_34 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2378 'zext' 'zext_ln27_70' <Predicate = (!icmp_ln25_23)> <Delay = 0.00>
ST_418 : Operation 2379 [1/1] (2.49ns)   --->   "%add_ln27_35 = add i31 %zext_ln27_70, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2379 'add' 'add_ln27_35' <Predicate = (!icmp_ln25_23)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 2380 [1/1] (2.49ns)   --->   "%add_ln28_23 = add i31 %zext_ln27_70, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2380 'add' 'add_ln28_23' <Predicate = (!icmp_ln25_23)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 419 <SV = 105> <Delay = 8.75>
ST_419 : Operation 2381 [1/1] (0.00ns)   --->   "%zext_ln27_71 = zext i31 %add_ln27_35 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2381 'zext' 'zext_ln27_71' <Predicate = (!icmp_ln25_23)> <Delay = 0.00>
ST_419 : Operation 2382 [1/1] (0.00ns)   --->   "%gmem_addr_69 = getelementptr i32* %gmem, i64 %zext_ln27_71" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2382 'getelementptr' 'gmem_addr_69' <Predicate = (!icmp_ln25_23)> <Delay = 0.00>
ST_419 : Operation 2383 [7/7] (8.75ns)   --->   "%gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2383 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln25_23)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 420 <SV = 106> <Delay = 8.75>
ST_420 : Operation 2384 [1/1] (0.00ns)   --->   "%zext_ln28_23 = zext i31 %add_ln28_23 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2384 'zext' 'zext_ln28_23' <Predicate = (!icmp_ln25_23)> <Delay = 0.00>
ST_420 : Operation 2385 [1/1] (0.00ns)   --->   "%gmem_addr_70 = getelementptr i32* %gmem, i64 %zext_ln28_23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2385 'getelementptr' 'gmem_addr_70' <Predicate = (!icmp_ln25_23)> <Delay = 0.00>
ST_420 : Operation 2386 [6/7] (8.75ns)   --->   "%gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2386 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln25_23)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_420 : Operation 2387 [7/7] (8.75ns)   --->   "%gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_70, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2387 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln25_23)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 421 <SV = 107> <Delay = 8.75>
ST_421 : Operation 2388 [5/7] (8.75ns)   --->   "%gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2388 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln25_23)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_421 : Operation 2389 [6/7] (8.75ns)   --->   "%gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_70, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2389 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln25_23)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 422 <SV = 108> <Delay = 8.75>
ST_422 : Operation 2390 [4/7] (8.75ns)   --->   "%gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2390 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln25_23)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_422 : Operation 2391 [5/7] (8.75ns)   --->   "%gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_70, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2391 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln25_23)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 423 <SV = 109> <Delay = 8.75>
ST_423 : Operation 2392 [3/7] (8.75ns)   --->   "%gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2392 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln25_23)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_423 : Operation 2393 [4/7] (8.75ns)   --->   "%gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_70, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2393 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln25_23)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 424 <SV = 110> <Delay = 8.75>
ST_424 : Operation 2394 [2/7] (8.75ns)   --->   "%gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2394 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln25_23)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_424 : Operation 2395 [3/7] (8.75ns)   --->   "%gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_70, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2395 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln25_23)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 425 <SV = 111> <Delay = 8.75>
ST_425 : Operation 2396 [1/7] (8.75ns)   --->   "%gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2396 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln25_23)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_425 : Operation 2397 [2/7] (8.75ns)   --->   "%gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_70, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2397 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln25_23)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 426 <SV = 112> <Delay = 8.75>
ST_426 : Operation 2398 [1/1] (8.75ns)   --->   "%gmem_addr_69_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_69)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2398 'read' 'gmem_addr_69_read' <Predicate = (!icmp_ln25_23)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_426 : Operation 2399 [1/7] (8.75ns)   --->   "%gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_70, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2399 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln25_23)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 427 <SV = 113> <Delay = 8.75>
ST_427 : Operation 2400 [1/1] (8.75ns)   --->   "%gmem_addr_70_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_70)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2400 'read' 'gmem_addr_70_read' <Predicate = (!icmp_ln25_23)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 428 <SV = 114> <Delay = 8.51>
ST_428 : Operation 2401 [1/1] (8.51ns)   --->   "%mul_ln30_23 = mul nsw i32 %gmem_addr_70_read, %gmem_addr_69_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 2401 'mul' 'mul_ln30_23' <Predicate = (!icmp_ln25_23)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 429 <SV = 115> <Delay = 8.75>
ST_429 : Operation 2402 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2402 'specloopname' <Predicate = (!icmp_ln25_23)> <Delay = 0.00>
ST_429 : Operation 2403 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2403 'specregionbegin' 'tmp_47' <Predicate = (!icmp_ln25_23)> <Delay = 0.00>
ST_429 : Operation 2404 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 2404 'specpipeline' <Predicate = (!icmp_ln25_23)> <Delay = 0.00>
ST_429 : Operation 2405 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_71, i32 %mul_ln30_23, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2405 'write' <Predicate = (!icmp_ln25_23)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_429 : Operation 2406 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_47) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 2406 'specregionend' 'empty_80' <Predicate = (!icmp_ln25_23)> <Delay = 0.00>
ST_429 : Operation 2407 [1/1] (0.00ns)   --->   "br label %25" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2407 'br' <Predicate = (!icmp_ln25_23)> <Delay = 0.00>

State 430 <SV = 105> <Delay = 8.75>
ST_430 : Operation 2408 [5/5] (8.75ns)   --->   "%p_wr_resp219 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_71)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2408 'writeresp' 'p_wr_resp219' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_430 : Operation 2409 [1/1] (0.00ns)   --->   "%tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2409 'specregionbegin' 'tmp_46' <Predicate = true> <Delay = 0.00>

State 431 <SV = 106> <Delay = 8.75>
ST_431 : Operation 2410 [4/5] (8.75ns)   --->   "%p_wr_resp219 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_71)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2410 'writeresp' 'p_wr_resp219' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 432 <SV = 107> <Delay = 8.75>
ST_432 : Operation 2411 [3/5] (8.75ns)   --->   "%p_wr_resp219 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_71)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2411 'writeresp' 'p_wr_resp219' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 433 <SV = 108> <Delay = 8.75>
ST_433 : Operation 2412 [2/5] (8.75ns)   --->   "%p_wr_resp219 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_71)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2412 'writeresp' 'p_wr_resp219' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 434 <SV = 109> <Delay = 8.75>
ST_434 : Operation 2413 [1/5] (8.75ns)   --->   "%p_wr_resp219 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_71)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2413 'writeresp' 'p_wr_resp219' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_434 : Operation 2414 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_44) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 2414 'specregionend' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_434 : Operation 2415 [1/1] (0.00ns)   --->   "%or_ln22_23 = or i11 %empty_10, 24" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2415 'or' 'or_ln22_23' <Predicate = true> <Delay = 0.00>
ST_434 : Operation 2416 [1/1] (1.76ns)   --->   "br label %26" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2416 'br' <Predicate = true> <Delay = 1.76>

State 435 <SV = 110> <Delay = 2.96>
ST_435 : Operation 2417 [1/1] (0.00ns)   --->   "%j_0_24 = phi i12 [ 0, %i_cycle23 ], [ %add_ln25_24, %j_cycle24 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2417 'phi' 'j_0_24' <Predicate = true> <Delay = 0.00>
ST_435 : Operation 2418 [1/1] (1.99ns)   --->   "%icmp_ln25_24 = icmp eq i12 %j_0_24, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2418 'icmp' 'icmp_ln25_24' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_435 : Operation 2419 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 2419 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_435 : Operation 2420 [1/1] (1.54ns)   --->   "%add_ln25_24 = add i12 %j_0_24, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2420 'add' 'add_ln25_24' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_435 : Operation 2421 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_24, label %i_cycle24, label %j_cycle24" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2421 'br' <Predicate = true> <Delay = 0.00>
ST_435 : Operation 2422 [1/1] (0.00ns)   --->   "%tmp_167 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_23, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2422 'partselect' 'tmp_167' <Predicate = (!icmp_ln25_24)> <Delay = 0.00>
ST_435 : Operation 2423 [1/1] (0.00ns)   --->   "%tmp_168 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_167, i12 %j_0_24)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2423 'bitconcatenate' 'tmp_168' <Predicate = (!icmp_ln25_24)> <Delay = 0.00>
ST_435 : Operation 2424 [1/1] (0.00ns)   --->   "%zext_ln27_73 = zext i22 %tmp_168 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2424 'zext' 'zext_ln27_73' <Predicate = (!icmp_ln25_24)> <Delay = 0.00>
ST_435 : Operation 2425 [1/1] (2.49ns)   --->   "%add_ln27_36 = add i31 %zext_ln27_73, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2425 'add' 'add_ln27_36' <Predicate = (!icmp_ln25_24)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 436 <SV = 111> <Delay = 8.75>
ST_436 : Operation 2426 [1/1] (0.00ns)   --->   "%zext_ln27_74 = zext i31 %add_ln27_36 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2426 'zext' 'zext_ln27_74' <Predicate = (!icmp_ln25_24)> <Delay = 0.00>
ST_436 : Operation 2427 [1/1] (0.00ns)   --->   "%gmem_addr_72 = getelementptr i32* %gmem, i64 %zext_ln27_74" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2427 'getelementptr' 'gmem_addr_72' <Predicate = (!icmp_ln25_24)> <Delay = 0.00>
ST_436 : Operation 2428 [1/1] (2.49ns)   --->   "%add_ln28_24 = add i31 %zext_ln27_73, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2428 'add' 'add_ln28_24' <Predicate = (!icmp_ln25_24)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_436 : Operation 2429 [7/7] (8.75ns)   --->   "%gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2429 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln25_24)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 437 <SV = 112> <Delay = 8.75>
ST_437 : Operation 2430 [1/1] (0.00ns)   --->   "%zext_ln28_24 = zext i31 %add_ln28_24 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2430 'zext' 'zext_ln28_24' <Predicate = (!icmp_ln25_24)> <Delay = 0.00>
ST_437 : Operation 2431 [1/1] (0.00ns)   --->   "%gmem_addr_73 = getelementptr i32* %gmem, i64 %zext_ln28_24" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2431 'getelementptr' 'gmem_addr_73' <Predicate = (!icmp_ln25_24)> <Delay = 0.00>
ST_437 : Operation 2432 [6/7] (8.75ns)   --->   "%gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2432 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln25_24)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_437 : Operation 2433 [7/7] (8.75ns)   --->   "%gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_73, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2433 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln25_24)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 438 <SV = 113> <Delay = 8.75>
ST_438 : Operation 2434 [5/7] (8.75ns)   --->   "%gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2434 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln25_24)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_438 : Operation 2435 [6/7] (8.75ns)   --->   "%gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_73, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2435 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln25_24)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 439 <SV = 114> <Delay = 8.75>
ST_439 : Operation 2436 [4/7] (8.75ns)   --->   "%gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2436 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln25_24)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_439 : Operation 2437 [5/7] (8.75ns)   --->   "%gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_73, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2437 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln25_24)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 440 <SV = 115> <Delay = 8.75>
ST_440 : Operation 2438 [3/7] (8.75ns)   --->   "%gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2438 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln25_24)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_440 : Operation 2439 [4/7] (8.75ns)   --->   "%gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_73, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2439 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln25_24)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 441 <SV = 116> <Delay = 8.75>
ST_441 : Operation 2440 [2/7] (8.75ns)   --->   "%gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2440 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln25_24)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_441 : Operation 2441 [3/7] (8.75ns)   --->   "%gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_73, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2441 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln25_24)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 442 <SV = 117> <Delay = 8.75>
ST_442 : Operation 2442 [1/7] (8.75ns)   --->   "%gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2442 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln25_24)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_442 : Operation 2443 [2/7] (8.75ns)   --->   "%gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_73, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2443 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln25_24)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 443 <SV = 118> <Delay = 8.75>
ST_443 : Operation 2444 [1/1] (8.75ns)   --->   "%gmem_addr_72_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_72)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2444 'read' 'gmem_addr_72_read' <Predicate = (!icmp_ln25_24)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_443 : Operation 2445 [1/7] (8.75ns)   --->   "%gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_73, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2445 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln25_24)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 444 <SV = 119> <Delay = 8.75>
ST_444 : Operation 2446 [1/1] (2.49ns)   --->   "%add_ln32_24 = add i31 %zext_ln27_73, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2446 'add' 'add_ln32_24' <Predicate = (!icmp_ln25_24)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_444 : Operation 2447 [1/1] (8.75ns)   --->   "%gmem_addr_73_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_73)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2447 'read' 'gmem_addr_73_read' <Predicate = (!icmp_ln25_24)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 445 <SV = 120> <Delay = 8.75>
ST_445 : Operation 2448 [1/1] (0.00ns)   --->   "%zext_ln32_25 = zext i31 %add_ln32_24 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2448 'zext' 'zext_ln32_25' <Predicate = (!icmp_ln25_24)> <Delay = 0.00>
ST_445 : Operation 2449 [1/1] (0.00ns)   --->   "%gmem_addr_74 = getelementptr i32* %gmem, i64 %zext_ln32_25" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2449 'getelementptr' 'gmem_addr_74' <Predicate = (!icmp_ln25_24)> <Delay = 0.00>
ST_445 : Operation 2450 [1/1] (8.51ns)   --->   "%mul_ln30_24 = mul nsw i32 %gmem_addr_72_read, %gmem_addr_73_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 2450 'mul' 'mul_ln30_24' <Predicate = (!icmp_ln25_24)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_445 : Operation 2451 [1/1] (8.75ns)   --->   "%gmem_addr_74_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_74, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2451 'writereq' 'gmem_addr_74_req' <Predicate = (!icmp_ln25_24)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 446 <SV = 121> <Delay = 8.75>
ST_446 : Operation 2452 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_74, i32 %mul_ln30_24, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2452 'write' <Predicate = (!icmp_ln25_24)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 447 <SV = 122> <Delay = 8.75>
ST_447 : Operation 2453 [5/5] (8.75ns)   --->   "%gmem_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_74)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2453 'writeresp' 'gmem_addr_74_resp' <Predicate = (!icmp_ln25_24)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 448 <SV = 123> <Delay = 8.75>
ST_448 : Operation 2454 [4/5] (8.75ns)   --->   "%gmem_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_74)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2454 'writeresp' 'gmem_addr_74_resp' <Predicate = (!icmp_ln25_24)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 449 <SV = 124> <Delay = 8.75>
ST_449 : Operation 2455 [3/5] (8.75ns)   --->   "%gmem_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_74)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2455 'writeresp' 'gmem_addr_74_resp' <Predicate = (!icmp_ln25_24)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 450 <SV = 125> <Delay = 8.75>
ST_450 : Operation 2456 [2/5] (8.75ns)   --->   "%gmem_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_74)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2456 'writeresp' 'gmem_addr_74_resp' <Predicate = (!icmp_ln25_24)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 451 <SV = 126> <Delay = 8.75>
ST_451 : Operation 2457 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2457 'specloopname' <Predicate = (!icmp_ln25_24)> <Delay = 0.00>
ST_451 : Operation 2458 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2458 'specregionbegin' 'tmp_49' <Predicate = (!icmp_ln25_24)> <Delay = 0.00>
ST_451 : Operation 2459 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 2459 'specpipeline' <Predicate = (!icmp_ln25_24)> <Delay = 0.00>
ST_451 : Operation 2460 [1/5] (8.75ns)   --->   "%gmem_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_74)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2460 'writeresp' 'gmem_addr_74_resp' <Predicate = (!icmp_ln25_24)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_451 : Operation 2461 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_49) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 2461 'specregionend' 'empty_83' <Predicate = (!icmp_ln25_24)> <Delay = 0.00>
ST_451 : Operation 2462 [1/1] (0.00ns)   --->   "br label %26" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2462 'br' <Predicate = (!icmp_ln25_24)> <Delay = 0.00>

State 452 <SV = 111> <Delay = 2.49>
ST_452 : Operation 2463 [1/1] (0.00ns)   --->   "%or_ln22_24 = or i11 %empty_10, 25" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2463 'or' 'or_ln22_24' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 2464 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2464 'specregionbegin' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 2465 [1/1] (0.00ns)   --->   "%tmp_166 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_24, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2465 'bitconcatenate' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 2466 [1/1] (0.00ns)   --->   "%zext_ln27_72 = zext i22 %tmp_166 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2466 'zext' 'zext_ln27_72' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 2467 [1/1] (2.49ns)   --->   "%add_ln32_25 = add i31 %zext_ln27_72, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2467 'add' 'add_ln32_25' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 453 <SV = 112> <Delay = 8.75>
ST_453 : Operation 2468 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_46) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 2468 'specregionend' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 2469 [1/1] (0.00ns)   --->   "%zext_ln25_12 = zext i22 %tmp_166 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2469 'zext' 'zext_ln25_12' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 2470 [1/1] (0.00ns)   --->   "%zext_ln32_24 = zext i31 %add_ln32_25 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2470 'zext' 'zext_ln32_24' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 2471 [1/1] (0.00ns)   --->   "%gmem_addr_77 = getelementptr i32* %gmem, i64 %zext_ln32_24" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2471 'getelementptr' 'gmem_addr_77' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 2472 [1/1] (8.75ns)   --->   "%p_wr_req220 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_77, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2472 'writereq' 'p_wr_req220' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_453 : Operation 2473 [1/1] (1.76ns)   --->   "br label %27" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2473 'br' <Predicate = true> <Delay = 1.76>

State 454 <SV = 113> <Delay = 4.74>
ST_454 : Operation 2474 [1/1] (0.00ns)   --->   "%j_0_25 = phi i12 [ 0, %i_cycle24 ], [ %add_ln25_25, %j_cycle25 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2474 'phi' 'j_0_25' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 2475 [1/1] (1.99ns)   --->   "%icmp_ln25_25 = icmp eq i12 %j_0_25, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2475 'icmp' 'icmp_ln25_25' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_454 : Operation 2476 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 2476 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 2477 [1/1] (1.54ns)   --->   "%add_ln25_25 = add i12 %j_0_25, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2477 'add' 'add_ln25_25' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_454 : Operation 2478 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_25, label %i_cycle25, label %j_cycle25" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2478 'br' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 2479 [1/1] (0.00ns)   --->   "%zext_ln27_75 = zext i12 %j_0_25 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2479 'zext' 'zext_ln27_75' <Predicate = (!icmp_ln25_25)> <Delay = 0.00>
ST_454 : Operation 2480 [1/1] (2.25ns)   --->   "%add_ln27_37 = add i23 %zext_ln25_12, %zext_ln27_75" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2480 'add' 'add_ln27_37' <Predicate = (!icmp_ln25_25)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_454 : Operation 2481 [1/1] (0.00ns)   --->   "%zext_ln27_76 = zext i23 %add_ln27_37 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2481 'zext' 'zext_ln27_76' <Predicate = (!icmp_ln25_25)> <Delay = 0.00>
ST_454 : Operation 2482 [1/1] (2.49ns)   --->   "%add_ln27_38 = add i31 %zext_ln27_76, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2482 'add' 'add_ln27_38' <Predicate = (!icmp_ln25_25)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 455 <SV = 114> <Delay = 8.75>
ST_455 : Operation 2483 [1/1] (0.00ns)   --->   "%zext_ln27_77 = zext i31 %add_ln27_38 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2483 'zext' 'zext_ln27_77' <Predicate = (!icmp_ln25_25)> <Delay = 0.00>
ST_455 : Operation 2484 [1/1] (0.00ns)   --->   "%gmem_addr_75 = getelementptr i32* %gmem, i64 %zext_ln27_77" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2484 'getelementptr' 'gmem_addr_75' <Predicate = (!icmp_ln25_25)> <Delay = 0.00>
ST_455 : Operation 2485 [1/1] (2.49ns)   --->   "%add_ln28_25 = add i31 %zext_ln27_76, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2485 'add' 'add_ln28_25' <Predicate = (!icmp_ln25_25)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_455 : Operation 2486 [7/7] (8.75ns)   --->   "%gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2486 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln25_25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 456 <SV = 115> <Delay = 8.75>
ST_456 : Operation 2487 [1/1] (0.00ns)   --->   "%zext_ln28_25 = zext i31 %add_ln28_25 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2487 'zext' 'zext_ln28_25' <Predicate = (!icmp_ln25_25)> <Delay = 0.00>
ST_456 : Operation 2488 [1/1] (0.00ns)   --->   "%gmem_addr_76 = getelementptr i32* %gmem, i64 %zext_ln28_25" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2488 'getelementptr' 'gmem_addr_76' <Predicate = (!icmp_ln25_25)> <Delay = 0.00>
ST_456 : Operation 2489 [6/7] (8.75ns)   --->   "%gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2489 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln25_25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_456 : Operation 2490 [7/7] (8.75ns)   --->   "%gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_76, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2490 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln25_25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 457 <SV = 116> <Delay = 8.75>
ST_457 : Operation 2491 [5/7] (8.75ns)   --->   "%gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2491 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln25_25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_457 : Operation 2492 [6/7] (8.75ns)   --->   "%gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_76, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2492 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln25_25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 458 <SV = 117> <Delay = 8.75>
ST_458 : Operation 2493 [4/7] (8.75ns)   --->   "%gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2493 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln25_25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_458 : Operation 2494 [5/7] (8.75ns)   --->   "%gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_76, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2494 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln25_25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 459 <SV = 118> <Delay = 8.75>
ST_459 : Operation 2495 [3/7] (8.75ns)   --->   "%gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2495 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln25_25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_459 : Operation 2496 [4/7] (8.75ns)   --->   "%gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_76, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2496 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln25_25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 460 <SV = 119> <Delay = 8.75>
ST_460 : Operation 2497 [2/7] (8.75ns)   --->   "%gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2497 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln25_25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_460 : Operation 2498 [3/7] (8.75ns)   --->   "%gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_76, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2498 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln25_25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 461 <SV = 120> <Delay = 8.75>
ST_461 : Operation 2499 [1/7] (8.75ns)   --->   "%gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2499 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln25_25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_461 : Operation 2500 [2/7] (8.75ns)   --->   "%gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_76, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2500 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln25_25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 462 <SV = 121> <Delay = 8.75>
ST_462 : Operation 2501 [1/1] (8.75ns)   --->   "%gmem_addr_75_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_75)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2501 'read' 'gmem_addr_75_read' <Predicate = (!icmp_ln25_25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_462 : Operation 2502 [1/7] (8.75ns)   --->   "%gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_76, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2502 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln25_25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 463 <SV = 122> <Delay = 8.75>
ST_463 : Operation 2503 [1/1] (8.75ns)   --->   "%gmem_addr_76_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_76)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2503 'read' 'gmem_addr_76_read' <Predicate = (!icmp_ln25_25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 464 <SV = 123> <Delay = 8.51>
ST_464 : Operation 2504 [1/1] (8.51ns)   --->   "%mul_ln30_25 = mul nsw i32 %gmem_addr_76_read, %gmem_addr_75_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 2504 'mul' 'mul_ln30_25' <Predicate = (!icmp_ln25_25)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 465 <SV = 124> <Delay = 8.75>
ST_465 : Operation 2505 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2505 'specloopname' <Predicate = (!icmp_ln25_25)> <Delay = 0.00>
ST_465 : Operation 2506 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2506 'specregionbegin' 'tmp_51' <Predicate = (!icmp_ln25_25)> <Delay = 0.00>
ST_465 : Operation 2507 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 2507 'specpipeline' <Predicate = (!icmp_ln25_25)> <Delay = 0.00>
ST_465 : Operation 2508 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_77, i32 %mul_ln30_25, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2508 'write' <Predicate = (!icmp_ln25_25)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_465 : Operation 2509 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_51) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 2509 'specregionend' 'empty_86' <Predicate = (!icmp_ln25_25)> <Delay = 0.00>
ST_465 : Operation 2510 [1/1] (0.00ns)   --->   "br label %27" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2510 'br' <Predicate = (!icmp_ln25_25)> <Delay = 0.00>

State 466 <SV = 114> <Delay = 8.75>
ST_466 : Operation 2511 [5/5] (8.75ns)   --->   "%p_wr_resp221 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_77)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2511 'writeresp' 'p_wr_resp221' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_466 : Operation 2512 [1/1] (0.00ns)   --->   "%tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2512 'specregionbegin' 'tmp_50' <Predicate = true> <Delay = 0.00>

State 467 <SV = 115> <Delay = 8.75>
ST_467 : Operation 2513 [4/5] (8.75ns)   --->   "%p_wr_resp221 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_77)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2513 'writeresp' 'p_wr_resp221' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 468 <SV = 116> <Delay = 8.75>
ST_468 : Operation 2514 [3/5] (8.75ns)   --->   "%p_wr_resp221 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_77)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2514 'writeresp' 'p_wr_resp221' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 469 <SV = 117> <Delay = 8.75>
ST_469 : Operation 2515 [2/5] (8.75ns)   --->   "%p_wr_resp221 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_77)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2515 'writeresp' 'p_wr_resp221' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 470 <SV = 118> <Delay = 8.75>
ST_470 : Operation 2516 [1/5] (8.75ns)   --->   "%p_wr_resp221 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_77)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2516 'writeresp' 'p_wr_resp221' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_470 : Operation 2517 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_48) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 2517 'specregionend' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_470 : Operation 2518 [1/1] (0.00ns)   --->   "%or_ln22_25 = or i11 %empty_10, 26" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2518 'or' 'or_ln22_25' <Predicate = true> <Delay = 0.00>
ST_470 : Operation 2519 [1/1] (1.76ns)   --->   "br label %28" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2519 'br' <Predicate = true> <Delay = 1.76>

State 471 <SV = 119> <Delay = 2.96>
ST_471 : Operation 2520 [1/1] (0.00ns)   --->   "%j_0_26 = phi i12 [ 0, %i_cycle25 ], [ %add_ln25_26, %j_cycle26 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2520 'phi' 'j_0_26' <Predicate = true> <Delay = 0.00>
ST_471 : Operation 2521 [1/1] (1.99ns)   --->   "%icmp_ln25_26 = icmp eq i12 %j_0_26, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2521 'icmp' 'icmp_ln25_26' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_471 : Operation 2522 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 2522 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_471 : Operation 2523 [1/1] (1.54ns)   --->   "%add_ln25_26 = add i12 %j_0_26, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2523 'add' 'add_ln25_26' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_471 : Operation 2524 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_26, label %i_cycle26, label %j_cycle26" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2524 'br' <Predicate = true> <Delay = 0.00>
ST_471 : Operation 2525 [1/1] (0.00ns)   --->   "%tmp_170 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_25, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2525 'partselect' 'tmp_170' <Predicate = (!icmp_ln25_26)> <Delay = 0.00>
ST_471 : Operation 2526 [1/1] (0.00ns)   --->   "%tmp_171 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_170, i12 %j_0_26)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2526 'bitconcatenate' 'tmp_171' <Predicate = (!icmp_ln25_26)> <Delay = 0.00>
ST_471 : Operation 2527 [1/1] (0.00ns)   --->   "%zext_ln27_79 = zext i22 %tmp_171 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2527 'zext' 'zext_ln27_79' <Predicate = (!icmp_ln25_26)> <Delay = 0.00>
ST_471 : Operation 2528 [1/1] (2.49ns)   --->   "%add_ln27_39 = add i31 %zext_ln27_79, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2528 'add' 'add_ln27_39' <Predicate = (!icmp_ln25_26)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 472 <SV = 120> <Delay = 8.75>
ST_472 : Operation 2529 [1/1] (0.00ns)   --->   "%zext_ln27_80 = zext i31 %add_ln27_39 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2529 'zext' 'zext_ln27_80' <Predicate = (!icmp_ln25_26)> <Delay = 0.00>
ST_472 : Operation 2530 [1/1] (0.00ns)   --->   "%gmem_addr_78 = getelementptr i32* %gmem, i64 %zext_ln27_80" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2530 'getelementptr' 'gmem_addr_78' <Predicate = (!icmp_ln25_26)> <Delay = 0.00>
ST_472 : Operation 2531 [1/1] (2.49ns)   --->   "%add_ln28_26 = add i31 %zext_ln27_79, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2531 'add' 'add_ln28_26' <Predicate = (!icmp_ln25_26)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_472 : Operation 2532 [7/7] (8.75ns)   --->   "%gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2532 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln25_26)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 473 <SV = 121> <Delay = 8.75>
ST_473 : Operation 2533 [1/1] (0.00ns)   --->   "%zext_ln28_26 = zext i31 %add_ln28_26 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2533 'zext' 'zext_ln28_26' <Predicate = (!icmp_ln25_26)> <Delay = 0.00>
ST_473 : Operation 2534 [1/1] (0.00ns)   --->   "%gmem_addr_79 = getelementptr i32* %gmem, i64 %zext_ln28_26" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2534 'getelementptr' 'gmem_addr_79' <Predicate = (!icmp_ln25_26)> <Delay = 0.00>
ST_473 : Operation 2535 [6/7] (8.75ns)   --->   "%gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2535 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln25_26)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_473 : Operation 2536 [7/7] (8.75ns)   --->   "%gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_79, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2536 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln25_26)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 474 <SV = 122> <Delay = 8.75>
ST_474 : Operation 2537 [5/7] (8.75ns)   --->   "%gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2537 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln25_26)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_474 : Operation 2538 [6/7] (8.75ns)   --->   "%gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_79, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2538 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln25_26)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 475 <SV = 123> <Delay = 8.75>
ST_475 : Operation 2539 [4/7] (8.75ns)   --->   "%gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2539 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln25_26)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_475 : Operation 2540 [5/7] (8.75ns)   --->   "%gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_79, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2540 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln25_26)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 476 <SV = 124> <Delay = 8.75>
ST_476 : Operation 2541 [3/7] (8.75ns)   --->   "%gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2541 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln25_26)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_476 : Operation 2542 [4/7] (8.75ns)   --->   "%gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_79, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2542 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln25_26)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 477 <SV = 125> <Delay = 8.75>
ST_477 : Operation 2543 [2/7] (8.75ns)   --->   "%gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2543 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln25_26)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_477 : Operation 2544 [3/7] (8.75ns)   --->   "%gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_79, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2544 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln25_26)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 478 <SV = 126> <Delay = 8.75>
ST_478 : Operation 2545 [1/7] (8.75ns)   --->   "%gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2545 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln25_26)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_478 : Operation 2546 [2/7] (8.75ns)   --->   "%gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_79, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2546 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln25_26)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 479 <SV = 127> <Delay = 8.75>
ST_479 : Operation 2547 [1/1] (8.75ns)   --->   "%gmem_addr_78_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_78)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2547 'read' 'gmem_addr_78_read' <Predicate = (!icmp_ln25_26)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_479 : Operation 2548 [1/7] (8.75ns)   --->   "%gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_79, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2548 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln25_26)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 480 <SV = 128> <Delay = 8.75>
ST_480 : Operation 2549 [1/1] (2.49ns)   --->   "%add_ln32_26 = add i31 %zext_ln27_79, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2549 'add' 'add_ln32_26' <Predicate = (!icmp_ln25_26)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_480 : Operation 2550 [1/1] (8.75ns)   --->   "%gmem_addr_79_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_79)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2550 'read' 'gmem_addr_79_read' <Predicate = (!icmp_ln25_26)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 481 <SV = 129> <Delay = 8.75>
ST_481 : Operation 2551 [1/1] (0.00ns)   --->   "%zext_ln32_27 = zext i31 %add_ln32_26 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2551 'zext' 'zext_ln32_27' <Predicate = (!icmp_ln25_26)> <Delay = 0.00>
ST_481 : Operation 2552 [1/1] (0.00ns)   --->   "%gmem_addr_80 = getelementptr i32* %gmem, i64 %zext_ln32_27" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2552 'getelementptr' 'gmem_addr_80' <Predicate = (!icmp_ln25_26)> <Delay = 0.00>
ST_481 : Operation 2553 [1/1] (8.51ns)   --->   "%mul_ln30_26 = mul nsw i32 %gmem_addr_78_read, %gmem_addr_79_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 2553 'mul' 'mul_ln30_26' <Predicate = (!icmp_ln25_26)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_481 : Operation 2554 [1/1] (8.75ns)   --->   "%gmem_addr_80_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_80, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2554 'writereq' 'gmem_addr_80_req' <Predicate = (!icmp_ln25_26)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 482 <SV = 130> <Delay = 8.75>
ST_482 : Operation 2555 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_80, i32 %mul_ln30_26, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2555 'write' <Predicate = (!icmp_ln25_26)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 483 <SV = 131> <Delay = 8.75>
ST_483 : Operation 2556 [5/5] (8.75ns)   --->   "%gmem_addr_80_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_80)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2556 'writeresp' 'gmem_addr_80_resp' <Predicate = (!icmp_ln25_26)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 484 <SV = 132> <Delay = 8.75>
ST_484 : Operation 2557 [4/5] (8.75ns)   --->   "%gmem_addr_80_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_80)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2557 'writeresp' 'gmem_addr_80_resp' <Predicate = (!icmp_ln25_26)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 485 <SV = 133> <Delay = 8.75>
ST_485 : Operation 2558 [3/5] (8.75ns)   --->   "%gmem_addr_80_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_80)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2558 'writeresp' 'gmem_addr_80_resp' <Predicate = (!icmp_ln25_26)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 486 <SV = 134> <Delay = 8.75>
ST_486 : Operation 2559 [2/5] (8.75ns)   --->   "%gmem_addr_80_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_80)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2559 'writeresp' 'gmem_addr_80_resp' <Predicate = (!icmp_ln25_26)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 487 <SV = 135> <Delay = 8.75>
ST_487 : Operation 2560 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2560 'specloopname' <Predicate = (!icmp_ln25_26)> <Delay = 0.00>
ST_487 : Operation 2561 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2561 'specregionbegin' 'tmp_53' <Predicate = (!icmp_ln25_26)> <Delay = 0.00>
ST_487 : Operation 2562 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 2562 'specpipeline' <Predicate = (!icmp_ln25_26)> <Delay = 0.00>
ST_487 : Operation 2563 [1/5] (8.75ns)   --->   "%gmem_addr_80_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_80)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2563 'writeresp' 'gmem_addr_80_resp' <Predicate = (!icmp_ln25_26)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_487 : Operation 2564 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_53) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 2564 'specregionend' 'empty_89' <Predicate = (!icmp_ln25_26)> <Delay = 0.00>
ST_487 : Operation 2565 [1/1] (0.00ns)   --->   "br label %28" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2565 'br' <Predicate = (!icmp_ln25_26)> <Delay = 0.00>

State 488 <SV = 120> <Delay = 2.49>
ST_488 : Operation 2566 [1/1] (0.00ns)   --->   "%or_ln22_26 = or i11 %empty_10, 27" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2566 'or' 'or_ln22_26' <Predicate = true> <Delay = 0.00>
ST_488 : Operation 2567 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2567 'specregionbegin' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_488 : Operation 2568 [1/1] (0.00ns)   --->   "%tmp_169 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_26, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2568 'bitconcatenate' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_488 : Operation 2569 [1/1] (0.00ns)   --->   "%zext_ln27_78 = zext i22 %tmp_169 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2569 'zext' 'zext_ln27_78' <Predicate = true> <Delay = 0.00>
ST_488 : Operation 2570 [1/1] (2.49ns)   --->   "%add_ln32_27 = add i31 %zext_ln27_78, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2570 'add' 'add_ln32_27' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 489 <SV = 121> <Delay = 8.75>
ST_489 : Operation 2571 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_50) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 2571 'specregionend' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_489 : Operation 2572 [1/1] (0.00ns)   --->   "%zext_ln25_13 = zext i22 %tmp_169 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2572 'zext' 'zext_ln25_13' <Predicate = true> <Delay = 0.00>
ST_489 : Operation 2573 [1/1] (0.00ns)   --->   "%zext_ln32_26 = zext i31 %add_ln32_27 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2573 'zext' 'zext_ln32_26' <Predicate = true> <Delay = 0.00>
ST_489 : Operation 2574 [1/1] (0.00ns)   --->   "%gmem_addr_83 = getelementptr i32* %gmem, i64 %zext_ln32_26" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2574 'getelementptr' 'gmem_addr_83' <Predicate = true> <Delay = 0.00>
ST_489 : Operation 2575 [1/1] (8.75ns)   --->   "%p_wr_req222 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_83, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2575 'writereq' 'p_wr_req222' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_489 : Operation 2576 [1/1] (1.76ns)   --->   "br label %29" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2576 'br' <Predicate = true> <Delay = 1.76>

State 490 <SV = 122> <Delay = 4.74>
ST_490 : Operation 2577 [1/1] (0.00ns)   --->   "%j_0_27 = phi i12 [ 0, %i_cycle26 ], [ %add_ln25_27, %j_cycle27 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2577 'phi' 'j_0_27' <Predicate = true> <Delay = 0.00>
ST_490 : Operation 2578 [1/1] (1.99ns)   --->   "%icmp_ln25_27 = icmp eq i12 %j_0_27, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2578 'icmp' 'icmp_ln25_27' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_490 : Operation 2579 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 2579 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_490 : Operation 2580 [1/1] (1.54ns)   --->   "%add_ln25_27 = add i12 %j_0_27, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2580 'add' 'add_ln25_27' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_490 : Operation 2581 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_27, label %i_cycle27, label %j_cycle27" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2581 'br' <Predicate = true> <Delay = 0.00>
ST_490 : Operation 2582 [1/1] (0.00ns)   --->   "%zext_ln27_81 = zext i12 %j_0_27 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2582 'zext' 'zext_ln27_81' <Predicate = (!icmp_ln25_27)> <Delay = 0.00>
ST_490 : Operation 2583 [1/1] (2.25ns)   --->   "%add_ln27_40 = add i23 %zext_ln25_13, %zext_ln27_81" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2583 'add' 'add_ln27_40' <Predicate = (!icmp_ln25_27)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_490 : Operation 2584 [1/1] (0.00ns)   --->   "%zext_ln27_82 = zext i23 %add_ln27_40 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2584 'zext' 'zext_ln27_82' <Predicate = (!icmp_ln25_27)> <Delay = 0.00>
ST_490 : Operation 2585 [1/1] (2.49ns)   --->   "%add_ln27_41 = add i31 %zext_ln27_82, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2585 'add' 'add_ln27_41' <Predicate = (!icmp_ln25_27)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 491 <SV = 123> <Delay = 8.75>
ST_491 : Operation 2586 [1/1] (0.00ns)   --->   "%zext_ln27_83 = zext i31 %add_ln27_41 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2586 'zext' 'zext_ln27_83' <Predicate = (!icmp_ln25_27)> <Delay = 0.00>
ST_491 : Operation 2587 [1/1] (0.00ns)   --->   "%gmem_addr_81 = getelementptr i32* %gmem, i64 %zext_ln27_83" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2587 'getelementptr' 'gmem_addr_81' <Predicate = (!icmp_ln25_27)> <Delay = 0.00>
ST_491 : Operation 2588 [1/1] (2.49ns)   --->   "%add_ln28_27 = add i31 %zext_ln27_82, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2588 'add' 'add_ln28_27' <Predicate = (!icmp_ln25_27)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_491 : Operation 2589 [7/7] (8.75ns)   --->   "%gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2589 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln25_27)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 492 <SV = 124> <Delay = 8.75>
ST_492 : Operation 2590 [1/1] (0.00ns)   --->   "%zext_ln28_27 = zext i31 %add_ln28_27 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2590 'zext' 'zext_ln28_27' <Predicate = (!icmp_ln25_27)> <Delay = 0.00>
ST_492 : Operation 2591 [1/1] (0.00ns)   --->   "%gmem_addr_82 = getelementptr i32* %gmem, i64 %zext_ln28_27" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2591 'getelementptr' 'gmem_addr_82' <Predicate = (!icmp_ln25_27)> <Delay = 0.00>
ST_492 : Operation 2592 [6/7] (8.75ns)   --->   "%gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2592 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln25_27)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_492 : Operation 2593 [7/7] (8.75ns)   --->   "%gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_82, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2593 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln25_27)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 493 <SV = 125> <Delay = 8.75>
ST_493 : Operation 2594 [5/7] (8.75ns)   --->   "%gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2594 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln25_27)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_493 : Operation 2595 [6/7] (8.75ns)   --->   "%gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_82, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2595 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln25_27)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 494 <SV = 126> <Delay = 8.75>
ST_494 : Operation 2596 [4/7] (8.75ns)   --->   "%gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2596 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln25_27)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_494 : Operation 2597 [5/7] (8.75ns)   --->   "%gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_82, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2597 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln25_27)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 495 <SV = 127> <Delay = 8.75>
ST_495 : Operation 2598 [3/7] (8.75ns)   --->   "%gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2598 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln25_27)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_495 : Operation 2599 [4/7] (8.75ns)   --->   "%gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_82, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2599 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln25_27)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 496 <SV = 128> <Delay = 8.75>
ST_496 : Operation 2600 [2/7] (8.75ns)   --->   "%gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2600 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln25_27)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_496 : Operation 2601 [3/7] (8.75ns)   --->   "%gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_82, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2601 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln25_27)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 497 <SV = 129> <Delay = 8.75>
ST_497 : Operation 2602 [1/7] (8.75ns)   --->   "%gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2602 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln25_27)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_497 : Operation 2603 [2/7] (8.75ns)   --->   "%gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_82, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2603 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln25_27)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 498 <SV = 130> <Delay = 8.75>
ST_498 : Operation 2604 [1/1] (8.75ns)   --->   "%gmem_addr_81_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_81)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2604 'read' 'gmem_addr_81_read' <Predicate = (!icmp_ln25_27)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_498 : Operation 2605 [1/7] (8.75ns)   --->   "%gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_82, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2605 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln25_27)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 499 <SV = 131> <Delay = 8.75>
ST_499 : Operation 2606 [1/1] (8.75ns)   --->   "%gmem_addr_82_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_82)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2606 'read' 'gmem_addr_82_read' <Predicate = (!icmp_ln25_27)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 500 <SV = 132> <Delay = 8.51>
ST_500 : Operation 2607 [1/1] (8.51ns)   --->   "%mul_ln30_27 = mul nsw i32 %gmem_addr_82_read, %gmem_addr_81_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 2607 'mul' 'mul_ln30_27' <Predicate = (!icmp_ln25_27)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 501 <SV = 133> <Delay = 8.75>
ST_501 : Operation 2608 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2608 'specloopname' <Predicate = (!icmp_ln25_27)> <Delay = 0.00>
ST_501 : Operation 2609 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2609 'specregionbegin' 'tmp_55' <Predicate = (!icmp_ln25_27)> <Delay = 0.00>
ST_501 : Operation 2610 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 2610 'specpipeline' <Predicate = (!icmp_ln25_27)> <Delay = 0.00>
ST_501 : Operation 2611 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_83, i32 %mul_ln30_27, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2611 'write' <Predicate = (!icmp_ln25_27)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_501 : Operation 2612 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_55) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 2612 'specregionend' 'empty_92' <Predicate = (!icmp_ln25_27)> <Delay = 0.00>
ST_501 : Operation 2613 [1/1] (0.00ns)   --->   "br label %29" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2613 'br' <Predicate = (!icmp_ln25_27)> <Delay = 0.00>

State 502 <SV = 123> <Delay = 8.75>
ST_502 : Operation 2614 [5/5] (8.75ns)   --->   "%p_wr_resp223 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_83)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2614 'writeresp' 'p_wr_resp223' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_502 : Operation 2615 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2615 'specregionbegin' 'tmp_54' <Predicate = true> <Delay = 0.00>

State 503 <SV = 124> <Delay = 8.75>
ST_503 : Operation 2616 [4/5] (8.75ns)   --->   "%p_wr_resp223 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_83)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2616 'writeresp' 'p_wr_resp223' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 504 <SV = 125> <Delay = 8.75>
ST_504 : Operation 2617 [3/5] (8.75ns)   --->   "%p_wr_resp223 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_83)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2617 'writeresp' 'p_wr_resp223' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 505 <SV = 126> <Delay = 8.75>
ST_505 : Operation 2618 [2/5] (8.75ns)   --->   "%p_wr_resp223 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_83)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2618 'writeresp' 'p_wr_resp223' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 506 <SV = 127> <Delay = 8.75>
ST_506 : Operation 2619 [1/5] (8.75ns)   --->   "%p_wr_resp223 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_83)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2619 'writeresp' 'p_wr_resp223' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_506 : Operation 2620 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_52) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 2620 'specregionend' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_506 : Operation 2621 [1/1] (0.00ns)   --->   "%or_ln22_27 = or i11 %empty_10, 28" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2621 'or' 'or_ln22_27' <Predicate = true> <Delay = 0.00>
ST_506 : Operation 2622 [1/1] (1.76ns)   --->   "br label %30" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2622 'br' <Predicate = true> <Delay = 1.76>

State 507 <SV = 128> <Delay = 2.96>
ST_507 : Operation 2623 [1/1] (0.00ns)   --->   "%j_0_28 = phi i12 [ 0, %i_cycle27 ], [ %add_ln25_28, %j_cycle28 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2623 'phi' 'j_0_28' <Predicate = true> <Delay = 0.00>
ST_507 : Operation 2624 [1/1] (1.99ns)   --->   "%icmp_ln25_28 = icmp eq i12 %j_0_28, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2624 'icmp' 'icmp_ln25_28' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_507 : Operation 2625 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 2625 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_507 : Operation 2626 [1/1] (1.54ns)   --->   "%add_ln25_28 = add i12 %j_0_28, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2626 'add' 'add_ln25_28' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_507 : Operation 2627 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_28, label %i_cycle28, label %j_cycle28" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2627 'br' <Predicate = true> <Delay = 0.00>
ST_507 : Operation 2628 [1/1] (0.00ns)   --->   "%tmp_173 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_27, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2628 'partselect' 'tmp_173' <Predicate = (!icmp_ln25_28)> <Delay = 0.00>
ST_507 : Operation 2629 [1/1] (0.00ns)   --->   "%tmp_174 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_173, i12 %j_0_28)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2629 'bitconcatenate' 'tmp_174' <Predicate = (!icmp_ln25_28)> <Delay = 0.00>
ST_507 : Operation 2630 [1/1] (0.00ns)   --->   "%zext_ln27_85 = zext i22 %tmp_174 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2630 'zext' 'zext_ln27_85' <Predicate = (!icmp_ln25_28)> <Delay = 0.00>
ST_507 : Operation 2631 [1/1] (2.49ns)   --->   "%add_ln27_42 = add i31 %zext_ln27_85, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2631 'add' 'add_ln27_42' <Predicate = (!icmp_ln25_28)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 508 <SV = 129> <Delay = 8.75>
ST_508 : Operation 2632 [1/1] (0.00ns)   --->   "%zext_ln27_86 = zext i31 %add_ln27_42 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2632 'zext' 'zext_ln27_86' <Predicate = (!icmp_ln25_28)> <Delay = 0.00>
ST_508 : Operation 2633 [1/1] (0.00ns)   --->   "%gmem_addr_84 = getelementptr i32* %gmem, i64 %zext_ln27_86" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2633 'getelementptr' 'gmem_addr_84' <Predicate = (!icmp_ln25_28)> <Delay = 0.00>
ST_508 : Operation 2634 [1/1] (2.49ns)   --->   "%add_ln28_28 = add i31 %zext_ln27_85, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2634 'add' 'add_ln28_28' <Predicate = (!icmp_ln25_28)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_508 : Operation 2635 [7/7] (8.75ns)   --->   "%gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2635 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln25_28)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 509 <SV = 130> <Delay = 8.75>
ST_509 : Operation 2636 [1/1] (0.00ns)   --->   "%zext_ln28_28 = zext i31 %add_ln28_28 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2636 'zext' 'zext_ln28_28' <Predicate = (!icmp_ln25_28)> <Delay = 0.00>
ST_509 : Operation 2637 [1/1] (0.00ns)   --->   "%gmem_addr_85 = getelementptr i32* %gmem, i64 %zext_ln28_28" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2637 'getelementptr' 'gmem_addr_85' <Predicate = (!icmp_ln25_28)> <Delay = 0.00>
ST_509 : Operation 2638 [6/7] (8.75ns)   --->   "%gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2638 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln25_28)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_509 : Operation 2639 [7/7] (8.75ns)   --->   "%gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_85, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2639 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln25_28)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 510 <SV = 131> <Delay = 8.75>
ST_510 : Operation 2640 [5/7] (8.75ns)   --->   "%gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2640 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln25_28)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_510 : Operation 2641 [6/7] (8.75ns)   --->   "%gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_85, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2641 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln25_28)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 511 <SV = 132> <Delay = 8.75>
ST_511 : Operation 2642 [4/7] (8.75ns)   --->   "%gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2642 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln25_28)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_511 : Operation 2643 [5/7] (8.75ns)   --->   "%gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_85, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2643 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln25_28)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 512 <SV = 133> <Delay = 8.75>
ST_512 : Operation 2644 [3/7] (8.75ns)   --->   "%gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2644 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln25_28)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_512 : Operation 2645 [4/7] (8.75ns)   --->   "%gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_85, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2645 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln25_28)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 513 <SV = 134> <Delay = 8.75>
ST_513 : Operation 2646 [2/7] (8.75ns)   --->   "%gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2646 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln25_28)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_513 : Operation 2647 [3/7] (8.75ns)   --->   "%gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_85, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2647 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln25_28)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 514 <SV = 135> <Delay = 8.75>
ST_514 : Operation 2648 [1/7] (8.75ns)   --->   "%gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2648 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln25_28)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_514 : Operation 2649 [2/7] (8.75ns)   --->   "%gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_85, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2649 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln25_28)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 515 <SV = 136> <Delay = 8.75>
ST_515 : Operation 2650 [1/1] (8.75ns)   --->   "%gmem_addr_84_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_84)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2650 'read' 'gmem_addr_84_read' <Predicate = (!icmp_ln25_28)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_515 : Operation 2651 [1/7] (8.75ns)   --->   "%gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_85, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2651 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln25_28)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 516 <SV = 137> <Delay = 8.75>
ST_516 : Operation 2652 [1/1] (2.49ns)   --->   "%add_ln32_28 = add i31 %zext_ln27_85, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2652 'add' 'add_ln32_28' <Predicate = (!icmp_ln25_28)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_516 : Operation 2653 [1/1] (8.75ns)   --->   "%gmem_addr_85_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_85)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2653 'read' 'gmem_addr_85_read' <Predicate = (!icmp_ln25_28)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 517 <SV = 138> <Delay = 8.75>
ST_517 : Operation 2654 [1/1] (0.00ns)   --->   "%zext_ln32_29 = zext i31 %add_ln32_28 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2654 'zext' 'zext_ln32_29' <Predicate = (!icmp_ln25_28)> <Delay = 0.00>
ST_517 : Operation 2655 [1/1] (0.00ns)   --->   "%gmem_addr_86 = getelementptr i32* %gmem, i64 %zext_ln32_29" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2655 'getelementptr' 'gmem_addr_86' <Predicate = (!icmp_ln25_28)> <Delay = 0.00>
ST_517 : Operation 2656 [1/1] (8.51ns)   --->   "%mul_ln30_28 = mul nsw i32 %gmem_addr_84_read, %gmem_addr_85_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 2656 'mul' 'mul_ln30_28' <Predicate = (!icmp_ln25_28)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_517 : Operation 2657 [1/1] (8.75ns)   --->   "%gmem_addr_86_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_86, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2657 'writereq' 'gmem_addr_86_req' <Predicate = (!icmp_ln25_28)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 518 <SV = 139> <Delay = 8.75>
ST_518 : Operation 2658 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_86, i32 %mul_ln30_28, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2658 'write' <Predicate = (!icmp_ln25_28)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 519 <SV = 140> <Delay = 8.75>
ST_519 : Operation 2659 [5/5] (8.75ns)   --->   "%gmem_addr_86_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_86)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2659 'writeresp' 'gmem_addr_86_resp' <Predicate = (!icmp_ln25_28)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 520 <SV = 141> <Delay = 8.75>
ST_520 : Operation 2660 [4/5] (8.75ns)   --->   "%gmem_addr_86_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_86)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2660 'writeresp' 'gmem_addr_86_resp' <Predicate = (!icmp_ln25_28)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 521 <SV = 142> <Delay = 8.75>
ST_521 : Operation 2661 [3/5] (8.75ns)   --->   "%gmem_addr_86_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_86)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2661 'writeresp' 'gmem_addr_86_resp' <Predicate = (!icmp_ln25_28)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 522 <SV = 143> <Delay = 8.75>
ST_522 : Operation 2662 [2/5] (8.75ns)   --->   "%gmem_addr_86_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_86)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2662 'writeresp' 'gmem_addr_86_resp' <Predicate = (!icmp_ln25_28)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 523 <SV = 144> <Delay = 8.75>
ST_523 : Operation 2663 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2663 'specloopname' <Predicate = (!icmp_ln25_28)> <Delay = 0.00>
ST_523 : Operation 2664 [1/1] (0.00ns)   --->   "%tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2664 'specregionbegin' 'tmp_57' <Predicate = (!icmp_ln25_28)> <Delay = 0.00>
ST_523 : Operation 2665 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 2665 'specpipeline' <Predicate = (!icmp_ln25_28)> <Delay = 0.00>
ST_523 : Operation 2666 [1/5] (8.75ns)   --->   "%gmem_addr_86_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_86)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2666 'writeresp' 'gmem_addr_86_resp' <Predicate = (!icmp_ln25_28)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_523 : Operation 2667 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_57) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 2667 'specregionend' 'empty_95' <Predicate = (!icmp_ln25_28)> <Delay = 0.00>
ST_523 : Operation 2668 [1/1] (0.00ns)   --->   "br label %30" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2668 'br' <Predicate = (!icmp_ln25_28)> <Delay = 0.00>

State 524 <SV = 129> <Delay = 2.49>
ST_524 : Operation 2669 [1/1] (0.00ns)   --->   "%or_ln22_28 = or i11 %empty_10, 29" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2669 'or' 'or_ln22_28' <Predicate = true> <Delay = 0.00>
ST_524 : Operation 2670 [1/1] (0.00ns)   --->   "%tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2670 'specregionbegin' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_524 : Operation 2671 [1/1] (0.00ns)   --->   "%tmp_172 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_28, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2671 'bitconcatenate' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_524 : Operation 2672 [1/1] (0.00ns)   --->   "%zext_ln27_84 = zext i22 %tmp_172 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2672 'zext' 'zext_ln27_84' <Predicate = true> <Delay = 0.00>
ST_524 : Operation 2673 [1/1] (2.49ns)   --->   "%add_ln32_29 = add i31 %zext_ln27_84, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2673 'add' 'add_ln32_29' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 525 <SV = 130> <Delay = 8.75>
ST_525 : Operation 2674 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_54) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 2674 'specregionend' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_525 : Operation 2675 [1/1] (0.00ns)   --->   "%zext_ln25_14 = zext i22 %tmp_172 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2675 'zext' 'zext_ln25_14' <Predicate = true> <Delay = 0.00>
ST_525 : Operation 2676 [1/1] (0.00ns)   --->   "%zext_ln32_28 = zext i31 %add_ln32_29 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2676 'zext' 'zext_ln32_28' <Predicate = true> <Delay = 0.00>
ST_525 : Operation 2677 [1/1] (0.00ns)   --->   "%gmem_addr_89 = getelementptr i32* %gmem, i64 %zext_ln32_28" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2677 'getelementptr' 'gmem_addr_89' <Predicate = true> <Delay = 0.00>
ST_525 : Operation 2678 [1/1] (8.75ns)   --->   "%p_wr_req224 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_89, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2678 'writereq' 'p_wr_req224' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_525 : Operation 2679 [1/1] (1.76ns)   --->   "br label %31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2679 'br' <Predicate = true> <Delay = 1.76>

State 526 <SV = 131> <Delay = 4.74>
ST_526 : Operation 2680 [1/1] (0.00ns)   --->   "%j_0_29 = phi i12 [ 0, %i_cycle28 ], [ %add_ln25_29, %j_cycle29 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2680 'phi' 'j_0_29' <Predicate = true> <Delay = 0.00>
ST_526 : Operation 2681 [1/1] (1.99ns)   --->   "%icmp_ln25_29 = icmp eq i12 %j_0_29, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2681 'icmp' 'icmp_ln25_29' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_526 : Operation 2682 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 2682 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_526 : Operation 2683 [1/1] (1.54ns)   --->   "%add_ln25_29 = add i12 %j_0_29, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2683 'add' 'add_ln25_29' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_526 : Operation 2684 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_29, label %i_cycle29, label %j_cycle29" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2684 'br' <Predicate = true> <Delay = 0.00>
ST_526 : Operation 2685 [1/1] (0.00ns)   --->   "%zext_ln27_87 = zext i12 %j_0_29 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2685 'zext' 'zext_ln27_87' <Predicate = (!icmp_ln25_29)> <Delay = 0.00>
ST_526 : Operation 2686 [1/1] (2.25ns)   --->   "%add_ln27_43 = add i23 %zext_ln25_14, %zext_ln27_87" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2686 'add' 'add_ln27_43' <Predicate = (!icmp_ln25_29)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_526 : Operation 2687 [1/1] (0.00ns)   --->   "%zext_ln27_88 = zext i23 %add_ln27_43 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2687 'zext' 'zext_ln27_88' <Predicate = (!icmp_ln25_29)> <Delay = 0.00>
ST_526 : Operation 2688 [1/1] (2.49ns)   --->   "%add_ln27_44 = add i31 %zext_ln27_88, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2688 'add' 'add_ln27_44' <Predicate = (!icmp_ln25_29)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 527 <SV = 132> <Delay = 8.75>
ST_527 : Operation 2689 [1/1] (0.00ns)   --->   "%zext_ln27_89 = zext i31 %add_ln27_44 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2689 'zext' 'zext_ln27_89' <Predicate = (!icmp_ln25_29)> <Delay = 0.00>
ST_527 : Operation 2690 [1/1] (0.00ns)   --->   "%gmem_addr_87 = getelementptr i32* %gmem, i64 %zext_ln27_89" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2690 'getelementptr' 'gmem_addr_87' <Predicate = (!icmp_ln25_29)> <Delay = 0.00>
ST_527 : Operation 2691 [1/1] (2.49ns)   --->   "%add_ln28_29 = add i31 %zext_ln27_88, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2691 'add' 'add_ln28_29' <Predicate = (!icmp_ln25_29)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_527 : Operation 2692 [7/7] (8.75ns)   --->   "%gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2692 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln25_29)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 528 <SV = 133> <Delay = 8.75>
ST_528 : Operation 2693 [1/1] (0.00ns)   --->   "%zext_ln28_29 = zext i31 %add_ln28_29 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2693 'zext' 'zext_ln28_29' <Predicate = (!icmp_ln25_29)> <Delay = 0.00>
ST_528 : Operation 2694 [1/1] (0.00ns)   --->   "%gmem_addr_88 = getelementptr i32* %gmem, i64 %zext_ln28_29" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2694 'getelementptr' 'gmem_addr_88' <Predicate = (!icmp_ln25_29)> <Delay = 0.00>
ST_528 : Operation 2695 [6/7] (8.75ns)   --->   "%gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2695 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln25_29)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_528 : Operation 2696 [7/7] (8.75ns)   --->   "%gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_88, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2696 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln25_29)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 529 <SV = 134> <Delay = 8.75>
ST_529 : Operation 2697 [5/7] (8.75ns)   --->   "%gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2697 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln25_29)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_529 : Operation 2698 [6/7] (8.75ns)   --->   "%gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_88, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2698 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln25_29)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 530 <SV = 135> <Delay = 8.75>
ST_530 : Operation 2699 [4/7] (8.75ns)   --->   "%gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2699 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln25_29)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_530 : Operation 2700 [5/7] (8.75ns)   --->   "%gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_88, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2700 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln25_29)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 531 <SV = 136> <Delay = 8.75>
ST_531 : Operation 2701 [3/7] (8.75ns)   --->   "%gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2701 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln25_29)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_531 : Operation 2702 [4/7] (8.75ns)   --->   "%gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_88, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2702 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln25_29)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 532 <SV = 137> <Delay = 8.75>
ST_532 : Operation 2703 [2/7] (8.75ns)   --->   "%gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2703 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln25_29)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_532 : Operation 2704 [3/7] (8.75ns)   --->   "%gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_88, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2704 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln25_29)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 533 <SV = 138> <Delay = 8.75>
ST_533 : Operation 2705 [1/7] (8.75ns)   --->   "%gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2705 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln25_29)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_533 : Operation 2706 [2/7] (8.75ns)   --->   "%gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_88, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2706 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln25_29)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 534 <SV = 139> <Delay = 8.75>
ST_534 : Operation 2707 [1/1] (8.75ns)   --->   "%gmem_addr_87_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_87)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2707 'read' 'gmem_addr_87_read' <Predicate = (!icmp_ln25_29)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_534 : Operation 2708 [1/7] (8.75ns)   --->   "%gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_88, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2708 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln25_29)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 535 <SV = 140> <Delay = 8.75>
ST_535 : Operation 2709 [1/1] (8.75ns)   --->   "%gmem_addr_88_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_88)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2709 'read' 'gmem_addr_88_read' <Predicate = (!icmp_ln25_29)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 536 <SV = 141> <Delay = 8.51>
ST_536 : Operation 2710 [1/1] (8.51ns)   --->   "%mul_ln30_29 = mul nsw i32 %gmem_addr_88_read, %gmem_addr_87_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 2710 'mul' 'mul_ln30_29' <Predicate = (!icmp_ln25_29)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 537 <SV = 142> <Delay = 8.75>
ST_537 : Operation 2711 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2711 'specloopname' <Predicate = (!icmp_ln25_29)> <Delay = 0.00>
ST_537 : Operation 2712 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2712 'specregionbegin' 'tmp_59' <Predicate = (!icmp_ln25_29)> <Delay = 0.00>
ST_537 : Operation 2713 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 2713 'specpipeline' <Predicate = (!icmp_ln25_29)> <Delay = 0.00>
ST_537 : Operation 2714 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_89, i32 %mul_ln30_29, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2714 'write' <Predicate = (!icmp_ln25_29)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_537 : Operation 2715 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_59) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 2715 'specregionend' 'empty_98' <Predicate = (!icmp_ln25_29)> <Delay = 0.00>
ST_537 : Operation 2716 [1/1] (0.00ns)   --->   "br label %31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2716 'br' <Predicate = (!icmp_ln25_29)> <Delay = 0.00>

State 538 <SV = 132> <Delay = 8.75>
ST_538 : Operation 2717 [5/5] (8.75ns)   --->   "%p_wr_resp225 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_89)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2717 'writeresp' 'p_wr_resp225' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_538 : Operation 2718 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2718 'specregionbegin' 'tmp_58' <Predicate = true> <Delay = 0.00>

State 539 <SV = 133> <Delay = 8.75>
ST_539 : Operation 2719 [4/5] (8.75ns)   --->   "%p_wr_resp225 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_89)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2719 'writeresp' 'p_wr_resp225' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 540 <SV = 134> <Delay = 8.75>
ST_540 : Operation 2720 [3/5] (8.75ns)   --->   "%p_wr_resp225 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_89)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2720 'writeresp' 'p_wr_resp225' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 541 <SV = 135> <Delay = 8.75>
ST_541 : Operation 2721 [2/5] (8.75ns)   --->   "%p_wr_resp225 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_89)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2721 'writeresp' 'p_wr_resp225' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 542 <SV = 136> <Delay = 8.75>
ST_542 : Operation 2722 [1/5] (8.75ns)   --->   "%p_wr_resp225 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_89)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2722 'writeresp' 'p_wr_resp225' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_542 : Operation 2723 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_56) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 2723 'specregionend' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_542 : Operation 2724 [1/1] (0.00ns)   --->   "%or_ln22_29 = or i11 %empty_10, 30" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2724 'or' 'or_ln22_29' <Predicate = true> <Delay = 0.00>
ST_542 : Operation 2725 [1/1] (1.76ns)   --->   "br label %32" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2725 'br' <Predicate = true> <Delay = 1.76>

State 543 <SV = 137> <Delay = 2.96>
ST_543 : Operation 2726 [1/1] (0.00ns)   --->   "%j_0_30 = phi i12 [ 0, %i_cycle29 ], [ %add_ln25_30, %j_cycle30 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2726 'phi' 'j_0_30' <Predicate = true> <Delay = 0.00>
ST_543 : Operation 2727 [1/1] (1.99ns)   --->   "%icmp_ln25_30 = icmp eq i12 %j_0_30, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2727 'icmp' 'icmp_ln25_30' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_543 : Operation 2728 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 2728 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_543 : Operation 2729 [1/1] (1.54ns)   --->   "%add_ln25_30 = add i12 %j_0_30, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2729 'add' 'add_ln25_30' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_543 : Operation 2730 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_30, label %i_cycle30, label %j_cycle30" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2730 'br' <Predicate = true> <Delay = 0.00>
ST_543 : Operation 2731 [1/1] (0.00ns)   --->   "%tmp_176 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_29, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2731 'partselect' 'tmp_176' <Predicate = (!icmp_ln25_30)> <Delay = 0.00>
ST_543 : Operation 2732 [1/1] (0.00ns)   --->   "%tmp_177 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_176, i12 %j_0_30)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2732 'bitconcatenate' 'tmp_177' <Predicate = (!icmp_ln25_30)> <Delay = 0.00>
ST_543 : Operation 2733 [1/1] (0.00ns)   --->   "%zext_ln27_91 = zext i22 %tmp_177 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2733 'zext' 'zext_ln27_91' <Predicate = (!icmp_ln25_30)> <Delay = 0.00>
ST_543 : Operation 2734 [1/1] (2.49ns)   --->   "%add_ln27_45 = add i31 %zext_ln27_91, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2734 'add' 'add_ln27_45' <Predicate = (!icmp_ln25_30)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 544 <SV = 138> <Delay = 8.75>
ST_544 : Operation 2735 [1/1] (0.00ns)   --->   "%zext_ln27_92 = zext i31 %add_ln27_45 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2735 'zext' 'zext_ln27_92' <Predicate = (!icmp_ln25_30)> <Delay = 0.00>
ST_544 : Operation 2736 [1/1] (0.00ns)   --->   "%gmem_addr_90 = getelementptr i32* %gmem, i64 %zext_ln27_92" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2736 'getelementptr' 'gmem_addr_90' <Predicate = (!icmp_ln25_30)> <Delay = 0.00>
ST_544 : Operation 2737 [1/1] (2.49ns)   --->   "%add_ln28_30 = add i31 %zext_ln27_91, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2737 'add' 'add_ln28_30' <Predicate = (!icmp_ln25_30)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_544 : Operation 2738 [7/7] (8.75ns)   --->   "%gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2738 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln25_30)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 545 <SV = 139> <Delay = 8.75>
ST_545 : Operation 2739 [1/1] (0.00ns)   --->   "%zext_ln28_30 = zext i31 %add_ln28_30 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2739 'zext' 'zext_ln28_30' <Predicate = (!icmp_ln25_30)> <Delay = 0.00>
ST_545 : Operation 2740 [1/1] (0.00ns)   --->   "%gmem_addr_91 = getelementptr i32* %gmem, i64 %zext_ln28_30" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2740 'getelementptr' 'gmem_addr_91' <Predicate = (!icmp_ln25_30)> <Delay = 0.00>
ST_545 : Operation 2741 [6/7] (8.75ns)   --->   "%gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2741 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln25_30)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_545 : Operation 2742 [7/7] (8.75ns)   --->   "%gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_91, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2742 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln25_30)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 546 <SV = 140> <Delay = 8.75>
ST_546 : Operation 2743 [5/7] (8.75ns)   --->   "%gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2743 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln25_30)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_546 : Operation 2744 [6/7] (8.75ns)   --->   "%gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_91, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2744 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln25_30)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 547 <SV = 141> <Delay = 8.75>
ST_547 : Operation 2745 [4/7] (8.75ns)   --->   "%gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2745 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln25_30)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_547 : Operation 2746 [5/7] (8.75ns)   --->   "%gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_91, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2746 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln25_30)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 548 <SV = 142> <Delay = 8.75>
ST_548 : Operation 2747 [3/7] (8.75ns)   --->   "%gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2747 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln25_30)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_548 : Operation 2748 [4/7] (8.75ns)   --->   "%gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_91, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2748 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln25_30)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 549 <SV = 143> <Delay = 8.75>
ST_549 : Operation 2749 [2/7] (8.75ns)   --->   "%gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2749 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln25_30)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_549 : Operation 2750 [3/7] (8.75ns)   --->   "%gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_91, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2750 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln25_30)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 550 <SV = 144> <Delay = 8.75>
ST_550 : Operation 2751 [1/7] (8.75ns)   --->   "%gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2751 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln25_30)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_550 : Operation 2752 [2/7] (8.75ns)   --->   "%gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_91, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2752 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln25_30)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 551 <SV = 145> <Delay = 8.75>
ST_551 : Operation 2753 [1/1] (8.75ns)   --->   "%gmem_addr_90_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_90)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2753 'read' 'gmem_addr_90_read' <Predicate = (!icmp_ln25_30)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_551 : Operation 2754 [1/7] (8.75ns)   --->   "%gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_91, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2754 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln25_30)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 552 <SV = 146> <Delay = 8.75>
ST_552 : Operation 2755 [1/1] (2.49ns)   --->   "%add_ln32_30 = add i31 %zext_ln27_91, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2755 'add' 'add_ln32_30' <Predicate = (!icmp_ln25_30)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_552 : Operation 2756 [1/1] (8.75ns)   --->   "%gmem_addr_91_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_91)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2756 'read' 'gmem_addr_91_read' <Predicate = (!icmp_ln25_30)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 553 <SV = 147> <Delay = 8.75>
ST_553 : Operation 2757 [1/1] (0.00ns)   --->   "%zext_ln32_31 = zext i31 %add_ln32_30 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2757 'zext' 'zext_ln32_31' <Predicate = (!icmp_ln25_30)> <Delay = 0.00>
ST_553 : Operation 2758 [1/1] (0.00ns)   --->   "%gmem_addr_92 = getelementptr i32* %gmem, i64 %zext_ln32_31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2758 'getelementptr' 'gmem_addr_92' <Predicate = (!icmp_ln25_30)> <Delay = 0.00>
ST_553 : Operation 2759 [1/1] (8.51ns)   --->   "%mul_ln30_30 = mul nsw i32 %gmem_addr_90_read, %gmem_addr_91_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 2759 'mul' 'mul_ln30_30' <Predicate = (!icmp_ln25_30)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_553 : Operation 2760 [1/1] (8.75ns)   --->   "%gmem_addr_92_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_92, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2760 'writereq' 'gmem_addr_92_req' <Predicate = (!icmp_ln25_30)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 554 <SV = 148> <Delay = 8.75>
ST_554 : Operation 2761 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_92, i32 %mul_ln30_30, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2761 'write' <Predicate = (!icmp_ln25_30)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 555 <SV = 149> <Delay = 8.75>
ST_555 : Operation 2762 [5/5] (8.75ns)   --->   "%gmem_addr_92_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_92)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2762 'writeresp' 'gmem_addr_92_resp' <Predicate = (!icmp_ln25_30)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 556 <SV = 150> <Delay = 8.75>
ST_556 : Operation 2763 [4/5] (8.75ns)   --->   "%gmem_addr_92_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_92)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2763 'writeresp' 'gmem_addr_92_resp' <Predicate = (!icmp_ln25_30)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 557 <SV = 151> <Delay = 8.75>
ST_557 : Operation 2764 [3/5] (8.75ns)   --->   "%gmem_addr_92_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_92)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2764 'writeresp' 'gmem_addr_92_resp' <Predicate = (!icmp_ln25_30)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 558 <SV = 152> <Delay = 8.75>
ST_558 : Operation 2765 [2/5] (8.75ns)   --->   "%gmem_addr_92_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_92)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2765 'writeresp' 'gmem_addr_92_resp' <Predicate = (!icmp_ln25_30)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 559 <SV = 153> <Delay = 8.75>
ST_559 : Operation 2766 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2766 'specloopname' <Predicate = (!icmp_ln25_30)> <Delay = 0.00>
ST_559 : Operation 2767 [1/1] (0.00ns)   --->   "%tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2767 'specregionbegin' 'tmp_61' <Predicate = (!icmp_ln25_30)> <Delay = 0.00>
ST_559 : Operation 2768 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 2768 'specpipeline' <Predicate = (!icmp_ln25_30)> <Delay = 0.00>
ST_559 : Operation 2769 [1/5] (8.75ns)   --->   "%gmem_addr_92_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_92)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2769 'writeresp' 'gmem_addr_92_resp' <Predicate = (!icmp_ln25_30)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_559 : Operation 2770 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_61) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 2770 'specregionend' 'empty_101' <Predicate = (!icmp_ln25_30)> <Delay = 0.00>
ST_559 : Operation 2771 [1/1] (0.00ns)   --->   "br label %32" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2771 'br' <Predicate = (!icmp_ln25_30)> <Delay = 0.00>

State 560 <SV = 138> <Delay = 2.49>
ST_560 : Operation 2772 [1/1] (0.00ns)   --->   "%or_ln22_30 = or i11 %empty_10, 31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2772 'or' 'or_ln22_30' <Predicate = true> <Delay = 0.00>
ST_560 : Operation 2773 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2773 'specregionbegin' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_560 : Operation 2774 [1/1] (0.00ns)   --->   "%tmp_175 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_30, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2774 'bitconcatenate' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_560 : Operation 2775 [1/1] (0.00ns)   --->   "%zext_ln27_90 = zext i22 %tmp_175 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2775 'zext' 'zext_ln27_90' <Predicate = true> <Delay = 0.00>
ST_560 : Operation 2776 [1/1] (2.49ns)   --->   "%add_ln32_31 = add i31 %zext_ln27_90, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2776 'add' 'add_ln32_31' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 561 <SV = 139> <Delay = 8.75>
ST_561 : Operation 2777 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_58) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 2777 'specregionend' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_561 : Operation 2778 [1/1] (0.00ns)   --->   "%zext_ln25_15 = zext i22 %tmp_175 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2778 'zext' 'zext_ln25_15' <Predicate = true> <Delay = 0.00>
ST_561 : Operation 2779 [1/1] (0.00ns)   --->   "%zext_ln32_30 = zext i31 %add_ln32_31 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2779 'zext' 'zext_ln32_30' <Predicate = true> <Delay = 0.00>
ST_561 : Operation 2780 [1/1] (0.00ns)   --->   "%gmem_addr_95 = getelementptr i32* %gmem, i64 %zext_ln32_30" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2780 'getelementptr' 'gmem_addr_95' <Predicate = true> <Delay = 0.00>
ST_561 : Operation 2781 [1/1] (8.75ns)   --->   "%p_wr_req226 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_95, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2781 'writereq' 'p_wr_req226' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_561 : Operation 2782 [1/1] (1.76ns)   --->   "br label %33" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2782 'br' <Predicate = true> <Delay = 1.76>

State 562 <SV = 140> <Delay = 4.74>
ST_562 : Operation 2783 [1/1] (0.00ns)   --->   "%j_0_31 = phi i12 [ 0, %i_cycle30 ], [ %add_ln25_31, %j_cycle31 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2783 'phi' 'j_0_31' <Predicate = true> <Delay = 0.00>
ST_562 : Operation 2784 [1/1] (1.99ns)   --->   "%icmp_ln25_31 = icmp eq i12 %j_0_31, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2784 'icmp' 'icmp_ln25_31' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 2785 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 2785 'speclooptripcount' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_562 : Operation 2786 [1/1] (1.54ns)   --->   "%add_ln25_31 = add i12 %j_0_31, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2786 'add' 'add_ln25_31' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 2787 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_31, label %i_cycle31, label %j_cycle31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2787 'br' <Predicate = true> <Delay = 0.00>
ST_562 : Operation 2788 [1/1] (0.00ns)   --->   "%zext_ln27_93 = zext i12 %j_0_31 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2788 'zext' 'zext_ln27_93' <Predicate = (!icmp_ln25_31)> <Delay = 0.00>
ST_562 : Operation 2789 [1/1] (2.25ns)   --->   "%add_ln27_46 = add i23 %zext_ln25_15, %zext_ln27_93" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2789 'add' 'add_ln27_46' <Predicate = (!icmp_ln25_31)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 2790 [1/1] (0.00ns)   --->   "%zext_ln27_94 = zext i23 %add_ln27_46 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2790 'zext' 'zext_ln27_94' <Predicate = (!icmp_ln25_31)> <Delay = 0.00>
ST_562 : Operation 2791 [1/1] (2.49ns)   --->   "%add_ln27_47 = add i31 %zext_ln27_94, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2791 'add' 'add_ln27_47' <Predicate = (!icmp_ln25_31)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 563 <SV = 141> <Delay = 8.75>
ST_563 : Operation 2792 [1/1] (0.00ns)   --->   "%zext_ln27_95 = zext i31 %add_ln27_47 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2792 'zext' 'zext_ln27_95' <Predicate = (!icmp_ln25_31)> <Delay = 0.00>
ST_563 : Operation 2793 [1/1] (0.00ns)   --->   "%gmem_addr_93 = getelementptr i32* %gmem, i64 %zext_ln27_95" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2793 'getelementptr' 'gmem_addr_93' <Predicate = (!icmp_ln25_31)> <Delay = 0.00>
ST_563 : Operation 2794 [1/1] (2.49ns)   --->   "%add_ln28_31 = add i31 %zext_ln27_94, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2794 'add' 'add_ln28_31' <Predicate = (!icmp_ln25_31)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_563 : Operation 2795 [7/7] (8.75ns)   --->   "%gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2795 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln25_31)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 564 <SV = 142> <Delay = 8.75>
ST_564 : Operation 2796 [1/1] (0.00ns)   --->   "%zext_ln28_31 = zext i31 %add_ln28_31 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2796 'zext' 'zext_ln28_31' <Predicate = (!icmp_ln25_31)> <Delay = 0.00>
ST_564 : Operation 2797 [1/1] (0.00ns)   --->   "%gmem_addr_94 = getelementptr i32* %gmem, i64 %zext_ln28_31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2797 'getelementptr' 'gmem_addr_94' <Predicate = (!icmp_ln25_31)> <Delay = 0.00>
ST_564 : Operation 2798 [6/7] (8.75ns)   --->   "%gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2798 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln25_31)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_564 : Operation 2799 [7/7] (8.75ns)   --->   "%gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_94, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2799 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln25_31)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 565 <SV = 143> <Delay = 8.75>
ST_565 : Operation 2800 [5/7] (8.75ns)   --->   "%gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2800 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln25_31)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_565 : Operation 2801 [6/7] (8.75ns)   --->   "%gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_94, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2801 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln25_31)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 566 <SV = 144> <Delay = 8.75>
ST_566 : Operation 2802 [4/7] (8.75ns)   --->   "%gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2802 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln25_31)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_566 : Operation 2803 [5/7] (8.75ns)   --->   "%gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_94, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2803 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln25_31)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 567 <SV = 145> <Delay = 8.75>
ST_567 : Operation 2804 [3/7] (8.75ns)   --->   "%gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2804 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln25_31)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_567 : Operation 2805 [4/7] (8.75ns)   --->   "%gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_94, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2805 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln25_31)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 568 <SV = 146> <Delay = 8.75>
ST_568 : Operation 2806 [2/7] (8.75ns)   --->   "%gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2806 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln25_31)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_568 : Operation 2807 [3/7] (8.75ns)   --->   "%gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_94, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2807 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln25_31)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 569 <SV = 147> <Delay = 8.75>
ST_569 : Operation 2808 [1/7] (8.75ns)   --->   "%gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2808 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln25_31)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_569 : Operation 2809 [2/7] (8.75ns)   --->   "%gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_94, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2809 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln25_31)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 570 <SV = 148> <Delay = 8.75>
ST_570 : Operation 2810 [1/1] (8.75ns)   --->   "%gmem_addr_93_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_93)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2810 'read' 'gmem_addr_93_read' <Predicate = (!icmp_ln25_31)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_570 : Operation 2811 [1/7] (8.75ns)   --->   "%gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_94, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2811 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln25_31)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 571 <SV = 149> <Delay = 8.75>
ST_571 : Operation 2812 [1/1] (8.75ns)   --->   "%gmem_addr_94_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_94)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2812 'read' 'gmem_addr_94_read' <Predicate = (!icmp_ln25_31)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 572 <SV = 150> <Delay = 8.51>
ST_572 : Operation 2813 [1/1] (8.51ns)   --->   "%mul_ln30_31 = mul nsw i32 %gmem_addr_94_read, %gmem_addr_93_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 2813 'mul' 'mul_ln30_31' <Predicate = (!icmp_ln25_31)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 573 <SV = 151> <Delay = 8.75>
ST_573 : Operation 2814 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2814 'specloopname' <Predicate = (!icmp_ln25_31)> <Delay = 0.00>
ST_573 : Operation 2815 [1/1] (0.00ns)   --->   "%tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2815 'specregionbegin' 'tmp_63' <Predicate = (!icmp_ln25_31)> <Delay = 0.00>
ST_573 : Operation 2816 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 2816 'specpipeline' <Predicate = (!icmp_ln25_31)> <Delay = 0.00>
ST_573 : Operation 2817 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_95, i32 %mul_ln30_31, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2817 'write' <Predicate = (!icmp_ln25_31)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_573 : Operation 2818 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_63) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 2818 'specregionend' 'empty_104' <Predicate = (!icmp_ln25_31)> <Delay = 0.00>
ST_573 : Operation 2819 [1/1] (0.00ns)   --->   "br label %33" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2819 'br' <Predicate = (!icmp_ln25_31)> <Delay = 0.00>

State 574 <SV = 141> <Delay = 8.75>
ST_574 : Operation 2820 [5/5] (8.75ns)   --->   "%p_wr_resp227 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_95)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2820 'writeresp' 'p_wr_resp227' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_574 : Operation 2821 [1/1] (0.00ns)   --->   "%tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2821 'specregionbegin' 'tmp_62' <Predicate = true> <Delay = 0.00>

State 575 <SV = 142> <Delay = 8.75>
ST_575 : Operation 2822 [4/5] (8.75ns)   --->   "%p_wr_resp227 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_95)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2822 'writeresp' 'p_wr_resp227' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 576 <SV = 143> <Delay = 8.75>
ST_576 : Operation 2823 [3/5] (8.75ns)   --->   "%p_wr_resp227 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_95)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2823 'writeresp' 'p_wr_resp227' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 577 <SV = 144> <Delay = 8.75>
ST_577 : Operation 2824 [2/5] (8.75ns)   --->   "%p_wr_resp227 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_95)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2824 'writeresp' 'p_wr_resp227' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 578 <SV = 145> <Delay = 8.75>
ST_578 : Operation 2825 [1/5] (8.75ns)   --->   "%p_wr_resp227 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_95)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2825 'writeresp' 'p_wr_resp227' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_578 : Operation 2826 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_60) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 2826 'specregionend' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_578 : Operation 2827 [1/1] (0.00ns)   --->   "%or_ln22_31 = or i11 %empty_10, 32" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2827 'or' 'or_ln22_31' <Predicate = true> <Delay = 0.00>
ST_578 : Operation 2828 [1/1] (1.76ns)   --->   "br label %34" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2828 'br' <Predicate = true> <Delay = 1.76>

State 579 <SV = 146> <Delay = 2.96>
ST_579 : Operation 2829 [1/1] (0.00ns)   --->   "%j_0_32 = phi i12 [ 0, %i_cycle31 ], [ %add_ln25_32, %j_cycle32 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2829 'phi' 'j_0_32' <Predicate = true> <Delay = 0.00>
ST_579 : Operation 2830 [1/1] (1.99ns)   --->   "%icmp_ln25_32 = icmp eq i12 %j_0_32, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2830 'icmp' 'icmp_ln25_32' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_579 : Operation 2831 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 2831 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_579 : Operation 2832 [1/1] (1.54ns)   --->   "%add_ln25_32 = add i12 %j_0_32, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2832 'add' 'add_ln25_32' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_579 : Operation 2833 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_32, label %i_cycle32, label %j_cycle32" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2833 'br' <Predicate = true> <Delay = 0.00>
ST_579 : Operation 2834 [1/1] (0.00ns)   --->   "%tmp_179 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_31, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2834 'partselect' 'tmp_179' <Predicate = (!icmp_ln25_32)> <Delay = 0.00>
ST_579 : Operation 2835 [1/1] (0.00ns)   --->   "%tmp_180 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_179, i12 %j_0_32)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2835 'bitconcatenate' 'tmp_180' <Predicate = (!icmp_ln25_32)> <Delay = 0.00>
ST_579 : Operation 2836 [1/1] (0.00ns)   --->   "%zext_ln27_97 = zext i22 %tmp_180 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2836 'zext' 'zext_ln27_97' <Predicate = (!icmp_ln25_32)> <Delay = 0.00>
ST_579 : Operation 2837 [1/1] (2.49ns)   --->   "%add_ln27_48 = add i31 %zext_ln27_97, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2837 'add' 'add_ln27_48' <Predicate = (!icmp_ln25_32)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 580 <SV = 147> <Delay = 8.75>
ST_580 : Operation 2838 [1/1] (0.00ns)   --->   "%zext_ln27_98 = zext i31 %add_ln27_48 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2838 'zext' 'zext_ln27_98' <Predicate = (!icmp_ln25_32)> <Delay = 0.00>
ST_580 : Operation 2839 [1/1] (0.00ns)   --->   "%gmem_addr_96 = getelementptr i32* %gmem, i64 %zext_ln27_98" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2839 'getelementptr' 'gmem_addr_96' <Predicate = (!icmp_ln25_32)> <Delay = 0.00>
ST_580 : Operation 2840 [1/1] (2.49ns)   --->   "%add_ln28_32 = add i31 %zext_ln27_97, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2840 'add' 'add_ln28_32' <Predicate = (!icmp_ln25_32)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_580 : Operation 2841 [7/7] (8.75ns)   --->   "%gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2841 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln25_32)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 581 <SV = 148> <Delay = 8.75>
ST_581 : Operation 2842 [1/1] (0.00ns)   --->   "%zext_ln28_32 = zext i31 %add_ln28_32 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2842 'zext' 'zext_ln28_32' <Predicate = (!icmp_ln25_32)> <Delay = 0.00>
ST_581 : Operation 2843 [1/1] (0.00ns)   --->   "%gmem_addr_97 = getelementptr i32* %gmem, i64 %zext_ln28_32" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2843 'getelementptr' 'gmem_addr_97' <Predicate = (!icmp_ln25_32)> <Delay = 0.00>
ST_581 : Operation 2844 [6/7] (8.75ns)   --->   "%gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2844 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln25_32)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_581 : Operation 2845 [7/7] (8.75ns)   --->   "%gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_97, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2845 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln25_32)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 582 <SV = 149> <Delay = 8.75>
ST_582 : Operation 2846 [5/7] (8.75ns)   --->   "%gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2846 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln25_32)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_582 : Operation 2847 [6/7] (8.75ns)   --->   "%gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_97, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2847 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln25_32)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 583 <SV = 150> <Delay = 8.75>
ST_583 : Operation 2848 [4/7] (8.75ns)   --->   "%gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2848 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln25_32)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_583 : Operation 2849 [5/7] (8.75ns)   --->   "%gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_97, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2849 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln25_32)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 584 <SV = 151> <Delay = 8.75>
ST_584 : Operation 2850 [3/7] (8.75ns)   --->   "%gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2850 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln25_32)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_584 : Operation 2851 [4/7] (8.75ns)   --->   "%gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_97, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2851 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln25_32)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 585 <SV = 152> <Delay = 8.75>
ST_585 : Operation 2852 [2/7] (8.75ns)   --->   "%gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2852 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln25_32)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_585 : Operation 2853 [3/7] (8.75ns)   --->   "%gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_97, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2853 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln25_32)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 586 <SV = 153> <Delay = 8.75>
ST_586 : Operation 2854 [1/7] (8.75ns)   --->   "%gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2854 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln25_32)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_586 : Operation 2855 [2/7] (8.75ns)   --->   "%gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_97, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2855 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln25_32)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 587 <SV = 154> <Delay = 8.75>
ST_587 : Operation 2856 [1/1] (8.75ns)   --->   "%gmem_addr_96_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_96)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2856 'read' 'gmem_addr_96_read' <Predicate = (!icmp_ln25_32)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_587 : Operation 2857 [1/7] (8.75ns)   --->   "%gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_97, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2857 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln25_32)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 588 <SV = 155> <Delay = 8.75>
ST_588 : Operation 2858 [1/1] (2.49ns)   --->   "%add_ln32_32 = add i31 %zext_ln27_97, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2858 'add' 'add_ln32_32' <Predicate = (!icmp_ln25_32)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_588 : Operation 2859 [1/1] (8.75ns)   --->   "%gmem_addr_97_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_97)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2859 'read' 'gmem_addr_97_read' <Predicate = (!icmp_ln25_32)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 589 <SV = 156> <Delay = 8.75>
ST_589 : Operation 2860 [1/1] (0.00ns)   --->   "%zext_ln32_33 = zext i31 %add_ln32_32 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2860 'zext' 'zext_ln32_33' <Predicate = (!icmp_ln25_32)> <Delay = 0.00>
ST_589 : Operation 2861 [1/1] (0.00ns)   --->   "%gmem_addr_98 = getelementptr i32* %gmem, i64 %zext_ln32_33" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2861 'getelementptr' 'gmem_addr_98' <Predicate = (!icmp_ln25_32)> <Delay = 0.00>
ST_589 : Operation 2862 [1/1] (8.51ns)   --->   "%mul_ln30_32 = mul nsw i32 %gmem_addr_96_read, %gmem_addr_97_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 2862 'mul' 'mul_ln30_32' <Predicate = (!icmp_ln25_32)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_589 : Operation 2863 [1/1] (8.75ns)   --->   "%gmem_addr_98_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_98, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2863 'writereq' 'gmem_addr_98_req' <Predicate = (!icmp_ln25_32)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 590 <SV = 157> <Delay = 8.75>
ST_590 : Operation 2864 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_98, i32 %mul_ln30_32, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2864 'write' <Predicate = (!icmp_ln25_32)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 591 <SV = 158> <Delay = 8.75>
ST_591 : Operation 2865 [5/5] (8.75ns)   --->   "%gmem_addr_98_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_98)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2865 'writeresp' 'gmem_addr_98_resp' <Predicate = (!icmp_ln25_32)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 592 <SV = 159> <Delay = 8.75>
ST_592 : Operation 2866 [4/5] (8.75ns)   --->   "%gmem_addr_98_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_98)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2866 'writeresp' 'gmem_addr_98_resp' <Predicate = (!icmp_ln25_32)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 593 <SV = 160> <Delay = 8.75>
ST_593 : Operation 2867 [3/5] (8.75ns)   --->   "%gmem_addr_98_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_98)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2867 'writeresp' 'gmem_addr_98_resp' <Predicate = (!icmp_ln25_32)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 594 <SV = 161> <Delay = 8.75>
ST_594 : Operation 2868 [2/5] (8.75ns)   --->   "%gmem_addr_98_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_98)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2868 'writeresp' 'gmem_addr_98_resp' <Predicate = (!icmp_ln25_32)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 595 <SV = 162> <Delay = 8.75>
ST_595 : Operation 2869 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2869 'specloopname' <Predicate = (!icmp_ln25_32)> <Delay = 0.00>
ST_595 : Operation 2870 [1/1] (0.00ns)   --->   "%tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2870 'specregionbegin' 'tmp_65' <Predicate = (!icmp_ln25_32)> <Delay = 0.00>
ST_595 : Operation 2871 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 2871 'specpipeline' <Predicate = (!icmp_ln25_32)> <Delay = 0.00>
ST_595 : Operation 2872 [1/5] (8.75ns)   --->   "%gmem_addr_98_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_98)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2872 'writeresp' 'gmem_addr_98_resp' <Predicate = (!icmp_ln25_32)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_595 : Operation 2873 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_65) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 2873 'specregionend' 'empty_107' <Predicate = (!icmp_ln25_32)> <Delay = 0.00>
ST_595 : Operation 2874 [1/1] (0.00ns)   --->   "br label %34" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2874 'br' <Predicate = (!icmp_ln25_32)> <Delay = 0.00>

State 596 <SV = 147> <Delay = 2.49>
ST_596 : Operation 2875 [1/1] (0.00ns)   --->   "%or_ln22_32 = or i11 %empty_10, 33" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2875 'or' 'or_ln22_32' <Predicate = true> <Delay = 0.00>
ST_596 : Operation 2876 [1/1] (0.00ns)   --->   "%tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2876 'specregionbegin' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_596 : Operation 2877 [1/1] (0.00ns)   --->   "%tmp_178 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_32, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2877 'bitconcatenate' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_596 : Operation 2878 [1/1] (0.00ns)   --->   "%zext_ln27_96 = zext i22 %tmp_178 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2878 'zext' 'zext_ln27_96' <Predicate = true> <Delay = 0.00>
ST_596 : Operation 2879 [1/1] (2.49ns)   --->   "%add_ln32_33 = add i31 %zext_ln27_96, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2879 'add' 'add_ln32_33' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 597 <SV = 148> <Delay = 8.75>
ST_597 : Operation 2880 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_62) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 2880 'specregionend' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_597 : Operation 2881 [1/1] (0.00ns)   --->   "%zext_ln25_16 = zext i22 %tmp_178 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2881 'zext' 'zext_ln25_16' <Predicate = true> <Delay = 0.00>
ST_597 : Operation 2882 [1/1] (0.00ns)   --->   "%zext_ln32_32 = zext i31 %add_ln32_33 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2882 'zext' 'zext_ln32_32' <Predicate = true> <Delay = 0.00>
ST_597 : Operation 2883 [1/1] (0.00ns)   --->   "%gmem_addr_101 = getelementptr i32* %gmem, i64 %zext_ln32_32" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2883 'getelementptr' 'gmem_addr_101' <Predicate = true> <Delay = 0.00>
ST_597 : Operation 2884 [1/1] (8.75ns)   --->   "%p_wr_req228 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_101, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2884 'writereq' 'p_wr_req228' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_597 : Operation 2885 [1/1] (1.76ns)   --->   "br label %35" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2885 'br' <Predicate = true> <Delay = 1.76>

State 598 <SV = 149> <Delay = 4.74>
ST_598 : Operation 2886 [1/1] (0.00ns)   --->   "%j_0_33 = phi i12 [ 0, %i_cycle32 ], [ %add_ln25_33, %j_cycle33 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2886 'phi' 'j_0_33' <Predicate = true> <Delay = 0.00>
ST_598 : Operation 2887 [1/1] (1.99ns)   --->   "%icmp_ln25_33 = icmp eq i12 %j_0_33, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2887 'icmp' 'icmp_ln25_33' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 2888 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 2888 'speclooptripcount' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_598 : Operation 2889 [1/1] (1.54ns)   --->   "%add_ln25_33 = add i12 %j_0_33, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2889 'add' 'add_ln25_33' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 2890 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_33, label %i_cycle33, label %j_cycle33" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2890 'br' <Predicate = true> <Delay = 0.00>
ST_598 : Operation 2891 [1/1] (0.00ns)   --->   "%zext_ln27_99 = zext i12 %j_0_33 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2891 'zext' 'zext_ln27_99' <Predicate = (!icmp_ln25_33)> <Delay = 0.00>
ST_598 : Operation 2892 [1/1] (2.25ns)   --->   "%add_ln27_49 = add i23 %zext_ln25_16, %zext_ln27_99" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2892 'add' 'add_ln27_49' <Predicate = (!icmp_ln25_33)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 2893 [1/1] (0.00ns)   --->   "%zext_ln27_100 = zext i23 %add_ln27_49 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2893 'zext' 'zext_ln27_100' <Predicate = (!icmp_ln25_33)> <Delay = 0.00>
ST_598 : Operation 2894 [1/1] (2.49ns)   --->   "%add_ln27_50 = add i31 %zext_ln27_100, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2894 'add' 'add_ln27_50' <Predicate = (!icmp_ln25_33)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 2895 [1/1] (2.49ns)   --->   "%add_ln28_33 = add i31 %zext_ln27_100, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2895 'add' 'add_ln28_33' <Predicate = (!icmp_ln25_33)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 599 <SV = 150> <Delay = 8.75>
ST_599 : Operation 2896 [1/1] (0.00ns)   --->   "%zext_ln27_101 = zext i31 %add_ln27_50 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2896 'zext' 'zext_ln27_101' <Predicate = (!icmp_ln25_33)> <Delay = 0.00>
ST_599 : Operation 2897 [1/1] (0.00ns)   --->   "%gmem_addr_99 = getelementptr i32* %gmem, i64 %zext_ln27_101" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2897 'getelementptr' 'gmem_addr_99' <Predicate = (!icmp_ln25_33)> <Delay = 0.00>
ST_599 : Operation 2898 [7/7] (8.75ns)   --->   "%gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2898 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln25_33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 600 <SV = 151> <Delay = 8.75>
ST_600 : Operation 2899 [1/1] (0.00ns)   --->   "%zext_ln28_33 = zext i31 %add_ln28_33 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2899 'zext' 'zext_ln28_33' <Predicate = (!icmp_ln25_33)> <Delay = 0.00>
ST_600 : Operation 2900 [1/1] (0.00ns)   --->   "%gmem_addr_100 = getelementptr i32* %gmem, i64 %zext_ln28_33" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2900 'getelementptr' 'gmem_addr_100' <Predicate = (!icmp_ln25_33)> <Delay = 0.00>
ST_600 : Operation 2901 [6/7] (8.75ns)   --->   "%gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2901 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln25_33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_600 : Operation 2902 [7/7] (8.75ns)   --->   "%gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_100, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2902 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln25_33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 601 <SV = 152> <Delay = 8.75>
ST_601 : Operation 2903 [5/7] (8.75ns)   --->   "%gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2903 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln25_33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_601 : Operation 2904 [6/7] (8.75ns)   --->   "%gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_100, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2904 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln25_33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 602 <SV = 153> <Delay = 8.75>
ST_602 : Operation 2905 [4/7] (8.75ns)   --->   "%gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2905 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln25_33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_602 : Operation 2906 [5/7] (8.75ns)   --->   "%gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_100, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2906 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln25_33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 603 <SV = 154> <Delay = 8.75>
ST_603 : Operation 2907 [3/7] (8.75ns)   --->   "%gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2907 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln25_33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_603 : Operation 2908 [4/7] (8.75ns)   --->   "%gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_100, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2908 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln25_33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 604 <SV = 155> <Delay = 8.75>
ST_604 : Operation 2909 [2/7] (8.75ns)   --->   "%gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2909 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln25_33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_604 : Operation 2910 [3/7] (8.75ns)   --->   "%gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_100, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2910 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln25_33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 605 <SV = 156> <Delay = 8.75>
ST_605 : Operation 2911 [1/7] (8.75ns)   --->   "%gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2911 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln25_33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_605 : Operation 2912 [2/7] (8.75ns)   --->   "%gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_100, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2912 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln25_33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 606 <SV = 157> <Delay = 8.75>
ST_606 : Operation 2913 [1/1] (8.75ns)   --->   "%gmem_addr_99_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_99)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2913 'read' 'gmem_addr_99_read' <Predicate = (!icmp_ln25_33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_606 : Operation 2914 [1/7] (8.75ns)   --->   "%gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_100, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2914 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln25_33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 607 <SV = 158> <Delay = 8.75>
ST_607 : Operation 2915 [1/1] (8.75ns)   --->   "%gmem_addr_100_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_100)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2915 'read' 'gmem_addr_100_read' <Predicate = (!icmp_ln25_33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 608 <SV = 159> <Delay = 8.51>
ST_608 : Operation 2916 [1/1] (8.51ns)   --->   "%mul_ln30_33 = mul nsw i32 %gmem_addr_100_read, %gmem_addr_99_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 2916 'mul' 'mul_ln30_33' <Predicate = (!icmp_ln25_33)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 609 <SV = 160> <Delay = 8.75>
ST_609 : Operation 2917 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2917 'specloopname' <Predicate = (!icmp_ln25_33)> <Delay = 0.00>
ST_609 : Operation 2918 [1/1] (0.00ns)   --->   "%tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2918 'specregionbegin' 'tmp_67' <Predicate = (!icmp_ln25_33)> <Delay = 0.00>
ST_609 : Operation 2919 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 2919 'specpipeline' <Predicate = (!icmp_ln25_33)> <Delay = 0.00>
ST_609 : Operation 2920 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_101, i32 %mul_ln30_33, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2920 'write' <Predicate = (!icmp_ln25_33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_609 : Operation 2921 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_67) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 2921 'specregionend' 'empty_110' <Predicate = (!icmp_ln25_33)> <Delay = 0.00>
ST_609 : Operation 2922 [1/1] (0.00ns)   --->   "br label %35" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2922 'br' <Predicate = (!icmp_ln25_33)> <Delay = 0.00>

State 610 <SV = 150> <Delay = 8.75>
ST_610 : Operation 2923 [5/5] (8.75ns)   --->   "%p_wr_resp229 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_101)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2923 'writeresp' 'p_wr_resp229' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_610 : Operation 2924 [1/1] (0.00ns)   --->   "%tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2924 'specregionbegin' 'tmp_66' <Predicate = true> <Delay = 0.00>

State 611 <SV = 151> <Delay = 8.75>
ST_611 : Operation 2925 [4/5] (8.75ns)   --->   "%p_wr_resp229 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_101)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2925 'writeresp' 'p_wr_resp229' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 612 <SV = 152> <Delay = 8.75>
ST_612 : Operation 2926 [3/5] (8.75ns)   --->   "%p_wr_resp229 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_101)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2926 'writeresp' 'p_wr_resp229' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 613 <SV = 153> <Delay = 8.75>
ST_613 : Operation 2927 [2/5] (8.75ns)   --->   "%p_wr_resp229 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_101)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2927 'writeresp' 'p_wr_resp229' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 614 <SV = 154> <Delay = 8.75>
ST_614 : Operation 2928 [1/5] (8.75ns)   --->   "%p_wr_resp229 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_101)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2928 'writeresp' 'p_wr_resp229' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_614 : Operation 2929 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_64) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 2929 'specregionend' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_614 : Operation 2930 [1/1] (0.00ns)   --->   "%or_ln22_33 = or i11 %empty_10, 34" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2930 'or' 'or_ln22_33' <Predicate = true> <Delay = 0.00>
ST_614 : Operation 2931 [1/1] (1.76ns)   --->   "br label %36" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2931 'br' <Predicate = true> <Delay = 1.76>

State 615 <SV = 155> <Delay = 2.96>
ST_615 : Operation 2932 [1/1] (0.00ns)   --->   "%j_0_34 = phi i12 [ 0, %i_cycle33 ], [ %add_ln25_34, %j_cycle34 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2932 'phi' 'j_0_34' <Predicate = true> <Delay = 0.00>
ST_615 : Operation 2933 [1/1] (1.99ns)   --->   "%icmp_ln25_34 = icmp eq i12 %j_0_34, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2933 'icmp' 'icmp_ln25_34' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_615 : Operation 2934 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 2934 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_615 : Operation 2935 [1/1] (1.54ns)   --->   "%add_ln25_34 = add i12 %j_0_34, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2935 'add' 'add_ln25_34' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_615 : Operation 2936 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_34, label %i_cycle34, label %j_cycle34" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2936 'br' <Predicate = true> <Delay = 0.00>
ST_615 : Operation 2937 [1/1] (0.00ns)   --->   "%tmp_182 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_33, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2937 'partselect' 'tmp_182' <Predicate = (!icmp_ln25_34)> <Delay = 0.00>
ST_615 : Operation 2938 [1/1] (0.00ns)   --->   "%tmp_183 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_182, i12 %j_0_34)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2938 'bitconcatenate' 'tmp_183' <Predicate = (!icmp_ln25_34)> <Delay = 0.00>
ST_615 : Operation 2939 [1/1] (0.00ns)   --->   "%zext_ln27_103 = zext i22 %tmp_183 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2939 'zext' 'zext_ln27_103' <Predicate = (!icmp_ln25_34)> <Delay = 0.00>
ST_615 : Operation 2940 [1/1] (2.49ns)   --->   "%add_ln27_51 = add i31 %zext_ln27_103, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2940 'add' 'add_ln27_51' <Predicate = (!icmp_ln25_34)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 616 <SV = 156> <Delay = 8.75>
ST_616 : Operation 2941 [1/1] (0.00ns)   --->   "%zext_ln27_104 = zext i31 %add_ln27_51 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2941 'zext' 'zext_ln27_104' <Predicate = (!icmp_ln25_34)> <Delay = 0.00>
ST_616 : Operation 2942 [1/1] (0.00ns)   --->   "%gmem_addr_102 = getelementptr i32* %gmem, i64 %zext_ln27_104" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2942 'getelementptr' 'gmem_addr_102' <Predicate = (!icmp_ln25_34)> <Delay = 0.00>
ST_616 : Operation 2943 [1/1] (2.49ns)   --->   "%add_ln28_34 = add i31 %zext_ln27_103, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2943 'add' 'add_ln28_34' <Predicate = (!icmp_ln25_34)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_616 : Operation 2944 [7/7] (8.75ns)   --->   "%gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_102, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2944 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln25_34)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 617 <SV = 157> <Delay = 8.75>
ST_617 : Operation 2945 [1/1] (0.00ns)   --->   "%zext_ln28_34 = zext i31 %add_ln28_34 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2945 'zext' 'zext_ln28_34' <Predicate = (!icmp_ln25_34)> <Delay = 0.00>
ST_617 : Operation 2946 [1/1] (0.00ns)   --->   "%gmem_addr_103 = getelementptr i32* %gmem, i64 %zext_ln28_34" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2946 'getelementptr' 'gmem_addr_103' <Predicate = (!icmp_ln25_34)> <Delay = 0.00>
ST_617 : Operation 2947 [6/7] (8.75ns)   --->   "%gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_102, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2947 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln25_34)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_617 : Operation 2948 [7/7] (8.75ns)   --->   "%gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_103, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2948 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln25_34)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 618 <SV = 158> <Delay = 8.75>
ST_618 : Operation 2949 [5/7] (8.75ns)   --->   "%gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_102, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2949 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln25_34)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_618 : Operation 2950 [6/7] (8.75ns)   --->   "%gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_103, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2950 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln25_34)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 619 <SV = 159> <Delay = 8.75>
ST_619 : Operation 2951 [4/7] (8.75ns)   --->   "%gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_102, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2951 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln25_34)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_619 : Operation 2952 [5/7] (8.75ns)   --->   "%gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_103, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2952 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln25_34)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 620 <SV = 160> <Delay = 8.75>
ST_620 : Operation 2953 [3/7] (8.75ns)   --->   "%gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_102, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2953 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln25_34)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_620 : Operation 2954 [4/7] (8.75ns)   --->   "%gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_103, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2954 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln25_34)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 621 <SV = 161> <Delay = 8.75>
ST_621 : Operation 2955 [2/7] (8.75ns)   --->   "%gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_102, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2955 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln25_34)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_621 : Operation 2956 [3/7] (8.75ns)   --->   "%gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_103, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2956 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln25_34)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 622 <SV = 162> <Delay = 8.75>
ST_622 : Operation 2957 [1/7] (8.75ns)   --->   "%gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_102, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2957 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln25_34)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_622 : Operation 2958 [2/7] (8.75ns)   --->   "%gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_103, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2958 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln25_34)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 623 <SV = 163> <Delay = 8.75>
ST_623 : Operation 2959 [1/1] (8.75ns)   --->   "%gmem_addr_102_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_102)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2959 'read' 'gmem_addr_102_read' <Predicate = (!icmp_ln25_34)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_623 : Operation 2960 [1/7] (8.75ns)   --->   "%gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_103, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2960 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln25_34)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 624 <SV = 164> <Delay = 8.75>
ST_624 : Operation 2961 [1/1] (2.49ns)   --->   "%add_ln32_34 = add i31 %zext_ln27_103, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2961 'add' 'add_ln32_34' <Predicate = (!icmp_ln25_34)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_624 : Operation 2962 [1/1] (8.75ns)   --->   "%gmem_addr_103_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_103)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2962 'read' 'gmem_addr_103_read' <Predicate = (!icmp_ln25_34)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 625 <SV = 165> <Delay = 8.75>
ST_625 : Operation 2963 [1/1] (0.00ns)   --->   "%zext_ln32_35 = zext i31 %add_ln32_34 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2963 'zext' 'zext_ln32_35' <Predicate = (!icmp_ln25_34)> <Delay = 0.00>
ST_625 : Operation 2964 [1/1] (0.00ns)   --->   "%gmem_addr_104 = getelementptr i32* %gmem, i64 %zext_ln32_35" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2964 'getelementptr' 'gmem_addr_104' <Predicate = (!icmp_ln25_34)> <Delay = 0.00>
ST_625 : Operation 2965 [1/1] (8.51ns)   --->   "%mul_ln30_34 = mul nsw i32 %gmem_addr_102_read, %gmem_addr_103_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 2965 'mul' 'mul_ln30_34' <Predicate = (!icmp_ln25_34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_625 : Operation 2966 [1/1] (8.75ns)   --->   "%gmem_addr_104_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_104, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2966 'writereq' 'gmem_addr_104_req' <Predicate = (!icmp_ln25_34)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 626 <SV = 166> <Delay = 8.75>
ST_626 : Operation 2967 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_104, i32 %mul_ln30_34, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2967 'write' <Predicate = (!icmp_ln25_34)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 627 <SV = 167> <Delay = 8.75>
ST_627 : Operation 2968 [5/5] (8.75ns)   --->   "%gmem_addr_104_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_104)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2968 'writeresp' 'gmem_addr_104_resp' <Predicate = (!icmp_ln25_34)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 628 <SV = 168> <Delay = 8.75>
ST_628 : Operation 2969 [4/5] (8.75ns)   --->   "%gmem_addr_104_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_104)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2969 'writeresp' 'gmem_addr_104_resp' <Predicate = (!icmp_ln25_34)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 629 <SV = 169> <Delay = 8.75>
ST_629 : Operation 2970 [3/5] (8.75ns)   --->   "%gmem_addr_104_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_104)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2970 'writeresp' 'gmem_addr_104_resp' <Predicate = (!icmp_ln25_34)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 630 <SV = 170> <Delay = 8.75>
ST_630 : Operation 2971 [2/5] (8.75ns)   --->   "%gmem_addr_104_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_104)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2971 'writeresp' 'gmem_addr_104_resp' <Predicate = (!icmp_ln25_34)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 631 <SV = 171> <Delay = 8.75>
ST_631 : Operation 2972 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2972 'specloopname' <Predicate = (!icmp_ln25_34)> <Delay = 0.00>
ST_631 : Operation 2973 [1/1] (0.00ns)   --->   "%tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2973 'specregionbegin' 'tmp_69' <Predicate = (!icmp_ln25_34)> <Delay = 0.00>
ST_631 : Operation 2974 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 2974 'specpipeline' <Predicate = (!icmp_ln25_34)> <Delay = 0.00>
ST_631 : Operation 2975 [1/5] (8.75ns)   --->   "%gmem_addr_104_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_104)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2975 'writeresp' 'gmem_addr_104_resp' <Predicate = (!icmp_ln25_34)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_631 : Operation 2976 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_69) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 2976 'specregionend' 'empty_113' <Predicate = (!icmp_ln25_34)> <Delay = 0.00>
ST_631 : Operation 2977 [1/1] (0.00ns)   --->   "br label %36" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2977 'br' <Predicate = (!icmp_ln25_34)> <Delay = 0.00>

State 632 <SV = 156> <Delay = 2.49>
ST_632 : Operation 2978 [1/1] (0.00ns)   --->   "%or_ln22_34 = or i11 %empty_10, 35" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2978 'or' 'or_ln22_34' <Predicate = true> <Delay = 0.00>
ST_632 : Operation 2979 [1/1] (0.00ns)   --->   "%tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 2979 'specregionbegin' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_632 : Operation 2980 [1/1] (0.00ns)   --->   "%tmp_181 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_34, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2980 'bitconcatenate' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_632 : Operation 2981 [1/1] (0.00ns)   --->   "%zext_ln27_102 = zext i22 %tmp_181 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2981 'zext' 'zext_ln27_102' <Predicate = true> <Delay = 0.00>
ST_632 : Operation 2982 [1/1] (2.49ns)   --->   "%add_ln32_35 = add i31 %zext_ln27_102, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2982 'add' 'add_ln32_35' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 633 <SV = 157> <Delay = 8.75>
ST_633 : Operation 2983 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_66) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 2983 'specregionend' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_633 : Operation 2984 [1/1] (0.00ns)   --->   "%zext_ln25_17 = zext i22 %tmp_181 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2984 'zext' 'zext_ln25_17' <Predicate = true> <Delay = 0.00>
ST_633 : Operation 2985 [1/1] (0.00ns)   --->   "%zext_ln32_34 = zext i31 %add_ln32_35 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2985 'zext' 'zext_ln32_34' <Predicate = true> <Delay = 0.00>
ST_633 : Operation 2986 [1/1] (0.00ns)   --->   "%gmem_addr_107 = getelementptr i32* %gmem, i64 %zext_ln32_34" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2986 'getelementptr' 'gmem_addr_107' <Predicate = true> <Delay = 0.00>
ST_633 : Operation 2987 [1/1] (8.75ns)   --->   "%p_wr_req230 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_107, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 2987 'writereq' 'p_wr_req230' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_633 : Operation 2988 [1/1] (1.76ns)   --->   "br label %37" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2988 'br' <Predicate = true> <Delay = 1.76>

State 634 <SV = 158> <Delay = 4.74>
ST_634 : Operation 2989 [1/1] (0.00ns)   --->   "%j_0_35 = phi i12 [ 0, %i_cycle34 ], [ %add_ln25_35, %j_cycle35 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2989 'phi' 'j_0_35' <Predicate = true> <Delay = 0.00>
ST_634 : Operation 2990 [1/1] (1.99ns)   --->   "%icmp_ln25_35 = icmp eq i12 %j_0_35, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2990 'icmp' 'icmp_ln25_35' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_634 : Operation 2991 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 2991 'speclooptripcount' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_634 : Operation 2992 [1/1] (1.54ns)   --->   "%add_ln25_35 = add i12 %j_0_35, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2992 'add' 'add_ln25_35' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_634 : Operation 2993 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_35, label %i_cycle35, label %j_cycle35" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 2993 'br' <Predicate = true> <Delay = 0.00>
ST_634 : Operation 2994 [1/1] (0.00ns)   --->   "%zext_ln27_105 = zext i12 %j_0_35 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2994 'zext' 'zext_ln27_105' <Predicate = (!icmp_ln25_35)> <Delay = 0.00>
ST_634 : Operation 2995 [1/1] (2.25ns)   --->   "%add_ln27_52 = add i23 %zext_ln25_17, %zext_ln27_105" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2995 'add' 'add_ln27_52' <Predicate = (!icmp_ln25_35)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_634 : Operation 2996 [1/1] (0.00ns)   --->   "%zext_ln27_106 = zext i23 %add_ln27_52 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2996 'zext' 'zext_ln27_106' <Predicate = (!icmp_ln25_35)> <Delay = 0.00>
ST_634 : Operation 2997 [1/1] (2.49ns)   --->   "%add_ln27_53 = add i31 %zext_ln27_106, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2997 'add' 'add_ln27_53' <Predicate = (!icmp_ln25_35)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_634 : Operation 2998 [1/1] (2.49ns)   --->   "%add_ln28_35 = add i31 %zext_ln27_106, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 2998 'add' 'add_ln28_35' <Predicate = (!icmp_ln25_35)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 635 <SV = 159> <Delay = 8.75>
ST_635 : Operation 2999 [1/1] (0.00ns)   --->   "%zext_ln27_107 = zext i31 %add_ln27_53 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 2999 'zext' 'zext_ln27_107' <Predicate = (!icmp_ln25_35)> <Delay = 0.00>
ST_635 : Operation 3000 [1/1] (0.00ns)   --->   "%gmem_addr_105 = getelementptr i32* %gmem, i64 %zext_ln27_107" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3000 'getelementptr' 'gmem_addr_105' <Predicate = (!icmp_ln25_35)> <Delay = 0.00>
ST_635 : Operation 3001 [7/7] (8.75ns)   --->   "%gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_105, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3001 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln25_35)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 636 <SV = 160> <Delay = 8.75>
ST_636 : Operation 3002 [1/1] (0.00ns)   --->   "%zext_ln28_35 = zext i31 %add_ln28_35 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3002 'zext' 'zext_ln28_35' <Predicate = (!icmp_ln25_35)> <Delay = 0.00>
ST_636 : Operation 3003 [1/1] (0.00ns)   --->   "%gmem_addr_106 = getelementptr i32* %gmem, i64 %zext_ln28_35" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3003 'getelementptr' 'gmem_addr_106' <Predicate = (!icmp_ln25_35)> <Delay = 0.00>
ST_636 : Operation 3004 [6/7] (8.75ns)   --->   "%gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_105, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3004 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln25_35)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_636 : Operation 3005 [7/7] (8.75ns)   --->   "%gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_106, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3005 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln25_35)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 637 <SV = 161> <Delay = 8.75>
ST_637 : Operation 3006 [5/7] (8.75ns)   --->   "%gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_105, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3006 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln25_35)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_637 : Operation 3007 [6/7] (8.75ns)   --->   "%gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_106, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3007 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln25_35)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 638 <SV = 162> <Delay = 8.75>
ST_638 : Operation 3008 [4/7] (8.75ns)   --->   "%gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_105, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3008 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln25_35)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_638 : Operation 3009 [5/7] (8.75ns)   --->   "%gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_106, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3009 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln25_35)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 639 <SV = 163> <Delay = 8.75>
ST_639 : Operation 3010 [3/7] (8.75ns)   --->   "%gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_105, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3010 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln25_35)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_639 : Operation 3011 [4/7] (8.75ns)   --->   "%gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_106, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3011 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln25_35)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 640 <SV = 164> <Delay = 8.75>
ST_640 : Operation 3012 [2/7] (8.75ns)   --->   "%gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_105, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3012 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln25_35)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_640 : Operation 3013 [3/7] (8.75ns)   --->   "%gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_106, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3013 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln25_35)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 641 <SV = 165> <Delay = 8.75>
ST_641 : Operation 3014 [1/7] (8.75ns)   --->   "%gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_105, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3014 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln25_35)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_641 : Operation 3015 [2/7] (8.75ns)   --->   "%gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_106, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3015 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln25_35)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 642 <SV = 166> <Delay = 8.75>
ST_642 : Operation 3016 [1/1] (8.75ns)   --->   "%gmem_addr_105_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_105)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3016 'read' 'gmem_addr_105_read' <Predicate = (!icmp_ln25_35)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_642 : Operation 3017 [1/7] (8.75ns)   --->   "%gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_106, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3017 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln25_35)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 643 <SV = 167> <Delay = 8.75>
ST_643 : Operation 3018 [1/1] (8.75ns)   --->   "%gmem_addr_106_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_106)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3018 'read' 'gmem_addr_106_read' <Predicate = (!icmp_ln25_35)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 644 <SV = 168> <Delay = 8.51>
ST_644 : Operation 3019 [1/1] (8.51ns)   --->   "%mul_ln30_35 = mul nsw i32 %gmem_addr_106_read, %gmem_addr_105_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 3019 'mul' 'mul_ln30_35' <Predicate = (!icmp_ln25_35)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 645 <SV = 169> <Delay = 8.75>
ST_645 : Operation 3020 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3020 'specloopname' <Predicate = (!icmp_ln25_35)> <Delay = 0.00>
ST_645 : Operation 3021 [1/1] (0.00ns)   --->   "%tmp_71 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3021 'specregionbegin' 'tmp_71' <Predicate = (!icmp_ln25_35)> <Delay = 0.00>
ST_645 : Operation 3022 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 3022 'specpipeline' <Predicate = (!icmp_ln25_35)> <Delay = 0.00>
ST_645 : Operation 3023 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_107, i32 %mul_ln30_35, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3023 'write' <Predicate = (!icmp_ln25_35)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_645 : Operation 3024 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_71) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 3024 'specregionend' 'empty_116' <Predicate = (!icmp_ln25_35)> <Delay = 0.00>
ST_645 : Operation 3025 [1/1] (0.00ns)   --->   "br label %37" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3025 'br' <Predicate = (!icmp_ln25_35)> <Delay = 0.00>

State 646 <SV = 159> <Delay = 8.75>
ST_646 : Operation 3026 [5/5] (8.75ns)   --->   "%p_wr_resp231 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_107)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3026 'writeresp' 'p_wr_resp231' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_646 : Operation 3027 [1/1] (0.00ns)   --->   "%tmp_70 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3027 'specregionbegin' 'tmp_70' <Predicate = true> <Delay = 0.00>

State 647 <SV = 160> <Delay = 8.75>
ST_647 : Operation 3028 [4/5] (8.75ns)   --->   "%p_wr_resp231 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_107)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3028 'writeresp' 'p_wr_resp231' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 648 <SV = 161> <Delay = 8.75>
ST_648 : Operation 3029 [3/5] (8.75ns)   --->   "%p_wr_resp231 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_107)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3029 'writeresp' 'p_wr_resp231' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 649 <SV = 162> <Delay = 8.75>
ST_649 : Operation 3030 [2/5] (8.75ns)   --->   "%p_wr_resp231 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_107)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3030 'writeresp' 'p_wr_resp231' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 650 <SV = 163> <Delay = 8.75>
ST_650 : Operation 3031 [1/5] (8.75ns)   --->   "%p_wr_resp231 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_107)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3031 'writeresp' 'p_wr_resp231' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_650 : Operation 3032 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_68) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 3032 'specregionend' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_650 : Operation 3033 [1/1] (0.00ns)   --->   "%or_ln22_35 = or i11 %empty_10, 36" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3033 'or' 'or_ln22_35' <Predicate = true> <Delay = 0.00>
ST_650 : Operation 3034 [1/1] (1.76ns)   --->   "br label %38" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3034 'br' <Predicate = true> <Delay = 1.76>

State 651 <SV = 164> <Delay = 2.96>
ST_651 : Operation 3035 [1/1] (0.00ns)   --->   "%j_0_36 = phi i12 [ 0, %i_cycle35 ], [ %add_ln25_36, %j_cycle36 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3035 'phi' 'j_0_36' <Predicate = true> <Delay = 0.00>
ST_651 : Operation 3036 [1/1] (1.99ns)   --->   "%icmp_ln25_36 = icmp eq i12 %j_0_36, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3036 'icmp' 'icmp_ln25_36' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_651 : Operation 3037 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 3037 'speclooptripcount' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_651 : Operation 3038 [1/1] (1.54ns)   --->   "%add_ln25_36 = add i12 %j_0_36, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3038 'add' 'add_ln25_36' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_651 : Operation 3039 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_36, label %i_cycle36, label %j_cycle36" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3039 'br' <Predicate = true> <Delay = 0.00>
ST_651 : Operation 3040 [1/1] (0.00ns)   --->   "%tmp_185 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_35, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3040 'partselect' 'tmp_185' <Predicate = (!icmp_ln25_36)> <Delay = 0.00>
ST_651 : Operation 3041 [1/1] (0.00ns)   --->   "%tmp_186 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_185, i12 %j_0_36)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3041 'bitconcatenate' 'tmp_186' <Predicate = (!icmp_ln25_36)> <Delay = 0.00>
ST_651 : Operation 3042 [1/1] (0.00ns)   --->   "%zext_ln27_109 = zext i22 %tmp_186 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3042 'zext' 'zext_ln27_109' <Predicate = (!icmp_ln25_36)> <Delay = 0.00>
ST_651 : Operation 3043 [1/1] (2.49ns)   --->   "%add_ln27_54 = add i31 %zext_ln27_109, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3043 'add' 'add_ln27_54' <Predicate = (!icmp_ln25_36)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 652 <SV = 165> <Delay = 8.75>
ST_652 : Operation 3044 [1/1] (0.00ns)   --->   "%zext_ln27_110 = zext i31 %add_ln27_54 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3044 'zext' 'zext_ln27_110' <Predicate = (!icmp_ln25_36)> <Delay = 0.00>
ST_652 : Operation 3045 [1/1] (0.00ns)   --->   "%gmem_addr_108 = getelementptr i32* %gmem, i64 %zext_ln27_110" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3045 'getelementptr' 'gmem_addr_108' <Predicate = (!icmp_ln25_36)> <Delay = 0.00>
ST_652 : Operation 3046 [1/1] (2.49ns)   --->   "%add_ln28_36 = add i31 %zext_ln27_109, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3046 'add' 'add_ln28_36' <Predicate = (!icmp_ln25_36)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 3047 [7/7] (8.75ns)   --->   "%gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_108, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3047 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln25_36)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 653 <SV = 166> <Delay = 8.75>
ST_653 : Operation 3048 [1/1] (0.00ns)   --->   "%zext_ln28_36 = zext i31 %add_ln28_36 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3048 'zext' 'zext_ln28_36' <Predicate = (!icmp_ln25_36)> <Delay = 0.00>
ST_653 : Operation 3049 [1/1] (0.00ns)   --->   "%gmem_addr_109 = getelementptr i32* %gmem, i64 %zext_ln28_36" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3049 'getelementptr' 'gmem_addr_109' <Predicate = (!icmp_ln25_36)> <Delay = 0.00>
ST_653 : Operation 3050 [6/7] (8.75ns)   --->   "%gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_108, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3050 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln25_36)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_653 : Operation 3051 [7/7] (8.75ns)   --->   "%gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_109, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3051 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln25_36)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 654 <SV = 167> <Delay = 8.75>
ST_654 : Operation 3052 [5/7] (8.75ns)   --->   "%gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_108, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3052 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln25_36)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_654 : Operation 3053 [6/7] (8.75ns)   --->   "%gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_109, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3053 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln25_36)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 655 <SV = 168> <Delay = 8.75>
ST_655 : Operation 3054 [4/7] (8.75ns)   --->   "%gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_108, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3054 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln25_36)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_655 : Operation 3055 [5/7] (8.75ns)   --->   "%gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_109, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3055 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln25_36)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 656 <SV = 169> <Delay = 8.75>
ST_656 : Operation 3056 [3/7] (8.75ns)   --->   "%gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_108, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3056 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln25_36)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_656 : Operation 3057 [4/7] (8.75ns)   --->   "%gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_109, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3057 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln25_36)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 657 <SV = 170> <Delay = 8.75>
ST_657 : Operation 3058 [2/7] (8.75ns)   --->   "%gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_108, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3058 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln25_36)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_657 : Operation 3059 [3/7] (8.75ns)   --->   "%gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_109, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3059 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln25_36)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 658 <SV = 171> <Delay = 8.75>
ST_658 : Operation 3060 [1/7] (8.75ns)   --->   "%gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_108, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3060 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln25_36)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_658 : Operation 3061 [2/7] (8.75ns)   --->   "%gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_109, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3061 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln25_36)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 659 <SV = 172> <Delay = 8.75>
ST_659 : Operation 3062 [1/1] (8.75ns)   --->   "%gmem_addr_108_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_108)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3062 'read' 'gmem_addr_108_read' <Predicate = (!icmp_ln25_36)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_659 : Operation 3063 [1/7] (8.75ns)   --->   "%gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_109, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3063 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln25_36)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 660 <SV = 173> <Delay = 8.75>
ST_660 : Operation 3064 [1/1] (2.49ns)   --->   "%add_ln32_36 = add i31 %zext_ln27_109, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3064 'add' 'add_ln32_36' <Predicate = (!icmp_ln25_36)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 3065 [1/1] (8.75ns)   --->   "%gmem_addr_109_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_109)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3065 'read' 'gmem_addr_109_read' <Predicate = (!icmp_ln25_36)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 661 <SV = 174> <Delay = 8.75>
ST_661 : Operation 3066 [1/1] (0.00ns)   --->   "%zext_ln32_37 = zext i31 %add_ln32_36 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3066 'zext' 'zext_ln32_37' <Predicate = (!icmp_ln25_36)> <Delay = 0.00>
ST_661 : Operation 3067 [1/1] (0.00ns)   --->   "%gmem_addr_110 = getelementptr i32* %gmem, i64 %zext_ln32_37" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3067 'getelementptr' 'gmem_addr_110' <Predicate = (!icmp_ln25_36)> <Delay = 0.00>
ST_661 : Operation 3068 [1/1] (8.51ns)   --->   "%mul_ln30_36 = mul nsw i32 %gmem_addr_108_read, %gmem_addr_109_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 3068 'mul' 'mul_ln30_36' <Predicate = (!icmp_ln25_36)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_661 : Operation 3069 [1/1] (8.75ns)   --->   "%gmem_addr_110_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_110, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3069 'writereq' 'gmem_addr_110_req' <Predicate = (!icmp_ln25_36)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 662 <SV = 175> <Delay = 8.75>
ST_662 : Operation 3070 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_110, i32 %mul_ln30_36, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3070 'write' <Predicate = (!icmp_ln25_36)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 663 <SV = 176> <Delay = 8.75>
ST_663 : Operation 3071 [5/5] (8.75ns)   --->   "%gmem_addr_110_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_110)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3071 'writeresp' 'gmem_addr_110_resp' <Predicate = (!icmp_ln25_36)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 664 <SV = 177> <Delay = 8.75>
ST_664 : Operation 3072 [4/5] (8.75ns)   --->   "%gmem_addr_110_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_110)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3072 'writeresp' 'gmem_addr_110_resp' <Predicate = (!icmp_ln25_36)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 665 <SV = 178> <Delay = 8.75>
ST_665 : Operation 3073 [3/5] (8.75ns)   --->   "%gmem_addr_110_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_110)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3073 'writeresp' 'gmem_addr_110_resp' <Predicate = (!icmp_ln25_36)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 666 <SV = 179> <Delay = 8.75>
ST_666 : Operation 3074 [2/5] (8.75ns)   --->   "%gmem_addr_110_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_110)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3074 'writeresp' 'gmem_addr_110_resp' <Predicate = (!icmp_ln25_36)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 667 <SV = 180> <Delay = 8.75>
ST_667 : Operation 3075 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3075 'specloopname' <Predicate = (!icmp_ln25_36)> <Delay = 0.00>
ST_667 : Operation 3076 [1/1] (0.00ns)   --->   "%tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3076 'specregionbegin' 'tmp_73' <Predicate = (!icmp_ln25_36)> <Delay = 0.00>
ST_667 : Operation 3077 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 3077 'specpipeline' <Predicate = (!icmp_ln25_36)> <Delay = 0.00>
ST_667 : Operation 3078 [1/5] (8.75ns)   --->   "%gmem_addr_110_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_110)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3078 'writeresp' 'gmem_addr_110_resp' <Predicate = (!icmp_ln25_36)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_667 : Operation 3079 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_73) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 3079 'specregionend' 'empty_119' <Predicate = (!icmp_ln25_36)> <Delay = 0.00>
ST_667 : Operation 3080 [1/1] (0.00ns)   --->   "br label %38" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3080 'br' <Predicate = (!icmp_ln25_36)> <Delay = 0.00>

State 668 <SV = 165> <Delay = 2.49>
ST_668 : Operation 3081 [1/1] (0.00ns)   --->   "%or_ln22_36 = or i11 %empty_10, 37" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3081 'or' 'or_ln22_36' <Predicate = true> <Delay = 0.00>
ST_668 : Operation 3082 [1/1] (0.00ns)   --->   "%tmp_72 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3082 'specregionbegin' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_668 : Operation 3083 [1/1] (0.00ns)   --->   "%tmp_184 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_36, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3083 'bitconcatenate' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_668 : Operation 3084 [1/1] (0.00ns)   --->   "%zext_ln27_108 = zext i22 %tmp_184 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3084 'zext' 'zext_ln27_108' <Predicate = true> <Delay = 0.00>
ST_668 : Operation 3085 [1/1] (2.49ns)   --->   "%add_ln32_37 = add i31 %zext_ln27_108, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3085 'add' 'add_ln32_37' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 669 <SV = 166> <Delay = 8.75>
ST_669 : Operation 3086 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_70) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 3086 'specregionend' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_669 : Operation 3087 [1/1] (0.00ns)   --->   "%zext_ln25_18 = zext i22 %tmp_184 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3087 'zext' 'zext_ln25_18' <Predicate = true> <Delay = 0.00>
ST_669 : Operation 3088 [1/1] (0.00ns)   --->   "%zext_ln32_36 = zext i31 %add_ln32_37 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3088 'zext' 'zext_ln32_36' <Predicate = true> <Delay = 0.00>
ST_669 : Operation 3089 [1/1] (0.00ns)   --->   "%gmem_addr_113 = getelementptr i32* %gmem, i64 %zext_ln32_36" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3089 'getelementptr' 'gmem_addr_113' <Predicate = true> <Delay = 0.00>
ST_669 : Operation 3090 [1/1] (8.75ns)   --->   "%p_wr_req232 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_113, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3090 'writereq' 'p_wr_req232' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_669 : Operation 3091 [1/1] (1.76ns)   --->   "br label %39" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3091 'br' <Predicate = true> <Delay = 1.76>

State 670 <SV = 167> <Delay = 4.74>
ST_670 : Operation 3092 [1/1] (0.00ns)   --->   "%j_0_37 = phi i12 [ 0, %i_cycle36 ], [ %add_ln25_37, %j_cycle37 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3092 'phi' 'j_0_37' <Predicate = true> <Delay = 0.00>
ST_670 : Operation 3093 [1/1] (1.99ns)   --->   "%icmp_ln25_37 = icmp eq i12 %j_0_37, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3093 'icmp' 'icmp_ln25_37' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_670 : Operation 3094 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 3094 'speclooptripcount' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_670 : Operation 3095 [1/1] (1.54ns)   --->   "%add_ln25_37 = add i12 %j_0_37, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3095 'add' 'add_ln25_37' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_670 : Operation 3096 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_37, label %i_cycle37, label %j_cycle37" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3096 'br' <Predicate = true> <Delay = 0.00>
ST_670 : Operation 3097 [1/1] (0.00ns)   --->   "%zext_ln27_111 = zext i12 %j_0_37 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3097 'zext' 'zext_ln27_111' <Predicate = (!icmp_ln25_37)> <Delay = 0.00>
ST_670 : Operation 3098 [1/1] (2.25ns)   --->   "%add_ln27_55 = add i23 %zext_ln25_18, %zext_ln27_111" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3098 'add' 'add_ln27_55' <Predicate = (!icmp_ln25_37)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_670 : Operation 3099 [1/1] (0.00ns)   --->   "%zext_ln27_112 = zext i23 %add_ln27_55 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3099 'zext' 'zext_ln27_112' <Predicate = (!icmp_ln25_37)> <Delay = 0.00>
ST_670 : Operation 3100 [1/1] (2.49ns)   --->   "%add_ln27_56 = add i31 %zext_ln27_112, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3100 'add' 'add_ln27_56' <Predicate = (!icmp_ln25_37)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_670 : Operation 3101 [1/1] (2.49ns)   --->   "%add_ln28_37 = add i31 %zext_ln27_112, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3101 'add' 'add_ln28_37' <Predicate = (!icmp_ln25_37)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 671 <SV = 168> <Delay = 8.75>
ST_671 : Operation 3102 [1/1] (0.00ns)   --->   "%zext_ln27_113 = zext i31 %add_ln27_56 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3102 'zext' 'zext_ln27_113' <Predicate = (!icmp_ln25_37)> <Delay = 0.00>
ST_671 : Operation 3103 [1/1] (0.00ns)   --->   "%gmem_addr_111 = getelementptr i32* %gmem, i64 %zext_ln27_113" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3103 'getelementptr' 'gmem_addr_111' <Predicate = (!icmp_ln25_37)> <Delay = 0.00>
ST_671 : Operation 3104 [7/7] (8.75ns)   --->   "%gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_111, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3104 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln25_37)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 672 <SV = 169> <Delay = 8.75>
ST_672 : Operation 3105 [1/1] (0.00ns)   --->   "%zext_ln28_37 = zext i31 %add_ln28_37 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3105 'zext' 'zext_ln28_37' <Predicate = (!icmp_ln25_37)> <Delay = 0.00>
ST_672 : Operation 3106 [1/1] (0.00ns)   --->   "%gmem_addr_112 = getelementptr i32* %gmem, i64 %zext_ln28_37" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3106 'getelementptr' 'gmem_addr_112' <Predicate = (!icmp_ln25_37)> <Delay = 0.00>
ST_672 : Operation 3107 [6/7] (8.75ns)   --->   "%gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_111, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3107 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln25_37)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_672 : Operation 3108 [7/7] (8.75ns)   --->   "%gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_112, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3108 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln25_37)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 673 <SV = 170> <Delay = 8.75>
ST_673 : Operation 3109 [5/7] (8.75ns)   --->   "%gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_111, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3109 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln25_37)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_673 : Operation 3110 [6/7] (8.75ns)   --->   "%gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_112, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3110 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln25_37)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 674 <SV = 171> <Delay = 8.75>
ST_674 : Operation 3111 [4/7] (8.75ns)   --->   "%gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_111, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3111 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln25_37)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_674 : Operation 3112 [5/7] (8.75ns)   --->   "%gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_112, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3112 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln25_37)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 675 <SV = 172> <Delay = 8.75>
ST_675 : Operation 3113 [3/7] (8.75ns)   --->   "%gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_111, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3113 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln25_37)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_675 : Operation 3114 [4/7] (8.75ns)   --->   "%gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_112, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3114 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln25_37)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 676 <SV = 173> <Delay = 8.75>
ST_676 : Operation 3115 [2/7] (8.75ns)   --->   "%gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_111, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3115 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln25_37)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_676 : Operation 3116 [3/7] (8.75ns)   --->   "%gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_112, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3116 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln25_37)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 677 <SV = 174> <Delay = 8.75>
ST_677 : Operation 3117 [1/7] (8.75ns)   --->   "%gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_111, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3117 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln25_37)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_677 : Operation 3118 [2/7] (8.75ns)   --->   "%gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_112, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3118 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln25_37)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 678 <SV = 175> <Delay = 8.75>
ST_678 : Operation 3119 [1/1] (8.75ns)   --->   "%gmem_addr_111_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_111)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3119 'read' 'gmem_addr_111_read' <Predicate = (!icmp_ln25_37)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_678 : Operation 3120 [1/7] (8.75ns)   --->   "%gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_112, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3120 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln25_37)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 679 <SV = 176> <Delay = 8.75>
ST_679 : Operation 3121 [1/1] (8.75ns)   --->   "%gmem_addr_112_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_112)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3121 'read' 'gmem_addr_112_read' <Predicate = (!icmp_ln25_37)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 680 <SV = 177> <Delay = 8.51>
ST_680 : Operation 3122 [1/1] (8.51ns)   --->   "%mul_ln30_37 = mul nsw i32 %gmem_addr_112_read, %gmem_addr_111_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 3122 'mul' 'mul_ln30_37' <Predicate = (!icmp_ln25_37)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 681 <SV = 178> <Delay = 8.75>
ST_681 : Operation 3123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3123 'specloopname' <Predicate = (!icmp_ln25_37)> <Delay = 0.00>
ST_681 : Operation 3124 [1/1] (0.00ns)   --->   "%tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3124 'specregionbegin' 'tmp_75' <Predicate = (!icmp_ln25_37)> <Delay = 0.00>
ST_681 : Operation 3125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 3125 'specpipeline' <Predicate = (!icmp_ln25_37)> <Delay = 0.00>
ST_681 : Operation 3126 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_113, i32 %mul_ln30_37, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3126 'write' <Predicate = (!icmp_ln25_37)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_681 : Operation 3127 [1/1] (0.00ns)   --->   "%empty_122 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_75) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 3127 'specregionend' 'empty_122' <Predicate = (!icmp_ln25_37)> <Delay = 0.00>
ST_681 : Operation 3128 [1/1] (0.00ns)   --->   "br label %39" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3128 'br' <Predicate = (!icmp_ln25_37)> <Delay = 0.00>

State 682 <SV = 168> <Delay = 8.75>
ST_682 : Operation 3129 [5/5] (8.75ns)   --->   "%p_wr_resp233 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_113)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3129 'writeresp' 'p_wr_resp233' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_682 : Operation 3130 [1/1] (0.00ns)   --->   "%tmp_74 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3130 'specregionbegin' 'tmp_74' <Predicate = true> <Delay = 0.00>

State 683 <SV = 169> <Delay = 8.75>
ST_683 : Operation 3131 [4/5] (8.75ns)   --->   "%p_wr_resp233 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_113)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3131 'writeresp' 'p_wr_resp233' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 684 <SV = 170> <Delay = 8.75>
ST_684 : Operation 3132 [3/5] (8.75ns)   --->   "%p_wr_resp233 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_113)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3132 'writeresp' 'p_wr_resp233' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 685 <SV = 171> <Delay = 8.75>
ST_685 : Operation 3133 [2/5] (8.75ns)   --->   "%p_wr_resp233 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_113)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3133 'writeresp' 'p_wr_resp233' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 686 <SV = 172> <Delay = 8.75>
ST_686 : Operation 3134 [1/5] (8.75ns)   --->   "%p_wr_resp233 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_113)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3134 'writeresp' 'p_wr_resp233' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_686 : Operation 3135 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_72) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 3135 'specregionend' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_686 : Operation 3136 [1/1] (0.00ns)   --->   "%or_ln22_37 = or i11 %empty_10, 38" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3136 'or' 'or_ln22_37' <Predicate = true> <Delay = 0.00>
ST_686 : Operation 3137 [1/1] (1.76ns)   --->   "br label %40" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3137 'br' <Predicate = true> <Delay = 1.76>

State 687 <SV = 173> <Delay = 2.96>
ST_687 : Operation 3138 [1/1] (0.00ns)   --->   "%j_0_38 = phi i12 [ 0, %i_cycle37 ], [ %add_ln25_38, %j_cycle38 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3138 'phi' 'j_0_38' <Predicate = true> <Delay = 0.00>
ST_687 : Operation 3139 [1/1] (1.99ns)   --->   "%icmp_ln25_38 = icmp eq i12 %j_0_38, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3139 'icmp' 'icmp_ln25_38' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_687 : Operation 3140 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 3140 'speclooptripcount' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_687 : Operation 3141 [1/1] (1.54ns)   --->   "%add_ln25_38 = add i12 %j_0_38, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3141 'add' 'add_ln25_38' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_687 : Operation 3142 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_38, label %i_cycle38, label %j_cycle38" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3142 'br' <Predicate = true> <Delay = 0.00>
ST_687 : Operation 3143 [1/1] (0.00ns)   --->   "%tmp_188 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_37, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3143 'partselect' 'tmp_188' <Predicate = (!icmp_ln25_38)> <Delay = 0.00>
ST_687 : Operation 3144 [1/1] (0.00ns)   --->   "%tmp_189 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_188, i12 %j_0_38)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3144 'bitconcatenate' 'tmp_189' <Predicate = (!icmp_ln25_38)> <Delay = 0.00>
ST_687 : Operation 3145 [1/1] (0.00ns)   --->   "%zext_ln27_115 = zext i22 %tmp_189 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3145 'zext' 'zext_ln27_115' <Predicate = (!icmp_ln25_38)> <Delay = 0.00>
ST_687 : Operation 3146 [1/1] (2.49ns)   --->   "%add_ln27_57 = add i31 %zext_ln27_115, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3146 'add' 'add_ln27_57' <Predicate = (!icmp_ln25_38)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 688 <SV = 174> <Delay = 8.75>
ST_688 : Operation 3147 [1/1] (0.00ns)   --->   "%zext_ln27_116 = zext i31 %add_ln27_57 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3147 'zext' 'zext_ln27_116' <Predicate = (!icmp_ln25_38)> <Delay = 0.00>
ST_688 : Operation 3148 [1/1] (0.00ns)   --->   "%gmem_addr_114 = getelementptr i32* %gmem, i64 %zext_ln27_116" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3148 'getelementptr' 'gmem_addr_114' <Predicate = (!icmp_ln25_38)> <Delay = 0.00>
ST_688 : Operation 3149 [1/1] (2.49ns)   --->   "%add_ln28_38 = add i31 %zext_ln27_115, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3149 'add' 'add_ln28_38' <Predicate = (!icmp_ln25_38)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_688 : Operation 3150 [7/7] (8.75ns)   --->   "%gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_114, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3150 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln25_38)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 689 <SV = 175> <Delay = 8.75>
ST_689 : Operation 3151 [1/1] (0.00ns)   --->   "%zext_ln28_38 = zext i31 %add_ln28_38 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3151 'zext' 'zext_ln28_38' <Predicate = (!icmp_ln25_38)> <Delay = 0.00>
ST_689 : Operation 3152 [1/1] (0.00ns)   --->   "%gmem_addr_115 = getelementptr i32* %gmem, i64 %zext_ln28_38" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3152 'getelementptr' 'gmem_addr_115' <Predicate = (!icmp_ln25_38)> <Delay = 0.00>
ST_689 : Operation 3153 [6/7] (8.75ns)   --->   "%gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_114, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3153 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln25_38)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_689 : Operation 3154 [7/7] (8.75ns)   --->   "%gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_115, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3154 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln25_38)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 690 <SV = 176> <Delay = 8.75>
ST_690 : Operation 3155 [5/7] (8.75ns)   --->   "%gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_114, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3155 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln25_38)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_690 : Operation 3156 [6/7] (8.75ns)   --->   "%gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_115, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3156 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln25_38)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 691 <SV = 177> <Delay = 8.75>
ST_691 : Operation 3157 [4/7] (8.75ns)   --->   "%gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_114, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3157 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln25_38)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_691 : Operation 3158 [5/7] (8.75ns)   --->   "%gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_115, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3158 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln25_38)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 692 <SV = 178> <Delay = 8.75>
ST_692 : Operation 3159 [3/7] (8.75ns)   --->   "%gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_114, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3159 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln25_38)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_692 : Operation 3160 [4/7] (8.75ns)   --->   "%gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_115, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3160 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln25_38)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 693 <SV = 179> <Delay = 8.75>
ST_693 : Operation 3161 [2/7] (8.75ns)   --->   "%gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_114, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3161 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln25_38)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_693 : Operation 3162 [3/7] (8.75ns)   --->   "%gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_115, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3162 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln25_38)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 694 <SV = 180> <Delay = 8.75>
ST_694 : Operation 3163 [1/7] (8.75ns)   --->   "%gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_114, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3163 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln25_38)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_694 : Operation 3164 [2/7] (8.75ns)   --->   "%gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_115, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3164 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln25_38)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 695 <SV = 181> <Delay = 8.75>
ST_695 : Operation 3165 [1/1] (8.75ns)   --->   "%gmem_addr_114_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_114)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3165 'read' 'gmem_addr_114_read' <Predicate = (!icmp_ln25_38)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_695 : Operation 3166 [1/7] (8.75ns)   --->   "%gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_115, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3166 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln25_38)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 696 <SV = 182> <Delay = 8.75>
ST_696 : Operation 3167 [1/1] (2.49ns)   --->   "%add_ln32_38 = add i31 %zext_ln27_115, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3167 'add' 'add_ln32_38' <Predicate = (!icmp_ln25_38)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_696 : Operation 3168 [1/1] (8.75ns)   --->   "%gmem_addr_115_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_115)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3168 'read' 'gmem_addr_115_read' <Predicate = (!icmp_ln25_38)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 697 <SV = 183> <Delay = 8.75>
ST_697 : Operation 3169 [1/1] (0.00ns)   --->   "%zext_ln32_39 = zext i31 %add_ln32_38 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3169 'zext' 'zext_ln32_39' <Predicate = (!icmp_ln25_38)> <Delay = 0.00>
ST_697 : Operation 3170 [1/1] (0.00ns)   --->   "%gmem_addr_116 = getelementptr i32* %gmem, i64 %zext_ln32_39" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3170 'getelementptr' 'gmem_addr_116' <Predicate = (!icmp_ln25_38)> <Delay = 0.00>
ST_697 : Operation 3171 [1/1] (8.51ns)   --->   "%mul_ln30_38 = mul nsw i32 %gmem_addr_114_read, %gmem_addr_115_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 3171 'mul' 'mul_ln30_38' <Predicate = (!icmp_ln25_38)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_697 : Operation 3172 [1/1] (8.75ns)   --->   "%gmem_addr_116_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_116, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3172 'writereq' 'gmem_addr_116_req' <Predicate = (!icmp_ln25_38)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 698 <SV = 184> <Delay = 8.75>
ST_698 : Operation 3173 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_116, i32 %mul_ln30_38, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3173 'write' <Predicate = (!icmp_ln25_38)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 699 <SV = 185> <Delay = 8.75>
ST_699 : Operation 3174 [5/5] (8.75ns)   --->   "%gmem_addr_116_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_116)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3174 'writeresp' 'gmem_addr_116_resp' <Predicate = (!icmp_ln25_38)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 700 <SV = 186> <Delay = 8.75>
ST_700 : Operation 3175 [4/5] (8.75ns)   --->   "%gmem_addr_116_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_116)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3175 'writeresp' 'gmem_addr_116_resp' <Predicate = (!icmp_ln25_38)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 701 <SV = 187> <Delay = 8.75>
ST_701 : Operation 3176 [3/5] (8.75ns)   --->   "%gmem_addr_116_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_116)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3176 'writeresp' 'gmem_addr_116_resp' <Predicate = (!icmp_ln25_38)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 702 <SV = 188> <Delay = 8.75>
ST_702 : Operation 3177 [2/5] (8.75ns)   --->   "%gmem_addr_116_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_116)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3177 'writeresp' 'gmem_addr_116_resp' <Predicate = (!icmp_ln25_38)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 703 <SV = 189> <Delay = 8.75>
ST_703 : Operation 3178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3178 'specloopname' <Predicate = (!icmp_ln25_38)> <Delay = 0.00>
ST_703 : Operation 3179 [1/1] (0.00ns)   --->   "%tmp_77 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3179 'specregionbegin' 'tmp_77' <Predicate = (!icmp_ln25_38)> <Delay = 0.00>
ST_703 : Operation 3180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 3180 'specpipeline' <Predicate = (!icmp_ln25_38)> <Delay = 0.00>
ST_703 : Operation 3181 [1/5] (8.75ns)   --->   "%gmem_addr_116_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_116)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3181 'writeresp' 'gmem_addr_116_resp' <Predicate = (!icmp_ln25_38)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_703 : Operation 3182 [1/1] (0.00ns)   --->   "%empty_125 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_77) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 3182 'specregionend' 'empty_125' <Predicate = (!icmp_ln25_38)> <Delay = 0.00>
ST_703 : Operation 3183 [1/1] (0.00ns)   --->   "br label %40" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3183 'br' <Predicate = (!icmp_ln25_38)> <Delay = 0.00>

State 704 <SV = 174> <Delay = 2.49>
ST_704 : Operation 3184 [1/1] (0.00ns)   --->   "%or_ln22_38 = or i11 %empty_10, 39" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3184 'or' 'or_ln22_38' <Predicate = true> <Delay = 0.00>
ST_704 : Operation 3185 [1/1] (0.00ns)   --->   "%tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3185 'specregionbegin' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_704 : Operation 3186 [1/1] (0.00ns)   --->   "%tmp_187 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_38, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3186 'bitconcatenate' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_704 : Operation 3187 [1/1] (0.00ns)   --->   "%zext_ln27_114 = zext i22 %tmp_187 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3187 'zext' 'zext_ln27_114' <Predicate = true> <Delay = 0.00>
ST_704 : Operation 3188 [1/1] (2.49ns)   --->   "%add_ln32_39 = add i31 %zext_ln27_114, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3188 'add' 'add_ln32_39' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 705 <SV = 175> <Delay = 8.75>
ST_705 : Operation 3189 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_74) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 3189 'specregionend' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_705 : Operation 3190 [1/1] (0.00ns)   --->   "%zext_ln25_19 = zext i22 %tmp_187 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3190 'zext' 'zext_ln25_19' <Predicate = true> <Delay = 0.00>
ST_705 : Operation 3191 [1/1] (0.00ns)   --->   "%zext_ln32_38 = zext i31 %add_ln32_39 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3191 'zext' 'zext_ln32_38' <Predicate = true> <Delay = 0.00>
ST_705 : Operation 3192 [1/1] (0.00ns)   --->   "%gmem_addr_119 = getelementptr i32* %gmem, i64 %zext_ln32_38" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3192 'getelementptr' 'gmem_addr_119' <Predicate = true> <Delay = 0.00>
ST_705 : Operation 3193 [1/1] (8.75ns)   --->   "%p_wr_req234 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_119, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3193 'writereq' 'p_wr_req234' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_705 : Operation 3194 [1/1] (1.76ns)   --->   "br label %41" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3194 'br' <Predicate = true> <Delay = 1.76>

State 706 <SV = 176> <Delay = 4.74>
ST_706 : Operation 3195 [1/1] (0.00ns)   --->   "%j_0_39 = phi i12 [ 0, %i_cycle38 ], [ %add_ln25_39, %j_cycle39 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3195 'phi' 'j_0_39' <Predicate = true> <Delay = 0.00>
ST_706 : Operation 3196 [1/1] (1.99ns)   --->   "%icmp_ln25_39 = icmp eq i12 %j_0_39, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3196 'icmp' 'icmp_ln25_39' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_706 : Operation 3197 [1/1] (0.00ns)   --->   "%empty_127 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 3197 'speclooptripcount' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_706 : Operation 3198 [1/1] (1.54ns)   --->   "%add_ln25_39 = add i12 %j_0_39, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3198 'add' 'add_ln25_39' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_706 : Operation 3199 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_39, label %i_cycle39, label %j_cycle39" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3199 'br' <Predicate = true> <Delay = 0.00>
ST_706 : Operation 3200 [1/1] (0.00ns)   --->   "%zext_ln27_117 = zext i12 %j_0_39 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3200 'zext' 'zext_ln27_117' <Predicate = (!icmp_ln25_39)> <Delay = 0.00>
ST_706 : Operation 3201 [1/1] (2.25ns)   --->   "%add_ln27_58 = add i23 %zext_ln25_19, %zext_ln27_117" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3201 'add' 'add_ln27_58' <Predicate = (!icmp_ln25_39)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_706 : Operation 3202 [1/1] (0.00ns)   --->   "%zext_ln27_118 = zext i23 %add_ln27_58 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3202 'zext' 'zext_ln27_118' <Predicate = (!icmp_ln25_39)> <Delay = 0.00>
ST_706 : Operation 3203 [1/1] (2.49ns)   --->   "%add_ln27_59 = add i31 %zext_ln27_118, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3203 'add' 'add_ln27_59' <Predicate = (!icmp_ln25_39)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 707 <SV = 177> <Delay = 8.75>
ST_707 : Operation 3204 [1/1] (0.00ns)   --->   "%zext_ln27_119 = zext i31 %add_ln27_59 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3204 'zext' 'zext_ln27_119' <Predicate = (!icmp_ln25_39)> <Delay = 0.00>
ST_707 : Operation 3205 [1/1] (0.00ns)   --->   "%gmem_addr_117 = getelementptr i32* %gmem, i64 %zext_ln27_119" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3205 'getelementptr' 'gmem_addr_117' <Predicate = (!icmp_ln25_39)> <Delay = 0.00>
ST_707 : Operation 3206 [1/1] (2.49ns)   --->   "%add_ln28_39 = add i31 %zext_ln27_118, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3206 'add' 'add_ln28_39' <Predicate = (!icmp_ln25_39)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_707 : Operation 3207 [7/7] (8.75ns)   --->   "%gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_117, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3207 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln25_39)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 708 <SV = 178> <Delay = 8.75>
ST_708 : Operation 3208 [1/1] (0.00ns)   --->   "%zext_ln28_39 = zext i31 %add_ln28_39 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3208 'zext' 'zext_ln28_39' <Predicate = (!icmp_ln25_39)> <Delay = 0.00>
ST_708 : Operation 3209 [1/1] (0.00ns)   --->   "%gmem_addr_118 = getelementptr i32* %gmem, i64 %zext_ln28_39" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3209 'getelementptr' 'gmem_addr_118' <Predicate = (!icmp_ln25_39)> <Delay = 0.00>
ST_708 : Operation 3210 [6/7] (8.75ns)   --->   "%gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_117, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3210 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln25_39)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_708 : Operation 3211 [7/7] (8.75ns)   --->   "%gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_118, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3211 'readreq' 'gmem_load_79_req' <Predicate = (!icmp_ln25_39)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 709 <SV = 179> <Delay = 8.75>
ST_709 : Operation 3212 [5/7] (8.75ns)   --->   "%gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_117, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3212 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln25_39)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_709 : Operation 3213 [6/7] (8.75ns)   --->   "%gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_118, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3213 'readreq' 'gmem_load_79_req' <Predicate = (!icmp_ln25_39)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 710 <SV = 180> <Delay = 8.75>
ST_710 : Operation 3214 [4/7] (8.75ns)   --->   "%gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_117, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3214 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln25_39)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_710 : Operation 3215 [5/7] (8.75ns)   --->   "%gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_118, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3215 'readreq' 'gmem_load_79_req' <Predicate = (!icmp_ln25_39)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 711 <SV = 181> <Delay = 8.75>
ST_711 : Operation 3216 [3/7] (8.75ns)   --->   "%gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_117, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3216 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln25_39)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_711 : Operation 3217 [4/7] (8.75ns)   --->   "%gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_118, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3217 'readreq' 'gmem_load_79_req' <Predicate = (!icmp_ln25_39)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 712 <SV = 182> <Delay = 8.75>
ST_712 : Operation 3218 [2/7] (8.75ns)   --->   "%gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_117, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3218 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln25_39)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_712 : Operation 3219 [3/7] (8.75ns)   --->   "%gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_118, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3219 'readreq' 'gmem_load_79_req' <Predicate = (!icmp_ln25_39)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 713 <SV = 183> <Delay = 8.75>
ST_713 : Operation 3220 [1/7] (8.75ns)   --->   "%gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_117, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3220 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln25_39)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_713 : Operation 3221 [2/7] (8.75ns)   --->   "%gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_118, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3221 'readreq' 'gmem_load_79_req' <Predicate = (!icmp_ln25_39)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 714 <SV = 184> <Delay = 8.75>
ST_714 : Operation 3222 [1/1] (8.75ns)   --->   "%gmem_addr_117_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_117)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3222 'read' 'gmem_addr_117_read' <Predicate = (!icmp_ln25_39)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_714 : Operation 3223 [1/7] (8.75ns)   --->   "%gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_118, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3223 'readreq' 'gmem_load_79_req' <Predicate = (!icmp_ln25_39)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 715 <SV = 185> <Delay = 8.75>
ST_715 : Operation 3224 [1/1] (8.75ns)   --->   "%gmem_addr_118_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_118)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3224 'read' 'gmem_addr_118_read' <Predicate = (!icmp_ln25_39)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 716 <SV = 186> <Delay = 8.51>
ST_716 : Operation 3225 [1/1] (8.51ns)   --->   "%mul_ln30_39 = mul nsw i32 %gmem_addr_118_read, %gmem_addr_117_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 3225 'mul' 'mul_ln30_39' <Predicate = (!icmp_ln25_39)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 717 <SV = 187> <Delay = 8.75>
ST_717 : Operation 3226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3226 'specloopname' <Predicate = (!icmp_ln25_39)> <Delay = 0.00>
ST_717 : Operation 3227 [1/1] (0.00ns)   --->   "%tmp_79 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3227 'specregionbegin' 'tmp_79' <Predicate = (!icmp_ln25_39)> <Delay = 0.00>
ST_717 : Operation 3228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 3228 'specpipeline' <Predicate = (!icmp_ln25_39)> <Delay = 0.00>
ST_717 : Operation 3229 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_119, i32 %mul_ln30_39, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3229 'write' <Predicate = (!icmp_ln25_39)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_717 : Operation 3230 [1/1] (0.00ns)   --->   "%empty_128 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_79) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 3230 'specregionend' 'empty_128' <Predicate = (!icmp_ln25_39)> <Delay = 0.00>
ST_717 : Operation 3231 [1/1] (0.00ns)   --->   "br label %41" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3231 'br' <Predicate = (!icmp_ln25_39)> <Delay = 0.00>

State 718 <SV = 177> <Delay = 8.75>
ST_718 : Operation 3232 [5/5] (8.75ns)   --->   "%p_wr_resp235 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_119)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3232 'writeresp' 'p_wr_resp235' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_718 : Operation 3233 [1/1] (0.00ns)   --->   "%tmp_78 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3233 'specregionbegin' 'tmp_78' <Predicate = true> <Delay = 0.00>

State 719 <SV = 178> <Delay = 8.75>
ST_719 : Operation 3234 [4/5] (8.75ns)   --->   "%p_wr_resp235 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_119)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3234 'writeresp' 'p_wr_resp235' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 720 <SV = 179> <Delay = 8.75>
ST_720 : Operation 3235 [3/5] (8.75ns)   --->   "%p_wr_resp235 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_119)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3235 'writeresp' 'p_wr_resp235' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 721 <SV = 180> <Delay = 8.75>
ST_721 : Operation 3236 [2/5] (8.75ns)   --->   "%p_wr_resp235 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_119)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3236 'writeresp' 'p_wr_resp235' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 722 <SV = 181> <Delay = 8.75>
ST_722 : Operation 3237 [1/5] (8.75ns)   --->   "%p_wr_resp235 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_119)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3237 'writeresp' 'p_wr_resp235' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_722 : Operation 3238 [1/1] (0.00ns)   --->   "%empty_126 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_76) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 3238 'specregionend' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_722 : Operation 3239 [1/1] (0.00ns)   --->   "%or_ln22_39 = or i11 %empty_10, 40" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3239 'or' 'or_ln22_39' <Predicate = true> <Delay = 0.00>
ST_722 : Operation 3240 [1/1] (1.76ns)   --->   "br label %42" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3240 'br' <Predicate = true> <Delay = 1.76>

State 723 <SV = 182> <Delay = 2.96>
ST_723 : Operation 3241 [1/1] (0.00ns)   --->   "%j_0_40 = phi i12 [ 0, %i_cycle39 ], [ %add_ln25_40, %j_cycle40 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3241 'phi' 'j_0_40' <Predicate = true> <Delay = 0.00>
ST_723 : Operation 3242 [1/1] (1.99ns)   --->   "%icmp_ln25_40 = icmp eq i12 %j_0_40, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3242 'icmp' 'icmp_ln25_40' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_723 : Operation 3243 [1/1] (0.00ns)   --->   "%empty_130 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 3243 'speclooptripcount' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_723 : Operation 3244 [1/1] (1.54ns)   --->   "%add_ln25_40 = add i12 %j_0_40, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3244 'add' 'add_ln25_40' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_723 : Operation 3245 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_40, label %i_cycle40, label %j_cycle40" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3245 'br' <Predicate = true> <Delay = 0.00>
ST_723 : Operation 3246 [1/1] (0.00ns)   --->   "%tmp_191 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_39, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3246 'partselect' 'tmp_191' <Predicate = (!icmp_ln25_40)> <Delay = 0.00>
ST_723 : Operation 3247 [1/1] (0.00ns)   --->   "%tmp_192 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_191, i12 %j_0_40)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3247 'bitconcatenate' 'tmp_192' <Predicate = (!icmp_ln25_40)> <Delay = 0.00>
ST_723 : Operation 3248 [1/1] (0.00ns)   --->   "%zext_ln27_121 = zext i22 %tmp_192 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3248 'zext' 'zext_ln27_121' <Predicate = (!icmp_ln25_40)> <Delay = 0.00>
ST_723 : Operation 3249 [1/1] (2.49ns)   --->   "%add_ln27_60 = add i31 %zext_ln27_121, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3249 'add' 'add_ln27_60' <Predicate = (!icmp_ln25_40)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 724 <SV = 183> <Delay = 8.75>
ST_724 : Operation 3250 [1/1] (0.00ns)   --->   "%zext_ln27_122 = zext i31 %add_ln27_60 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3250 'zext' 'zext_ln27_122' <Predicate = (!icmp_ln25_40)> <Delay = 0.00>
ST_724 : Operation 3251 [1/1] (0.00ns)   --->   "%gmem_addr_120 = getelementptr i32* %gmem, i64 %zext_ln27_122" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3251 'getelementptr' 'gmem_addr_120' <Predicate = (!icmp_ln25_40)> <Delay = 0.00>
ST_724 : Operation 3252 [1/1] (2.49ns)   --->   "%add_ln28_40 = add i31 %zext_ln27_121, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3252 'add' 'add_ln28_40' <Predicate = (!icmp_ln25_40)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_724 : Operation 3253 [7/7] (8.75ns)   --->   "%gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_120, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3253 'readreq' 'gmem_load_80_req' <Predicate = (!icmp_ln25_40)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 725 <SV = 184> <Delay = 8.75>
ST_725 : Operation 3254 [1/1] (0.00ns)   --->   "%zext_ln28_40 = zext i31 %add_ln28_40 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3254 'zext' 'zext_ln28_40' <Predicate = (!icmp_ln25_40)> <Delay = 0.00>
ST_725 : Operation 3255 [1/1] (0.00ns)   --->   "%gmem_addr_121 = getelementptr i32* %gmem, i64 %zext_ln28_40" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3255 'getelementptr' 'gmem_addr_121' <Predicate = (!icmp_ln25_40)> <Delay = 0.00>
ST_725 : Operation 3256 [6/7] (8.75ns)   --->   "%gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_120, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3256 'readreq' 'gmem_load_80_req' <Predicate = (!icmp_ln25_40)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_725 : Operation 3257 [7/7] (8.75ns)   --->   "%gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_121, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3257 'readreq' 'gmem_load_81_req' <Predicate = (!icmp_ln25_40)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 726 <SV = 185> <Delay = 8.75>
ST_726 : Operation 3258 [5/7] (8.75ns)   --->   "%gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_120, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3258 'readreq' 'gmem_load_80_req' <Predicate = (!icmp_ln25_40)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_726 : Operation 3259 [6/7] (8.75ns)   --->   "%gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_121, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3259 'readreq' 'gmem_load_81_req' <Predicate = (!icmp_ln25_40)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 727 <SV = 186> <Delay = 8.75>
ST_727 : Operation 3260 [4/7] (8.75ns)   --->   "%gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_120, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3260 'readreq' 'gmem_load_80_req' <Predicate = (!icmp_ln25_40)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_727 : Operation 3261 [5/7] (8.75ns)   --->   "%gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_121, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3261 'readreq' 'gmem_load_81_req' <Predicate = (!icmp_ln25_40)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 728 <SV = 187> <Delay = 8.75>
ST_728 : Operation 3262 [3/7] (8.75ns)   --->   "%gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_120, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3262 'readreq' 'gmem_load_80_req' <Predicate = (!icmp_ln25_40)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_728 : Operation 3263 [4/7] (8.75ns)   --->   "%gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_121, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3263 'readreq' 'gmem_load_81_req' <Predicate = (!icmp_ln25_40)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 729 <SV = 188> <Delay = 8.75>
ST_729 : Operation 3264 [2/7] (8.75ns)   --->   "%gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_120, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3264 'readreq' 'gmem_load_80_req' <Predicate = (!icmp_ln25_40)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_729 : Operation 3265 [3/7] (8.75ns)   --->   "%gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_121, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3265 'readreq' 'gmem_load_81_req' <Predicate = (!icmp_ln25_40)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 730 <SV = 189> <Delay = 8.75>
ST_730 : Operation 3266 [1/7] (8.75ns)   --->   "%gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_120, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3266 'readreq' 'gmem_load_80_req' <Predicate = (!icmp_ln25_40)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_730 : Operation 3267 [2/7] (8.75ns)   --->   "%gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_121, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3267 'readreq' 'gmem_load_81_req' <Predicate = (!icmp_ln25_40)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 731 <SV = 190> <Delay = 8.75>
ST_731 : Operation 3268 [1/1] (8.75ns)   --->   "%gmem_addr_120_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_120)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3268 'read' 'gmem_addr_120_read' <Predicate = (!icmp_ln25_40)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_731 : Operation 3269 [1/7] (8.75ns)   --->   "%gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_121, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3269 'readreq' 'gmem_load_81_req' <Predicate = (!icmp_ln25_40)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 732 <SV = 191> <Delay = 8.75>
ST_732 : Operation 3270 [1/1] (2.49ns)   --->   "%add_ln32_40 = add i31 %zext_ln27_121, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3270 'add' 'add_ln32_40' <Predicate = (!icmp_ln25_40)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_732 : Operation 3271 [1/1] (8.75ns)   --->   "%gmem_addr_121_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_121)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3271 'read' 'gmem_addr_121_read' <Predicate = (!icmp_ln25_40)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 733 <SV = 192> <Delay = 8.75>
ST_733 : Operation 3272 [1/1] (0.00ns)   --->   "%zext_ln32_41 = zext i31 %add_ln32_40 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3272 'zext' 'zext_ln32_41' <Predicate = (!icmp_ln25_40)> <Delay = 0.00>
ST_733 : Operation 3273 [1/1] (0.00ns)   --->   "%gmem_addr_122 = getelementptr i32* %gmem, i64 %zext_ln32_41" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3273 'getelementptr' 'gmem_addr_122' <Predicate = (!icmp_ln25_40)> <Delay = 0.00>
ST_733 : Operation 3274 [1/1] (8.51ns)   --->   "%mul_ln30_40 = mul nsw i32 %gmem_addr_120_read, %gmem_addr_121_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 3274 'mul' 'mul_ln30_40' <Predicate = (!icmp_ln25_40)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_733 : Operation 3275 [1/1] (8.75ns)   --->   "%gmem_addr_122_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_122, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3275 'writereq' 'gmem_addr_122_req' <Predicate = (!icmp_ln25_40)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 734 <SV = 193> <Delay = 8.75>
ST_734 : Operation 3276 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_122, i32 %mul_ln30_40, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3276 'write' <Predicate = (!icmp_ln25_40)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 735 <SV = 194> <Delay = 8.75>
ST_735 : Operation 3277 [5/5] (8.75ns)   --->   "%gmem_addr_122_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_122)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3277 'writeresp' 'gmem_addr_122_resp' <Predicate = (!icmp_ln25_40)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 736 <SV = 195> <Delay = 8.75>
ST_736 : Operation 3278 [4/5] (8.75ns)   --->   "%gmem_addr_122_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_122)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3278 'writeresp' 'gmem_addr_122_resp' <Predicate = (!icmp_ln25_40)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 737 <SV = 196> <Delay = 8.75>
ST_737 : Operation 3279 [3/5] (8.75ns)   --->   "%gmem_addr_122_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_122)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3279 'writeresp' 'gmem_addr_122_resp' <Predicate = (!icmp_ln25_40)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 738 <SV = 197> <Delay = 8.75>
ST_738 : Operation 3280 [2/5] (8.75ns)   --->   "%gmem_addr_122_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_122)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3280 'writeresp' 'gmem_addr_122_resp' <Predicate = (!icmp_ln25_40)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 739 <SV = 198> <Delay = 8.75>
ST_739 : Operation 3281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3281 'specloopname' <Predicate = (!icmp_ln25_40)> <Delay = 0.00>
ST_739 : Operation 3282 [1/1] (0.00ns)   --->   "%tmp_81 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3282 'specregionbegin' 'tmp_81' <Predicate = (!icmp_ln25_40)> <Delay = 0.00>
ST_739 : Operation 3283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 3283 'specpipeline' <Predicate = (!icmp_ln25_40)> <Delay = 0.00>
ST_739 : Operation 3284 [1/5] (8.75ns)   --->   "%gmem_addr_122_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_122)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3284 'writeresp' 'gmem_addr_122_resp' <Predicate = (!icmp_ln25_40)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_739 : Operation 3285 [1/1] (0.00ns)   --->   "%empty_131 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_81) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 3285 'specregionend' 'empty_131' <Predicate = (!icmp_ln25_40)> <Delay = 0.00>
ST_739 : Operation 3286 [1/1] (0.00ns)   --->   "br label %42" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3286 'br' <Predicate = (!icmp_ln25_40)> <Delay = 0.00>

State 740 <SV = 183> <Delay = 2.49>
ST_740 : Operation 3287 [1/1] (0.00ns)   --->   "%or_ln22_40 = or i11 %empty_10, 41" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3287 'or' 'or_ln22_40' <Predicate = true> <Delay = 0.00>
ST_740 : Operation 3288 [1/1] (0.00ns)   --->   "%tmp_80 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3288 'specregionbegin' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_740 : Operation 3289 [1/1] (0.00ns)   --->   "%tmp_190 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_40, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3289 'bitconcatenate' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_740 : Operation 3290 [1/1] (0.00ns)   --->   "%zext_ln27_120 = zext i22 %tmp_190 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3290 'zext' 'zext_ln27_120' <Predicate = true> <Delay = 0.00>
ST_740 : Operation 3291 [1/1] (2.49ns)   --->   "%add_ln32_41 = add i31 %zext_ln27_120, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3291 'add' 'add_ln32_41' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 741 <SV = 184> <Delay = 8.75>
ST_741 : Operation 3292 [1/1] (0.00ns)   --->   "%empty_129 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_78) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 3292 'specregionend' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_741 : Operation 3293 [1/1] (0.00ns)   --->   "%zext_ln25_20 = zext i22 %tmp_190 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3293 'zext' 'zext_ln25_20' <Predicate = true> <Delay = 0.00>
ST_741 : Operation 3294 [1/1] (0.00ns)   --->   "%zext_ln32_40 = zext i31 %add_ln32_41 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3294 'zext' 'zext_ln32_40' <Predicate = true> <Delay = 0.00>
ST_741 : Operation 3295 [1/1] (0.00ns)   --->   "%gmem_addr_125 = getelementptr i32* %gmem, i64 %zext_ln32_40" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3295 'getelementptr' 'gmem_addr_125' <Predicate = true> <Delay = 0.00>
ST_741 : Operation 3296 [1/1] (8.75ns)   --->   "%p_wr_req236 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_125, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3296 'writereq' 'p_wr_req236' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_741 : Operation 3297 [1/1] (1.76ns)   --->   "br label %43" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3297 'br' <Predicate = true> <Delay = 1.76>

State 742 <SV = 185> <Delay = 4.74>
ST_742 : Operation 3298 [1/1] (0.00ns)   --->   "%j_0_41 = phi i12 [ 0, %i_cycle40 ], [ %add_ln25_41, %j_cycle41 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3298 'phi' 'j_0_41' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 3299 [1/1] (1.99ns)   --->   "%icmp_ln25_41 = icmp eq i12 %j_0_41, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3299 'icmp' 'icmp_ln25_41' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 3300 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 3300 'speclooptripcount' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 3301 [1/1] (1.54ns)   --->   "%add_ln25_41 = add i12 %j_0_41, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3301 'add' 'add_ln25_41' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 3302 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_41, label %i_cycle41, label %j_cycle41" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3302 'br' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 3303 [1/1] (0.00ns)   --->   "%zext_ln27_123 = zext i12 %j_0_41 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3303 'zext' 'zext_ln27_123' <Predicate = (!icmp_ln25_41)> <Delay = 0.00>
ST_742 : Operation 3304 [1/1] (2.25ns)   --->   "%add_ln27_61 = add i23 %zext_ln25_20, %zext_ln27_123" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3304 'add' 'add_ln27_61' <Predicate = (!icmp_ln25_41)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 3305 [1/1] (0.00ns)   --->   "%zext_ln27_124 = zext i23 %add_ln27_61 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3305 'zext' 'zext_ln27_124' <Predicate = (!icmp_ln25_41)> <Delay = 0.00>
ST_742 : Operation 3306 [1/1] (2.49ns)   --->   "%add_ln27_62 = add i31 %zext_ln27_124, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3306 'add' 'add_ln27_62' <Predicate = (!icmp_ln25_41)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 743 <SV = 186> <Delay = 8.75>
ST_743 : Operation 3307 [1/1] (0.00ns)   --->   "%zext_ln27_125 = zext i31 %add_ln27_62 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3307 'zext' 'zext_ln27_125' <Predicate = (!icmp_ln25_41)> <Delay = 0.00>
ST_743 : Operation 3308 [1/1] (0.00ns)   --->   "%gmem_addr_123 = getelementptr i32* %gmem, i64 %zext_ln27_125" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3308 'getelementptr' 'gmem_addr_123' <Predicate = (!icmp_ln25_41)> <Delay = 0.00>
ST_743 : Operation 3309 [1/1] (2.49ns)   --->   "%add_ln28_41 = add i31 %zext_ln27_124, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3309 'add' 'add_ln28_41' <Predicate = (!icmp_ln25_41)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 3310 [7/7] (8.75ns)   --->   "%gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_123, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3310 'readreq' 'gmem_load_82_req' <Predicate = (!icmp_ln25_41)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 744 <SV = 187> <Delay = 8.75>
ST_744 : Operation 3311 [1/1] (0.00ns)   --->   "%zext_ln28_41 = zext i31 %add_ln28_41 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3311 'zext' 'zext_ln28_41' <Predicate = (!icmp_ln25_41)> <Delay = 0.00>
ST_744 : Operation 3312 [1/1] (0.00ns)   --->   "%gmem_addr_124 = getelementptr i32* %gmem, i64 %zext_ln28_41" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3312 'getelementptr' 'gmem_addr_124' <Predicate = (!icmp_ln25_41)> <Delay = 0.00>
ST_744 : Operation 3313 [6/7] (8.75ns)   --->   "%gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_123, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3313 'readreq' 'gmem_load_82_req' <Predicate = (!icmp_ln25_41)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_744 : Operation 3314 [7/7] (8.75ns)   --->   "%gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_124, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3314 'readreq' 'gmem_load_83_req' <Predicate = (!icmp_ln25_41)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 745 <SV = 188> <Delay = 8.75>
ST_745 : Operation 3315 [5/7] (8.75ns)   --->   "%gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_123, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3315 'readreq' 'gmem_load_82_req' <Predicate = (!icmp_ln25_41)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_745 : Operation 3316 [6/7] (8.75ns)   --->   "%gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_124, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3316 'readreq' 'gmem_load_83_req' <Predicate = (!icmp_ln25_41)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 746 <SV = 189> <Delay = 8.75>
ST_746 : Operation 3317 [4/7] (8.75ns)   --->   "%gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_123, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3317 'readreq' 'gmem_load_82_req' <Predicate = (!icmp_ln25_41)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_746 : Operation 3318 [5/7] (8.75ns)   --->   "%gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_124, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3318 'readreq' 'gmem_load_83_req' <Predicate = (!icmp_ln25_41)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 747 <SV = 190> <Delay = 8.75>
ST_747 : Operation 3319 [3/7] (8.75ns)   --->   "%gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_123, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3319 'readreq' 'gmem_load_82_req' <Predicate = (!icmp_ln25_41)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_747 : Operation 3320 [4/7] (8.75ns)   --->   "%gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_124, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3320 'readreq' 'gmem_load_83_req' <Predicate = (!icmp_ln25_41)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 748 <SV = 191> <Delay = 8.75>
ST_748 : Operation 3321 [2/7] (8.75ns)   --->   "%gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_123, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3321 'readreq' 'gmem_load_82_req' <Predicate = (!icmp_ln25_41)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_748 : Operation 3322 [3/7] (8.75ns)   --->   "%gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_124, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3322 'readreq' 'gmem_load_83_req' <Predicate = (!icmp_ln25_41)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 749 <SV = 192> <Delay = 8.75>
ST_749 : Operation 3323 [1/7] (8.75ns)   --->   "%gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_123, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3323 'readreq' 'gmem_load_82_req' <Predicate = (!icmp_ln25_41)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_749 : Operation 3324 [2/7] (8.75ns)   --->   "%gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_124, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3324 'readreq' 'gmem_load_83_req' <Predicate = (!icmp_ln25_41)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 750 <SV = 193> <Delay = 8.75>
ST_750 : Operation 3325 [1/1] (8.75ns)   --->   "%gmem_addr_123_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_123)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3325 'read' 'gmem_addr_123_read' <Predicate = (!icmp_ln25_41)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_750 : Operation 3326 [1/7] (8.75ns)   --->   "%gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_124, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3326 'readreq' 'gmem_load_83_req' <Predicate = (!icmp_ln25_41)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 751 <SV = 194> <Delay = 8.75>
ST_751 : Operation 3327 [1/1] (8.75ns)   --->   "%gmem_addr_124_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_124)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3327 'read' 'gmem_addr_124_read' <Predicate = (!icmp_ln25_41)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 752 <SV = 195> <Delay = 8.51>
ST_752 : Operation 3328 [1/1] (8.51ns)   --->   "%mul_ln30_41 = mul nsw i32 %gmem_addr_124_read, %gmem_addr_123_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 3328 'mul' 'mul_ln30_41' <Predicate = (!icmp_ln25_41)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 753 <SV = 196> <Delay = 8.75>
ST_753 : Operation 3329 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3329 'specloopname' <Predicate = (!icmp_ln25_41)> <Delay = 0.00>
ST_753 : Operation 3330 [1/1] (0.00ns)   --->   "%tmp_83 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3330 'specregionbegin' 'tmp_83' <Predicate = (!icmp_ln25_41)> <Delay = 0.00>
ST_753 : Operation 3331 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 3331 'specpipeline' <Predicate = (!icmp_ln25_41)> <Delay = 0.00>
ST_753 : Operation 3332 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_125, i32 %mul_ln30_41, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3332 'write' <Predicate = (!icmp_ln25_41)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_753 : Operation 3333 [1/1] (0.00ns)   --->   "%empty_134 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_83) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 3333 'specregionend' 'empty_134' <Predicate = (!icmp_ln25_41)> <Delay = 0.00>
ST_753 : Operation 3334 [1/1] (0.00ns)   --->   "br label %43" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3334 'br' <Predicate = (!icmp_ln25_41)> <Delay = 0.00>

State 754 <SV = 186> <Delay = 8.75>
ST_754 : Operation 3335 [5/5] (8.75ns)   --->   "%p_wr_resp237 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_125)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3335 'writeresp' 'p_wr_resp237' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_754 : Operation 3336 [1/1] (0.00ns)   --->   "%tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3336 'specregionbegin' 'tmp_82' <Predicate = true> <Delay = 0.00>

State 755 <SV = 187> <Delay = 8.75>
ST_755 : Operation 3337 [4/5] (8.75ns)   --->   "%p_wr_resp237 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_125)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3337 'writeresp' 'p_wr_resp237' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 756 <SV = 188> <Delay = 8.75>
ST_756 : Operation 3338 [3/5] (8.75ns)   --->   "%p_wr_resp237 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_125)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3338 'writeresp' 'p_wr_resp237' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 757 <SV = 189> <Delay = 8.75>
ST_757 : Operation 3339 [2/5] (8.75ns)   --->   "%p_wr_resp237 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_125)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3339 'writeresp' 'p_wr_resp237' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 758 <SV = 190> <Delay = 8.75>
ST_758 : Operation 3340 [1/5] (8.75ns)   --->   "%p_wr_resp237 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_125)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3340 'writeresp' 'p_wr_resp237' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_758 : Operation 3341 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_80) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 3341 'specregionend' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_758 : Operation 3342 [1/1] (0.00ns)   --->   "%or_ln22_41 = or i11 %empty_10, 42" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3342 'or' 'or_ln22_41' <Predicate = true> <Delay = 0.00>
ST_758 : Operation 3343 [1/1] (1.76ns)   --->   "br label %44" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3343 'br' <Predicate = true> <Delay = 1.76>

State 759 <SV = 191> <Delay = 2.96>
ST_759 : Operation 3344 [1/1] (0.00ns)   --->   "%j_0_42 = phi i12 [ 0, %i_cycle41 ], [ %add_ln25_42, %j_cycle42 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3344 'phi' 'j_0_42' <Predicate = true> <Delay = 0.00>
ST_759 : Operation 3345 [1/1] (1.99ns)   --->   "%icmp_ln25_42 = icmp eq i12 %j_0_42, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3345 'icmp' 'icmp_ln25_42' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 3346 [1/1] (0.00ns)   --->   "%empty_136 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 3346 'speclooptripcount' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_759 : Operation 3347 [1/1] (1.54ns)   --->   "%add_ln25_42 = add i12 %j_0_42, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3347 'add' 'add_ln25_42' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 3348 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_42, label %i_cycle42, label %j_cycle42" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3348 'br' <Predicate = true> <Delay = 0.00>
ST_759 : Operation 3349 [1/1] (0.00ns)   --->   "%tmp_194 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_41, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3349 'partselect' 'tmp_194' <Predicate = (!icmp_ln25_42)> <Delay = 0.00>
ST_759 : Operation 3350 [1/1] (0.00ns)   --->   "%tmp_195 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_194, i12 %j_0_42)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3350 'bitconcatenate' 'tmp_195' <Predicate = (!icmp_ln25_42)> <Delay = 0.00>
ST_759 : Operation 3351 [1/1] (0.00ns)   --->   "%zext_ln27_127 = zext i22 %tmp_195 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3351 'zext' 'zext_ln27_127' <Predicate = (!icmp_ln25_42)> <Delay = 0.00>
ST_759 : Operation 3352 [1/1] (2.49ns)   --->   "%add_ln27_63 = add i31 %zext_ln27_127, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3352 'add' 'add_ln27_63' <Predicate = (!icmp_ln25_42)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 760 <SV = 192> <Delay = 8.75>
ST_760 : Operation 3353 [1/1] (0.00ns)   --->   "%zext_ln27_128 = zext i31 %add_ln27_63 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3353 'zext' 'zext_ln27_128' <Predicate = (!icmp_ln25_42)> <Delay = 0.00>
ST_760 : Operation 3354 [1/1] (0.00ns)   --->   "%gmem_addr_126 = getelementptr i32* %gmem, i64 %zext_ln27_128" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3354 'getelementptr' 'gmem_addr_126' <Predicate = (!icmp_ln25_42)> <Delay = 0.00>
ST_760 : Operation 3355 [1/1] (2.49ns)   --->   "%add_ln28_42 = add i31 %zext_ln27_127, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3355 'add' 'add_ln28_42' <Predicate = (!icmp_ln25_42)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 3356 [7/7] (8.75ns)   --->   "%gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_126, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3356 'readreq' 'gmem_load_84_req' <Predicate = (!icmp_ln25_42)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 761 <SV = 193> <Delay = 8.75>
ST_761 : Operation 3357 [1/1] (0.00ns)   --->   "%zext_ln28_42 = zext i31 %add_ln28_42 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3357 'zext' 'zext_ln28_42' <Predicate = (!icmp_ln25_42)> <Delay = 0.00>
ST_761 : Operation 3358 [1/1] (0.00ns)   --->   "%gmem_addr_127 = getelementptr i32* %gmem, i64 %zext_ln28_42" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3358 'getelementptr' 'gmem_addr_127' <Predicate = (!icmp_ln25_42)> <Delay = 0.00>
ST_761 : Operation 3359 [6/7] (8.75ns)   --->   "%gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_126, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3359 'readreq' 'gmem_load_84_req' <Predicate = (!icmp_ln25_42)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_761 : Operation 3360 [7/7] (8.75ns)   --->   "%gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_127, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3360 'readreq' 'gmem_load_85_req' <Predicate = (!icmp_ln25_42)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 762 <SV = 194> <Delay = 8.75>
ST_762 : Operation 3361 [5/7] (8.75ns)   --->   "%gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_126, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3361 'readreq' 'gmem_load_84_req' <Predicate = (!icmp_ln25_42)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_762 : Operation 3362 [6/7] (8.75ns)   --->   "%gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_127, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3362 'readreq' 'gmem_load_85_req' <Predicate = (!icmp_ln25_42)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 763 <SV = 195> <Delay = 8.75>
ST_763 : Operation 3363 [4/7] (8.75ns)   --->   "%gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_126, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3363 'readreq' 'gmem_load_84_req' <Predicate = (!icmp_ln25_42)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_763 : Operation 3364 [5/7] (8.75ns)   --->   "%gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_127, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3364 'readreq' 'gmem_load_85_req' <Predicate = (!icmp_ln25_42)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 764 <SV = 196> <Delay = 8.75>
ST_764 : Operation 3365 [3/7] (8.75ns)   --->   "%gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_126, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3365 'readreq' 'gmem_load_84_req' <Predicate = (!icmp_ln25_42)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_764 : Operation 3366 [4/7] (8.75ns)   --->   "%gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_127, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3366 'readreq' 'gmem_load_85_req' <Predicate = (!icmp_ln25_42)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 765 <SV = 197> <Delay = 8.75>
ST_765 : Operation 3367 [2/7] (8.75ns)   --->   "%gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_126, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3367 'readreq' 'gmem_load_84_req' <Predicate = (!icmp_ln25_42)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_765 : Operation 3368 [3/7] (8.75ns)   --->   "%gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_127, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3368 'readreq' 'gmem_load_85_req' <Predicate = (!icmp_ln25_42)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 766 <SV = 198> <Delay = 8.75>
ST_766 : Operation 3369 [1/7] (8.75ns)   --->   "%gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_126, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3369 'readreq' 'gmem_load_84_req' <Predicate = (!icmp_ln25_42)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_766 : Operation 3370 [2/7] (8.75ns)   --->   "%gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_127, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3370 'readreq' 'gmem_load_85_req' <Predicate = (!icmp_ln25_42)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 767 <SV = 199> <Delay = 8.75>
ST_767 : Operation 3371 [1/1] (8.75ns)   --->   "%gmem_addr_126_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_126)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3371 'read' 'gmem_addr_126_read' <Predicate = (!icmp_ln25_42)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_767 : Operation 3372 [1/7] (8.75ns)   --->   "%gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_127, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3372 'readreq' 'gmem_load_85_req' <Predicate = (!icmp_ln25_42)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 768 <SV = 200> <Delay = 8.75>
ST_768 : Operation 3373 [1/1] (2.49ns)   --->   "%add_ln32_42 = add i31 %zext_ln27_127, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3373 'add' 'add_ln32_42' <Predicate = (!icmp_ln25_42)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 3374 [1/1] (8.75ns)   --->   "%gmem_addr_127_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_127)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3374 'read' 'gmem_addr_127_read' <Predicate = (!icmp_ln25_42)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 769 <SV = 201> <Delay = 8.75>
ST_769 : Operation 3375 [1/1] (0.00ns)   --->   "%zext_ln32_43 = zext i31 %add_ln32_42 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3375 'zext' 'zext_ln32_43' <Predicate = (!icmp_ln25_42)> <Delay = 0.00>
ST_769 : Operation 3376 [1/1] (0.00ns)   --->   "%gmem_addr_128 = getelementptr i32* %gmem, i64 %zext_ln32_43" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3376 'getelementptr' 'gmem_addr_128' <Predicate = (!icmp_ln25_42)> <Delay = 0.00>
ST_769 : Operation 3377 [1/1] (8.51ns)   --->   "%mul_ln30_42 = mul nsw i32 %gmem_addr_126_read, %gmem_addr_127_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 3377 'mul' 'mul_ln30_42' <Predicate = (!icmp_ln25_42)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 3378 [1/1] (8.75ns)   --->   "%gmem_addr_128_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_128, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3378 'writereq' 'gmem_addr_128_req' <Predicate = (!icmp_ln25_42)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 770 <SV = 202> <Delay = 8.75>
ST_770 : Operation 3379 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_128, i32 %mul_ln30_42, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3379 'write' <Predicate = (!icmp_ln25_42)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 771 <SV = 203> <Delay = 8.75>
ST_771 : Operation 3380 [5/5] (8.75ns)   --->   "%gmem_addr_128_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_128)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3380 'writeresp' 'gmem_addr_128_resp' <Predicate = (!icmp_ln25_42)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 772 <SV = 204> <Delay = 8.75>
ST_772 : Operation 3381 [4/5] (8.75ns)   --->   "%gmem_addr_128_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_128)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3381 'writeresp' 'gmem_addr_128_resp' <Predicate = (!icmp_ln25_42)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 773 <SV = 205> <Delay = 8.75>
ST_773 : Operation 3382 [3/5] (8.75ns)   --->   "%gmem_addr_128_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_128)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3382 'writeresp' 'gmem_addr_128_resp' <Predicate = (!icmp_ln25_42)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 774 <SV = 206> <Delay = 8.75>
ST_774 : Operation 3383 [2/5] (8.75ns)   --->   "%gmem_addr_128_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_128)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3383 'writeresp' 'gmem_addr_128_resp' <Predicate = (!icmp_ln25_42)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 775 <SV = 207> <Delay = 8.75>
ST_775 : Operation 3384 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3384 'specloopname' <Predicate = (!icmp_ln25_42)> <Delay = 0.00>
ST_775 : Operation 3385 [1/1] (0.00ns)   --->   "%tmp_85 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3385 'specregionbegin' 'tmp_85' <Predicate = (!icmp_ln25_42)> <Delay = 0.00>
ST_775 : Operation 3386 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 3386 'specpipeline' <Predicate = (!icmp_ln25_42)> <Delay = 0.00>
ST_775 : Operation 3387 [1/5] (8.75ns)   --->   "%gmem_addr_128_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_128)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3387 'writeresp' 'gmem_addr_128_resp' <Predicate = (!icmp_ln25_42)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_775 : Operation 3388 [1/1] (0.00ns)   --->   "%empty_137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_85) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 3388 'specregionend' 'empty_137' <Predicate = (!icmp_ln25_42)> <Delay = 0.00>
ST_775 : Operation 3389 [1/1] (0.00ns)   --->   "br label %44" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3389 'br' <Predicate = (!icmp_ln25_42)> <Delay = 0.00>

State 776 <SV = 192> <Delay = 2.49>
ST_776 : Operation 3390 [1/1] (0.00ns)   --->   "%or_ln22_42 = or i11 %empty_10, 43" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3390 'or' 'or_ln22_42' <Predicate = true> <Delay = 0.00>
ST_776 : Operation 3391 [1/1] (0.00ns)   --->   "%tmp_84 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3391 'specregionbegin' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_776 : Operation 3392 [1/1] (0.00ns)   --->   "%tmp_193 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_42, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3392 'bitconcatenate' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_776 : Operation 3393 [1/1] (0.00ns)   --->   "%zext_ln27_126 = zext i22 %tmp_193 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3393 'zext' 'zext_ln27_126' <Predicate = true> <Delay = 0.00>
ST_776 : Operation 3394 [1/1] (2.49ns)   --->   "%add_ln32_43 = add i31 %zext_ln27_126, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3394 'add' 'add_ln32_43' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 777 <SV = 193> <Delay = 8.75>
ST_777 : Operation 3395 [1/1] (0.00ns)   --->   "%empty_135 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_82) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 3395 'specregionend' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_777 : Operation 3396 [1/1] (0.00ns)   --->   "%zext_ln25_21 = zext i22 %tmp_193 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3396 'zext' 'zext_ln25_21' <Predicate = true> <Delay = 0.00>
ST_777 : Operation 3397 [1/1] (0.00ns)   --->   "%zext_ln32_42 = zext i31 %add_ln32_43 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3397 'zext' 'zext_ln32_42' <Predicate = true> <Delay = 0.00>
ST_777 : Operation 3398 [1/1] (0.00ns)   --->   "%gmem_addr_131 = getelementptr i32* %gmem, i64 %zext_ln32_42" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3398 'getelementptr' 'gmem_addr_131' <Predicate = true> <Delay = 0.00>
ST_777 : Operation 3399 [1/1] (8.75ns)   --->   "%p_wr_req238 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_131, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3399 'writereq' 'p_wr_req238' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_777 : Operation 3400 [1/1] (1.76ns)   --->   "br label %45" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3400 'br' <Predicate = true> <Delay = 1.76>

State 778 <SV = 194> <Delay = 4.74>
ST_778 : Operation 3401 [1/1] (0.00ns)   --->   "%j_0_43 = phi i12 [ 0, %i_cycle42 ], [ %add_ln25_43, %j_cycle43 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3401 'phi' 'j_0_43' <Predicate = true> <Delay = 0.00>
ST_778 : Operation 3402 [1/1] (1.99ns)   --->   "%icmp_ln25_43 = icmp eq i12 %j_0_43, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3402 'icmp' 'icmp_ln25_43' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 3403 [1/1] (0.00ns)   --->   "%empty_139 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 3403 'speclooptripcount' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_778 : Operation 3404 [1/1] (1.54ns)   --->   "%add_ln25_43 = add i12 %j_0_43, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3404 'add' 'add_ln25_43' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 3405 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_43, label %i_cycle43, label %j_cycle43" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3405 'br' <Predicate = true> <Delay = 0.00>
ST_778 : Operation 3406 [1/1] (0.00ns)   --->   "%zext_ln27_129 = zext i12 %j_0_43 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3406 'zext' 'zext_ln27_129' <Predicate = (!icmp_ln25_43)> <Delay = 0.00>
ST_778 : Operation 3407 [1/1] (2.25ns)   --->   "%add_ln27_64 = add i23 %zext_ln25_21, %zext_ln27_129" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3407 'add' 'add_ln27_64' <Predicate = (!icmp_ln25_43)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 3408 [1/1] (0.00ns)   --->   "%zext_ln27_130 = zext i23 %add_ln27_64 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3408 'zext' 'zext_ln27_130' <Predicate = (!icmp_ln25_43)> <Delay = 0.00>
ST_778 : Operation 3409 [1/1] (2.49ns)   --->   "%add_ln27_65 = add i31 %zext_ln27_130, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3409 'add' 'add_ln27_65' <Predicate = (!icmp_ln25_43)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 779 <SV = 195> <Delay = 8.75>
ST_779 : Operation 3410 [1/1] (0.00ns)   --->   "%zext_ln27_131 = zext i31 %add_ln27_65 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3410 'zext' 'zext_ln27_131' <Predicate = (!icmp_ln25_43)> <Delay = 0.00>
ST_779 : Operation 3411 [1/1] (0.00ns)   --->   "%gmem_addr_129 = getelementptr i32* %gmem, i64 %zext_ln27_131" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3411 'getelementptr' 'gmem_addr_129' <Predicate = (!icmp_ln25_43)> <Delay = 0.00>
ST_779 : Operation 3412 [1/1] (2.49ns)   --->   "%add_ln28_43 = add i31 %zext_ln27_130, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3412 'add' 'add_ln28_43' <Predicate = (!icmp_ln25_43)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 3413 [7/7] (8.75ns)   --->   "%gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_129, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3413 'readreq' 'gmem_load_86_req' <Predicate = (!icmp_ln25_43)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 780 <SV = 196> <Delay = 8.75>
ST_780 : Operation 3414 [1/1] (0.00ns)   --->   "%zext_ln28_43 = zext i31 %add_ln28_43 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3414 'zext' 'zext_ln28_43' <Predicate = (!icmp_ln25_43)> <Delay = 0.00>
ST_780 : Operation 3415 [1/1] (0.00ns)   --->   "%gmem_addr_130 = getelementptr i32* %gmem, i64 %zext_ln28_43" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3415 'getelementptr' 'gmem_addr_130' <Predicate = (!icmp_ln25_43)> <Delay = 0.00>
ST_780 : Operation 3416 [6/7] (8.75ns)   --->   "%gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_129, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3416 'readreq' 'gmem_load_86_req' <Predicate = (!icmp_ln25_43)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_780 : Operation 3417 [7/7] (8.75ns)   --->   "%gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_130, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3417 'readreq' 'gmem_load_87_req' <Predicate = (!icmp_ln25_43)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 781 <SV = 197> <Delay = 8.75>
ST_781 : Operation 3418 [5/7] (8.75ns)   --->   "%gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_129, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3418 'readreq' 'gmem_load_86_req' <Predicate = (!icmp_ln25_43)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_781 : Operation 3419 [6/7] (8.75ns)   --->   "%gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_130, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3419 'readreq' 'gmem_load_87_req' <Predicate = (!icmp_ln25_43)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 782 <SV = 198> <Delay = 8.75>
ST_782 : Operation 3420 [4/7] (8.75ns)   --->   "%gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_129, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3420 'readreq' 'gmem_load_86_req' <Predicate = (!icmp_ln25_43)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_782 : Operation 3421 [5/7] (8.75ns)   --->   "%gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_130, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3421 'readreq' 'gmem_load_87_req' <Predicate = (!icmp_ln25_43)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 783 <SV = 199> <Delay = 8.75>
ST_783 : Operation 3422 [3/7] (8.75ns)   --->   "%gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_129, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3422 'readreq' 'gmem_load_86_req' <Predicate = (!icmp_ln25_43)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_783 : Operation 3423 [4/7] (8.75ns)   --->   "%gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_130, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3423 'readreq' 'gmem_load_87_req' <Predicate = (!icmp_ln25_43)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 784 <SV = 200> <Delay = 8.75>
ST_784 : Operation 3424 [2/7] (8.75ns)   --->   "%gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_129, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3424 'readreq' 'gmem_load_86_req' <Predicate = (!icmp_ln25_43)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_784 : Operation 3425 [3/7] (8.75ns)   --->   "%gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_130, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3425 'readreq' 'gmem_load_87_req' <Predicate = (!icmp_ln25_43)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 785 <SV = 201> <Delay = 8.75>
ST_785 : Operation 3426 [1/7] (8.75ns)   --->   "%gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_129, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3426 'readreq' 'gmem_load_86_req' <Predicate = (!icmp_ln25_43)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_785 : Operation 3427 [2/7] (8.75ns)   --->   "%gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_130, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3427 'readreq' 'gmem_load_87_req' <Predicate = (!icmp_ln25_43)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 786 <SV = 202> <Delay = 8.75>
ST_786 : Operation 3428 [1/1] (8.75ns)   --->   "%gmem_addr_129_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_129)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3428 'read' 'gmem_addr_129_read' <Predicate = (!icmp_ln25_43)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_786 : Operation 3429 [1/7] (8.75ns)   --->   "%gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_130, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3429 'readreq' 'gmem_load_87_req' <Predicate = (!icmp_ln25_43)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 787 <SV = 203> <Delay = 8.75>
ST_787 : Operation 3430 [1/1] (8.75ns)   --->   "%gmem_addr_130_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_130)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3430 'read' 'gmem_addr_130_read' <Predicate = (!icmp_ln25_43)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 788 <SV = 204> <Delay = 8.51>
ST_788 : Operation 3431 [1/1] (8.51ns)   --->   "%mul_ln30_43 = mul nsw i32 %gmem_addr_130_read, %gmem_addr_129_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 3431 'mul' 'mul_ln30_43' <Predicate = (!icmp_ln25_43)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 789 <SV = 205> <Delay = 8.75>
ST_789 : Operation 3432 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3432 'specloopname' <Predicate = (!icmp_ln25_43)> <Delay = 0.00>
ST_789 : Operation 3433 [1/1] (0.00ns)   --->   "%tmp_87 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3433 'specregionbegin' 'tmp_87' <Predicate = (!icmp_ln25_43)> <Delay = 0.00>
ST_789 : Operation 3434 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 3434 'specpipeline' <Predicate = (!icmp_ln25_43)> <Delay = 0.00>
ST_789 : Operation 3435 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_131, i32 %mul_ln30_43, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3435 'write' <Predicate = (!icmp_ln25_43)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_789 : Operation 3436 [1/1] (0.00ns)   --->   "%empty_140 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_87) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 3436 'specregionend' 'empty_140' <Predicate = (!icmp_ln25_43)> <Delay = 0.00>
ST_789 : Operation 3437 [1/1] (0.00ns)   --->   "br label %45" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3437 'br' <Predicate = (!icmp_ln25_43)> <Delay = 0.00>

State 790 <SV = 195> <Delay = 8.75>
ST_790 : Operation 3438 [5/5] (8.75ns)   --->   "%p_wr_resp239 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_131)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3438 'writeresp' 'p_wr_resp239' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_790 : Operation 3439 [1/1] (0.00ns)   --->   "%tmp_86 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3439 'specregionbegin' 'tmp_86' <Predicate = true> <Delay = 0.00>

State 791 <SV = 196> <Delay = 8.75>
ST_791 : Operation 3440 [4/5] (8.75ns)   --->   "%p_wr_resp239 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_131)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3440 'writeresp' 'p_wr_resp239' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 792 <SV = 197> <Delay = 8.75>
ST_792 : Operation 3441 [3/5] (8.75ns)   --->   "%p_wr_resp239 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_131)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3441 'writeresp' 'p_wr_resp239' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 793 <SV = 198> <Delay = 8.75>
ST_793 : Operation 3442 [2/5] (8.75ns)   --->   "%p_wr_resp239 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_131)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3442 'writeresp' 'p_wr_resp239' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 794 <SV = 199> <Delay = 8.75>
ST_794 : Operation 3443 [1/5] (8.75ns)   --->   "%p_wr_resp239 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_131)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3443 'writeresp' 'p_wr_resp239' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_794 : Operation 3444 [1/1] (0.00ns)   --->   "%empty_138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_84) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 3444 'specregionend' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_794 : Operation 3445 [1/1] (0.00ns)   --->   "%or_ln22_43 = or i11 %empty_10, 44" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3445 'or' 'or_ln22_43' <Predicate = true> <Delay = 0.00>
ST_794 : Operation 3446 [1/1] (1.76ns)   --->   "br label %46" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3446 'br' <Predicate = true> <Delay = 1.76>

State 795 <SV = 200> <Delay = 2.96>
ST_795 : Operation 3447 [1/1] (0.00ns)   --->   "%j_0_44 = phi i12 [ 0, %i_cycle43 ], [ %add_ln25_44, %j_cycle44 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3447 'phi' 'j_0_44' <Predicate = true> <Delay = 0.00>
ST_795 : Operation 3448 [1/1] (1.99ns)   --->   "%icmp_ln25_44 = icmp eq i12 %j_0_44, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3448 'icmp' 'icmp_ln25_44' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 3449 [1/1] (0.00ns)   --->   "%empty_142 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 3449 'speclooptripcount' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_795 : Operation 3450 [1/1] (1.54ns)   --->   "%add_ln25_44 = add i12 %j_0_44, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3450 'add' 'add_ln25_44' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 3451 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_44, label %i_cycle44, label %j_cycle44" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3451 'br' <Predicate = true> <Delay = 0.00>
ST_795 : Operation 3452 [1/1] (0.00ns)   --->   "%tmp_197 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_43, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3452 'partselect' 'tmp_197' <Predicate = (!icmp_ln25_44)> <Delay = 0.00>
ST_795 : Operation 3453 [1/1] (0.00ns)   --->   "%tmp_198 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_197, i12 %j_0_44)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3453 'bitconcatenate' 'tmp_198' <Predicate = (!icmp_ln25_44)> <Delay = 0.00>
ST_795 : Operation 3454 [1/1] (0.00ns)   --->   "%zext_ln27_133 = zext i22 %tmp_198 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3454 'zext' 'zext_ln27_133' <Predicate = (!icmp_ln25_44)> <Delay = 0.00>
ST_795 : Operation 3455 [1/1] (2.49ns)   --->   "%add_ln27_66 = add i31 %zext_ln27_133, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3455 'add' 'add_ln27_66' <Predicate = (!icmp_ln25_44)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 796 <SV = 201> <Delay = 8.75>
ST_796 : Operation 3456 [1/1] (0.00ns)   --->   "%zext_ln27_134 = zext i31 %add_ln27_66 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3456 'zext' 'zext_ln27_134' <Predicate = (!icmp_ln25_44)> <Delay = 0.00>
ST_796 : Operation 3457 [1/1] (0.00ns)   --->   "%gmem_addr_132 = getelementptr i32* %gmem, i64 %zext_ln27_134" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3457 'getelementptr' 'gmem_addr_132' <Predicate = (!icmp_ln25_44)> <Delay = 0.00>
ST_796 : Operation 3458 [1/1] (2.49ns)   --->   "%add_ln28_44 = add i31 %zext_ln27_133, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3458 'add' 'add_ln28_44' <Predicate = (!icmp_ln25_44)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 3459 [7/7] (8.75ns)   --->   "%gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_132, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3459 'readreq' 'gmem_load_88_req' <Predicate = (!icmp_ln25_44)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 797 <SV = 202> <Delay = 8.75>
ST_797 : Operation 3460 [1/1] (0.00ns)   --->   "%zext_ln28_44 = zext i31 %add_ln28_44 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3460 'zext' 'zext_ln28_44' <Predicate = (!icmp_ln25_44)> <Delay = 0.00>
ST_797 : Operation 3461 [1/1] (0.00ns)   --->   "%gmem_addr_133 = getelementptr i32* %gmem, i64 %zext_ln28_44" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3461 'getelementptr' 'gmem_addr_133' <Predicate = (!icmp_ln25_44)> <Delay = 0.00>
ST_797 : Operation 3462 [6/7] (8.75ns)   --->   "%gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_132, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3462 'readreq' 'gmem_load_88_req' <Predicate = (!icmp_ln25_44)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_797 : Operation 3463 [7/7] (8.75ns)   --->   "%gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_133, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3463 'readreq' 'gmem_load_89_req' <Predicate = (!icmp_ln25_44)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 798 <SV = 203> <Delay = 8.75>
ST_798 : Operation 3464 [5/7] (8.75ns)   --->   "%gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_132, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3464 'readreq' 'gmem_load_88_req' <Predicate = (!icmp_ln25_44)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_798 : Operation 3465 [6/7] (8.75ns)   --->   "%gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_133, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3465 'readreq' 'gmem_load_89_req' <Predicate = (!icmp_ln25_44)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 799 <SV = 204> <Delay = 8.75>
ST_799 : Operation 3466 [4/7] (8.75ns)   --->   "%gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_132, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3466 'readreq' 'gmem_load_88_req' <Predicate = (!icmp_ln25_44)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_799 : Operation 3467 [5/7] (8.75ns)   --->   "%gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_133, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3467 'readreq' 'gmem_load_89_req' <Predicate = (!icmp_ln25_44)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 800 <SV = 205> <Delay = 8.75>
ST_800 : Operation 3468 [3/7] (8.75ns)   --->   "%gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_132, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3468 'readreq' 'gmem_load_88_req' <Predicate = (!icmp_ln25_44)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_800 : Operation 3469 [4/7] (8.75ns)   --->   "%gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_133, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3469 'readreq' 'gmem_load_89_req' <Predicate = (!icmp_ln25_44)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 801 <SV = 206> <Delay = 8.75>
ST_801 : Operation 3470 [2/7] (8.75ns)   --->   "%gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_132, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3470 'readreq' 'gmem_load_88_req' <Predicate = (!icmp_ln25_44)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_801 : Operation 3471 [3/7] (8.75ns)   --->   "%gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_133, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3471 'readreq' 'gmem_load_89_req' <Predicate = (!icmp_ln25_44)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 802 <SV = 207> <Delay = 8.75>
ST_802 : Operation 3472 [1/7] (8.75ns)   --->   "%gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_132, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3472 'readreq' 'gmem_load_88_req' <Predicate = (!icmp_ln25_44)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_802 : Operation 3473 [2/7] (8.75ns)   --->   "%gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_133, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3473 'readreq' 'gmem_load_89_req' <Predicate = (!icmp_ln25_44)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 803 <SV = 208> <Delay = 8.75>
ST_803 : Operation 3474 [1/1] (8.75ns)   --->   "%gmem_addr_132_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_132)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3474 'read' 'gmem_addr_132_read' <Predicate = (!icmp_ln25_44)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_803 : Operation 3475 [1/7] (8.75ns)   --->   "%gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_133, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3475 'readreq' 'gmem_load_89_req' <Predicate = (!icmp_ln25_44)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 804 <SV = 209> <Delay = 8.75>
ST_804 : Operation 3476 [1/1] (2.49ns)   --->   "%add_ln32_44 = add i31 %zext_ln27_133, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3476 'add' 'add_ln32_44' <Predicate = (!icmp_ln25_44)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 3477 [1/1] (8.75ns)   --->   "%gmem_addr_133_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_133)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3477 'read' 'gmem_addr_133_read' <Predicate = (!icmp_ln25_44)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 805 <SV = 210> <Delay = 8.75>
ST_805 : Operation 3478 [1/1] (0.00ns)   --->   "%zext_ln32_45 = zext i31 %add_ln32_44 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3478 'zext' 'zext_ln32_45' <Predicate = (!icmp_ln25_44)> <Delay = 0.00>
ST_805 : Operation 3479 [1/1] (0.00ns)   --->   "%gmem_addr_134 = getelementptr i32* %gmem, i64 %zext_ln32_45" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3479 'getelementptr' 'gmem_addr_134' <Predicate = (!icmp_ln25_44)> <Delay = 0.00>
ST_805 : Operation 3480 [1/1] (8.51ns)   --->   "%mul_ln30_44 = mul nsw i32 %gmem_addr_132_read, %gmem_addr_133_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 3480 'mul' 'mul_ln30_44' <Predicate = (!icmp_ln25_44)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 3481 [1/1] (8.75ns)   --->   "%gmem_addr_134_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_134, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3481 'writereq' 'gmem_addr_134_req' <Predicate = (!icmp_ln25_44)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 806 <SV = 211> <Delay = 8.75>
ST_806 : Operation 3482 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_134, i32 %mul_ln30_44, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3482 'write' <Predicate = (!icmp_ln25_44)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 807 <SV = 212> <Delay = 8.75>
ST_807 : Operation 3483 [5/5] (8.75ns)   --->   "%gmem_addr_134_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_134)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3483 'writeresp' 'gmem_addr_134_resp' <Predicate = (!icmp_ln25_44)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 808 <SV = 213> <Delay = 8.75>
ST_808 : Operation 3484 [4/5] (8.75ns)   --->   "%gmem_addr_134_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_134)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3484 'writeresp' 'gmem_addr_134_resp' <Predicate = (!icmp_ln25_44)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 809 <SV = 214> <Delay = 8.75>
ST_809 : Operation 3485 [3/5] (8.75ns)   --->   "%gmem_addr_134_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_134)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3485 'writeresp' 'gmem_addr_134_resp' <Predicate = (!icmp_ln25_44)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 810 <SV = 215> <Delay = 8.75>
ST_810 : Operation 3486 [2/5] (8.75ns)   --->   "%gmem_addr_134_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_134)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3486 'writeresp' 'gmem_addr_134_resp' <Predicate = (!icmp_ln25_44)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 811 <SV = 216> <Delay = 8.75>
ST_811 : Operation 3487 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3487 'specloopname' <Predicate = (!icmp_ln25_44)> <Delay = 0.00>
ST_811 : Operation 3488 [1/1] (0.00ns)   --->   "%tmp_89 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3488 'specregionbegin' 'tmp_89' <Predicate = (!icmp_ln25_44)> <Delay = 0.00>
ST_811 : Operation 3489 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 3489 'specpipeline' <Predicate = (!icmp_ln25_44)> <Delay = 0.00>
ST_811 : Operation 3490 [1/5] (8.75ns)   --->   "%gmem_addr_134_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_134)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3490 'writeresp' 'gmem_addr_134_resp' <Predicate = (!icmp_ln25_44)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_811 : Operation 3491 [1/1] (0.00ns)   --->   "%empty_143 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_89) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 3491 'specregionend' 'empty_143' <Predicate = (!icmp_ln25_44)> <Delay = 0.00>
ST_811 : Operation 3492 [1/1] (0.00ns)   --->   "br label %46" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3492 'br' <Predicate = (!icmp_ln25_44)> <Delay = 0.00>

State 812 <SV = 201> <Delay = 2.49>
ST_812 : Operation 3493 [1/1] (0.00ns)   --->   "%or_ln22_44 = or i11 %empty_10, 45" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3493 'or' 'or_ln22_44' <Predicate = true> <Delay = 0.00>
ST_812 : Operation 3494 [1/1] (0.00ns)   --->   "%tmp_88 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3494 'specregionbegin' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_812 : Operation 3495 [1/1] (0.00ns)   --->   "%tmp_196 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_44, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3495 'bitconcatenate' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_812 : Operation 3496 [1/1] (0.00ns)   --->   "%zext_ln27_132 = zext i22 %tmp_196 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3496 'zext' 'zext_ln27_132' <Predicate = true> <Delay = 0.00>
ST_812 : Operation 3497 [1/1] (2.49ns)   --->   "%add_ln32_45 = add i31 %zext_ln27_132, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3497 'add' 'add_ln32_45' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 813 <SV = 202> <Delay = 8.75>
ST_813 : Operation 3498 [1/1] (0.00ns)   --->   "%empty_141 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_86) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 3498 'specregionend' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_813 : Operation 3499 [1/1] (0.00ns)   --->   "%zext_ln25_22 = zext i22 %tmp_196 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3499 'zext' 'zext_ln25_22' <Predicate = true> <Delay = 0.00>
ST_813 : Operation 3500 [1/1] (0.00ns)   --->   "%zext_ln32_44 = zext i31 %add_ln32_45 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3500 'zext' 'zext_ln32_44' <Predicate = true> <Delay = 0.00>
ST_813 : Operation 3501 [1/1] (0.00ns)   --->   "%gmem_addr_137 = getelementptr i32* %gmem, i64 %zext_ln32_44" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3501 'getelementptr' 'gmem_addr_137' <Predicate = true> <Delay = 0.00>
ST_813 : Operation 3502 [1/1] (8.75ns)   --->   "%p_wr_req240 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_137, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3502 'writereq' 'p_wr_req240' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_813 : Operation 3503 [1/1] (1.76ns)   --->   "br label %47" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3503 'br' <Predicate = true> <Delay = 1.76>

State 814 <SV = 203> <Delay = 4.74>
ST_814 : Operation 3504 [1/1] (0.00ns)   --->   "%j_0_45 = phi i12 [ 0, %i_cycle44 ], [ %add_ln25_45, %j_cycle45 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3504 'phi' 'j_0_45' <Predicate = true> <Delay = 0.00>
ST_814 : Operation 3505 [1/1] (1.99ns)   --->   "%icmp_ln25_45 = icmp eq i12 %j_0_45, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3505 'icmp' 'icmp_ln25_45' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 3506 [1/1] (0.00ns)   --->   "%empty_145 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 3506 'speclooptripcount' 'empty_145' <Predicate = true> <Delay = 0.00>
ST_814 : Operation 3507 [1/1] (1.54ns)   --->   "%add_ln25_45 = add i12 %j_0_45, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3507 'add' 'add_ln25_45' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 3508 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_45, label %i_cycle45, label %j_cycle45" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3508 'br' <Predicate = true> <Delay = 0.00>
ST_814 : Operation 3509 [1/1] (0.00ns)   --->   "%zext_ln27_135 = zext i12 %j_0_45 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3509 'zext' 'zext_ln27_135' <Predicate = (!icmp_ln25_45)> <Delay = 0.00>
ST_814 : Operation 3510 [1/1] (2.25ns)   --->   "%add_ln27_67 = add i23 %zext_ln25_22, %zext_ln27_135" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3510 'add' 'add_ln27_67' <Predicate = (!icmp_ln25_45)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 3511 [1/1] (0.00ns)   --->   "%zext_ln27_136 = zext i23 %add_ln27_67 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3511 'zext' 'zext_ln27_136' <Predicate = (!icmp_ln25_45)> <Delay = 0.00>
ST_814 : Operation 3512 [1/1] (2.49ns)   --->   "%add_ln27_68 = add i31 %zext_ln27_136, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3512 'add' 'add_ln27_68' <Predicate = (!icmp_ln25_45)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 815 <SV = 204> <Delay = 8.75>
ST_815 : Operation 3513 [1/1] (0.00ns)   --->   "%zext_ln27_137 = zext i31 %add_ln27_68 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3513 'zext' 'zext_ln27_137' <Predicate = (!icmp_ln25_45)> <Delay = 0.00>
ST_815 : Operation 3514 [1/1] (0.00ns)   --->   "%gmem_addr_135 = getelementptr i32* %gmem, i64 %zext_ln27_137" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3514 'getelementptr' 'gmem_addr_135' <Predicate = (!icmp_ln25_45)> <Delay = 0.00>
ST_815 : Operation 3515 [1/1] (2.49ns)   --->   "%add_ln28_45 = add i31 %zext_ln27_136, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3515 'add' 'add_ln28_45' <Predicate = (!icmp_ln25_45)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 3516 [7/7] (8.75ns)   --->   "%gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_135, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3516 'readreq' 'gmem_load_90_req' <Predicate = (!icmp_ln25_45)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 816 <SV = 205> <Delay = 8.75>
ST_816 : Operation 3517 [1/1] (0.00ns)   --->   "%zext_ln28_45 = zext i31 %add_ln28_45 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3517 'zext' 'zext_ln28_45' <Predicate = (!icmp_ln25_45)> <Delay = 0.00>
ST_816 : Operation 3518 [1/1] (0.00ns)   --->   "%gmem_addr_136 = getelementptr i32* %gmem, i64 %zext_ln28_45" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3518 'getelementptr' 'gmem_addr_136' <Predicate = (!icmp_ln25_45)> <Delay = 0.00>
ST_816 : Operation 3519 [6/7] (8.75ns)   --->   "%gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_135, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3519 'readreq' 'gmem_load_90_req' <Predicate = (!icmp_ln25_45)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_816 : Operation 3520 [7/7] (8.75ns)   --->   "%gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_136, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3520 'readreq' 'gmem_load_91_req' <Predicate = (!icmp_ln25_45)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 817 <SV = 206> <Delay = 8.75>
ST_817 : Operation 3521 [5/7] (8.75ns)   --->   "%gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_135, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3521 'readreq' 'gmem_load_90_req' <Predicate = (!icmp_ln25_45)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_817 : Operation 3522 [6/7] (8.75ns)   --->   "%gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_136, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3522 'readreq' 'gmem_load_91_req' <Predicate = (!icmp_ln25_45)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 818 <SV = 207> <Delay = 8.75>
ST_818 : Operation 3523 [4/7] (8.75ns)   --->   "%gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_135, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3523 'readreq' 'gmem_load_90_req' <Predicate = (!icmp_ln25_45)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_818 : Operation 3524 [5/7] (8.75ns)   --->   "%gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_136, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3524 'readreq' 'gmem_load_91_req' <Predicate = (!icmp_ln25_45)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 819 <SV = 208> <Delay = 8.75>
ST_819 : Operation 3525 [3/7] (8.75ns)   --->   "%gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_135, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3525 'readreq' 'gmem_load_90_req' <Predicate = (!icmp_ln25_45)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_819 : Operation 3526 [4/7] (8.75ns)   --->   "%gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_136, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3526 'readreq' 'gmem_load_91_req' <Predicate = (!icmp_ln25_45)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 820 <SV = 209> <Delay = 8.75>
ST_820 : Operation 3527 [2/7] (8.75ns)   --->   "%gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_135, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3527 'readreq' 'gmem_load_90_req' <Predicate = (!icmp_ln25_45)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_820 : Operation 3528 [3/7] (8.75ns)   --->   "%gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_136, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3528 'readreq' 'gmem_load_91_req' <Predicate = (!icmp_ln25_45)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 821 <SV = 210> <Delay = 8.75>
ST_821 : Operation 3529 [1/7] (8.75ns)   --->   "%gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_135, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3529 'readreq' 'gmem_load_90_req' <Predicate = (!icmp_ln25_45)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_821 : Operation 3530 [2/7] (8.75ns)   --->   "%gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_136, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3530 'readreq' 'gmem_load_91_req' <Predicate = (!icmp_ln25_45)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 822 <SV = 211> <Delay = 8.75>
ST_822 : Operation 3531 [1/1] (8.75ns)   --->   "%gmem_addr_135_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_135)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3531 'read' 'gmem_addr_135_read' <Predicate = (!icmp_ln25_45)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_822 : Operation 3532 [1/7] (8.75ns)   --->   "%gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_136, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3532 'readreq' 'gmem_load_91_req' <Predicate = (!icmp_ln25_45)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 823 <SV = 212> <Delay = 8.75>
ST_823 : Operation 3533 [1/1] (8.75ns)   --->   "%gmem_addr_136_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_136)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3533 'read' 'gmem_addr_136_read' <Predicate = (!icmp_ln25_45)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 824 <SV = 213> <Delay = 8.51>
ST_824 : Operation 3534 [1/1] (8.51ns)   --->   "%mul_ln30_45 = mul nsw i32 %gmem_addr_136_read, %gmem_addr_135_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 3534 'mul' 'mul_ln30_45' <Predicate = (!icmp_ln25_45)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 825 <SV = 214> <Delay = 8.75>
ST_825 : Operation 3535 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3535 'specloopname' <Predicate = (!icmp_ln25_45)> <Delay = 0.00>
ST_825 : Operation 3536 [1/1] (0.00ns)   --->   "%tmp_91 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3536 'specregionbegin' 'tmp_91' <Predicate = (!icmp_ln25_45)> <Delay = 0.00>
ST_825 : Operation 3537 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 3537 'specpipeline' <Predicate = (!icmp_ln25_45)> <Delay = 0.00>
ST_825 : Operation 3538 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_137, i32 %mul_ln30_45, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3538 'write' <Predicate = (!icmp_ln25_45)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_825 : Operation 3539 [1/1] (0.00ns)   --->   "%empty_146 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_91) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 3539 'specregionend' 'empty_146' <Predicate = (!icmp_ln25_45)> <Delay = 0.00>
ST_825 : Operation 3540 [1/1] (0.00ns)   --->   "br label %47" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3540 'br' <Predicate = (!icmp_ln25_45)> <Delay = 0.00>

State 826 <SV = 204> <Delay = 8.75>
ST_826 : Operation 3541 [5/5] (8.75ns)   --->   "%p_wr_resp241 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_137)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3541 'writeresp' 'p_wr_resp241' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_826 : Operation 3542 [1/1] (0.00ns)   --->   "%tmp_90 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3542 'specregionbegin' 'tmp_90' <Predicate = true> <Delay = 0.00>

State 827 <SV = 205> <Delay = 8.75>
ST_827 : Operation 3543 [4/5] (8.75ns)   --->   "%p_wr_resp241 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_137)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3543 'writeresp' 'p_wr_resp241' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 828 <SV = 206> <Delay = 8.75>
ST_828 : Operation 3544 [3/5] (8.75ns)   --->   "%p_wr_resp241 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_137)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3544 'writeresp' 'p_wr_resp241' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 829 <SV = 207> <Delay = 8.75>
ST_829 : Operation 3545 [2/5] (8.75ns)   --->   "%p_wr_resp241 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_137)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3545 'writeresp' 'p_wr_resp241' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 830 <SV = 208> <Delay = 8.75>
ST_830 : Operation 3546 [1/5] (8.75ns)   --->   "%p_wr_resp241 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_137)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3546 'writeresp' 'p_wr_resp241' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_830 : Operation 3547 [1/1] (0.00ns)   --->   "%empty_144 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_88) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 3547 'specregionend' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_830 : Operation 3548 [1/1] (0.00ns)   --->   "%or_ln22_45 = or i11 %empty_10, 46" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3548 'or' 'or_ln22_45' <Predicate = true> <Delay = 0.00>
ST_830 : Operation 3549 [1/1] (1.76ns)   --->   "br label %48" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3549 'br' <Predicate = true> <Delay = 1.76>

State 831 <SV = 209> <Delay = 2.96>
ST_831 : Operation 3550 [1/1] (0.00ns)   --->   "%j_0_46 = phi i12 [ 0, %i_cycle45 ], [ %add_ln25_46, %j_cycle46 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3550 'phi' 'j_0_46' <Predicate = true> <Delay = 0.00>
ST_831 : Operation 3551 [1/1] (1.99ns)   --->   "%icmp_ln25_46 = icmp eq i12 %j_0_46, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3551 'icmp' 'icmp_ln25_46' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 3552 [1/1] (0.00ns)   --->   "%empty_148 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 3552 'speclooptripcount' 'empty_148' <Predicate = true> <Delay = 0.00>
ST_831 : Operation 3553 [1/1] (1.54ns)   --->   "%add_ln25_46 = add i12 %j_0_46, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3553 'add' 'add_ln25_46' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 3554 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_46, label %i_cycle46, label %j_cycle46" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3554 'br' <Predicate = true> <Delay = 0.00>
ST_831 : Operation 3555 [1/1] (0.00ns)   --->   "%tmp_200 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_45, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3555 'partselect' 'tmp_200' <Predicate = (!icmp_ln25_46)> <Delay = 0.00>
ST_831 : Operation 3556 [1/1] (0.00ns)   --->   "%tmp_201 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_200, i12 %j_0_46)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3556 'bitconcatenate' 'tmp_201' <Predicate = (!icmp_ln25_46)> <Delay = 0.00>
ST_831 : Operation 3557 [1/1] (0.00ns)   --->   "%zext_ln27_139 = zext i22 %tmp_201 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3557 'zext' 'zext_ln27_139' <Predicate = (!icmp_ln25_46)> <Delay = 0.00>
ST_831 : Operation 3558 [1/1] (2.49ns)   --->   "%add_ln27_69 = add i31 %zext_ln27_139, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3558 'add' 'add_ln27_69' <Predicate = (!icmp_ln25_46)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 832 <SV = 210> <Delay = 8.75>
ST_832 : Operation 3559 [1/1] (0.00ns)   --->   "%zext_ln27_140 = zext i31 %add_ln27_69 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3559 'zext' 'zext_ln27_140' <Predicate = (!icmp_ln25_46)> <Delay = 0.00>
ST_832 : Operation 3560 [1/1] (0.00ns)   --->   "%gmem_addr_138 = getelementptr i32* %gmem, i64 %zext_ln27_140" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3560 'getelementptr' 'gmem_addr_138' <Predicate = (!icmp_ln25_46)> <Delay = 0.00>
ST_832 : Operation 3561 [1/1] (2.49ns)   --->   "%add_ln28_46 = add i31 %zext_ln27_139, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3561 'add' 'add_ln28_46' <Predicate = (!icmp_ln25_46)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 3562 [7/7] (8.75ns)   --->   "%gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_138, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3562 'readreq' 'gmem_load_92_req' <Predicate = (!icmp_ln25_46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 833 <SV = 211> <Delay = 8.75>
ST_833 : Operation 3563 [1/1] (0.00ns)   --->   "%zext_ln28_46 = zext i31 %add_ln28_46 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3563 'zext' 'zext_ln28_46' <Predicate = (!icmp_ln25_46)> <Delay = 0.00>
ST_833 : Operation 3564 [1/1] (0.00ns)   --->   "%gmem_addr_139 = getelementptr i32* %gmem, i64 %zext_ln28_46" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3564 'getelementptr' 'gmem_addr_139' <Predicate = (!icmp_ln25_46)> <Delay = 0.00>
ST_833 : Operation 3565 [6/7] (8.75ns)   --->   "%gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_138, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3565 'readreq' 'gmem_load_92_req' <Predicate = (!icmp_ln25_46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_833 : Operation 3566 [7/7] (8.75ns)   --->   "%gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_139, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3566 'readreq' 'gmem_load_93_req' <Predicate = (!icmp_ln25_46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 834 <SV = 212> <Delay = 8.75>
ST_834 : Operation 3567 [5/7] (8.75ns)   --->   "%gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_138, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3567 'readreq' 'gmem_load_92_req' <Predicate = (!icmp_ln25_46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_834 : Operation 3568 [6/7] (8.75ns)   --->   "%gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_139, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3568 'readreq' 'gmem_load_93_req' <Predicate = (!icmp_ln25_46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 835 <SV = 213> <Delay = 8.75>
ST_835 : Operation 3569 [4/7] (8.75ns)   --->   "%gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_138, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3569 'readreq' 'gmem_load_92_req' <Predicate = (!icmp_ln25_46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_835 : Operation 3570 [5/7] (8.75ns)   --->   "%gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_139, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3570 'readreq' 'gmem_load_93_req' <Predicate = (!icmp_ln25_46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 836 <SV = 214> <Delay = 8.75>
ST_836 : Operation 3571 [3/7] (8.75ns)   --->   "%gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_138, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3571 'readreq' 'gmem_load_92_req' <Predicate = (!icmp_ln25_46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_836 : Operation 3572 [4/7] (8.75ns)   --->   "%gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_139, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3572 'readreq' 'gmem_load_93_req' <Predicate = (!icmp_ln25_46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 837 <SV = 215> <Delay = 8.75>
ST_837 : Operation 3573 [2/7] (8.75ns)   --->   "%gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_138, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3573 'readreq' 'gmem_load_92_req' <Predicate = (!icmp_ln25_46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_837 : Operation 3574 [3/7] (8.75ns)   --->   "%gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_139, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3574 'readreq' 'gmem_load_93_req' <Predicate = (!icmp_ln25_46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 838 <SV = 216> <Delay = 8.75>
ST_838 : Operation 3575 [1/7] (8.75ns)   --->   "%gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_138, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3575 'readreq' 'gmem_load_92_req' <Predicate = (!icmp_ln25_46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_838 : Operation 3576 [2/7] (8.75ns)   --->   "%gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_139, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3576 'readreq' 'gmem_load_93_req' <Predicate = (!icmp_ln25_46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 839 <SV = 217> <Delay = 8.75>
ST_839 : Operation 3577 [1/1] (8.75ns)   --->   "%gmem_addr_138_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_138)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3577 'read' 'gmem_addr_138_read' <Predicate = (!icmp_ln25_46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_839 : Operation 3578 [1/7] (8.75ns)   --->   "%gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_139, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3578 'readreq' 'gmem_load_93_req' <Predicate = (!icmp_ln25_46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 840 <SV = 218> <Delay = 8.75>
ST_840 : Operation 3579 [1/1] (2.49ns)   --->   "%add_ln32_46 = add i31 %zext_ln27_139, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3579 'add' 'add_ln32_46' <Predicate = (!icmp_ln25_46)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 3580 [1/1] (8.75ns)   --->   "%gmem_addr_139_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_139)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3580 'read' 'gmem_addr_139_read' <Predicate = (!icmp_ln25_46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 841 <SV = 219> <Delay = 8.75>
ST_841 : Operation 3581 [1/1] (0.00ns)   --->   "%zext_ln32_47 = zext i31 %add_ln32_46 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3581 'zext' 'zext_ln32_47' <Predicate = (!icmp_ln25_46)> <Delay = 0.00>
ST_841 : Operation 3582 [1/1] (0.00ns)   --->   "%gmem_addr_140 = getelementptr i32* %gmem, i64 %zext_ln32_47" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3582 'getelementptr' 'gmem_addr_140' <Predicate = (!icmp_ln25_46)> <Delay = 0.00>
ST_841 : Operation 3583 [1/1] (8.51ns)   --->   "%mul_ln30_46 = mul nsw i32 %gmem_addr_138_read, %gmem_addr_139_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 3583 'mul' 'mul_ln30_46' <Predicate = (!icmp_ln25_46)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 3584 [1/1] (8.75ns)   --->   "%gmem_addr_140_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_140, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3584 'writereq' 'gmem_addr_140_req' <Predicate = (!icmp_ln25_46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 842 <SV = 220> <Delay = 8.75>
ST_842 : Operation 3585 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_140, i32 %mul_ln30_46, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3585 'write' <Predicate = (!icmp_ln25_46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 843 <SV = 221> <Delay = 8.75>
ST_843 : Operation 3586 [5/5] (8.75ns)   --->   "%gmem_addr_140_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_140)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3586 'writeresp' 'gmem_addr_140_resp' <Predicate = (!icmp_ln25_46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 844 <SV = 222> <Delay = 8.75>
ST_844 : Operation 3587 [4/5] (8.75ns)   --->   "%gmem_addr_140_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_140)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3587 'writeresp' 'gmem_addr_140_resp' <Predicate = (!icmp_ln25_46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 845 <SV = 223> <Delay = 8.75>
ST_845 : Operation 3588 [3/5] (8.75ns)   --->   "%gmem_addr_140_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_140)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3588 'writeresp' 'gmem_addr_140_resp' <Predicate = (!icmp_ln25_46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 846 <SV = 224> <Delay = 8.75>
ST_846 : Operation 3589 [2/5] (8.75ns)   --->   "%gmem_addr_140_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_140)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3589 'writeresp' 'gmem_addr_140_resp' <Predicate = (!icmp_ln25_46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 847 <SV = 225> <Delay = 8.75>
ST_847 : Operation 3590 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3590 'specloopname' <Predicate = (!icmp_ln25_46)> <Delay = 0.00>
ST_847 : Operation 3591 [1/1] (0.00ns)   --->   "%tmp_93 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3591 'specregionbegin' 'tmp_93' <Predicate = (!icmp_ln25_46)> <Delay = 0.00>
ST_847 : Operation 3592 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 3592 'specpipeline' <Predicate = (!icmp_ln25_46)> <Delay = 0.00>
ST_847 : Operation 3593 [1/5] (8.75ns)   --->   "%gmem_addr_140_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_140)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3593 'writeresp' 'gmem_addr_140_resp' <Predicate = (!icmp_ln25_46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_847 : Operation 3594 [1/1] (0.00ns)   --->   "%empty_149 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_93) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 3594 'specregionend' 'empty_149' <Predicate = (!icmp_ln25_46)> <Delay = 0.00>
ST_847 : Operation 3595 [1/1] (0.00ns)   --->   "br label %48" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3595 'br' <Predicate = (!icmp_ln25_46)> <Delay = 0.00>

State 848 <SV = 210> <Delay = 2.49>
ST_848 : Operation 3596 [1/1] (0.00ns)   --->   "%or_ln22_46 = or i11 %empty_10, 47" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3596 'or' 'or_ln22_46' <Predicate = true> <Delay = 0.00>
ST_848 : Operation 3597 [1/1] (0.00ns)   --->   "%tmp_92 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3597 'specregionbegin' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_848 : Operation 3598 [1/1] (0.00ns)   --->   "%tmp_199 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_46, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3598 'bitconcatenate' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_848 : Operation 3599 [1/1] (0.00ns)   --->   "%zext_ln27_138 = zext i22 %tmp_199 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3599 'zext' 'zext_ln27_138' <Predicate = true> <Delay = 0.00>
ST_848 : Operation 3600 [1/1] (2.49ns)   --->   "%add_ln32_47 = add i31 %zext_ln27_138, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3600 'add' 'add_ln32_47' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 849 <SV = 211> <Delay = 8.75>
ST_849 : Operation 3601 [1/1] (0.00ns)   --->   "%empty_147 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_90) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 3601 'specregionend' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_849 : Operation 3602 [1/1] (0.00ns)   --->   "%zext_ln25_23 = zext i22 %tmp_199 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3602 'zext' 'zext_ln25_23' <Predicate = true> <Delay = 0.00>
ST_849 : Operation 3603 [1/1] (0.00ns)   --->   "%zext_ln32_46 = zext i31 %add_ln32_47 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3603 'zext' 'zext_ln32_46' <Predicate = true> <Delay = 0.00>
ST_849 : Operation 3604 [1/1] (0.00ns)   --->   "%gmem_addr_143 = getelementptr i32* %gmem, i64 %zext_ln32_46" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3604 'getelementptr' 'gmem_addr_143' <Predicate = true> <Delay = 0.00>
ST_849 : Operation 3605 [1/1] (8.75ns)   --->   "%p_wr_req242 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_143, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3605 'writereq' 'p_wr_req242' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_849 : Operation 3606 [1/1] (1.76ns)   --->   "br label %49" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3606 'br' <Predicate = true> <Delay = 1.76>

State 850 <SV = 212> <Delay = 4.74>
ST_850 : Operation 3607 [1/1] (0.00ns)   --->   "%j_0_47 = phi i12 [ 0, %i_cycle46 ], [ %add_ln25_47, %j_cycle47 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3607 'phi' 'j_0_47' <Predicate = true> <Delay = 0.00>
ST_850 : Operation 3608 [1/1] (1.99ns)   --->   "%icmp_ln25_47 = icmp eq i12 %j_0_47, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3608 'icmp' 'icmp_ln25_47' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_850 : Operation 3609 [1/1] (0.00ns)   --->   "%empty_151 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 3609 'speclooptripcount' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_850 : Operation 3610 [1/1] (1.54ns)   --->   "%add_ln25_47 = add i12 %j_0_47, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3610 'add' 'add_ln25_47' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_850 : Operation 3611 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_47, label %i_cycle47, label %j_cycle47" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3611 'br' <Predicate = true> <Delay = 0.00>
ST_850 : Operation 3612 [1/1] (0.00ns)   --->   "%zext_ln27_141 = zext i12 %j_0_47 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3612 'zext' 'zext_ln27_141' <Predicate = (!icmp_ln25_47)> <Delay = 0.00>
ST_850 : Operation 3613 [1/1] (2.25ns)   --->   "%add_ln27_70 = add i23 %zext_ln25_23, %zext_ln27_141" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3613 'add' 'add_ln27_70' <Predicate = (!icmp_ln25_47)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_850 : Operation 3614 [1/1] (0.00ns)   --->   "%zext_ln27_142 = zext i23 %add_ln27_70 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3614 'zext' 'zext_ln27_142' <Predicate = (!icmp_ln25_47)> <Delay = 0.00>
ST_850 : Operation 3615 [1/1] (2.49ns)   --->   "%add_ln27_71 = add i31 %zext_ln27_142, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3615 'add' 'add_ln27_71' <Predicate = (!icmp_ln25_47)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_850 : Operation 3616 [1/1] (2.49ns)   --->   "%add_ln28_47 = add i31 %zext_ln27_142, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3616 'add' 'add_ln28_47' <Predicate = (!icmp_ln25_47)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 851 <SV = 213> <Delay = 8.75>
ST_851 : Operation 3617 [1/1] (0.00ns)   --->   "%zext_ln27_143 = zext i31 %add_ln27_71 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3617 'zext' 'zext_ln27_143' <Predicate = (!icmp_ln25_47)> <Delay = 0.00>
ST_851 : Operation 3618 [1/1] (0.00ns)   --->   "%gmem_addr_141 = getelementptr i32* %gmem, i64 %zext_ln27_143" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3618 'getelementptr' 'gmem_addr_141' <Predicate = (!icmp_ln25_47)> <Delay = 0.00>
ST_851 : Operation 3619 [7/7] (8.75ns)   --->   "%gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_141, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3619 'readreq' 'gmem_load_94_req' <Predicate = (!icmp_ln25_47)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 852 <SV = 214> <Delay = 8.75>
ST_852 : Operation 3620 [1/1] (0.00ns)   --->   "%zext_ln28_47 = zext i31 %add_ln28_47 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3620 'zext' 'zext_ln28_47' <Predicate = (!icmp_ln25_47)> <Delay = 0.00>
ST_852 : Operation 3621 [1/1] (0.00ns)   --->   "%gmem_addr_142 = getelementptr i32* %gmem, i64 %zext_ln28_47" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3621 'getelementptr' 'gmem_addr_142' <Predicate = (!icmp_ln25_47)> <Delay = 0.00>
ST_852 : Operation 3622 [6/7] (8.75ns)   --->   "%gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_141, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3622 'readreq' 'gmem_load_94_req' <Predicate = (!icmp_ln25_47)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_852 : Operation 3623 [7/7] (8.75ns)   --->   "%gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_142, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3623 'readreq' 'gmem_load_95_req' <Predicate = (!icmp_ln25_47)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 853 <SV = 215> <Delay = 8.75>
ST_853 : Operation 3624 [5/7] (8.75ns)   --->   "%gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_141, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3624 'readreq' 'gmem_load_94_req' <Predicate = (!icmp_ln25_47)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_853 : Operation 3625 [6/7] (8.75ns)   --->   "%gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_142, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3625 'readreq' 'gmem_load_95_req' <Predicate = (!icmp_ln25_47)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 854 <SV = 216> <Delay = 8.75>
ST_854 : Operation 3626 [4/7] (8.75ns)   --->   "%gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_141, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3626 'readreq' 'gmem_load_94_req' <Predicate = (!icmp_ln25_47)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_854 : Operation 3627 [5/7] (8.75ns)   --->   "%gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_142, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3627 'readreq' 'gmem_load_95_req' <Predicate = (!icmp_ln25_47)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 855 <SV = 217> <Delay = 8.75>
ST_855 : Operation 3628 [3/7] (8.75ns)   --->   "%gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_141, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3628 'readreq' 'gmem_load_94_req' <Predicate = (!icmp_ln25_47)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_855 : Operation 3629 [4/7] (8.75ns)   --->   "%gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_142, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3629 'readreq' 'gmem_load_95_req' <Predicate = (!icmp_ln25_47)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 856 <SV = 218> <Delay = 8.75>
ST_856 : Operation 3630 [2/7] (8.75ns)   --->   "%gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_141, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3630 'readreq' 'gmem_load_94_req' <Predicate = (!icmp_ln25_47)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_856 : Operation 3631 [3/7] (8.75ns)   --->   "%gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_142, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3631 'readreq' 'gmem_load_95_req' <Predicate = (!icmp_ln25_47)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 857 <SV = 219> <Delay = 8.75>
ST_857 : Operation 3632 [1/7] (8.75ns)   --->   "%gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_141, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3632 'readreq' 'gmem_load_94_req' <Predicate = (!icmp_ln25_47)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_857 : Operation 3633 [2/7] (8.75ns)   --->   "%gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_142, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3633 'readreq' 'gmem_load_95_req' <Predicate = (!icmp_ln25_47)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 858 <SV = 220> <Delay = 8.75>
ST_858 : Operation 3634 [1/1] (8.75ns)   --->   "%gmem_addr_141_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_141)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3634 'read' 'gmem_addr_141_read' <Predicate = (!icmp_ln25_47)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_858 : Operation 3635 [1/7] (8.75ns)   --->   "%gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_142, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3635 'readreq' 'gmem_load_95_req' <Predicate = (!icmp_ln25_47)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 859 <SV = 221> <Delay = 8.75>
ST_859 : Operation 3636 [1/1] (8.75ns)   --->   "%gmem_addr_142_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_142)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3636 'read' 'gmem_addr_142_read' <Predicate = (!icmp_ln25_47)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 860 <SV = 222> <Delay = 8.51>
ST_860 : Operation 3637 [1/1] (8.51ns)   --->   "%mul_ln30_47 = mul nsw i32 %gmem_addr_142_read, %gmem_addr_141_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 3637 'mul' 'mul_ln30_47' <Predicate = (!icmp_ln25_47)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 861 <SV = 223> <Delay = 8.75>
ST_861 : Operation 3638 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3638 'specloopname' <Predicate = (!icmp_ln25_47)> <Delay = 0.00>
ST_861 : Operation 3639 [1/1] (0.00ns)   --->   "%tmp_95 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3639 'specregionbegin' 'tmp_95' <Predicate = (!icmp_ln25_47)> <Delay = 0.00>
ST_861 : Operation 3640 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 3640 'specpipeline' <Predicate = (!icmp_ln25_47)> <Delay = 0.00>
ST_861 : Operation 3641 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_143, i32 %mul_ln30_47, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3641 'write' <Predicate = (!icmp_ln25_47)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_861 : Operation 3642 [1/1] (0.00ns)   --->   "%empty_152 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_95) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 3642 'specregionend' 'empty_152' <Predicate = (!icmp_ln25_47)> <Delay = 0.00>
ST_861 : Operation 3643 [1/1] (0.00ns)   --->   "br label %49" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3643 'br' <Predicate = (!icmp_ln25_47)> <Delay = 0.00>

State 862 <SV = 213> <Delay = 8.75>
ST_862 : Operation 3644 [5/5] (8.75ns)   --->   "%p_wr_resp243 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_143)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3644 'writeresp' 'p_wr_resp243' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_862 : Operation 3645 [1/1] (0.00ns)   --->   "%tmp_94 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3645 'specregionbegin' 'tmp_94' <Predicate = true> <Delay = 0.00>

State 863 <SV = 214> <Delay = 8.75>
ST_863 : Operation 3646 [4/5] (8.75ns)   --->   "%p_wr_resp243 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_143)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3646 'writeresp' 'p_wr_resp243' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 864 <SV = 215> <Delay = 8.75>
ST_864 : Operation 3647 [3/5] (8.75ns)   --->   "%p_wr_resp243 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_143)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3647 'writeresp' 'p_wr_resp243' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 865 <SV = 216> <Delay = 8.75>
ST_865 : Operation 3648 [2/5] (8.75ns)   --->   "%p_wr_resp243 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_143)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3648 'writeresp' 'p_wr_resp243' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 866 <SV = 217> <Delay = 8.75>
ST_866 : Operation 3649 [1/5] (8.75ns)   --->   "%p_wr_resp243 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_143)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3649 'writeresp' 'p_wr_resp243' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_866 : Operation 3650 [1/1] (0.00ns)   --->   "%empty_150 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_92) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 3650 'specregionend' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_866 : Operation 3651 [1/1] (0.00ns)   --->   "%or_ln22_47 = or i11 %empty_10, 48" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3651 'or' 'or_ln22_47' <Predicate = true> <Delay = 0.00>
ST_866 : Operation 3652 [1/1] (1.76ns)   --->   "br label %50" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3652 'br' <Predicate = true> <Delay = 1.76>

State 867 <SV = 218> <Delay = 2.96>
ST_867 : Operation 3653 [1/1] (0.00ns)   --->   "%j_0_48 = phi i12 [ 0, %i_cycle47 ], [ %add_ln25_48, %j_cycle48 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3653 'phi' 'j_0_48' <Predicate = true> <Delay = 0.00>
ST_867 : Operation 3654 [1/1] (1.99ns)   --->   "%icmp_ln25_48 = icmp eq i12 %j_0_48, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3654 'icmp' 'icmp_ln25_48' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_867 : Operation 3655 [1/1] (0.00ns)   --->   "%empty_154 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 3655 'speclooptripcount' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_867 : Operation 3656 [1/1] (1.54ns)   --->   "%add_ln25_48 = add i12 %j_0_48, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3656 'add' 'add_ln25_48' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_867 : Operation 3657 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_48, label %i_cycle48, label %j_cycle48" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3657 'br' <Predicate = true> <Delay = 0.00>
ST_867 : Operation 3658 [1/1] (0.00ns)   --->   "%tmp_203 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_47, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3658 'partselect' 'tmp_203' <Predicate = (!icmp_ln25_48)> <Delay = 0.00>
ST_867 : Operation 3659 [1/1] (0.00ns)   --->   "%tmp_204 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_203, i12 %j_0_48)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3659 'bitconcatenate' 'tmp_204' <Predicate = (!icmp_ln25_48)> <Delay = 0.00>
ST_867 : Operation 3660 [1/1] (0.00ns)   --->   "%zext_ln27_145 = zext i22 %tmp_204 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3660 'zext' 'zext_ln27_145' <Predicate = (!icmp_ln25_48)> <Delay = 0.00>
ST_867 : Operation 3661 [1/1] (2.49ns)   --->   "%add_ln27_72 = add i31 %zext_ln27_145, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3661 'add' 'add_ln27_72' <Predicate = (!icmp_ln25_48)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 868 <SV = 219> <Delay = 8.75>
ST_868 : Operation 3662 [1/1] (0.00ns)   --->   "%zext_ln27_146 = zext i31 %add_ln27_72 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3662 'zext' 'zext_ln27_146' <Predicate = (!icmp_ln25_48)> <Delay = 0.00>
ST_868 : Operation 3663 [1/1] (0.00ns)   --->   "%gmem_addr_144 = getelementptr i32* %gmem, i64 %zext_ln27_146" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3663 'getelementptr' 'gmem_addr_144' <Predicate = (!icmp_ln25_48)> <Delay = 0.00>
ST_868 : Operation 3664 [1/1] (2.49ns)   --->   "%add_ln28_48 = add i31 %zext_ln27_145, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3664 'add' 'add_ln28_48' <Predicate = (!icmp_ln25_48)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_868 : Operation 3665 [7/7] (8.75ns)   --->   "%gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_144, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3665 'readreq' 'gmem_load_96_req' <Predicate = (!icmp_ln25_48)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 869 <SV = 220> <Delay = 8.75>
ST_869 : Operation 3666 [1/1] (0.00ns)   --->   "%zext_ln28_48 = zext i31 %add_ln28_48 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3666 'zext' 'zext_ln28_48' <Predicate = (!icmp_ln25_48)> <Delay = 0.00>
ST_869 : Operation 3667 [1/1] (0.00ns)   --->   "%gmem_addr_145 = getelementptr i32* %gmem, i64 %zext_ln28_48" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3667 'getelementptr' 'gmem_addr_145' <Predicate = (!icmp_ln25_48)> <Delay = 0.00>
ST_869 : Operation 3668 [6/7] (8.75ns)   --->   "%gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_144, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3668 'readreq' 'gmem_load_96_req' <Predicate = (!icmp_ln25_48)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_869 : Operation 3669 [7/7] (8.75ns)   --->   "%gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_145, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3669 'readreq' 'gmem_load_97_req' <Predicate = (!icmp_ln25_48)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 870 <SV = 221> <Delay = 8.75>
ST_870 : Operation 3670 [5/7] (8.75ns)   --->   "%gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_144, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3670 'readreq' 'gmem_load_96_req' <Predicate = (!icmp_ln25_48)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_870 : Operation 3671 [6/7] (8.75ns)   --->   "%gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_145, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3671 'readreq' 'gmem_load_97_req' <Predicate = (!icmp_ln25_48)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 871 <SV = 222> <Delay = 8.75>
ST_871 : Operation 3672 [4/7] (8.75ns)   --->   "%gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_144, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3672 'readreq' 'gmem_load_96_req' <Predicate = (!icmp_ln25_48)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_871 : Operation 3673 [5/7] (8.75ns)   --->   "%gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_145, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3673 'readreq' 'gmem_load_97_req' <Predicate = (!icmp_ln25_48)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 872 <SV = 223> <Delay = 8.75>
ST_872 : Operation 3674 [3/7] (8.75ns)   --->   "%gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_144, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3674 'readreq' 'gmem_load_96_req' <Predicate = (!icmp_ln25_48)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_872 : Operation 3675 [4/7] (8.75ns)   --->   "%gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_145, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3675 'readreq' 'gmem_load_97_req' <Predicate = (!icmp_ln25_48)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 873 <SV = 224> <Delay = 8.75>
ST_873 : Operation 3676 [2/7] (8.75ns)   --->   "%gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_144, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3676 'readreq' 'gmem_load_96_req' <Predicate = (!icmp_ln25_48)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_873 : Operation 3677 [3/7] (8.75ns)   --->   "%gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_145, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3677 'readreq' 'gmem_load_97_req' <Predicate = (!icmp_ln25_48)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 874 <SV = 225> <Delay = 8.75>
ST_874 : Operation 3678 [1/7] (8.75ns)   --->   "%gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_144, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3678 'readreq' 'gmem_load_96_req' <Predicate = (!icmp_ln25_48)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_874 : Operation 3679 [2/7] (8.75ns)   --->   "%gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_145, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3679 'readreq' 'gmem_load_97_req' <Predicate = (!icmp_ln25_48)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 875 <SV = 226> <Delay = 8.75>
ST_875 : Operation 3680 [1/1] (8.75ns)   --->   "%gmem_addr_144_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_144)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3680 'read' 'gmem_addr_144_read' <Predicate = (!icmp_ln25_48)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_875 : Operation 3681 [1/7] (8.75ns)   --->   "%gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_145, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3681 'readreq' 'gmem_load_97_req' <Predicate = (!icmp_ln25_48)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 876 <SV = 227> <Delay = 8.75>
ST_876 : Operation 3682 [1/1] (2.49ns)   --->   "%add_ln32_48 = add i31 %zext_ln27_145, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3682 'add' 'add_ln32_48' <Predicate = (!icmp_ln25_48)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_876 : Operation 3683 [1/1] (8.75ns)   --->   "%gmem_addr_145_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_145)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3683 'read' 'gmem_addr_145_read' <Predicate = (!icmp_ln25_48)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 877 <SV = 228> <Delay = 8.75>
ST_877 : Operation 3684 [1/1] (0.00ns)   --->   "%zext_ln32_49 = zext i31 %add_ln32_48 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3684 'zext' 'zext_ln32_49' <Predicate = (!icmp_ln25_48)> <Delay = 0.00>
ST_877 : Operation 3685 [1/1] (0.00ns)   --->   "%gmem_addr_146 = getelementptr i32* %gmem, i64 %zext_ln32_49" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3685 'getelementptr' 'gmem_addr_146' <Predicate = (!icmp_ln25_48)> <Delay = 0.00>
ST_877 : Operation 3686 [1/1] (8.51ns)   --->   "%mul_ln30_48 = mul nsw i32 %gmem_addr_144_read, %gmem_addr_145_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 3686 'mul' 'mul_ln30_48' <Predicate = (!icmp_ln25_48)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_877 : Operation 3687 [1/1] (8.75ns)   --->   "%gmem_addr_146_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_146, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3687 'writereq' 'gmem_addr_146_req' <Predicate = (!icmp_ln25_48)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 878 <SV = 229> <Delay = 8.75>
ST_878 : Operation 3688 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_146, i32 %mul_ln30_48, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3688 'write' <Predicate = (!icmp_ln25_48)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 879 <SV = 230> <Delay = 8.75>
ST_879 : Operation 3689 [5/5] (8.75ns)   --->   "%gmem_addr_146_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_146)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3689 'writeresp' 'gmem_addr_146_resp' <Predicate = (!icmp_ln25_48)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 880 <SV = 231> <Delay = 8.75>
ST_880 : Operation 3690 [4/5] (8.75ns)   --->   "%gmem_addr_146_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_146)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3690 'writeresp' 'gmem_addr_146_resp' <Predicate = (!icmp_ln25_48)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 881 <SV = 232> <Delay = 8.75>
ST_881 : Operation 3691 [3/5] (8.75ns)   --->   "%gmem_addr_146_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_146)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3691 'writeresp' 'gmem_addr_146_resp' <Predicate = (!icmp_ln25_48)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 882 <SV = 233> <Delay = 8.75>
ST_882 : Operation 3692 [2/5] (8.75ns)   --->   "%gmem_addr_146_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_146)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3692 'writeresp' 'gmem_addr_146_resp' <Predicate = (!icmp_ln25_48)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 883 <SV = 234> <Delay = 8.75>
ST_883 : Operation 3693 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3693 'specloopname' <Predicate = (!icmp_ln25_48)> <Delay = 0.00>
ST_883 : Operation 3694 [1/1] (0.00ns)   --->   "%tmp_97 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3694 'specregionbegin' 'tmp_97' <Predicate = (!icmp_ln25_48)> <Delay = 0.00>
ST_883 : Operation 3695 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 3695 'specpipeline' <Predicate = (!icmp_ln25_48)> <Delay = 0.00>
ST_883 : Operation 3696 [1/5] (8.75ns)   --->   "%gmem_addr_146_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_146)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3696 'writeresp' 'gmem_addr_146_resp' <Predicate = (!icmp_ln25_48)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_883 : Operation 3697 [1/1] (0.00ns)   --->   "%empty_155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_97) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 3697 'specregionend' 'empty_155' <Predicate = (!icmp_ln25_48)> <Delay = 0.00>
ST_883 : Operation 3698 [1/1] (0.00ns)   --->   "br label %50" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3698 'br' <Predicate = (!icmp_ln25_48)> <Delay = 0.00>

State 884 <SV = 219> <Delay = 2.49>
ST_884 : Operation 3699 [1/1] (0.00ns)   --->   "%or_ln22_48 = or i11 %empty_10, 49" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3699 'or' 'or_ln22_48' <Predicate = true> <Delay = 0.00>
ST_884 : Operation 3700 [1/1] (0.00ns)   --->   "%tmp_96 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3700 'specregionbegin' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_884 : Operation 3701 [1/1] (0.00ns)   --->   "%tmp_202 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_48, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3701 'bitconcatenate' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_884 : Operation 3702 [1/1] (0.00ns)   --->   "%zext_ln27_144 = zext i22 %tmp_202 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3702 'zext' 'zext_ln27_144' <Predicate = true> <Delay = 0.00>
ST_884 : Operation 3703 [1/1] (2.49ns)   --->   "%add_ln32_49 = add i31 %zext_ln27_144, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3703 'add' 'add_ln32_49' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 885 <SV = 220> <Delay = 8.75>
ST_885 : Operation 3704 [1/1] (0.00ns)   --->   "%empty_153 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_94) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 3704 'specregionend' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_885 : Operation 3705 [1/1] (0.00ns)   --->   "%zext_ln25_24 = zext i22 %tmp_202 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3705 'zext' 'zext_ln25_24' <Predicate = true> <Delay = 0.00>
ST_885 : Operation 3706 [1/1] (0.00ns)   --->   "%zext_ln32_48 = zext i31 %add_ln32_49 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3706 'zext' 'zext_ln32_48' <Predicate = true> <Delay = 0.00>
ST_885 : Operation 3707 [1/1] (0.00ns)   --->   "%gmem_addr_149 = getelementptr i32* %gmem, i64 %zext_ln32_48" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3707 'getelementptr' 'gmem_addr_149' <Predicate = true> <Delay = 0.00>
ST_885 : Operation 3708 [1/1] (8.75ns)   --->   "%p_wr_req244 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_149, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3708 'writereq' 'p_wr_req244' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_885 : Operation 3709 [1/1] (1.76ns)   --->   "br label %51" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3709 'br' <Predicate = true> <Delay = 1.76>

State 886 <SV = 221> <Delay = 4.74>
ST_886 : Operation 3710 [1/1] (0.00ns)   --->   "%j_0_49 = phi i12 [ 0, %i_cycle48 ], [ %add_ln25_49, %j_cycle49 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3710 'phi' 'j_0_49' <Predicate = true> <Delay = 0.00>
ST_886 : Operation 3711 [1/1] (1.99ns)   --->   "%icmp_ln25_49 = icmp eq i12 %j_0_49, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3711 'icmp' 'icmp_ln25_49' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_886 : Operation 3712 [1/1] (0.00ns)   --->   "%empty_157 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 3712 'speclooptripcount' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_886 : Operation 3713 [1/1] (1.54ns)   --->   "%add_ln25_49 = add i12 %j_0_49, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3713 'add' 'add_ln25_49' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_886 : Operation 3714 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_49, label %i_cycle49, label %j_cycle49" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3714 'br' <Predicate = true> <Delay = 0.00>
ST_886 : Operation 3715 [1/1] (0.00ns)   --->   "%zext_ln27_147 = zext i12 %j_0_49 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3715 'zext' 'zext_ln27_147' <Predicate = (!icmp_ln25_49)> <Delay = 0.00>
ST_886 : Operation 3716 [1/1] (2.25ns)   --->   "%add_ln27_73 = add i23 %zext_ln25_24, %zext_ln27_147" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3716 'add' 'add_ln27_73' <Predicate = (!icmp_ln25_49)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_886 : Operation 3717 [1/1] (0.00ns)   --->   "%zext_ln27_148 = zext i23 %add_ln27_73 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3717 'zext' 'zext_ln27_148' <Predicate = (!icmp_ln25_49)> <Delay = 0.00>
ST_886 : Operation 3718 [1/1] (2.49ns)   --->   "%add_ln27_74 = add i31 %zext_ln27_148, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3718 'add' 'add_ln27_74' <Predicate = (!icmp_ln25_49)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 887 <SV = 222> <Delay = 8.75>
ST_887 : Operation 3719 [1/1] (0.00ns)   --->   "%zext_ln27_149 = zext i31 %add_ln27_74 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3719 'zext' 'zext_ln27_149' <Predicate = (!icmp_ln25_49)> <Delay = 0.00>
ST_887 : Operation 3720 [1/1] (0.00ns)   --->   "%gmem_addr_147 = getelementptr i32* %gmem, i64 %zext_ln27_149" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3720 'getelementptr' 'gmem_addr_147' <Predicate = (!icmp_ln25_49)> <Delay = 0.00>
ST_887 : Operation 3721 [1/1] (2.49ns)   --->   "%add_ln28_49 = add i31 %zext_ln27_148, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3721 'add' 'add_ln28_49' <Predicate = (!icmp_ln25_49)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_887 : Operation 3722 [7/7] (8.75ns)   --->   "%gmem_load_98_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_147, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3722 'readreq' 'gmem_load_98_req' <Predicate = (!icmp_ln25_49)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 888 <SV = 223> <Delay = 8.75>
ST_888 : Operation 3723 [1/1] (0.00ns)   --->   "%zext_ln28_49 = zext i31 %add_ln28_49 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3723 'zext' 'zext_ln28_49' <Predicate = (!icmp_ln25_49)> <Delay = 0.00>
ST_888 : Operation 3724 [1/1] (0.00ns)   --->   "%gmem_addr_148 = getelementptr i32* %gmem, i64 %zext_ln28_49" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3724 'getelementptr' 'gmem_addr_148' <Predicate = (!icmp_ln25_49)> <Delay = 0.00>
ST_888 : Operation 3725 [6/7] (8.75ns)   --->   "%gmem_load_98_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_147, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3725 'readreq' 'gmem_load_98_req' <Predicate = (!icmp_ln25_49)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_888 : Operation 3726 [7/7] (8.75ns)   --->   "%gmem_load_99_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_148, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3726 'readreq' 'gmem_load_99_req' <Predicate = (!icmp_ln25_49)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 889 <SV = 224> <Delay = 8.75>
ST_889 : Operation 3727 [5/7] (8.75ns)   --->   "%gmem_load_98_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_147, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3727 'readreq' 'gmem_load_98_req' <Predicate = (!icmp_ln25_49)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_889 : Operation 3728 [6/7] (8.75ns)   --->   "%gmem_load_99_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_148, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3728 'readreq' 'gmem_load_99_req' <Predicate = (!icmp_ln25_49)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 890 <SV = 225> <Delay = 8.75>
ST_890 : Operation 3729 [4/7] (8.75ns)   --->   "%gmem_load_98_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_147, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3729 'readreq' 'gmem_load_98_req' <Predicate = (!icmp_ln25_49)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_890 : Operation 3730 [5/7] (8.75ns)   --->   "%gmem_load_99_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_148, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3730 'readreq' 'gmem_load_99_req' <Predicate = (!icmp_ln25_49)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 891 <SV = 226> <Delay = 8.75>
ST_891 : Operation 3731 [3/7] (8.75ns)   --->   "%gmem_load_98_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_147, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3731 'readreq' 'gmem_load_98_req' <Predicate = (!icmp_ln25_49)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_891 : Operation 3732 [4/7] (8.75ns)   --->   "%gmem_load_99_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_148, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3732 'readreq' 'gmem_load_99_req' <Predicate = (!icmp_ln25_49)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 892 <SV = 227> <Delay = 8.75>
ST_892 : Operation 3733 [2/7] (8.75ns)   --->   "%gmem_load_98_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_147, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3733 'readreq' 'gmem_load_98_req' <Predicate = (!icmp_ln25_49)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_892 : Operation 3734 [3/7] (8.75ns)   --->   "%gmem_load_99_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_148, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3734 'readreq' 'gmem_load_99_req' <Predicate = (!icmp_ln25_49)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 893 <SV = 228> <Delay = 8.75>
ST_893 : Operation 3735 [1/7] (8.75ns)   --->   "%gmem_load_98_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_147, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3735 'readreq' 'gmem_load_98_req' <Predicate = (!icmp_ln25_49)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_893 : Operation 3736 [2/7] (8.75ns)   --->   "%gmem_load_99_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_148, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3736 'readreq' 'gmem_load_99_req' <Predicate = (!icmp_ln25_49)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 894 <SV = 229> <Delay = 8.75>
ST_894 : Operation 3737 [1/1] (8.75ns)   --->   "%gmem_addr_147_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_147)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3737 'read' 'gmem_addr_147_read' <Predicate = (!icmp_ln25_49)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_894 : Operation 3738 [1/7] (8.75ns)   --->   "%gmem_load_99_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_148, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3738 'readreq' 'gmem_load_99_req' <Predicate = (!icmp_ln25_49)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 895 <SV = 230> <Delay = 8.75>
ST_895 : Operation 3739 [1/1] (8.75ns)   --->   "%gmem_addr_148_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_148)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3739 'read' 'gmem_addr_148_read' <Predicate = (!icmp_ln25_49)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 896 <SV = 231> <Delay = 8.51>
ST_896 : Operation 3740 [1/1] (8.51ns)   --->   "%mul_ln30_49 = mul nsw i32 %gmem_addr_148_read, %gmem_addr_147_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 3740 'mul' 'mul_ln30_49' <Predicate = (!icmp_ln25_49)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 897 <SV = 232> <Delay = 8.75>
ST_897 : Operation 3741 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3741 'specloopname' <Predicate = (!icmp_ln25_49)> <Delay = 0.00>
ST_897 : Operation 3742 [1/1] (0.00ns)   --->   "%tmp_99 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3742 'specregionbegin' 'tmp_99' <Predicate = (!icmp_ln25_49)> <Delay = 0.00>
ST_897 : Operation 3743 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 3743 'specpipeline' <Predicate = (!icmp_ln25_49)> <Delay = 0.00>
ST_897 : Operation 3744 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_149, i32 %mul_ln30_49, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3744 'write' <Predicate = (!icmp_ln25_49)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_897 : Operation 3745 [1/1] (0.00ns)   --->   "%empty_158 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_99) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 3745 'specregionend' 'empty_158' <Predicate = (!icmp_ln25_49)> <Delay = 0.00>
ST_897 : Operation 3746 [1/1] (0.00ns)   --->   "br label %51" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3746 'br' <Predicate = (!icmp_ln25_49)> <Delay = 0.00>

State 898 <SV = 222> <Delay = 8.75>
ST_898 : Operation 3747 [5/5] (8.75ns)   --->   "%p_wr_resp245 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_149)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3747 'writeresp' 'p_wr_resp245' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_898 : Operation 3748 [1/1] (0.00ns)   --->   "%tmp_98 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3748 'specregionbegin' 'tmp_98' <Predicate = true> <Delay = 0.00>

State 899 <SV = 223> <Delay = 8.75>
ST_899 : Operation 3749 [4/5] (8.75ns)   --->   "%p_wr_resp245 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_149)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3749 'writeresp' 'p_wr_resp245' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 900 <SV = 224> <Delay = 8.75>
ST_900 : Operation 3750 [3/5] (8.75ns)   --->   "%p_wr_resp245 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_149)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3750 'writeresp' 'p_wr_resp245' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 901 <SV = 225> <Delay = 8.75>
ST_901 : Operation 3751 [2/5] (8.75ns)   --->   "%p_wr_resp245 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_149)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3751 'writeresp' 'p_wr_resp245' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 902 <SV = 226> <Delay = 8.75>
ST_902 : Operation 3752 [1/5] (8.75ns)   --->   "%p_wr_resp245 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_149)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3752 'writeresp' 'p_wr_resp245' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_902 : Operation 3753 [1/1] (0.00ns)   --->   "%empty_156 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_96) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 3753 'specregionend' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_902 : Operation 3754 [1/1] (0.00ns)   --->   "%or_ln22_49 = or i11 %empty_10, 50" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3754 'or' 'or_ln22_49' <Predicate = true> <Delay = 0.00>
ST_902 : Operation 3755 [1/1] (1.76ns)   --->   "br label %52" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3755 'br' <Predicate = true> <Delay = 1.76>

State 903 <SV = 227> <Delay = 2.96>
ST_903 : Operation 3756 [1/1] (0.00ns)   --->   "%j_0_50 = phi i12 [ 0, %i_cycle49 ], [ %add_ln25_50, %j_cycle50 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3756 'phi' 'j_0_50' <Predicate = true> <Delay = 0.00>
ST_903 : Operation 3757 [1/1] (1.99ns)   --->   "%icmp_ln25_50 = icmp eq i12 %j_0_50, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3757 'icmp' 'icmp_ln25_50' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_903 : Operation 3758 [1/1] (0.00ns)   --->   "%empty_160 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 3758 'speclooptripcount' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_903 : Operation 3759 [1/1] (1.54ns)   --->   "%add_ln25_50 = add i12 %j_0_50, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3759 'add' 'add_ln25_50' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_903 : Operation 3760 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_50, label %i_cycle50, label %j_cycle50" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3760 'br' <Predicate = true> <Delay = 0.00>
ST_903 : Operation 3761 [1/1] (0.00ns)   --->   "%tmp_206 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_49, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3761 'partselect' 'tmp_206' <Predicate = (!icmp_ln25_50)> <Delay = 0.00>
ST_903 : Operation 3762 [1/1] (0.00ns)   --->   "%tmp_207 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_206, i12 %j_0_50)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3762 'bitconcatenate' 'tmp_207' <Predicate = (!icmp_ln25_50)> <Delay = 0.00>
ST_903 : Operation 3763 [1/1] (0.00ns)   --->   "%zext_ln27_151 = zext i22 %tmp_207 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3763 'zext' 'zext_ln27_151' <Predicate = (!icmp_ln25_50)> <Delay = 0.00>
ST_903 : Operation 3764 [1/1] (2.49ns)   --->   "%add_ln27_75 = add i31 %zext_ln27_151, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3764 'add' 'add_ln27_75' <Predicate = (!icmp_ln25_50)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 904 <SV = 228> <Delay = 8.75>
ST_904 : Operation 3765 [1/1] (0.00ns)   --->   "%zext_ln27_152 = zext i31 %add_ln27_75 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3765 'zext' 'zext_ln27_152' <Predicate = (!icmp_ln25_50)> <Delay = 0.00>
ST_904 : Operation 3766 [1/1] (0.00ns)   --->   "%gmem_addr_150 = getelementptr i32* %gmem, i64 %zext_ln27_152" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3766 'getelementptr' 'gmem_addr_150' <Predicate = (!icmp_ln25_50)> <Delay = 0.00>
ST_904 : Operation 3767 [1/1] (2.49ns)   --->   "%add_ln28_50 = add i31 %zext_ln27_151, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3767 'add' 'add_ln28_50' <Predicate = (!icmp_ln25_50)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_904 : Operation 3768 [7/7] (8.75ns)   --->   "%gmem_load_100_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_150, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3768 'readreq' 'gmem_load_100_req' <Predicate = (!icmp_ln25_50)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 905 <SV = 229> <Delay = 8.75>
ST_905 : Operation 3769 [1/1] (0.00ns)   --->   "%zext_ln28_50 = zext i31 %add_ln28_50 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3769 'zext' 'zext_ln28_50' <Predicate = (!icmp_ln25_50)> <Delay = 0.00>
ST_905 : Operation 3770 [1/1] (0.00ns)   --->   "%gmem_addr_151 = getelementptr i32* %gmem, i64 %zext_ln28_50" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3770 'getelementptr' 'gmem_addr_151' <Predicate = (!icmp_ln25_50)> <Delay = 0.00>
ST_905 : Operation 3771 [6/7] (8.75ns)   --->   "%gmem_load_100_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_150, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3771 'readreq' 'gmem_load_100_req' <Predicate = (!icmp_ln25_50)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_905 : Operation 3772 [7/7] (8.75ns)   --->   "%gmem_load_101_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_151, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3772 'readreq' 'gmem_load_101_req' <Predicate = (!icmp_ln25_50)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 906 <SV = 230> <Delay = 8.75>
ST_906 : Operation 3773 [5/7] (8.75ns)   --->   "%gmem_load_100_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_150, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3773 'readreq' 'gmem_load_100_req' <Predicate = (!icmp_ln25_50)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_906 : Operation 3774 [6/7] (8.75ns)   --->   "%gmem_load_101_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_151, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3774 'readreq' 'gmem_load_101_req' <Predicate = (!icmp_ln25_50)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 907 <SV = 231> <Delay = 8.75>
ST_907 : Operation 3775 [4/7] (8.75ns)   --->   "%gmem_load_100_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_150, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3775 'readreq' 'gmem_load_100_req' <Predicate = (!icmp_ln25_50)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_907 : Operation 3776 [5/7] (8.75ns)   --->   "%gmem_load_101_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_151, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3776 'readreq' 'gmem_load_101_req' <Predicate = (!icmp_ln25_50)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 908 <SV = 232> <Delay = 8.75>
ST_908 : Operation 3777 [3/7] (8.75ns)   --->   "%gmem_load_100_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_150, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3777 'readreq' 'gmem_load_100_req' <Predicate = (!icmp_ln25_50)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_908 : Operation 3778 [4/7] (8.75ns)   --->   "%gmem_load_101_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_151, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3778 'readreq' 'gmem_load_101_req' <Predicate = (!icmp_ln25_50)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 909 <SV = 233> <Delay = 8.75>
ST_909 : Operation 3779 [2/7] (8.75ns)   --->   "%gmem_load_100_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_150, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3779 'readreq' 'gmem_load_100_req' <Predicate = (!icmp_ln25_50)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_909 : Operation 3780 [3/7] (8.75ns)   --->   "%gmem_load_101_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_151, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3780 'readreq' 'gmem_load_101_req' <Predicate = (!icmp_ln25_50)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 910 <SV = 234> <Delay = 8.75>
ST_910 : Operation 3781 [1/7] (8.75ns)   --->   "%gmem_load_100_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_150, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3781 'readreq' 'gmem_load_100_req' <Predicate = (!icmp_ln25_50)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_910 : Operation 3782 [2/7] (8.75ns)   --->   "%gmem_load_101_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_151, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3782 'readreq' 'gmem_load_101_req' <Predicate = (!icmp_ln25_50)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 911 <SV = 235> <Delay = 8.75>
ST_911 : Operation 3783 [1/1] (8.75ns)   --->   "%gmem_addr_150_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_150)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3783 'read' 'gmem_addr_150_read' <Predicate = (!icmp_ln25_50)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_911 : Operation 3784 [1/7] (8.75ns)   --->   "%gmem_load_101_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_151, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3784 'readreq' 'gmem_load_101_req' <Predicate = (!icmp_ln25_50)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 912 <SV = 236> <Delay = 8.75>
ST_912 : Operation 3785 [1/1] (2.49ns)   --->   "%add_ln32_50 = add i31 %zext_ln27_151, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3785 'add' 'add_ln32_50' <Predicate = (!icmp_ln25_50)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_912 : Operation 3786 [1/1] (8.75ns)   --->   "%gmem_addr_151_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_151)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3786 'read' 'gmem_addr_151_read' <Predicate = (!icmp_ln25_50)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 913 <SV = 237> <Delay = 8.75>
ST_913 : Operation 3787 [1/1] (0.00ns)   --->   "%zext_ln32_51 = zext i31 %add_ln32_50 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3787 'zext' 'zext_ln32_51' <Predicate = (!icmp_ln25_50)> <Delay = 0.00>
ST_913 : Operation 3788 [1/1] (0.00ns)   --->   "%gmem_addr_152 = getelementptr i32* %gmem, i64 %zext_ln32_51" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3788 'getelementptr' 'gmem_addr_152' <Predicate = (!icmp_ln25_50)> <Delay = 0.00>
ST_913 : Operation 3789 [1/1] (8.51ns)   --->   "%mul_ln30_50 = mul nsw i32 %gmem_addr_150_read, %gmem_addr_151_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 3789 'mul' 'mul_ln30_50' <Predicate = (!icmp_ln25_50)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_913 : Operation 3790 [1/1] (8.75ns)   --->   "%gmem_addr_152_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_152, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3790 'writereq' 'gmem_addr_152_req' <Predicate = (!icmp_ln25_50)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 914 <SV = 238> <Delay = 8.75>
ST_914 : Operation 3791 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_152, i32 %mul_ln30_50, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3791 'write' <Predicate = (!icmp_ln25_50)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 915 <SV = 239> <Delay = 8.75>
ST_915 : Operation 3792 [5/5] (8.75ns)   --->   "%gmem_addr_152_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_152)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3792 'writeresp' 'gmem_addr_152_resp' <Predicate = (!icmp_ln25_50)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 916 <SV = 240> <Delay = 8.75>
ST_916 : Operation 3793 [4/5] (8.75ns)   --->   "%gmem_addr_152_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_152)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3793 'writeresp' 'gmem_addr_152_resp' <Predicate = (!icmp_ln25_50)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 917 <SV = 241> <Delay = 8.75>
ST_917 : Operation 3794 [3/5] (8.75ns)   --->   "%gmem_addr_152_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_152)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3794 'writeresp' 'gmem_addr_152_resp' <Predicate = (!icmp_ln25_50)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 918 <SV = 242> <Delay = 8.75>
ST_918 : Operation 3795 [2/5] (8.75ns)   --->   "%gmem_addr_152_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_152)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3795 'writeresp' 'gmem_addr_152_resp' <Predicate = (!icmp_ln25_50)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 919 <SV = 243> <Delay = 8.75>
ST_919 : Operation 3796 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3796 'specloopname' <Predicate = (!icmp_ln25_50)> <Delay = 0.00>
ST_919 : Operation 3797 [1/1] (0.00ns)   --->   "%tmp_101 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3797 'specregionbegin' 'tmp_101' <Predicate = (!icmp_ln25_50)> <Delay = 0.00>
ST_919 : Operation 3798 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 3798 'specpipeline' <Predicate = (!icmp_ln25_50)> <Delay = 0.00>
ST_919 : Operation 3799 [1/5] (8.75ns)   --->   "%gmem_addr_152_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_152)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3799 'writeresp' 'gmem_addr_152_resp' <Predicate = (!icmp_ln25_50)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_919 : Operation 3800 [1/1] (0.00ns)   --->   "%empty_161 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_101) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 3800 'specregionend' 'empty_161' <Predicate = (!icmp_ln25_50)> <Delay = 0.00>
ST_919 : Operation 3801 [1/1] (0.00ns)   --->   "br label %52" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3801 'br' <Predicate = (!icmp_ln25_50)> <Delay = 0.00>

State 920 <SV = 228> <Delay = 2.49>
ST_920 : Operation 3802 [1/1] (0.00ns)   --->   "%or_ln22_50 = or i11 %empty_10, 51" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3802 'or' 'or_ln22_50' <Predicate = true> <Delay = 0.00>
ST_920 : Operation 3803 [1/1] (0.00ns)   --->   "%tmp_100 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3803 'specregionbegin' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_920 : Operation 3804 [1/1] (0.00ns)   --->   "%tmp_205 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_50, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3804 'bitconcatenate' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_920 : Operation 3805 [1/1] (0.00ns)   --->   "%zext_ln27_150 = zext i22 %tmp_205 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3805 'zext' 'zext_ln27_150' <Predicate = true> <Delay = 0.00>
ST_920 : Operation 3806 [1/1] (2.49ns)   --->   "%add_ln32_51 = add i31 %zext_ln27_150, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3806 'add' 'add_ln32_51' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 921 <SV = 229> <Delay = 8.75>
ST_921 : Operation 3807 [1/1] (0.00ns)   --->   "%empty_159 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_98) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 3807 'specregionend' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_921 : Operation 3808 [1/1] (0.00ns)   --->   "%zext_ln25_25 = zext i22 %tmp_205 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3808 'zext' 'zext_ln25_25' <Predicate = true> <Delay = 0.00>
ST_921 : Operation 3809 [1/1] (0.00ns)   --->   "%zext_ln32_50 = zext i31 %add_ln32_51 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3809 'zext' 'zext_ln32_50' <Predicate = true> <Delay = 0.00>
ST_921 : Operation 3810 [1/1] (0.00ns)   --->   "%gmem_addr_155 = getelementptr i32* %gmem, i64 %zext_ln32_50" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3810 'getelementptr' 'gmem_addr_155' <Predicate = true> <Delay = 0.00>
ST_921 : Operation 3811 [1/1] (8.75ns)   --->   "%p_wr_req246 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_155, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3811 'writereq' 'p_wr_req246' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_921 : Operation 3812 [1/1] (1.76ns)   --->   "br label %53" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3812 'br' <Predicate = true> <Delay = 1.76>

State 922 <SV = 230> <Delay = 4.74>
ST_922 : Operation 3813 [1/1] (0.00ns)   --->   "%j_0_51 = phi i12 [ 0, %i_cycle50 ], [ %add_ln25_51, %j_cycle51 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3813 'phi' 'j_0_51' <Predicate = true> <Delay = 0.00>
ST_922 : Operation 3814 [1/1] (1.99ns)   --->   "%icmp_ln25_51 = icmp eq i12 %j_0_51, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3814 'icmp' 'icmp_ln25_51' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_922 : Operation 3815 [1/1] (0.00ns)   --->   "%empty_163 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 3815 'speclooptripcount' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_922 : Operation 3816 [1/1] (1.54ns)   --->   "%add_ln25_51 = add i12 %j_0_51, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3816 'add' 'add_ln25_51' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_922 : Operation 3817 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_51, label %i_cycle51, label %j_cycle51" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3817 'br' <Predicate = true> <Delay = 0.00>
ST_922 : Operation 3818 [1/1] (0.00ns)   --->   "%zext_ln27_153 = zext i12 %j_0_51 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3818 'zext' 'zext_ln27_153' <Predicate = (!icmp_ln25_51)> <Delay = 0.00>
ST_922 : Operation 3819 [1/1] (2.25ns)   --->   "%add_ln27_76 = add i23 %zext_ln25_25, %zext_ln27_153" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3819 'add' 'add_ln27_76' <Predicate = (!icmp_ln25_51)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_922 : Operation 3820 [1/1] (0.00ns)   --->   "%zext_ln27_154 = zext i23 %add_ln27_76 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3820 'zext' 'zext_ln27_154' <Predicate = (!icmp_ln25_51)> <Delay = 0.00>
ST_922 : Operation 3821 [1/1] (2.49ns)   --->   "%add_ln27_77 = add i31 %zext_ln27_154, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3821 'add' 'add_ln27_77' <Predicate = (!icmp_ln25_51)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_922 : Operation 3822 [1/1] (2.49ns)   --->   "%add_ln28_51 = add i31 %zext_ln27_154, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3822 'add' 'add_ln28_51' <Predicate = (!icmp_ln25_51)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 923 <SV = 231> <Delay = 8.75>
ST_923 : Operation 3823 [1/1] (0.00ns)   --->   "%zext_ln27_155 = zext i31 %add_ln27_77 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3823 'zext' 'zext_ln27_155' <Predicate = (!icmp_ln25_51)> <Delay = 0.00>
ST_923 : Operation 3824 [1/1] (0.00ns)   --->   "%gmem_addr_153 = getelementptr i32* %gmem, i64 %zext_ln27_155" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3824 'getelementptr' 'gmem_addr_153' <Predicate = (!icmp_ln25_51)> <Delay = 0.00>
ST_923 : Operation 3825 [7/7] (8.75ns)   --->   "%gmem_load_102_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_153, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3825 'readreq' 'gmem_load_102_req' <Predicate = (!icmp_ln25_51)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 924 <SV = 232> <Delay = 8.75>
ST_924 : Operation 3826 [1/1] (0.00ns)   --->   "%zext_ln28_51 = zext i31 %add_ln28_51 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3826 'zext' 'zext_ln28_51' <Predicate = (!icmp_ln25_51)> <Delay = 0.00>
ST_924 : Operation 3827 [1/1] (0.00ns)   --->   "%gmem_addr_154 = getelementptr i32* %gmem, i64 %zext_ln28_51" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3827 'getelementptr' 'gmem_addr_154' <Predicate = (!icmp_ln25_51)> <Delay = 0.00>
ST_924 : Operation 3828 [6/7] (8.75ns)   --->   "%gmem_load_102_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_153, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3828 'readreq' 'gmem_load_102_req' <Predicate = (!icmp_ln25_51)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_924 : Operation 3829 [7/7] (8.75ns)   --->   "%gmem_load_103_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_154, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3829 'readreq' 'gmem_load_103_req' <Predicate = (!icmp_ln25_51)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 925 <SV = 233> <Delay = 8.75>
ST_925 : Operation 3830 [5/7] (8.75ns)   --->   "%gmem_load_102_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_153, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3830 'readreq' 'gmem_load_102_req' <Predicate = (!icmp_ln25_51)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_925 : Operation 3831 [6/7] (8.75ns)   --->   "%gmem_load_103_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_154, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3831 'readreq' 'gmem_load_103_req' <Predicate = (!icmp_ln25_51)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 926 <SV = 234> <Delay = 8.75>
ST_926 : Operation 3832 [4/7] (8.75ns)   --->   "%gmem_load_102_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_153, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3832 'readreq' 'gmem_load_102_req' <Predicate = (!icmp_ln25_51)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_926 : Operation 3833 [5/7] (8.75ns)   --->   "%gmem_load_103_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_154, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3833 'readreq' 'gmem_load_103_req' <Predicate = (!icmp_ln25_51)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 927 <SV = 235> <Delay = 8.75>
ST_927 : Operation 3834 [3/7] (8.75ns)   --->   "%gmem_load_102_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_153, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3834 'readreq' 'gmem_load_102_req' <Predicate = (!icmp_ln25_51)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_927 : Operation 3835 [4/7] (8.75ns)   --->   "%gmem_load_103_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_154, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3835 'readreq' 'gmem_load_103_req' <Predicate = (!icmp_ln25_51)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 928 <SV = 236> <Delay = 8.75>
ST_928 : Operation 3836 [2/7] (8.75ns)   --->   "%gmem_load_102_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_153, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3836 'readreq' 'gmem_load_102_req' <Predicate = (!icmp_ln25_51)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_928 : Operation 3837 [3/7] (8.75ns)   --->   "%gmem_load_103_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_154, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3837 'readreq' 'gmem_load_103_req' <Predicate = (!icmp_ln25_51)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 929 <SV = 237> <Delay = 8.75>
ST_929 : Operation 3838 [1/7] (8.75ns)   --->   "%gmem_load_102_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_153, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3838 'readreq' 'gmem_load_102_req' <Predicate = (!icmp_ln25_51)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_929 : Operation 3839 [2/7] (8.75ns)   --->   "%gmem_load_103_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_154, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3839 'readreq' 'gmem_load_103_req' <Predicate = (!icmp_ln25_51)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 930 <SV = 238> <Delay = 8.75>
ST_930 : Operation 3840 [1/1] (8.75ns)   --->   "%gmem_addr_153_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_153)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3840 'read' 'gmem_addr_153_read' <Predicate = (!icmp_ln25_51)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_930 : Operation 3841 [1/7] (8.75ns)   --->   "%gmem_load_103_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_154, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3841 'readreq' 'gmem_load_103_req' <Predicate = (!icmp_ln25_51)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 931 <SV = 239> <Delay = 8.75>
ST_931 : Operation 3842 [1/1] (8.75ns)   --->   "%gmem_addr_154_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_154)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3842 'read' 'gmem_addr_154_read' <Predicate = (!icmp_ln25_51)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 932 <SV = 240> <Delay = 8.51>
ST_932 : Operation 3843 [1/1] (8.51ns)   --->   "%mul_ln30_51 = mul nsw i32 %gmem_addr_154_read, %gmem_addr_153_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 3843 'mul' 'mul_ln30_51' <Predicate = (!icmp_ln25_51)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 933 <SV = 241> <Delay = 8.75>
ST_933 : Operation 3844 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3844 'specloopname' <Predicate = (!icmp_ln25_51)> <Delay = 0.00>
ST_933 : Operation 3845 [1/1] (0.00ns)   --->   "%tmp_103 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3845 'specregionbegin' 'tmp_103' <Predicate = (!icmp_ln25_51)> <Delay = 0.00>
ST_933 : Operation 3846 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 3846 'specpipeline' <Predicate = (!icmp_ln25_51)> <Delay = 0.00>
ST_933 : Operation 3847 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_155, i32 %mul_ln30_51, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3847 'write' <Predicate = (!icmp_ln25_51)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_933 : Operation 3848 [1/1] (0.00ns)   --->   "%empty_164 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_103) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 3848 'specregionend' 'empty_164' <Predicate = (!icmp_ln25_51)> <Delay = 0.00>
ST_933 : Operation 3849 [1/1] (0.00ns)   --->   "br label %53" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3849 'br' <Predicate = (!icmp_ln25_51)> <Delay = 0.00>

State 934 <SV = 231> <Delay = 8.75>
ST_934 : Operation 3850 [5/5] (8.75ns)   --->   "%p_wr_resp247 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_155)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3850 'writeresp' 'p_wr_resp247' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_934 : Operation 3851 [1/1] (0.00ns)   --->   "%tmp_102 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3851 'specregionbegin' 'tmp_102' <Predicate = true> <Delay = 0.00>

State 935 <SV = 232> <Delay = 8.75>
ST_935 : Operation 3852 [4/5] (8.75ns)   --->   "%p_wr_resp247 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_155)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3852 'writeresp' 'p_wr_resp247' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 936 <SV = 233> <Delay = 8.75>
ST_936 : Operation 3853 [3/5] (8.75ns)   --->   "%p_wr_resp247 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_155)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3853 'writeresp' 'p_wr_resp247' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 937 <SV = 234> <Delay = 8.75>
ST_937 : Operation 3854 [2/5] (8.75ns)   --->   "%p_wr_resp247 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_155)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3854 'writeresp' 'p_wr_resp247' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 938 <SV = 235> <Delay = 8.75>
ST_938 : Operation 3855 [1/5] (8.75ns)   --->   "%p_wr_resp247 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_155)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3855 'writeresp' 'p_wr_resp247' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_938 : Operation 3856 [1/1] (0.00ns)   --->   "%empty_162 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_100) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 3856 'specregionend' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_938 : Operation 3857 [1/1] (0.00ns)   --->   "%or_ln22_51 = or i11 %empty_10, 52" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3857 'or' 'or_ln22_51' <Predicate = true> <Delay = 0.00>
ST_938 : Operation 3858 [1/1] (1.76ns)   --->   "br label %54" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3858 'br' <Predicate = true> <Delay = 1.76>

State 939 <SV = 236> <Delay = 2.96>
ST_939 : Operation 3859 [1/1] (0.00ns)   --->   "%j_0_52 = phi i12 [ 0, %i_cycle51 ], [ %add_ln25_52, %j_cycle52 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3859 'phi' 'j_0_52' <Predicate = true> <Delay = 0.00>
ST_939 : Operation 3860 [1/1] (1.99ns)   --->   "%icmp_ln25_52 = icmp eq i12 %j_0_52, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3860 'icmp' 'icmp_ln25_52' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_939 : Operation 3861 [1/1] (0.00ns)   --->   "%empty_166 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 3861 'speclooptripcount' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_939 : Operation 3862 [1/1] (1.54ns)   --->   "%add_ln25_52 = add i12 %j_0_52, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3862 'add' 'add_ln25_52' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_939 : Operation 3863 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_52, label %i_cycle52, label %j_cycle52" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3863 'br' <Predicate = true> <Delay = 0.00>
ST_939 : Operation 3864 [1/1] (0.00ns)   --->   "%tmp_209 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_51, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3864 'partselect' 'tmp_209' <Predicate = (!icmp_ln25_52)> <Delay = 0.00>
ST_939 : Operation 3865 [1/1] (0.00ns)   --->   "%tmp_210 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_209, i12 %j_0_52)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3865 'bitconcatenate' 'tmp_210' <Predicate = (!icmp_ln25_52)> <Delay = 0.00>
ST_939 : Operation 3866 [1/1] (0.00ns)   --->   "%zext_ln27_157 = zext i22 %tmp_210 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3866 'zext' 'zext_ln27_157' <Predicate = (!icmp_ln25_52)> <Delay = 0.00>
ST_939 : Operation 3867 [1/1] (2.49ns)   --->   "%add_ln27_78 = add i31 %zext_ln27_157, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3867 'add' 'add_ln27_78' <Predicate = (!icmp_ln25_52)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 940 <SV = 237> <Delay = 8.75>
ST_940 : Operation 3868 [1/1] (0.00ns)   --->   "%zext_ln27_158 = zext i31 %add_ln27_78 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3868 'zext' 'zext_ln27_158' <Predicate = (!icmp_ln25_52)> <Delay = 0.00>
ST_940 : Operation 3869 [1/1] (0.00ns)   --->   "%gmem_addr_156 = getelementptr i32* %gmem, i64 %zext_ln27_158" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3869 'getelementptr' 'gmem_addr_156' <Predicate = (!icmp_ln25_52)> <Delay = 0.00>
ST_940 : Operation 3870 [1/1] (2.49ns)   --->   "%add_ln28_52 = add i31 %zext_ln27_157, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3870 'add' 'add_ln28_52' <Predicate = (!icmp_ln25_52)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_940 : Operation 3871 [7/7] (8.75ns)   --->   "%gmem_load_104_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_156, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3871 'readreq' 'gmem_load_104_req' <Predicate = (!icmp_ln25_52)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 941 <SV = 238> <Delay = 8.75>
ST_941 : Operation 3872 [1/1] (0.00ns)   --->   "%zext_ln28_52 = zext i31 %add_ln28_52 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3872 'zext' 'zext_ln28_52' <Predicate = (!icmp_ln25_52)> <Delay = 0.00>
ST_941 : Operation 3873 [1/1] (0.00ns)   --->   "%gmem_addr_157 = getelementptr i32* %gmem, i64 %zext_ln28_52" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3873 'getelementptr' 'gmem_addr_157' <Predicate = (!icmp_ln25_52)> <Delay = 0.00>
ST_941 : Operation 3874 [6/7] (8.75ns)   --->   "%gmem_load_104_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_156, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3874 'readreq' 'gmem_load_104_req' <Predicate = (!icmp_ln25_52)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_941 : Operation 3875 [7/7] (8.75ns)   --->   "%gmem_load_105_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_157, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3875 'readreq' 'gmem_load_105_req' <Predicate = (!icmp_ln25_52)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 942 <SV = 239> <Delay = 8.75>
ST_942 : Operation 3876 [5/7] (8.75ns)   --->   "%gmem_load_104_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_156, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3876 'readreq' 'gmem_load_104_req' <Predicate = (!icmp_ln25_52)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_942 : Operation 3877 [6/7] (8.75ns)   --->   "%gmem_load_105_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_157, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3877 'readreq' 'gmem_load_105_req' <Predicate = (!icmp_ln25_52)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 943 <SV = 240> <Delay = 8.75>
ST_943 : Operation 3878 [4/7] (8.75ns)   --->   "%gmem_load_104_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_156, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3878 'readreq' 'gmem_load_104_req' <Predicate = (!icmp_ln25_52)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_943 : Operation 3879 [5/7] (8.75ns)   --->   "%gmem_load_105_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_157, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3879 'readreq' 'gmem_load_105_req' <Predicate = (!icmp_ln25_52)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 944 <SV = 241> <Delay = 8.75>
ST_944 : Operation 3880 [3/7] (8.75ns)   --->   "%gmem_load_104_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_156, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3880 'readreq' 'gmem_load_104_req' <Predicate = (!icmp_ln25_52)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_944 : Operation 3881 [4/7] (8.75ns)   --->   "%gmem_load_105_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_157, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3881 'readreq' 'gmem_load_105_req' <Predicate = (!icmp_ln25_52)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 945 <SV = 242> <Delay = 8.75>
ST_945 : Operation 3882 [2/7] (8.75ns)   --->   "%gmem_load_104_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_156, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3882 'readreq' 'gmem_load_104_req' <Predicate = (!icmp_ln25_52)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_945 : Operation 3883 [3/7] (8.75ns)   --->   "%gmem_load_105_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_157, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3883 'readreq' 'gmem_load_105_req' <Predicate = (!icmp_ln25_52)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 946 <SV = 243> <Delay = 8.75>
ST_946 : Operation 3884 [1/7] (8.75ns)   --->   "%gmem_load_104_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_156, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3884 'readreq' 'gmem_load_104_req' <Predicate = (!icmp_ln25_52)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_946 : Operation 3885 [2/7] (8.75ns)   --->   "%gmem_load_105_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_157, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3885 'readreq' 'gmem_load_105_req' <Predicate = (!icmp_ln25_52)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 947 <SV = 244> <Delay = 8.75>
ST_947 : Operation 3886 [1/1] (8.75ns)   --->   "%gmem_addr_156_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_156)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3886 'read' 'gmem_addr_156_read' <Predicate = (!icmp_ln25_52)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_947 : Operation 3887 [1/7] (8.75ns)   --->   "%gmem_load_105_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_157, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3887 'readreq' 'gmem_load_105_req' <Predicate = (!icmp_ln25_52)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 948 <SV = 245> <Delay = 8.75>
ST_948 : Operation 3888 [1/1] (2.49ns)   --->   "%add_ln32_52 = add i31 %zext_ln27_157, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3888 'add' 'add_ln32_52' <Predicate = (!icmp_ln25_52)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_948 : Operation 3889 [1/1] (8.75ns)   --->   "%gmem_addr_157_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_157)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3889 'read' 'gmem_addr_157_read' <Predicate = (!icmp_ln25_52)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 949 <SV = 246> <Delay = 8.75>
ST_949 : Operation 3890 [1/1] (0.00ns)   --->   "%zext_ln32_53 = zext i31 %add_ln32_52 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3890 'zext' 'zext_ln32_53' <Predicate = (!icmp_ln25_52)> <Delay = 0.00>
ST_949 : Operation 3891 [1/1] (0.00ns)   --->   "%gmem_addr_158 = getelementptr i32* %gmem, i64 %zext_ln32_53" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3891 'getelementptr' 'gmem_addr_158' <Predicate = (!icmp_ln25_52)> <Delay = 0.00>
ST_949 : Operation 3892 [1/1] (8.51ns)   --->   "%mul_ln30_52 = mul nsw i32 %gmem_addr_156_read, %gmem_addr_157_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 3892 'mul' 'mul_ln30_52' <Predicate = (!icmp_ln25_52)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_949 : Operation 3893 [1/1] (8.75ns)   --->   "%gmem_addr_158_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_158, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3893 'writereq' 'gmem_addr_158_req' <Predicate = (!icmp_ln25_52)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 950 <SV = 247> <Delay = 8.75>
ST_950 : Operation 3894 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_158, i32 %mul_ln30_52, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3894 'write' <Predicate = (!icmp_ln25_52)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 951 <SV = 248> <Delay = 8.75>
ST_951 : Operation 3895 [5/5] (8.75ns)   --->   "%gmem_addr_158_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_158)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3895 'writeresp' 'gmem_addr_158_resp' <Predicate = (!icmp_ln25_52)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 952 <SV = 249> <Delay = 8.75>
ST_952 : Operation 3896 [4/5] (8.75ns)   --->   "%gmem_addr_158_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_158)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3896 'writeresp' 'gmem_addr_158_resp' <Predicate = (!icmp_ln25_52)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 953 <SV = 250> <Delay = 8.75>
ST_953 : Operation 3897 [3/5] (8.75ns)   --->   "%gmem_addr_158_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_158)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3897 'writeresp' 'gmem_addr_158_resp' <Predicate = (!icmp_ln25_52)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 954 <SV = 251> <Delay = 8.75>
ST_954 : Operation 3898 [2/5] (8.75ns)   --->   "%gmem_addr_158_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_158)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3898 'writeresp' 'gmem_addr_158_resp' <Predicate = (!icmp_ln25_52)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 955 <SV = 252> <Delay = 8.75>
ST_955 : Operation 3899 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3899 'specloopname' <Predicate = (!icmp_ln25_52)> <Delay = 0.00>
ST_955 : Operation 3900 [1/1] (0.00ns)   --->   "%tmp_105 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3900 'specregionbegin' 'tmp_105' <Predicate = (!icmp_ln25_52)> <Delay = 0.00>
ST_955 : Operation 3901 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 3901 'specpipeline' <Predicate = (!icmp_ln25_52)> <Delay = 0.00>
ST_955 : Operation 3902 [1/5] (8.75ns)   --->   "%gmem_addr_158_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_158)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3902 'writeresp' 'gmem_addr_158_resp' <Predicate = (!icmp_ln25_52)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_955 : Operation 3903 [1/1] (0.00ns)   --->   "%empty_167 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_105) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 3903 'specregionend' 'empty_167' <Predicate = (!icmp_ln25_52)> <Delay = 0.00>
ST_955 : Operation 3904 [1/1] (0.00ns)   --->   "br label %54" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3904 'br' <Predicate = (!icmp_ln25_52)> <Delay = 0.00>

State 956 <SV = 237> <Delay = 2.49>
ST_956 : Operation 3905 [1/1] (0.00ns)   --->   "%or_ln22_52 = or i11 %empty_10, 53" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3905 'or' 'or_ln22_52' <Predicate = true> <Delay = 0.00>
ST_956 : Operation 3906 [1/1] (0.00ns)   --->   "%tmp_104 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3906 'specregionbegin' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_956 : Operation 3907 [1/1] (0.00ns)   --->   "%tmp_208 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_52, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3907 'bitconcatenate' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_956 : Operation 3908 [1/1] (0.00ns)   --->   "%zext_ln27_156 = zext i22 %tmp_208 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3908 'zext' 'zext_ln27_156' <Predicate = true> <Delay = 0.00>
ST_956 : Operation 3909 [1/1] (2.49ns)   --->   "%add_ln32_53 = add i31 %zext_ln27_156, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3909 'add' 'add_ln32_53' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 957 <SV = 238> <Delay = 8.75>
ST_957 : Operation 3910 [1/1] (0.00ns)   --->   "%empty_165 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_102) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 3910 'specregionend' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_957 : Operation 3911 [1/1] (0.00ns)   --->   "%zext_ln25_26 = zext i22 %tmp_208 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3911 'zext' 'zext_ln25_26' <Predicate = true> <Delay = 0.00>
ST_957 : Operation 3912 [1/1] (0.00ns)   --->   "%zext_ln32_52 = zext i31 %add_ln32_53 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3912 'zext' 'zext_ln32_52' <Predicate = true> <Delay = 0.00>
ST_957 : Operation 3913 [1/1] (0.00ns)   --->   "%gmem_addr_161 = getelementptr i32* %gmem, i64 %zext_ln32_52" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3913 'getelementptr' 'gmem_addr_161' <Predicate = true> <Delay = 0.00>
ST_957 : Operation 3914 [1/1] (8.75ns)   --->   "%p_wr_req248 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_161, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3914 'writereq' 'p_wr_req248' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_957 : Operation 3915 [1/1] (1.76ns)   --->   "br label %55" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3915 'br' <Predicate = true> <Delay = 1.76>

State 958 <SV = 239> <Delay = 4.74>
ST_958 : Operation 3916 [1/1] (0.00ns)   --->   "%j_0_53 = phi i12 [ 0, %i_cycle52 ], [ %add_ln25_53, %j_cycle53 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3916 'phi' 'j_0_53' <Predicate = true> <Delay = 0.00>
ST_958 : Operation 3917 [1/1] (1.99ns)   --->   "%icmp_ln25_53 = icmp eq i12 %j_0_53, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3917 'icmp' 'icmp_ln25_53' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_958 : Operation 3918 [1/1] (0.00ns)   --->   "%empty_169 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 3918 'speclooptripcount' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_958 : Operation 3919 [1/1] (1.54ns)   --->   "%add_ln25_53 = add i12 %j_0_53, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3919 'add' 'add_ln25_53' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_958 : Operation 3920 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_53, label %i_cycle53, label %j_cycle53" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3920 'br' <Predicate = true> <Delay = 0.00>
ST_958 : Operation 3921 [1/1] (0.00ns)   --->   "%zext_ln27_159 = zext i12 %j_0_53 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3921 'zext' 'zext_ln27_159' <Predicate = (!icmp_ln25_53)> <Delay = 0.00>
ST_958 : Operation 3922 [1/1] (2.25ns)   --->   "%add_ln27_79 = add i23 %zext_ln25_26, %zext_ln27_159" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3922 'add' 'add_ln27_79' <Predicate = (!icmp_ln25_53)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_958 : Operation 3923 [1/1] (0.00ns)   --->   "%zext_ln27_160 = zext i23 %add_ln27_79 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3923 'zext' 'zext_ln27_160' <Predicate = (!icmp_ln25_53)> <Delay = 0.00>
ST_958 : Operation 3924 [1/1] (2.49ns)   --->   "%add_ln27_80 = add i31 %zext_ln27_160, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3924 'add' 'add_ln27_80' <Predicate = (!icmp_ln25_53)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 959 <SV = 240> <Delay = 8.75>
ST_959 : Operation 3925 [1/1] (0.00ns)   --->   "%zext_ln27_161 = zext i31 %add_ln27_80 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3925 'zext' 'zext_ln27_161' <Predicate = (!icmp_ln25_53)> <Delay = 0.00>
ST_959 : Operation 3926 [1/1] (0.00ns)   --->   "%gmem_addr_159 = getelementptr i32* %gmem, i64 %zext_ln27_161" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3926 'getelementptr' 'gmem_addr_159' <Predicate = (!icmp_ln25_53)> <Delay = 0.00>
ST_959 : Operation 3927 [1/1] (2.49ns)   --->   "%add_ln28_53 = add i31 %zext_ln27_160, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3927 'add' 'add_ln28_53' <Predicate = (!icmp_ln25_53)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_959 : Operation 3928 [7/7] (8.75ns)   --->   "%gmem_load_106_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_159, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3928 'readreq' 'gmem_load_106_req' <Predicate = (!icmp_ln25_53)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 960 <SV = 241> <Delay = 8.75>
ST_960 : Operation 3929 [1/1] (0.00ns)   --->   "%zext_ln28_53 = zext i31 %add_ln28_53 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3929 'zext' 'zext_ln28_53' <Predicate = (!icmp_ln25_53)> <Delay = 0.00>
ST_960 : Operation 3930 [1/1] (0.00ns)   --->   "%gmem_addr_160 = getelementptr i32* %gmem, i64 %zext_ln28_53" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3930 'getelementptr' 'gmem_addr_160' <Predicate = (!icmp_ln25_53)> <Delay = 0.00>
ST_960 : Operation 3931 [6/7] (8.75ns)   --->   "%gmem_load_106_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_159, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3931 'readreq' 'gmem_load_106_req' <Predicate = (!icmp_ln25_53)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_960 : Operation 3932 [7/7] (8.75ns)   --->   "%gmem_load_107_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_160, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3932 'readreq' 'gmem_load_107_req' <Predicate = (!icmp_ln25_53)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 961 <SV = 242> <Delay = 8.75>
ST_961 : Operation 3933 [5/7] (8.75ns)   --->   "%gmem_load_106_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_159, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3933 'readreq' 'gmem_load_106_req' <Predicate = (!icmp_ln25_53)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_961 : Operation 3934 [6/7] (8.75ns)   --->   "%gmem_load_107_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_160, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3934 'readreq' 'gmem_load_107_req' <Predicate = (!icmp_ln25_53)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 962 <SV = 243> <Delay = 8.75>
ST_962 : Operation 3935 [4/7] (8.75ns)   --->   "%gmem_load_106_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_159, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3935 'readreq' 'gmem_load_106_req' <Predicate = (!icmp_ln25_53)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_962 : Operation 3936 [5/7] (8.75ns)   --->   "%gmem_load_107_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_160, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3936 'readreq' 'gmem_load_107_req' <Predicate = (!icmp_ln25_53)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 963 <SV = 244> <Delay = 8.75>
ST_963 : Operation 3937 [3/7] (8.75ns)   --->   "%gmem_load_106_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_159, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3937 'readreq' 'gmem_load_106_req' <Predicate = (!icmp_ln25_53)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_963 : Operation 3938 [4/7] (8.75ns)   --->   "%gmem_load_107_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_160, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3938 'readreq' 'gmem_load_107_req' <Predicate = (!icmp_ln25_53)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 964 <SV = 245> <Delay = 8.75>
ST_964 : Operation 3939 [2/7] (8.75ns)   --->   "%gmem_load_106_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_159, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3939 'readreq' 'gmem_load_106_req' <Predicate = (!icmp_ln25_53)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_964 : Operation 3940 [3/7] (8.75ns)   --->   "%gmem_load_107_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_160, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3940 'readreq' 'gmem_load_107_req' <Predicate = (!icmp_ln25_53)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 965 <SV = 246> <Delay = 8.75>
ST_965 : Operation 3941 [1/7] (8.75ns)   --->   "%gmem_load_106_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_159, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3941 'readreq' 'gmem_load_106_req' <Predicate = (!icmp_ln25_53)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_965 : Operation 3942 [2/7] (8.75ns)   --->   "%gmem_load_107_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_160, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3942 'readreq' 'gmem_load_107_req' <Predicate = (!icmp_ln25_53)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 966 <SV = 247> <Delay = 8.75>
ST_966 : Operation 3943 [1/1] (8.75ns)   --->   "%gmem_addr_159_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_159)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3943 'read' 'gmem_addr_159_read' <Predicate = (!icmp_ln25_53)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_966 : Operation 3944 [1/7] (8.75ns)   --->   "%gmem_load_107_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_160, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3944 'readreq' 'gmem_load_107_req' <Predicate = (!icmp_ln25_53)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 967 <SV = 248> <Delay = 8.75>
ST_967 : Operation 3945 [1/1] (8.75ns)   --->   "%gmem_addr_160_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_160)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3945 'read' 'gmem_addr_160_read' <Predicate = (!icmp_ln25_53)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 968 <SV = 249> <Delay = 8.51>
ST_968 : Operation 3946 [1/1] (8.51ns)   --->   "%mul_ln30_53 = mul nsw i32 %gmem_addr_160_read, %gmem_addr_159_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 3946 'mul' 'mul_ln30_53' <Predicate = (!icmp_ln25_53)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 969 <SV = 250> <Delay = 8.75>
ST_969 : Operation 3947 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3947 'specloopname' <Predicate = (!icmp_ln25_53)> <Delay = 0.00>
ST_969 : Operation 3948 [1/1] (0.00ns)   --->   "%tmp_107 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3948 'specregionbegin' 'tmp_107' <Predicate = (!icmp_ln25_53)> <Delay = 0.00>
ST_969 : Operation 3949 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 3949 'specpipeline' <Predicate = (!icmp_ln25_53)> <Delay = 0.00>
ST_969 : Operation 3950 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_161, i32 %mul_ln30_53, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3950 'write' <Predicate = (!icmp_ln25_53)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_969 : Operation 3951 [1/1] (0.00ns)   --->   "%empty_170 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_107) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 3951 'specregionend' 'empty_170' <Predicate = (!icmp_ln25_53)> <Delay = 0.00>
ST_969 : Operation 3952 [1/1] (0.00ns)   --->   "br label %55" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3952 'br' <Predicate = (!icmp_ln25_53)> <Delay = 0.00>

State 970 <SV = 240> <Delay = 8.75>
ST_970 : Operation 3953 [5/5] (8.75ns)   --->   "%p_wr_resp249 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_161)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3953 'writeresp' 'p_wr_resp249' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_970 : Operation 3954 [1/1] (0.00ns)   --->   "%tmp_106 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3954 'specregionbegin' 'tmp_106' <Predicate = true> <Delay = 0.00>

State 971 <SV = 241> <Delay = 8.75>
ST_971 : Operation 3955 [4/5] (8.75ns)   --->   "%p_wr_resp249 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_161)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3955 'writeresp' 'p_wr_resp249' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 972 <SV = 242> <Delay = 8.75>
ST_972 : Operation 3956 [3/5] (8.75ns)   --->   "%p_wr_resp249 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_161)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3956 'writeresp' 'p_wr_resp249' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 973 <SV = 243> <Delay = 8.75>
ST_973 : Operation 3957 [2/5] (8.75ns)   --->   "%p_wr_resp249 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_161)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3957 'writeresp' 'p_wr_resp249' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 974 <SV = 244> <Delay = 8.75>
ST_974 : Operation 3958 [1/5] (8.75ns)   --->   "%p_wr_resp249 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_161)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3958 'writeresp' 'p_wr_resp249' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_974 : Operation 3959 [1/1] (0.00ns)   --->   "%empty_168 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_104) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 3959 'specregionend' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_974 : Operation 3960 [1/1] (0.00ns)   --->   "%or_ln22_53 = or i11 %empty_10, 54" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 3960 'or' 'or_ln22_53' <Predicate = true> <Delay = 0.00>
ST_974 : Operation 3961 [1/1] (1.76ns)   --->   "br label %56" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3961 'br' <Predicate = true> <Delay = 1.76>

State 975 <SV = 245> <Delay = 2.96>
ST_975 : Operation 3962 [1/1] (0.00ns)   --->   "%j_0_54 = phi i12 [ 0, %i_cycle53 ], [ %add_ln25_54, %j_cycle54 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3962 'phi' 'j_0_54' <Predicate = true> <Delay = 0.00>
ST_975 : Operation 3963 [1/1] (1.99ns)   --->   "%icmp_ln25_54 = icmp eq i12 %j_0_54, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3963 'icmp' 'icmp_ln25_54' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_975 : Operation 3964 [1/1] (0.00ns)   --->   "%empty_172 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 3964 'speclooptripcount' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_975 : Operation 3965 [1/1] (1.54ns)   --->   "%add_ln25_54 = add i12 %j_0_54, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3965 'add' 'add_ln25_54' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_975 : Operation 3966 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_54, label %i_cycle54, label %j_cycle54" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 3966 'br' <Predicate = true> <Delay = 0.00>
ST_975 : Operation 3967 [1/1] (0.00ns)   --->   "%tmp_212 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_53, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3967 'partselect' 'tmp_212' <Predicate = (!icmp_ln25_54)> <Delay = 0.00>
ST_975 : Operation 3968 [1/1] (0.00ns)   --->   "%tmp_213 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_212, i12 %j_0_54)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3968 'bitconcatenate' 'tmp_213' <Predicate = (!icmp_ln25_54)> <Delay = 0.00>
ST_975 : Operation 3969 [1/1] (0.00ns)   --->   "%zext_ln27_163 = zext i22 %tmp_213 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3969 'zext' 'zext_ln27_163' <Predicate = (!icmp_ln25_54)> <Delay = 0.00>
ST_975 : Operation 3970 [1/1] (2.49ns)   --->   "%add_ln27_81 = add i31 %zext_ln27_163, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3970 'add' 'add_ln27_81' <Predicate = (!icmp_ln25_54)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 976 <SV = 246> <Delay = 8.75>
ST_976 : Operation 3971 [1/1] (0.00ns)   --->   "%zext_ln27_164 = zext i31 %add_ln27_81 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3971 'zext' 'zext_ln27_164' <Predicate = (!icmp_ln25_54)> <Delay = 0.00>
ST_976 : Operation 3972 [1/1] (0.00ns)   --->   "%gmem_addr_162 = getelementptr i32* %gmem, i64 %zext_ln27_164" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3972 'getelementptr' 'gmem_addr_162' <Predicate = (!icmp_ln25_54)> <Delay = 0.00>
ST_976 : Operation 3973 [1/1] (2.49ns)   --->   "%add_ln28_54 = add i31 %zext_ln27_163, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3973 'add' 'add_ln28_54' <Predicate = (!icmp_ln25_54)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_976 : Operation 3974 [7/7] (8.75ns)   --->   "%gmem_load_108_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_162, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3974 'readreq' 'gmem_load_108_req' <Predicate = (!icmp_ln25_54)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 977 <SV = 247> <Delay = 8.75>
ST_977 : Operation 3975 [1/1] (0.00ns)   --->   "%zext_ln28_54 = zext i31 %add_ln28_54 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3975 'zext' 'zext_ln28_54' <Predicate = (!icmp_ln25_54)> <Delay = 0.00>
ST_977 : Operation 3976 [1/1] (0.00ns)   --->   "%gmem_addr_163 = getelementptr i32* %gmem, i64 %zext_ln28_54" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3976 'getelementptr' 'gmem_addr_163' <Predicate = (!icmp_ln25_54)> <Delay = 0.00>
ST_977 : Operation 3977 [6/7] (8.75ns)   --->   "%gmem_load_108_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_162, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3977 'readreq' 'gmem_load_108_req' <Predicate = (!icmp_ln25_54)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_977 : Operation 3978 [7/7] (8.75ns)   --->   "%gmem_load_109_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_163, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3978 'readreq' 'gmem_load_109_req' <Predicate = (!icmp_ln25_54)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 978 <SV = 248> <Delay = 8.75>
ST_978 : Operation 3979 [5/7] (8.75ns)   --->   "%gmem_load_108_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_162, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3979 'readreq' 'gmem_load_108_req' <Predicate = (!icmp_ln25_54)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_978 : Operation 3980 [6/7] (8.75ns)   --->   "%gmem_load_109_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_163, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3980 'readreq' 'gmem_load_109_req' <Predicate = (!icmp_ln25_54)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 979 <SV = 249> <Delay = 8.75>
ST_979 : Operation 3981 [4/7] (8.75ns)   --->   "%gmem_load_108_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_162, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3981 'readreq' 'gmem_load_108_req' <Predicate = (!icmp_ln25_54)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_979 : Operation 3982 [5/7] (8.75ns)   --->   "%gmem_load_109_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_163, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3982 'readreq' 'gmem_load_109_req' <Predicate = (!icmp_ln25_54)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 980 <SV = 250> <Delay = 8.75>
ST_980 : Operation 3983 [3/7] (8.75ns)   --->   "%gmem_load_108_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_162, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3983 'readreq' 'gmem_load_108_req' <Predicate = (!icmp_ln25_54)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_980 : Operation 3984 [4/7] (8.75ns)   --->   "%gmem_load_109_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_163, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3984 'readreq' 'gmem_load_109_req' <Predicate = (!icmp_ln25_54)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 981 <SV = 251> <Delay = 8.75>
ST_981 : Operation 3985 [2/7] (8.75ns)   --->   "%gmem_load_108_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_162, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3985 'readreq' 'gmem_load_108_req' <Predicate = (!icmp_ln25_54)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_981 : Operation 3986 [3/7] (8.75ns)   --->   "%gmem_load_109_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_163, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3986 'readreq' 'gmem_load_109_req' <Predicate = (!icmp_ln25_54)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 982 <SV = 252> <Delay = 8.75>
ST_982 : Operation 3987 [1/7] (8.75ns)   --->   "%gmem_load_108_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_162, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3987 'readreq' 'gmem_load_108_req' <Predicate = (!icmp_ln25_54)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_982 : Operation 3988 [2/7] (8.75ns)   --->   "%gmem_load_109_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_163, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3988 'readreq' 'gmem_load_109_req' <Predicate = (!icmp_ln25_54)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 983 <SV = 253> <Delay = 8.75>
ST_983 : Operation 3989 [1/1] (8.75ns)   --->   "%gmem_addr_162_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_162)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 3989 'read' 'gmem_addr_162_read' <Predicate = (!icmp_ln25_54)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_983 : Operation 3990 [1/7] (8.75ns)   --->   "%gmem_load_109_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_163, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3990 'readreq' 'gmem_load_109_req' <Predicate = (!icmp_ln25_54)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 984 <SV = 254> <Delay = 8.75>
ST_984 : Operation 3991 [1/1] (2.49ns)   --->   "%add_ln32_54 = add i31 %zext_ln27_163, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3991 'add' 'add_ln32_54' <Predicate = (!icmp_ln25_54)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_984 : Operation 3992 [1/1] (8.75ns)   --->   "%gmem_addr_163_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_163)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 3992 'read' 'gmem_addr_163_read' <Predicate = (!icmp_ln25_54)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 985 <SV = 255> <Delay = 8.75>
ST_985 : Operation 3993 [1/1] (0.00ns)   --->   "%zext_ln32_55 = zext i31 %add_ln32_54 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3993 'zext' 'zext_ln32_55' <Predicate = (!icmp_ln25_54)> <Delay = 0.00>
ST_985 : Operation 3994 [1/1] (0.00ns)   --->   "%gmem_addr_164 = getelementptr i32* %gmem, i64 %zext_ln32_55" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3994 'getelementptr' 'gmem_addr_164' <Predicate = (!icmp_ln25_54)> <Delay = 0.00>
ST_985 : Operation 3995 [1/1] (8.51ns)   --->   "%mul_ln30_54 = mul nsw i32 %gmem_addr_162_read, %gmem_addr_163_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 3995 'mul' 'mul_ln30_54' <Predicate = (!icmp_ln25_54)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_985 : Operation 3996 [1/1] (8.75ns)   --->   "%gmem_addr_164_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_164, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3996 'writereq' 'gmem_addr_164_req' <Predicate = (!icmp_ln25_54)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 986 <SV = 256> <Delay = 8.75>
ST_986 : Operation 3997 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_164, i32 %mul_ln30_54, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3997 'write' <Predicate = (!icmp_ln25_54)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 987 <SV = 257> <Delay = 8.75>
ST_987 : Operation 3998 [5/5] (8.75ns)   --->   "%gmem_addr_164_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_164)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3998 'writeresp' 'gmem_addr_164_resp' <Predicate = (!icmp_ln25_54)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 988 <SV = 258> <Delay = 8.75>
ST_988 : Operation 3999 [4/5] (8.75ns)   --->   "%gmem_addr_164_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_164)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 3999 'writeresp' 'gmem_addr_164_resp' <Predicate = (!icmp_ln25_54)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 989 <SV = 259> <Delay = 8.75>
ST_989 : Operation 4000 [3/5] (8.75ns)   --->   "%gmem_addr_164_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_164)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4000 'writeresp' 'gmem_addr_164_resp' <Predicate = (!icmp_ln25_54)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 990 <SV = 260> <Delay = 8.75>
ST_990 : Operation 4001 [2/5] (8.75ns)   --->   "%gmem_addr_164_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_164)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4001 'writeresp' 'gmem_addr_164_resp' <Predicate = (!icmp_ln25_54)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 991 <SV = 261> <Delay = 8.75>
ST_991 : Operation 4002 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4002 'specloopname' <Predicate = (!icmp_ln25_54)> <Delay = 0.00>
ST_991 : Operation 4003 [1/1] (0.00ns)   --->   "%tmp_109 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4003 'specregionbegin' 'tmp_109' <Predicate = (!icmp_ln25_54)> <Delay = 0.00>
ST_991 : Operation 4004 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 4004 'specpipeline' <Predicate = (!icmp_ln25_54)> <Delay = 0.00>
ST_991 : Operation 4005 [1/5] (8.75ns)   --->   "%gmem_addr_164_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_164)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4005 'writeresp' 'gmem_addr_164_resp' <Predicate = (!icmp_ln25_54)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_991 : Operation 4006 [1/1] (0.00ns)   --->   "%empty_173 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_109) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 4006 'specregionend' 'empty_173' <Predicate = (!icmp_ln25_54)> <Delay = 0.00>
ST_991 : Operation 4007 [1/1] (0.00ns)   --->   "br label %56" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4007 'br' <Predicate = (!icmp_ln25_54)> <Delay = 0.00>

State 992 <SV = 246> <Delay = 2.49>
ST_992 : Operation 4008 [1/1] (0.00ns)   --->   "%or_ln22_54 = or i11 %empty_10, 55" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 4008 'or' 'or_ln22_54' <Predicate = true> <Delay = 0.00>
ST_992 : Operation 4009 [1/1] (0.00ns)   --->   "%tmp_108 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 4009 'specregionbegin' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_992 : Operation 4010 [1/1] (0.00ns)   --->   "%tmp_211 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_54, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4010 'bitconcatenate' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_992 : Operation 4011 [1/1] (0.00ns)   --->   "%zext_ln27_162 = zext i22 %tmp_211 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4011 'zext' 'zext_ln27_162' <Predicate = true> <Delay = 0.00>
ST_992 : Operation 4012 [1/1] (2.49ns)   --->   "%add_ln32_55 = add i31 %zext_ln27_162, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4012 'add' 'add_ln32_55' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 993 <SV = 247> <Delay = 8.75>
ST_993 : Operation 4013 [1/1] (0.00ns)   --->   "%empty_171 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_106) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 4013 'specregionend' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_993 : Operation 4014 [1/1] (0.00ns)   --->   "%zext_ln25_27 = zext i22 %tmp_211 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4014 'zext' 'zext_ln25_27' <Predicate = true> <Delay = 0.00>
ST_993 : Operation 4015 [1/1] (0.00ns)   --->   "%zext_ln32_54 = zext i31 %add_ln32_55 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4015 'zext' 'zext_ln32_54' <Predicate = true> <Delay = 0.00>
ST_993 : Operation 4016 [1/1] (0.00ns)   --->   "%gmem_addr_167 = getelementptr i32* %gmem, i64 %zext_ln32_54" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4016 'getelementptr' 'gmem_addr_167' <Predicate = true> <Delay = 0.00>
ST_993 : Operation 4017 [1/1] (8.75ns)   --->   "%p_wr_req250 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_167, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4017 'writereq' 'p_wr_req250' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_993 : Operation 4018 [1/1] (1.76ns)   --->   "br label %57" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4018 'br' <Predicate = true> <Delay = 1.76>

State 994 <SV = 248> <Delay = 4.74>
ST_994 : Operation 4019 [1/1] (0.00ns)   --->   "%j_0_55 = phi i12 [ 0, %i_cycle54 ], [ %add_ln25_55, %j_cycle55 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4019 'phi' 'j_0_55' <Predicate = true> <Delay = 0.00>
ST_994 : Operation 4020 [1/1] (1.99ns)   --->   "%icmp_ln25_55 = icmp eq i12 %j_0_55, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4020 'icmp' 'icmp_ln25_55' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_994 : Operation 4021 [1/1] (0.00ns)   --->   "%empty_175 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 4021 'speclooptripcount' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_994 : Operation 4022 [1/1] (1.54ns)   --->   "%add_ln25_55 = add i12 %j_0_55, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4022 'add' 'add_ln25_55' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_994 : Operation 4023 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_55, label %i_cycle55, label %j_cycle55" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4023 'br' <Predicate = true> <Delay = 0.00>
ST_994 : Operation 4024 [1/1] (0.00ns)   --->   "%zext_ln27_165 = zext i12 %j_0_55 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4024 'zext' 'zext_ln27_165' <Predicate = (!icmp_ln25_55)> <Delay = 0.00>
ST_994 : Operation 4025 [1/1] (2.25ns)   --->   "%add_ln27_82 = add i23 %zext_ln25_27, %zext_ln27_165" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4025 'add' 'add_ln27_82' <Predicate = (!icmp_ln25_55)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_994 : Operation 4026 [1/1] (0.00ns)   --->   "%zext_ln27_166 = zext i23 %add_ln27_82 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4026 'zext' 'zext_ln27_166' <Predicate = (!icmp_ln25_55)> <Delay = 0.00>
ST_994 : Operation 4027 [1/1] (2.49ns)   --->   "%add_ln27_83 = add i31 %zext_ln27_166, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4027 'add' 'add_ln27_83' <Predicate = (!icmp_ln25_55)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 995 <SV = 249> <Delay = 8.75>
ST_995 : Operation 4028 [1/1] (0.00ns)   --->   "%zext_ln27_167 = zext i31 %add_ln27_83 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4028 'zext' 'zext_ln27_167' <Predicate = (!icmp_ln25_55)> <Delay = 0.00>
ST_995 : Operation 4029 [1/1] (0.00ns)   --->   "%gmem_addr_165 = getelementptr i32* %gmem, i64 %zext_ln27_167" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4029 'getelementptr' 'gmem_addr_165' <Predicate = (!icmp_ln25_55)> <Delay = 0.00>
ST_995 : Operation 4030 [1/1] (2.49ns)   --->   "%add_ln28_55 = add i31 %zext_ln27_166, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4030 'add' 'add_ln28_55' <Predicate = (!icmp_ln25_55)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_995 : Operation 4031 [7/7] (8.75ns)   --->   "%gmem_load_110_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_165, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4031 'readreq' 'gmem_load_110_req' <Predicate = (!icmp_ln25_55)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 996 <SV = 250> <Delay = 8.75>
ST_996 : Operation 4032 [1/1] (0.00ns)   --->   "%zext_ln28_55 = zext i31 %add_ln28_55 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4032 'zext' 'zext_ln28_55' <Predicate = (!icmp_ln25_55)> <Delay = 0.00>
ST_996 : Operation 4033 [1/1] (0.00ns)   --->   "%gmem_addr_166 = getelementptr i32* %gmem, i64 %zext_ln28_55" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4033 'getelementptr' 'gmem_addr_166' <Predicate = (!icmp_ln25_55)> <Delay = 0.00>
ST_996 : Operation 4034 [6/7] (8.75ns)   --->   "%gmem_load_110_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_165, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4034 'readreq' 'gmem_load_110_req' <Predicate = (!icmp_ln25_55)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_996 : Operation 4035 [7/7] (8.75ns)   --->   "%gmem_load_111_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_166, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4035 'readreq' 'gmem_load_111_req' <Predicate = (!icmp_ln25_55)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 997 <SV = 251> <Delay = 8.75>
ST_997 : Operation 4036 [5/7] (8.75ns)   --->   "%gmem_load_110_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_165, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4036 'readreq' 'gmem_load_110_req' <Predicate = (!icmp_ln25_55)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_997 : Operation 4037 [6/7] (8.75ns)   --->   "%gmem_load_111_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_166, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4037 'readreq' 'gmem_load_111_req' <Predicate = (!icmp_ln25_55)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 998 <SV = 252> <Delay = 8.75>
ST_998 : Operation 4038 [4/7] (8.75ns)   --->   "%gmem_load_110_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_165, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4038 'readreq' 'gmem_load_110_req' <Predicate = (!icmp_ln25_55)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_998 : Operation 4039 [5/7] (8.75ns)   --->   "%gmem_load_111_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_166, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4039 'readreq' 'gmem_load_111_req' <Predicate = (!icmp_ln25_55)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 999 <SV = 253> <Delay = 8.75>
ST_999 : Operation 4040 [3/7] (8.75ns)   --->   "%gmem_load_110_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_165, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4040 'readreq' 'gmem_load_110_req' <Predicate = (!icmp_ln25_55)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_999 : Operation 4041 [4/7] (8.75ns)   --->   "%gmem_load_111_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_166, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4041 'readreq' 'gmem_load_111_req' <Predicate = (!icmp_ln25_55)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1000 <SV = 254> <Delay = 8.75>
ST_1000 : Operation 4042 [2/7] (8.75ns)   --->   "%gmem_load_110_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_165, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4042 'readreq' 'gmem_load_110_req' <Predicate = (!icmp_ln25_55)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1000 : Operation 4043 [3/7] (8.75ns)   --->   "%gmem_load_111_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_166, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4043 'readreq' 'gmem_load_111_req' <Predicate = (!icmp_ln25_55)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1001 <SV = 255> <Delay = 8.75>
ST_1001 : Operation 4044 [1/7] (8.75ns)   --->   "%gmem_load_110_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_165, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4044 'readreq' 'gmem_load_110_req' <Predicate = (!icmp_ln25_55)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1001 : Operation 4045 [2/7] (8.75ns)   --->   "%gmem_load_111_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_166, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4045 'readreq' 'gmem_load_111_req' <Predicate = (!icmp_ln25_55)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1002 <SV = 256> <Delay = 8.75>
ST_1002 : Operation 4046 [1/1] (8.75ns)   --->   "%gmem_addr_165_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_165)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4046 'read' 'gmem_addr_165_read' <Predicate = (!icmp_ln25_55)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1002 : Operation 4047 [1/7] (8.75ns)   --->   "%gmem_load_111_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_166, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4047 'readreq' 'gmem_load_111_req' <Predicate = (!icmp_ln25_55)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1003 <SV = 257> <Delay = 8.75>
ST_1003 : Operation 4048 [1/1] (8.75ns)   --->   "%gmem_addr_166_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_166)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4048 'read' 'gmem_addr_166_read' <Predicate = (!icmp_ln25_55)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1004 <SV = 258> <Delay = 8.51>
ST_1004 : Operation 4049 [1/1] (8.51ns)   --->   "%mul_ln30_55 = mul nsw i32 %gmem_addr_166_read, %gmem_addr_165_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 4049 'mul' 'mul_ln30_55' <Predicate = (!icmp_ln25_55)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 1005 <SV = 259> <Delay = 8.75>
ST_1005 : Operation 4050 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4050 'specloopname' <Predicate = (!icmp_ln25_55)> <Delay = 0.00>
ST_1005 : Operation 4051 [1/1] (0.00ns)   --->   "%tmp_111 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4051 'specregionbegin' 'tmp_111' <Predicate = (!icmp_ln25_55)> <Delay = 0.00>
ST_1005 : Operation 4052 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 4052 'specpipeline' <Predicate = (!icmp_ln25_55)> <Delay = 0.00>
ST_1005 : Operation 4053 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_167, i32 %mul_ln30_55, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4053 'write' <Predicate = (!icmp_ln25_55)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1005 : Operation 4054 [1/1] (0.00ns)   --->   "%empty_176 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_111) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 4054 'specregionend' 'empty_176' <Predicate = (!icmp_ln25_55)> <Delay = 0.00>
ST_1005 : Operation 4055 [1/1] (0.00ns)   --->   "br label %57" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4055 'br' <Predicate = (!icmp_ln25_55)> <Delay = 0.00>

State 1006 <SV = 249> <Delay = 8.75>
ST_1006 : Operation 4056 [5/5] (8.75ns)   --->   "%p_wr_resp251 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_167)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4056 'writeresp' 'p_wr_resp251' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1007 <SV = 250> <Delay = 8.75>
ST_1007 : Operation 4057 [4/5] (8.75ns)   --->   "%p_wr_resp251 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_167)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4057 'writeresp' 'p_wr_resp251' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1008 <SV = 251> <Delay = 8.75>
ST_1008 : Operation 4058 [3/5] (8.75ns)   --->   "%p_wr_resp251 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_167)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4058 'writeresp' 'p_wr_resp251' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1009 <SV = 252> <Delay = 8.75>
ST_1009 : Operation 4059 [2/5] (8.75ns)   --->   "%p_wr_resp251 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_167)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4059 'writeresp' 'p_wr_resp251' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1010 <SV = 253> <Delay = 8.75>
ST_1010 : Operation 4060 [1/5] (8.75ns)   --->   "%p_wr_resp251 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_167)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4060 'writeresp' 'p_wr_resp251' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1010 : Operation 4061 [1/1] (0.00ns)   --->   "%empty_174 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_108) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 4061 'specregionend' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_1010 : Operation 4062 [1/1] (0.00ns)   --->   "%or_ln22_55 = or i11 %empty_10, 56" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 4062 'or' 'or_ln22_55' <Predicate = true> <Delay = 0.00>
ST_1010 : Operation 4063 [1/1] (0.00ns)   --->   "%tmp_110 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 4063 'specregionbegin' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_1010 : Operation 4064 [1/1] (1.76ns)   --->   "br label %58" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4064 'br' <Predicate = true> <Delay = 1.76>

State 1011 <SV = 254> <Delay = 2.96>
ST_1011 : Operation 4065 [1/1] (0.00ns)   --->   "%j_0_56 = phi i12 [ 0, %i_cycle55 ], [ %add_ln25_56, %j_cycle56 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4065 'phi' 'j_0_56' <Predicate = true> <Delay = 0.00>
ST_1011 : Operation 4066 [1/1] (1.99ns)   --->   "%icmp_ln25_56 = icmp eq i12 %j_0_56, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4066 'icmp' 'icmp_ln25_56' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1011 : Operation 4067 [1/1] (0.00ns)   --->   "%empty_178 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 4067 'speclooptripcount' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_1011 : Operation 4068 [1/1] (1.54ns)   --->   "%add_ln25_56 = add i12 %j_0_56, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4068 'add' 'add_ln25_56' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1011 : Operation 4069 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_56, label %i_cycle56, label %j_cycle56" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4069 'br' <Predicate = true> <Delay = 0.00>
ST_1011 : Operation 4070 [1/1] (0.00ns)   --->   "%tmp_215 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_55, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4070 'partselect' 'tmp_215' <Predicate = (!icmp_ln25_56)> <Delay = 0.00>
ST_1011 : Operation 4071 [1/1] (0.00ns)   --->   "%tmp_216 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_215, i12 %j_0_56)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4071 'bitconcatenate' 'tmp_216' <Predicate = (!icmp_ln25_56)> <Delay = 0.00>
ST_1011 : Operation 4072 [1/1] (0.00ns)   --->   "%zext_ln27_169 = zext i22 %tmp_216 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4072 'zext' 'zext_ln27_169' <Predicate = (!icmp_ln25_56)> <Delay = 0.00>
ST_1011 : Operation 4073 [1/1] (2.49ns)   --->   "%add_ln27_84 = add i31 %zext_ln27_169, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4073 'add' 'add_ln27_84' <Predicate = (!icmp_ln25_56)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1012 <SV = 255> <Delay = 8.75>
ST_1012 : Operation 4074 [1/1] (0.00ns)   --->   "%zext_ln27_170 = zext i31 %add_ln27_84 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4074 'zext' 'zext_ln27_170' <Predicate = (!icmp_ln25_56)> <Delay = 0.00>
ST_1012 : Operation 4075 [1/1] (0.00ns)   --->   "%gmem_addr_168 = getelementptr i32* %gmem, i64 %zext_ln27_170" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4075 'getelementptr' 'gmem_addr_168' <Predicate = (!icmp_ln25_56)> <Delay = 0.00>
ST_1012 : Operation 4076 [1/1] (2.49ns)   --->   "%add_ln28_56 = add i31 %zext_ln27_169, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4076 'add' 'add_ln28_56' <Predicate = (!icmp_ln25_56)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1012 : Operation 4077 [7/7] (8.75ns)   --->   "%gmem_load_112_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_168, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4077 'readreq' 'gmem_load_112_req' <Predicate = (!icmp_ln25_56)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1013 <SV = 256> <Delay = 8.75>
ST_1013 : Operation 4078 [1/1] (0.00ns)   --->   "%zext_ln28_56 = zext i31 %add_ln28_56 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4078 'zext' 'zext_ln28_56' <Predicate = (!icmp_ln25_56)> <Delay = 0.00>
ST_1013 : Operation 4079 [1/1] (0.00ns)   --->   "%gmem_addr_169 = getelementptr i32* %gmem, i64 %zext_ln28_56" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4079 'getelementptr' 'gmem_addr_169' <Predicate = (!icmp_ln25_56)> <Delay = 0.00>
ST_1013 : Operation 4080 [6/7] (8.75ns)   --->   "%gmem_load_112_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_168, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4080 'readreq' 'gmem_load_112_req' <Predicate = (!icmp_ln25_56)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1013 : Operation 4081 [7/7] (8.75ns)   --->   "%gmem_load_113_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_169, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4081 'readreq' 'gmem_load_113_req' <Predicate = (!icmp_ln25_56)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1014 <SV = 257> <Delay = 8.75>
ST_1014 : Operation 4082 [5/7] (8.75ns)   --->   "%gmem_load_112_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_168, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4082 'readreq' 'gmem_load_112_req' <Predicate = (!icmp_ln25_56)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1014 : Operation 4083 [6/7] (8.75ns)   --->   "%gmem_load_113_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_169, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4083 'readreq' 'gmem_load_113_req' <Predicate = (!icmp_ln25_56)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1015 <SV = 258> <Delay = 8.75>
ST_1015 : Operation 4084 [4/7] (8.75ns)   --->   "%gmem_load_112_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_168, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4084 'readreq' 'gmem_load_112_req' <Predicate = (!icmp_ln25_56)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1015 : Operation 4085 [5/7] (8.75ns)   --->   "%gmem_load_113_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_169, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4085 'readreq' 'gmem_load_113_req' <Predicate = (!icmp_ln25_56)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1016 <SV = 259> <Delay = 8.75>
ST_1016 : Operation 4086 [3/7] (8.75ns)   --->   "%gmem_load_112_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_168, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4086 'readreq' 'gmem_load_112_req' <Predicate = (!icmp_ln25_56)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1016 : Operation 4087 [4/7] (8.75ns)   --->   "%gmem_load_113_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_169, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4087 'readreq' 'gmem_load_113_req' <Predicate = (!icmp_ln25_56)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1017 <SV = 260> <Delay = 8.75>
ST_1017 : Operation 4088 [2/7] (8.75ns)   --->   "%gmem_load_112_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_168, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4088 'readreq' 'gmem_load_112_req' <Predicate = (!icmp_ln25_56)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1017 : Operation 4089 [3/7] (8.75ns)   --->   "%gmem_load_113_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_169, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4089 'readreq' 'gmem_load_113_req' <Predicate = (!icmp_ln25_56)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1018 <SV = 261> <Delay = 8.75>
ST_1018 : Operation 4090 [1/7] (8.75ns)   --->   "%gmem_load_112_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_168, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4090 'readreq' 'gmem_load_112_req' <Predicate = (!icmp_ln25_56)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1018 : Operation 4091 [2/7] (8.75ns)   --->   "%gmem_load_113_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_169, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4091 'readreq' 'gmem_load_113_req' <Predicate = (!icmp_ln25_56)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1019 <SV = 262> <Delay = 8.75>
ST_1019 : Operation 4092 [1/1] (8.75ns)   --->   "%gmem_addr_168_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_168)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4092 'read' 'gmem_addr_168_read' <Predicate = (!icmp_ln25_56)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1019 : Operation 4093 [1/7] (8.75ns)   --->   "%gmem_load_113_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_169, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4093 'readreq' 'gmem_load_113_req' <Predicate = (!icmp_ln25_56)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1020 <SV = 263> <Delay = 8.75>
ST_1020 : Operation 4094 [1/1] (2.49ns)   --->   "%add_ln32_56 = add i31 %zext_ln27_169, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4094 'add' 'add_ln32_56' <Predicate = (!icmp_ln25_56)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1020 : Operation 4095 [1/1] (8.75ns)   --->   "%gmem_addr_169_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_169)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4095 'read' 'gmem_addr_169_read' <Predicate = (!icmp_ln25_56)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1021 <SV = 264> <Delay = 8.75>
ST_1021 : Operation 4096 [1/1] (0.00ns)   --->   "%zext_ln32_57 = zext i31 %add_ln32_56 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4096 'zext' 'zext_ln32_57' <Predicate = (!icmp_ln25_56)> <Delay = 0.00>
ST_1021 : Operation 4097 [1/1] (0.00ns)   --->   "%gmem_addr_170 = getelementptr i32* %gmem, i64 %zext_ln32_57" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4097 'getelementptr' 'gmem_addr_170' <Predicate = (!icmp_ln25_56)> <Delay = 0.00>
ST_1021 : Operation 4098 [1/1] (8.51ns)   --->   "%mul_ln30_56 = mul nsw i32 %gmem_addr_168_read, %gmem_addr_169_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 4098 'mul' 'mul_ln30_56' <Predicate = (!icmp_ln25_56)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1021 : Operation 4099 [1/1] (8.75ns)   --->   "%gmem_addr_170_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_170, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4099 'writereq' 'gmem_addr_170_req' <Predicate = (!icmp_ln25_56)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1022 <SV = 265> <Delay = 8.75>
ST_1022 : Operation 4100 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_170, i32 %mul_ln30_56, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4100 'write' <Predicate = (!icmp_ln25_56)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1023 <SV = 266> <Delay = 8.75>
ST_1023 : Operation 4101 [5/5] (8.75ns)   --->   "%gmem_addr_170_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_170)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4101 'writeresp' 'gmem_addr_170_resp' <Predicate = (!icmp_ln25_56)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1024 <SV = 267> <Delay = 8.75>
ST_1024 : Operation 4102 [4/5] (8.75ns)   --->   "%gmem_addr_170_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_170)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4102 'writeresp' 'gmem_addr_170_resp' <Predicate = (!icmp_ln25_56)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1025 <SV = 268> <Delay = 8.75>
ST_1025 : Operation 4103 [3/5] (8.75ns)   --->   "%gmem_addr_170_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_170)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4103 'writeresp' 'gmem_addr_170_resp' <Predicate = (!icmp_ln25_56)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1026 <SV = 269> <Delay = 8.75>
ST_1026 : Operation 4104 [2/5] (8.75ns)   --->   "%gmem_addr_170_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_170)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4104 'writeresp' 'gmem_addr_170_resp' <Predicate = (!icmp_ln25_56)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1027 <SV = 270> <Delay = 8.75>
ST_1027 : Operation 4105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4105 'specloopname' <Predicate = (!icmp_ln25_56)> <Delay = 0.00>
ST_1027 : Operation 4106 [1/1] (0.00ns)   --->   "%tmp_113 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4106 'specregionbegin' 'tmp_113' <Predicate = (!icmp_ln25_56)> <Delay = 0.00>
ST_1027 : Operation 4107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 4107 'specpipeline' <Predicate = (!icmp_ln25_56)> <Delay = 0.00>
ST_1027 : Operation 4108 [1/5] (8.75ns)   --->   "%gmem_addr_170_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_170)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4108 'writeresp' 'gmem_addr_170_resp' <Predicate = (!icmp_ln25_56)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1027 : Operation 4109 [1/1] (0.00ns)   --->   "%empty_179 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_113) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 4109 'specregionend' 'empty_179' <Predicate = (!icmp_ln25_56)> <Delay = 0.00>
ST_1027 : Operation 4110 [1/1] (0.00ns)   --->   "br label %58" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4110 'br' <Predicate = (!icmp_ln25_56)> <Delay = 0.00>

State 1028 <SV = 255> <Delay = 2.49>
ST_1028 : Operation 4111 [1/1] (0.00ns)   --->   "%or_ln22_56 = or i11 %empty_10, 57" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 4111 'or' 'or_ln22_56' <Predicate = true> <Delay = 0.00>
ST_1028 : Operation 4112 [1/1] (0.00ns)   --->   "%tmp_112 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 4112 'specregionbegin' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_1028 : Operation 4113 [1/1] (0.00ns)   --->   "%tmp_214 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_56, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4113 'bitconcatenate' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_1028 : Operation 4114 [1/1] (0.00ns)   --->   "%zext_ln27_168 = zext i22 %tmp_214 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4114 'zext' 'zext_ln27_168' <Predicate = true> <Delay = 0.00>
ST_1028 : Operation 4115 [1/1] (2.49ns)   --->   "%add_ln32_57 = add i31 %zext_ln27_168, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4115 'add' 'add_ln32_57' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1029 <SV = 256> <Delay = 8.75>
ST_1029 : Operation 4116 [1/1] (0.00ns)   --->   "%empty_177 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_110) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 4116 'specregionend' 'empty_177' <Predicate = true> <Delay = 0.00>
ST_1029 : Operation 4117 [1/1] (0.00ns)   --->   "%zext_ln25_28 = zext i22 %tmp_214 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4117 'zext' 'zext_ln25_28' <Predicate = true> <Delay = 0.00>
ST_1029 : Operation 4118 [1/1] (0.00ns)   --->   "%zext_ln32_56 = zext i31 %add_ln32_57 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4118 'zext' 'zext_ln32_56' <Predicate = true> <Delay = 0.00>
ST_1029 : Operation 4119 [1/1] (0.00ns)   --->   "%gmem_addr_173 = getelementptr i32* %gmem, i64 %zext_ln32_56" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4119 'getelementptr' 'gmem_addr_173' <Predicate = true> <Delay = 0.00>
ST_1029 : Operation 4120 [1/1] (8.75ns)   --->   "%p_wr_req252 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_173, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4120 'writereq' 'p_wr_req252' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1029 : Operation 4121 [1/1] (1.76ns)   --->   "br label %59" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4121 'br' <Predicate = true> <Delay = 1.76>

State 1030 <SV = 257> <Delay = 4.74>
ST_1030 : Operation 4122 [1/1] (0.00ns)   --->   "%j_0_57 = phi i12 [ 0, %i_cycle56 ], [ %add_ln25_57, %j_cycle57 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4122 'phi' 'j_0_57' <Predicate = true> <Delay = 0.00>
ST_1030 : Operation 4123 [1/1] (1.99ns)   --->   "%icmp_ln25_57 = icmp eq i12 %j_0_57, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4123 'icmp' 'icmp_ln25_57' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1030 : Operation 4124 [1/1] (0.00ns)   --->   "%empty_181 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 4124 'speclooptripcount' 'empty_181' <Predicate = true> <Delay = 0.00>
ST_1030 : Operation 4125 [1/1] (1.54ns)   --->   "%add_ln25_57 = add i12 %j_0_57, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4125 'add' 'add_ln25_57' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1030 : Operation 4126 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_57, label %i_cycle57, label %j_cycle57" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4126 'br' <Predicate = true> <Delay = 0.00>
ST_1030 : Operation 4127 [1/1] (0.00ns)   --->   "%zext_ln27_171 = zext i12 %j_0_57 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4127 'zext' 'zext_ln27_171' <Predicate = (!icmp_ln25_57)> <Delay = 0.00>
ST_1030 : Operation 4128 [1/1] (2.25ns)   --->   "%add_ln27_85 = add i23 %zext_ln25_28, %zext_ln27_171" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4128 'add' 'add_ln27_85' <Predicate = (!icmp_ln25_57)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1030 : Operation 4129 [1/1] (0.00ns)   --->   "%zext_ln27_172 = zext i23 %add_ln27_85 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4129 'zext' 'zext_ln27_172' <Predicate = (!icmp_ln25_57)> <Delay = 0.00>
ST_1030 : Operation 4130 [1/1] (2.49ns)   --->   "%add_ln27_86 = add i31 %zext_ln27_172, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4130 'add' 'add_ln27_86' <Predicate = (!icmp_ln25_57)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1031 <SV = 258> <Delay = 8.75>
ST_1031 : Operation 4131 [1/1] (0.00ns)   --->   "%zext_ln27_173 = zext i31 %add_ln27_86 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4131 'zext' 'zext_ln27_173' <Predicate = (!icmp_ln25_57)> <Delay = 0.00>
ST_1031 : Operation 4132 [1/1] (0.00ns)   --->   "%gmem_addr_171 = getelementptr i32* %gmem, i64 %zext_ln27_173" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4132 'getelementptr' 'gmem_addr_171' <Predicate = (!icmp_ln25_57)> <Delay = 0.00>
ST_1031 : Operation 4133 [1/1] (2.49ns)   --->   "%add_ln28_57 = add i31 %zext_ln27_172, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4133 'add' 'add_ln28_57' <Predicate = (!icmp_ln25_57)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1031 : Operation 4134 [7/7] (8.75ns)   --->   "%gmem_load_114_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_171, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4134 'readreq' 'gmem_load_114_req' <Predicate = (!icmp_ln25_57)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1032 <SV = 259> <Delay = 8.75>
ST_1032 : Operation 4135 [1/1] (0.00ns)   --->   "%zext_ln28_57 = zext i31 %add_ln28_57 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4135 'zext' 'zext_ln28_57' <Predicate = (!icmp_ln25_57)> <Delay = 0.00>
ST_1032 : Operation 4136 [1/1] (0.00ns)   --->   "%gmem_addr_172 = getelementptr i32* %gmem, i64 %zext_ln28_57" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4136 'getelementptr' 'gmem_addr_172' <Predicate = (!icmp_ln25_57)> <Delay = 0.00>
ST_1032 : Operation 4137 [6/7] (8.75ns)   --->   "%gmem_load_114_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_171, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4137 'readreq' 'gmem_load_114_req' <Predicate = (!icmp_ln25_57)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1032 : Operation 4138 [7/7] (8.75ns)   --->   "%gmem_load_115_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_172, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4138 'readreq' 'gmem_load_115_req' <Predicate = (!icmp_ln25_57)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1033 <SV = 260> <Delay = 8.75>
ST_1033 : Operation 4139 [5/7] (8.75ns)   --->   "%gmem_load_114_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_171, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4139 'readreq' 'gmem_load_114_req' <Predicate = (!icmp_ln25_57)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1033 : Operation 4140 [6/7] (8.75ns)   --->   "%gmem_load_115_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_172, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4140 'readreq' 'gmem_load_115_req' <Predicate = (!icmp_ln25_57)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1034 <SV = 261> <Delay = 8.75>
ST_1034 : Operation 4141 [4/7] (8.75ns)   --->   "%gmem_load_114_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_171, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4141 'readreq' 'gmem_load_114_req' <Predicate = (!icmp_ln25_57)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1034 : Operation 4142 [5/7] (8.75ns)   --->   "%gmem_load_115_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_172, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4142 'readreq' 'gmem_load_115_req' <Predicate = (!icmp_ln25_57)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1035 <SV = 262> <Delay = 8.75>
ST_1035 : Operation 4143 [3/7] (8.75ns)   --->   "%gmem_load_114_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_171, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4143 'readreq' 'gmem_load_114_req' <Predicate = (!icmp_ln25_57)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1035 : Operation 4144 [4/7] (8.75ns)   --->   "%gmem_load_115_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_172, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4144 'readreq' 'gmem_load_115_req' <Predicate = (!icmp_ln25_57)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1036 <SV = 263> <Delay = 8.75>
ST_1036 : Operation 4145 [2/7] (8.75ns)   --->   "%gmem_load_114_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_171, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4145 'readreq' 'gmem_load_114_req' <Predicate = (!icmp_ln25_57)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1036 : Operation 4146 [3/7] (8.75ns)   --->   "%gmem_load_115_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_172, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4146 'readreq' 'gmem_load_115_req' <Predicate = (!icmp_ln25_57)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1037 <SV = 264> <Delay = 8.75>
ST_1037 : Operation 4147 [1/7] (8.75ns)   --->   "%gmem_load_114_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_171, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4147 'readreq' 'gmem_load_114_req' <Predicate = (!icmp_ln25_57)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1037 : Operation 4148 [2/7] (8.75ns)   --->   "%gmem_load_115_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_172, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4148 'readreq' 'gmem_load_115_req' <Predicate = (!icmp_ln25_57)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1038 <SV = 265> <Delay = 8.75>
ST_1038 : Operation 4149 [1/1] (8.75ns)   --->   "%gmem_addr_171_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_171)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4149 'read' 'gmem_addr_171_read' <Predicate = (!icmp_ln25_57)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1038 : Operation 4150 [1/7] (8.75ns)   --->   "%gmem_load_115_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_172, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4150 'readreq' 'gmem_load_115_req' <Predicate = (!icmp_ln25_57)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1039 <SV = 266> <Delay = 8.75>
ST_1039 : Operation 4151 [1/1] (8.75ns)   --->   "%gmem_addr_172_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_172)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4151 'read' 'gmem_addr_172_read' <Predicate = (!icmp_ln25_57)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1040 <SV = 267> <Delay = 8.51>
ST_1040 : Operation 4152 [1/1] (8.51ns)   --->   "%mul_ln30_57 = mul nsw i32 %gmem_addr_172_read, %gmem_addr_171_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 4152 'mul' 'mul_ln30_57' <Predicate = (!icmp_ln25_57)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 1041 <SV = 268> <Delay = 8.75>
ST_1041 : Operation 4153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4153 'specloopname' <Predicate = (!icmp_ln25_57)> <Delay = 0.00>
ST_1041 : Operation 4154 [1/1] (0.00ns)   --->   "%tmp_115 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4154 'specregionbegin' 'tmp_115' <Predicate = (!icmp_ln25_57)> <Delay = 0.00>
ST_1041 : Operation 4155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 4155 'specpipeline' <Predicate = (!icmp_ln25_57)> <Delay = 0.00>
ST_1041 : Operation 4156 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_173, i32 %mul_ln30_57, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4156 'write' <Predicate = (!icmp_ln25_57)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1041 : Operation 4157 [1/1] (0.00ns)   --->   "%empty_182 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_115) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 4157 'specregionend' 'empty_182' <Predicate = (!icmp_ln25_57)> <Delay = 0.00>
ST_1041 : Operation 4158 [1/1] (0.00ns)   --->   "br label %59" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4158 'br' <Predicate = (!icmp_ln25_57)> <Delay = 0.00>

State 1042 <SV = 258> <Delay = 8.75>
ST_1042 : Operation 4159 [5/5] (8.75ns)   --->   "%p_wr_resp253 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_173)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4159 'writeresp' 'p_wr_resp253' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1042 : Operation 4160 [1/1] (0.00ns)   --->   "%tmp_114 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 4160 'specregionbegin' 'tmp_114' <Predicate = true> <Delay = 0.00>

State 1043 <SV = 259> <Delay = 8.75>
ST_1043 : Operation 4161 [4/5] (8.75ns)   --->   "%p_wr_resp253 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_173)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4161 'writeresp' 'p_wr_resp253' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1044 <SV = 260> <Delay = 8.75>
ST_1044 : Operation 4162 [3/5] (8.75ns)   --->   "%p_wr_resp253 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_173)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4162 'writeresp' 'p_wr_resp253' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1045 <SV = 261> <Delay = 8.75>
ST_1045 : Operation 4163 [2/5] (8.75ns)   --->   "%p_wr_resp253 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_173)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4163 'writeresp' 'p_wr_resp253' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1046 <SV = 262> <Delay = 8.75>
ST_1046 : Operation 4164 [1/5] (8.75ns)   --->   "%p_wr_resp253 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_173)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4164 'writeresp' 'p_wr_resp253' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1046 : Operation 4165 [1/1] (0.00ns)   --->   "%empty_180 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_112) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 4165 'specregionend' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_1046 : Operation 4166 [1/1] (0.00ns)   --->   "%or_ln22_57 = or i11 %empty_10, 58" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 4166 'or' 'or_ln22_57' <Predicate = true> <Delay = 0.00>
ST_1046 : Operation 4167 [1/1] (1.76ns)   --->   "br label %60" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4167 'br' <Predicate = true> <Delay = 1.76>

State 1047 <SV = 263> <Delay = 2.96>
ST_1047 : Operation 4168 [1/1] (0.00ns)   --->   "%j_0_58 = phi i12 [ 0, %i_cycle57 ], [ %add_ln25_58, %j_cycle58 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4168 'phi' 'j_0_58' <Predicate = true> <Delay = 0.00>
ST_1047 : Operation 4169 [1/1] (1.99ns)   --->   "%icmp_ln25_58 = icmp eq i12 %j_0_58, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4169 'icmp' 'icmp_ln25_58' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1047 : Operation 4170 [1/1] (0.00ns)   --->   "%empty_184 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 4170 'speclooptripcount' 'empty_184' <Predicate = true> <Delay = 0.00>
ST_1047 : Operation 4171 [1/1] (1.54ns)   --->   "%add_ln25_58 = add i12 %j_0_58, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4171 'add' 'add_ln25_58' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1047 : Operation 4172 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_58, label %i_cycle58, label %j_cycle58" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4172 'br' <Predicate = true> <Delay = 0.00>
ST_1047 : Operation 4173 [1/1] (0.00ns)   --->   "%tmp_218 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_57, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4173 'partselect' 'tmp_218' <Predicate = (!icmp_ln25_58)> <Delay = 0.00>
ST_1047 : Operation 4174 [1/1] (0.00ns)   --->   "%tmp_219 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_218, i12 %j_0_58)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4174 'bitconcatenate' 'tmp_219' <Predicate = (!icmp_ln25_58)> <Delay = 0.00>
ST_1047 : Operation 4175 [1/1] (0.00ns)   --->   "%zext_ln27_175 = zext i22 %tmp_219 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4175 'zext' 'zext_ln27_175' <Predicate = (!icmp_ln25_58)> <Delay = 0.00>
ST_1047 : Operation 4176 [1/1] (2.49ns)   --->   "%add_ln27_87 = add i31 %zext_ln27_175, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4176 'add' 'add_ln27_87' <Predicate = (!icmp_ln25_58)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1048 <SV = 264> <Delay = 8.75>
ST_1048 : Operation 4177 [1/1] (0.00ns)   --->   "%zext_ln27_176 = zext i31 %add_ln27_87 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4177 'zext' 'zext_ln27_176' <Predicate = (!icmp_ln25_58)> <Delay = 0.00>
ST_1048 : Operation 4178 [1/1] (0.00ns)   --->   "%gmem_addr_174 = getelementptr i32* %gmem, i64 %zext_ln27_176" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4178 'getelementptr' 'gmem_addr_174' <Predicate = (!icmp_ln25_58)> <Delay = 0.00>
ST_1048 : Operation 4179 [1/1] (2.49ns)   --->   "%add_ln28_58 = add i31 %zext_ln27_175, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4179 'add' 'add_ln28_58' <Predicate = (!icmp_ln25_58)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1048 : Operation 4180 [7/7] (8.75ns)   --->   "%gmem_load_116_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_174, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4180 'readreq' 'gmem_load_116_req' <Predicate = (!icmp_ln25_58)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1049 <SV = 265> <Delay = 8.75>
ST_1049 : Operation 4181 [1/1] (0.00ns)   --->   "%zext_ln28_58 = zext i31 %add_ln28_58 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4181 'zext' 'zext_ln28_58' <Predicate = (!icmp_ln25_58)> <Delay = 0.00>
ST_1049 : Operation 4182 [1/1] (0.00ns)   --->   "%gmem_addr_175 = getelementptr i32* %gmem, i64 %zext_ln28_58" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4182 'getelementptr' 'gmem_addr_175' <Predicate = (!icmp_ln25_58)> <Delay = 0.00>
ST_1049 : Operation 4183 [6/7] (8.75ns)   --->   "%gmem_load_116_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_174, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4183 'readreq' 'gmem_load_116_req' <Predicate = (!icmp_ln25_58)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1049 : Operation 4184 [7/7] (8.75ns)   --->   "%gmem_load_117_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_175, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4184 'readreq' 'gmem_load_117_req' <Predicate = (!icmp_ln25_58)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1050 <SV = 266> <Delay = 8.75>
ST_1050 : Operation 4185 [5/7] (8.75ns)   --->   "%gmem_load_116_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_174, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4185 'readreq' 'gmem_load_116_req' <Predicate = (!icmp_ln25_58)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1050 : Operation 4186 [6/7] (8.75ns)   --->   "%gmem_load_117_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_175, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4186 'readreq' 'gmem_load_117_req' <Predicate = (!icmp_ln25_58)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1051 <SV = 267> <Delay = 8.75>
ST_1051 : Operation 4187 [4/7] (8.75ns)   --->   "%gmem_load_116_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_174, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4187 'readreq' 'gmem_load_116_req' <Predicate = (!icmp_ln25_58)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1051 : Operation 4188 [5/7] (8.75ns)   --->   "%gmem_load_117_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_175, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4188 'readreq' 'gmem_load_117_req' <Predicate = (!icmp_ln25_58)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1052 <SV = 268> <Delay = 8.75>
ST_1052 : Operation 4189 [3/7] (8.75ns)   --->   "%gmem_load_116_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_174, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4189 'readreq' 'gmem_load_116_req' <Predicate = (!icmp_ln25_58)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1052 : Operation 4190 [4/7] (8.75ns)   --->   "%gmem_load_117_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_175, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4190 'readreq' 'gmem_load_117_req' <Predicate = (!icmp_ln25_58)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1053 <SV = 269> <Delay = 8.75>
ST_1053 : Operation 4191 [2/7] (8.75ns)   --->   "%gmem_load_116_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_174, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4191 'readreq' 'gmem_load_116_req' <Predicate = (!icmp_ln25_58)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1053 : Operation 4192 [3/7] (8.75ns)   --->   "%gmem_load_117_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_175, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4192 'readreq' 'gmem_load_117_req' <Predicate = (!icmp_ln25_58)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1054 <SV = 270> <Delay = 8.75>
ST_1054 : Operation 4193 [1/7] (8.75ns)   --->   "%gmem_load_116_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_174, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4193 'readreq' 'gmem_load_116_req' <Predicate = (!icmp_ln25_58)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1054 : Operation 4194 [2/7] (8.75ns)   --->   "%gmem_load_117_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_175, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4194 'readreq' 'gmem_load_117_req' <Predicate = (!icmp_ln25_58)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1055 <SV = 271> <Delay = 8.75>
ST_1055 : Operation 4195 [1/1] (8.75ns)   --->   "%gmem_addr_174_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_174)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4195 'read' 'gmem_addr_174_read' <Predicate = (!icmp_ln25_58)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1055 : Operation 4196 [1/7] (8.75ns)   --->   "%gmem_load_117_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_175, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4196 'readreq' 'gmem_load_117_req' <Predicate = (!icmp_ln25_58)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1056 <SV = 272> <Delay = 8.75>
ST_1056 : Operation 4197 [1/1] (2.49ns)   --->   "%add_ln32_58 = add i31 %zext_ln27_175, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4197 'add' 'add_ln32_58' <Predicate = (!icmp_ln25_58)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1056 : Operation 4198 [1/1] (8.75ns)   --->   "%gmem_addr_175_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_175)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4198 'read' 'gmem_addr_175_read' <Predicate = (!icmp_ln25_58)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1057 <SV = 273> <Delay = 8.75>
ST_1057 : Operation 4199 [1/1] (0.00ns)   --->   "%zext_ln32_59 = zext i31 %add_ln32_58 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4199 'zext' 'zext_ln32_59' <Predicate = (!icmp_ln25_58)> <Delay = 0.00>
ST_1057 : Operation 4200 [1/1] (0.00ns)   --->   "%gmem_addr_176 = getelementptr i32* %gmem, i64 %zext_ln32_59" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4200 'getelementptr' 'gmem_addr_176' <Predicate = (!icmp_ln25_58)> <Delay = 0.00>
ST_1057 : Operation 4201 [1/1] (8.51ns)   --->   "%mul_ln30_58 = mul nsw i32 %gmem_addr_174_read, %gmem_addr_175_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 4201 'mul' 'mul_ln30_58' <Predicate = (!icmp_ln25_58)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1057 : Operation 4202 [1/1] (8.75ns)   --->   "%gmem_addr_176_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_176, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4202 'writereq' 'gmem_addr_176_req' <Predicate = (!icmp_ln25_58)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1058 <SV = 274> <Delay = 8.75>
ST_1058 : Operation 4203 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_176, i32 %mul_ln30_58, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4203 'write' <Predicate = (!icmp_ln25_58)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1059 <SV = 275> <Delay = 8.75>
ST_1059 : Operation 4204 [5/5] (8.75ns)   --->   "%gmem_addr_176_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_176)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4204 'writeresp' 'gmem_addr_176_resp' <Predicate = (!icmp_ln25_58)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1060 <SV = 276> <Delay = 8.75>
ST_1060 : Operation 4205 [4/5] (8.75ns)   --->   "%gmem_addr_176_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_176)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4205 'writeresp' 'gmem_addr_176_resp' <Predicate = (!icmp_ln25_58)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1061 <SV = 277> <Delay = 8.75>
ST_1061 : Operation 4206 [3/5] (8.75ns)   --->   "%gmem_addr_176_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_176)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4206 'writeresp' 'gmem_addr_176_resp' <Predicate = (!icmp_ln25_58)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1062 <SV = 278> <Delay = 8.75>
ST_1062 : Operation 4207 [2/5] (8.75ns)   --->   "%gmem_addr_176_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_176)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4207 'writeresp' 'gmem_addr_176_resp' <Predicate = (!icmp_ln25_58)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1063 <SV = 279> <Delay = 8.75>
ST_1063 : Operation 4208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4208 'specloopname' <Predicate = (!icmp_ln25_58)> <Delay = 0.00>
ST_1063 : Operation 4209 [1/1] (0.00ns)   --->   "%tmp_117 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4209 'specregionbegin' 'tmp_117' <Predicate = (!icmp_ln25_58)> <Delay = 0.00>
ST_1063 : Operation 4210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 4210 'specpipeline' <Predicate = (!icmp_ln25_58)> <Delay = 0.00>
ST_1063 : Operation 4211 [1/5] (8.75ns)   --->   "%gmem_addr_176_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_176)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4211 'writeresp' 'gmem_addr_176_resp' <Predicate = (!icmp_ln25_58)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1063 : Operation 4212 [1/1] (0.00ns)   --->   "%empty_185 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_117) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 4212 'specregionend' 'empty_185' <Predicate = (!icmp_ln25_58)> <Delay = 0.00>
ST_1063 : Operation 4213 [1/1] (0.00ns)   --->   "br label %60" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4213 'br' <Predicate = (!icmp_ln25_58)> <Delay = 0.00>

State 1064 <SV = 264> <Delay = 2.49>
ST_1064 : Operation 4214 [1/1] (0.00ns)   --->   "%or_ln22_58 = or i11 %empty_10, 59" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 4214 'or' 'or_ln22_58' <Predicate = true> <Delay = 0.00>
ST_1064 : Operation 4215 [1/1] (0.00ns)   --->   "%tmp_116 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 4215 'specregionbegin' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_1064 : Operation 4216 [1/1] (0.00ns)   --->   "%tmp_217 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_58, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4216 'bitconcatenate' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_1064 : Operation 4217 [1/1] (0.00ns)   --->   "%zext_ln27_174 = zext i22 %tmp_217 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4217 'zext' 'zext_ln27_174' <Predicate = true> <Delay = 0.00>
ST_1064 : Operation 4218 [1/1] (2.49ns)   --->   "%add_ln32_59 = add i31 %zext_ln27_174, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4218 'add' 'add_ln32_59' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1065 <SV = 265> <Delay = 8.75>
ST_1065 : Operation 4219 [1/1] (0.00ns)   --->   "%empty_183 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_114) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 4219 'specregionend' 'empty_183' <Predicate = true> <Delay = 0.00>
ST_1065 : Operation 4220 [1/1] (0.00ns)   --->   "%zext_ln25_29 = zext i22 %tmp_217 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4220 'zext' 'zext_ln25_29' <Predicate = true> <Delay = 0.00>
ST_1065 : Operation 4221 [1/1] (0.00ns)   --->   "%zext_ln32_58 = zext i31 %add_ln32_59 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4221 'zext' 'zext_ln32_58' <Predicate = true> <Delay = 0.00>
ST_1065 : Operation 4222 [1/1] (0.00ns)   --->   "%gmem_addr_179 = getelementptr i32* %gmem, i64 %zext_ln32_58" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4222 'getelementptr' 'gmem_addr_179' <Predicate = true> <Delay = 0.00>
ST_1065 : Operation 4223 [1/1] (8.75ns)   --->   "%p_wr_req254 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_179, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4223 'writereq' 'p_wr_req254' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1065 : Operation 4224 [1/1] (1.76ns)   --->   "br label %61" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4224 'br' <Predicate = true> <Delay = 1.76>

State 1066 <SV = 266> <Delay = 4.74>
ST_1066 : Operation 4225 [1/1] (0.00ns)   --->   "%j_0_59 = phi i12 [ 0, %i_cycle58 ], [ %add_ln25_59, %j_cycle59 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4225 'phi' 'j_0_59' <Predicate = true> <Delay = 0.00>
ST_1066 : Operation 4226 [1/1] (1.99ns)   --->   "%icmp_ln25_59 = icmp eq i12 %j_0_59, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4226 'icmp' 'icmp_ln25_59' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1066 : Operation 4227 [1/1] (0.00ns)   --->   "%empty_187 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 4227 'speclooptripcount' 'empty_187' <Predicate = true> <Delay = 0.00>
ST_1066 : Operation 4228 [1/1] (1.54ns)   --->   "%add_ln25_59 = add i12 %j_0_59, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4228 'add' 'add_ln25_59' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1066 : Operation 4229 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_59, label %i_cycle59, label %j_cycle59" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4229 'br' <Predicate = true> <Delay = 0.00>
ST_1066 : Operation 4230 [1/1] (0.00ns)   --->   "%zext_ln27_177 = zext i12 %j_0_59 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4230 'zext' 'zext_ln27_177' <Predicate = (!icmp_ln25_59)> <Delay = 0.00>
ST_1066 : Operation 4231 [1/1] (2.25ns)   --->   "%add_ln27_88 = add i23 %zext_ln25_29, %zext_ln27_177" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4231 'add' 'add_ln27_88' <Predicate = (!icmp_ln25_59)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1066 : Operation 4232 [1/1] (0.00ns)   --->   "%zext_ln27_178 = zext i23 %add_ln27_88 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4232 'zext' 'zext_ln27_178' <Predicate = (!icmp_ln25_59)> <Delay = 0.00>
ST_1066 : Operation 4233 [1/1] (2.49ns)   --->   "%add_ln27_89 = add i31 %zext_ln27_178, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4233 'add' 'add_ln27_89' <Predicate = (!icmp_ln25_59)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1067 <SV = 267> <Delay = 8.75>
ST_1067 : Operation 4234 [1/1] (0.00ns)   --->   "%zext_ln27_179 = zext i31 %add_ln27_89 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4234 'zext' 'zext_ln27_179' <Predicate = (!icmp_ln25_59)> <Delay = 0.00>
ST_1067 : Operation 4235 [1/1] (0.00ns)   --->   "%gmem_addr_177 = getelementptr i32* %gmem, i64 %zext_ln27_179" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4235 'getelementptr' 'gmem_addr_177' <Predicate = (!icmp_ln25_59)> <Delay = 0.00>
ST_1067 : Operation 4236 [1/1] (2.49ns)   --->   "%add_ln28_59 = add i31 %zext_ln27_178, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4236 'add' 'add_ln28_59' <Predicate = (!icmp_ln25_59)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1067 : Operation 4237 [7/7] (8.75ns)   --->   "%gmem_load_118_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_177, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4237 'readreq' 'gmem_load_118_req' <Predicate = (!icmp_ln25_59)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1068 <SV = 268> <Delay = 8.75>
ST_1068 : Operation 4238 [1/1] (0.00ns)   --->   "%zext_ln28_59 = zext i31 %add_ln28_59 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4238 'zext' 'zext_ln28_59' <Predicate = (!icmp_ln25_59)> <Delay = 0.00>
ST_1068 : Operation 4239 [1/1] (0.00ns)   --->   "%gmem_addr_178 = getelementptr i32* %gmem, i64 %zext_ln28_59" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4239 'getelementptr' 'gmem_addr_178' <Predicate = (!icmp_ln25_59)> <Delay = 0.00>
ST_1068 : Operation 4240 [6/7] (8.75ns)   --->   "%gmem_load_118_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_177, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4240 'readreq' 'gmem_load_118_req' <Predicate = (!icmp_ln25_59)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1068 : Operation 4241 [7/7] (8.75ns)   --->   "%gmem_load_119_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_178, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4241 'readreq' 'gmem_load_119_req' <Predicate = (!icmp_ln25_59)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1069 <SV = 269> <Delay = 8.75>
ST_1069 : Operation 4242 [5/7] (8.75ns)   --->   "%gmem_load_118_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_177, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4242 'readreq' 'gmem_load_118_req' <Predicate = (!icmp_ln25_59)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1069 : Operation 4243 [6/7] (8.75ns)   --->   "%gmem_load_119_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_178, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4243 'readreq' 'gmem_load_119_req' <Predicate = (!icmp_ln25_59)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1070 <SV = 270> <Delay = 8.75>
ST_1070 : Operation 4244 [4/7] (8.75ns)   --->   "%gmem_load_118_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_177, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4244 'readreq' 'gmem_load_118_req' <Predicate = (!icmp_ln25_59)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1070 : Operation 4245 [5/7] (8.75ns)   --->   "%gmem_load_119_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_178, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4245 'readreq' 'gmem_load_119_req' <Predicate = (!icmp_ln25_59)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1071 <SV = 271> <Delay = 8.75>
ST_1071 : Operation 4246 [3/7] (8.75ns)   --->   "%gmem_load_118_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_177, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4246 'readreq' 'gmem_load_118_req' <Predicate = (!icmp_ln25_59)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1071 : Operation 4247 [4/7] (8.75ns)   --->   "%gmem_load_119_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_178, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4247 'readreq' 'gmem_load_119_req' <Predicate = (!icmp_ln25_59)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1072 <SV = 272> <Delay = 8.75>
ST_1072 : Operation 4248 [2/7] (8.75ns)   --->   "%gmem_load_118_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_177, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4248 'readreq' 'gmem_load_118_req' <Predicate = (!icmp_ln25_59)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1072 : Operation 4249 [3/7] (8.75ns)   --->   "%gmem_load_119_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_178, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4249 'readreq' 'gmem_load_119_req' <Predicate = (!icmp_ln25_59)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1073 <SV = 273> <Delay = 8.75>
ST_1073 : Operation 4250 [1/7] (8.75ns)   --->   "%gmem_load_118_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_177, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4250 'readreq' 'gmem_load_118_req' <Predicate = (!icmp_ln25_59)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1073 : Operation 4251 [2/7] (8.75ns)   --->   "%gmem_load_119_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_178, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4251 'readreq' 'gmem_load_119_req' <Predicate = (!icmp_ln25_59)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1074 <SV = 274> <Delay = 8.75>
ST_1074 : Operation 4252 [1/1] (8.75ns)   --->   "%gmem_addr_177_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_177)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4252 'read' 'gmem_addr_177_read' <Predicate = (!icmp_ln25_59)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1074 : Operation 4253 [1/7] (8.75ns)   --->   "%gmem_load_119_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_178, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4253 'readreq' 'gmem_load_119_req' <Predicate = (!icmp_ln25_59)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1075 <SV = 275> <Delay = 8.75>
ST_1075 : Operation 4254 [1/1] (8.75ns)   --->   "%gmem_addr_178_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_178)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4254 'read' 'gmem_addr_178_read' <Predicate = (!icmp_ln25_59)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1076 <SV = 276> <Delay = 8.51>
ST_1076 : Operation 4255 [1/1] (8.51ns)   --->   "%mul_ln30_59 = mul nsw i32 %gmem_addr_178_read, %gmem_addr_177_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 4255 'mul' 'mul_ln30_59' <Predicate = (!icmp_ln25_59)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 1077 <SV = 277> <Delay = 8.75>
ST_1077 : Operation 4256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4256 'specloopname' <Predicate = (!icmp_ln25_59)> <Delay = 0.00>
ST_1077 : Operation 4257 [1/1] (0.00ns)   --->   "%tmp_119 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4257 'specregionbegin' 'tmp_119' <Predicate = (!icmp_ln25_59)> <Delay = 0.00>
ST_1077 : Operation 4258 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 4258 'specpipeline' <Predicate = (!icmp_ln25_59)> <Delay = 0.00>
ST_1077 : Operation 4259 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_179, i32 %mul_ln30_59, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4259 'write' <Predicate = (!icmp_ln25_59)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1077 : Operation 4260 [1/1] (0.00ns)   --->   "%empty_188 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_119) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 4260 'specregionend' 'empty_188' <Predicate = (!icmp_ln25_59)> <Delay = 0.00>
ST_1077 : Operation 4261 [1/1] (0.00ns)   --->   "br label %61" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4261 'br' <Predicate = (!icmp_ln25_59)> <Delay = 0.00>

State 1078 <SV = 267> <Delay = 8.75>
ST_1078 : Operation 4262 [5/5] (8.75ns)   --->   "%p_wr_resp255 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_179)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4262 'writeresp' 'p_wr_resp255' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1078 : Operation 4263 [1/1] (0.00ns)   --->   "%tmp_118 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 4263 'specregionbegin' 'tmp_118' <Predicate = true> <Delay = 0.00>

State 1079 <SV = 268> <Delay = 8.75>
ST_1079 : Operation 4264 [4/5] (8.75ns)   --->   "%p_wr_resp255 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_179)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4264 'writeresp' 'p_wr_resp255' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1080 <SV = 269> <Delay = 8.75>
ST_1080 : Operation 4265 [3/5] (8.75ns)   --->   "%p_wr_resp255 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_179)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4265 'writeresp' 'p_wr_resp255' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1081 <SV = 270> <Delay = 8.75>
ST_1081 : Operation 4266 [2/5] (8.75ns)   --->   "%p_wr_resp255 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_179)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4266 'writeresp' 'p_wr_resp255' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1082 <SV = 271> <Delay = 8.75>
ST_1082 : Operation 4267 [1/5] (8.75ns)   --->   "%p_wr_resp255 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_179)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4267 'writeresp' 'p_wr_resp255' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1082 : Operation 4268 [1/1] (0.00ns)   --->   "%empty_186 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_116) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 4268 'specregionend' 'empty_186' <Predicate = true> <Delay = 0.00>
ST_1082 : Operation 4269 [1/1] (0.00ns)   --->   "%or_ln22_59 = or i11 %empty_10, 60" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 4269 'or' 'or_ln22_59' <Predicate = true> <Delay = 0.00>
ST_1082 : Operation 4270 [1/1] (1.76ns)   --->   "br label %62" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4270 'br' <Predicate = true> <Delay = 1.76>

State 1083 <SV = 272> <Delay = 2.96>
ST_1083 : Operation 4271 [1/1] (0.00ns)   --->   "%j_0_60 = phi i12 [ 0, %i_cycle59 ], [ %add_ln25_60, %j_cycle60 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4271 'phi' 'j_0_60' <Predicate = true> <Delay = 0.00>
ST_1083 : Operation 4272 [1/1] (1.99ns)   --->   "%icmp_ln25_60 = icmp eq i12 %j_0_60, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4272 'icmp' 'icmp_ln25_60' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1083 : Operation 4273 [1/1] (0.00ns)   --->   "%empty_190 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 4273 'speclooptripcount' 'empty_190' <Predicate = true> <Delay = 0.00>
ST_1083 : Operation 4274 [1/1] (1.54ns)   --->   "%add_ln25_60 = add i12 %j_0_60, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4274 'add' 'add_ln25_60' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1083 : Operation 4275 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_60, label %i_cycle60, label %j_cycle60" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4275 'br' <Predicate = true> <Delay = 0.00>
ST_1083 : Operation 4276 [1/1] (0.00ns)   --->   "%tmp_221 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_59, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4276 'partselect' 'tmp_221' <Predicate = (!icmp_ln25_60)> <Delay = 0.00>
ST_1083 : Operation 4277 [1/1] (0.00ns)   --->   "%tmp_222 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_221, i12 %j_0_60)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4277 'bitconcatenate' 'tmp_222' <Predicate = (!icmp_ln25_60)> <Delay = 0.00>
ST_1083 : Operation 4278 [1/1] (0.00ns)   --->   "%zext_ln27_181 = zext i22 %tmp_222 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4278 'zext' 'zext_ln27_181' <Predicate = (!icmp_ln25_60)> <Delay = 0.00>
ST_1083 : Operation 4279 [1/1] (2.49ns)   --->   "%add_ln27_90 = add i31 %zext_ln27_181, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4279 'add' 'add_ln27_90' <Predicate = (!icmp_ln25_60)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1084 <SV = 273> <Delay = 8.75>
ST_1084 : Operation 4280 [1/1] (0.00ns)   --->   "%zext_ln27_182 = zext i31 %add_ln27_90 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4280 'zext' 'zext_ln27_182' <Predicate = (!icmp_ln25_60)> <Delay = 0.00>
ST_1084 : Operation 4281 [1/1] (0.00ns)   --->   "%gmem_addr_180 = getelementptr i32* %gmem, i64 %zext_ln27_182" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4281 'getelementptr' 'gmem_addr_180' <Predicate = (!icmp_ln25_60)> <Delay = 0.00>
ST_1084 : Operation 4282 [1/1] (2.49ns)   --->   "%add_ln28_60 = add i31 %zext_ln27_181, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4282 'add' 'add_ln28_60' <Predicate = (!icmp_ln25_60)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1084 : Operation 4283 [7/7] (8.75ns)   --->   "%gmem_load_120_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_180, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4283 'readreq' 'gmem_load_120_req' <Predicate = (!icmp_ln25_60)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1085 <SV = 274> <Delay = 8.75>
ST_1085 : Operation 4284 [1/1] (0.00ns)   --->   "%zext_ln28_60 = zext i31 %add_ln28_60 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4284 'zext' 'zext_ln28_60' <Predicate = (!icmp_ln25_60)> <Delay = 0.00>
ST_1085 : Operation 4285 [1/1] (0.00ns)   --->   "%gmem_addr_181 = getelementptr i32* %gmem, i64 %zext_ln28_60" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4285 'getelementptr' 'gmem_addr_181' <Predicate = (!icmp_ln25_60)> <Delay = 0.00>
ST_1085 : Operation 4286 [6/7] (8.75ns)   --->   "%gmem_load_120_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_180, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4286 'readreq' 'gmem_load_120_req' <Predicate = (!icmp_ln25_60)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1085 : Operation 4287 [7/7] (8.75ns)   --->   "%gmem_load_121_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_181, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4287 'readreq' 'gmem_load_121_req' <Predicate = (!icmp_ln25_60)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1086 <SV = 275> <Delay = 8.75>
ST_1086 : Operation 4288 [5/7] (8.75ns)   --->   "%gmem_load_120_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_180, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4288 'readreq' 'gmem_load_120_req' <Predicate = (!icmp_ln25_60)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1086 : Operation 4289 [6/7] (8.75ns)   --->   "%gmem_load_121_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_181, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4289 'readreq' 'gmem_load_121_req' <Predicate = (!icmp_ln25_60)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1087 <SV = 276> <Delay = 8.75>
ST_1087 : Operation 4290 [4/7] (8.75ns)   --->   "%gmem_load_120_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_180, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4290 'readreq' 'gmem_load_120_req' <Predicate = (!icmp_ln25_60)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1087 : Operation 4291 [5/7] (8.75ns)   --->   "%gmem_load_121_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_181, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4291 'readreq' 'gmem_load_121_req' <Predicate = (!icmp_ln25_60)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1088 <SV = 277> <Delay = 8.75>
ST_1088 : Operation 4292 [3/7] (8.75ns)   --->   "%gmem_load_120_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_180, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4292 'readreq' 'gmem_load_120_req' <Predicate = (!icmp_ln25_60)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1088 : Operation 4293 [4/7] (8.75ns)   --->   "%gmem_load_121_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_181, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4293 'readreq' 'gmem_load_121_req' <Predicate = (!icmp_ln25_60)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1089 <SV = 278> <Delay = 8.75>
ST_1089 : Operation 4294 [2/7] (8.75ns)   --->   "%gmem_load_120_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_180, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4294 'readreq' 'gmem_load_120_req' <Predicate = (!icmp_ln25_60)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1089 : Operation 4295 [3/7] (8.75ns)   --->   "%gmem_load_121_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_181, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4295 'readreq' 'gmem_load_121_req' <Predicate = (!icmp_ln25_60)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1090 <SV = 279> <Delay = 8.75>
ST_1090 : Operation 4296 [1/7] (8.75ns)   --->   "%gmem_load_120_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_180, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4296 'readreq' 'gmem_load_120_req' <Predicate = (!icmp_ln25_60)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1090 : Operation 4297 [2/7] (8.75ns)   --->   "%gmem_load_121_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_181, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4297 'readreq' 'gmem_load_121_req' <Predicate = (!icmp_ln25_60)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1091 <SV = 280> <Delay = 8.75>
ST_1091 : Operation 4298 [1/1] (8.75ns)   --->   "%gmem_addr_180_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_180)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4298 'read' 'gmem_addr_180_read' <Predicate = (!icmp_ln25_60)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1091 : Operation 4299 [1/7] (8.75ns)   --->   "%gmem_load_121_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_181, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4299 'readreq' 'gmem_load_121_req' <Predicate = (!icmp_ln25_60)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1092 <SV = 281> <Delay = 8.75>
ST_1092 : Operation 4300 [1/1] (2.49ns)   --->   "%add_ln32_60 = add i31 %zext_ln27_181, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4300 'add' 'add_ln32_60' <Predicate = (!icmp_ln25_60)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1092 : Operation 4301 [1/1] (8.75ns)   --->   "%gmem_addr_181_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_181)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4301 'read' 'gmem_addr_181_read' <Predicate = (!icmp_ln25_60)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1093 <SV = 282> <Delay = 8.75>
ST_1093 : Operation 4302 [1/1] (0.00ns)   --->   "%zext_ln32_61 = zext i31 %add_ln32_60 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4302 'zext' 'zext_ln32_61' <Predicate = (!icmp_ln25_60)> <Delay = 0.00>
ST_1093 : Operation 4303 [1/1] (0.00ns)   --->   "%gmem_addr_182 = getelementptr i32* %gmem, i64 %zext_ln32_61" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4303 'getelementptr' 'gmem_addr_182' <Predicate = (!icmp_ln25_60)> <Delay = 0.00>
ST_1093 : Operation 4304 [1/1] (8.51ns)   --->   "%mul_ln30_60 = mul nsw i32 %gmem_addr_180_read, %gmem_addr_181_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 4304 'mul' 'mul_ln30_60' <Predicate = (!icmp_ln25_60)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1093 : Operation 4305 [1/1] (8.75ns)   --->   "%gmem_addr_182_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_182, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4305 'writereq' 'gmem_addr_182_req' <Predicate = (!icmp_ln25_60)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1094 <SV = 283> <Delay = 8.75>
ST_1094 : Operation 4306 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_182, i32 %mul_ln30_60, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4306 'write' <Predicate = (!icmp_ln25_60)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1095 <SV = 284> <Delay = 8.75>
ST_1095 : Operation 4307 [5/5] (8.75ns)   --->   "%gmem_addr_182_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_182)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4307 'writeresp' 'gmem_addr_182_resp' <Predicate = (!icmp_ln25_60)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1096 <SV = 285> <Delay = 8.75>
ST_1096 : Operation 4308 [4/5] (8.75ns)   --->   "%gmem_addr_182_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_182)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4308 'writeresp' 'gmem_addr_182_resp' <Predicate = (!icmp_ln25_60)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1097 <SV = 286> <Delay = 8.75>
ST_1097 : Operation 4309 [3/5] (8.75ns)   --->   "%gmem_addr_182_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_182)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4309 'writeresp' 'gmem_addr_182_resp' <Predicate = (!icmp_ln25_60)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1098 <SV = 287> <Delay = 8.75>
ST_1098 : Operation 4310 [2/5] (8.75ns)   --->   "%gmem_addr_182_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_182)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4310 'writeresp' 'gmem_addr_182_resp' <Predicate = (!icmp_ln25_60)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1099 <SV = 288> <Delay = 8.75>
ST_1099 : Operation 4311 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4311 'specloopname' <Predicate = (!icmp_ln25_60)> <Delay = 0.00>
ST_1099 : Operation 4312 [1/1] (0.00ns)   --->   "%tmp_121 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4312 'specregionbegin' 'tmp_121' <Predicate = (!icmp_ln25_60)> <Delay = 0.00>
ST_1099 : Operation 4313 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 4313 'specpipeline' <Predicate = (!icmp_ln25_60)> <Delay = 0.00>
ST_1099 : Operation 4314 [1/5] (8.75ns)   --->   "%gmem_addr_182_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_182)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4314 'writeresp' 'gmem_addr_182_resp' <Predicate = (!icmp_ln25_60)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1099 : Operation 4315 [1/1] (0.00ns)   --->   "%empty_191 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_121) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 4315 'specregionend' 'empty_191' <Predicate = (!icmp_ln25_60)> <Delay = 0.00>
ST_1099 : Operation 4316 [1/1] (0.00ns)   --->   "br label %62" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4316 'br' <Predicate = (!icmp_ln25_60)> <Delay = 0.00>

State 1100 <SV = 273> <Delay = 2.49>
ST_1100 : Operation 4317 [1/1] (0.00ns)   --->   "%or_ln22_60 = or i11 %empty_10, 61" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 4317 'or' 'or_ln22_60' <Predicate = true> <Delay = 0.00>
ST_1100 : Operation 4318 [1/1] (0.00ns)   --->   "%tmp_120 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 4318 'specregionbegin' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_1100 : Operation 4319 [1/1] (0.00ns)   --->   "%tmp_220 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_60, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4319 'bitconcatenate' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_1100 : Operation 4320 [1/1] (0.00ns)   --->   "%zext_ln27_180 = zext i22 %tmp_220 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4320 'zext' 'zext_ln27_180' <Predicate = true> <Delay = 0.00>
ST_1100 : Operation 4321 [1/1] (2.49ns)   --->   "%add_ln32_61 = add i31 %zext_ln27_180, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4321 'add' 'add_ln32_61' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1101 <SV = 274> <Delay = 8.75>
ST_1101 : Operation 4322 [1/1] (0.00ns)   --->   "%empty_189 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_118) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 4322 'specregionend' 'empty_189' <Predicate = true> <Delay = 0.00>
ST_1101 : Operation 4323 [1/1] (0.00ns)   --->   "%zext_ln25_30 = zext i22 %tmp_220 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4323 'zext' 'zext_ln25_30' <Predicate = true> <Delay = 0.00>
ST_1101 : Operation 4324 [1/1] (0.00ns)   --->   "%zext_ln32_60 = zext i31 %add_ln32_61 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4324 'zext' 'zext_ln32_60' <Predicate = true> <Delay = 0.00>
ST_1101 : Operation 4325 [1/1] (0.00ns)   --->   "%gmem_addr_185 = getelementptr i32* %gmem, i64 %zext_ln32_60" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4325 'getelementptr' 'gmem_addr_185' <Predicate = true> <Delay = 0.00>
ST_1101 : Operation 4326 [1/1] (8.75ns)   --->   "%p_wr_req256 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_185, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4326 'writereq' 'p_wr_req256' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1101 : Operation 4327 [1/1] (1.76ns)   --->   "br label %63" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4327 'br' <Predicate = true> <Delay = 1.76>

State 1102 <SV = 275> <Delay = 4.74>
ST_1102 : Operation 4328 [1/1] (0.00ns)   --->   "%j_0_61 = phi i12 [ 0, %i_cycle60 ], [ %add_ln25_61, %j_cycle61 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4328 'phi' 'j_0_61' <Predicate = true> <Delay = 0.00>
ST_1102 : Operation 4329 [1/1] (1.99ns)   --->   "%icmp_ln25_61 = icmp eq i12 %j_0_61, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4329 'icmp' 'icmp_ln25_61' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1102 : Operation 4330 [1/1] (0.00ns)   --->   "%empty_193 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 4330 'speclooptripcount' 'empty_193' <Predicate = true> <Delay = 0.00>
ST_1102 : Operation 4331 [1/1] (1.54ns)   --->   "%add_ln25_61 = add i12 %j_0_61, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4331 'add' 'add_ln25_61' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1102 : Operation 4332 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_61, label %i_cycle61, label %j_cycle61" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4332 'br' <Predicate = true> <Delay = 0.00>
ST_1102 : Operation 4333 [1/1] (0.00ns)   --->   "%zext_ln27_183 = zext i12 %j_0_61 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4333 'zext' 'zext_ln27_183' <Predicate = (!icmp_ln25_61)> <Delay = 0.00>
ST_1102 : Operation 4334 [1/1] (2.25ns)   --->   "%add_ln27_91 = add i23 %zext_ln25_30, %zext_ln27_183" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4334 'add' 'add_ln27_91' <Predicate = (!icmp_ln25_61)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1102 : Operation 4335 [1/1] (0.00ns)   --->   "%zext_ln27_184 = zext i23 %add_ln27_91 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4335 'zext' 'zext_ln27_184' <Predicate = (!icmp_ln25_61)> <Delay = 0.00>
ST_1102 : Operation 4336 [1/1] (2.49ns)   --->   "%add_ln27_92 = add i31 %zext_ln27_184, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4336 'add' 'add_ln27_92' <Predicate = (!icmp_ln25_61)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1102 : Operation 4337 [1/1] (2.49ns)   --->   "%add_ln28_61 = add i31 %zext_ln27_184, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4337 'add' 'add_ln28_61' <Predicate = (!icmp_ln25_61)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1103 <SV = 276> <Delay = 8.75>
ST_1103 : Operation 4338 [1/1] (0.00ns)   --->   "%zext_ln27_185 = zext i31 %add_ln27_92 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4338 'zext' 'zext_ln27_185' <Predicate = (!icmp_ln25_61)> <Delay = 0.00>
ST_1103 : Operation 4339 [1/1] (0.00ns)   --->   "%gmem_addr_183 = getelementptr i32* %gmem, i64 %zext_ln27_185" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4339 'getelementptr' 'gmem_addr_183' <Predicate = (!icmp_ln25_61)> <Delay = 0.00>
ST_1103 : Operation 4340 [7/7] (8.75ns)   --->   "%gmem_load_122_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_183, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4340 'readreq' 'gmem_load_122_req' <Predicate = (!icmp_ln25_61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1104 <SV = 277> <Delay = 8.75>
ST_1104 : Operation 4341 [1/1] (0.00ns)   --->   "%zext_ln28_61 = zext i31 %add_ln28_61 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4341 'zext' 'zext_ln28_61' <Predicate = (!icmp_ln25_61)> <Delay = 0.00>
ST_1104 : Operation 4342 [1/1] (0.00ns)   --->   "%gmem_addr_184 = getelementptr i32* %gmem, i64 %zext_ln28_61" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4342 'getelementptr' 'gmem_addr_184' <Predicate = (!icmp_ln25_61)> <Delay = 0.00>
ST_1104 : Operation 4343 [6/7] (8.75ns)   --->   "%gmem_load_122_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_183, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4343 'readreq' 'gmem_load_122_req' <Predicate = (!icmp_ln25_61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1104 : Operation 4344 [7/7] (8.75ns)   --->   "%gmem_load_123_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_184, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4344 'readreq' 'gmem_load_123_req' <Predicate = (!icmp_ln25_61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1105 <SV = 278> <Delay = 8.75>
ST_1105 : Operation 4345 [5/7] (8.75ns)   --->   "%gmem_load_122_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_183, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4345 'readreq' 'gmem_load_122_req' <Predicate = (!icmp_ln25_61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1105 : Operation 4346 [6/7] (8.75ns)   --->   "%gmem_load_123_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_184, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4346 'readreq' 'gmem_load_123_req' <Predicate = (!icmp_ln25_61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1106 <SV = 279> <Delay = 8.75>
ST_1106 : Operation 4347 [4/7] (8.75ns)   --->   "%gmem_load_122_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_183, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4347 'readreq' 'gmem_load_122_req' <Predicate = (!icmp_ln25_61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1106 : Operation 4348 [5/7] (8.75ns)   --->   "%gmem_load_123_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_184, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4348 'readreq' 'gmem_load_123_req' <Predicate = (!icmp_ln25_61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1107 <SV = 280> <Delay = 8.75>
ST_1107 : Operation 4349 [3/7] (8.75ns)   --->   "%gmem_load_122_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_183, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4349 'readreq' 'gmem_load_122_req' <Predicate = (!icmp_ln25_61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1107 : Operation 4350 [4/7] (8.75ns)   --->   "%gmem_load_123_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_184, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4350 'readreq' 'gmem_load_123_req' <Predicate = (!icmp_ln25_61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1108 <SV = 281> <Delay = 8.75>
ST_1108 : Operation 4351 [2/7] (8.75ns)   --->   "%gmem_load_122_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_183, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4351 'readreq' 'gmem_load_122_req' <Predicate = (!icmp_ln25_61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1108 : Operation 4352 [3/7] (8.75ns)   --->   "%gmem_load_123_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_184, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4352 'readreq' 'gmem_load_123_req' <Predicate = (!icmp_ln25_61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1109 <SV = 282> <Delay = 8.75>
ST_1109 : Operation 4353 [1/7] (8.75ns)   --->   "%gmem_load_122_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_183, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4353 'readreq' 'gmem_load_122_req' <Predicate = (!icmp_ln25_61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1109 : Operation 4354 [2/7] (8.75ns)   --->   "%gmem_load_123_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_184, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4354 'readreq' 'gmem_load_123_req' <Predicate = (!icmp_ln25_61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1110 <SV = 283> <Delay = 8.75>
ST_1110 : Operation 4355 [1/1] (8.75ns)   --->   "%gmem_addr_183_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_183)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4355 'read' 'gmem_addr_183_read' <Predicate = (!icmp_ln25_61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1110 : Operation 4356 [1/7] (8.75ns)   --->   "%gmem_load_123_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_184, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4356 'readreq' 'gmem_load_123_req' <Predicate = (!icmp_ln25_61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1111 <SV = 284> <Delay = 8.75>
ST_1111 : Operation 4357 [1/1] (8.75ns)   --->   "%gmem_addr_184_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_184)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4357 'read' 'gmem_addr_184_read' <Predicate = (!icmp_ln25_61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1112 <SV = 285> <Delay = 8.51>
ST_1112 : Operation 4358 [1/1] (8.51ns)   --->   "%mul_ln30_61 = mul nsw i32 %gmem_addr_184_read, %gmem_addr_183_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 4358 'mul' 'mul_ln30_61' <Predicate = (!icmp_ln25_61)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 1113 <SV = 286> <Delay = 8.75>
ST_1113 : Operation 4359 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4359 'specloopname' <Predicate = (!icmp_ln25_61)> <Delay = 0.00>
ST_1113 : Operation 4360 [1/1] (0.00ns)   --->   "%tmp_123 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4360 'specregionbegin' 'tmp_123' <Predicate = (!icmp_ln25_61)> <Delay = 0.00>
ST_1113 : Operation 4361 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 4361 'specpipeline' <Predicate = (!icmp_ln25_61)> <Delay = 0.00>
ST_1113 : Operation 4362 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_185, i32 %mul_ln30_61, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4362 'write' <Predicate = (!icmp_ln25_61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1113 : Operation 4363 [1/1] (0.00ns)   --->   "%empty_194 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_123) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 4363 'specregionend' 'empty_194' <Predicate = (!icmp_ln25_61)> <Delay = 0.00>
ST_1113 : Operation 4364 [1/1] (0.00ns)   --->   "br label %63" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4364 'br' <Predicate = (!icmp_ln25_61)> <Delay = 0.00>

State 1114 <SV = 276> <Delay = 8.75>
ST_1114 : Operation 4365 [5/5] (8.75ns)   --->   "%p_wr_resp257 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_185)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4365 'writeresp' 'p_wr_resp257' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1114 : Operation 4366 [1/1] (0.00ns)   --->   "%tmp_122 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 4366 'specregionbegin' 'tmp_122' <Predicate = true> <Delay = 0.00>

State 1115 <SV = 277> <Delay = 8.75>
ST_1115 : Operation 4367 [4/5] (8.75ns)   --->   "%p_wr_resp257 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_185)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4367 'writeresp' 'p_wr_resp257' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1116 <SV = 278> <Delay = 8.75>
ST_1116 : Operation 4368 [3/5] (8.75ns)   --->   "%p_wr_resp257 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_185)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4368 'writeresp' 'p_wr_resp257' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1117 <SV = 279> <Delay = 8.75>
ST_1117 : Operation 4369 [2/5] (8.75ns)   --->   "%p_wr_resp257 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_185)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4369 'writeresp' 'p_wr_resp257' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1118 <SV = 280> <Delay = 8.75>
ST_1118 : Operation 4370 [1/5] (8.75ns)   --->   "%p_wr_resp257 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_185)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4370 'writeresp' 'p_wr_resp257' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1118 : Operation 4371 [1/1] (0.00ns)   --->   "%empty_192 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_120) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 4371 'specregionend' 'empty_192' <Predicate = true> <Delay = 0.00>
ST_1118 : Operation 4372 [1/1] (0.00ns)   --->   "%or_ln22_61 = or i11 %empty_10, 62" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 4372 'or' 'or_ln22_61' <Predicate = true> <Delay = 0.00>
ST_1118 : Operation 4373 [1/1] (1.76ns)   --->   "br label %64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4373 'br' <Predicate = true> <Delay = 1.76>

State 1119 <SV = 281> <Delay = 2.96>
ST_1119 : Operation 4374 [1/1] (0.00ns)   --->   "%j_0_62 = phi i12 [ 0, %i_cycle61 ], [ %add_ln25_62, %j_cycle62 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4374 'phi' 'j_0_62' <Predicate = true> <Delay = 0.00>
ST_1119 : Operation 4375 [1/1] (1.99ns)   --->   "%icmp_ln25_62 = icmp eq i12 %j_0_62, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4375 'icmp' 'icmp_ln25_62' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1119 : Operation 4376 [1/1] (0.00ns)   --->   "%empty_196 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 4376 'speclooptripcount' 'empty_196' <Predicate = true> <Delay = 0.00>
ST_1119 : Operation 4377 [1/1] (1.54ns)   --->   "%add_ln25_62 = add i12 %j_0_62, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4377 'add' 'add_ln25_62' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1119 : Operation 4378 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_62, label %i_cycle62, label %j_cycle62" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4378 'br' <Predicate = true> <Delay = 0.00>
ST_1119 : Operation 4379 [1/1] (0.00ns)   --->   "%tmp_224 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_61, i32 1, i32 10)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4379 'partselect' 'tmp_224' <Predicate = (!icmp_ln25_62)> <Delay = 0.00>
ST_1119 : Operation 4380 [1/1] (0.00ns)   --->   "%tmp_225 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_224, i12 %j_0_62)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4380 'bitconcatenate' 'tmp_225' <Predicate = (!icmp_ln25_62)> <Delay = 0.00>
ST_1119 : Operation 4381 [1/1] (0.00ns)   --->   "%zext_ln27_187 = zext i22 %tmp_225 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4381 'zext' 'zext_ln27_187' <Predicate = (!icmp_ln25_62)> <Delay = 0.00>
ST_1119 : Operation 4382 [1/1] (2.49ns)   --->   "%add_ln27_93 = add i31 %zext_ln27_187, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4382 'add' 'add_ln27_93' <Predicate = (!icmp_ln25_62)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1120 <SV = 282> <Delay = 8.75>
ST_1120 : Operation 4383 [1/1] (0.00ns)   --->   "%zext_ln27_188 = zext i31 %add_ln27_93 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4383 'zext' 'zext_ln27_188' <Predicate = (!icmp_ln25_62)> <Delay = 0.00>
ST_1120 : Operation 4384 [1/1] (0.00ns)   --->   "%gmem_addr_186 = getelementptr i32* %gmem, i64 %zext_ln27_188" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4384 'getelementptr' 'gmem_addr_186' <Predicate = (!icmp_ln25_62)> <Delay = 0.00>
ST_1120 : Operation 4385 [1/1] (2.49ns)   --->   "%add_ln28_62 = add i31 %zext_ln27_187, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4385 'add' 'add_ln28_62' <Predicate = (!icmp_ln25_62)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1120 : Operation 4386 [1/1] (2.49ns)   --->   "%add_ln32_62 = add i31 %zext_ln27_187, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4386 'add' 'add_ln32_62' <Predicate = (!icmp_ln25_62)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1120 : Operation 4387 [7/7] (8.75ns)   --->   "%gmem_load_124_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_186, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4387 'readreq' 'gmem_load_124_req' <Predicate = (!icmp_ln25_62)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1121 <SV = 283> <Delay = 8.75>
ST_1121 : Operation 4388 [1/1] (0.00ns)   --->   "%zext_ln28_62 = zext i31 %add_ln28_62 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4388 'zext' 'zext_ln28_62' <Predicate = (!icmp_ln25_62)> <Delay = 0.00>
ST_1121 : Operation 4389 [1/1] (0.00ns)   --->   "%gmem_addr_187 = getelementptr i32* %gmem, i64 %zext_ln28_62" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4389 'getelementptr' 'gmem_addr_187' <Predicate = (!icmp_ln25_62)> <Delay = 0.00>
ST_1121 : Operation 4390 [6/7] (8.75ns)   --->   "%gmem_load_124_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_186, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4390 'readreq' 'gmem_load_124_req' <Predicate = (!icmp_ln25_62)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1121 : Operation 4391 [7/7] (8.75ns)   --->   "%gmem_load_125_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_187, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4391 'readreq' 'gmem_load_125_req' <Predicate = (!icmp_ln25_62)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1122 <SV = 284> <Delay = 8.75>
ST_1122 : Operation 4392 [5/7] (8.75ns)   --->   "%gmem_load_124_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_186, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4392 'readreq' 'gmem_load_124_req' <Predicate = (!icmp_ln25_62)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1122 : Operation 4393 [6/7] (8.75ns)   --->   "%gmem_load_125_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_187, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4393 'readreq' 'gmem_load_125_req' <Predicate = (!icmp_ln25_62)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1123 <SV = 285> <Delay = 8.75>
ST_1123 : Operation 4394 [4/7] (8.75ns)   --->   "%gmem_load_124_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_186, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4394 'readreq' 'gmem_load_124_req' <Predicate = (!icmp_ln25_62)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1123 : Operation 4395 [5/7] (8.75ns)   --->   "%gmem_load_125_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_187, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4395 'readreq' 'gmem_load_125_req' <Predicate = (!icmp_ln25_62)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1124 <SV = 286> <Delay = 8.75>
ST_1124 : Operation 4396 [3/7] (8.75ns)   --->   "%gmem_load_124_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_186, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4396 'readreq' 'gmem_load_124_req' <Predicate = (!icmp_ln25_62)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1124 : Operation 4397 [4/7] (8.75ns)   --->   "%gmem_load_125_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_187, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4397 'readreq' 'gmem_load_125_req' <Predicate = (!icmp_ln25_62)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1125 <SV = 287> <Delay = 8.75>
ST_1125 : Operation 4398 [2/7] (8.75ns)   --->   "%gmem_load_124_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_186, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4398 'readreq' 'gmem_load_124_req' <Predicate = (!icmp_ln25_62)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1125 : Operation 4399 [3/7] (8.75ns)   --->   "%gmem_load_125_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_187, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4399 'readreq' 'gmem_load_125_req' <Predicate = (!icmp_ln25_62)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1126 <SV = 288> <Delay = 8.75>
ST_1126 : Operation 4400 [1/7] (8.75ns)   --->   "%gmem_load_124_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_186, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4400 'readreq' 'gmem_load_124_req' <Predicate = (!icmp_ln25_62)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1126 : Operation 4401 [2/7] (8.75ns)   --->   "%gmem_load_125_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_187, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4401 'readreq' 'gmem_load_125_req' <Predicate = (!icmp_ln25_62)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1127 <SV = 289> <Delay = 8.75>
ST_1127 : Operation 4402 [1/1] (8.75ns)   --->   "%gmem_addr_186_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_186)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4402 'read' 'gmem_addr_186_read' <Predicate = (!icmp_ln25_62)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1127 : Operation 4403 [1/7] (8.75ns)   --->   "%gmem_load_125_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_187, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4403 'readreq' 'gmem_load_125_req' <Predicate = (!icmp_ln25_62)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1128 <SV = 290> <Delay = 8.75>
ST_1128 : Operation 4404 [1/1] (8.75ns)   --->   "%gmem_addr_187_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_187)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4404 'read' 'gmem_addr_187_read' <Predicate = (!icmp_ln25_62)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1129 <SV = 291> <Delay = 8.75>
ST_1129 : Operation 4405 [1/1] (0.00ns)   --->   "%zext_ln32_63 = zext i31 %add_ln32_62 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4405 'zext' 'zext_ln32_63' <Predicate = (!icmp_ln25_62)> <Delay = 0.00>
ST_1129 : Operation 4406 [1/1] (0.00ns)   --->   "%gmem_addr_188 = getelementptr i32* %gmem, i64 %zext_ln32_63" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4406 'getelementptr' 'gmem_addr_188' <Predicate = (!icmp_ln25_62)> <Delay = 0.00>
ST_1129 : Operation 4407 [1/1] (8.51ns)   --->   "%mul_ln30_62 = mul nsw i32 %gmem_addr_186_read, %gmem_addr_187_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 4407 'mul' 'mul_ln30_62' <Predicate = (!icmp_ln25_62)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1129 : Operation 4408 [1/1] (8.75ns)   --->   "%gmem_addr_188_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_188, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4408 'writereq' 'gmem_addr_188_req' <Predicate = (!icmp_ln25_62)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1130 <SV = 292> <Delay = 8.75>
ST_1130 : Operation 4409 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_188, i32 %mul_ln30_62, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4409 'write' <Predicate = (!icmp_ln25_62)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1131 <SV = 293> <Delay = 8.75>
ST_1131 : Operation 4410 [5/5] (8.75ns)   --->   "%gmem_addr_188_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_188)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4410 'writeresp' 'gmem_addr_188_resp' <Predicate = (!icmp_ln25_62)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1132 <SV = 294> <Delay = 8.75>
ST_1132 : Operation 4411 [4/5] (8.75ns)   --->   "%gmem_addr_188_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_188)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4411 'writeresp' 'gmem_addr_188_resp' <Predicate = (!icmp_ln25_62)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1133 <SV = 295> <Delay = 8.75>
ST_1133 : Operation 4412 [3/5] (8.75ns)   --->   "%gmem_addr_188_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_188)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4412 'writeresp' 'gmem_addr_188_resp' <Predicate = (!icmp_ln25_62)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1134 <SV = 296> <Delay = 8.75>
ST_1134 : Operation 4413 [2/5] (8.75ns)   --->   "%gmem_addr_188_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_188)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4413 'writeresp' 'gmem_addr_188_resp' <Predicate = (!icmp_ln25_62)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1135 <SV = 297> <Delay = 8.75>
ST_1135 : Operation 4414 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4414 'specloopname' <Predicate = (!icmp_ln25_62)> <Delay = 0.00>
ST_1135 : Operation 4415 [1/1] (0.00ns)   --->   "%tmp_125 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4415 'specregionbegin' 'tmp_125' <Predicate = (!icmp_ln25_62)> <Delay = 0.00>
ST_1135 : Operation 4416 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 4416 'specpipeline' <Predicate = (!icmp_ln25_62)> <Delay = 0.00>
ST_1135 : Operation 4417 [1/5] (8.75ns)   --->   "%gmem_addr_188_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_188)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4417 'writeresp' 'gmem_addr_188_resp' <Predicate = (!icmp_ln25_62)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1135 : Operation 4418 [1/1] (0.00ns)   --->   "%empty_197 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_125) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 4418 'specregionend' 'empty_197' <Predicate = (!icmp_ln25_62)> <Delay = 0.00>
ST_1135 : Operation 4419 [1/1] (0.00ns)   --->   "br label %64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4419 'br' <Predicate = (!icmp_ln25_62)> <Delay = 0.00>

State 1136 <SV = 282> <Delay = 2.49>
ST_1136 : Operation 4420 [1/1] (0.00ns)   --->   "%or_ln22_62 = or i11 %empty_10, 63" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 4420 'or' 'or_ln22_62' <Predicate = true> <Delay = 0.00>
ST_1136 : Operation 4421 [1/1] (0.00ns)   --->   "%tmp_124 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 4421 'specregionbegin' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_1136 : Operation 4422 [1/1] (0.00ns)   --->   "%tmp_223 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_62, i11 0)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4422 'bitconcatenate' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_1136 : Operation 4423 [1/1] (0.00ns)   --->   "%zext_ln27_186 = zext i22 %tmp_223 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4423 'zext' 'zext_ln27_186' <Predicate = true> <Delay = 0.00>
ST_1136 : Operation 4424 [1/1] (2.49ns)   --->   "%add_ln32_63 = add i31 %zext_ln27_186, %p_cast197" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4424 'add' 'add_ln32_63' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1137 <SV = 283> <Delay = 8.75>
ST_1137 : Operation 4425 [1/1] (0.00ns)   --->   "%empty_195 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_122) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 4425 'specregionend' 'empty_195' <Predicate = true> <Delay = 0.00>
ST_1137 : Operation 4426 [1/1] (0.00ns)   --->   "%zext_ln25_31 = zext i22 %tmp_223 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4426 'zext' 'zext_ln25_31' <Predicate = true> <Delay = 0.00>
ST_1137 : Operation 4427 [1/1] (0.00ns)   --->   "%zext_ln32_62 = zext i31 %add_ln32_63 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4427 'zext' 'zext_ln32_62' <Predicate = true> <Delay = 0.00>
ST_1137 : Operation 4428 [1/1] (0.00ns)   --->   "%gmem_addr_191 = getelementptr i32* %gmem, i64 %zext_ln32_62" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4428 'getelementptr' 'gmem_addr_191' <Predicate = true> <Delay = 0.00>
ST_1137 : Operation 4429 [1/1] (8.75ns)   --->   "%p_wr_req258 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_191, i32 2048)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4429 'writereq' 'p_wr_req258' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1137 : Operation 4430 [1/1] (1.76ns)   --->   "br label %65" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4430 'br' <Predicate = true> <Delay = 1.76>

State 1138 <SV = 284> <Delay = 4.74>
ST_1138 : Operation 4431 [1/1] (0.00ns)   --->   "%j_0_63 = phi i12 [ 0, %i_cycle62 ], [ %add_ln25_63, %j_cycle63 ]" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4431 'phi' 'j_0_63' <Predicate = true> <Delay = 0.00>
ST_1138 : Operation 4432 [1/1] (1.99ns)   --->   "%icmp_ln25_63 = icmp eq i12 %j_0_63, -2048" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4432 'icmp' 'icmp_ln25_63' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1138 : Operation 4433 [1/1] (0.00ns)   --->   "%empty_199 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 4433 'speclooptripcount' 'empty_199' <Predicate = true> <Delay = 0.00>
ST_1138 : Operation 4434 [1/1] (1.54ns)   --->   "%add_ln25_63 = add i12 %j_0_63, 1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4434 'add' 'add_ln25_63' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1138 : Operation 4435 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_63, label %i_cycle_end, label %j_cycle63" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4435 'br' <Predicate = true> <Delay = 0.00>
ST_1138 : Operation 4436 [1/1] (0.00ns)   --->   "%zext_ln27_189 = zext i12 %j_0_63 to i23" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4436 'zext' 'zext_ln27_189' <Predicate = (!icmp_ln25_63)> <Delay = 0.00>
ST_1138 : Operation 4437 [1/1] (2.25ns)   --->   "%add_ln27_94 = add i23 %zext_ln25_31, %zext_ln27_189" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4437 'add' 'add_ln27_94' <Predicate = (!icmp_ln25_63)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1138 : Operation 4438 [1/1] (0.00ns)   --->   "%zext_ln27_190 = zext i23 %add_ln27_94 to i31" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4438 'zext' 'zext_ln27_190' <Predicate = (!icmp_ln25_63)> <Delay = 0.00>
ST_1138 : Operation 4439 [1/1] (2.49ns)   --->   "%add_ln27_95 = add i31 %zext_ln27_190, %p_cast" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4439 'add' 'add_ln27_95' <Predicate = (!icmp_ln25_63)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1138 : Operation 4440 [1/1] (2.49ns)   --->   "%add_ln28_63 = add i31 %zext_ln27_190, %p_cast196" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4440 'add' 'add_ln28_63' <Predicate = (!icmp_ln25_63)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1139 <SV = 285> <Delay = 8.75>
ST_1139 : Operation 4441 [1/1] (0.00ns)   --->   "%zext_ln27_191 = zext i31 %add_ln27_95 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4441 'zext' 'zext_ln27_191' <Predicate = (!icmp_ln25_63)> <Delay = 0.00>
ST_1139 : Operation 4442 [1/1] (0.00ns)   --->   "%gmem_addr_189 = getelementptr i32* %gmem, i64 %zext_ln27_191" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4442 'getelementptr' 'gmem_addr_189' <Predicate = (!icmp_ln25_63)> <Delay = 0.00>
ST_1139 : Operation 4443 [7/7] (8.75ns)   --->   "%gmem_load_126_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_189, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4443 'readreq' 'gmem_load_126_req' <Predicate = (!icmp_ln25_63)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1140 <SV = 286> <Delay = 8.75>
ST_1140 : Operation 4444 [1/1] (0.00ns)   --->   "%zext_ln28_63 = zext i31 %add_ln28_63 to i64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4444 'zext' 'zext_ln28_63' <Predicate = (!icmp_ln25_63)> <Delay = 0.00>
ST_1140 : Operation 4445 [1/1] (0.00ns)   --->   "%gmem_addr_190 = getelementptr i32* %gmem, i64 %zext_ln28_63" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4445 'getelementptr' 'gmem_addr_190' <Predicate = (!icmp_ln25_63)> <Delay = 0.00>
ST_1140 : Operation 4446 [6/7] (8.75ns)   --->   "%gmem_load_126_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_189, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4446 'readreq' 'gmem_load_126_req' <Predicate = (!icmp_ln25_63)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1140 : Operation 4447 [7/7] (8.75ns)   --->   "%gmem_load_127_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_190, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4447 'readreq' 'gmem_load_127_req' <Predicate = (!icmp_ln25_63)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1141 <SV = 287> <Delay = 8.75>
ST_1141 : Operation 4448 [5/7] (8.75ns)   --->   "%gmem_load_126_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_189, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4448 'readreq' 'gmem_load_126_req' <Predicate = (!icmp_ln25_63)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1141 : Operation 4449 [6/7] (8.75ns)   --->   "%gmem_load_127_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_190, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4449 'readreq' 'gmem_load_127_req' <Predicate = (!icmp_ln25_63)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1142 <SV = 288> <Delay = 8.75>
ST_1142 : Operation 4450 [4/7] (8.75ns)   --->   "%gmem_load_126_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_189, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4450 'readreq' 'gmem_load_126_req' <Predicate = (!icmp_ln25_63)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1142 : Operation 4451 [5/7] (8.75ns)   --->   "%gmem_load_127_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_190, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4451 'readreq' 'gmem_load_127_req' <Predicate = (!icmp_ln25_63)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1143 <SV = 289> <Delay = 8.75>
ST_1143 : Operation 4452 [3/7] (8.75ns)   --->   "%gmem_load_126_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_189, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4452 'readreq' 'gmem_load_126_req' <Predicate = (!icmp_ln25_63)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1143 : Operation 4453 [4/7] (8.75ns)   --->   "%gmem_load_127_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_190, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4453 'readreq' 'gmem_load_127_req' <Predicate = (!icmp_ln25_63)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1144 <SV = 290> <Delay = 8.75>
ST_1144 : Operation 4454 [2/7] (8.75ns)   --->   "%gmem_load_126_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_189, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4454 'readreq' 'gmem_load_126_req' <Predicate = (!icmp_ln25_63)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1144 : Operation 4455 [3/7] (8.75ns)   --->   "%gmem_load_127_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_190, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4455 'readreq' 'gmem_load_127_req' <Predicate = (!icmp_ln25_63)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1145 <SV = 291> <Delay = 8.75>
ST_1145 : Operation 4456 [1/7] (8.75ns)   --->   "%gmem_load_126_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_189, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4456 'readreq' 'gmem_load_126_req' <Predicate = (!icmp_ln25_63)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1145 : Operation 4457 [2/7] (8.75ns)   --->   "%gmem_load_127_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_190, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4457 'readreq' 'gmem_load_127_req' <Predicate = (!icmp_ln25_63)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1146 <SV = 292> <Delay = 8.75>
ST_1146 : Operation 4458 [1/1] (8.75ns)   --->   "%gmem_addr_189_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_189)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27]   --->   Operation 4458 'read' 'gmem_addr_189_read' <Predicate = (!icmp_ln25_63)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1146 : Operation 4459 [1/7] (8.75ns)   --->   "%gmem_load_127_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_190, i32 1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4459 'readreq' 'gmem_load_127_req' <Predicate = (!icmp_ln25_63)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1147 <SV = 293> <Delay = 8.75>
ST_1147 : Operation 4460 [1/1] (8.75ns)   --->   "%gmem_addr_190_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_190)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28]   --->   Operation 4460 'read' 'gmem_addr_190_read' <Predicate = (!icmp_ln25_63)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1148 <SV = 294> <Delay = 8.51>
ST_1148 : Operation 4461 [1/1] (8.51ns)   --->   "%mul_ln30_63 = mul nsw i32 %gmem_addr_190_read, %gmem_addr_189_read" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30]   --->   Operation 4461 'mul' 'mul_ln30_63' <Predicate = (!icmp_ln25_63)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 1149 <SV = 295> <Delay = 8.75>
ST_1149 : Operation 4462 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4462 'specloopname' <Predicate = (!icmp_ln25_63)> <Delay = 0.00>
ST_1149 : Operation 4463 [1/1] (0.00ns)   --->   "%tmp_126 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4463 'specregionbegin' 'tmp_126' <Predicate = (!icmp_ln25_63)> <Delay = 0.00>
ST_1149 : Operation 4464 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:26]   --->   Operation 4464 'specpipeline' <Predicate = (!icmp_ln25_63)> <Delay = 0.00>
ST_1149 : Operation 4465 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_191, i32 %mul_ln30_63, i4 -1)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4465 'write' <Predicate = (!icmp_ln25_63)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1149 : Operation 4466 [1/1] (0.00ns)   --->   "%empty_200 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_126) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:33]   --->   Operation 4466 'specregionend' 'empty_200' <Predicate = (!icmp_ln25_63)> <Delay = 0.00>
ST_1149 : Operation 4467 [1/1] (0.00ns)   --->   "br label %65" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25]   --->   Operation 4467 'br' <Predicate = (!icmp_ln25_63)> <Delay = 0.00>

State 1150 <SV = 285> <Delay = 8.75>
ST_1150 : Operation 4468 [5/5] (8.75ns)   --->   "%p_wr_resp259 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_191)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4468 'writeresp' 'p_wr_resp259' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1150 : Operation 4469 [1/1] (1.54ns)   --->   "%add_ln22 = add i12 %i_0_0, 64" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 4469 'add' 'add_ln22' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1151 <SV = 286> <Delay = 8.75>
ST_1151 : Operation 4470 [4/5] (8.75ns)   --->   "%p_wr_resp259 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_191)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4470 'writeresp' 'p_wr_resp259' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1152 <SV = 287> <Delay = 8.75>
ST_1152 : Operation 4471 [3/5] (8.75ns)   --->   "%p_wr_resp259 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_191)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4471 'writeresp' 'p_wr_resp259' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1153 <SV = 288> <Delay = 8.75>
ST_1153 : Operation 4472 [2/5] (8.75ns)   --->   "%p_wr_resp259 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_191)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4472 'writeresp' 'p_wr_resp259' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1154 <SV = 289> <Delay = 8.75>
ST_1154 : Operation 4473 [1/5] (8.75ns)   --->   "%p_wr_resp259 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_191)" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32]   --->   Operation 4473 'writeresp' 'p_wr_resp259' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1154 : Operation 4474 [1/1] (0.00ns)   --->   "%empty_198 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_124) nounwind" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:34]   --->   Operation 4474 'specregionend' 'empty_198' <Predicate = true> <Delay = 0.00>
ST_1154 : Operation 4475 [1/1] (0.00ns)   --->   "br label %1" [mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22]   --->   Operation 4475 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_0_0', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) with incoming values : ('add_ln22', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [23]  (1.77 ns)

 <State 2>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln22', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [25]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [34]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 4>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [47]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [54]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [50]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [56]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [54]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [54]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [54]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [54]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [54]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [55]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [57]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [53]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [59]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [60]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [61]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [61]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [61]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [61]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [61]  (8.75 ns)

 <State 20>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [66]  (0 ns)
	'add' operation ('add_ln32_1', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [71]  (2.49 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_5', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [73]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [74]  (8.75 ns)

 <State 22>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_1', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_1', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [77]  (0 ns)
	'add' operation ('add_ln27_1', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [87]  (2.26 ns)
	'add' operation ('add_ln27_2', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [89]  (2.49 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_3', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [91]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [95]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_4', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [94]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [97]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [95]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [95]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [95]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [95]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [95]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [96]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [98]  (8.75 ns)

 <State 32>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_1', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [99]  (8.51 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [100]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [104]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [104]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [104]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [104]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [104]  (8.75 ns)

 <State 39>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_2', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [111]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 40>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_6', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [124]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [131]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_7', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [127]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [133]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [131]  (8.75 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [131]  (8.75 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [131]  (8.75 ns)

 <State 45>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [131]  (8.75 ns)

 <State 46>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [131]  (8.75 ns)

 <State 47>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [132]  (8.75 ns)

 <State 48>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [134]  (8.75 ns)

 <State 49>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_8', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [130]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [136]  (8.75 ns)

 <State 50>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [137]  (8.75 ns)

 <State 51>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [138]  (8.75 ns)

 <State 52>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [138]  (8.75 ns)

 <State 53>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [138]  (8.75 ns)

 <State 54>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [138]  (8.75 ns)

 <State 55>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [138]  (8.75 ns)

 <State 56>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_2', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [143]  (0 ns)
	'add' operation ('add_ln32_3', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [148]  (2.49 ns)

 <State 57>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_11', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [150]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [151]  (8.75 ns)

 <State 58>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_3', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_3', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [154]  (0 ns)
	'add' operation ('add_ln27_4', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [164]  (2.26 ns)
	'add' operation ('add_ln27_5', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [166]  (2.49 ns)

 <State 59>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_9', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [168]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [172]  (8.75 ns)

 <State 60>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_10', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [171]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [174]  (8.75 ns)

 <State 61>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [172]  (8.75 ns)

 <State 62>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [172]  (8.75 ns)

 <State 63>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [172]  (8.75 ns)

 <State 64>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [172]  (8.75 ns)

 <State 65>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [172]  (8.75 ns)

 <State 66>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [173]  (8.75 ns)

 <State 67>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [175]  (8.75 ns)

 <State 68>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_3', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [176]  (8.51 ns)

 <State 69>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [177]  (8.75 ns)

 <State 70>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [181]  (8.75 ns)

 <State 71>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [181]  (8.75 ns)

 <State 72>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [181]  (8.75 ns)

 <State 73>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [181]  (8.75 ns)

 <State 74>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [181]  (8.75 ns)

 <State 75>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_4', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [188]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 76>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_12', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [201]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [208]  (8.75 ns)

 <State 77>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_13', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [204]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [210]  (8.75 ns)

 <State 78>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [208]  (8.75 ns)

 <State 79>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [208]  (8.75 ns)

 <State 80>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [208]  (8.75 ns)

 <State 81>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [208]  (8.75 ns)

 <State 82>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [208]  (8.75 ns)

 <State 83>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [209]  (8.75 ns)

 <State 84>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [211]  (8.75 ns)

 <State 85>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_14', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [207]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [213]  (8.75 ns)

 <State 86>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [214]  (8.75 ns)

 <State 87>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [215]  (8.75 ns)

 <State 88>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [215]  (8.75 ns)

 <State 89>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [215]  (8.75 ns)

 <State 90>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [215]  (8.75 ns)

 <State 91>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [215]  (8.75 ns)

 <State 92>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_4', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [220]  (0 ns)
	'add' operation ('add_ln32_5', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [225]  (2.49 ns)

 <State 93>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_17', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [227]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [228]  (8.75 ns)

 <State 94>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_5', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_5', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [231]  (0 ns)
	'add' operation ('add_ln27_7', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [241]  (2.26 ns)
	'add' operation ('add_ln27_8', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [243]  (2.49 ns)

 <State 95>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_15', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [245]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [249]  (8.75 ns)

 <State 96>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_16', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [248]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [251]  (8.75 ns)

 <State 97>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [249]  (8.75 ns)

 <State 98>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [249]  (8.75 ns)

 <State 99>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [249]  (8.75 ns)

 <State 100>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [249]  (8.75 ns)

 <State 101>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [249]  (8.75 ns)

 <State 102>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [250]  (8.75 ns)

 <State 103>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [252]  (8.75 ns)

 <State 104>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_5', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [253]  (8.51 ns)

 <State 105>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [254]  (8.75 ns)

 <State 106>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [258]  (8.75 ns)

 <State 107>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [258]  (8.75 ns)

 <State 108>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [258]  (8.75 ns)

 <State 109>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [258]  (8.75 ns)

 <State 110>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [258]  (8.75 ns)

 <State 111>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_6', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [265]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 112>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_18', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [278]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [285]  (8.75 ns)

 <State 113>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_19', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [281]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [287]  (8.75 ns)

 <State 114>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [285]  (8.75 ns)

 <State 115>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [285]  (8.75 ns)

 <State 116>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [285]  (8.75 ns)

 <State 117>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [285]  (8.75 ns)

 <State 118>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [285]  (8.75 ns)

 <State 119>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [286]  (8.75 ns)

 <State 120>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [288]  (8.75 ns)

 <State 121>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_20', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [284]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [290]  (8.75 ns)

 <State 122>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [291]  (8.75 ns)

 <State 123>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [292]  (8.75 ns)

 <State 124>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [292]  (8.75 ns)

 <State 125>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [292]  (8.75 ns)

 <State 126>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [292]  (8.75 ns)

 <State 127>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [292]  (8.75 ns)

 <State 128>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_6', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [297]  (0 ns)
	'add' operation ('add_ln32_7', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [302]  (2.49 ns)

 <State 129>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_23', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [304]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [305]  (8.75 ns)

 <State 130>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_7', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_7', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [308]  (0 ns)
	'add' operation ('add_ln27_10', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [318]  (2.26 ns)
	'add' operation ('add_ln27_11', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [320]  (2.49 ns)

 <State 131>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_21', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [322]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [326]  (8.75 ns)

 <State 132>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_22', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [325]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [328]  (8.75 ns)

 <State 133>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [326]  (8.75 ns)

 <State 134>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [326]  (8.75 ns)

 <State 135>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [326]  (8.75 ns)

 <State 136>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [326]  (8.75 ns)

 <State 137>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [326]  (8.75 ns)

 <State 138>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [327]  (8.75 ns)

 <State 139>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [329]  (8.75 ns)

 <State 140>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_7', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [330]  (8.51 ns)

 <State 141>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [331]  (8.75 ns)

 <State 142>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [335]  (8.75 ns)

 <State 143>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [335]  (8.75 ns)

 <State 144>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [335]  (8.75 ns)

 <State 145>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [335]  (8.75 ns)

 <State 146>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [335]  (8.75 ns)

 <State 147>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_8', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [342]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 148>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_24', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [355]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [362]  (8.75 ns)

 <State 149>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_25', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [358]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [364]  (8.75 ns)

 <State 150>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [362]  (8.75 ns)

 <State 151>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [362]  (8.75 ns)

 <State 152>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [362]  (8.75 ns)

 <State 153>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [362]  (8.75 ns)

 <State 154>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [362]  (8.75 ns)

 <State 155>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [363]  (8.75 ns)

 <State 156>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [365]  (8.75 ns)

 <State 157>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_26', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [361]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [367]  (8.75 ns)

 <State 158>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [368]  (8.75 ns)

 <State 159>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [369]  (8.75 ns)

 <State 160>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [369]  (8.75 ns)

 <State 161>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [369]  (8.75 ns)

 <State 162>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [369]  (8.75 ns)

 <State 163>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [369]  (8.75 ns)

 <State 164>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_8', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [374]  (0 ns)
	'add' operation ('add_ln32_9', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [379]  (2.49 ns)

 <State 165>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_29', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [381]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [382]  (8.75 ns)

 <State 166>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_9', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_9', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [385]  (0 ns)
	'add' operation ('add_ln27_13', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [395]  (2.26 ns)
	'add' operation ('add_ln27_14', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [397]  (2.49 ns)

 <State 167>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_27', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [399]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [403]  (8.75 ns)

 <State 168>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_28', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [402]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [405]  (8.75 ns)

 <State 169>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [403]  (8.75 ns)

 <State 170>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [403]  (8.75 ns)

 <State 171>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [403]  (8.75 ns)

 <State 172>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [403]  (8.75 ns)

 <State 173>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [403]  (8.75 ns)

 <State 174>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [404]  (8.75 ns)

 <State 175>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [406]  (8.75 ns)

 <State 176>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_9', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [407]  (8.51 ns)

 <State 177>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [408]  (8.75 ns)

 <State 178>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [412]  (8.75 ns)

 <State 179>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [412]  (8.75 ns)

 <State 180>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [412]  (8.75 ns)

 <State 181>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [412]  (8.75 ns)

 <State 182>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [412]  (8.75 ns)

 <State 183>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_10', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [419]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 184>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_30', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [432]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [439]  (8.75 ns)

 <State 185>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_31', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [435]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [441]  (8.75 ns)

 <State 186>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [439]  (8.75 ns)

 <State 187>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [439]  (8.75 ns)

 <State 188>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [439]  (8.75 ns)

 <State 189>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [439]  (8.75 ns)

 <State 190>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [439]  (8.75 ns)

 <State 191>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [440]  (8.75 ns)

 <State 192>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [442]  (8.75 ns)

 <State 193>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_32', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [438]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [444]  (8.75 ns)

 <State 194>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [445]  (8.75 ns)

 <State 195>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [446]  (8.75 ns)

 <State 196>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [446]  (8.75 ns)

 <State 197>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [446]  (8.75 ns)

 <State 198>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [446]  (8.75 ns)

 <State 199>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [446]  (8.75 ns)

 <State 200>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_10', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [451]  (0 ns)
	'add' operation ('add_ln32_11', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [456]  (2.49 ns)

 <State 201>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_35', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [458]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [459]  (8.75 ns)

 <State 202>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_11', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_11', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [462]  (0 ns)
	'add' operation ('add_ln27_16', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [472]  (2.26 ns)
	'add' operation ('add_ln27_17', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [474]  (2.49 ns)

 <State 203>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_33', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [476]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [480]  (8.75 ns)

 <State 204>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_34', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [479]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [482]  (8.75 ns)

 <State 205>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [480]  (8.75 ns)

 <State 206>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [480]  (8.75 ns)

 <State 207>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [480]  (8.75 ns)

 <State 208>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [480]  (8.75 ns)

 <State 209>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [480]  (8.75 ns)

 <State 210>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [481]  (8.75 ns)

 <State 211>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [483]  (8.75 ns)

 <State 212>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_11', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [484]  (8.51 ns)

 <State 213>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [485]  (8.75 ns)

 <State 214>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [489]  (8.75 ns)

 <State 215>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [489]  (8.75 ns)

 <State 216>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [489]  (8.75 ns)

 <State 217>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [489]  (8.75 ns)

 <State 218>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [489]  (8.75 ns)

 <State 219>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_12', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [496]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 220>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_36', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [509]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [516]  (8.75 ns)

 <State 221>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_37', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [512]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [518]  (8.75 ns)

 <State 222>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [516]  (8.75 ns)

 <State 223>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [516]  (8.75 ns)

 <State 224>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [516]  (8.75 ns)

 <State 225>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [516]  (8.75 ns)

 <State 226>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [516]  (8.75 ns)

 <State 227>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [517]  (8.75 ns)

 <State 228>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [519]  (8.75 ns)

 <State 229>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_38', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [515]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [521]  (8.75 ns)

 <State 230>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [522]  (8.75 ns)

 <State 231>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [523]  (8.75 ns)

 <State 232>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [523]  (8.75 ns)

 <State 233>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [523]  (8.75 ns)

 <State 234>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [523]  (8.75 ns)

 <State 235>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [523]  (8.75 ns)

 <State 236>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_12', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [528]  (0 ns)
	'add' operation ('add_ln32_13', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [533]  (2.49 ns)

 <State 237>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_41', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [535]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [536]  (8.75 ns)

 <State 238>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_13', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_13', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [539]  (0 ns)
	'add' operation ('add_ln27_19', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [549]  (2.26 ns)
	'add' operation ('add_ln27_20', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [551]  (2.49 ns)

 <State 239>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_39', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [553]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [557]  (8.75 ns)

 <State 240>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_40', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [556]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [559]  (8.75 ns)

 <State 241>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [557]  (8.75 ns)

 <State 242>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [557]  (8.75 ns)

 <State 243>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [557]  (8.75 ns)

 <State 244>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [557]  (8.75 ns)

 <State 245>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [557]  (8.75 ns)

 <State 246>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [558]  (8.75 ns)

 <State 247>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [560]  (8.75 ns)

 <State 248>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_13', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [561]  (8.51 ns)

 <State 249>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [562]  (8.75 ns)

 <State 250>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [566]  (8.75 ns)

 <State 251>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [566]  (8.75 ns)

 <State 252>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [566]  (8.75 ns)

 <State 253>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [566]  (8.75 ns)

 <State 254>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [566]  (8.75 ns)

 <State 255>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_14', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [573]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 256>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_42', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [586]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [593]  (8.75 ns)

 <State 257>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_43', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [589]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [595]  (8.75 ns)

 <State 258>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [593]  (8.75 ns)

 <State 259>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [593]  (8.75 ns)

 <State 260>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [593]  (8.75 ns)

 <State 261>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [593]  (8.75 ns)

 <State 262>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [593]  (8.75 ns)

 <State 263>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [594]  (8.75 ns)

 <State 264>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [596]  (8.75 ns)

 <State 265>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_44', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [592]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [598]  (8.75 ns)

 <State 266>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [599]  (8.75 ns)

 <State 267>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [600]  (8.75 ns)

 <State 268>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [600]  (8.75 ns)

 <State 269>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [600]  (8.75 ns)

 <State 270>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [600]  (8.75 ns)

 <State 271>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [600]  (8.75 ns)

 <State 272>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_14', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [605]  (0 ns)
	'add' operation ('add_ln32_15', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [610]  (2.49 ns)

 <State 273>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_47', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [612]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [613]  (8.75 ns)

 <State 274>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_15', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_15', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [616]  (0 ns)
	'add' operation ('add_ln27_22', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [626]  (2.26 ns)
	'add' operation ('add_ln27_23', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [628]  (2.49 ns)

 <State 275>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_45', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [630]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [634]  (8.75 ns)

 <State 276>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_46', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [633]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [636]  (8.75 ns)

 <State 277>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [634]  (8.75 ns)

 <State 278>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [634]  (8.75 ns)

 <State 279>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [634]  (8.75 ns)

 <State 280>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [634]  (8.75 ns)

 <State 281>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [634]  (8.75 ns)

 <State 282>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [635]  (8.75 ns)

 <State 283>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [637]  (8.75 ns)

 <State 284>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_15', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [638]  (8.51 ns)

 <State 285>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [639]  (8.75 ns)

 <State 286>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [643]  (8.75 ns)

 <State 287>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [643]  (8.75 ns)

 <State 288>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [643]  (8.75 ns)

 <State 289>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [643]  (8.75 ns)

 <State 290>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [643]  (8.75 ns)

 <State 291>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_16', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [650]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 292>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_48', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [663]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [670]  (8.75 ns)

 <State 293>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_49', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [666]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [672]  (8.75 ns)

 <State 294>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [670]  (8.75 ns)

 <State 295>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [670]  (8.75 ns)

 <State 296>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [670]  (8.75 ns)

 <State 297>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [670]  (8.75 ns)

 <State 298>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [670]  (8.75 ns)

 <State 299>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [671]  (8.75 ns)

 <State 300>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [673]  (8.75 ns)

 <State 301>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_50', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [669]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [675]  (8.75 ns)

 <State 302>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [676]  (8.75 ns)

 <State 303>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [677]  (8.75 ns)

 <State 304>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [677]  (8.75 ns)

 <State 305>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [677]  (8.75 ns)

 <State 306>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [677]  (8.75 ns)

 <State 307>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [677]  (8.75 ns)

 <State 308>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_16', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [682]  (0 ns)
	'add' operation ('add_ln32_17', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [687]  (2.49 ns)

 <State 309>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_53', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [689]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [690]  (8.75 ns)

 <State 310>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_17', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_17', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [693]  (0 ns)
	'add' operation ('add_ln27_25', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [703]  (2.26 ns)
	'add' operation ('add_ln27_26', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [705]  (2.49 ns)

 <State 311>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_51', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [707]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [711]  (8.75 ns)

 <State 312>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_52', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [710]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [713]  (8.75 ns)

 <State 313>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [711]  (8.75 ns)

 <State 314>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [711]  (8.75 ns)

 <State 315>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [711]  (8.75 ns)

 <State 316>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [711]  (8.75 ns)

 <State 317>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [711]  (8.75 ns)

 <State 318>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [712]  (8.75 ns)

 <State 319>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [714]  (8.75 ns)

 <State 320>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_17', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [715]  (8.51 ns)

 <State 321>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [716]  (8.75 ns)

 <State 322>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [720]  (8.75 ns)

 <State 323>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [720]  (8.75 ns)

 <State 324>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [720]  (8.75 ns)

 <State 325>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [720]  (8.75 ns)

 <State 326>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [720]  (8.75 ns)

 <State 327>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_18', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [727]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 328>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_54', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [740]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [747]  (8.75 ns)

 <State 329>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_55', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [743]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [749]  (8.75 ns)

 <State 330>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [747]  (8.75 ns)

 <State 331>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [747]  (8.75 ns)

 <State 332>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [747]  (8.75 ns)

 <State 333>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [747]  (8.75 ns)

 <State 334>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [747]  (8.75 ns)

 <State 335>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [748]  (8.75 ns)

 <State 336>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [750]  (8.75 ns)

 <State 337>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_56', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [746]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [752]  (8.75 ns)

 <State 338>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [753]  (8.75 ns)

 <State 339>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [754]  (8.75 ns)

 <State 340>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [754]  (8.75 ns)

 <State 341>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [754]  (8.75 ns)

 <State 342>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [754]  (8.75 ns)

 <State 343>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [754]  (8.75 ns)

 <State 344>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_18', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [759]  (0 ns)
	'add' operation ('add_ln32_19', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [764]  (2.49 ns)

 <State 345>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_59', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [766]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [767]  (8.75 ns)

 <State 346>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_19', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_19', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [770]  (0 ns)
	'add' operation ('add_ln27_28', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [780]  (2.26 ns)
	'add' operation ('add_ln27_29', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [782]  (2.49 ns)

 <State 347>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_57', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [784]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [788]  (8.75 ns)

 <State 348>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_58', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [787]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [790]  (8.75 ns)

 <State 349>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [788]  (8.75 ns)

 <State 350>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [788]  (8.75 ns)

 <State 351>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [788]  (8.75 ns)

 <State 352>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [788]  (8.75 ns)

 <State 353>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [788]  (8.75 ns)

 <State 354>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [789]  (8.75 ns)

 <State 355>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [791]  (8.75 ns)

 <State 356>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_19', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [792]  (8.51 ns)

 <State 357>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [793]  (8.75 ns)

 <State 358>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [797]  (8.75 ns)

 <State 359>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [797]  (8.75 ns)

 <State 360>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [797]  (8.75 ns)

 <State 361>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [797]  (8.75 ns)

 <State 362>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [797]  (8.75 ns)

 <State 363>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_20', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [804]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 364>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_60', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [817]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [824]  (8.75 ns)

 <State 365>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_61', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [820]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [826]  (8.75 ns)

 <State 366>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [824]  (8.75 ns)

 <State 367>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [824]  (8.75 ns)

 <State 368>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [824]  (8.75 ns)

 <State 369>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [824]  (8.75 ns)

 <State 370>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [824]  (8.75 ns)

 <State 371>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [825]  (8.75 ns)

 <State 372>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [827]  (8.75 ns)

 <State 373>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_62', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [823]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [829]  (8.75 ns)

 <State 374>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [830]  (8.75 ns)

 <State 375>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [831]  (8.75 ns)

 <State 376>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [831]  (8.75 ns)

 <State 377>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [831]  (8.75 ns)

 <State 378>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [831]  (8.75 ns)

 <State 379>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [831]  (8.75 ns)

 <State 380>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_20', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [836]  (0 ns)
	'add' operation ('add_ln32_21', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [841]  (2.49 ns)

 <State 381>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_65', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [843]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [844]  (8.75 ns)

 <State 382>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_21', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_21', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [847]  (0 ns)
	'add' operation ('add_ln27_31', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [857]  (2.26 ns)
	'add' operation ('add_ln27_32', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [859]  (2.49 ns)

 <State 383>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_63', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [861]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [865]  (8.75 ns)

 <State 384>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_64', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [864]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [867]  (8.75 ns)

 <State 385>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [865]  (8.75 ns)

 <State 386>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [865]  (8.75 ns)

 <State 387>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [865]  (8.75 ns)

 <State 388>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [865]  (8.75 ns)

 <State 389>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [865]  (8.75 ns)

 <State 390>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [866]  (8.75 ns)

 <State 391>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [868]  (8.75 ns)

 <State 392>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_21', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [869]  (8.51 ns)

 <State 393>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [870]  (8.75 ns)

 <State 394>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [874]  (8.75 ns)

 <State 395>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [874]  (8.75 ns)

 <State 396>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [874]  (8.75 ns)

 <State 397>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [874]  (8.75 ns)

 <State 398>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [874]  (8.75 ns)

 <State 399>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_22', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [881]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 400>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_66', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [894]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [901]  (8.75 ns)

 <State 401>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_67', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [897]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [903]  (8.75 ns)

 <State 402>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [901]  (8.75 ns)

 <State 403>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [901]  (8.75 ns)

 <State 404>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [901]  (8.75 ns)

 <State 405>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [901]  (8.75 ns)

 <State 406>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [901]  (8.75 ns)

 <State 407>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [902]  (8.75 ns)

 <State 408>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [904]  (8.75 ns)

 <State 409>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_68', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [900]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [906]  (8.75 ns)

 <State 410>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [907]  (8.75 ns)

 <State 411>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [908]  (8.75 ns)

 <State 412>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [908]  (8.75 ns)

 <State 413>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [908]  (8.75 ns)

 <State 414>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [908]  (8.75 ns)

 <State 415>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [908]  (8.75 ns)

 <State 416>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_22', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [913]  (0 ns)
	'add' operation ('add_ln32_23', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [918]  (2.49 ns)

 <State 417>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_71', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [920]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [921]  (8.75 ns)

 <State 418>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_23', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_23', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [924]  (0 ns)
	'add' operation ('add_ln27_34', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [934]  (2.26 ns)
	'add' operation ('add_ln27_35', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [936]  (2.49 ns)

 <State 419>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_69', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [938]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [942]  (8.75 ns)

 <State 420>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_70', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [941]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [944]  (8.75 ns)

 <State 421>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [942]  (8.75 ns)

 <State 422>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [942]  (8.75 ns)

 <State 423>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [942]  (8.75 ns)

 <State 424>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [942]  (8.75 ns)

 <State 425>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [942]  (8.75 ns)

 <State 426>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [943]  (8.75 ns)

 <State 427>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [945]  (8.75 ns)

 <State 428>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_23', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [946]  (8.51 ns)

 <State 429>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [947]  (8.75 ns)

 <State 430>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [951]  (8.75 ns)

 <State 431>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [951]  (8.75 ns)

 <State 432>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [951]  (8.75 ns)

 <State 433>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [951]  (8.75 ns)

 <State 434>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [951]  (8.75 ns)

 <State 435>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_24', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [958]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 436>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_72', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [971]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [978]  (8.75 ns)

 <State 437>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_73', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [974]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [980]  (8.75 ns)

 <State 438>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [978]  (8.75 ns)

 <State 439>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [978]  (8.75 ns)

 <State 440>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [978]  (8.75 ns)

 <State 441>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [978]  (8.75 ns)

 <State 442>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [978]  (8.75 ns)

 <State 443>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [979]  (8.75 ns)

 <State 444>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [981]  (8.75 ns)

 <State 445>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_74', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [977]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [983]  (8.75 ns)

 <State 446>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [984]  (8.75 ns)

 <State 447>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [985]  (8.75 ns)

 <State 448>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [985]  (8.75 ns)

 <State 449>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [985]  (8.75 ns)

 <State 450>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [985]  (8.75 ns)

 <State 451>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [985]  (8.75 ns)

 <State 452>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_24', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [990]  (0 ns)
	'add' operation ('add_ln32_25', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [995]  (2.49 ns)

 <State 453>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_77', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [997]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [998]  (8.75 ns)

 <State 454>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_25', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_25', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [1001]  (0 ns)
	'add' operation ('add_ln27_37', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1011]  (2.26 ns)
	'add' operation ('add_ln27_38', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1013]  (2.49 ns)

 <State 455>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_75', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1015]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1019]  (8.75 ns)

 <State 456>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_76', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1018]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1021]  (8.75 ns)

 <State 457>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1019]  (8.75 ns)

 <State 458>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1019]  (8.75 ns)

 <State 459>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1019]  (8.75 ns)

 <State 460>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1019]  (8.75 ns)

 <State 461>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1019]  (8.75 ns)

 <State 462>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1020]  (8.75 ns)

 <State 463>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1022]  (8.75 ns)

 <State 464>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_25', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [1023]  (8.51 ns)

 <State 465>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1024]  (8.75 ns)

 <State 466>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1028]  (8.75 ns)

 <State 467>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1028]  (8.75 ns)

 <State 468>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1028]  (8.75 ns)

 <State 469>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1028]  (8.75 ns)

 <State 470>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1028]  (8.75 ns)

 <State 471>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_26', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [1035]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 472>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_78', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1048]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1055]  (8.75 ns)

 <State 473>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_79', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1051]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1057]  (8.75 ns)

 <State 474>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1055]  (8.75 ns)

 <State 475>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1055]  (8.75 ns)

 <State 476>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1055]  (8.75 ns)

 <State 477>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1055]  (8.75 ns)

 <State 478>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1055]  (8.75 ns)

 <State 479>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1056]  (8.75 ns)

 <State 480>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1058]  (8.75 ns)

 <State 481>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_80', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1054]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1060]  (8.75 ns)

 <State 482>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1061]  (8.75 ns)

 <State 483>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1062]  (8.75 ns)

 <State 484>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1062]  (8.75 ns)

 <State 485>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1062]  (8.75 ns)

 <State 486>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1062]  (8.75 ns)

 <State 487>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1062]  (8.75 ns)

 <State 488>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_26', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [1067]  (0 ns)
	'add' operation ('add_ln32_27', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1072]  (2.49 ns)

 <State 489>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_83', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1074]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1075]  (8.75 ns)

 <State 490>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_27', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_27', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [1078]  (0 ns)
	'add' operation ('add_ln27_40', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1088]  (2.26 ns)
	'add' operation ('add_ln27_41', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1090]  (2.49 ns)

 <State 491>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_81', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1092]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1096]  (8.75 ns)

 <State 492>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_82', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1095]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1098]  (8.75 ns)

 <State 493>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1096]  (8.75 ns)

 <State 494>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1096]  (8.75 ns)

 <State 495>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1096]  (8.75 ns)

 <State 496>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1096]  (8.75 ns)

 <State 497>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1096]  (8.75 ns)

 <State 498>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1097]  (8.75 ns)

 <State 499>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1099]  (8.75 ns)

 <State 500>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_27', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [1100]  (8.51 ns)

 <State 501>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1101]  (8.75 ns)

 <State 502>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1105]  (8.75 ns)

 <State 503>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1105]  (8.75 ns)

 <State 504>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1105]  (8.75 ns)

 <State 505>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1105]  (8.75 ns)

 <State 506>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1105]  (8.75 ns)

 <State 507>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_28', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [1112]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 508>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_84', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1125]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1132]  (8.75 ns)

 <State 509>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_85', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1128]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1134]  (8.75 ns)

 <State 510>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1132]  (8.75 ns)

 <State 511>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1132]  (8.75 ns)

 <State 512>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1132]  (8.75 ns)

 <State 513>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1132]  (8.75 ns)

 <State 514>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1132]  (8.75 ns)

 <State 515>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1133]  (8.75 ns)

 <State 516>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1135]  (8.75 ns)

 <State 517>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_86', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1131]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1137]  (8.75 ns)

 <State 518>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1138]  (8.75 ns)

 <State 519>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1139]  (8.75 ns)

 <State 520>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1139]  (8.75 ns)

 <State 521>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1139]  (8.75 ns)

 <State 522>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1139]  (8.75 ns)

 <State 523>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1139]  (8.75 ns)

 <State 524>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_28', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [1144]  (0 ns)
	'add' operation ('add_ln32_29', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1149]  (2.49 ns)

 <State 525>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_89', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1151]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1152]  (8.75 ns)

 <State 526>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_29', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_29', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [1155]  (0 ns)
	'add' operation ('add_ln27_43', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1165]  (2.26 ns)
	'add' operation ('add_ln27_44', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1167]  (2.49 ns)

 <State 527>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_87', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1169]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1173]  (8.75 ns)

 <State 528>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_88', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1172]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1175]  (8.75 ns)

 <State 529>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1173]  (8.75 ns)

 <State 530>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1173]  (8.75 ns)

 <State 531>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1173]  (8.75 ns)

 <State 532>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1173]  (8.75 ns)

 <State 533>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1173]  (8.75 ns)

 <State 534>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1174]  (8.75 ns)

 <State 535>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1176]  (8.75 ns)

 <State 536>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_29', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [1177]  (8.51 ns)

 <State 537>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1178]  (8.75 ns)

 <State 538>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1182]  (8.75 ns)

 <State 539>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1182]  (8.75 ns)

 <State 540>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1182]  (8.75 ns)

 <State 541>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1182]  (8.75 ns)

 <State 542>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1182]  (8.75 ns)

 <State 543>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_30', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [1189]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 544>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_90', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1202]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1209]  (8.75 ns)

 <State 545>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_91', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1205]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1211]  (8.75 ns)

 <State 546>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1209]  (8.75 ns)

 <State 547>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1209]  (8.75 ns)

 <State 548>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1209]  (8.75 ns)

 <State 549>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1209]  (8.75 ns)

 <State 550>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1209]  (8.75 ns)

 <State 551>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1210]  (8.75 ns)

 <State 552>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1212]  (8.75 ns)

 <State 553>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_92', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1208]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1214]  (8.75 ns)

 <State 554>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1215]  (8.75 ns)

 <State 555>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1216]  (8.75 ns)

 <State 556>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1216]  (8.75 ns)

 <State 557>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1216]  (8.75 ns)

 <State 558>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1216]  (8.75 ns)

 <State 559>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1216]  (8.75 ns)

 <State 560>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_30', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [1221]  (0 ns)
	'add' operation ('add_ln32_31', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1226]  (2.49 ns)

 <State 561>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_95', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1228]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1229]  (8.75 ns)

 <State 562>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_31', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_31', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [1232]  (0 ns)
	'add' operation ('add_ln27_46', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1242]  (2.26 ns)
	'add' operation ('add_ln27_47', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1244]  (2.49 ns)

 <State 563>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_93', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1246]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1250]  (8.75 ns)

 <State 564>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_94', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1249]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1252]  (8.75 ns)

 <State 565>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1250]  (8.75 ns)

 <State 566>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1250]  (8.75 ns)

 <State 567>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1250]  (8.75 ns)

 <State 568>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1250]  (8.75 ns)

 <State 569>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1250]  (8.75 ns)

 <State 570>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1251]  (8.75 ns)

 <State 571>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1253]  (8.75 ns)

 <State 572>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_31', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [1254]  (8.51 ns)

 <State 573>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1255]  (8.75 ns)

 <State 574>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1259]  (8.75 ns)

 <State 575>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1259]  (8.75 ns)

 <State 576>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1259]  (8.75 ns)

 <State 577>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1259]  (8.75 ns)

 <State 578>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1259]  (8.75 ns)

 <State 579>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_32', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [1266]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 580>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_96', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1279]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1286]  (8.75 ns)

 <State 581>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_97', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1282]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1288]  (8.75 ns)

 <State 582>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1286]  (8.75 ns)

 <State 583>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1286]  (8.75 ns)

 <State 584>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1286]  (8.75 ns)

 <State 585>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1286]  (8.75 ns)

 <State 586>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1286]  (8.75 ns)

 <State 587>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1287]  (8.75 ns)

 <State 588>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1289]  (8.75 ns)

 <State 589>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_98', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1285]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1291]  (8.75 ns)

 <State 590>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1292]  (8.75 ns)

 <State 591>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1293]  (8.75 ns)

 <State 592>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1293]  (8.75 ns)

 <State 593>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1293]  (8.75 ns)

 <State 594>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1293]  (8.75 ns)

 <State 595>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1293]  (8.75 ns)

 <State 596>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_32', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [1298]  (0 ns)
	'add' operation ('add_ln32_33', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1303]  (2.49 ns)

 <State 597>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_101', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1305]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1306]  (8.75 ns)

 <State 598>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_33', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_33', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [1309]  (0 ns)
	'add' operation ('add_ln27_49', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1319]  (2.26 ns)
	'add' operation ('add_ln27_50', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1321]  (2.49 ns)

 <State 599>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_99', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1323]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1327]  (8.75 ns)

 <State 600>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_100', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1326]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1329]  (8.75 ns)

 <State 601>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1327]  (8.75 ns)

 <State 602>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1327]  (8.75 ns)

 <State 603>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1327]  (8.75 ns)

 <State 604>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1327]  (8.75 ns)

 <State 605>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1327]  (8.75 ns)

 <State 606>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1328]  (8.75 ns)

 <State 607>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1330]  (8.75 ns)

 <State 608>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_33', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [1331]  (8.51 ns)

 <State 609>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1332]  (8.75 ns)

 <State 610>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1336]  (8.75 ns)

 <State 611>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1336]  (8.75 ns)

 <State 612>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1336]  (8.75 ns)

 <State 613>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1336]  (8.75 ns)

 <State 614>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1336]  (8.75 ns)

 <State 615>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_34', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [1343]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 616>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_102', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1356]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1363]  (8.75 ns)

 <State 617>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_103', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1359]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1365]  (8.75 ns)

 <State 618>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1363]  (8.75 ns)

 <State 619>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1363]  (8.75 ns)

 <State 620>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1363]  (8.75 ns)

 <State 621>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1363]  (8.75 ns)

 <State 622>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1363]  (8.75 ns)

 <State 623>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1364]  (8.75 ns)

 <State 624>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1366]  (8.75 ns)

 <State 625>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_104', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1362]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1368]  (8.75 ns)

 <State 626>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1369]  (8.75 ns)

 <State 627>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1370]  (8.75 ns)

 <State 628>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1370]  (8.75 ns)

 <State 629>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1370]  (8.75 ns)

 <State 630>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1370]  (8.75 ns)

 <State 631>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1370]  (8.75 ns)

 <State 632>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_34', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [1375]  (0 ns)
	'add' operation ('add_ln32_35', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1380]  (2.49 ns)

 <State 633>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_107', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1382]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1383]  (8.75 ns)

 <State 634>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_35', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_35', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [1386]  (0 ns)
	'add' operation ('add_ln27_52', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1396]  (2.26 ns)
	'add' operation ('add_ln27_53', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1398]  (2.49 ns)

 <State 635>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_105', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1400]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1404]  (8.75 ns)

 <State 636>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_106', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1403]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1406]  (8.75 ns)

 <State 637>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1404]  (8.75 ns)

 <State 638>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1404]  (8.75 ns)

 <State 639>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1404]  (8.75 ns)

 <State 640>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1404]  (8.75 ns)

 <State 641>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1404]  (8.75 ns)

 <State 642>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1405]  (8.75 ns)

 <State 643>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1407]  (8.75 ns)

 <State 644>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_35', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [1408]  (8.51 ns)

 <State 645>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1409]  (8.75 ns)

 <State 646>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1413]  (8.75 ns)

 <State 647>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1413]  (8.75 ns)

 <State 648>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1413]  (8.75 ns)

 <State 649>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1413]  (8.75 ns)

 <State 650>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1413]  (8.75 ns)

 <State 651>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_36', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [1420]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 652>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_108', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1433]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1440]  (8.75 ns)

 <State 653>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_109', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1436]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1442]  (8.75 ns)

 <State 654>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1440]  (8.75 ns)

 <State 655>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1440]  (8.75 ns)

 <State 656>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1440]  (8.75 ns)

 <State 657>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1440]  (8.75 ns)

 <State 658>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1440]  (8.75 ns)

 <State 659>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1441]  (8.75 ns)

 <State 660>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1443]  (8.75 ns)

 <State 661>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_110', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1439]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1445]  (8.75 ns)

 <State 662>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1446]  (8.75 ns)

 <State 663>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1447]  (8.75 ns)

 <State 664>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1447]  (8.75 ns)

 <State 665>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1447]  (8.75 ns)

 <State 666>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1447]  (8.75 ns)

 <State 667>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1447]  (8.75 ns)

 <State 668>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_36', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [1452]  (0 ns)
	'add' operation ('add_ln32_37', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1457]  (2.49 ns)

 <State 669>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_113', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1459]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1460]  (8.75 ns)

 <State 670>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_37', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_37', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [1463]  (0 ns)
	'add' operation ('add_ln27_55', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1473]  (2.26 ns)
	'add' operation ('add_ln27_56', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1475]  (2.49 ns)

 <State 671>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_111', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1477]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1481]  (8.75 ns)

 <State 672>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_112', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1480]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1483]  (8.75 ns)

 <State 673>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1481]  (8.75 ns)

 <State 674>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1481]  (8.75 ns)

 <State 675>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1481]  (8.75 ns)

 <State 676>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1481]  (8.75 ns)

 <State 677>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1481]  (8.75 ns)

 <State 678>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1482]  (8.75 ns)

 <State 679>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1484]  (8.75 ns)

 <State 680>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_37', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [1485]  (8.51 ns)

 <State 681>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1486]  (8.75 ns)

 <State 682>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1490]  (8.75 ns)

 <State 683>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1490]  (8.75 ns)

 <State 684>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1490]  (8.75 ns)

 <State 685>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1490]  (8.75 ns)

 <State 686>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1490]  (8.75 ns)

 <State 687>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_38', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [1497]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 688>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_114', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1510]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1517]  (8.75 ns)

 <State 689>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_115', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1513]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1519]  (8.75 ns)

 <State 690>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1517]  (8.75 ns)

 <State 691>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1517]  (8.75 ns)

 <State 692>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1517]  (8.75 ns)

 <State 693>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1517]  (8.75 ns)

 <State 694>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1517]  (8.75 ns)

 <State 695>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1518]  (8.75 ns)

 <State 696>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1520]  (8.75 ns)

 <State 697>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_116', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1516]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1522]  (8.75 ns)

 <State 698>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1523]  (8.75 ns)

 <State 699>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1524]  (8.75 ns)

 <State 700>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1524]  (8.75 ns)

 <State 701>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1524]  (8.75 ns)

 <State 702>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1524]  (8.75 ns)

 <State 703>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1524]  (8.75 ns)

 <State 704>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_38', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [1529]  (0 ns)
	'add' operation ('add_ln32_39', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1534]  (2.49 ns)

 <State 705>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_119', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1536]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1537]  (8.75 ns)

 <State 706>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_39', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_39', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [1540]  (0 ns)
	'add' operation ('add_ln27_58', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1550]  (2.26 ns)
	'add' operation ('add_ln27_59', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1552]  (2.49 ns)

 <State 707>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_117', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1554]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1558]  (8.75 ns)

 <State 708>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_118', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1557]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1560]  (8.75 ns)

 <State 709>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1558]  (8.75 ns)

 <State 710>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1558]  (8.75 ns)

 <State 711>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1558]  (8.75 ns)

 <State 712>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1558]  (8.75 ns)

 <State 713>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1558]  (8.75 ns)

 <State 714>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1559]  (8.75 ns)

 <State 715>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1561]  (8.75 ns)

 <State 716>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_39', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [1562]  (8.51 ns)

 <State 717>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1563]  (8.75 ns)

 <State 718>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1567]  (8.75 ns)

 <State 719>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1567]  (8.75 ns)

 <State 720>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1567]  (8.75 ns)

 <State 721>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1567]  (8.75 ns)

 <State 722>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1567]  (8.75 ns)

 <State 723>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_40', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [1574]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 724>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_120', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1587]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1594]  (8.75 ns)

 <State 725>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_121', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1590]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1596]  (8.75 ns)

 <State 726>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1594]  (8.75 ns)

 <State 727>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1594]  (8.75 ns)

 <State 728>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1594]  (8.75 ns)

 <State 729>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1594]  (8.75 ns)

 <State 730>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1594]  (8.75 ns)

 <State 731>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1595]  (8.75 ns)

 <State 732>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1597]  (8.75 ns)

 <State 733>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_122', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1593]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1599]  (8.75 ns)

 <State 734>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1600]  (8.75 ns)

 <State 735>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1601]  (8.75 ns)

 <State 736>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1601]  (8.75 ns)

 <State 737>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1601]  (8.75 ns)

 <State 738>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1601]  (8.75 ns)

 <State 739>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1601]  (8.75 ns)

 <State 740>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_40', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [1606]  (0 ns)
	'add' operation ('add_ln32_41', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1611]  (2.49 ns)

 <State 741>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_125', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1613]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1614]  (8.75 ns)

 <State 742>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_41', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_41', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [1617]  (0 ns)
	'add' operation ('add_ln27_61', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1627]  (2.26 ns)
	'add' operation ('add_ln27_62', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1629]  (2.49 ns)

 <State 743>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_123', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1631]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1635]  (8.75 ns)

 <State 744>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_124', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1634]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1637]  (8.75 ns)

 <State 745>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1635]  (8.75 ns)

 <State 746>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1635]  (8.75 ns)

 <State 747>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1635]  (8.75 ns)

 <State 748>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1635]  (8.75 ns)

 <State 749>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1635]  (8.75 ns)

 <State 750>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1636]  (8.75 ns)

 <State 751>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1638]  (8.75 ns)

 <State 752>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_41', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [1639]  (8.51 ns)

 <State 753>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1640]  (8.75 ns)

 <State 754>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1644]  (8.75 ns)

 <State 755>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1644]  (8.75 ns)

 <State 756>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1644]  (8.75 ns)

 <State 757>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1644]  (8.75 ns)

 <State 758>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1644]  (8.75 ns)

 <State 759>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_42', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [1651]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 760>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_126', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1664]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1671]  (8.75 ns)

 <State 761>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_127', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1667]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1673]  (8.75 ns)

 <State 762>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1671]  (8.75 ns)

 <State 763>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1671]  (8.75 ns)

 <State 764>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1671]  (8.75 ns)

 <State 765>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1671]  (8.75 ns)

 <State 766>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1671]  (8.75 ns)

 <State 767>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1672]  (8.75 ns)

 <State 768>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1674]  (8.75 ns)

 <State 769>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_128', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1670]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1676]  (8.75 ns)

 <State 770>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1677]  (8.75 ns)

 <State 771>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1678]  (8.75 ns)

 <State 772>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1678]  (8.75 ns)

 <State 773>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1678]  (8.75 ns)

 <State 774>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1678]  (8.75 ns)

 <State 775>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1678]  (8.75 ns)

 <State 776>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_42', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [1683]  (0 ns)
	'add' operation ('add_ln32_43', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1688]  (2.49 ns)

 <State 777>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_131', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1690]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1691]  (8.75 ns)

 <State 778>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_43', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_43', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [1694]  (0 ns)
	'add' operation ('add_ln27_64', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1704]  (2.26 ns)
	'add' operation ('add_ln27_65', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1706]  (2.49 ns)

 <State 779>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_129', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1708]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1712]  (8.75 ns)

 <State 780>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_130', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1711]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1714]  (8.75 ns)

 <State 781>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1712]  (8.75 ns)

 <State 782>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1712]  (8.75 ns)

 <State 783>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1712]  (8.75 ns)

 <State 784>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1712]  (8.75 ns)

 <State 785>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1712]  (8.75 ns)

 <State 786>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1713]  (8.75 ns)

 <State 787>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1715]  (8.75 ns)

 <State 788>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_43', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [1716]  (8.51 ns)

 <State 789>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1717]  (8.75 ns)

 <State 790>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1721]  (8.75 ns)

 <State 791>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1721]  (8.75 ns)

 <State 792>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1721]  (8.75 ns)

 <State 793>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1721]  (8.75 ns)

 <State 794>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1721]  (8.75 ns)

 <State 795>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_44', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [1728]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 796>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_132', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1741]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1748]  (8.75 ns)

 <State 797>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_133', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1744]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1750]  (8.75 ns)

 <State 798>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1748]  (8.75 ns)

 <State 799>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1748]  (8.75 ns)

 <State 800>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1748]  (8.75 ns)

 <State 801>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1748]  (8.75 ns)

 <State 802>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1748]  (8.75 ns)

 <State 803>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1749]  (8.75 ns)

 <State 804>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1751]  (8.75 ns)

 <State 805>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_134', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1747]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1753]  (8.75 ns)

 <State 806>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1754]  (8.75 ns)

 <State 807>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1755]  (8.75 ns)

 <State 808>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1755]  (8.75 ns)

 <State 809>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1755]  (8.75 ns)

 <State 810>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1755]  (8.75 ns)

 <State 811>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1755]  (8.75 ns)

 <State 812>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_44', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [1760]  (0 ns)
	'add' operation ('add_ln32_45', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1765]  (2.49 ns)

 <State 813>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_137', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1767]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1768]  (8.75 ns)

 <State 814>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_45', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_45', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [1771]  (0 ns)
	'add' operation ('add_ln27_67', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1781]  (2.26 ns)
	'add' operation ('add_ln27_68', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1783]  (2.49 ns)

 <State 815>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_135', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1785]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1789]  (8.75 ns)

 <State 816>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_136', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1788]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1791]  (8.75 ns)

 <State 817>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1789]  (8.75 ns)

 <State 818>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1789]  (8.75 ns)

 <State 819>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1789]  (8.75 ns)

 <State 820>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1789]  (8.75 ns)

 <State 821>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1789]  (8.75 ns)

 <State 822>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1790]  (8.75 ns)

 <State 823>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1792]  (8.75 ns)

 <State 824>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_45', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [1793]  (8.51 ns)

 <State 825>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1794]  (8.75 ns)

 <State 826>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1798]  (8.75 ns)

 <State 827>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1798]  (8.75 ns)

 <State 828>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1798]  (8.75 ns)

 <State 829>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1798]  (8.75 ns)

 <State 830>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1798]  (8.75 ns)

 <State 831>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_46', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [1805]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 832>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_138', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1818]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1825]  (8.75 ns)

 <State 833>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_139', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1821]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1827]  (8.75 ns)

 <State 834>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1825]  (8.75 ns)

 <State 835>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1825]  (8.75 ns)

 <State 836>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1825]  (8.75 ns)

 <State 837>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1825]  (8.75 ns)

 <State 838>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1825]  (8.75 ns)

 <State 839>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1826]  (8.75 ns)

 <State 840>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1828]  (8.75 ns)

 <State 841>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_140', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1824]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1830]  (8.75 ns)

 <State 842>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1831]  (8.75 ns)

 <State 843>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1832]  (8.75 ns)

 <State 844>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1832]  (8.75 ns)

 <State 845>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1832]  (8.75 ns)

 <State 846>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1832]  (8.75 ns)

 <State 847>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1832]  (8.75 ns)

 <State 848>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_46', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [1837]  (0 ns)
	'add' operation ('add_ln32_47', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1842]  (2.49 ns)

 <State 849>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_143', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1844]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1845]  (8.75 ns)

 <State 850>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_47', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_47', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [1848]  (0 ns)
	'add' operation ('add_ln27_70', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1858]  (2.26 ns)
	'add' operation ('add_ln27_71', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1860]  (2.49 ns)

 <State 851>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_141', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1862]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1866]  (8.75 ns)

 <State 852>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_142', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1865]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1868]  (8.75 ns)

 <State 853>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1866]  (8.75 ns)

 <State 854>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1866]  (8.75 ns)

 <State 855>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1866]  (8.75 ns)

 <State 856>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1866]  (8.75 ns)

 <State 857>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1866]  (8.75 ns)

 <State 858>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1867]  (8.75 ns)

 <State 859>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1869]  (8.75 ns)

 <State 860>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_47', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [1870]  (8.51 ns)

 <State 861>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1871]  (8.75 ns)

 <State 862>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1875]  (8.75 ns)

 <State 863>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1875]  (8.75 ns)

 <State 864>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1875]  (8.75 ns)

 <State 865>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1875]  (8.75 ns)

 <State 866>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1875]  (8.75 ns)

 <State 867>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_48', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [1882]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 868>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_144', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1895]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1902]  (8.75 ns)

 <State 869>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_145', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1898]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1904]  (8.75 ns)

 <State 870>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1902]  (8.75 ns)

 <State 871>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1902]  (8.75 ns)

 <State 872>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1902]  (8.75 ns)

 <State 873>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1902]  (8.75 ns)

 <State 874>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1902]  (8.75 ns)

 <State 875>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1903]  (8.75 ns)

 <State 876>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1905]  (8.75 ns)

 <State 877>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_146', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1901]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1907]  (8.75 ns)

 <State 878>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1908]  (8.75 ns)

 <State 879>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1909]  (8.75 ns)

 <State 880>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1909]  (8.75 ns)

 <State 881>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1909]  (8.75 ns)

 <State 882>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1909]  (8.75 ns)

 <State 883>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1909]  (8.75 ns)

 <State 884>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_48', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [1914]  (0 ns)
	'add' operation ('add_ln32_49', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1919]  (2.49 ns)

 <State 885>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_149', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1921]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1922]  (8.75 ns)

 <State 886>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_49', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_49', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [1925]  (0 ns)
	'add' operation ('add_ln27_73', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1935]  (2.26 ns)
	'add' operation ('add_ln27_74', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1937]  (2.49 ns)

 <State 887>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_147', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1939]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1943]  (8.75 ns)

 <State 888>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_148', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1942]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1945]  (8.75 ns)

 <State 889>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1943]  (8.75 ns)

 <State 890>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1943]  (8.75 ns)

 <State 891>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1943]  (8.75 ns)

 <State 892>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1943]  (8.75 ns)

 <State 893>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1943]  (8.75 ns)

 <State 894>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1944]  (8.75 ns)

 <State 895>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1946]  (8.75 ns)

 <State 896>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_49', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [1947]  (8.51 ns)

 <State 897>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1948]  (8.75 ns)

 <State 898>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1952]  (8.75 ns)

 <State 899>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1952]  (8.75 ns)

 <State 900>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1952]  (8.75 ns)

 <State 901>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1952]  (8.75 ns)

 <State 902>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1952]  (8.75 ns)

 <State 903>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_50', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [1959]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 904>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_150', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1972]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1979]  (8.75 ns)

 <State 905>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_151', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1975]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1981]  (8.75 ns)

 <State 906>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1979]  (8.75 ns)

 <State 907>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1979]  (8.75 ns)

 <State 908>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1979]  (8.75 ns)

 <State 909>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1979]  (8.75 ns)

 <State 910>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1979]  (8.75 ns)

 <State 911>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [1980]  (8.75 ns)

 <State 912>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [1982]  (8.75 ns)

 <State 913>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_152', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1978]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1984]  (8.75 ns)

 <State 914>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1985]  (8.75 ns)

 <State 915>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1986]  (8.75 ns)

 <State 916>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1986]  (8.75 ns)

 <State 917>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1986]  (8.75 ns)

 <State 918>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1986]  (8.75 ns)

 <State 919>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1986]  (8.75 ns)

 <State 920>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_50', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [1991]  (0 ns)
	'add' operation ('add_ln32_51', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1996]  (2.49 ns)

 <State 921>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_155', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1998]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [1999]  (8.75 ns)

 <State 922>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_51', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_51', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [2002]  (0 ns)
	'add' operation ('add_ln27_76', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2012]  (2.26 ns)
	'add' operation ('add_ln27_77', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2014]  (2.49 ns)

 <State 923>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_153', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2016]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2020]  (8.75 ns)

 <State 924>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_154', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2019]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2022]  (8.75 ns)

 <State 925>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2020]  (8.75 ns)

 <State 926>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2020]  (8.75 ns)

 <State 927>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2020]  (8.75 ns)

 <State 928>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2020]  (8.75 ns)

 <State 929>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2020]  (8.75 ns)

 <State 930>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2021]  (8.75 ns)

 <State 931>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2023]  (8.75 ns)

 <State 932>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_51', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [2024]  (8.51 ns)

 <State 933>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2025]  (8.75 ns)

 <State 934>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2029]  (8.75 ns)

 <State 935>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2029]  (8.75 ns)

 <State 936>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2029]  (8.75 ns)

 <State 937>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2029]  (8.75 ns)

 <State 938>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2029]  (8.75 ns)

 <State 939>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_52', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [2036]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 940>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_156', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2049]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2056]  (8.75 ns)

 <State 941>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_157', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2052]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2058]  (8.75 ns)

 <State 942>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2056]  (8.75 ns)

 <State 943>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2056]  (8.75 ns)

 <State 944>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2056]  (8.75 ns)

 <State 945>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2056]  (8.75 ns)

 <State 946>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2056]  (8.75 ns)

 <State 947>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2057]  (8.75 ns)

 <State 948>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2059]  (8.75 ns)

 <State 949>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_158', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2055]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2061]  (8.75 ns)

 <State 950>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2062]  (8.75 ns)

 <State 951>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2063]  (8.75 ns)

 <State 952>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2063]  (8.75 ns)

 <State 953>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2063]  (8.75 ns)

 <State 954>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2063]  (8.75 ns)

 <State 955>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2063]  (8.75 ns)

 <State 956>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_52', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [2068]  (0 ns)
	'add' operation ('add_ln32_53', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2073]  (2.49 ns)

 <State 957>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_161', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2075]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2076]  (8.75 ns)

 <State 958>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_53', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_53', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [2079]  (0 ns)
	'add' operation ('add_ln27_79', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2089]  (2.26 ns)
	'add' operation ('add_ln27_80', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2091]  (2.49 ns)

 <State 959>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_159', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2093]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2097]  (8.75 ns)

 <State 960>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_160', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2096]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2099]  (8.75 ns)

 <State 961>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2097]  (8.75 ns)

 <State 962>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2097]  (8.75 ns)

 <State 963>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2097]  (8.75 ns)

 <State 964>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2097]  (8.75 ns)

 <State 965>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2097]  (8.75 ns)

 <State 966>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2098]  (8.75 ns)

 <State 967>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2100]  (8.75 ns)

 <State 968>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_53', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [2101]  (8.51 ns)

 <State 969>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2102]  (8.75 ns)

 <State 970>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2106]  (8.75 ns)

 <State 971>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2106]  (8.75 ns)

 <State 972>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2106]  (8.75 ns)

 <State 973>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2106]  (8.75 ns)

 <State 974>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2106]  (8.75 ns)

 <State 975>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_54', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [2113]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 976>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_162', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2126]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2133]  (8.75 ns)

 <State 977>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_163', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2129]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2135]  (8.75 ns)

 <State 978>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2133]  (8.75 ns)

 <State 979>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2133]  (8.75 ns)

 <State 980>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2133]  (8.75 ns)

 <State 981>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2133]  (8.75 ns)

 <State 982>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2133]  (8.75 ns)

 <State 983>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2134]  (8.75 ns)

 <State 984>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2136]  (8.75 ns)

 <State 985>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_164', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2132]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2138]  (8.75 ns)

 <State 986>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2139]  (8.75 ns)

 <State 987>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2140]  (8.75 ns)

 <State 988>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2140]  (8.75 ns)

 <State 989>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2140]  (8.75 ns)

 <State 990>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2140]  (8.75 ns)

 <State 991>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2140]  (8.75 ns)

 <State 992>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_54', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [2145]  (0 ns)
	'add' operation ('add_ln32_55', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2150]  (2.49 ns)

 <State 993>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_167', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2152]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2153]  (8.75 ns)

 <State 994>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_55', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_55', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [2156]  (0 ns)
	'add' operation ('add_ln27_82', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2166]  (2.26 ns)
	'add' operation ('add_ln27_83', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2168]  (2.49 ns)

 <State 995>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_165', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2170]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2174]  (8.75 ns)

 <State 996>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_166', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2173]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2176]  (8.75 ns)

 <State 997>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2174]  (8.75 ns)

 <State 998>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2174]  (8.75 ns)

 <State 999>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2174]  (8.75 ns)

 <State 1000>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2174]  (8.75 ns)

 <State 1001>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2174]  (8.75 ns)

 <State 1002>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2175]  (8.75 ns)

 <State 1003>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2177]  (8.75 ns)

 <State 1004>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_55', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [2178]  (8.51 ns)

 <State 1005>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2179]  (8.75 ns)

 <State 1006>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2183]  (8.75 ns)

 <State 1007>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2183]  (8.75 ns)

 <State 1008>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2183]  (8.75 ns)

 <State 1009>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2183]  (8.75 ns)

 <State 1010>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2183]  (8.75 ns)

 <State 1011>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_56', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [2190]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 1012>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_168', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2203]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2210]  (8.75 ns)

 <State 1013>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_169', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2206]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2212]  (8.75 ns)

 <State 1014>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2210]  (8.75 ns)

 <State 1015>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2210]  (8.75 ns)

 <State 1016>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2210]  (8.75 ns)

 <State 1017>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2210]  (8.75 ns)

 <State 1018>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2210]  (8.75 ns)

 <State 1019>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2211]  (8.75 ns)

 <State 1020>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2213]  (8.75 ns)

 <State 1021>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_170', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2209]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2215]  (8.75 ns)

 <State 1022>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2216]  (8.75 ns)

 <State 1023>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2217]  (8.75 ns)

 <State 1024>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2217]  (8.75 ns)

 <State 1025>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2217]  (8.75 ns)

 <State 1026>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2217]  (8.75 ns)

 <State 1027>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2217]  (8.75 ns)

 <State 1028>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_56', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [2222]  (0 ns)
	'add' operation ('add_ln32_57', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2227]  (2.49 ns)

 <State 1029>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_173', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2229]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2230]  (8.75 ns)

 <State 1030>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_57', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_57', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [2233]  (0 ns)
	'add' operation ('add_ln27_85', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2243]  (2.26 ns)
	'add' operation ('add_ln27_86', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2245]  (2.49 ns)

 <State 1031>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_171', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2247]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2251]  (8.75 ns)

 <State 1032>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_172', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2250]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2253]  (8.75 ns)

 <State 1033>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2251]  (8.75 ns)

 <State 1034>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2251]  (8.75 ns)

 <State 1035>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2251]  (8.75 ns)

 <State 1036>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2251]  (8.75 ns)

 <State 1037>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2251]  (8.75 ns)

 <State 1038>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2252]  (8.75 ns)

 <State 1039>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2254]  (8.75 ns)

 <State 1040>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_57', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [2255]  (8.51 ns)

 <State 1041>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2256]  (8.75 ns)

 <State 1042>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2260]  (8.75 ns)

 <State 1043>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2260]  (8.75 ns)

 <State 1044>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2260]  (8.75 ns)

 <State 1045>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2260]  (8.75 ns)

 <State 1046>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2260]  (8.75 ns)

 <State 1047>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_58', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [2267]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 1048>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_174', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2280]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2287]  (8.75 ns)

 <State 1049>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_175', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2283]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2289]  (8.75 ns)

 <State 1050>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2287]  (8.75 ns)

 <State 1051>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2287]  (8.75 ns)

 <State 1052>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2287]  (8.75 ns)

 <State 1053>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2287]  (8.75 ns)

 <State 1054>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2287]  (8.75 ns)

 <State 1055>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2288]  (8.75 ns)

 <State 1056>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2290]  (8.75 ns)

 <State 1057>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_176', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2286]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2292]  (8.75 ns)

 <State 1058>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2293]  (8.75 ns)

 <State 1059>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2294]  (8.75 ns)

 <State 1060>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2294]  (8.75 ns)

 <State 1061>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2294]  (8.75 ns)

 <State 1062>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2294]  (8.75 ns)

 <State 1063>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2294]  (8.75 ns)

 <State 1064>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_58', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [2299]  (0 ns)
	'add' operation ('add_ln32_59', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2304]  (2.49 ns)

 <State 1065>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_179', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2306]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2307]  (8.75 ns)

 <State 1066>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_59', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_59', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [2310]  (0 ns)
	'add' operation ('add_ln27_88', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2320]  (2.26 ns)
	'add' operation ('add_ln27_89', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2322]  (2.49 ns)

 <State 1067>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_177', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2324]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2328]  (8.75 ns)

 <State 1068>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_178', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2327]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2330]  (8.75 ns)

 <State 1069>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2328]  (8.75 ns)

 <State 1070>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2328]  (8.75 ns)

 <State 1071>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2328]  (8.75 ns)

 <State 1072>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2328]  (8.75 ns)

 <State 1073>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2328]  (8.75 ns)

 <State 1074>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2329]  (8.75 ns)

 <State 1075>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2331]  (8.75 ns)

 <State 1076>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_59', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [2332]  (8.51 ns)

 <State 1077>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2333]  (8.75 ns)

 <State 1078>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2337]  (8.75 ns)

 <State 1079>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2337]  (8.75 ns)

 <State 1080>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2337]  (8.75 ns)

 <State 1081>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2337]  (8.75 ns)

 <State 1082>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2337]  (8.75 ns)

 <State 1083>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_60', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [2344]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 1084>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_180', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2357]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2364]  (8.75 ns)

 <State 1085>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_181', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2360]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2366]  (8.75 ns)

 <State 1086>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2364]  (8.75 ns)

 <State 1087>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2364]  (8.75 ns)

 <State 1088>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2364]  (8.75 ns)

 <State 1089>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2364]  (8.75 ns)

 <State 1090>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2364]  (8.75 ns)

 <State 1091>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2365]  (8.75 ns)

 <State 1092>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2367]  (8.75 ns)

 <State 1093>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_182', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2363]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2369]  (8.75 ns)

 <State 1094>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2370]  (8.75 ns)

 <State 1095>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2371]  (8.75 ns)

 <State 1096>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2371]  (8.75 ns)

 <State 1097>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2371]  (8.75 ns)

 <State 1098>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2371]  (8.75 ns)

 <State 1099>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2371]  (8.75 ns)

 <State 1100>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_60', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [2376]  (0 ns)
	'add' operation ('add_ln32_61', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2381]  (2.49 ns)

 <State 1101>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_185', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2383]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2384]  (8.75 ns)

 <State 1102>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_61', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_61', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [2387]  (0 ns)
	'add' operation ('add_ln27_91', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2397]  (2.26 ns)
	'add' operation ('add_ln27_92', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2399]  (2.49 ns)

 <State 1103>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_183', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2401]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2405]  (8.75 ns)

 <State 1104>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_184', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2404]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2407]  (8.75 ns)

 <State 1105>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2405]  (8.75 ns)

 <State 1106>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2405]  (8.75 ns)

 <State 1107>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2405]  (8.75 ns)

 <State 1108>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2405]  (8.75 ns)

 <State 1109>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2405]  (8.75 ns)

 <State 1110>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2406]  (8.75 ns)

 <State 1111>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2408]  (8.75 ns)

 <State 1112>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_61', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [2409]  (8.51 ns)

 <State 1113>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2410]  (8.75 ns)

 <State 1114>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2414]  (8.75 ns)

 <State 1115>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2414]  (8.75 ns)

 <State 1116>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2414]  (8.75 ns)

 <State 1117>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2414]  (8.75 ns)

 <State 1118>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2414]  (8.75 ns)

 <State 1119>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln25_62', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [2421]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 1120>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_186', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2434]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2441]  (8.75 ns)

 <State 1121>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_187', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2437]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2443]  (8.75 ns)

 <State 1122>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2441]  (8.75 ns)

 <State 1123>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2441]  (8.75 ns)

 <State 1124>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2441]  (8.75 ns)

 <State 1125>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2441]  (8.75 ns)

 <State 1126>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2441]  (8.75 ns)

 <State 1127>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2442]  (8.75 ns)

 <State 1128>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2444]  (8.75 ns)

 <State 1129>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_188', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2440]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2446]  (8.75 ns)

 <State 1130>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2447]  (8.75 ns)

 <State 1131>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2448]  (8.75 ns)

 <State 1132>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2448]  (8.75 ns)

 <State 1133>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2448]  (8.75 ns)

 <State 1134>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2448]  (8.75 ns)

 <State 1135>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2448]  (8.75 ns)

 <State 1136>: 2.49ns
The critical path consists of the following:
	'or' operation ('or_ln22_62', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:22) [2453]  (0 ns)
	'add' operation ('add_ln32_63', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2458]  (2.49 ns)

 <State 1137>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_191', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2460]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2461]  (8.75 ns)

 <State 1138>: 4.75ns
The critical path consists of the following:
	'phi' operation ('j_0_63', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) with incoming values : ('add_ln25_63', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:25) [2464]  (0 ns)
	'add' operation ('add_ln27_94', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2474]  (2.26 ns)
	'add' operation ('add_ln27_95', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2476]  (2.49 ns)

 <State 1139>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_189', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2478]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2482]  (8.75 ns)

 <State 1140>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_190', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2481]  (0 ns)
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2484]  (8.75 ns)

 <State 1141>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2482]  (8.75 ns)

 <State 1142>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2482]  (8.75 ns)

 <State 1143>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2482]  (8.75 ns)

 <State 1144>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2482]  (8.75 ns)

 <State 1145>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2482]  (8.75 ns)

 <State 1146>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:27) [2483]  (8.75 ns)

 <State 1147>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:28) [2485]  (8.75 ns)

 <State 1148>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln30_63', mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:30) [2486]  (8.51 ns)

 <State 1149>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2487]  (8.75 ns)

 <State 1150>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2491]  (8.75 ns)

 <State 1151>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2491]  (8.75 ns)

 <State 1152>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2491]  (8.75 ns)

 <State 1153>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2491]  (8.75 ns)

 <State 1154>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (mul_matrix_pynqZ2/apc/src/mul_matrix.cpp:32) [2491]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530
	State 531
	State 532
	State 533
	State 534
	State 535
	State 536
	State 537
	State 538
	State 539
	State 540
	State 541
	State 542
	State 543
	State 544
	State 545
	State 546
	State 547
	State 548
	State 549
	State 550
	State 551
	State 552
	State 553
	State 554
	State 555
	State 556
	State 557
	State 558
	State 559
	State 560
	State 561
	State 562
	State 563
	State 564
	State 565
	State 566
	State 567
	State 568
	State 569
	State 570
	State 571
	State 572
	State 573
	State 574
	State 575
	State 576
	State 577
	State 578
	State 579
	State 580
	State 581
	State 582
	State 583
	State 584
	State 585
	State 586
	State 587
	State 588
	State 589
	State 590
	State 591
	State 592
	State 593
	State 594
	State 595
	State 596
	State 597
	State 598
	State 599
	State 600
	State 601
	State 602
	State 603
	State 604
	State 605
	State 606
	State 607
	State 608
	State 609
	State 610
	State 611
	State 612
	State 613
	State 614
	State 615
	State 616
	State 617
	State 618
	State 619
	State 620
	State 621
	State 622
	State 623
	State 624
	State 625
	State 626
	State 627
	State 628
	State 629
	State 630
	State 631
	State 632
	State 633
	State 634
	State 635
	State 636
	State 637
	State 638
	State 639
	State 640
	State 641
	State 642
	State 643
	State 644
	State 645
	State 646
	State 647
	State 648
	State 649
	State 650
	State 651
	State 652
	State 653
	State 654
	State 655
	State 656
	State 657
	State 658
	State 659
	State 660
	State 661
	State 662
	State 663
	State 664
	State 665
	State 666
	State 667
	State 668
	State 669
	State 670
	State 671
	State 672
	State 673
	State 674
	State 675
	State 676
	State 677
	State 678
	State 679
	State 680
	State 681
	State 682
	State 683
	State 684
	State 685
	State 686
	State 687
	State 688
	State 689
	State 690
	State 691
	State 692
	State 693
	State 694
	State 695
	State 696
	State 697
	State 698
	State 699
	State 700
	State 701
	State 702
	State 703
	State 704
	State 705
	State 706
	State 707
	State 708
	State 709
	State 710
	State 711
	State 712
	State 713
	State 714
	State 715
	State 716
	State 717
	State 718
	State 719
	State 720
	State 721
	State 722
	State 723
	State 724
	State 725
	State 726
	State 727
	State 728
	State 729
	State 730
	State 731
	State 732
	State 733
	State 734
	State 735
	State 736
	State 737
	State 738
	State 739
	State 740
	State 741
	State 742
	State 743
	State 744
	State 745
	State 746
	State 747
	State 748
	State 749
	State 750
	State 751
	State 752
	State 753
	State 754
	State 755
	State 756
	State 757
	State 758
	State 759
	State 760
	State 761
	State 762
	State 763
	State 764
	State 765
	State 766
	State 767
	State 768
	State 769
	State 770
	State 771
	State 772
	State 773
	State 774
	State 775
	State 776
	State 777
	State 778
	State 779
	State 780
	State 781
	State 782
	State 783
	State 784
	State 785
	State 786
	State 787
	State 788
	State 789
	State 790
	State 791
	State 792
	State 793
	State 794
	State 795
	State 796
	State 797
	State 798
	State 799
	State 800
	State 801
	State 802
	State 803
	State 804
	State 805
	State 806
	State 807
	State 808
	State 809
	State 810
	State 811
	State 812
	State 813
	State 814
	State 815
	State 816
	State 817
	State 818
	State 819
	State 820
	State 821
	State 822
	State 823
	State 824
	State 825
	State 826
	State 827
	State 828
	State 829
	State 830
	State 831
	State 832
	State 833
	State 834
	State 835
	State 836
	State 837
	State 838
	State 839
	State 840
	State 841
	State 842
	State 843
	State 844
	State 845
	State 846
	State 847
	State 848
	State 849
	State 850
	State 851
	State 852
	State 853
	State 854
	State 855
	State 856
	State 857
	State 858
	State 859
	State 860
	State 861
	State 862
	State 863
	State 864
	State 865
	State 866
	State 867
	State 868
	State 869
	State 870
	State 871
	State 872
	State 873
	State 874
	State 875
	State 876
	State 877
	State 878
	State 879
	State 880
	State 881
	State 882
	State 883
	State 884
	State 885
	State 886
	State 887
	State 888
	State 889
	State 890
	State 891
	State 892
	State 893
	State 894
	State 895
	State 896
	State 897
	State 898
	State 899
	State 900
	State 901
	State 902
	State 903
	State 904
	State 905
	State 906
	State 907
	State 908
	State 909
	State 910
	State 911
	State 912
	State 913
	State 914
	State 915
	State 916
	State 917
	State 918
	State 919
	State 920
	State 921
	State 922
	State 923
	State 924
	State 925
	State 926
	State 927
	State 928
	State 929
	State 930
	State 931
	State 932
	State 933
	State 934
	State 935
	State 936
	State 937
	State 938
	State 939
	State 940
	State 941
	State 942
	State 943
	State 944
	State 945
	State 946
	State 947
	State 948
	State 949
	State 950
	State 951
	State 952
	State 953
	State 954
	State 955
	State 956
	State 957
	State 958
	State 959
	State 960
	State 961
	State 962
	State 963
	State 964
	State 965
	State 966
	State 967
	State 968
	State 969
	State 970
	State 971
	State 972
	State 973
	State 974
	State 975
	State 976
	State 977
	State 978
	State 979
	State 980
	State 981
	State 982
	State 983
	State 984
	State 985
	State 986
	State 987
	State 988
	State 989
	State 990
	State 991
	State 992
	State 993
	State 994
	State 995
	State 996
	State 997
	State 998
	State 999
	State 1000
	State 1001
	State 1002
	State 1003
	State 1004
	State 1005
	State 1006
	State 1007
	State 1008
	State 1009
	State 1010
	State 1011
	State 1012
	State 1013
	State 1014
	State 1015
	State 1016
	State 1017
	State 1018
	State 1019
	State 1020
	State 1021
	State 1022
	State 1023
	State 1024
	State 1025
	State 1026
	State 1027
	State 1028
	State 1029
	State 1030
	State 1031
	State 1032
	State 1033
	State 1034
	State 1035
	State 1036
	State 1037
	State 1038
	State 1039
	State 1040
	State 1041
	State 1042
	State 1043
	State 1044
	State 1045
	State 1046
	State 1047
	State 1048
	State 1049
	State 1050
	State 1051
	State 1052
	State 1053
	State 1054
	State 1055
	State 1056
	State 1057
	State 1058
	State 1059
	State 1060
	State 1061
	State 1062
	State 1063
	State 1064
	State 1065
	State 1066
	State 1067
	State 1068
	State 1069
	State 1070
	State 1071
	State 1072
	State 1073
	State 1074
	State 1075
	State 1076
	State 1077
	State 1078
	State 1079
	State 1080
	State 1081
	State 1082
	State 1083
	State 1084
	State 1085
	State 1086
	State 1087
	State 1088
	State 1089
	State 1090
	State 1091
	State 1092
	State 1093
	State 1094
	State 1095
	State 1096
	State 1097
	State 1098
	State 1099
	State 1100
	State 1101
	State 1102
	State 1103
	State 1104
	State 1105
	State 1106
	State 1107
	State 1108
	State 1109
	State 1110
	State 1111
	State 1112
	State 1113
	State 1114
	State 1115
	State 1116
	State 1117
	State 1118
	State 1119
	State 1120
	State 1121
	State 1122
	State 1123
	State 1124
	State 1125
	State 1126
	State 1127
	State 1128
	State 1129
	State 1130
	State 1131
	State 1132
	State 1133
	State 1134
	State 1135
	State 1136
	State 1137
	State 1138
	State 1139
	State 1140
	State 1141
	State 1142
	State 1143
	State 1144
	State 1145
	State 1146
	State 1147
	State 1148
	State 1149
	State 1150
	State 1151
	State 1152
	State 1153
	State 1154


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
