{
 "cells": [
  {
   "cell_type": "raw",
   "id": "d24232ef",
   "metadata": {
    "vscode": {
     "languageId": "raw"
    }
   },
   "source": [
    "---\n",
    "aliases:\n",
    "- /inference/mlsys/performance/2025/11/13/Flash-attention\n",
    "badges: false\n",
    "branch: main\n",
    "categories:\n",
    "- inference\n",
    "- attention\n",
    "- performance\n",
    "date: '2025-11-14'\n",
    "date-modified: last-modified\n",
    "description: 'Understanding the FlashAttention papers and the various implementations.'\n",
    "output-file: 2025-11-14-notes-on-flash-attention.html\n",
    "title: 'Notes on FlashAttention'\n",
    "toc: true\n",
    "\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cc017e9f",
   "metadata": {},
   "source": [
    "# FlashAttention-1\n",
    "\n",
    "In this [2022 paper](https://arxiv.org/abs/2205.14135), the authors ask if efficiency in computing exact attention can enable transformers parse larger sequences and help overcome runtime and memory challenges for long sequences.  \n",
    "They note that   \n",
    "\n",
    "1. approximate attention techiques, a common approach to overcoming the quadratic time and space complexity of self-attention, tend to ignore overheads from memory access (IO speeds in GPUs).  \n",
    "1. as shown in [Ivanov et. al](https://arxiv.org/abs/2007.00072), most operations on modern [GPUs are bottlenecked](https://modal.com/gpu-glossary/perf/performance-bottleneck) by the [memory bandwidth](https://modal.com/gpu-glossary/perf/memory-bandwidth) and fall short of using the available compute efficiently.  \n",
    "\n",
    "Thus, the authors argue for using operations that account for the reads and writes to different levels of fast and slow memory, i.e. introduction of IO-awareness in algorithms, on modern accelerators [(eg. SRAM vs High Bandwidth Memory in modern GPUs)](https://modal.com/gpu-glossary/device-hardware/gpu-ram). With this, they focus on the attention computation to  \n",
    "\n",
    "1. reduce the number of memory access by computing the exact softmax without multiple accesses to the whole input. This helps speed up the forward pass during training as well as inference.\n",
    "1. not store the large intermediate attention matrix for the backward pass. This speeds up the gradient computation during training.\n",
    "\n",
    "The authors introduce the `FlashAttention` [kernel](https://modal.com/gpu-glossary/device-software/kernel) that uses [tiling](https://www.oreilly.com/library/view/programming-massively-parallel/9780323984638/xhtml/Ch005_93-121_B9780323912310000185.xhtml) to compute softmax over [blocks](https://modal.com/gpu-glossary/device-software/thread-block) of the input using a softmax reduction that enables both (1) the incremental calculation of the final softmax matrix without multiple global memory access, as well as (2) storage of block statistics instead of the large intermediate attention matrix for the gradient computation. This also allows for operation fusion allowing the calculation of output attention matrix in one kernel.  \n",
    "\n",
    "They further prove that `FlashAttention` requires $O(N^2d^2M^{-1})$ HBM accesses where $d$ is the head dimension and $M$ is the size of SRAM, as compared to $\\Omega(Nd + N^2)$ of standard attention."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f9e1cc2e",
   "metadata": {},
   "source": [
    "## Standard Attention\n",
    "\n",
    ":::{.callout-tip collapse=\"false\"}\n",
    "## Softmax Formula\n",
    "Given input sequences $\\mathbf{Q}, \\mathbf{K}, \\mathbf{V} \\in \\mathbb{R}^{N \\times d}$  \n",
    "\n",
    "\\begin{align}\n",
    "\\mathbf{S} &= \\mathbf{Q}\\mathbf{K}^{T} &&\\in \\mathbb{R}^{N \\times N} \\\\\n",
    "\\mathbf{P} &= \\text{softmax}(\\mathbf{S}) &&\\in \\mathbb{R}^{N \\times N} \\\\\n",
    "\\mathbf{O} &= \\mathbf{P}\\mathbf{V} &&\\in \\mathbb{R}^{N \\times d}\n",
    "\\end{align}\n",
    "\n",
    "where,  \n",
    "$N$ is the sequence length  \n",
    "$d$ is the head dimension  \n",
    "\n",
    "Often, $N \\gg d$ (e.g., for GPT2, $N = 1024$ and $d = 64$).\n",
    ":::\n",
    "\n",
    "The standard attention algorithm (given below) materializes the matrices $S$ and $P$ to the HBM which takes $O(N^2)$ memory. As some or most of the operations are memory-bound, the large number of memory accesses translate to slow wall-clock time.  \n",
    "\n",
    "### Standard Attention Algorithm \n",
    "\n",
    "**Require:** Matrices $\\mathbf{Q},\\mathbf{K},\\mathbf{V} \\in \\mathbb{R}^{N \\times d}$ in HBM.  \n",
    "\n",
    "1. Load $\\mathbf{Q}, \\mathbf{K}$ by blocks from HBM, compute $\\mathbf{S}$ and write it to HBM.\n",
    "1. Read $\\mathbf{S}$ from HBM, compute $P$ and write it to HBM.\n",
    "1. Load $\\mathbf{P}, \\mathbf{V}$ by blocks from HBM, compute $\\mathbf{O}$ and write to HBM.\n",
    "1. Return $\\mathbf{O}$."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "650f09f0",
   "metadata": {},
   "source": [
    "## FlashAttention\n",
    "\n",
    "To achieve the goal of computing attention with significantly reduced HBM access, the authors use tiling and re-computation.\n",
    "\n",
    "> The main idea is that we split the inputs $\\mathbf{Q}, \\mathbf{K}, \\mathbf{V}$ into blocks, load them from slow HBM to fast SRAM, then compute the attention output with respect to those blocks. By scaling the output of each block by the right normalization factor before adding them up, we get the correct result at the end."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "29922b49",
   "metadata": {},
   "source": [
    "### Tiling for attention outputs with respect to blocks\n",
    "\n",
    "This is achieved by applying tiling to the online softmax reduction outlined by [Milakov and Gimelshein](http://arxiv.org/abs/1805.02867).\n",
    "\n",
    ":::{.callout-tip collapse=\"false\"}\n",
    "## Calculating normalizer statistics within a block\n",
    "\n",
    "For vector $x^{(k)} \\in \\mathbb{R}^B$, $B$ being the size of the block and $k$ denoting that $x^{(k)}$ $k_{\\text{th}}$ block of some vector $x$ of size $\\gg B$\n",
    "\n",
    "\\begin{align}\n",
    "m(x^{(k)}) & := \\underset{i}{\\text{max }} x^{(k)}_i \\\\\n",
    "f(x^{(k)}) & := [e^{x^{(k)}_1 - m(x^{(k)})} ... e^{x^{(k)}_B - m(x^{(k)})}] \\\\\n",
    "\\ell(x^{(k)}) & := \\underset{i}{\\sum} f(x^{(k)})_i\n",
    "\\end{align}\n",
    ":::\n",
    "\n",
    "The block-wise calculations can be used to calculate the softmax of the full matrix using the normalization statistics $(m(x), l(x))$.  \n",
    "\n",
    ":::{.callout-tip collapse=\"false\"}\n",
    "## Online softmax using normalizers\n",
    "\n",
    "For vectors $x^{(1)}, x^{(2)} \\in \\mathbb{R}^B$, the softmax of the concatenated $x = [x^{(1)}  x^{(2)}] \\in \\mathbb{R}^{2B}$ as:\n",
    "\n",
    "\\begin{align}\n",
    "m(x) &= m([x^{(1)} x^{(2)}])&& = \\text{max}(m(x^{(1)}), m(x^{(2)})) \\\\\n",
    "\\ell(x) &= \\ell([x^{(1)} x^{(2)}])&& = e^{m(x^{(1)}) - m(x)}\\ell(x^{(1)}) e^{m(x^{(2)}) - m(x)}\\ell(x^{(2)})\n",
    "\\end{align}\n",
    "\n",
    "Using $m(x)$ and $\\ell(x)$, $f(x)$ and $\\text{softmax}(x)$ can be calculated as: \n",
    "\n",
    "\\begin{align}\n",
    "f(x) &= [e^{m(x^{(1)}) - m(x)}f(x^{(1)}) e^{m(x^{(2)}) - m(x)}f(x^{(2)})] \\\\\n",
    "\\text{softmax}(x) &= \\frac{f(x)}{\\ell(x)}\n",
    "\\end{align}\n",
    "\n",
    ":::\n",
    "\n",
    "The following is a small hand-worked example:\n",
    "![Blockwise Softmax](images/blockwise_softmax.png \"Fig 1: Hand-worked example of block-wise softmax calculation using the online normalizers.\")\n",
    "\n",
    ":::{.callout-important}\n",
    "## Kernel / Operation Fusion\n",
    "\n",
    "Tiling enables the implementation of all computation steps in one kernel without multiple HBM access for reads and writes, i.e., it enables us to load input from HBM, perform computation (matrix multiply, softmax, optionally masking and dropout, matrix multiply), then write result back to HBM in one kernel.\n",
    ":::"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ec970c10",
   "metadata": {},
   "source": [
    "### Re-computation of S and P for backward pass\n",
    "\n",
    "While the tiling trick enables speed-ups for inference, i.e. during the forward pass through the transformer, the backward pass typically relies on the intermediate matrices $S,P \\in \\mathbb{R}^{N \\times N}$ for the gradient computation with respect to  $\\mathbf{Q}, \\mathbf{K}, \\mathbf{V}$.  \n",
    "\n",
    "To avoid storing the $O(N^2)$ intermediate values for the backward pass, the authors instead store the softmax normalization statistics $(m, \\ell)$ and _re-compute_ $\\mathbf{S}, \\mathbf{P}$ in the SRAM during the backward pass.\n",
    "\n",
    ":::{.callout-important}\n",
    "\n",
    "The authors are **increasing** FLOPs in order to re-compute $\\mathbf{S}$ and $\\mathbf{P}$ fully in the SRAM. To realize these gains, it is important that the SRAM is able accommodate all the required components for gradient calculation. There are implications that emerge from the IO complexity, which are [discussed below](#implications-of-the-io-complexity).\n",
    ":::"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e9b4f33d",
   "metadata": {},
   "source": [
    "### FlashAttention Algorithm\n",
    "\n",
    "The authors prove that this algorithm returns $\\mathbf{O} = \\text{softmax}(\\mathbf{Q}\\mathbf{K}^T\\mathbf{V})$ with $ùëÇ(ùëÅ^2d)$ FLOPs and requires $ùëÇ(ùëÅ)$ additional memory beyond inputs and output to store $m$ and $\\ell$.\n",
    "\n",
    "**Require:** Matrices $\\mathbf{Q}, \\mathbf{K}, \\mathbf{V} \\in \\mathbb{R}^{N \\times d}$ in HBM, on-chip SRAM of size $M$.\n",
    "\n",
    "1.  Set block sizes $B_c = \\lceil \\frac{M}{4d} \\rceil$, $B_r = \\min(\\lceil \\frac{M}{4d} \\rceil, d)$.\n",
    "2.  Initialize $\\mathbf{O} = (0)_{N \\times d} \\in \\mathbb{R}^{N \\times d}$, $\\ell = (0)_{N} \\in \\mathbb{R}^{N}$, ${m} = (-\\infty)_{N} \\in \\mathbb{R}^{N}$ in HBM.\n",
    "3.  Divide $\\mathbf{Q}$ into $T_r = \\lceil \\frac{N}{B_r} \\rceil$ blocks $\\mathbf{Q}_1, \\dots, \\mathbf{Q}_{T_r}$, of size $B_r \\times d$ each, and divide $\\mathbf{K}, \\mathbf{V}$ into $T_c = \\lceil \\frac{N}{B_c} \\rceil$ blocks $\\mathbf{K}_1, \\dots, \\mathbf{K}_{T_c}$ and $\\mathbf{V}_1, \\dots, \\mathbf{V}_{T_c}$, of size $B_c \\times d$ each.\n",
    "4.  Divide $\\mathbf{O}$ into $T_r$ blocks $\\mathbf{O}_1, \\dots, \\mathbf{O}_{T_r}$, of size $B_r \\times d$ each, divide $\\ell$ into $T_r$ blocks $\\ell_1, \\dots, \\ell_{T_r}$, of size $B_r$ each, divide $m$ into $T_r$ blocks $m_1, \\dots, m_{T_r}$, of size $B_r$ each.\n",
    "5.  **for** $1 \\le j \\le T_c$ **do**\n",
    "6.  $\\quad$ Load $\\mathbf{K}_j, \\mathbf{V}_j$ from HBM to on-chip SRAM.\n",
    "7.  $\\quad$ **for** $1 \\le i \\le T_r$ **do**\n",
    "8.  $\\qquad$ Load $\\mathbf{Q}_i, \\mathbf{O}_i, \\ell_i, m_i$ from HBM to on-chip SRAM.\n",
    "9.  $\\qquad$ On chip, compute $\\mathbf{S}_{ij} = \\mathbf{Q}_i \\mathbf{K}_j^T \\in \\mathbb{R}^{B_r \\times B_c}$.\n",
    "10. $\\qquad$ On chip, compute $\\tilde{m}_{ij} = \\text{rowmax}(\\mathbf{S}_{ij}) \\in \\mathbb{R}^{B_r}$, $\\mathbf{\\tilde{P}}_{ij} = \\exp(\\mathbf{S}_{ij} - \\tilde{m}_{ij}) \\in \\mathbb{R}^{B_r \\times B_c}$ (pointwise), $\\mathbf{\\tilde{\\ell}}_{ij} = \\text{rowsum}(\\mathbf{\\tilde{P}}_{ij}) \\in \\mathbb{R}^{B_r}$.\n",
    "11. $\\qquad$ On chip, compute $m_i^{\\text{new}} = \\max(m_i, \\tilde{m}_{ij}) \\in \\mathbb{R}^{B_r}$, $\\ell_i^{\\text{new}} = e^{m_i - m_i^{\\text{new}}} \\ell_i + e^{\\tilde{m}_{ij} - m_i^{\\text{new}}} \\mathbf{\\tilde{\\ell}}_{ij} \\in \\mathbb{R}^{B_r}$.\n",
    "12. $\\qquad$ Write $\\mathbf{O}_i \\leftarrow \\text{diag}(\\ell_i^{\\text{new}})^{-1} (\\text{diag}(\\ell_i) e^{m_i - m_i^{\\text{new}}} \\mathbf{O}_i + e^{\\tilde{m}_{ij} - m_i^{\\text{new}}} \\mathbf{\\tilde{P}}_{ij} \\mathbf{V}_j)$ to HBM.\n",
    "13. $\\qquad$ Write $\\ell_i \\leftarrow \\ell_i^{\\text{new}}$, $m_i \\leftarrow m_i^{\\text{new}}$ to HBM.\n",
    "14. $\\quad$ **end for**\n",
    "15. **end for**\n",
    "16. Return $\\mathbf{O}$."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "502d3b42",
   "metadata": {},
   "source": [
    "### Implications of the IO Complexity<a name=\"implications-of-the-io-complexity\"></a>\n",
    "\n",
    "In the paper, the authors show the effect of the forward runtime of `FlashAttention` using the settings on an A100 GPU  \n",
    "\n",
    "* sequence length, $N = 1024$\n",
    "* head dimensions, $d = 64$ \n",
    "* num_heads $= 16$\n",
    "* batch_size $= 64$ \n",
    "\n",
    "From the graph, it is visible that:   \n",
    "\n",
    "1. Increasing the block size decreases the HBM accesses.\n",
    "1. Fewer HBM accesses result in faster runtime, up to a point - this is most likely because at higher block sizes the bottlenecks shift from memory bandwidth (to arithmetic operations in the ideal case, or, in the worst case, resource constraints). \n",
    "\n",
    "It is useful to consider the implications using commonly used GPUs.\n",
    "\n",
    "|    GPU   |   Arch   |   SMs  | L1 size / SM |   L2 size   |   Memory Bandwidth   | \n",
    "| :------- | :------: | :----: | -----------: | ----------: | -------------------: |\n",
    "| [T4](https://images.nvidia.com/aem-dam/en-zz/Solutions/design-visualization/technologies/turing-architecture/NVIDIA-Turing-Architecture-Whitepaper.pdf)| Turing TU104 | 46 | 96KB | 4MB | 616 GB/sec |\n",
    "| [A10g](https://www.nvidia.com/content/PDF/nvidia-ampere-ga-102-gpu-architecture-whitepaper-v2.pdf) | Ampere GA102 | 84 | 128KB | 6MB | 760 GB/sec |\n",
    "| [A100](https://images.nvidia.com/aem-dam/en-zz/Solutions/data-center/nvidia-ampere-architecture-whitepaper.pdf) | Ampere A100 | 108 | 164KB | 40MB | 1555 GB/sec |\n",
    "| [H100](https://resources.nvidia.com/en-us-hopper-architecture/nvidia-h100-tensor-c) | Hopper H100 | 114 | 228KB | 50MB | 2039 GB/sec |\n",
    "\n",
    ":::{.callout-note}\n",
    "While L1 as well as L2 are \"on-chip\", SRAM is typically the L1 (shared memory). We use this size for deciding block sizes taking into consideration how [blocks and SMs interact](https://modal.com/gpu-glossary/device-software/thread-hierarchy) and how [resource sharing affects](https://modal.com/gpu-glossary/perf/bank-conflict) [occupancy](https://modal.com/gpu-glossary/perf/occupancy). The L2 cache is not directly controllable by the programmer.  \n",
    "In the paper, the authors typically assume $M$ or SRAM memory to be approximately 100KB.\n",
    ":::\n",
    "\n",
    "Just by looking at these numbers, there a few things that we can expect about performance gains:  \n",
    "\n",
    "1. During Inference: On a GPU like T4, even small models like llama3.2-3B that can fit within its VRAM will see only marginal gains at full sequence length (if any) because the block size will have to be very small. Any real improvements would need exploit additional characteristics like sparsity.\n",
    "1. During Training: On T4, there is likely no performance gain to be expected when dealing with realistic sequence lengths. The A10 might be only a slightly better budget candidate to T4 even at twice the cost per GPU, but any real training would need something like an A100 or H100.\n",
    "1. On the other hand, very small models / small models in small sequence settings, if run on GPUs like A/H100 using all of the available resource, might not be memory bound in which case `FlashAttention` might add additional computation steps."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "899fc31f",
   "metadata": {},
   "source": [
    "# References\n",
    "\n",
    "* [Dao, Tri, Daniel Y. Fu, Stefano Ermon, Atri Rudra, and Christopher R√©. \"FlashAttention: Fast and Memory-Efficient Exact Attention with IO-Awareness.\" Preprint, submitted May 2022. arXiv:2205.14135. https://arxiv.org/abs/2205.14135.](https://arxiv.org/abs/2205.14135)\n",
    "* [Ivanov, Andrei, Nikoli Dryden, Tal Ben-Nun, Shigang Li, and Torsten Hoefler. \"Data Movement Is All You Need: A Case Study on Optimizing Transformers.\" Preprint, submitted July 2020. arXiv:2007.00072. https://arxiv.org/abs/2007.00072.](https://arxiv.org/abs/2007.00072.)\n",
    "* [Modal, GPU Glossary](https://modal.com/gpu-glossary)\n",
    "* [Hwu, Wen-mei, and David Kirk. Programming Massively Parallel Processors: A Hands-on Approach. 4th ed. Waltham, MA: Morgan Kaufmann, 2023.](https://www.oreilly.com/library/view/programming-massively-parallel/9780323984638/)\n",
    "* [Milakov, Maxim, and Natalia Gimelshein. \"Online Normalizer Calculation for Softmax.\" Preprint, submitted May 2018. arXiv:1805.02867. http://arxiv.org/abs/1805.02867.](http://arxiv.org/abs/1805.02867)\n",
    "* NVIDIA GPU white-papers ([Turing T4](https://images.nvidia.com/aem-dam/en-zz/Solutions/design-visualization/technologies/turing-architecture/), [Ampere A10x](https://www.nvidia.com/content/PDF/nvidia-ampere-ga-102-gpu-architecture-whitepaper-v2.pdf), [Ampere A100](https://images.nvidia.com/aem-dam/en-zz/Solutions/data-center/nvidia-ampere-architecture-whitepaper.pdf), [Hopper H100](https://resources.nvidia.com/en-us-hopper-architecture/nvidia-h100-tensor-c))"
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
