{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626443062105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626443062105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 16 15:44:22 2021 " "Processing started: Fri Jul 16 15:44:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626443062105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443062105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off instruction_fetch_unit -c instruction_fetch_unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off instruction_fetch_unit -c instruction_fetch_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443062105 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626443062265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626443062265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTER32-BHV " "Found design unit 1: REGISTER32-BHV" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626443070223 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32 " "Found entity 1: REGISTER32" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626443070223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-program_counter/program_counter_32_bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/edocit/Documenti/AUGC/CPU_RISC_32/04-program_counter/program_counter_32_bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROGRAM_COUNTER_32_BIT-BHV " "Found design unit 1: PROGRAM_COUNTER_32_BIT-BHV" {  } { { "../04-program_counter/program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-program_counter/program_counter_32_bit.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626443070224 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROGRAM_COUNTER_32_BIT " "Found entity 1: PROGRAM_COUNTER_32_BIT" {  } { { "../04-program_counter/program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-program_counter/program_counter_32_bit.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626443070224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-BHV " "Found design unit 1: RAM-BHV" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626443070225 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626443070225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_fetch_unit_tb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file instruction_fetch_unit_tb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTRUCTION_FETCH_UNIT_TB-BHV " "Found design unit 1: INSTRUCTION_FETCH_UNIT_TB-BHV" {  } { { "instruction_fetch_unit_tb.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit_tb.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626443070226 ""} { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_FETCH_UNIT_TB " "Found entity 1: INSTRUCTION_FETCH_UNIT_TB" {  } { { "instruction_fetch_unit_tb.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit_tb.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626443070226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_fetch_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_fetch_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTRUCTION_FETCH_UNIT-BHV " "Found design unit 1: INSTRUCTION_FETCH_UNIT-BHV" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626443070226 ""} { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_FETCH_UNIT " "Found entity 1: INSTRUCTION_FETCH_UNIT" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626443070226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070226 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "instruction_fetch_unit " "Elaborating entity \"instruction_fetch_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626443070286 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busy_mem instruction_fetch_unit.vhd(30) " "Verilog HDL or VHDL warning at instruction_fetch_unit.vhd(30): object \"busy_mem\" assigned a value but never read" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1626443070289 "|instruction_fetch_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_addr instruction_fetch_unit.vhd(76) " "VHDL Process Statement warning at instruction_fetch_unit.vhd(76): signal \"ram_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1626443070292 "|instruction_fetch_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_addr_internal_mar instruction_fetch_unit.vhd(78) " "VHDL Process Statement warning at instruction_fetch_unit.vhd(78): signal \"ram_addr_internal_mar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1626443070293 "|instruction_fetch_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROGRAM_COUNTER_32_BIT PROGRAM_COUNTER_32_BIT:PC " "Elaborating entity \"PROGRAM_COUNTER_32_BIT\" for hierarchy \"PROGRAM_COUNTER_32_BIT:PC\"" {  } { { "instruction_fetch_unit.vhd" "PC" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626443070306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER32 REGISTER32:MAR " "Elaborating entity \"REGISTER32\" for hierarchy \"REGISTER32:MAR\"" {  } { { "instruction_fetch_unit.vhd" "MAR" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626443070308 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data register32.vhd(23) " "VHDL Process Statement warning at register32.vhd(23): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1626443070309 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d_out register32.vhd(21) " "VHDL Process Statement warning at register32.vhd(21): inferring latch(es) for signal or variable \"d_out\", which holds its previous value in one or more paths through the process" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1626443070309 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data register32.vhd(21) " "VHDL Process Statement warning at register32.vhd(21): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1626443070309 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] register32.vhd(21) " "Inferred latch for \"data\[0\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070309 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] register32.vhd(21) " "Inferred latch for \"data\[1\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070309 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] register32.vhd(21) " "Inferred latch for \"data\[2\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070309 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] register32.vhd(21) " "Inferred latch for \"data\[3\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070309 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] register32.vhd(21) " "Inferred latch for \"data\[4\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070309 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] register32.vhd(21) " "Inferred latch for \"data\[5\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070309 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] register32.vhd(21) " "Inferred latch for \"data\[6\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070309 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] register32.vhd(21) " "Inferred latch for \"data\[7\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070309 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] register32.vhd(21) " "Inferred latch for \"data\[8\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070309 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] register32.vhd(21) " "Inferred latch for \"data\[9\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070309 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] register32.vhd(21) " "Inferred latch for \"data\[10\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070309 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] register32.vhd(21) " "Inferred latch for \"data\[11\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070309 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] register32.vhd(21) " "Inferred latch for \"data\[12\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070309 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] register32.vhd(21) " "Inferred latch for \"data\[13\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070309 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] register32.vhd(21) " "Inferred latch for \"data\[14\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070309 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] register32.vhd(21) " "Inferred latch for \"data\[15\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\] register32.vhd(21) " "Inferred latch for \"data\[16\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\] register32.vhd(21) " "Inferred latch for \"data\[17\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\] register32.vhd(21) " "Inferred latch for \"data\[18\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\] register32.vhd(21) " "Inferred latch for \"data\[19\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\] register32.vhd(21) " "Inferred latch for \"data\[20\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\] register32.vhd(21) " "Inferred latch for \"data\[21\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\] register32.vhd(21) " "Inferred latch for \"data\[22\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\] register32.vhd(21) " "Inferred latch for \"data\[23\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\] register32.vhd(21) " "Inferred latch for \"data\[24\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\] register32.vhd(21) " "Inferred latch for \"data\[25\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\] register32.vhd(21) " "Inferred latch for \"data\[26\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\] register32.vhd(21) " "Inferred latch for \"data\[27\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\] register32.vhd(21) " "Inferred latch for \"data\[28\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\] register32.vhd(21) " "Inferred latch for \"data\[29\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\] register32.vhd(21) " "Inferred latch for \"data\[30\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\] register32.vhd(21) " "Inferred latch for \"data\[31\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[0\] register32.vhd(21) " "Inferred latch for \"d_out\[0\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[1\] register32.vhd(21) " "Inferred latch for \"d_out\[1\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[2\] register32.vhd(21) " "Inferred latch for \"d_out\[2\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[3\] register32.vhd(21) " "Inferred latch for \"d_out\[3\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[4\] register32.vhd(21) " "Inferred latch for \"d_out\[4\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[5\] register32.vhd(21) " "Inferred latch for \"d_out\[5\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[6\] register32.vhd(21) " "Inferred latch for \"d_out\[6\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[7\] register32.vhd(21) " "Inferred latch for \"d_out\[7\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[8\] register32.vhd(21) " "Inferred latch for \"d_out\[8\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[9\] register32.vhd(21) " "Inferred latch for \"d_out\[9\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[10\] register32.vhd(21) " "Inferred latch for \"d_out\[10\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[11\] register32.vhd(21) " "Inferred latch for \"d_out\[11\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[12\] register32.vhd(21) " "Inferred latch for \"d_out\[12\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[13\] register32.vhd(21) " "Inferred latch for \"d_out\[13\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[14\] register32.vhd(21) " "Inferred latch for \"d_out\[14\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070310 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[15\] register32.vhd(21) " "Inferred latch for \"d_out\[15\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070311 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[16\] register32.vhd(21) " "Inferred latch for \"d_out\[16\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070311 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[17\] register32.vhd(21) " "Inferred latch for \"d_out\[17\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070311 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[18\] register32.vhd(21) " "Inferred latch for \"d_out\[18\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070311 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[19\] register32.vhd(21) " "Inferred latch for \"d_out\[19\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070311 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[20\] register32.vhd(21) " "Inferred latch for \"d_out\[20\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070311 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[21\] register32.vhd(21) " "Inferred latch for \"d_out\[21\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070311 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[22\] register32.vhd(21) " "Inferred latch for \"d_out\[22\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070311 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[23\] register32.vhd(21) " "Inferred latch for \"d_out\[23\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070311 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[24\] register32.vhd(21) " "Inferred latch for \"d_out\[24\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070311 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[25\] register32.vhd(21) " "Inferred latch for \"d_out\[25\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070311 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[26\] register32.vhd(21) " "Inferred latch for \"d_out\[26\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070311 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[27\] register32.vhd(21) " "Inferred latch for \"d_out\[27\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070311 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[28\] register32.vhd(21) " "Inferred latch for \"d_out\[28\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070311 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[29\] register32.vhd(21) " "Inferred latch for \"d_out\[29\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070311 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[30\] register32.vhd(21) " "Inferred latch for \"d_out\[30\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070311 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[31\] register32.vhd(21) " "Inferred latch for \"d_out\[31\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443070311 "|instruction_fetch_unit|REGISTER32:MAR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_M " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_M\"" {  } { { "instruction_fetch_unit.vhd" "RAM_M" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626443070312 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_en RAM.vhdl(14) " "VHDL Signal Declaration warning at RAM.vhdl(14): used implicit default value for signal \"out_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1626443070314 "|instruction_fetch_unit|RAM:RAM_M"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en RAM.vhdl(36) " "VHDL Process Statement warning at RAM.vhdl(36): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1626443070314 "|instruction_fetch_unit|RAM:RAM_M"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt RAM.vhdl(56) " "VHDL Process Statement warning at RAM.vhdl(56): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1626443070314 "|instruction_fetch_unit|RAM:RAM_M"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RAM.vhdl(56) " "VHDL Process Statement warning at RAM.vhdl(56): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1626443070314 "|instruction_fetch_unit|RAM:RAM_M"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[0\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[0\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[1\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[1\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[2\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[2\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[3\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[3\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[4\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[4\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[5\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[5\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[6\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[6\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[7\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[7\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[8\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[8\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[9\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[9\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[10\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[10\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[11\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[11\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[12\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[12\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[13\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[13\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[14\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[14\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[15\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[15\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[16\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[16\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[17\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[17\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[18\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[18\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[19\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[19\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[20\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[20\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[21\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[21\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[22\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[22\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[23\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[23\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[24\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[24\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[25\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[25\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[26\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[26\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[27\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[27\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[28\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[28\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[29\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[29\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[30\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[30\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[31\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[31\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[2\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[2\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[3\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[3\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[4\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[4\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[5\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[5\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[6\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[6\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[7\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[7\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[8\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[8\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[9\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[9\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[10\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[10\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[11\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[11\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[12\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[12\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[13\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[13\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[14\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[14\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[15\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[15\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[16\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[16\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[17\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[17\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[18\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[18\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[19\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[19\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[20\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[20\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[21\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[21\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[22\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[22\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[23\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[23\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[24\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[24\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[25\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[25\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[26\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[26\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[27\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[27\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[28\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[28\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[29\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[29\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[30\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[30\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1626443070532 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1626443070532 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM:RAM_M\|memory " "RAM logic \"RAM:RAM_M\|memory\" is uninferred due to asynchronous read logic" {  } { { "../03-RAM/RAM.vhdl" "memory" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 24 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1626443070602 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1626443070602 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[0\]~reg0 RAM:RAM_M\|rm\[0\]~reg0_emulated RAM:RAM_M\|rm\[0\]~1 " "Register \"RAM:RAM_M\|rm\[0\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[0\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[0\]~1\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[1\]~reg0 RAM:RAM_M\|rm\[1\]~reg0_emulated RAM:RAM_M\|rm\[1\]~5 " "Register \"RAM:RAM_M\|rm\[1\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[1\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[1\]~5\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[2\]~reg0 RAM:RAM_M\|rm\[2\]~reg0_emulated RAM:RAM_M\|rm\[2\]~9 " "Register \"RAM:RAM_M\|rm\[2\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[2\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[2\]~9\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[3\]~reg0 RAM:RAM_M\|rm\[3\]~reg0_emulated RAM:RAM_M\|rm\[3\]~13 " "Register \"RAM:RAM_M\|rm\[3\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[3\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[3\]~13\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[4\]~reg0 RAM:RAM_M\|rm\[4\]~reg0_emulated RAM:RAM_M\|rm\[4\]~17 " "Register \"RAM:RAM_M\|rm\[4\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[4\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[4\]~17\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[5\]~reg0 RAM:RAM_M\|rm\[5\]~reg0_emulated RAM:RAM_M\|rm\[5\]~21 " "Register \"RAM:RAM_M\|rm\[5\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[5\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[5\]~21\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[6\]~reg0 RAM:RAM_M\|rm\[6\]~reg0_emulated RAM:RAM_M\|rm\[6\]~25 " "Register \"RAM:RAM_M\|rm\[6\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[6\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[6\]~25\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[7\]~reg0 RAM:RAM_M\|rm\[7\]~reg0_emulated RAM:RAM_M\|rm\[7\]~29 " "Register \"RAM:RAM_M\|rm\[7\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[7\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[7\]~29\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[7]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[8\]~reg0 RAM:RAM_M\|rm\[8\]~reg0_emulated RAM:RAM_M\|rm\[8\]~33 " "Register \"RAM:RAM_M\|rm\[8\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[8\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[8\]~33\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[8]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[9\]~reg0 RAM:RAM_M\|rm\[9\]~reg0_emulated RAM:RAM_M\|rm\[9\]~37 " "Register \"RAM:RAM_M\|rm\[9\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[9\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[9\]~37\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[9]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[10\]~reg0 RAM:RAM_M\|rm\[10\]~reg0_emulated RAM:RAM_M\|rm\[10\]~41 " "Register \"RAM:RAM_M\|rm\[10\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[10\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[10\]~41\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[10]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[11\]~reg0 RAM:RAM_M\|rm\[11\]~reg0_emulated RAM:RAM_M\|rm\[11\]~45 " "Register \"RAM:RAM_M\|rm\[11\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[11\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[11\]~45\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[11]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[12\]~reg0 RAM:RAM_M\|rm\[12\]~reg0_emulated RAM:RAM_M\|rm\[12\]~49 " "Register \"RAM:RAM_M\|rm\[12\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[12\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[12\]~49\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[12]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[13\]~reg0 RAM:RAM_M\|rm\[13\]~reg0_emulated RAM:RAM_M\|rm\[13\]~53 " "Register \"RAM:RAM_M\|rm\[13\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[13\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[13\]~53\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[13]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[14\]~reg0 RAM:RAM_M\|rm\[14\]~reg0_emulated RAM:RAM_M\|rm\[14\]~57 " "Register \"RAM:RAM_M\|rm\[14\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[14\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[14\]~57\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[14]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[15\]~reg0 RAM:RAM_M\|rm\[15\]~reg0_emulated RAM:RAM_M\|rm\[15\]~61 " "Register \"RAM:RAM_M\|rm\[15\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[15\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[15\]~61\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[15]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[16\]~reg0 RAM:RAM_M\|rm\[16\]~reg0_emulated RAM:RAM_M\|rm\[16\]~65 " "Register \"RAM:RAM_M\|rm\[16\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[16\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[16\]~65\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[16]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[17\]~reg0 RAM:RAM_M\|rm\[17\]~reg0_emulated RAM:RAM_M\|rm\[17\]~69 " "Register \"RAM:RAM_M\|rm\[17\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[17\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[17\]~69\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[17]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[18\]~reg0 RAM:RAM_M\|rm\[18\]~reg0_emulated RAM:RAM_M\|rm\[18\]~73 " "Register \"RAM:RAM_M\|rm\[18\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[18\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[18\]~73\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[18]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[19\]~reg0 RAM:RAM_M\|rm\[19\]~reg0_emulated RAM:RAM_M\|rm\[19\]~77 " "Register \"RAM:RAM_M\|rm\[19\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[19\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[19\]~77\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[19]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[20\]~reg0 RAM:RAM_M\|rm\[20\]~reg0_emulated RAM:RAM_M\|rm\[20\]~81 " "Register \"RAM:RAM_M\|rm\[20\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[20\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[20\]~81\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[20]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[21\]~reg0 RAM:RAM_M\|rm\[21\]~reg0_emulated RAM:RAM_M\|rm\[21\]~85 " "Register \"RAM:RAM_M\|rm\[21\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[21\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[21\]~85\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[21]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[22\]~reg0 RAM:RAM_M\|rm\[22\]~reg0_emulated RAM:RAM_M\|rm\[22\]~89 " "Register \"RAM:RAM_M\|rm\[22\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[22\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[22\]~89\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[22]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[23\]~reg0 RAM:RAM_M\|rm\[23\]~reg0_emulated RAM:RAM_M\|rm\[23\]~93 " "Register \"RAM:RAM_M\|rm\[23\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[23\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[23\]~93\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[23]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[24\]~reg0 RAM:RAM_M\|rm\[24\]~reg0_emulated RAM:RAM_M\|rm\[24\]~97 " "Register \"RAM:RAM_M\|rm\[24\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[24\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[24\]~97\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[24]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[25\]~reg0 RAM:RAM_M\|rm\[25\]~reg0_emulated RAM:RAM_M\|rm\[25\]~101 " "Register \"RAM:RAM_M\|rm\[25\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[25\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[25\]~101\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[25]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[26\]~reg0 RAM:RAM_M\|rm\[26\]~reg0_emulated RAM:RAM_M\|rm\[26\]~105 " "Register \"RAM:RAM_M\|rm\[26\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[26\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[26\]~105\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[26]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[27\]~reg0 RAM:RAM_M\|rm\[27\]~reg0_emulated RAM:RAM_M\|rm\[27\]~109 " "Register \"RAM:RAM_M\|rm\[27\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[27\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[27\]~109\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[27]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[28\]~reg0 RAM:RAM_M\|rm\[28\]~reg0_emulated RAM:RAM_M\|rm\[28\]~113 " "Register \"RAM:RAM_M\|rm\[28\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[28\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[28\]~113\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[28]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[29\]~reg0 RAM:RAM_M\|rm\[29\]~reg0_emulated RAM:RAM_M\|rm\[29\]~117 " "Register \"RAM:RAM_M\|rm\[29\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[29\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[29\]~117\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[29]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[30\]~reg0 RAM:RAM_M\|rm\[30\]~reg0_emulated RAM:RAM_M\|rm\[30\]~121 " "Register \"RAM:RAM_M\|rm\[30\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[30\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[30\]~121\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[30]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[31\]~reg0 RAM:RAM_M\|rm\[31\]~reg0_emulated RAM:RAM_M\|rm\[31\]~125 " "Register \"RAM:RAM_M\|rm\[31\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[31\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[31\]~125\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1626443072199 "|INSTRUCTION_FETCH_UNIT|RAM:RAM_M|rm[31]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1626443072199 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1626443073471 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "45 " "45 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1626443079811 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1626443080273 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626443080273 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "50 " "Design contains 50 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_addr\[0\] " "No output dependent on input pin \"ram_addr\[0\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|ram_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_addr\[1\] " "No output dependent on input pin \"ram_addr\[1\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|ram_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_addr\[9\] " "No output dependent on input pin \"ram_addr\[9\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|ram_addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_addr\[10\] " "No output dependent on input pin \"ram_addr\[10\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|ram_addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_addr\[11\] " "No output dependent on input pin \"ram_addr\[11\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|ram_addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_addr\[12\] " "No output dependent on input pin \"ram_addr\[12\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|ram_addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_addr\[13\] " "No output dependent on input pin \"ram_addr\[13\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|ram_addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_addr\[14\] " "No output dependent on input pin \"ram_addr\[14\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|ram_addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_addr\[15\] " "No output dependent on input pin \"ram_addr\[15\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|ram_addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_addr\[16\] " "No output dependent on input pin \"ram_addr\[16\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|ram_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_addr\[17\] " "No output dependent on input pin \"ram_addr\[17\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|ram_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_addr\[18\] " "No output dependent on input pin \"ram_addr\[18\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|ram_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_addr\[19\] " "No output dependent on input pin \"ram_addr\[19\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|ram_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_addr\[20\] " "No output dependent on input pin \"ram_addr\[20\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|ram_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_addr\[21\] " "No output dependent on input pin \"ram_addr\[21\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|ram_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_addr\[22\] " "No output dependent on input pin \"ram_addr\[22\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|ram_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_addr\[23\] " "No output dependent on input pin \"ram_addr\[23\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|ram_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_addr\[24\] " "No output dependent on input pin \"ram_addr\[24\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|ram_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_addr\[25\] " "No output dependent on input pin \"ram_addr\[25\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|ram_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_addr\[26\] " "No output dependent on input pin \"ram_addr\[26\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|ram_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_addr\[27\] " "No output dependent on input pin \"ram_addr\[27\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|ram_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_addr\[28\] " "No output dependent on input pin \"ram_addr\[28\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|ram_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_addr\[29\] " "No output dependent on input pin \"ram_addr\[29\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|ram_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_addr\[30\] " "No output dependent on input pin \"ram_addr\[30\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|ram_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_addr\[31\] " "No output dependent on input pin \"ram_addr\[31\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|ram_addr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jmp_addr\[0\] " "No output dependent on input pin \"jmp_addr\[0\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|jmp_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jmp_addr\[1\] " "No output dependent on input pin \"jmp_addr\[1\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|jmp_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jmp_addr\[31\] " "No output dependent on input pin \"jmp_addr\[31\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|jmp_addr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jmp_addr\[30\] " "No output dependent on input pin \"jmp_addr\[30\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|jmp_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jmp_addr\[29\] " "No output dependent on input pin \"jmp_addr\[29\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|jmp_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jmp_addr\[28\] " "No output dependent on input pin \"jmp_addr\[28\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|jmp_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jmp_addr\[27\] " "No output dependent on input pin \"jmp_addr\[27\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|jmp_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jmp_addr\[26\] " "No output dependent on input pin \"jmp_addr\[26\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|jmp_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jmp_addr\[25\] " "No output dependent on input pin \"jmp_addr\[25\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|jmp_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jmp_addr\[24\] " "No output dependent on input pin \"jmp_addr\[24\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|jmp_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jmp_addr\[23\] " "No output dependent on input pin \"jmp_addr\[23\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|jmp_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jmp_addr\[22\] " "No output dependent on input pin \"jmp_addr\[22\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|jmp_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jmp_addr\[21\] " "No output dependent on input pin \"jmp_addr\[21\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|jmp_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jmp_addr\[20\] " "No output dependent on input pin \"jmp_addr\[20\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|jmp_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jmp_addr\[19\] " "No output dependent on input pin \"jmp_addr\[19\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|jmp_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jmp_addr\[18\] " "No output dependent on input pin \"jmp_addr\[18\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|jmp_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jmp_addr\[17\] " "No output dependent on input pin \"jmp_addr\[17\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|jmp_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jmp_addr\[16\] " "No output dependent on input pin \"jmp_addr\[16\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|jmp_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jmp_addr\[15\] " "No output dependent on input pin \"jmp_addr\[15\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|jmp_addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jmp_addr\[14\] " "No output dependent on input pin \"jmp_addr\[14\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|jmp_addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jmp_addr\[13\] " "No output dependent on input pin \"jmp_addr\[13\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|jmp_addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jmp_addr\[12\] " "No output dependent on input pin \"jmp_addr\[12\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|jmp_addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jmp_addr\[11\] " "No output dependent on input pin \"jmp_addr\[11\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|jmp_addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jmp_addr\[10\] " "No output dependent on input pin \"jmp_addr\[10\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|jmp_addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jmp_addr\[9\] " "No output dependent on input pin \"jmp_addr\[9\]\"" {  } { { "instruction_fetch_unit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626443080762 "|INSTRUCTION_FETCH_UNIT|jmp_addr[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1626443080762 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7675 " "Implemented 7675 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "106 " "Implemented 106 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1626443080763 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1626443080763 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7537 " "Implemented 7537 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1626443080763 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1626443080763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 157 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 157 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626443080780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 15:44:40 2021 " "Processing ended: Fri Jul 16 15:44:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626443080780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626443080780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626443080780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626443080780 ""}
