# TCL File Generated by Component Editor 15.1
# Sat Dec 05 09:25:37 JST 2015
# DO NOT MODIFY


# 
# aq_fifo6432 "aq_fifo6432" v1.0
#  2015.12.05.09:25:37
# 
# 

# 
# request TCL package from ACDS 15.1
# 
package require -exact qsys 15.1


# 
# module aq_fifo6432
# 
set_module_property DESCRIPTION ""
set_module_property NAME aq_fifo6432
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME aq_fifo6432
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL aq_fifo6432
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file aq_fifo6432.v VERILOG PATH src/aq_fifo6432.v TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point debug
# 
add_interface debug conduit end
set_interface_property debug associatedClock rd_clk
set_interface_property debug associatedReset ""
set_interface_property debug ENABLED true
set_interface_property debug EXPORT_OF ""
set_interface_property debug PORT_NAME_MAP ""
set_interface_property debug CMSIS_SVD_VARIABLES ""
set_interface_property debug SVD_ADDRESS_GROUP ""

add_interface_port debug DEBUG debug Output 32


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock ""
set_interface_property reset_sink synchronousEdges NONE
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink RST reset Input 1


# 
# connection point rd_clk
# 
add_interface rd_clk clock end
set_interface_property rd_clk clockRate 0
set_interface_property rd_clk ENABLED true
set_interface_property rd_clk EXPORT_OF ""
set_interface_property rd_clk PORT_NAME_MAP ""
set_interface_property rd_clk CMSIS_SVD_VARIABLES ""
set_interface_property rd_clk SVD_ADDRESS_GROUP ""

add_interface_port rd_clk RD_CLK clk Input 1


# 
# connection point wr_clk
# 
add_interface wr_clk clock end
set_interface_property wr_clk clockRate 0
set_interface_property wr_clk ENABLED true
set_interface_property wr_clk EXPORT_OF ""
set_interface_property wr_clk PORT_NAME_MAP ""
set_interface_property wr_clk CMSIS_SVD_VARIABLES ""
set_interface_property wr_clk SVD_ADDRESS_GROUP ""

add_interface_port wr_clk WR_CLK clk Input 1


# 
# connection point fifo_rd_in
# 
add_interface fifo_rd_in conduit end
set_interface_property fifo_rd_in associatedClock ""
set_interface_property fifo_rd_in associatedReset ""
set_interface_property fifo_rd_in ENABLED true
set_interface_property fifo_rd_in EXPORT_OF ""
set_interface_property fifo_rd_in PORT_NAME_MAP ""
set_interface_property fifo_rd_in CMSIS_SVD_VARIABLES ""
set_interface_property fifo_rd_in SVD_ADDRESS_GROUP ""

add_interface_port fifo_rd_in RD_IN_DI data Input 32
add_interface_port fifo_rd_in RD_IN_FULL full Output 1
add_interface_port fifo_rd_in RD_IN_WE enable Input 1


# 
# connection point fifo_rd_out
# 
add_interface fifo_rd_out conduit end
set_interface_property fifo_rd_out associatedClock ""
set_interface_property fifo_rd_out associatedReset ""
set_interface_property fifo_rd_out ENABLED true
set_interface_property fifo_rd_out EXPORT_OF ""
set_interface_property fifo_rd_out PORT_NAME_MAP ""
set_interface_property fifo_rd_out CMSIS_SVD_VARIABLES ""
set_interface_property fifo_rd_out SVD_ADDRESS_GROUP ""

add_interface_port fifo_rd_out RD_OUT_DATA data Output 64
add_interface_port fifo_rd_out RD_OUT_FULL full Input 1
add_interface_port fifo_rd_out RD_OUT_WE enable Output 1


# 
# connection point fifo_wr_in
# 
add_interface fifo_wr_in conduit end
set_interface_property fifo_wr_in associatedClock ""
set_interface_property fifo_wr_in associatedReset ""
set_interface_property fifo_wr_in ENABLED true
set_interface_property fifo_wr_in EXPORT_OF ""
set_interface_property fifo_wr_in PORT_NAME_MAP ""
set_interface_property fifo_wr_in CMSIS_SVD_VARIABLES ""
set_interface_property fifo_wr_in SVD_ADDRESS_GROUP ""

add_interface_port fifo_wr_in WR_IN_DATA data Input 64
add_interface_port fifo_wr_in WR_IN_EMPTY empty Input 1
add_interface_port fifo_wr_in WR_IN_RE enable Output 1


# 
# connection point fifo_wr_out
# 
add_interface fifo_wr_out conduit end
set_interface_property fifo_wr_out associatedClock ""
set_interface_property fifo_wr_out associatedReset ""
set_interface_property fifo_wr_out ENABLED true
set_interface_property fifo_wr_out EXPORT_OF ""
set_interface_property fifo_wr_out PORT_NAME_MAP ""
set_interface_property fifo_wr_out CMSIS_SVD_VARIABLES ""
set_interface_property fifo_wr_out SVD_ADDRESS_GROUP ""

add_interface_port fifo_wr_out WR_OUT_DO data Output 32
add_interface_port fifo_wr_out WR_OUT_EMPTY empty Output 1
add_interface_port fifo_wr_out WR_OUT_RE enable Input 1

