<!-- set: ai sw=1 ts=1 sta et -->
<pb_type name="IOB33M" num_pb="1" xmlns:xi="http://www.w3.org/2001/XInclude">
  <input name="DIFFI_IN" num_pins="1"/>
  <output name="DIFFO_OUT" num_pins="1"/>
  <output name="I" num_pins="1"/>
  <input name="IBUFDISABLE" num_pins="1"/>
  <input name="INTERMDISABLE" num_pins="1"/>
  <input name="KEEPER_INT_EN" num_pins="1"/>
  <input name="O" num_pins="1"/>
  <output name="O_OUT" num_pins="1"/>
  <output name="PADOUT" num_pins="1"/>
  <input name="PD_INT_EN" num_pins="1"/>
  <input name="PU_INT_EN" num_pins="1"/>
  <input name="T" num_pins="1"/>
  <output name="T_OUT" num_pins="1"/>
  <mode name="NO_IBUF">
    <xi:include href="inpad.pb_type.xml"/>
    <interconnect>
      <direct name="I" input="inpad.inpad" output="IOB33M.I">
        <metadata>
          <meta name="fasm_mux">
            inpad.inpad : LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135.IN_ONLY,LVCMOS25_LVCMOS33_LVTTL.IN,PULLTYPE.NONE
          </meta>
        </metadata>
      </direct>
    </interconnect>
  </mode>
  <mode name="NO_OBUF">
    <xi:include href="outpad.pb_type.xml"/>
    <interconnect>
      <direct name="O" input="IOB33M.O" output="outpad.outpad">
        <metadata>
          <meta name="fasm_mux">
            IOB33M.O : PULLTYPE.NONE,LVCMOS33_LVTTL.DRIVE.I12_I16,LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135.SLEW.SLOW
          </meta>
        </metadata>
      </direct>
    </interconnect>
  </mode>
  <mode name="IBUF">
    <pb_type name="INBUF_VPR" blif_model=".subckt INBUF_VPR" num_pb="1">
      <input name="DIFFI_IN" num_pins="1"/>
      <input name="IBUFDISABLE" num_pins="1"/>
      <input name="INTERMDISABLE" num_pins="1"/>
      <input name="PAD" num_pins="1"/>
      <output name="OUT" num_pins="1"/>
      <delay_constant max="10e-12" in_port="PAD"  out_port="OUT"/>
    </pb_type>
    <xi:include href="inpad.pb_type.xml"/>
    <interconnect>
      <direct name="I" input="INBUF_VPR.OUT" output="IOB33M.I"/>
      <direct name="to_inpad" input="inpad.inpad" output="INBUF_VPR.PAD"/>
    </interconnect>
  </mode>
  <mode name="OBUF">
    <pb_type name="OUTBUF_VPR" blif_model=".subckt OUTBUF_VPR" num_pb="1">
      <input name="IN" num_pins="1"/>
      <input name="TRI" num_pins="1"/>
      <output name="OUT" num_pins="1"/>
      <delay_constant max="10e-12" in_port="IN"  out_port="OUT"/>
    </pb_type>
    <xi:include href="outpad.pb_type.xml"/>
    <interconnect>
      <direct name="T" input="IOB33M.T" output="OUTBUF_VPR.TRI"/>
      <direct name="O" input="IOB33M.O" output="OUTBUF_VPR.IN"/>
      <direct name="to_outpad" input="OUTBUF_VPR.OUT" output="outpad.outpad">
        <pack_pattern name="OUTBUF_to_outpad"/>
      </direct>
    </interconnect>
  </mode>
  <!--
  <mode name="IOBUF">
    <xi:include href="inpad.pb_type.xml"/>
    <xi:include href="outpad.pb_type.xml"/>
    <pb_type name="IOBUF_VPR" blif_model=".subckt INBUF_VPR" num_pb="1">
      <input name="INBUF_DIFFI_IN" num_pins="1"/>
      <input name="INBUF_IBUFDISABLE" num_pins="1"/>
      <input name="INBUF_INTERMDISABLE" num_pins="1"/>
      <input name="INBUF_PAD" num_pins="1"/>
      <output name="INBUF_OUT" num_pins="1"/>
      <input name="OUTBUF_IN" num_pins="1"/>
      <input name="OUTBUF_TRI" num_pins="1"/>
      <output name="OUTBUF_OUT" num_pins="1"/>
      <delay_constant max="10e-12" in_port="INBUF_PAD"  out_port="INBUF_OUT"/>
      <delay_constant max="10e-12" in_port="OUTBUF_IN"  out_port="OUTBUF_OUT"/>
    </pb_type>
    <interconnect>
      <direct name="I" input="IOBUF_VPR.INBUF_OUT" output="IOB33M.I"/>
      <direct name="T" input="IOB33M.T" output="IOBUF_VPR.OUTBUF_TRI"/>
      <direct name="O" input="IOB33M.O" output="IOBUF_VPR.OUTBUF_IN"/>
      <direct name="to_outpad" input="IOBUF_VPR.OUTBUF_OUT" output="outpad.outpad"/>
      <direct name="to_inpad" input="inpad.inpad" output="IOBUF_VPR.INBUF_PAD"/>
    </interconnect>
  </mode>
  -->
  <!-- TODO
       - IOBUF
       - correct timing values
  -->
</pb_type>
