==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 132.102 MB.
INFO: [HLS 200-10] Analyzing design file 'matrix_multiplier-vhls/matrix_multiplier.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.644 seconds; current allocated memory: 133.453 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< L2> at matrix_multiplier-vhls/matrix_multiplier.cpp:8:8 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L5> at matrix_multiplier-vhls/matrix_multiplier.cpp:16:9 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 17.541 seconds; current allocated memory: 136.109 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 136.109 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.476 seconds; current allocated memory: 140.914 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 142.234 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 163.508 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'L4'(matrix_multiplier-vhls/matrix_multiplier.cpp:14:8) and 'L5'(matrix_multiplier-vhls/matrix_multiplier.cpp:16:9) in function 'matrix_multiplier' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'L1' (matrix_multiplier-vhls/matrix_multiplier.cpp:7:7) in function 'matrix_multiplier' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'L4' (matrix_multiplier-vhls/matrix_multiplier.cpp:14:8) in function 'matrix_multiplier' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'L3' (matrix_multiplier-vhls/matrix_multiplier.cpp:13:7) in function 'matrix_multiplier'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.814 seconds; current allocated memory: 175.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_multiplier' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_multiplier_Pipeline_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'L2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.518 seconds; current allocated memory: 179.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.741 seconds; current allocated memory: 180.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_multiplier_Pipeline_L5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L5'.
WARNING: [HLS 200-880] The II Violation in module 'matrix_multiplier_Pipeline_L5' (loop 'L5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('y_tmp_write_ln15', matrix_multiplier-vhls/matrix_multiplier.cpp:15) of variable 'y_tmp', matrix_multiplier-vhls/matrix_multiplier.cpp:17 on local variable 'y_tmp', matrix_multiplier-vhls/matrix_multiplier.cpp:15 and 'load' operation 32 bit ('y_tmp_load', matrix_multiplier-vhls/matrix_multiplier.cpp:17) on local variable 'y_tmp', matrix_multiplier-vhls/matrix_multiplier.cpp:15.
WARNING: [HLS 200-880] The II Violation in module 'matrix_multiplier_Pipeline_L5' (loop 'L5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('y_tmp_write_ln15', matrix_multiplier-vhls/matrix_multiplier.cpp:15) of variable 'y_tmp', matrix_multiplier-vhls/matrix_multiplier.cpp:17 on local variable 'y_tmp', matrix_multiplier-vhls/matrix_multiplier.cpp:15 and 'load' operation 32 bit ('y_tmp_load', matrix_multiplier-vhls/matrix_multiplier.cpp:17) on local variable 'y_tmp', matrix_multiplier-vhls/matrix_multiplier.cpp:15.
WARNING: [HLS 200-880] The II Violation in module 'matrix_multiplier_Pipeline_L5' (loop 'L5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('y_tmp_write_ln15', matrix_multiplier-vhls/matrix_multiplier.cpp:15) of variable 'y_tmp', matrix_multiplier-vhls/matrix_multiplier.cpp:17 on local variable 'y_tmp', matrix_multiplier-vhls/matrix_multiplier.cpp:15 and 'load' operation 32 bit ('y_tmp_load', matrix_multiplier-vhls/matrix_multiplier.cpp:17) on local variable 'y_tmp', matrix_multiplier-vhls/matrix_multiplier.cpp:15.
WARNING: [HLS 200-880] The II Violation in module 'matrix_multiplier_Pipeline_L5' (loop 'L5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('y_tmp_write_ln15', matrix_multiplier-vhls/matrix_multiplier.cpp:15) of variable 'y_tmp', matrix_multiplier-vhls/matrix_multiplier.cpp:17 on local variable 'y_tmp', matrix_multiplier-vhls/matrix_multiplier.cpp:15 and 'load' operation 32 bit ('y_tmp_load', matrix_multiplier-vhls/matrix_multiplier.cpp:17) on local variable 'y_tmp', matrix_multiplier-vhls/matrix_multiplier.cpp:15.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'L5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.165 seconds; current allocated memory: 181.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.582 seconds; current allocated memory: 181.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_multiplier' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.021 seconds; current allocated memory: 181.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.628 seconds; current allocated memory: 182.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_multiplier_Pipeline_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_multiplier_Pipeline_L2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.642 seconds; current allocated memory: 183.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_multiplier_Pipeline_L5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_multiplier_Pipeline_L5' pipeline 'L5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_multiplier_Pipeline_L5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.45 seconds; current allocated memory: 185.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_multiplier' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiplier/A' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiplier/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiplier/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiplier/m' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_multiplier' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_multiplier'.
INFO: [RTMG 210-278] Implementing memory 'matrix_multiplier_x_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.981 seconds; current allocated memory: 187.379 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.462 seconds; current allocated memory: 191.750 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.395 seconds; current allocated memory: 196.410 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_multiplier.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_multiplier.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 46.181 seconds; current allocated memory: 64.742 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.189 seconds; current allocated memory: 0.504 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 132.102 MB.
INFO: [HLS 200-10] Analyzing design file 'matrix_multiplier-vhls/matrix_multiplier.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.865 seconds; current allocated memory: 133.574 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Kushaan/Desktop/finalYearPBL/Test/matrix_multiplier-vhls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< L2> at matrix_multiplier-vhls/matrix_multiplier.cpp:8:8 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L5> at matrix_multiplier-vhls/matrix_multiplier.cpp:16:9 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.473 seconds; current allocated memory: 136.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 136.203 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 141.234 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 142.297 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 163.625 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'L4'(matrix_multiplier-vhls/matrix_multiplier.cpp:14:8) and 'L5'(matrix_multiplier-vhls/matrix_multiplier.cpp:16:9) in function 'matrix_multiplier' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'L1' (matrix_multiplier-vhls/matrix_multiplier.cpp:7:7) in function 'matrix_multiplier' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'L4' (matrix_multiplier-vhls/matrix_multiplier.cpp:14:8) in function 'matrix_multiplier' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'L3' (matrix_multiplier-vhls/matrix_multiplier.cpp:13:7) in function 'matrix_multiplier'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.614 seconds; current allocated memory: 175.074 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_multiplier' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_multiplier_Pipeline_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'L2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.996 seconds; current allocated memory: 179.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 180.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_multiplier_Pipeline_L5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L5'.
WARNING: [HLS 200-880] The II Violation in module 'matrix_multiplier_Pipeline_L5' (loop 'L5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('y_tmp_write_ln15', matrix_multiplier-vhls/matrix_multiplier.cpp:15) of variable 'y_tmp', matrix_multiplier-vhls/matrix_multiplier.cpp:17 on local variable 'y_tmp', matrix_multiplier-vhls/matrix_multiplier.cpp:15 and 'load' operation 32 bit ('y_tmp_load', matrix_multiplier-vhls/matrix_multiplier.cpp:17) on local variable 'y_tmp', matrix_multiplier-vhls/matrix_multiplier.cpp:15.
WARNING: [HLS 200-880] The II Violation in module 'matrix_multiplier_Pipeline_L5' (loop 'L5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('y_tmp_write_ln15', matrix_multiplier-vhls/matrix_multiplier.cpp:15) of variable 'y_tmp', matrix_multiplier-vhls/matrix_multiplier.cpp:17 on local variable 'y_tmp', matrix_multiplier-vhls/matrix_multiplier.cpp:15 and 'load' operation 32 bit ('y_tmp_load', matrix_multiplier-vhls/matrix_multiplier.cpp:17) on local variable 'y_tmp', matrix_multiplier-vhls/matrix_multiplier.cpp:15.
WARNING: [HLS 200-880] The II Violation in module 'matrix_multiplier_Pipeline_L5' (loop 'L5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('y_tmp_write_ln15', matrix_multiplier-vhls/matrix_multiplier.cpp:15) of variable 'y_tmp', matrix_multiplier-vhls/matrix_multiplier.cpp:17 on local variable 'y_tmp', matrix_multiplier-vhls/matrix_multiplier.cpp:15 and 'load' operation 32 bit ('y_tmp_load', matrix_multiplier-vhls/matrix_multiplier.cpp:17) on local variable 'y_tmp', matrix_multiplier-vhls/matrix_multiplier.cpp:15.
WARNING: [HLS 200-880] The II Violation in module 'matrix_multiplier_Pipeline_L5' (loop 'L5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('y_tmp_write_ln15', matrix_multiplier-vhls/matrix_multiplier.cpp:15) of variable 'y_tmp', matrix_multiplier-vhls/matrix_multiplier.cpp:17 on local variable 'y_tmp', matrix_multiplier-vhls/matrix_multiplier.cpp:15 and 'load' operation 32 bit ('y_tmp_load', matrix_multiplier-vhls/matrix_multiplier.cpp:17) on local variable 'y_tmp', matrix_multiplier-vhls/matrix_multiplier.cpp:15.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'L5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.754 seconds; current allocated memory: 181.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 181.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_multiplier' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 182.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 182.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_multiplier_Pipeline_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_multiplier_Pipeline_L2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 183.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_multiplier_Pipeline_L5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_multiplier_Pipeline_L5' pipeline 'L5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_multiplier_Pipeline_L5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 186.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_multiplier' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiplier/A' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiplier/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiplier/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiplier/m' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_multiplier' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_multiplier'.
INFO: [RTMG 210-278] Implementing memory 'matrix_multiplier_x_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 187.836 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.39 seconds; current allocated memory: 191.801 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.62 seconds; current allocated memory: 196.766 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_multiplier.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_multiplier.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 21.727 seconds; current allocated memory: 65.082 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.657 seconds; current allocated memory: 0.516 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.026 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.579 seconds; current allocated memory: 0.617 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./matrix_multiplier-vhls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrix_multiplier matrix_multiplier 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.657 seconds; current allocated memory: 0.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./matrix_multiplier-vhls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrix_multiplier matrix_multiplier 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.849 seconds; current allocated memory: 0.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./matrix_multiplier-vhls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrix_multiplier matrix_multiplier 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.042 seconds; current allocated memory: 0.773 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./matrix_multiplier-vhls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrix_multiplier matrix_multiplier 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.152 seconds; current allocated memory: 0.535 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./matrix_multiplier-vhls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrix_multiplier matrix_multiplier 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.438 seconds; current allocated memory: 0.555 MB.
