<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p58" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_58{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_58{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_58{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_58{left:79px;bottom:998px;letter-spacing:-0.16px;}
#t5_58{left:136px;bottom:998px;letter-spacing:-0.16px;}
#t6_58{left:189px;bottom:998px;letter-spacing:-0.13px;}
#t7_58{left:424px;bottom:998px;letter-spacing:-0.11px;}
#t8_58{left:689px;bottom:998px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t9_58{left:689px;bottom:981px;letter-spacing:-0.15px;word-spacing:0.02px;}
#ta_58{left:689px;bottom:959px;letter-spacing:-0.13px;}
#tb_58{left:689px;bottom:943px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tc_58{left:78px;bottom:918px;letter-spacing:-0.14px;}
#td_58{left:137px;bottom:918px;letter-spacing:-0.16px;}
#te_58{left:189px;bottom:918px;letter-spacing:-0.14px;}
#tf_58{left:424px;bottom:918px;letter-spacing:-0.12px;}
#tg_58{left:424px;bottom:901px;letter-spacing:-0.11px;}
#th_58{left:424px;bottom:885px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#ti_58{left:424px;bottom:863px;letter-spacing:-0.12px;word-spacing:-0.18px;}
#tj_58{left:424px;bottom:846px;letter-spacing:-0.12px;}
#tk_58{left:689px;bottom:918px;letter-spacing:-0.13px;}
#tl_58{left:689px;bottom:901px;letter-spacing:-0.17px;}
#tm_58{left:189px;bottom:822px;}
#tn_58{left:424px;bottom:822px;letter-spacing:-0.14px;}
#to_58{left:189px;bottom:797px;letter-spacing:-0.11px;}
#tp_58{left:424px;bottom:797px;letter-spacing:-0.12px;}
#tq_58{left:78px;bottom:773px;letter-spacing:-0.17px;}
#tr_58{left:137px;bottom:773px;letter-spacing:-0.15px;}
#ts_58{left:189px;bottom:773px;letter-spacing:-0.15px;}
#tt_58{left:424px;bottom:773px;letter-spacing:-0.12px;}
#tu_58{left:424px;bottom:756px;letter-spacing:-0.11px;}
#tv_58{left:689px;bottom:773px;letter-spacing:-0.12px;}
#tw_58{left:689px;bottom:756px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tx_58{left:189px;bottom:732px;}
#ty_58{left:424px;bottom:732px;letter-spacing:-0.13px;}
#tz_58{left:689px;bottom:732px;letter-spacing:-0.11px;}
#t10_58{left:689px;bottom:715px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t11_58{left:689px;bottom:698px;letter-spacing:-0.12px;}
#t12_58{left:689px;bottom:681px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t13_58{left:189px;bottom:657px;letter-spacing:-0.11px;}
#t14_58{left:424px;bottom:657px;letter-spacing:-0.12px;}
#t15_58{left:189px;bottom:632px;letter-spacing:-0.15px;}
#t16_58{left:424px;bottom:632px;letter-spacing:-0.12px;}
#t17_58{left:689px;bottom:632px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t18_58{left:689px;bottom:616px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t19_58{left:689px;bottom:599px;letter-spacing:-0.12px;}
#t1a_58{left:689px;bottom:582px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1b_58{left:189px;bottom:558px;letter-spacing:-0.14px;}
#t1c_58{left:424px;bottom:558px;letter-spacing:-0.12px;}
#t1d_58{left:78px;bottom:533px;letter-spacing:-0.19px;}
#t1e_58{left:136px;bottom:533px;letter-spacing:-0.16px;}
#t1f_58{left:189px;bottom:533px;letter-spacing:-0.14px;}
#t1g_58{left:424px;bottom:533px;letter-spacing:-0.12px;}
#t1h_58{left:689px;bottom:533px;letter-spacing:-0.11px;}
#t1i_58{left:689px;bottom:516px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_58{left:689px;bottom:499px;letter-spacing:-0.13px;}
#t1k_58{left:689px;bottom:483px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1l_58{left:689px;bottom:466px;letter-spacing:-0.13px;}
#t1m_58{left:689px;bottom:449px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1n_58{left:189px;bottom:425px;letter-spacing:-0.14px;}
#t1o_58{left:424px;bottom:425px;letter-spacing:-0.12px;}
#t1p_58{left:189px;bottom:400px;letter-spacing:-0.16px;}
#t1q_58{left:275px;bottom:407px;}
#t1r_58{left:281px;bottom:400px;letter-spacing:-0.11px;}
#t1s_58{left:424px;bottom:400px;letter-spacing:-0.11px;}
#t1t_58{left:189px;bottom:376px;letter-spacing:-0.15px;}
#t1u_58{left:424px;bottom:376px;letter-spacing:-0.14px;}
#t1v_58{left:78px;bottom:351px;letter-spacing:-0.19px;}
#t1w_58{left:136px;bottom:351px;letter-spacing:-0.16px;}
#t1x_58{left:189px;bottom:351px;letter-spacing:-0.15px;}
#t1y_58{left:424px;bottom:351px;letter-spacing:-0.12px;}
#t1z_58{left:689px;bottom:351px;letter-spacing:-0.11px;}
#t20_58{left:689px;bottom:334px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t21_58{left:689px;bottom:318px;letter-spacing:-0.13px;}
#t22_58{left:689px;bottom:301px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t23_58{left:689px;bottom:284px;letter-spacing:-0.13px;}
#t24_58{left:689px;bottom:267px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t25_58{left:189px;bottom:243px;letter-spacing:-0.14px;}
#t26_58{left:424px;bottom:243px;letter-spacing:-0.12px;}
#t27_58{left:189px;bottom:218px;letter-spacing:-0.13px;}
#t28_58{left:424px;bottom:218px;letter-spacing:-0.12px;}
#t29_58{left:189px;bottom:194px;letter-spacing:-0.15px;}
#t2a_58{left:424px;bottom:194px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2b_58{left:78px;bottom:169px;letter-spacing:-0.19px;}
#t2c_58{left:136px;bottom:169px;letter-spacing:-0.17px;}
#t2d_58{left:189px;bottom:169px;letter-spacing:-0.13px;}
#t2e_58{left:424px;bottom:169px;letter-spacing:-0.12px;}
#t2f_58{left:689px;bottom:169px;letter-spacing:-0.12px;}
#t2g_58{left:689px;bottom:153px;letter-spacing:-0.13px;}
#t2h_58{left:189px;bottom:128px;}
#t2i_58{left:424px;bottom:128px;letter-spacing:-0.12px;}
#t2j_58{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2k_58{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2l_58{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t2m_58{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t2n_58{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t2o_58{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2p_58{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2q_58{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t2r_58{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t2s_58{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_58{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_58{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_58{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_58{font-size:11px;font-family:NeoSansIntel_1aa2;color:#000;}
.s5_58{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_58{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts58" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg58Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg58" style="-webkit-user-select: none;"><object width="935" height="1210" data="58/58.svg" type="image/svg+xml" id="pdf58" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_58" class="t s1_58">2-42 </span><span id="t2_58" class="t s1_58">Vol. 4 </span>
<span id="t3_58" class="t s2_58">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_58" class="t s3_58">4C8H </span><span id="t5_58" class="t s3_58">1224 </span><span id="t6_58" class="t s3_58">IA32_A_PMC7 </span><span id="t7_58" class="t s3_58">Full Width Writable IA32_PMC7 Alias (R/W) </span><span id="t8_58" class="t s3_58">(If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t9_58" class="t s3_58">7) &amp;&amp; </span>
<span id="ta_58" class="t s3_58">IA32_PERF_CAPABILITIES[ </span>
<span id="tb_58" class="t s3_58">13] = 1 </span>
<span id="tc_58" class="t s3_58">4D0H </span><span id="td_58" class="t s3_58">1232 </span><span id="te_58" class="t s3_58">IA32_MCG_EXT_CTL </span><span id="tf_58" class="t s3_58">Allows software to signal some MCEs to </span>
<span id="tg_58" class="t s3_58">only a single logical processor in the </span>
<span id="th_58" class="t s3_58">system. (R/W) </span>
<span id="ti_58" class="t s3_58">See Section 16.3.1.4, “IA32_MCG_EXT_CTL </span>
<span id="tj_58" class="t s3_58">MSR.” </span>
<span id="tk_58" class="t s3_58">If IA32_MCG_CAP.LMCE_P </span>
<span id="tl_58" class="t s3_58">=1 </span>
<span id="tm_58" class="t s3_58">0 </span><span id="tn_58" class="t s3_58">LMCE_EN </span>
<span id="to_58" class="t s3_58">63:1 </span><span id="tp_58" class="t s3_58">Reserved </span>
<span id="tq_58" class="t s3_58">500H </span><span id="tr_58" class="t s3_58">1280 </span><span id="ts_58" class="t s3_58">IA32_SGX_SVN_STATUS </span><span id="tt_58" class="t s3_58">Status and SVN Threshold of SGX Support </span>
<span id="tu_58" class="t s3_58">for ACM (R/O). </span>
<span id="tv_58" class="t s3_58">If CPUID.(EAX=07H, </span>
<span id="tw_58" class="t s3_58">ECX=0H): EBX[2] = 1 </span>
<span id="tx_58" class="t s3_58">0 </span><span id="ty_58" class="t s3_58">Lock </span><span id="tz_58" class="t s3_58">See Section 39.11.3, </span>
<span id="t10_58" class="t s3_58">“Interactions with </span>
<span id="t11_58" class="t s3_58">Authenticated Code </span>
<span id="t12_58" class="t s3_58">Modules (ACMs).” </span>
<span id="t13_58" class="t s3_58">15:1 </span><span id="t14_58" class="t s3_58">Reserved </span>
<span id="t15_58" class="t s3_58">23:16 </span><span id="t16_58" class="t s3_58">SGX_SVN_SINIT </span><span id="t17_58" class="t s3_58">See Section 39.11.3, </span>
<span id="t18_58" class="t s3_58">“Interactions with </span>
<span id="t19_58" class="t s3_58">Authenticated Code </span>
<span id="t1a_58" class="t s3_58">Modules (ACMs).” </span>
<span id="t1b_58" class="t s3_58">63:24 </span><span id="t1c_58" class="t s3_58">Reserved </span>
<span id="t1d_58" class="t s3_58">560H </span><span id="t1e_58" class="t s3_58">1376 </span><span id="t1f_58" class="t s3_58">IA32_RTIT_OUTPUT_BASE </span><span id="t1g_58" class="t s3_58">Trace Output Base Register (R/W) </span><span id="t1h_58" class="t s3_58">If ((CPUID.(EAX=07H, </span>
<span id="t1i_58" class="t s3_58">ECX=0):EBX[25] = 1) &amp;&amp; ( </span>
<span id="t1j_58" class="t s3_58">(CPUID.(EAX=14H,ECX=0):E </span>
<span id="t1k_58" class="t s3_58">CX[0] = 1) || </span>
<span id="t1l_58" class="t s3_58">(CPUID.(EAX=14H,ECX=0):E </span>
<span id="t1m_58" class="t s3_58">CX[2] = 1) ) ) </span>
<span id="t1n_58" class="t s3_58">6:0 </span><span id="t1o_58" class="t s3_58">Reserved </span>
<span id="t1p_58" class="t s3_58">MAXPHYADDR </span>
<span id="t1q_58" class="t s4_58">4 </span>
<span id="t1r_58" class="t s3_58">-1:7 </span><span id="t1s_58" class="t s3_58">Base physical address. </span>
<span id="t1t_58" class="t s3_58">63:MAXPHYADDR </span><span id="t1u_58" class="t s3_58">Reserved </span>
<span id="t1v_58" class="t s3_58">561H </span><span id="t1w_58" class="t s3_58">1377 </span><span id="t1x_58" class="t s3_58">IA32_RTIT_OUTPUT_MASK_PTRS </span><span id="t1y_58" class="t s3_58">Trace Output Mask Pointers Register (R/W) </span><span id="t1z_58" class="t s3_58">If ((CPUID.(EAX=07H, </span>
<span id="t20_58" class="t s3_58">ECX=0):EBX[25] = 1) &amp;&amp; ( </span>
<span id="t21_58" class="t s3_58">(CPUID.(EAX=14H,ECX=0):E </span>
<span id="t22_58" class="t s3_58">CX[0] = 1) || </span>
<span id="t23_58" class="t s3_58">(CPUID.(EAX=14H,ECX=0):E </span>
<span id="t24_58" class="t s3_58">CX[2] = 1) ) ) </span>
<span id="t25_58" class="t s3_58">6:0 </span><span id="t26_58" class="t s3_58">Reserved </span>
<span id="t27_58" class="t s3_58">31:7 </span><span id="t28_58" class="t s3_58">MaskOrTableOffset </span>
<span id="t29_58" class="t s3_58">63:32 </span><span id="t2a_58" class="t s3_58">Output Offset </span>
<span id="t2b_58" class="t s3_58">570H </span><span id="t2c_58" class="t s3_58">1392 </span><span id="t2d_58" class="t s3_58">IA32_RTIT_CTL </span><span id="t2e_58" class="t s3_58">Trace Control Register (R/W) </span><span id="t2f_58" class="t s3_58">If (CPUID.(EAX=07H, </span>
<span id="t2g_58" class="t s3_58">ECX=0):EBX[25] = 1) </span>
<span id="t2h_58" class="t s3_58">0 </span><span id="t2i_58" class="t s3_58">TraceEn </span>
<span id="t2j_58" class="t s5_58">Table 2-2. </span><span id="t2k_58" class="t s5_58">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2l_58" class="t s6_58">Register </span>
<span id="t2m_58" class="t s6_58">Address </span>
<span id="t2n_58" class="t s6_58">Architectural MSR Name / Bit Fields </span>
<span id="t2o_58" class="t s6_58">(Former MSR Name) </span><span id="t2p_58" class="t s6_58">MSR/Bit Description </span><span id="t2q_58" class="t s6_58">Comment </span>
<span id="t2r_58" class="t s6_58">Hex </span><span id="t2s_58" class="t s6_58">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
