# 5-Stage RV32I Pipelined RISC-V CPU Core  
*A fully synthesizable Verilog implementation of the RV32I ISA with forwarding, hazard detection, and clean modular design.*  

---

## Tech Stack & Skills  

**Languages & HDL**  
[![Verilog](https://img.shields.io/badge/HDL-Verilog-green.svg)](#)  
[![SystemVerilog](https://img.shields.io/badge/HDL-SystemVerilog-orange.svg)](#)  
[![Tcl](https://img.shields.io/badge/Scripting-Tcl-blueviolet.svg)](#)  

**Architecture & ISA**  
[![RISC-V](https://img.shields.io/badge/ISA-RISC--V%20RV32I-brightgreen.svg)](#)  
[![Pipeline Design](https://img.shields.io/badge/Design-Pipeline-yellow.svg)](#)  
[![Hazard Detection](https://img.shields.io/badge/Feature-Hazard%20Detection-lightblue.svg)](#)  
[![Data Forwarding](https://img.shields.io/badge/Feature-Data%20Forwarding-lightblue.svg)](#)  

**Tools & Simulation**  
[![Icarus Verilog](https://img.shields.io/badge/Sim-Icarus%20Verilog-red.svg)](#)  
[![GTKWave](https://img.shields.io/badge/Waveform-GTKWave-lightgrey.svg)](#)  
[![EDA Playground](https://img.shields.io/badge/EDA-Playground-blue.svg)](#)  

**License**  
[![License: MIT](https://img.shields.io/badge/license-MIT-blue.svg)](LICENSE)  

---

**Tech Stack (Text Version)**: **Verilog** Â· SystemVerilog Assertions Â· **Tcl Scripting** Â· **RISC-V ISA** Â· Pipeline Design Â· Hazard Detection Â· Data Forwarding Â· Icarus Verilog Â· GTKWave Â· EDA Playground  



---
## System Architecture â€“ Hero View  

| ![Pipeline Block Diagram](docs/block_diagram.png) |  
| --- |  
| *Classic 5-stage pipeline with hazard detection and forwarding.* | 

---

## Waveforms â€“ Full Pipeline Execution  

Below: Simulation results showing the pipeline progressing through **IF**, **ID**, **EX**, **MEM**, and **WB** stages.  
Captured directly from **GTKWave** via EDA-Playground.

| **Instruction Fetch (IF)** <br> *Fetches instruction from ROM & updates PC* | **Instruction Decode (ID)** <br> *Decodes opcode, reads registers, generates control signals* | **Execute (EX)** <br> *Performs ALU operations & branch calculations* |
|--------------------------------|--------------------------------------------|--------------------------------------------------------|
| ![IF Stage](docs/waveforms/if_stage_waveform.png) | ![ID Stage](docs/id_stage.png) | ![EX Stage](docs/ex_stage.png) |

| **Memory (MEM)** <br> *Accesses data memory for load/store* | **Write Back (WB)** <br> *Writes results back to register file* |
|--------------------------------|--------------------------------|
| ![MEM Stage](docs/mem_stage.png) | ![WB Stage](docs/wb_stage.png) |   

---

## ðŸ“‚ Repository Structure  

```plaintext
riscv-pipeline-cpu/
â”œâ”€â”€ src/ # Verilog source files
â”‚   â”œâ”€â”€ pc.v # Program Counter
â”‚   â”œâ”€â”€ instruction_mem.v # Instruction Memory (ROM)
â”‚   â”œâ”€â”€ data_mem.v # Data Memory (RAM)
â”‚   â”œâ”€â”€ alu.v # Arithmetic Logic Unit
â”‚   â”œâ”€â”€ reg_file.v # Register File
â”‚   â”œâ”€â”€ control_unit.v # Main Control Logic
â”‚   â”œâ”€â”€ hazard_unit.v # Hazard Detection Unit
â”‚   â”œâ”€â”€ forwarding_unit.v # Data Forwarding Unit
â”‚   â”œâ”€â”€ if_id.v # IF/ID Pipeline Register
â”‚   â”œâ”€â”€ id_ex.v # ID/EX Pipeline Register
â”‚   â”œâ”€â”€ ex_mem.v # EX/MEM Pipeline Register
â”‚   â”œâ”€â”€ mem_wb.v # MEM/WB Pipeline Register
â”‚   â””â”€â”€ cpu_top.v # Top-Level CPU Integration
â”‚
â”œâ”€â”€ docs/ # Documentation & Media
â”‚   â”œâ”€â”€ block_diagram.png # 5-Stage Pipeline Block Diagram
â”‚   â”œâ”€â”€ waveforms/ # GTKWave screenshots
â”‚   â”‚   â”œâ”€â”€ if_stage.png
â”‚   â”‚   â”œâ”€â”€ ex_stage.png
â”‚   â”‚   â”œâ”€â”€ mem_stage.png
â”‚   â”‚   â””â”€â”€ wb_stage.png
â”‚   â””â”€â”€ README_assets/ # Any extra images or diagrams
â”‚
â”œâ”€â”€ sim/ # Simulation & test programs
â”‚   â”œâ”€â”€ cpu_tb.v              # Top-Level CPU Testbench
â”‚   â”œâ”€â”€ cpu_wave.gtkw         # GTKWave configuration
â”‚   â”œâ”€â”€ dump.vcd              # Simulation dump file
â”‚   â”œâ”€â”€ id_ex_regs_tb.v       # ID/EX pipeline register testbench
â”‚   â”œâ”€â”€ immgen_tb.v           # Immediate generator testbench
â”‚   â”œâ”€â”€ program.hex           # Machine code for simulation
â”‚   â”œâ”€â”€ program.S             # Assembly source program
â”‚   â”œâ”€â”€ registerfile_tb.v     # Register file testbench
â”‚   â””â”€â”€ testbench.v           # General module testing
â”‚
â”œâ”€â”€ LICENSE # MIT License
â””â”€â”€ README.md # Project Overview & Documentation
```

---

## Overview  
This project implements a **classic 5-stage pipelined CPU** for the RISC-V RV32I ISA from the ground up in **Verilog**.  
It demonstrates **Instruction Fetch (IF)**, **Instruction Decode (ID)**, **Execute (EX)**, **Memory Access (MEM)**, and **Write Back (WB)** stages, with **data forwarding** and **hazard detection** for correct execution of dependent instructions.  

The design is **waveform-verified** using GTKWave and runs real RISC-V programs in simulation â€” no external tools required beyond **EDA-Playground**.  

---

## Pipeline Architecture  

| **Stage** | **Function** |
|-----------|--------------|
| **IF â€” Instruction Fetch** | Fetch instruction from ROM, update PC, handle jumps/branches |
| **ID â€” Instruction Decode** | Decode opcode, read registers, generate control signals |
| **EX â€” Execute** | Perform ALU operations, calculate branch targets, evaluate conditions |
| **MEM â€” Memory Access** | Load/Store operations from/to data memory |
| **WB â€” Write Back** | Write ALU or memory results back to registers |


---

## Features  

- **5-Stage Pipeline**: IF â†’ ID â†’ EX â†’ MEM â†’ WB  
- **RV32I Instruction Set**: `ADDI`, `ADD`, `SUB`, `LW`, `SW`, `BEQ`, `JAL`  
- **Hazard Handling**: Data forwarding + stall insertion for load-use hazards  
- **Integrated Instruction ROM**: No external `.hex` required for demos  
- **Waveform-verified**: Captured entirely in **GTKWave** via **EDA-Playground**  

---

## How to Run in EDA-Playground  

1. Open [EDA-Playground](https://edaplayground.com)  
2. Select **Icarus Verilog** + **EPWave**  
3. Paste all Verilog source files + testbench into the left pane  
4. Click **Run** and open **EPWave** to view the pipeline in GTKWave  

---
<<<<<<< HEAD
=======
##  IF stage Waveforms 
>>>>>>> ea917cfa33aaa53243c011fa325da1d124e55b0d

## Demo Program

The sample program loaded in `program.hex`:

```asm
addi x1, x0, 5
addi x2, x0, 10
add  x3, x1, x2
sw   x3, 0(x0)
lw   x4, 0(x0)
beq  x4, x3, LABEL
jal  x0, 0
LABEL:
addi x5, x0, 42
```
---
<<<<<<< HEAD
=======
## IDâ†’EX Pipeline Waveforms

Captured from EDA-Playgroundâ€™s GTKWave, this shows how control signals, immediates, and register addresses flow through the IDâ†’EX boundary:

![IDâ†’EX Waveform](https://raw.githubusercontent.com/hyeonjijung1/riscv-pipeline-cpu/main/docs/waveforms/ID_EX_pipeline.png)


| Signal               | Description                                                      |
|----------------------|------------------------------------------------------------------|
| `instr_id`           | Fetched instruction entering the ID stage                        |
| `RegWrite`, `MemRead`, etc. | Control bits generated by the Control Unit (ADDI, ADD, SW, LW, JAL patterns) |
| `imm_id`             | Sign-extended immediate produced by the immediate generator      |
| `rs1_addr`, `rs2_addr` | Source register indices decoded from `instr_id`                 |
| `rs1_data`, `rs2_data` | Data read from the register file (zero until writeback stage)   |
| `*_ex` signals       | All of the above latched one cycle later in `id_ex_regs`         |

### How to interpret

1. **Reset** held high â†’ all `*_ex` signals are `X`.  
2. **Cycle 1**:  
   - `instr_id = 0x00000293` (ADDI)  
   - Control = `ALUSrc=1`, `ALUOp=00`, `RegWrite=1`  
   - `imm_id = 0` (I-type), `rs1_addr=0`, `rs2_addr=0`  
   - At the rising edge, these values snapshot into the `*_ex` buses.  
3. **Cycles 2â€“5**:  
   - Subsequent instructions (ADD, SW, LW, JAL) produce the correct control bits and immediates, each transferred through the pipeline register.  

This demonstrates correct ID-stage behavior:  
- Decoding opcodes into control signals  
- Generating and sign-extending immediates  
- Reading register addresses and data  
- Latching all outputs into `id_ex_regs` for the EX stage  
,,

##  How to Demo

 **Open in EDA-Playground** (no local tools required)  
   - Use Icarus Verilog + EPWave configuration  
   - Paste the **entire Verilog design + testbench** into the left pane  
   - Run and capture the waveform  
>>>>>>> ea917cfa33aaa53243c011fa325da1d124e55b0d


## About Me  
Hi! Iâ€™m Hyeonji Jung â€” an Electrical & Computer Engineering student at the University of Toronto passionate about hardware design, embedded systems, and digital logic.  
I love building **from schematic to working system**, blending low-level coding with hardware verification.

[![LinkedIn](https://img.shields.io/badge/LinkedIn-Connect-blue?style=flat&logo=linkedin)](https://www.linkedin.com/in/hyeonjijung)
[![GitHub](https://img.shields.io/badge/GitHub-Portfolio-black?style=flat&logo=github)]