#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\sarve\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\sarve\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\sarve\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\sarve\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\sarve\iverilog\lib\ivl\va_math.vpi";
S_000002494c30bb00 .scope module, "EX_MEM_tb" "EX_MEM_tb" 2 4;
 .timescale -9 -12;
v000002494c37b4b0_0 .var "ALU_data", 63 0;
v000002494c37ae70_0 .net "ALU_data_out", 63 0, v000002494c317000_0;  1 drivers
v000002494c37b230_0 .net "EX_MEM_rd", 4 0, v000002494c30c7c0_0;  1 drivers
v000002494c37bc30_0 .var "MemRead", 0 0;
v000002494c37baf0_0 .net "MemRead_out", 0 0, v000002494c2e2b80_0;  1 drivers
v000002494c37ba50_0 .var "MemWrite", 0 0;
v000002494c37b190_0 .net "MemWrite_out", 0 0, v000002494c3147d0_0;  1 drivers
v000002494c37afb0_0 .var "MemtoReg", 0 0;
v000002494c37b050_0 .net "MemtoReg_out", 0 0, v000002494c319bb0_0;  1 drivers
v000002494c37b0f0_0 .var "Rd", 4 0;
v000002494c37b2d0_0 .var "branch", 0 0;
v000002494c37b910_0 .net "branch_out", 0 0, v000002494c319d90_0;  1 drivers
v000002494c37b370_0 .var "clk", 0 0;
v000002494c37b5f0_0 .var "pc_branch_in", 31 0;
v000002494c37b7d0_0 .net "pc_branch_out", 31 0, v000002494c37ad80_0;  1 drivers
v000002494c37b9b0_0 .var "rd_data", 63 0;
v000002494c37b870_0 .net "rd_data_out", 63 0, v000002494c37b730_0;  1 drivers
v000002494c37d7a0_0 .var "regwrite", 0 0;
v000002494c37d480_0 .net "regwrite_out", 0 0, v000002494c37b410_0;  1 drivers
v000002494c37d700_0 .var "rs_2_in", 63 0;
v000002494c37d520_0 .net "rs_2_out", 63 0, v000002494c37bb90_0;  1 drivers
v000002494c37ce40_0 .var "zero", 0 0;
v000002494c37ca80_0 .net "zero_out", 0 0, v000002494c37b690_0;  1 drivers
S_000002494c30eee0 .scope module, "uut" "EX_MEM" 2 34, 3 6 0, S_000002494c30bb00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 64 "ALU_data";
    .port_info 2 /INPUT 64 "rd_data";
    .port_info 3 /INPUT 64 "rs_2_in";
    .port_info 4 /INPUT 32 "pc_branch_in";
    .port_info 5 /INPUT 1 "zero";
    .port_info 6 /INPUT 5 "Rd";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "regwrite";
    .port_info 9 /INPUT 1 "branch";
    .port_info 10 /INPUT 1 "MemRead";
    .port_info 11 /INPUT 1 "MemWrite";
    .port_info 12 /OUTPUT 32 "pc_branch_out";
    .port_info 13 /OUTPUT 64 "ALU_data_out";
    .port_info 14 /OUTPUT 64 "rd_data_out";
    .port_info 15 /OUTPUT 64 "rs_2_out";
    .port_info 16 /OUTPUT 1 "zero_out";
    .port_info 17 /OUTPUT 1 "MemtoReg_out";
    .port_info 18 /OUTPUT 1 "regwrite_out";
    .port_info 19 /OUTPUT 1 "branch_out";
    .port_info 20 /OUTPUT 1 "MemRead_out";
    .port_info 21 /OUTPUT 1 "MemWrite_out";
    .port_info 22 /OUTPUT 5 "EX_MEM_rd";
v000002494c2e2e30_0 .net "ALU_data", 63 0, v000002494c37b4b0_0;  1 drivers
v000002494c317000_0 .var "ALU_data_out", 63 0;
v000002494c30c7c0_0 .var "EX_MEM_rd", 4 0;
v000002494c2cbdc0_0 .net "MemRead", 0 0, v000002494c37bc30_0;  1 drivers
v000002494c2e2b80_0 .var "MemRead_out", 0 0;
v000002494c309480_0 .net "MemWrite", 0 0, v000002494c37ba50_0;  1 drivers
v000002494c3147d0_0 .var "MemWrite_out", 0 0;
v000002494c314870_0 .net "MemtoReg", 0 0, v000002494c37afb0_0;  1 drivers
v000002494c319bb0_0 .var "MemtoReg_out", 0 0;
v000002494c319c50_0 .net "Rd", 4 0, v000002494c37b0f0_0;  1 drivers
v000002494c319cf0_0 .net "branch", 0 0, v000002494c37b2d0_0;  1 drivers
v000002494c319d90_0 .var "branch_out", 0 0;
v000002494c319e30_0 .net "clk", 0 0, v000002494c37b370_0;  1 drivers
v000002494c37ace0_0 .net "pc_branch_in", 31 0, v000002494c37b5f0_0;  1 drivers
v000002494c37ad80_0 .var "pc_branch_out", 31 0;
v000002494c37af10_0 .net "rd_data", 63 0, v000002494c37b9b0_0;  1 drivers
v000002494c37b730_0 .var "rd_data_out", 63 0;
v000002494c37b550_0 .net "regwrite", 0 0, v000002494c37d7a0_0;  1 drivers
v000002494c37b410_0 .var "regwrite_out", 0 0;
v000002494c37bcd0_0 .net "rs_2_in", 63 0, v000002494c37d700_0;  1 drivers
v000002494c37bb90_0 .var "rs_2_out", 63 0;
v000002494c37bd70_0 .net "zero", 0 0, v000002494c37ce40_0;  1 drivers
v000002494c37b690_0 .var "zero_out", 0 0;
E_000002494c311490 .event posedge, v000002494c319e30_0;
    .scope S_000002494c30eee0;
T_0 ;
    %wait E_000002494c311490;
    %load/vec4 v000002494c2e2e30_0;
    %assign/vec4 v000002494c317000_0, 0;
    %load/vec4 v000002494c37af10_0;
    %assign/vec4 v000002494c37b730_0, 0;
    %load/vec4 v000002494c37bcd0_0;
    %assign/vec4 v000002494c37bb90_0, 0;
    %load/vec4 v000002494c37ace0_0;
    %assign/vec4 v000002494c37ad80_0, 0;
    %load/vec4 v000002494c37bd70_0;
    %assign/vec4 v000002494c37b690_0, 0;
    %load/vec4 v000002494c314870_0;
    %assign/vec4 v000002494c319bb0_0, 0;
    %load/vec4 v000002494c37b550_0;
    %assign/vec4 v000002494c37b410_0, 0;
    %load/vec4 v000002494c319cf0_0;
    %assign/vec4 v000002494c319d90_0, 0;
    %load/vec4 v000002494c2cbdc0_0;
    %assign/vec4 v000002494c2e2b80_0, 0;
    %load/vec4 v000002494c309480_0;
    %assign/vec4 v000002494c3147d0_0, 0;
    %load/vec4 v000002494c319c50_0;
    %assign/vec4 v000002494c30c7c0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000002494c30bb00;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002494c37b370_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000002494c37b4b0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000002494c37b9b0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000002494c37d700_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002494c37b5f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002494c37ce40_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002494c37b0f0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002494c37afb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002494c37d7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002494c37b2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002494c37bc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002494c37ba50_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v000002494c37b4b0_0, 0, 64;
    %pushi/vec4 11, 0, 64;
    %store/vec4 v000002494c37b9b0_0, 0, 64;
    %pushi/vec4 12, 0, 64;
    %store/vec4 v000002494c37d700_0, 0, 64;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v000002494c37b5f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002494c37ce40_0, 0, 1;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v000002494c37b0f0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002494c37afb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002494c37d7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002494c37b2d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002494c37bc30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002494c37ba50_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 93 "$display", "Test Case 1:" {0 0 0};
    %vpi_call 2 94 "$display", "pc_branch_out = %h", v000002494c37b7d0_0 {0 0 0};
    %vpi_call 2 95 "$display", "ALU_data_out = %h", v000002494c37ae70_0 {0 0 0};
    %vpi_call 2 96 "$display", "rd_data_out = %h", v000002494c37b870_0 {0 0 0};
    %vpi_call 2 97 "$display", "rs_2_out = %h", v000002494c37d520_0 {0 0 0};
    %vpi_call 2 98 "$display", "zero_out = %b", v000002494c37ca80_0 {0 0 0};
    %vpi_call 2 99 "$display", "MemtoReg_out = %b", v000002494c37b050_0 {0 0 0};
    %vpi_call 2 100 "$display", "regwrite_out = %b", v000002494c37d480_0 {0 0 0};
    %vpi_call 2 101 "$display", "branch_out = %b", v000002494c37b910_0 {0 0 0};
    %vpi_call 2 102 "$display", "MemRead_out = %b", v000002494c37baf0_0 {0 0 0};
    %vpi_call 2 103 "$display", "MemWrite_out = %b", v000002494c37b190_0 {0 0 0};
    %vpi_call 2 104 "$display", "EX_MEM_rd = %h", v000002494c37b230_0 {0 0 0};
    %pushi/vec4 26, 0, 64;
    %store/vec4 v000002494c37b4b0_0, 0, 64;
    %pushi/vec4 27, 0, 64;
    %store/vec4 v000002494c37b9b0_0, 0, 64;
    %pushi/vec4 28, 0, 64;
    %store/vec4 v000002494c37d700_0, 0, 64;
    %pushi/vec4 29, 0, 32;
    %store/vec4 v000002494c37b5f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002494c37ce40_0, 0, 1;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v000002494c37b0f0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002494c37afb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002494c37d7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002494c37b2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002494c37bc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002494c37ba50_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 121 "$display", "Test Case 2:" {0 0 0};
    %vpi_call 2 122 "$display", "pc_branch_out = %h", v000002494c37b7d0_0 {0 0 0};
    %vpi_call 2 123 "$display", "ALU_data_out = %h", v000002494c37ae70_0 {0 0 0};
    %vpi_call 2 124 "$display", "rd_data_out = %h", v000002494c37b870_0 {0 0 0};
    %vpi_call 2 125 "$display", "rs_2_out = %h", v000002494c37d520_0 {0 0 0};
    %vpi_call 2 126 "$display", "zero_out = %b", v000002494c37ca80_0 {0 0 0};
    %vpi_call 2 127 "$display", "MemtoReg_out = %b", v000002494c37b050_0 {0 0 0};
    %vpi_call 2 128 "$display", "regwrite_out = %b", v000002494c37d480_0 {0 0 0};
    %vpi_call 2 129 "$display", "branch_out = %b", v000002494c37b910_0 {0 0 0};
    %vpi_call 2 130 "$display", "MemRead_out = %b", v000002494c37baf0_0 {0 0 0};
    %vpi_call 2 131 "$display", "MemWrite_out = %b", v000002494c37b190_0 {0 0 0};
    %vpi_call 2 132 "$display", "EX_MEM_rd = %h", v000002494c37b230_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002494c30bb00;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v000002494c37b370_0;
    %inv;
    %store/vec4 v000002494c37b370_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "EX_MEM_tb.v";
    "./EX_MEM.v";
