
2021RoboTrace_1.5.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001882c  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000834  080189f0  080189f0  000289f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08019224  08019224  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  08019224  08019224  00029224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801922c  0801922c  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801922c  0801922c  0002922c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08019234  08019234  00029234  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08019238  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0004c990  200001e0  08019414  000301e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000c00  2004cb70  08019414  0003cb70  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003b4a4  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007c2d  00000000  00000000  0006b6b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002370  00000000  00000000  000732e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000020a0  00000000  00000000  00075650  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000354b4  00000000  00000000  000776f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002667e  00000000  00000000  000acba4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001111fd  00000000  00000000  000d3222  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001e441f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a618  00000000  00000000  001e449c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080189d4 	.word	0x080189d4

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	080189d4 	.word	0x080189d4

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <lcd_cmd>:

extern I2C_HandleTypeDef hi2c1;

#define SLAVEADRESS (0x3E<<1)

void lcd_cmd(uint8_t cmd) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txcmd[2] = { 0x00 , cmd };
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	733b      	strb	r3, [r7, #12]
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txcmd,2,100);
 8000fca:	f107 020c 	add.w	r2, r7, #12
 8000fce:	2364      	movs	r3, #100	; 0x64
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	217c      	movs	r1, #124	; 0x7c
 8000fd6:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <lcd_cmd+0x2c>)
 8000fd8:	f00a f9f6 	bl	800b3c8 <HAL_I2C_Master_Transmit>
}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	2004a668 	.word	0x2004a668

08000fe8 <lcd_data>:

void lcd_data(uint8_t data) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txdata[2] = { 0x40 , data };
 8000ff2:	2340      	movs	r3, #64	; 0x40
 8000ff4:	733b      	strb	r3, [r7, #12]
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txdata,2,100);
 8000ffa:	f107 020c 	add.w	r2, r7, #12
 8000ffe:	2364      	movs	r3, #100	; 0x64
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2302      	movs	r3, #2
 8001004:	217c      	movs	r1, #124	; 0x7c
 8001006:	4803      	ldr	r0, [pc, #12]	; (8001014 <lcd_data+0x2c>)
 8001008:	f00a f9de 	bl	800b3c8 <HAL_I2C_Master_Transmit>
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	2004a668 	.word	0x2004a668

08001018 <lcd_init>:

void lcd_init(){
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);//lcd_reset_pin
 800101c:	2201      	movs	r2, #1
 800101e:	2110      	movs	r1, #16
 8001020:	481e      	ldr	r0, [pc, #120]	; (800109c <lcd_init+0x84>)
 8001022:	f00a f867 	bl	800b0f4 <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8001026:	2028      	movs	r0, #40	; 0x28
 8001028:	f008 fdce 	bl	8009bc8 <HAL_Delay>
	lcd_cmd(0x38);
 800102c:	2038      	movs	r0, #56	; 0x38
 800102e:	f7ff ffc3 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001032:	2001      	movs	r0, #1
 8001034:	f008 fdc8 	bl	8009bc8 <HAL_Delay>
	lcd_cmd(0x39);
 8001038:	2039      	movs	r0, #57	; 0x39
 800103a:	f7ff ffbd 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800103e:	2001      	movs	r0, #1
 8001040:	f008 fdc2 	bl	8009bc8 <HAL_Delay>
	lcd_cmd(0x14);
 8001044:	2014      	movs	r0, #20
 8001046:	f7ff ffb7 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800104a:	2001      	movs	r0, #1
 800104c:	f008 fdbc 	bl	8009bc8 <HAL_Delay>
	lcd_cmd(0x70);
 8001050:	2070      	movs	r0, #112	; 0x70
 8001052:	f7ff ffb1 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001056:	2001      	movs	r0, #1
 8001058:	f008 fdb6 	bl	8009bc8 <HAL_Delay>
	lcd_cmd(0x56);
 800105c:	2056      	movs	r0, #86	; 0x56
 800105e:	f7ff ffab 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001062:	2001      	movs	r0, #1
 8001064:	f008 fdb0 	bl	8009bc8 <HAL_Delay>
	lcd_cmd(0x6C);
 8001068:	206c      	movs	r0, #108	; 0x6c
 800106a:	f7ff ffa5 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(200);
 800106e:	20c8      	movs	r0, #200	; 0xc8
 8001070:	f008 fdaa 	bl	8009bc8 <HAL_Delay>
	lcd_cmd(0x38);
 8001074:	2038      	movs	r0, #56	; 0x38
 8001076:	f7ff ff9f 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800107a:	2001      	movs	r0, #1
 800107c:	f008 fda4 	bl	8009bc8 <HAL_Delay>
	lcd_cmd(0x0C);
 8001080:	200c      	movs	r0, #12
 8001082:	f7ff ff99 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001086:	2001      	movs	r0, #1
 8001088:	f008 fd9e 	bl	8009bc8 <HAL_Delay>
	lcd_cmd(0x01);
 800108c:	2001      	movs	r0, #1
 800108e:	f7ff ff93 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001092:	2001      	movs	r0, #1
 8001094:	f008 fd98 	bl	8009bc8 <HAL_Delay>
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40020000 	.word	0x40020000

080010a0 <lcd_clear>:

void lcd_clear(){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	lcd_cmd(0x01);
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff ff87 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010aa:	2001      	movs	r0, #1
 80010ac:	f008 fd8c 	bl	8009bc8 <HAL_Delay>
	lcd_cmd(0x02);
 80010b0:	2002      	movs	r0, #2
 80010b2:	f7ff ff81 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010b6:	2001      	movs	r0, #1
 80010b8:	f008 fd86 	bl	8009bc8 <HAL_Delay>
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}

080010c0 <lcd_locate>:

void lcd_locate(int x, int y) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	lcd_cmd(0x80 + y*0x40 + x);
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	3302      	adds	r3, #2
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	019b      	lsls	r3, r3, #6
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	4413      	add	r3, r2
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff6b 	bl	8000fb8 <lcd_cmd>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <lcd_print>:

void lcd_print(const char *str) {
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
	while(*str != '\0')
 80010f2:	e007      	b.n	8001104 <lcd_print+0x1a>
	{
			lcd_data(*str);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff75 	bl	8000fe8 <lcd_data>
			str++;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3301      	adds	r3, #1
 8001102:	607b      	str	r3, [r7, #4]
	while(*str != '\0')
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f3      	bne.n	80010f4 <lcd_print+0xa>
	}
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <lcd_printf>:

short lcd_printf(const char *format, ...) {
 8001114:	b40f      	push	{r0, r1, r2, r3}
 8001116:	b580      	push	{r7, lr}
 8001118:	b088      	sub	sp, #32
 800111a:	af00      	add	r7, sp, #0
	va_list argptr;
	char lcd_bff[20];
	short ret;

  va_start(argptr, format);
 800111c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001120:	61bb      	str	r3, [r7, #24]
  ret = vsprintf(lcd_bff, format, argptr);
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001128:	4618      	mov	r0, r3
 800112a:	f015 f81d 	bl	8016168 <vsiprintf>
 800112e:	4603      	mov	r3, r0
 8001130:	83fb      	strh	r3, [r7, #30]
	va_end(argptr);

	if(ret>0) {
 8001132:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001136:	2b00      	cmp	r3, #0
 8001138:	dd03      	ble.n	8001142 <lcd_printf+0x2e>
		lcd_print(lcd_bff);
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ffd4 	bl	80010ea <lcd_print>
	}

	return ret;
 8001142:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001150:	b004      	add	sp, #16
 8001152:	4770      	bx	lr

08001154 <_ZN3ESC20getCounterPeriodTIM3Ef>:
#define ESC_MAX_TIM10_11 7559

//---private---//

uint16_t ESC::getCounterPeriodTIM3(float ratio)
{
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	ed87 0a00 	vstr	s0, [r7]
	return int((ESC_MAX_TIM3 - ESC_MIN_TIM3) * ratio + ESC_MIN_TIM3);
 8001160:	edd7 7a00 	vldr	s15, [r7]
 8001164:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800118c <_ZN3ESC20getCounterPeriodTIM3Ef+0x38>
 8001168:	ee67 7a87 	vmul.f32	s15, s15, s14
 800116c:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001190 <_ZN3ESC20getCounterPeriodTIM3Ef+0x3c>
 8001170:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001174:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001178:	ee17 3a90 	vmov	r3, s15
 800117c:	b29b      	uxth	r3, r3
}
 800117e:	4618      	mov	r0, r3
 8001180:	370c      	adds	r7, #12
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	44ec4000 	.word	0x44ec4000
 8001190:	44ec2000 	.word	0x44ec2000

08001194 <_ZN3ESC24getCounterPeriodTIM10_11Ef>:

uint16_t ESC::getCounterPeriodTIM10_11(float ratio)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	ed87 0a00 	vstr	s0, [r7]
	return int((ESC_MAX_TIM10_11 - ESC_MIN_TIM10_11) * ratio + ESC_MIN_TIM10_11);
 80011a0:	edd7 7a00 	vldr	s15, [r7]
 80011a4:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80011cc <_ZN3ESC24getCounterPeriodTIM10_11Ef+0x38>
 80011a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ac:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80011d0 <_ZN3ESC24getCounterPeriodTIM10_11Ef+0x3c>
 80011b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80011b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011b8:	ee17 3a90 	vmov	r3, s15
 80011bc:	b29b      	uxth	r3, r3
}
 80011be:	4618      	mov	r0, r3
 80011c0:	370c      	adds	r7, #12
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	456cd000 	.word	0x456cd000
 80011d0:	456ba000 	.word	0x456ba000

080011d4 <_ZN3ESCC1Ev>:

//---public---//
ESC::ESC()
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
{

}
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	4618      	mov	r0, r3
 80011e0:	370c      	adds	r7, #12
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
	...

080011ec <_ZN3ESC4initEv>:

void ESC::init()
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80011f4:	2100      	movs	r1, #0
 80011f6:	4813      	ldr	r0, [pc, #76]	; (8001244 <_ZN3ESC4initEv+0x58>)
 80011f8:	f00d feae 	bl	800ef58 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80011fc:	2104      	movs	r1, #4
 80011fe:	4811      	ldr	r0, [pc, #68]	; (8001244 <_ZN3ESC4initEv+0x58>)
 8001200:	f00d feaa 	bl	800ef58 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8001204:	2100      	movs	r1, #0
 8001206:	4810      	ldr	r0, [pc, #64]	; (8001248 <_ZN3ESC4initEv+0x5c>)
 8001208:	f00d fea6 	bl	800ef58 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 800120c:	2100      	movs	r1, #0
 800120e:	480f      	ldr	r0, [pc, #60]	; (800124c <_ZN3ESC4initEv+0x60>)
 8001210:	f00d fea2 	bl	800ef58 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ESC_MIN_TIM3);
 8001214:	4b0b      	ldr	r3, [pc, #44]	; (8001244 <_ZN3ESC4initEv+0x58>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f240 7261 	movw	r2, #1889	; 0x761
 800121c:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ESC_MIN_TIM3);
 800121e:	4b09      	ldr	r3, [pc, #36]	; (8001244 <_ZN3ESC4initEv+0x58>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f240 7261 	movw	r2, #1889	; 0x761
 8001226:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 8001228:	4b07      	ldr	r3, [pc, #28]	; (8001248 <_ZN3ESC4initEv+0x5c>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f640 62ba 	movw	r2, #3770	; 0xeba
 8001230:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 8001232:	4b06      	ldr	r3, [pc, #24]	; (800124c <_ZN3ESC4initEv+0x60>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f640 62ba 	movw	r2, #3770	; 0xeba
 800123a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800123c:	bf00      	nop
 800123e:	3708      	adds	r7, #8
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	2004a754 	.word	0x2004a754
 8001248:	2004a6bc 	.word	0x2004a6bc
 800124c:	2004a7dc 	.word	0x2004a7dc

08001250 <_ZN3ESC2onEffff>:

void ESC::on(float FL, float FR, float RL, float RR)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af00      	add	r7, sp, #0
 8001256:	6178      	str	r0, [r7, #20]
 8001258:	ed87 0a04 	vstr	s0, [r7, #16]
 800125c:	edc7 0a03 	vstr	s1, [r7, #12]
 8001260:	ed87 1a02 	vstr	s2, [r7, #8]
 8001264:	edc7 1a01 	vstr	s3, [r7, #4]
	if(FL > 1.0) FL = 1.0;
 8001268:	edd7 7a04 	vldr	s15, [r7, #16]
 800126c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001270:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001278:	dd03      	ble.n	8001282 <_ZN3ESC2onEffff+0x32>
 800127a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800127e:	613b      	str	r3, [r7, #16]
 8001280:	e009      	b.n	8001296 <_ZN3ESC2onEffff+0x46>
	else if(FL < 0) FL = 0;
 8001282:	edd7 7a04 	vldr	s15, [r7, #16]
 8001286:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800128a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800128e:	d502      	bpl.n	8001296 <_ZN3ESC2onEffff+0x46>
 8001290:	f04f 0300 	mov.w	r3, #0
 8001294:	613b      	str	r3, [r7, #16]

	if(FR > 1.0) FR = 1.0;
 8001296:	edd7 7a03 	vldr	s15, [r7, #12]
 800129a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800129e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a6:	dd03      	ble.n	80012b0 <_ZN3ESC2onEffff+0x60>
 80012a8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80012ac:	60fb      	str	r3, [r7, #12]
 80012ae:	e009      	b.n	80012c4 <_ZN3ESC2onEffff+0x74>
	else if(FR < 0) FR = 0;
 80012b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80012b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012bc:	d502      	bpl.n	80012c4 <_ZN3ESC2onEffff+0x74>
 80012be:	f04f 0300 	mov.w	r3, #0
 80012c2:	60fb      	str	r3, [r7, #12]

	if(RL > 1.0) RL = 1.0;
 80012c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80012c8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80012cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d4:	dd03      	ble.n	80012de <_ZN3ESC2onEffff+0x8e>
 80012d6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80012da:	60bb      	str	r3, [r7, #8]
 80012dc:	e009      	b.n	80012f2 <_ZN3ESC2onEffff+0xa2>
	else if(RL < 0) RL = 0;
 80012de:	edd7 7a02 	vldr	s15, [r7, #8]
 80012e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ea:	d502      	bpl.n	80012f2 <_ZN3ESC2onEffff+0xa2>
 80012ec:	f04f 0300 	mov.w	r3, #0
 80012f0:	60bb      	str	r3, [r7, #8]

	if(RR > 1.0) RR = 1.0;
 80012f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80012f6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80012fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001302:	dd03      	ble.n	800130c <_ZN3ESC2onEffff+0xbc>
 8001304:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001308:	607b      	str	r3, [r7, #4]
 800130a:	e009      	b.n	8001320 <_ZN3ESC2onEffff+0xd0>
	else if(RR < 0) RR = 0;
 800130c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001310:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001318:	d502      	bpl.n	8001320 <_ZN3ESC2onEffff+0xd0>
 800131a:	f04f 0300 	mov.w	r3, #0
 800131e:	607b      	str	r3, [r7, #4]

	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, getCounterPeriodTIM3(FL));
 8001320:	ed97 0a04 	vldr	s0, [r7, #16]
 8001324:	6978      	ldr	r0, [r7, #20]
 8001326:	f7ff ff15 	bl	8001154 <_ZN3ESC20getCounterPeriodTIM3Ef>
 800132a:	4603      	mov	r3, r0
 800132c:	461a      	mov	r2, r3
 800132e:	4b12      	ldr	r3, [pc, #72]	; (8001378 <_ZN3ESC2onEffff+0x128>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, getCounterPeriodTIM10_11(FR));
 8001334:	ed97 0a03 	vldr	s0, [r7, #12]
 8001338:	6978      	ldr	r0, [r7, #20]
 800133a:	f7ff ff2b 	bl	8001194 <_ZN3ESC24getCounterPeriodTIM10_11Ef>
 800133e:	4603      	mov	r3, r0
 8001340:	461a      	mov	r2, r3
 8001342:	4b0e      	ldr	r3, [pc, #56]	; (800137c <_ZN3ESC2onEffff+0x12c>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, getCounterPeriodTIM3(RL));
 8001348:	ed97 0a02 	vldr	s0, [r7, #8]
 800134c:	6978      	ldr	r0, [r7, #20]
 800134e:	f7ff ff01 	bl	8001154 <_ZN3ESC20getCounterPeriodTIM3Ef>
 8001352:	4603      	mov	r3, r0
 8001354:	461a      	mov	r2, r3
 8001356:	4b08      	ldr	r3, [pc, #32]	; (8001378 <_ZN3ESC2onEffff+0x128>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, getCounterPeriodTIM10_11(RR));
 800135c:	ed97 0a01 	vldr	s0, [r7, #4]
 8001360:	6978      	ldr	r0, [r7, #20]
 8001362:	f7ff ff17 	bl	8001194 <_ZN3ESC24getCounterPeriodTIM10_11Ef>
 8001366:	4603      	mov	r3, r0
 8001368:	461a      	mov	r2, r3
 800136a:	4b05      	ldr	r3, [pc, #20]	; (8001380 <_ZN3ESC2onEffff+0x130>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001370:	bf00      	nop
 8001372:	3718      	adds	r7, #24
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	2004a754 	.word	0x2004a754
 800137c:	2004a7dc 	.word	0x2004a7dc
 8001380:	2004a6bc 	.word	0x2004a6bc

08001384 <_ZN3ESC3offEv>:

void ESC::off()
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ESC_MIN_TIM3);
 800138c:	4b0c      	ldr	r3, [pc, #48]	; (80013c0 <_ZN3ESC3offEv+0x3c>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f240 7261 	movw	r2, #1889	; 0x761
 8001394:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ESC_MIN_TIM3);
 8001396:	4b0a      	ldr	r3, [pc, #40]	; (80013c0 <_ZN3ESC3offEv+0x3c>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f240 7261 	movw	r2, #1889	; 0x761
 800139e:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 80013a0:	4b08      	ldr	r3, [pc, #32]	; (80013c4 <_ZN3ESC3offEv+0x40>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f640 62ba 	movw	r2, #3770	; 0xeba
 80013a8:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 80013aa:	4b07      	ldr	r3, [pc, #28]	; (80013c8 <_ZN3ESC3offEv+0x44>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f640 62ba 	movw	r2, #3770	; 0xeba
 80013b2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80013b4:	bf00      	nop
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	2004a754 	.word	0x2004a754
 80013c4:	2004a6bc 	.word	0x2004a6bc
 80013c8:	2004a7dc 	.word	0x2004a7dc

080013cc <_ZN7EncoderC1Ev>:

float monitor_distance;
float monitor_cnt_l;
float monitor_cnt_l_lpf;

Encoder::Encoder() : cnt_l_(0), cnt_r_(0), distance_(0), total_cnt_l_(0), total_cnt_r_(0), distance_10mm_(0), total_distance_(0),
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
		cross_line_ignore_distance_(0), goal_judge_distance_(0){}
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	f04f 0200 	mov.w	r2, #0
 80013e2:	605a      	str	r2, [r3, #4]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	f04f 0200 	mov.w	r2, #0
 80013ea:	609a      	str	r2, [r3, #8]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f04f 0200 	mov.w	r2, #0
 80013f2:	60da      	str	r2, [r3, #12]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	f04f 0200 	mov.w	r2, #0
 80013fa:	611a      	str	r2, [r3, #16]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	f04f 0200 	mov.w	r2, #0
 8001402:	615a      	str	r2, [r3, #20]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	f04f 0200 	mov.w	r2, #0
 800140a:	619a      	str	r2, [r3, #24]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	f04f 0200 	mov.w	r2, #0
 8001412:	61da      	str	r2, [r3, #28]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	f04f 0200 	mov.w	r2, #0
 800141a:	621a      	str	r2, [r3, #32]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	4618      	mov	r0, r3
 8001420:	370c      	adds	r7, #12
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
	...

0800142c <_ZN7Encoder4initEv>:

void Encoder::init()
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 8001434:	213c      	movs	r1, #60	; 0x3c
 8001436:	4809      	ldr	r0, [pc, #36]	; (800145c <_ZN7Encoder4initEv+0x30>)
 8001438:	f00d fe5e 	bl	800f0f8 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 800143c:	213c      	movs	r1, #60	; 0x3c
 800143e:	4808      	ldr	r0, [pc, #32]	; (8001460 <_ZN7Encoder4initEv+0x34>)
 8001440:	f00d fe5a 	bl	800f0f8 <HAL_TIM_Encoder_Start>
	TIM1 -> CNT = CNT_OFFSET;
 8001444:	4b07      	ldr	r3, [pc, #28]	; (8001464 <_ZN7Encoder4initEv+0x38>)
 8001446:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800144a:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 800144c:	4b06      	ldr	r3, [pc, #24]	; (8001468 <_ZN7Encoder4initEv+0x3c>)
 800144e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001452:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001454:	bf00      	nop
 8001456:	3708      	adds	r7, #8
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	2004a8bc 	.word	0x2004a8bc
 8001460:	2004a5a0 	.word	0x2004a5a0
 8001464:	40010000 	.word	0x40010000
 8001468:	40010400 	.word	0x40010400
 800146c:	00000000 	.word	0x00000000

08001470 <_ZN7Encoder6updateEv>:

void Encoder::update()
{
 8001470:	b590      	push	{r4, r7, lr}
 8001472:	b085      	sub	sp, #20
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
	//static float pre_cnt_l, pre_cnt_r;
	float cnt_l = (float(CNT_OFFSET) - float(TIM1 -> CNT)) * CORRECTION_COEFFICIENT;
 8001478:	4b3f      	ldr	r3, [pc, #252]	; (8001578 <_ZN7Encoder6updateEv+0x108>)
 800147a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800147c:	ee07 3a90 	vmov	s15, r3
 8001480:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001484:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 800157c <_ZN7Encoder6updateEv+0x10c>
 8001488:	ee77 7a67 	vsub.f32	s15, s14, s15
 800148c:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8001580 <_ZN7Encoder6updateEv+0x110>
 8001490:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001494:	edc7 7a03 	vstr	s15, [r7, #12]
	float cnt_r = (float(TIM8 -> CNT) - float(CNT_OFFSET)) * CORRECTION_COEFFICIENT;
 8001498:	4b3a      	ldr	r3, [pc, #232]	; (8001584 <_ZN7Encoder6updateEv+0x114>)
 800149a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800149c:	ee07 3a90 	vmov	s15, r3
 80014a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014a4:	ed9f 7a35 	vldr	s14, [pc, #212]	; 800157c <_ZN7Encoder6updateEv+0x10c>
 80014a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014ac:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8001580 <_ZN7Encoder6updateEv+0x110>
 80014b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014b4:	edc7 7a02 	vstr	s15, [r7, #8]
	//monitor_cnt_l = cnt_l;

	cnt_l_ = cnt_l;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	68fa      	ldr	r2, [r7, #12]
 80014bc:	601a      	str	r2, [r3, #0]
	cnt_r_ = cnt_r;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	68ba      	ldr	r2, [r7, #8]
 80014c2:	605a      	str	r2, [r3, #4]

	//distance_ = distance_ + DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
	distance_ = DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	ed93 7a00 	vldr	s14, [r3]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	edd3 7a01 	vldr	s15, [r3, #4]
 80014d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014d4:	ee17 0a90 	vmov	r0, s15
 80014d8:	f7ff f84e 	bl	8000578 <__aeabi_f2d>
 80014dc:	a324      	add	r3, pc, #144	; (adr r3, 8001570 <_ZN7Encoder6updateEv+0x100>)
 80014de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e2:	f7ff f8a1 	bl	8000628 <__aeabi_dmul>
 80014e6:	4603      	mov	r3, r0
 80014e8:	460c      	mov	r4, r1
 80014ea:	4618      	mov	r0, r3
 80014ec:	4621      	mov	r1, r4
 80014ee:	f04f 0200 	mov.w	r2, #0
 80014f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80014f6:	f7ff f9c1 	bl	800087c <__aeabi_ddiv>
 80014fa:	4603      	mov	r3, r0
 80014fc:	460c      	mov	r4, r1
 80014fe:	4618      	mov	r0, r3
 8001500:	4621      	mov	r1, r4
 8001502:	f7ff fb89 	bl	8000c18 <__aeabi_d2f>
 8001506:	4602      	mov	r2, r0
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	609a      	str	r2, [r3, #8]
	distance_10mm_ += distance_;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	ed93 7a05 	vldr	s14, [r3, #20]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	edd3 7a02 	vldr	s15, [r3, #8]
 8001518:	ee77 7a27 	vadd.f32	s15, s14, s15
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	edc3 7a05 	vstr	s15, [r3, #20]
	total_distance_ += distance_;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	ed93 7a06 	vldr	s14, [r3, #24]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	edd3 7a02 	vldr	s15, [r3, #8]
 800152e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	edc3 7a06 	vstr	s15, [r3, #24]
	cross_line_ignore_distance_ += distance_;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	ed93 7a07 	vldr	s14, [r3, #28]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	edd3 7a02 	vldr	s15, [r3, #8]
 8001544:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	edc3 7a07 	vstr	s15, [r3, #28]
	goal_judge_distance_ += distance_;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	ed93 7a08 	vldr	s14, [r3, #32]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	edd3 7a02 	vldr	s15, [r3, #8]
 800155a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	edc3 7a08 	vstr	s15, [r3, #32]
	//monitor_distance = distance_10mm_;
}
 8001564:	bf00      	nop
 8001566:	3714      	adds	r7, #20
 8001568:	46bd      	mov	sp, r7
 800156a:	bd90      	pop	{r4, r7, pc}
 800156c:	f3af 8000 	nop.w
 8001570:	ce73a049 	.word	0xce73a049
 8001574:	3f77a3f6 	.word	0x3f77a3f6
 8001578:	40010000 	.word	0x40010000
 800157c:	47000000 	.word	0x47000000
 8001580:	3f912547 	.word	0x3f912547
 8001584:	40010400 	.word	0x40010400

08001588 <_ZN7Encoder5clearEv>:

void Encoder::clear()
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
	cnt_l_ = 0;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	f04f 0200 	mov.w	r2, #0
 8001596:	601a      	str	r2, [r3, #0]
	cnt_r_ = 0;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	f04f 0200 	mov.w	r2, #0
 800159e:	605a      	str	r2, [r3, #4]
	TIM1 -> CNT = CNT_OFFSET;
 80015a0:	4b08      	ldr	r3, [pc, #32]	; (80015c4 <_ZN7Encoder5clearEv+0x3c>)
 80015a2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80015a6:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 80015a8:	4b07      	ldr	r3, [pc, #28]	; (80015c8 <_ZN7Encoder5clearEv+0x40>)
 80015aa:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80015ae:	625a      	str	r2, [r3, #36]	; 0x24
	distance_ = 0;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	f04f 0200 	mov.w	r2, #0
 80015b6:	609a      	str	r2, [r3, #8]
}
 80015b8:	bf00      	nop
 80015ba:	370c      	adds	r7, #12
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr
 80015c4:	40010000 	.word	0x40010000
 80015c8:	40010400 	.word	0x40010400

080015cc <_ZN7Encoder6getCntERfS0_>:

void Encoder::getCnt(float &cnt_l, float &cnt_r)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b085      	sub	sp, #20
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	60f8      	str	r0, [r7, #12]
 80015d4:	60b9      	str	r1, [r7, #8]
 80015d6:	607a      	str	r2, [r7, #4]
	cnt_l = cnt_l_;
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	601a      	str	r2, [r3, #0]
	cnt_r = cnt_r_;
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	685a      	ldr	r2, [r3, #4]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	601a      	str	r2, [r3, #0]
}
 80015e8:	bf00      	nop
 80015ea:	3714      	adds	r7, #20
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr

080015f4 <_ZN7Encoder11getDistanceEv>:

float Encoder::getDistance()
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
	return distance_;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	ee07 3a90 	vmov	s15, r3
}
 8001604:	eeb0 0a67 	vmov.f32	s0, s15
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr

08001612 <_ZN7Encoder15getDistance10mmEv>:

float Encoder::getDistance10mm()
{
 8001612:	b480      	push	{r7}
 8001614:	b083      	sub	sp, #12
 8001616:	af00      	add	r7, sp, #0
 8001618:	6078      	str	r0, [r7, #4]
	return distance_10mm_;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	695b      	ldr	r3, [r3, #20]
 800161e:	ee07 3a90 	vmov	s15, r3
}
 8001622:	eeb0 0a67 	vmov.f32	s0, s15
 8001626:	370c      	adds	r7, #12
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr

08001630 <_ZN7Encoder16getTotalDistanceEv>:

float Encoder::getTotalDistance()
{
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
	return total_distance_;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	ee07 3a90 	vmov	s15, r3
}
 8001640:	eeb0 0a67 	vmov.f32	s0, s15
 8001644:	370c      	adds	r7, #12
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr

0800164e <_ZN7Encoder16setTotalDistanceEf>:

void Encoder::setTotalDistance(float true_distance){
 800164e:	b480      	push	{r7}
 8001650:	b083      	sub	sp, #12
 8001652:	af00      	add	r7, sp, #0
 8001654:	6078      	str	r0, [r7, #4]
 8001656:	ed87 0a00 	vstr	s0, [r7]
	total_distance_ = true_distance;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	683a      	ldr	r2, [r7, #0]
 800165e:	619a      	str	r2, [r3, #24]
}
 8001660:	bf00      	nop
 8001662:	370c      	adds	r7, #12
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr

0800166c <_ZN7Encoder17clearDistance10mmEv>:
	return (total_cnt_l_ + total_cnt_r_) / 2;
}
*/

void Encoder::clearDistance10mm()
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
	//total_cnt_l_ = 0;
	//total_cnt_r_ = 0;
	distance_10mm_ = 0;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	f04f 0200 	mov.w	r2, #0
 800167a:	615a      	str	r2, [r3, #20]
}
 800167c:	bf00      	nop
 800167e:	370c      	adds	r7, #12
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr

08001688 <_ZN7Encoder18clearTotalDistanceEv>:

void Encoder::clearTotalDistance()
{
 8001688:	b480      	push	{r7}
 800168a:	b083      	sub	sp, #12
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
	total_distance_ = 0;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	f04f 0200 	mov.w	r2, #0
 8001696:	619a      	str	r2, [r3, #24]
}
 8001698:	bf00      	nop
 800169a:	370c      	adds	r7, #12
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr

080016a4 <_ZN7Encoder26getCrossLineIgnoreDistanceEv>:

float Encoder::getCrossLineIgnoreDistance()
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
	return cross_line_ignore_distance_;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	69db      	ldr	r3, [r3, #28]
 80016b0:	ee07 3a90 	vmov	s15, r3
}
 80016b4:	eeb0 0a67 	vmov.f32	s0, s15
 80016b8:	370c      	adds	r7, #12
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr

080016c2 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>:

void Encoder::clearCrossLineIgnoreDistance()
{
 80016c2:	b480      	push	{r7}
 80016c4:	b083      	sub	sp, #12
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
	cross_line_ignore_distance_ = 0;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	f04f 0200 	mov.w	r2, #0
 80016d0:	61da      	str	r2, [r3, #28]
}
 80016d2:	bf00      	nop
 80016d4:	370c      	adds	r7, #12
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr

080016de <_ZN7Encoder20getGoalJudgeDistanceEv>:

float Encoder::getGoalJudgeDistance()
{
 80016de:	b480      	push	{r7}
 80016e0:	b083      	sub	sp, #12
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	6078      	str	r0, [r7, #4]
	return goal_judge_distance_;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6a1b      	ldr	r3, [r3, #32]
 80016ea:	ee07 3a90 	vmov	s15, r3
}
 80016ee:	eeb0 0a67 	vmov.f32	s0, s15
 80016f2:	370c      	adds	r7, #12
 80016f4:	46bd      	mov	sp, r7
 80016f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fa:	4770      	bx	lr

080016fc <_ZN7Encoder22clearGoalJudgeDistanceEv>:

void Encoder::clearGoalJudgeDistance()
{
 80016fc:	b480      	push	{r7}
 80016fe:	b083      	sub	sp, #12
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
	goal_judge_distance_= 0;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	f04f 0200 	mov.w	r2, #0
 800170a:	621a      	str	r2, [r3, #32]
}
 800170c:	bf00      	nop
 800170e:	370c      	adds	r7, #12
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr

08001718 <user_fopen>:
//* 役割　：　fopenする
//* 引数　：　char, float *: short　: フォルダ名、ファイル名
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT user_fopen(const char *p_folder_name, const char *p_file_name){
 8001718:	b580      	push	{r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]

	FRESULT ret = 0;
 8001722:	2300      	movs	r3, #0
 8001724:	73fb      	strb	r3, [r7, #15]

	create_path(p_folder_name, p_file_name);
 8001726:	6839      	ldr	r1, [r7, #0]
 8001728:	6878      	ldr	r0, [r7, #4]
 800172a:	f000 f977 	bl	8001a1c <create_path>

	fopen_folder_and_file();	//書き込むファイルを選択
 800172e:	f000 f98b 	bl	8001a48 <fopen_folder_and_file>

	return ret;
 8001732:	7bfb      	ldrb	r3, [r7, #15]
}
 8001734:	4618      	mov	r0, r3
 8001736:	3710      	adds	r7, #16
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}

0800173c <user_fclose>:
//* 役割　：　fcloseする
//* 引数　：　void
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT user_fclose(){
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 8001742:	2300      	movs	r3, #0
 8001744:	71fb      	strb	r3, [r7, #7]

	f_close(&fil);	//ファイル閉じる
 8001746:	4804      	ldr	r0, [pc, #16]	; (8001758 <user_fclose+0x1c>)
 8001748:	f012 fa30 	bl	8013bac <f_close>

	return ret;
 800174c:	79fb      	ldrb	r3, [r7, #7]
}
 800174e:	4618      	mov	r0, r3
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	200494ac 	.word	0x200494ac

0800175c <sd_write_float>:
//* 役割　：　SDに書き込む
//* 引数　：　short, float *, char : 変数の数、データのポインタ、追加か上書きか
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_write_float(short size, float *data, char state){
 800175c:	b590      	push	{r4, r7, lr}
 800175e:	b087      	sub	sp, #28
 8001760:	af02      	add	r7, sp, #8
 8001762:	4603      	mov	r3, r0
 8001764:	6039      	str	r1, [r7, #0]
 8001766:	80fb      	strh	r3, [r7, #6]
 8001768:	4613      	mov	r3, r2
 800176a:	717b      	strb	r3, [r7, #5]
	FRESULT ret = 0;
 800176c:	2300      	movs	r3, #0
 800176e:	737b      	strb	r3, [r7, #13]

	for(short i = 0 ; i < size; i++){
 8001770:	2300      	movs	r3, #0
 8001772:	81fb      	strh	r3, [r7, #14]
 8001774:	e030      	b.n	80017d8 <sd_write_float+0x7c>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatをstringに変換
 8001776:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	683a      	ldr	r2, [r7, #0]
 800177e:	4413      	add	r3, r2
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4618      	mov	r0, r3
 8001784:	f7fe fef8 	bl	8000578 <__aeabi_f2d>
 8001788:	4603      	mov	r3, r0
 800178a:	460c      	mov	r4, r1
 800178c:	e9cd 3400 	strd	r3, r4, [sp]
 8001790:	4a17      	ldr	r2, [pc, #92]	; (80017f0 <sd_write_float+0x94>)
 8001792:	2180      	movs	r1, #128	; 0x80
 8001794:	4817      	ldr	r0, [pc, #92]	; (80017f4 <sd_write_float+0x98>)
 8001796:	f013 fd99 	bl	80152cc <sniprintf>

		if(state == ADD_WRITE){
 800179a:	797b      	ldrb	r3, [r7, #5]
 800179c:	2b01      	cmp	r3, #1
 800179e:	d106      	bne.n	80017ae <sd_write_float+0x52>
			f_lseek(&fil, f_size(&fil));	//ファイルの最後に移動
 80017a0:	4b15      	ldr	r3, [pc, #84]	; (80017f8 <sd_write_float+0x9c>)
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	4619      	mov	r1, r3
 80017a6:	4814      	ldr	r0, [pc, #80]	; (80017f8 <sd_write_float+0x9c>)
 80017a8:	f012 fa74 	bl	8013c94 <f_lseek>
 80017ac:	e003      	b.n	80017b6 <sd_write_float+0x5a>
		}
		else{
			f_lseek(&fil, 0);	//ファイルの最初に移動
 80017ae:	2100      	movs	r1, #0
 80017b0:	4811      	ldr	r0, [pc, #68]	; (80017f8 <sd_write_float+0x9c>)
 80017b2:	f012 fa6f 	bl	8013c94 <f_lseek>
		}

		f_write(&fil, buffer, strlen(buffer), &bw);	//書き込む
 80017b6:	480f      	ldr	r0, [pc, #60]	; (80017f4 <sd_write_float+0x98>)
 80017b8:	f7fe fd22 	bl	8000200 <strlen>
 80017bc:	4602      	mov	r2, r0
 80017be:	4b0f      	ldr	r3, [pc, #60]	; (80017fc <sd_write_float+0xa0>)
 80017c0:	490c      	ldr	r1, [pc, #48]	; (80017f4 <sd_write_float+0x98>)
 80017c2:	480d      	ldr	r0, [pc, #52]	; (80017f8 <sd_write_float+0x9c>)
 80017c4:	f011 ffdd 	bl	8013782 <f_write>

		bufclear();	//書き込み用のバッファをクリア
 80017c8:	f000 f958 	bl	8001a7c <bufclear>
	for(short i = 0 ; i < size; i++){
 80017cc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80017d0:	b29b      	uxth	r3, r3
 80017d2:	3301      	adds	r3, #1
 80017d4:	b29b      	uxth	r3, r3
 80017d6:	81fb      	strh	r3, [r7, #14]
 80017d8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80017dc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017e0:	429a      	cmp	r2, r3
 80017e2:	dbc8      	blt.n	8001776 <sd_write_float+0x1a>
	}
	return ret;
 80017e4:	7b7b      	ldrb	r3, [r7, #13]
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3714      	adds	r7, #20
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd90      	pop	{r4, r7, pc}
 80017ee:	bf00      	nop
 80017f0:	080189f0 	.word	0x080189f0
 80017f4:	2004941c 	.word	0x2004941c
 80017f8:	200494ac 	.word	0x200494ac
 80017fc:	2004949c 	.word	0x2004949c

08001800 <sd_write_array_float>:
//* 役割　：　SDに書き込む
//* 引数　：　char *, char *, short, float *, char: フォルダ名、ファイル名、変数の数、データのポインタ、追加か上書きか
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_write_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data, char state){
 8001800:	b590      	push	{r4, r7, lr}
 8001802:	b089      	sub	sp, #36	; 0x24
 8001804:	af02      	add	r7, sp, #8
 8001806:	60f8      	str	r0, [r7, #12]
 8001808:	60b9      	str	r1, [r7, #8]
 800180a:	603b      	str	r3, [r7, #0]
 800180c:	4613      	mov	r3, r2
 800180e:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001810:	2300      	movs	r3, #0
 8001812:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 8001814:	68b9      	ldr	r1, [r7, #8]
 8001816:	68f8      	ldr	r0, [r7, #12]
 8001818:	f000 f900 	bl	8001a1c <create_path>

	if(state == OVER_WRITE){
 800181c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001820:	2b00      	cmp	r3, #0
 8001822:	d108      	bne.n	8001836 <sd_write_array_float+0x36>
		f_chdir(dirpath);
 8001824:	4822      	ldr	r0, [pc, #136]	; (80018b0 <sd_write_array_float+0xb0>)
 8001826:	f012 f9eb 	bl	8013c00 <f_chdir>
		f_unlink(filepath);	//	一回消す
 800182a:	4822      	ldr	r0, [pc, #136]	; (80018b4 <sd_write_array_float+0xb4>)
 800182c:	f012 fc56 	bl	80140dc <f_unlink>
		f_chdir("..");
 8001830:	4821      	ldr	r0, [pc, #132]	; (80018b8 <sd_write_array_float+0xb8>)
 8001832:	f012 f9e5 	bl	8013c00 <f_chdir>
	}

	fopen_folder_and_file();	//	書き込むファイルを選択
 8001836:	f000 f907 	bl	8001a48 <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 800183a:	2300      	movs	r3, #0
 800183c:	82fb      	strh	r3, [r7, #22]
 800183e:	e028      	b.n	8001892 <sd_write_array_float+0x92>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatをstringに変換
 8001840:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001844:	009b      	lsls	r3, r3, #2
 8001846:	683a      	ldr	r2, [r7, #0]
 8001848:	4413      	add	r3, r2
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4618      	mov	r0, r3
 800184e:	f7fe fe93 	bl	8000578 <__aeabi_f2d>
 8001852:	4603      	mov	r3, r0
 8001854:	460c      	mov	r4, r1
 8001856:	e9cd 3400 	strd	r3, r4, [sp]
 800185a:	4a18      	ldr	r2, [pc, #96]	; (80018bc <sd_write_array_float+0xbc>)
 800185c:	2180      	movs	r1, #128	; 0x80
 800185e:	4818      	ldr	r0, [pc, #96]	; (80018c0 <sd_write_array_float+0xc0>)
 8001860:	f013 fd34 	bl	80152cc <sniprintf>

		f_lseek(&fil, f_size(&fil));	//	ファイルの最後に移動
 8001864:	4b17      	ldr	r3, [pc, #92]	; (80018c4 <sd_write_array_float+0xc4>)
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	4619      	mov	r1, r3
 800186a:	4816      	ldr	r0, [pc, #88]	; (80018c4 <sd_write_array_float+0xc4>)
 800186c:	f012 fa12 	bl	8013c94 <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//	書き込む
 8001870:	4813      	ldr	r0, [pc, #76]	; (80018c0 <sd_write_array_float+0xc0>)
 8001872:	f7fe fcc5 	bl	8000200 <strlen>
 8001876:	4602      	mov	r2, r0
 8001878:	4b13      	ldr	r3, [pc, #76]	; (80018c8 <sd_write_array_float+0xc8>)
 800187a:	4911      	ldr	r1, [pc, #68]	; (80018c0 <sd_write_array_float+0xc0>)
 800187c:	4811      	ldr	r0, [pc, #68]	; (80018c4 <sd_write_array_float+0xc4>)
 800187e:	f011 ff80 	bl	8013782 <f_write>

		bufclear();	//	書き込み用のバッファをクリア
 8001882:	f000 f8fb 	bl	8001a7c <bufclear>
	for(short i = 0 ; i < size; i++){
 8001886:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800188a:	b29b      	uxth	r3, r3
 800188c:	3301      	adds	r3, #1
 800188e:	b29b      	uxth	r3, r3
 8001890:	82fb      	strh	r3, [r7, #22]
 8001892:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001896:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800189a:	429a      	cmp	r2, r3
 800189c:	dbd0      	blt.n	8001840 <sd_write_array_float+0x40>
	}

	f_close(&fil);	//	ファイル閉じる
 800189e:	4809      	ldr	r0, [pc, #36]	; (80018c4 <sd_write_array_float+0xc4>)
 80018a0:	f012 f984 	bl	8013bac <f_close>

	return ret;
 80018a4:	7d7b      	ldrb	r3, [r7, #21]
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	371c      	adds	r7, #28
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd90      	pop	{r4, r7, pc}
 80018ae:	bf00      	nop
 80018b0:	2004931c 	.word	0x2004931c
 80018b4:	200481dc 	.word	0x200481dc
 80018b8:	08018a0c 	.word	0x08018a0c
 80018bc:	080189f0 	.word	0x080189f0
 80018c0:	2004941c 	.word	0x2004941c
 80018c4:	200494ac 	.word	0x200494ac
 80018c8:	2004949c 	.word	0x2004949c

080018cc <sd_read_array_float>:
//* 役割　：　SDから読み込む
//* 引数　：　char *, char *, short, float *: フォルダ名、ファイル名、変数の数、データのポインタ
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_read_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data){
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b086      	sub	sp, #24
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	60f8      	str	r0, [r7, #12]
 80018d4:	60b9      	str	r1, [r7, #8]
 80018d6:	603b      	str	r3, [r7, #0]
 80018d8:	4613      	mov	r3, r2
 80018da:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 80018dc:	2300      	movs	r3, #0
 80018de:	757b      	strb	r3, [r7, #21]
	short i = 0;
 80018e0:	2300      	movs	r3, #0
 80018e2:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 80018e4:	68b9      	ldr	r1, [r7, #8]
 80018e6:	68f8      	ldr	r0, [r7, #12]
 80018e8:	f000 f898 	bl	8001a1c <create_path>
	fopen_folder_and_file();	//書き込むファイルを選択
 80018ec:	f000 f8ac 	bl	8001a48 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 80018f0:	e019      	b.n	8001926 <sd_read_array_float+0x5a>
		sscanf(buffer, "%f", data + i);
 80018f2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80018f6:	009b      	lsls	r3, r3, #2
 80018f8:	683a      	ldr	r2, [r7, #0]
 80018fa:	4413      	add	r3, r2
 80018fc:	461a      	mov	r2, r3
 80018fe:	4913      	ldr	r1, [pc, #76]	; (800194c <sd_read_array_float+0x80>)
 8001900:	4813      	ldr	r0, [pc, #76]	; (8001950 <sd_read_array_float+0x84>)
 8001902:	f013 fd37 	bl	8015374 <siscanf>
		i++;
 8001906:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800190a:	b29b      	uxth	r3, r3
 800190c:	3301      	adds	r3, #1
 800190e:	b29b      	uxth	r3, r3
 8001910:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 8001912:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001916:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800191a:	429a      	cmp	r2, r3
 800191c:	db03      	blt.n	8001926 <sd_read_array_float+0x5a>
 800191e:	88fb      	ldrh	r3, [r7, #6]
 8001920:	3b01      	subs	r3, #1
 8001922:	b29b      	uxth	r3, r3
 8001924:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001926:	4a0b      	ldr	r2, [pc, #44]	; (8001954 <sd_read_array_float+0x88>)
 8001928:	2180      	movs	r1, #128	; 0x80
 800192a:	4809      	ldr	r0, [pc, #36]	; (8001950 <sd_read_array_float+0x84>)
 800192c:	f012 fdb4 	bl	8014498 <f_gets>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d1dd      	bne.n	80018f2 <sd_read_array_float+0x26>

	}

	bufclear();	//書き込み用のバッファをクリア
 8001936:	f000 f8a1 	bl	8001a7c <bufclear>

	f_close(&fil);	//ファイル閉じる
 800193a:	4806      	ldr	r0, [pc, #24]	; (8001954 <sd_read_array_float+0x88>)
 800193c:	f012 f936 	bl	8013bac <f_close>

	return ret;
 8001940:	7d7b      	ldrb	r3, [r7, #21]
}
 8001942:	4618      	mov	r0, r3
 8001944:	3718      	adds	r7, #24
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	080189fc 	.word	0x080189fc
 8001950:	2004941c 	.word	0x2004941c
 8001954:	200494ac 	.word	0x200494ac

08001958 <sd_read_array_double>:
//* 役割　：　SDから読み込む
//* 引数　：　char *, char *, short, double *: フォルダ名、ファイル名、変数の数、データのポインタ
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_read_array_double(const char *p_folder_name, const char *p_file_name, short size, double *data){
 8001958:	b580      	push	{r7, lr}
 800195a:	b086      	sub	sp, #24
 800195c:	af00      	add	r7, sp, #0
 800195e:	60f8      	str	r0, [r7, #12]
 8001960:	60b9      	str	r1, [r7, #8]
 8001962:	603b      	str	r3, [r7, #0]
 8001964:	4613      	mov	r3, r2
 8001966:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001968:	2300      	movs	r3, #0
 800196a:	757b      	strb	r3, [r7, #21]
	short i = 0;
 800196c:	2300      	movs	r3, #0
 800196e:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 8001970:	68b9      	ldr	r1, [r7, #8]
 8001972:	68f8      	ldr	r0, [r7, #12]
 8001974:	f000 f852 	bl	8001a1c <create_path>
	fopen_folder_and_file();	//書き込むファイルを選択
 8001978:	f000 f866 	bl	8001a48 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 800197c:	e019      	b.n	80019b2 <sd_read_array_double+0x5a>
		sscanf(buffer, "%lf", data + i);
 800197e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001982:	00db      	lsls	r3, r3, #3
 8001984:	683a      	ldr	r2, [r7, #0]
 8001986:	4413      	add	r3, r2
 8001988:	461a      	mov	r2, r3
 800198a:	4913      	ldr	r1, [pc, #76]	; (80019d8 <sd_read_array_double+0x80>)
 800198c:	4813      	ldr	r0, [pc, #76]	; (80019dc <sd_read_array_double+0x84>)
 800198e:	f013 fcf1 	bl	8015374 <siscanf>
		i++;
 8001992:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001996:	b29b      	uxth	r3, r3
 8001998:	3301      	adds	r3, #1
 800199a:	b29b      	uxth	r3, r3
 800199c:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 800199e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80019a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019a6:	429a      	cmp	r2, r3
 80019a8:	db03      	blt.n	80019b2 <sd_read_array_double+0x5a>
 80019aa:	88fb      	ldrh	r3, [r7, #6]
 80019ac:	3b01      	subs	r3, #1
 80019ae:	b29b      	uxth	r3, r3
 80019b0:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 80019b2:	4a0b      	ldr	r2, [pc, #44]	; (80019e0 <sd_read_array_double+0x88>)
 80019b4:	2180      	movs	r1, #128	; 0x80
 80019b6:	4809      	ldr	r0, [pc, #36]	; (80019dc <sd_read_array_double+0x84>)
 80019b8:	f012 fd6e 	bl	8014498 <f_gets>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d1dd      	bne.n	800197e <sd_read_array_double+0x26>

	}

	bufclear();	//書き込み用のバッファをクリア
 80019c2:	f000 f85b 	bl	8001a7c <bufclear>

	f_close(&fil);	//ファイル閉じる
 80019c6:	4806      	ldr	r0, [pc, #24]	; (80019e0 <sd_read_array_double+0x88>)
 80019c8:	f012 f8f0 	bl	8013bac <f_close>

	return ret;
 80019cc:	7d7b      	ldrb	r3, [r7, #21]
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3718      	adds	r7, #24
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	08018a08 	.word	0x08018a08
 80019dc:	2004941c 	.word	0x2004941c
 80019e0:	200494ac 	.word	0x200494ac

080019e4 <sd_mount>:
//* 役割　：　SDカードをマウント
//* 引数　：　void:
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_mount(){
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 80019ea:	2300      	movs	r3, #0
 80019ec:	71fb      	strb	r3, [r7, #7]

	if(f_mount(&fs, "", 1) == FR_OK) ret = 1;
 80019ee:	2201      	movs	r2, #1
 80019f0:	4908      	ldr	r1, [pc, #32]	; (8001a14 <sd_mount+0x30>)
 80019f2:	4809      	ldr	r0, [pc, #36]	; (8001a18 <sd_mount+0x34>)
 80019f4:	f011 fb52 	bl	801309c <f_mount>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d102      	bne.n	8001a04 <sd_mount+0x20>
 80019fe:	2301      	movs	r3, #1
 8001a00:	71fb      	strb	r3, [r7, #7]
 8001a02:	e001      	b.n	8001a08 <sd_mount+0x24>
	else ret = 0;
 8001a04:	2300      	movs	r3, #0
 8001a06:	71fb      	strb	r3, [r7, #7]

	return ret;
 8001a08:	79fb      	ldrb	r3, [r7, #7]
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	08018a18 	.word	0x08018a18
 8001a18:	200482dc 	.word	0x200482dc

08001a1c <create_path>:
//* 役割　：　操作するパスの文字列を作る
//* 引数　：　char, char: フォルダ名, ファイル名
//* 戻り値：　void:
//* 備考 : なし
//************************************************************************/
void create_path(char const *p_folder_name, char const *p_file_name){
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
 8001a24:	6039      	str	r1, [r7, #0]

	sprintf(dirpath, "%s", p_folder_name);
 8001a26:	6879      	ldr	r1, [r7, #4]
 8001a28:	4805      	ldr	r0, [pc, #20]	; (8001a40 <create_path+0x24>)
 8001a2a:	f013 fccf 	bl	80153cc <strcpy>

	sprintf(filepath, "%s", p_file_name);
 8001a2e:	6839      	ldr	r1, [r7, #0]
 8001a30:	4804      	ldr	r0, [pc, #16]	; (8001a44 <create_path+0x28>)
 8001a32:	f013 fccb 	bl	80153cc <strcpy>

}
 8001a36:	bf00      	nop
 8001a38:	3708      	adds	r7, #8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	2004931c 	.word	0x2004931c
 8001a44:	200481dc 	.word	0x200481dc

08001a48 <fopen_folder_and_file>:
//* 役割　：　操作するファイルを選択する_
//* 引数　：　char: ファイル選択
//* 戻り値：　char: 状態チェック	0(マウント失敗) or 1(成功)
//* 備考 : なし
//************************************************************************/
void fopen_folder_and_file(){	//mkdir
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0

	f_mkdir(dirpath);
 8001a4c:	4807      	ldr	r0, [pc, #28]	; (8001a6c <fopen_folder_and_file+0x24>)
 8001a4e:	f012 fc07 	bl	8014260 <f_mkdir>

	f_chdir(dirpath);
 8001a52:	4806      	ldr	r0, [pc, #24]	; (8001a6c <fopen_folder_and_file+0x24>)
 8001a54:	f012 f8d4 	bl	8013c00 <f_chdir>

	f_open(&fil, filepath, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8001a58:	2213      	movs	r2, #19
 8001a5a:	4905      	ldr	r1, [pc, #20]	; (8001a70 <fopen_folder_and_file+0x28>)
 8001a5c:	4805      	ldr	r0, [pc, #20]	; (8001a74 <fopen_folder_and_file+0x2c>)
 8001a5e:	f011 fb63 	bl	8013128 <f_open>

	f_chdir("..");
 8001a62:	4805      	ldr	r0, [pc, #20]	; (8001a78 <fopen_folder_and_file+0x30>)
 8001a64:	f012 f8cc 	bl	8013c00 <f_chdir>


}
 8001a68:	bf00      	nop
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	2004931c 	.word	0x2004931c
 8001a70:	200481dc 	.word	0x200481dc
 8001a74:	200494ac 	.word	0x200494ac
 8001a78:	08018a0c 	.word	0x08018a0c

08001a7c <bufclear>:
//* 役割　：　バッファをクリア
//* 引数　：　void:
//* 戻り値：　void:
//* 備考 : なし
//************************************************************************/
void bufclear(void){
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
	for(int i = 0; i < BUFF_SIZE; i++){
 8001a82:	2300      	movs	r3, #0
 8001a84:	607b      	str	r3, [r7, #4]
 8001a86:	e007      	b.n	8001a98 <bufclear+0x1c>
		buffer[i] = '\0';
 8001a88:	4a08      	ldr	r2, [pc, #32]	; (8001aac <bufclear+0x30>)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	4413      	add	r3, r2
 8001a8e:	2200      	movs	r2, #0
 8001a90:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < BUFF_SIZE; i++){
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	3301      	adds	r3, #1
 8001a96:	607b      	str	r3, [r7, #4]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2b7f      	cmp	r3, #127	; 0x7f
 8001a9c:	ddf4      	ble.n	8001a88 <bufclear+0xc>
	}
}
 8001a9e:	bf00      	nop
 8001aa0:	370c      	adds	r7, #12
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	2004941c 	.word	0x2004941c

08001ab0 <read_byte>:
#include "ICM_20648.h"

volatile int16_t xa, ya, za; // 加速度(16bitデータ)
volatile int16_t xg, yg, zg;	// 角加速度(16bitデータ)

uint8_t read_byte( uint8_t reg ) {
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 8001aba:	79fb      	ldrb	r3, [r7, #7]
 8001abc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001aca:	480e      	ldr	r0, [pc, #56]	; (8001b04 <read_byte+0x54>)
 8001acc:	f009 fb12 	bl	800b0f4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 8001ad0:	f107 010f 	add.w	r1, r7, #15
 8001ad4:	2364      	movs	r3, #100	; 0x64
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	480b      	ldr	r0, [pc, #44]	; (8001b08 <read_byte+0x58>)
 8001ada:	f00c fcd3 	bl	800e484 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,&val,1,100);
 8001ade:	f107 010e 	add.w	r1, r7, #14
 8001ae2:	2364      	movs	r3, #100	; 0x64
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	4808      	ldr	r0, [pc, #32]	; (8001b08 <read_byte+0x58>)
 8001ae8:	f00c fe00 	bl	800e6ec <HAL_SPI_Receive>
	CS_SET;
 8001aec:	2201      	movs	r2, #1
 8001aee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001af2:	4804      	ldr	r0, [pc, #16]	; (8001b04 <read_byte+0x54>)
 8001af4:	f009 fafe 	bl	800b0f4 <HAL_GPIO_WritePin>

	return val;
 8001af8:	7bbb      	ldrb	r3, [r7, #14]
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3710      	adds	r7, #16
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40020400 	.word	0x40020400
 8001b08:	2004a548 	.word	0x2004a548

08001b0c <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b084      	sub	sp, #16
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	4603      	mov	r3, r0
 8001b14:	460a      	mov	r2, r1
 8001b16:	71fb      	strb	r3, [r7, #7]
 8001b18:	4613      	mov	r3, r2
 8001b1a:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8001b1c:	79fb      	ldrb	r3, [r7, #7]
 8001b1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001b22:	b2db      	uxtb	r3, r3
 8001b24:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 8001b26:	2200      	movs	r2, #0
 8001b28:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b2c:	480c      	ldr	r0, [pc, #48]	; (8001b60 <write_byte+0x54>)
 8001b2e:	f009 fae1 	bl	800b0f4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 8001b32:	f107 010f 	add.w	r1, r7, #15
 8001b36:	2364      	movs	r3, #100	; 0x64
 8001b38:	2201      	movs	r2, #1
 8001b3a:	480a      	ldr	r0, [pc, #40]	; (8001b64 <write_byte+0x58>)
 8001b3c:	f00c fca2 	bl	800e484 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&val,1,100);
 8001b40:	1db9      	adds	r1, r7, #6
 8001b42:	2364      	movs	r3, #100	; 0x64
 8001b44:	2201      	movs	r2, #1
 8001b46:	4807      	ldr	r0, [pc, #28]	; (8001b64 <write_byte+0x58>)
 8001b48:	f00c fc9c 	bl	800e484 <HAL_SPI_Transmit>
	CS_SET;
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b52:	4803      	ldr	r0, [pc, #12]	; (8001b60 <write_byte+0x54>)
 8001b54:	f009 face 	bl	800b0f4 <HAL_GPIO_WritePin>
}
 8001b58:	bf00      	nop
 8001b5a:	3710      	adds	r7, #16
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	40020400 	.word	0x40020400
 8001b64:	2004a548 	.word	0x2004a548

08001b68 <IMU_init>:

uint16_t IMU_init() {
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
	uint8_t who_am_i;
	uint16_t ret = 0;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	80fb      	strh	r3, [r7, #6]

	who_am_i = read_byte(0x00);	//IMU動作確認　0xE0が送られてくればおｋ
 8001b72:	2000      	movs	r0, #0
 8001b74:	f7ff ff9c 	bl	8001ab0 <read_byte>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	717b      	strb	r3, [r7, #5]
	if ( who_am_i == 0xE0 ) {
 8001b7c:	797b      	ldrb	r3, [r7, #5]
 8001b7e:	2be0      	cmp	r3, #224	; 0xe0
 8001b80:	d119      	bne.n	8001bb6 <IMU_init+0x4e>
		ret = 1;
 8001b82:	2301      	movs	r3, #1
 8001b84:	80fb      	strh	r3, [r7, #6]
		write_byte(0x06,0x01);	//PWR_MGMT_1	スリープﾓｰﾄﾞ解除
 8001b86:	2101      	movs	r1, #1
 8001b88:	2006      	movs	r0, #6
 8001b8a:	f7ff ffbf 	bl	8001b0c <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	諸々機能無効　SPIonly
 8001b8e:	2110      	movs	r1, #16
 8001b90:	2003      	movs	r0, #3
 8001b92:	f7ff ffbb 	bl	8001b0c <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 8001b96:	2120      	movs	r1, #32
 8001b98:	207f      	movs	r0, #127	; 0x7f
 8001b9a:	f7ff ffb7 	bl	8001b0c <write_byte>
		write_byte(0x01,0x06);	//レンジ±2000dps
 8001b9e:	2106      	movs	r1, #6
 8001ba0:	2001      	movs	r0, #1
 8001ba2:	f7ff ffb3 	bl	8001b0c <write_byte>
		//2:1 GYRO_FS_SEL[1:0] 00:±250	01:±500 10:±1000 11:±2000
		write_byte(0x14,0x06);	//レンジ±16g
 8001ba6:	2106      	movs	r1, #6
 8001ba8:	2014      	movs	r0, #20
 8001baa:	f7ff ffaf 	bl	8001b0c <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:±2	01:±4 10:±8 11:±16
		write_byte(0x7F,0x00);	//USER_BANK0
 8001bae:	2100      	movs	r1, #0
 8001bb0:	207f      	movs	r0, #127	; 0x7f
 8001bb2:	f7ff ffab 	bl	8001b0c <write_byte>
	}
	return ret;
 8001bb6:	88fb      	ldrh	r3, [r7, #6]
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	3708      	adds	r7, #8
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}

08001bc0 <read_gyro_data>:

void read_gyro_data() {
 8001bc0:	b598      	push	{r3, r4, r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 8001bc4:	2033      	movs	r0, #51	; 0x33
 8001bc6:	f7ff ff73 	bl	8001ab0 <read_byte>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	021b      	lsls	r3, r3, #8
 8001bce:	b21c      	sxth	r4, r3
 8001bd0:	2034      	movs	r0, #52	; 0x34
 8001bd2:	f7ff ff6d 	bl	8001ab0 <read_byte>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	b21b      	sxth	r3, r3
 8001bda:	4323      	orrs	r3, r4
 8001bdc:	b21a      	sxth	r2, r3
 8001bde:	4b11      	ldr	r3, [pc, #68]	; (8001c24 <read_gyro_data+0x64>)
 8001be0:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 8001be2:	2035      	movs	r0, #53	; 0x35
 8001be4:	f7ff ff64 	bl	8001ab0 <read_byte>
 8001be8:	4603      	mov	r3, r0
 8001bea:	021b      	lsls	r3, r3, #8
 8001bec:	b21c      	sxth	r4, r3
 8001bee:	2036      	movs	r0, #54	; 0x36
 8001bf0:	f7ff ff5e 	bl	8001ab0 <read_byte>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	b21b      	sxth	r3, r3
 8001bf8:	4323      	orrs	r3, r4
 8001bfa:	b21a      	sxth	r2, r3
 8001bfc:	4b0a      	ldr	r3, [pc, #40]	; (8001c28 <read_gyro_data+0x68>)
 8001bfe:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 8001c00:	2037      	movs	r0, #55	; 0x37
 8001c02:	f7ff ff55 	bl	8001ab0 <read_byte>
 8001c06:	4603      	mov	r3, r0
 8001c08:	021b      	lsls	r3, r3, #8
 8001c0a:	b21c      	sxth	r4, r3
 8001c0c:	2038      	movs	r0, #56	; 0x38
 8001c0e:	f7ff ff4f 	bl	8001ab0 <read_byte>
 8001c12:	4603      	mov	r3, r0
 8001c14:	b21b      	sxth	r3, r3
 8001c16:	4323      	orrs	r3, r4
 8001c18:	b21a      	sxth	r2, r3
 8001c1a:	4b04      	ldr	r3, [pc, #16]	; (8001c2c <read_gyro_data+0x6c>)
 8001c1c:	801a      	strh	r2, [r3, #0]
}
 8001c1e:	bf00      	nop
 8001c20:	bd98      	pop	{r3, r4, r7, pc}
 8001c22:	bf00      	nop
 8001c24:	2004a4e4 	.word	0x2004a4e4
 8001c28:	2004a4e2 	.word	0x2004a4e2
 8001c2c:	2004a4dc 	.word	0x2004a4dc

08001c30 <_ZN3IMUC1Ev>:

#define PI 3.1415926535

float mon_zg;

IMU::IMU() : xa_(0), ya_(0), za_(0), xg_(0), yg_(0), zg_(0), offset_(0)
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	801a      	strh	r2, [r3, #0]
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2200      	movs	r2, #0
 8001c42:	805a      	strh	r2, [r3, #2]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2200      	movs	r2, #0
 8001c48:	809a      	strh	r2, [r3, #4]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	80da      	strh	r2, [r3, #6]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2200      	movs	r2, #0
 8001c54:	811a      	strh	r2, [r3, #8]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2200      	movs	r2, #0
 8001c5a:	815a      	strh	r2, [r3, #10]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	f04f 0200 	mov.w	r2, #0
 8001c62:	60da      	str	r2, [r3, #12]
{

}
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	4618      	mov	r0, r3
 8001c68:	370c      	adds	r7, #12
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr
	...

08001c74 <_ZN3IMU4initEv>:

void IMU::init()
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b084      	sub	sp, #16
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
	uint16_t who_i_am;
	who_i_am = IMU_init();
 8001c7c:	f7ff ff74 	bl	8001b68 <IMU_init>
 8001c80:	4603      	mov	r3, r0
 8001c82:	81fb      	strh	r3, [r7, #14]
	//printf("who i am: %d\n", who_i_am);

	lcd_clear();
 8001c84:	f7ff fa0c 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001c88:	2100      	movs	r1, #0
 8001c8a:	2000      	movs	r0, #0
 8001c8c:	f7ff fa18 	bl	80010c0 <lcd_locate>
	lcd_printf("IMUstatus");
 8001c90:	4809      	ldr	r0, [pc, #36]	; (8001cb8 <_ZN3IMU4initEv+0x44>)
 8001c92:	f7ff fa3f 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001c96:	2101      	movs	r1, #1
 8001c98:	2000      	movs	r0, #0
 8001c9a:	f7ff fa11 	bl	80010c0 <lcd_locate>
	lcd_printf("%d", who_i_am);
 8001c9e:	89fb      	ldrh	r3, [r7, #14]
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	4806      	ldr	r0, [pc, #24]	; (8001cbc <_ZN3IMU4initEv+0x48>)
 8001ca4:	f7ff fa36 	bl	8001114 <lcd_printf>

	HAL_Delay(500);
 8001ca8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001cac:	f007 ff8c 	bl	8009bc8 <HAL_Delay>

}
 8001cb0:	bf00      	nop
 8001cb2:	3710      	adds	r7, #16
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	08018a1c 	.word	0x08018a1c
 8001cbc:	08018a28 	.word	0x08018a28

08001cc0 <_ZN3IMU12updateValuesEv>:
	if(array_idx >= STORE_NUM) array_idx = 0;

}
*/
void IMU::updateValues()
{
 8001cc0:	b5b0      	push	{r4, r5, r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
	read_gyro_data();
 8001cc8:	f7ff ff7a 	bl	8001bc0 <read_gyro_data>
	//read_accel_data();

	//xa_ = xa;
	//ya_ = ya;
	//za_ = za;
	xg_ = xg;
 8001ccc:	4b24      	ldr	r3, [pc, #144]	; (8001d60 <_ZN3IMU12updateValuesEv+0xa0>)
 8001cce:	881b      	ldrh	r3, [r3, #0]
 8001cd0:	b21a      	sxth	r2, r3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	80da      	strh	r2, [r3, #6]
	yg_ = yg;
 8001cd6:	4b23      	ldr	r3, [pc, #140]	; (8001d64 <_ZN3IMU12updateValuesEv+0xa4>)
 8001cd8:	881b      	ldrh	r3, [r3, #0]
 8001cda:	b21a      	sxth	r2, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	811a      	strh	r2, [r3, #8]
	zg_ = zg;
 8001ce0:	4b21      	ldr	r3, [pc, #132]	; (8001d68 <_ZN3IMU12updateValuesEv+0xa8>)
 8001ce2:	881b      	ldrh	r3, [r3, #0]
 8001ce4:	b21a      	sxth	r2, r3
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	815a      	strh	r2, [r3, #10]

	static int16_t pre_zg;
	zg_ = ((R_IMU)*(zg_) + (1.0 - (R_IMU))* (pre_zg)); // lowpath filter
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7fe fc2f 	bl	8000554 <__aeabi_i2d>
 8001cf6:	a316      	add	r3, pc, #88	; (adr r3, 8001d50 <_ZN3IMU12updateValuesEv+0x90>)
 8001cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cfc:	f7fe fc94 	bl	8000628 <__aeabi_dmul>
 8001d00:	4603      	mov	r3, r0
 8001d02:	460c      	mov	r4, r1
 8001d04:	4625      	mov	r5, r4
 8001d06:	461c      	mov	r4, r3
 8001d08:	4b18      	ldr	r3, [pc, #96]	; (8001d6c <_ZN3IMU12updateValuesEv+0xac>)
 8001d0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7fe fc20 	bl	8000554 <__aeabi_i2d>
 8001d14:	a310      	add	r3, pc, #64	; (adr r3, 8001d58 <_ZN3IMU12updateValuesEv+0x98>)
 8001d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d1a:	f7fe fc85 	bl	8000628 <__aeabi_dmul>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	460b      	mov	r3, r1
 8001d22:	4620      	mov	r0, r4
 8001d24:	4629      	mov	r1, r5
 8001d26:	f7fe fac9 	bl	80002bc <__adddf3>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	460c      	mov	r4, r1
 8001d2e:	4618      	mov	r0, r3
 8001d30:	4621      	mov	r1, r4
 8001d32:	f7fe ff29 	bl	8000b88 <__aeabi_d2iz>
 8001d36:	4603      	mov	r3, r0
 8001d38:	b21a      	sxth	r2, r3
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	815a      	strh	r2, [r3, #10]

	pre_zg = zg_;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001d44:	4b09      	ldr	r3, [pc, #36]	; (8001d6c <_ZN3IMU12updateValuesEv+0xac>)
 8001d46:	801a      	strh	r2, [r3, #0]
	zg_ = temp_val[2];
	mon_zg_ = zg_;
	*/


}
 8001d48:	bf00      	nop
 8001d4a:	3708      	adds	r7, #8
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bdb0      	pop	{r4, r5, r7, pc}
 8001d50:	47ae147b 	.word	0x47ae147b
 8001d54:	3f847ae1 	.word	0x3f847ae1
 8001d58:	7ae147ae 	.word	0x7ae147ae
 8001d5c:	3fefae14 	.word	0x3fefae14
 8001d60:	2004a4e4 	.word	0x2004a4e4
 8001d64:	2004a4e2 	.word	0x2004a4e2
 8001d68:	2004a4dc 	.word	0x2004a4dc
 8001d6c:	200001fc 	.word	0x200001fc

08001d70 <_ZN3IMU8getOmegaEv>:

float IMU::getOmega()
{
 8001d70:	b5b0      	push	{r4, r5, r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
	float corrected_zg = float(zg_) - offset_;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001d7e:	ee07 3a90 	vmov	s15, r3
 8001d82:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d90:	edc7 7a03 	vstr	s15, [r7, #12]
	float omega = -(corrected_zg / 16.4) * PI / 180;
 8001d94:	68f8      	ldr	r0, [r7, #12]
 8001d96:	f7fe fbef 	bl	8000578 <__aeabi_f2d>
 8001d9a:	a316      	add	r3, pc, #88	; (adr r3, 8001df4 <_ZN3IMU8getOmegaEv+0x84>)
 8001d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da0:	f7fe fd6c 	bl	800087c <__aeabi_ddiv>
 8001da4:	4602      	mov	r2, r0
 8001da6:	460b      	mov	r3, r1
 8001da8:	4614      	mov	r4, r2
 8001daa:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001dae:	a313      	add	r3, pc, #76	; (adr r3, 8001dfc <_ZN3IMU8getOmegaEv+0x8c>)
 8001db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db4:	4620      	mov	r0, r4
 8001db6:	4629      	mov	r1, r5
 8001db8:	f7fe fc36 	bl	8000628 <__aeabi_dmul>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	460c      	mov	r4, r1
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	4621      	mov	r1, r4
 8001dc4:	f04f 0200 	mov.w	r2, #0
 8001dc8:	4b09      	ldr	r3, [pc, #36]	; (8001df0 <_ZN3IMU8getOmegaEv+0x80>)
 8001dca:	f7fe fd57 	bl	800087c <__aeabi_ddiv>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	460c      	mov	r4, r1
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	4621      	mov	r1, r4
 8001dd6:	f7fe ff1f 	bl	8000c18 <__aeabi_d2f>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	60bb      	str	r3, [r7, #8]

	return omega;
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	ee07 3a90 	vmov	s15, r3
}
 8001de4:	eeb0 0a67 	vmov.f32	s0, s15
 8001de8:	3710      	adds	r7, #16
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bdb0      	pop	{r4, r5, r7, pc}
 8001dee:	bf00      	nop
 8001df0:	40668000 	.word	0x40668000
 8001df4:	66666666 	.word	0x66666666
 8001df8:	40306666 	.word	0x40306666
 8001dfc:	54411744 	.word	0x54411744
 8001e00:	400921fb 	.word	0x400921fb

08001e04 <_ZN3IMU11calibrationEv>:

void IMU::calibration()
{
 8001e04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e06:	b08b      	sub	sp, #44	; 0x2c
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
	float sum;
	for(const auto &v : zg_vals){
		sum += v;
	}

	offset_ = sum / num;
 8001e0c:	466b      	mov	r3, sp
 8001e0e:	461e      	mov	r6, r3
	HAL_Delay(800);
 8001e10:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001e14:	f007 fed8 	bl	8009bc8 <HAL_Delay>
	lcd_clear();
 8001e18:	f7ff f942 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001e1c:	2100      	movs	r1, #0
 8001e1e:	2000      	movs	r0, #0
 8001e20:	f7ff f94e 	bl	80010c0 <lcd_locate>
	lcd_printf("IMU     ");
 8001e24:	4840      	ldr	r0, [pc, #256]	; (8001f28 <_ZN3IMU11calibrationEv+0x124>)
 8001e26:	f7ff f975 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001e2a:	2101      	movs	r1, #1
 8001e2c:	2000      	movs	r0, #0
 8001e2e:	f7ff f947 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 8001e32:	483e      	ldr	r0, [pc, #248]	; (8001f2c <_ZN3IMU11calibrationEv+0x128>)
 8001e34:	f7ff f96e 	bl	8001114 <lcd_printf>
	int16_t num = 2000;
 8001e38:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001e3c:	83bb      	strh	r3, [r7, #28]
	float zg_vals[num];
 8001e3e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001e42:	1e5d      	subs	r5, r3, #1
 8001e44:	61bd      	str	r5, [r7, #24]
 8001e46:	462b      	mov	r3, r5
 8001e48:	3301      	adds	r3, #1
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	f04f 0200 	mov.w	r2, #0
 8001e50:	f04f 0300 	mov.w	r3, #0
 8001e54:	f04f 0400 	mov.w	r4, #0
 8001e58:	0154      	lsls	r4, r2, #5
 8001e5a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001e5e:	014b      	lsls	r3, r1, #5
 8001e60:	462b      	mov	r3, r5
 8001e62:	3301      	adds	r3, #1
 8001e64:	4619      	mov	r1, r3
 8001e66:	f04f 0200 	mov.w	r2, #0
 8001e6a:	f04f 0300 	mov.w	r3, #0
 8001e6e:	f04f 0400 	mov.w	r4, #0
 8001e72:	0154      	lsls	r4, r2, #5
 8001e74:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001e78:	014b      	lsls	r3, r1, #5
 8001e7a:	462b      	mov	r3, r5
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	3303      	adds	r3, #3
 8001e82:	3307      	adds	r3, #7
 8001e84:	08db      	lsrs	r3, r3, #3
 8001e86:	00db      	lsls	r3, r3, #3
 8001e88:	ebad 0d03 	sub.w	sp, sp, r3
 8001e8c:	466b      	mov	r3, sp
 8001e8e:	3303      	adds	r3, #3
 8001e90:	089b      	lsrs	r3, r3, #2
 8001e92:	009b      	lsls	r3, r3, #2
 8001e94:	617b      	str	r3, [r7, #20]
	for(uint16_t i = 0; i < num; i++){
 8001e96:	2300      	movs	r3, #0
 8001e98:	83fb      	strh	r3, [r7, #30]
 8001e9a:	8bfa      	ldrh	r2, [r7, #30]
 8001e9c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	da13      	bge.n	8001ecc <_ZN3IMU11calibrationEv+0xc8>
		zg_vals[i] = float(zg_);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001eaa:	8bfb      	ldrh	r3, [r7, #30]
 8001eac:	ee07 2a90 	vmov	s15, r2
 8001eb0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001eb4:	697a      	ldr	r2, [r7, #20]
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	4413      	add	r3, r2
 8001eba:	edc3 7a00 	vstr	s15, [r3]
		HAL_Delay(1);
 8001ebe:	2001      	movs	r0, #1
 8001ec0:	f007 fe82 	bl	8009bc8 <HAL_Delay>
	for(uint16_t i = 0; i < num; i++){
 8001ec4:	8bfb      	ldrh	r3, [r7, #30]
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	83fb      	strh	r3, [r7, #30]
 8001eca:	e7e6      	b.n	8001e9a <_ZN3IMU11calibrationEv+0x96>
	for(const auto &v : zg_vals){
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	627b      	str	r3, [r7, #36]	; 0x24
 8001ed0:	697a      	ldr	r2, [r7, #20]
 8001ed2:	462b      	mov	r3, r5
 8001ed4:	3301      	adds	r3, #1
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	4413      	add	r3, r2
 8001eda:	613b      	str	r3, [r7, #16]
 8001edc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d00e      	beq.n	8001f02 <_ZN3IMU11calibrationEv+0xfe>
 8001ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee6:	60fb      	str	r3, [r7, #12]
		sum += v;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	edd3 7a00 	vldr	s15, [r3]
 8001eee:	ed97 7a08 	vldr	s14, [r7, #32]
 8001ef2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ef6:	edc7 7a08 	vstr	s15, [r7, #32]
	for(const auto &v : zg_vals){
 8001efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001efc:	3304      	adds	r3, #4
 8001efe:	627b      	str	r3, [r7, #36]	; 0x24
 8001f00:	e7ec      	b.n	8001edc <_ZN3IMU11calibrationEv+0xd8>
	offset_ = sum / num;
 8001f02:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001f06:	ee07 3a90 	vmov	s15, r3
 8001f0a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f0e:	edd7 6a08 	vldr	s13, [r7, #32]
 8001f12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	edc3 7a03 	vstr	s15, [r3, #12]
 8001f1c:	46b5      	mov	sp, r6
}
 8001f1e:	bf00      	nop
 8001f20:	372c      	adds	r7, #44	; 0x2c
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f26:	bf00      	nop
 8001f28:	08018a2c 	.word	0x08018a2c
 8001f2c:	08018a38 	.word	0x08018a38

08001f30 <INA260_read>:

#include "INA260.h"

//#define SLAVEADRESS1 (0x44<<1)

unsigned short INA260_read(uint8_t pointer_byte, uint8_t slave_adress) {
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b086      	sub	sp, #24
 8001f34:	af02      	add	r7, sp, #8
 8001f36:	4603      	mov	r3, r0
 8001f38:	460a      	mov	r2, r1
 8001f3a:	71fb      	strb	r3, [r7, #7]
 8001f3c:	4613      	mov	r3, r2
 8001f3e:	71bb      	strb	r3, [r7, #6]
	uint8_t Rxdata[2];
	unsigned short val;
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, &pointer_byte, 1, 100);
 8001f40:	79bb      	ldrb	r3, [r7, #6]
 8001f42:	b299      	uxth	r1, r3
 8001f44:	1dfa      	adds	r2, r7, #7
 8001f46:	2364      	movs	r3, #100	; 0x64
 8001f48:	9300      	str	r3, [sp, #0]
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	480c      	ldr	r0, [pc, #48]	; (8001f80 <INA260_read+0x50>)
 8001f4e:	f009 fa3b 	bl	800b3c8 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, slave_adress, Rxdata, 2, 100);
 8001f52:	79bb      	ldrb	r3, [r7, #6]
 8001f54:	b299      	uxth	r1, r3
 8001f56:	f107 020c 	add.w	r2, r7, #12
 8001f5a:	2364      	movs	r3, #100	; 0x64
 8001f5c:	9300      	str	r3, [sp, #0]
 8001f5e:	2302      	movs	r3, #2
 8001f60:	4807      	ldr	r0, [pc, #28]	; (8001f80 <INA260_read+0x50>)
 8001f62:	f009 fb2f 	bl	800b5c4 <HAL_I2C_Master_Receive>
	val = ((unsigned short)Rxdata[0] << 8) | (unsigned short)Rxdata[1];
 8001f66:	7b3b      	ldrb	r3, [r7, #12]
 8001f68:	021b      	lsls	r3, r3, #8
 8001f6a:	b21a      	sxth	r2, r3
 8001f6c:	7b7b      	ldrb	r3, [r7, #13]
 8001f6e:	b21b      	sxth	r3, r3
 8001f70:	4313      	orrs	r3, r2
 8001f72:	b21b      	sxth	r3, r3
 8001f74:	81fb      	strh	r3, [r7, #14]
	return val;
 8001f76:	89fb      	ldrh	r3, [r7, #14]
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3710      	adds	r7, #16
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	2004a6fc 	.word	0x2004a6fc

08001f84 <INA260_write>:

void INA260_write(uint8_t pointer_byte , uint8_t data_msbyte , uint8_t data_lsbyte, uint8_t slave_adress) {
 8001f84:	b590      	push	{r4, r7, lr}
 8001f86:	b087      	sub	sp, #28
 8001f88:	af02      	add	r7, sp, #8
 8001f8a:	4604      	mov	r4, r0
 8001f8c:	4608      	mov	r0, r1
 8001f8e:	4611      	mov	r1, r2
 8001f90:	461a      	mov	r2, r3
 8001f92:	4623      	mov	r3, r4
 8001f94:	71fb      	strb	r3, [r7, #7]
 8001f96:	4603      	mov	r3, r0
 8001f98:	71bb      	strb	r3, [r7, #6]
 8001f9a:	460b      	mov	r3, r1
 8001f9c:	717b      	strb	r3, [r7, #5]
 8001f9e:	4613      	mov	r3, r2
 8001fa0:	713b      	strb	r3, [r7, #4]
	uint8_t Txcmd[3] = { pointer_byte , data_msbyte , data_lsbyte };
 8001fa2:	79fb      	ldrb	r3, [r7, #7]
 8001fa4:	733b      	strb	r3, [r7, #12]
 8001fa6:	79bb      	ldrb	r3, [r7, #6]
 8001fa8:	737b      	strb	r3, [r7, #13]
 8001faa:	797b      	ldrb	r3, [r7, #5]
 8001fac:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, Txcmd, 3, 100);
 8001fae:	793b      	ldrb	r3, [r7, #4]
 8001fb0:	b299      	uxth	r1, r3
 8001fb2:	f107 020c 	add.w	r2, r7, #12
 8001fb6:	2364      	movs	r3, #100	; 0x64
 8001fb8:	9300      	str	r3, [sp, #0]
 8001fba:	2303      	movs	r3, #3
 8001fbc:	4803      	ldr	r0, [pc, #12]	; (8001fcc <INA260_write+0x48>)
 8001fbe:	f009 fa03 	bl	800b3c8 <HAL_I2C_Master_Transmit>
}
 8001fc2:	bf00      	nop
 8001fc4:	3714      	adds	r7, #20
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd90      	pop	{r4, r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	2004a6fc 	.word	0x2004a6fc

08001fd0 <setConfig>:

void setConfig(uint8_t msbyte , uint8_t lsbyte, uint8_t slave_adress) {
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	71fb      	strb	r3, [r7, #7]
 8001fda:	460b      	mov	r3, r1
 8001fdc:	71bb      	strb	r3, [r7, #6]
 8001fde:	4613      	mov	r3, r2
 8001fe0:	717b      	strb	r3, [r7, #5]
	INA260_write(0x00 , msbyte , lsbyte, slave_adress);
 8001fe2:	797b      	ldrb	r3, [r7, #5]
 8001fe4:	79ba      	ldrb	r2, [r7, #6]
 8001fe6:	79f9      	ldrb	r1, [r7, #7]
 8001fe8:	2000      	movs	r0, #0
 8001fea:	f7ff ffcb 	bl	8001f84 <INA260_write>
}
 8001fee:	bf00      	nop
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}

08001ff6 <INA260_init>:

void INA260_init(uint8_t slave_adress) {
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	b082      	sub	sp, #8
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	71fb      	strb	r3, [r7, #7]
	setConfig(0x00,0xDF, slave_adress);//AVG=1,BusVoltageConversionTime=588u,ShuntCurrentConversionTime=588u,mode=BusVoltageContinuous
 8002000:	79fb      	ldrb	r3, [r7, #7]
 8002002:	461a      	mov	r2, r3
 8002004:	21df      	movs	r1, #223	; 0xdf
 8002006:	2000      	movs	r0, #0
 8002008:	f7ff ffe2 	bl	8001fd0 <setConfig>
}
 800200c:	bf00      	nop
 800200e:	3708      	adds	r7, #8
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}

08002014 <_ZN8JoyStickC1Ev>:
 */

#include "Joystick.hpp"
//#include "stm32f4xx_hal.h"

JoyStick::JoyStick()
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
{

}
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	4618      	mov	r0, r3
 8002020:	370c      	adds	r7, #12
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
	...

0800202c <_ZN8JoyStick8getValueEv>:

uint16_t JoyStick::getValue()
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8002034:	2300      	movs	r3, #0
 8002036:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_10)) ret_value |= 0x01;
 8002038:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800203c:	482a      	ldr	r0, [pc, #168]	; (80020e8 <_ZN8JoyStick8getValueEv+0xbc>)
 800203e:	f009 f841 	bl	800b0c4 <HAL_GPIO_ReadPin>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	bf0c      	ite	eq
 8002048:	2301      	moveq	r3, #1
 800204a:	2300      	movne	r3, #0
 800204c:	b2db      	uxtb	r3, r3
 800204e:	2b00      	cmp	r3, #0
 8002050:	d003      	beq.n	800205a <_ZN8JoyStick8getValueEv+0x2e>
 8002052:	89fb      	ldrh	r3, [r7, #14]
 8002054:	f043 0301 	orr.w	r3, r3, #1
 8002058:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_0)) ret_value |= 0x02;
 800205a:	2101      	movs	r1, #1
 800205c:	4823      	ldr	r0, [pc, #140]	; (80020ec <_ZN8JoyStick8getValueEv+0xc0>)
 800205e:	f009 f831 	bl	800b0c4 <HAL_GPIO_ReadPin>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	bf0c      	ite	eq
 8002068:	2301      	moveq	r3, #1
 800206a:	2300      	movne	r3, #0
 800206c:	b2db      	uxtb	r3, r3
 800206e:	2b00      	cmp	r3, #0
 8002070:	d003      	beq.n	800207a <_ZN8JoyStick8getValueEv+0x4e>
 8002072:	89fb      	ldrh	r3, [r7, #14]
 8002074:	f043 0302 	orr.w	r3, r3, #2
 8002078:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_8)) ret_value |= 0x04;
 800207a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800207e:	481a      	ldr	r0, [pc, #104]	; (80020e8 <_ZN8JoyStick8getValueEv+0xbc>)
 8002080:	f009 f820 	bl	800b0c4 <HAL_GPIO_ReadPin>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	bf0c      	ite	eq
 800208a:	2301      	moveq	r3, #1
 800208c:	2300      	movne	r3, #0
 800208e:	b2db      	uxtb	r3, r3
 8002090:	2b00      	cmp	r3, #0
 8002092:	d003      	beq.n	800209c <_ZN8JoyStick8getValueEv+0x70>
 8002094:	89fb      	ldrh	r3, [r7, #14]
 8002096:	f043 0304 	orr.w	r3, r3, #4
 800209a:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)) ret_value |= 0x08;
 800209c:	2104      	movs	r1, #4
 800209e:	4814      	ldr	r0, [pc, #80]	; (80020f0 <_ZN8JoyStick8getValueEv+0xc4>)
 80020a0:	f009 f810 	bl	800b0c4 <HAL_GPIO_ReadPin>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	bf0c      	ite	eq
 80020aa:	2301      	moveq	r3, #1
 80020ac:	2300      	movne	r3, #0
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d003      	beq.n	80020bc <_ZN8JoyStick8getValueEv+0x90>
 80020b4:	89fb      	ldrh	r3, [r7, #14]
 80020b6:	f043 0308 	orr.w	r3, r3, #8
 80020ba:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_7)) ret_value |= 0x10;
 80020bc:	2180      	movs	r1, #128	; 0x80
 80020be:	480a      	ldr	r0, [pc, #40]	; (80020e8 <_ZN8JoyStick8getValueEv+0xbc>)
 80020c0:	f009 f800 	bl	800b0c4 <HAL_GPIO_ReadPin>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	bf0c      	ite	eq
 80020ca:	2301      	moveq	r3, #1
 80020cc:	2300      	movne	r3, #0
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d003      	beq.n	80020dc <_ZN8JoyStick8getValueEv+0xb0>
 80020d4:	89fb      	ldrh	r3, [r7, #14]
 80020d6:	f043 0310 	orr.w	r3, r3, #16
 80020da:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 80020dc:	89fb      	ldrh	r3, [r7, #14]
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3710      	adds	r7, #16
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	40021000 	.word	0x40021000
 80020ec:	40020c00 	.word	0x40020c00
 80020f0:	40020400 	.word	0x40020400

080020f4 <_ZN3LED9fullColorEc>:
 */

#include "LED.hpp"

void LED::fullColor(char color)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	460b      	mov	r3, r1
 80020fe:	70fb      	strb	r3, [r7, #3]
	if(color == 'R'){
 8002100:	78fb      	ldrb	r3, [r7, #3]
 8002102:	2b52      	cmp	r3, #82	; 0x52
 8002104:	d112      	bne.n	800212c <_ZN3LED9fullColorEc+0x38>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002106:	2200      	movs	r2, #0
 8002108:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800210c:	4856      	ldr	r0, [pc, #344]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 800210e:	f008 fff1 	bl	800b0f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8002112:	2201      	movs	r2, #1
 8002114:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002118:	4853      	ldr	r0, [pc, #332]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 800211a:	f008 ffeb 	bl	800b0f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800211e:	2201      	movs	r2, #1
 8002120:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002124:	4850      	ldr	r0, [pc, #320]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 8002126:	f008 ffe5 	bl	800b0f4 <HAL_GPIO_WritePin>
	else if(color == '~'){
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
	}
}
 800212a:	e098      	b.n	800225e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'G'){
 800212c:	78fb      	ldrb	r3, [r7, #3]
 800212e:	2b47      	cmp	r3, #71	; 0x47
 8002130:	d112      	bne.n	8002158 <_ZN3LED9fullColorEc+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8002132:	2201      	movs	r2, #1
 8002134:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002138:	484b      	ldr	r0, [pc, #300]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 800213a:	f008 ffdb 	bl	800b0f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800213e:	2200      	movs	r2, #0
 8002140:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002144:	4848      	ldr	r0, [pc, #288]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 8002146:	f008 ffd5 	bl	800b0f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800214a:	2201      	movs	r2, #1
 800214c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002150:	4845      	ldr	r0, [pc, #276]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 8002152:	f008 ffcf 	bl	800b0f4 <HAL_GPIO_WritePin>
}
 8002156:	e082      	b.n	800225e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'B'){
 8002158:	78fb      	ldrb	r3, [r7, #3]
 800215a:	2b42      	cmp	r3, #66	; 0x42
 800215c:	d112      	bne.n	8002184 <_ZN3LED9fullColorEc+0x90>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800215e:	2201      	movs	r2, #1
 8002160:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002164:	4840      	ldr	r0, [pc, #256]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 8002166:	f008 ffc5 	bl	800b0f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800216a:	2201      	movs	r2, #1
 800216c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002170:	483d      	ldr	r0, [pc, #244]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 8002172:	f008 ffbf 	bl	800b0f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8002176:	2200      	movs	r2, #0
 8002178:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800217c:	483a      	ldr	r0, [pc, #232]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 800217e:	f008 ffb9 	bl	800b0f4 <HAL_GPIO_WritePin>
}
 8002182:	e06c      	b.n	800225e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'C'){
 8002184:	78fb      	ldrb	r3, [r7, #3]
 8002186:	2b43      	cmp	r3, #67	; 0x43
 8002188:	d112      	bne.n	80021b0 <_ZN3LED9fullColorEc+0xbc>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800218a:	2201      	movs	r2, #1
 800218c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002190:	4835      	ldr	r0, [pc, #212]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 8002192:	f008 ffaf 	bl	800b0f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8002196:	2200      	movs	r2, #0
 8002198:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800219c:	4832      	ldr	r0, [pc, #200]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 800219e:	f008 ffa9 	bl	800b0f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80021a2:	2200      	movs	r2, #0
 80021a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021a8:	482f      	ldr	r0, [pc, #188]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 80021aa:	f008 ffa3 	bl	800b0f4 <HAL_GPIO_WritePin>
}
 80021ae:	e056      	b.n	800225e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'M'){
 80021b0:	78fb      	ldrb	r3, [r7, #3]
 80021b2:	2b4d      	cmp	r3, #77	; 0x4d
 80021b4:	d112      	bne.n	80021dc <_ZN3LED9fullColorEc+0xe8>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80021b6:	2200      	movs	r2, #0
 80021b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021bc:	482a      	ldr	r0, [pc, #168]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 80021be:	f008 ff99 	bl	800b0f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80021c2:	2201      	movs	r2, #1
 80021c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021c8:	4827      	ldr	r0, [pc, #156]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 80021ca:	f008 ff93 	bl	800b0f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80021ce:	2200      	movs	r2, #0
 80021d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021d4:	4824      	ldr	r0, [pc, #144]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 80021d6:	f008 ff8d 	bl	800b0f4 <HAL_GPIO_WritePin>
}
 80021da:	e040      	b.n	800225e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'Y'){
 80021dc:	78fb      	ldrb	r3, [r7, #3]
 80021de:	2b59      	cmp	r3, #89	; 0x59
 80021e0:	d112      	bne.n	8002208 <_ZN3LED9fullColorEc+0x114>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80021e2:	2200      	movs	r2, #0
 80021e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021e8:	481f      	ldr	r0, [pc, #124]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 80021ea:	f008 ff83 	bl	800b0f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80021ee:	2200      	movs	r2, #0
 80021f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021f4:	481c      	ldr	r0, [pc, #112]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 80021f6:	f008 ff7d 	bl	800b0f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80021fa:	2201      	movs	r2, #1
 80021fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002200:	4819      	ldr	r0, [pc, #100]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 8002202:	f008 ff77 	bl	800b0f4 <HAL_GPIO_WritePin>
}
 8002206:	e02a      	b.n	800225e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'W'){
 8002208:	78fb      	ldrb	r3, [r7, #3]
 800220a:	2b57      	cmp	r3, #87	; 0x57
 800220c:	d112      	bne.n	8002234 <_ZN3LED9fullColorEc+0x140>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800220e:	2200      	movs	r2, #0
 8002210:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002214:	4814      	ldr	r0, [pc, #80]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 8002216:	f008 ff6d 	bl	800b0f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800221a:	2200      	movs	r2, #0
 800221c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002220:	4811      	ldr	r0, [pc, #68]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 8002222:	f008 ff67 	bl	800b0f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8002226:	2200      	movs	r2, #0
 8002228:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800222c:	480e      	ldr	r0, [pc, #56]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 800222e:	f008 ff61 	bl	800b0f4 <HAL_GPIO_WritePin>
}
 8002232:	e014      	b.n	800225e <_ZN3LED9fullColorEc+0x16a>
	else if(color == '~'){
 8002234:	78fb      	ldrb	r3, [r7, #3]
 8002236:	2b7e      	cmp	r3, #126	; 0x7e
 8002238:	d111      	bne.n	800225e <_ZN3LED9fullColorEc+0x16a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800223a:	2201      	movs	r2, #1
 800223c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002240:	4809      	ldr	r0, [pc, #36]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 8002242:	f008 ff57 	bl	800b0f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8002246:	2201      	movs	r2, #1
 8002248:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800224c:	4806      	ldr	r0, [pc, #24]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 800224e:	f008 ff51 	bl	800b0f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8002252:	2201      	movs	r2, #1
 8002254:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002258:	4803      	ldr	r0, [pc, #12]	; (8002268 <_ZN3LED9fullColorEc+0x174>)
 800225a:	f008 ff4b 	bl	800b0f4 <HAL_GPIO_WritePin>
}
 800225e:	bf00      	nop
 8002260:	3708      	adds	r7, #8
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	40020000 	.word	0x40020000

0800226c <_ZN3LED2LREaa>:

void LED::LR(int8_t l_status, int8_t r_status)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	460b      	mov	r3, r1
 8002276:	70fb      	strb	r3, [r7, #3]
 8002278:	4613      	mov	r3, r2
 800227a:	70bb      	strb	r3, [r7, #2]
	if(l_status == 1)
 800227c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002280:	2b01      	cmp	r3, #1
 8002282:	d106      	bne.n	8002292 <_ZN3LED2LREaa+0x26>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8002284:	2201      	movs	r2, #1
 8002286:	f44f 7180 	mov.w	r1, #256	; 0x100
 800228a:	4813      	ldr	r0, [pc, #76]	; (80022d8 <_ZN3LED2LREaa+0x6c>)
 800228c:	f008 ff32 	bl	800b0f4 <HAL_GPIO_WritePin>
 8002290:	e009      	b.n	80022a6 <_ZN3LED2LREaa+0x3a>
	else if(l_status == 0)
 8002292:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d105      	bne.n	80022a6 <_ZN3LED2LREaa+0x3a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800229a:	2200      	movs	r2, #0
 800229c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022a0:	480d      	ldr	r0, [pc, #52]	; (80022d8 <_ZN3LED2LREaa+0x6c>)
 80022a2:	f008 ff27 	bl	800b0f4 <HAL_GPIO_WritePin>

	if(r_status == 1)
 80022a6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d106      	bne.n	80022bc <_ZN3LED2LREaa+0x50>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 80022ae:	2201      	movs	r2, #1
 80022b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80022b4:	4808      	ldr	r0, [pc, #32]	; (80022d8 <_ZN3LED2LREaa+0x6c>)
 80022b6:	f008 ff1d 	bl	800b0f4 <HAL_GPIO_WritePin>
	else if(r_status == 0)
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);

}
 80022ba:	e009      	b.n	80022d0 <_ZN3LED2LREaa+0x64>
	else if(r_status == 0)
 80022bc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d105      	bne.n	80022d0 <_ZN3LED2LREaa+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80022c4:	2200      	movs	r2, #0
 80022c6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80022ca:	4803      	ldr	r0, [pc, #12]	; (80022d8 <_ZN3LED2LREaa+0x6c>)
 80022cc:	f008 ff12 	bl	800b0f4 <HAL_GPIO_WritePin>
}
 80022d0:	bf00      	nop
 80022d2:	3708      	adds	r7, #8
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	40020000 	.word	0x40020000

080022dc <_ZN10LineSensorC1Ev>:
float mon_sens9;
float mon_sens10;
float mon_sens11;
float mon_sens12;

LineSensor::LineSensor()
 80022dc:	b580      	push	{r7, lr}
 80022de:	b092      	sub	sp, #72	; 0x48
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 80022ea:	4618      	mov	r0, r3
 80022ec:	f7ff fe92 	bl	8002014 <_ZN8JoyStickC1Ev>
{
	for(auto &av : analog_val_){
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	637b      	str	r3, [r7, #52]	; 0x34
 80022f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022f6:	647b      	str	r3, [r7, #68]	; 0x44
 80022f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022fa:	331c      	adds	r3, #28
 80022fc:	633b      	str	r3, [r7, #48]	; 0x30
 80022fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002302:	429a      	cmp	r2, r3
 8002304:	d008      	beq.n	8002318 <_ZN10LineSensorC1Ev+0x3c>
 8002306:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002308:	62fb      	str	r3, [r7, #44]	; 0x2c
		av = 0;
 800230a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800230c:	2200      	movs	r2, #0
 800230e:	801a      	strh	r2, [r3, #0]
	for(auto &av : analog_val_){
 8002310:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002312:	3302      	adds	r3, #2
 8002314:	647b      	str	r3, [r7, #68]	; 0x44
 8002316:	e7f2      	b.n	80022fe <_ZN10LineSensorC1Ev+0x22>
	}

	for(auto &s : sensor){
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 800231e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002322:	643b      	str	r3, [r7, #64]	; 0x40
 8002324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002326:	3338      	adds	r3, #56	; 0x38
 8002328:	627b      	str	r3, [r7, #36]	; 0x24
 800232a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800232c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800232e:	429a      	cmp	r2, r3
 8002330:	d009      	beq.n	8002346 <_ZN10LineSensorC1Ev+0x6a>
 8002332:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002334:	623b      	str	r3, [r7, #32]
		s = 0;
 8002336:	6a3b      	ldr	r3, [r7, #32]
 8002338:	f04f 0200 	mov.w	r2, #0
 800233c:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor){
 800233e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002340:	3304      	adds	r3, #4
 8002342:	643b      	str	r3, [r7, #64]	; 0x40
 8002344:	e7f1      	b.n	800232a <_ZN10LineSensorC1Ev+0x4e>
	}

	for(auto &m : offset_values_){
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	f503 7321 	add.w	r3, r3, #644	; 0x284
 800234c:	61fb      	str	r3, [r7, #28]
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	3338      	adds	r3, #56	; 0x38
 8002356:	61bb      	str	r3, [r7, #24]
 8002358:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800235a:	69bb      	ldr	r3, [r7, #24]
 800235c:	429a      	cmp	r2, r3
 800235e:	d009      	beq.n	8002374 <_ZN10LineSensorC1Ev+0x98>
 8002360:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002362:	617b      	str	r3, [r7, #20]
		m = 0;
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	f04f 0200 	mov.w	r2, #0
 800236a:	601a      	str	r2, [r3, #0]
	for(auto &m : offset_values_){
 800236c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800236e:	3304      	adds	r3, #4
 8002370:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002372:	e7f1      	b.n	8002358 <_ZN10LineSensorC1Ev+0x7c>
	}
	for(auto &s : sensor_coefficient_){
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 800237a:	613b      	str	r3, [r7, #16]
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	3338      	adds	r3, #56	; 0x38
 8002384:	60fb      	str	r3, [r7, #12]
 8002386:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	429a      	cmp	r2, r3
 800238c:	d009      	beq.n	80023a2 <_ZN10LineSensorC1Ev+0xc6>
 800238e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002390:	60bb      	str	r3, [r7, #8]
		s = 1;
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002398:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor_coefficient_){
 800239a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800239c:	3304      	adds	r3, #4
 800239e:	63bb      	str	r3, [r7, #56]	; 0x38
 80023a0:	e7f1      	b.n	8002386 <_ZN10LineSensorC1Ev+0xaa>
	}

}
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4618      	mov	r0, r3
 80023a6:	3748      	adds	r7, #72	; 0x48
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}

080023ac <_ZN10LineSensor8ADCStartEv>:

void LineSensor::ADCStart()
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) analog_val_, 14);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	220e      	movs	r2, #14
 80023b8:	4619      	mov	r1, r3
 80023ba:	4803      	ldr	r0, [pc, #12]	; (80023c8 <_ZN10LineSensor8ADCStartEv+0x1c>)
 80023bc:	f007 fc6a 	bl	8009c94 <HAL_ADC_Start_DMA>
}
 80023c0:	bf00      	nop
 80023c2:	3708      	adds	r7, #8
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	2004a620 	.word	0x2004a620

080023cc <_ZN10LineSensor17storeSensorValuesEv>:

void LineSensor::storeSensorValues()
{
 80023cc:	b480      	push	{r7}
 80023ce:	b085      	sub	sp, #20
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
	static uint8_t cnt = 0;

	for(int i = 0; i < AD_DATA_SIZE; i++){
 80023d4:	2300      	movs	r3, #0
 80023d6:	60fb      	str	r3, [r7, #12]
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2b0d      	cmp	r3, #13
 80023dc:	dc2f      	bgt.n	800243e <_ZN10LineSensor17storeSensorValuesEv+0x72>
		store_vals_[cnt][i] = sensor_coefficient_[i] * (analog_val_[i] - offset_values_[i]) ;
 80023de:	687a      	ldr	r2, [r7, #4]
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	3392      	adds	r3, #146	; 0x92
 80023e4:	009b      	lsls	r3, r3, #2
 80023e6:	4413      	add	r3, r2
 80023e8:	3304      	adds	r3, #4
 80023ea:	ed93 7a00 	vldr	s14, [r3]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	68fa      	ldr	r2, [r7, #12]
 80023f2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80023f6:	ee07 3a90 	vmov	s15, r3
 80023fa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	33a0      	adds	r3, #160	; 0xa0
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	4413      	add	r3, r2
 8002408:	3304      	adds	r3, #4
 800240a:	edd3 7a00 	vldr	s15, [r3]
 800240e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002412:	4b14      	ldr	r3, [pc, #80]	; (8002464 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	4619      	mov	r1, r3
 8002418:	ee67 7a27 	vmul.f32	s15, s14, s15
 800241c:	687a      	ldr	r2, [r7, #4]
 800241e:	460b      	mov	r3, r1
 8002420:	00db      	lsls	r3, r3, #3
 8002422:	1a5b      	subs	r3, r3, r1
 8002424:	005b      	lsls	r3, r3, #1
 8002426:	68f9      	ldr	r1, [r7, #12]
 8002428:	440b      	add	r3, r1
 800242a:	3306      	adds	r3, #6
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	4413      	add	r3, r2
 8002430:	3304      	adds	r3, #4
 8002432:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < AD_DATA_SIZE; i++){
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	3301      	adds	r3, #1
 800243a:	60fb      	str	r3, [r7, #12]
 800243c:	e7cc      	b.n	80023d8 <_ZN10LineSensor17storeSensorValuesEv+0xc>
		//store_vals_[cnt][i] = float(analog_val_[i]) ;
	}

	cnt++;
 800243e:	4b09      	ldr	r3, [pc, #36]	; (8002464 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002440:	781b      	ldrb	r3, [r3, #0]
 8002442:	3301      	adds	r3, #1
 8002444:	b2da      	uxtb	r2, r3
 8002446:	4b07      	ldr	r3, [pc, #28]	; (8002464 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002448:	701a      	strb	r2, [r3, #0]
	if(cnt >= 10) cnt = 0;
 800244a:	4b06      	ldr	r3, [pc, #24]	; (8002464 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 800244c:	781b      	ldrb	r3, [r3, #0]
 800244e:	2b09      	cmp	r3, #9
 8002450:	d902      	bls.n	8002458 <_ZN10LineSensor17storeSensorValuesEv+0x8c>
 8002452:	4b04      	ldr	r3, [pc, #16]	; (8002464 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002454:	2200      	movs	r2, #0
 8002456:	701a      	strb	r2, [r3, #0]


}
 8002458:	bf00      	nop
 800245a:	3714      	adds	r7, #20
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr
 8002464:	200001fe 	.word	0x200001fe

08002468 <_ZN10LineSensor18updateSensorValuesEv>:
void LineSensor::updateSensorValues()
{
 8002468:	b490      	push	{r4, r7}
 800246a:	b08e      	sub	sp, #56	; 0x38
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
	float temp_val[10];

	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 8002470:	2300      	movs	r3, #0
 8002472:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002476:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800247a:	2b0d      	cmp	r3, #13
 800247c:	f200 8087 	bhi.w	800258e <_ZN10LineSensor18updateSensorValuesEv+0x126>
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 8002480:	2300      	movs	r3, #0
 8002482:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8002486:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800248a:	2b09      	cmp	r3, #9
 800248c:	d81c      	bhi.n	80024c8 <_ZN10LineSensor18updateSensorValuesEv+0x60>
			temp_val[store_cnt] = store_vals_[store_cnt][ad_cnt];
 800248e:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8002492:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 8002496:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	4613      	mov	r3, r2
 800249e:	00db      	lsls	r3, r3, #3
 80024a0:	1a9b      	subs	r3, r3, r2
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	4423      	add	r3, r4
 80024a6:	3306      	adds	r3, #6
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	4403      	add	r3, r0
 80024ac:	3304      	adds	r3, #4
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	008b      	lsls	r3, r1, #2
 80024b2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80024b6:	440b      	add	r3, r1
 80024b8:	3b30      	subs	r3, #48	; 0x30
 80024ba:	601a      	str	r2, [r3, #0]
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 80024bc:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80024c0:	3301      	adds	r3, #1
 80024c2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80024c6:	e7de      	b.n	8002486 <_ZN10LineSensor18updateSensorValuesEv+0x1e>
		}

		// sort
		for(uint8_t i = 0; i < 10; i++){
 80024c8:	2300      	movs	r3, #0
 80024ca:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 80024ce:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80024d2:	2b09      	cmp	r3, #9
 80024d4:	d84d      	bhi.n	8002572 <_ZN10LineSensor18updateSensorValuesEv+0x10a>
			for (uint8_t j = i+1; j < 10; j++) {
 80024d6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80024da:	3301      	adds	r3, #1
 80024dc:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 80024e0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80024e4:	2b09      	cmp	r3, #9
 80024e6:	d83e      	bhi.n	8002566 <_ZN10LineSensor18updateSensorValuesEv+0xfe>
				if(temp_val[i] < temp_val[j]){
 80024e8:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80024f2:	4413      	add	r3, r2
 80024f4:	3b30      	subs	r3, #48	; 0x30
 80024f6:	ed93 7a00 	vldr	s14, [r3]
 80024fa:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002504:	4413      	add	r3, r2
 8002506:	3b30      	subs	r3, #48	; 0x30
 8002508:	edd3 7a00 	vldr	s15, [r3]
 800250c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002510:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002514:	d521      	bpl.n	800255a <_ZN10LineSensor18updateSensorValuesEv+0xf2>
					float tmp = temp_val[j];
 8002516:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002520:	4413      	add	r3, r2
 8002522:	3b30      	subs	r3, #48	; 0x30
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	633b      	str	r3, [r7, #48]	; 0x30
					temp_val[j] = temp_val[i];
 8002528:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 800252c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002530:	0092      	lsls	r2, r2, #2
 8002532:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002536:	440a      	add	r2, r1
 8002538:	3a30      	subs	r2, #48	; 0x30
 800253a:	6812      	ldr	r2, [r2, #0]
 800253c:	009b      	lsls	r3, r3, #2
 800253e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002542:	440b      	add	r3, r1
 8002544:	3b30      	subs	r3, #48	; 0x30
 8002546:	601a      	str	r2, [r3, #0]
					temp_val[i] = tmp;
 8002548:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002552:	4413      	add	r3, r2
 8002554:	3b30      	subs	r3, #48	; 0x30
 8002556:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002558:	601a      	str	r2, [r3, #0]
			for (uint8_t j = i+1; j < 10; j++) {
 800255a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800255e:	3301      	adds	r3, #1
 8002560:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8002564:	e7bc      	b.n	80024e0 <_ZN10LineSensor18updateSensorValuesEv+0x78>
		for(uint8_t i = 0; i < 10; i++){
 8002566:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800256a:	3301      	adds	r3, #1
 800256c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8002570:	e7ad      	b.n	80024ce <_ZN10LineSensor18updateSensorValuesEv+0x66>
				}
			}
		}

		sensor[ad_cnt] = temp_val[5];
 8002572:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002576:	69fa      	ldr	r2, [r7, #28]
 8002578:	6879      	ldr	r1, [r7, #4]
 800257a:	33b0      	adds	r3, #176	; 0xb0
 800257c:	009b      	lsls	r3, r3, #2
 800257e:	440b      	add	r3, r1
 8002580:	601a      	str	r2, [r3, #0]
	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 8002582:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002586:	3301      	adds	r3, #1
 8002588:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800258c:	e773      	b.n	8002476 <_ZN10LineSensor18updateSensorValuesEv+0xe>
	mon_sens9 = sensor[9];
	mon_sens10 = sensor[10];
	mon_sens11 = sensor[11];
	mon_sens12 = sensor[12];
	*/
}
 800258e:	bf00      	nop
 8002590:	3738      	adds	r7, #56	; 0x38
 8002592:	46bd      	mov	sp, r7
 8002594:	bc90      	pop	{r4, r7}
 8002596:	4770      	bx	lr

08002598 <_ZN10LineSensor11calibrationEv>:

void LineSensor::calibration()
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b0a0      	sub	sp, #128	; 0x80
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
	HAL_Delay(100);
 80025a0:	2064      	movs	r0, #100	; 0x64
 80025a2:	f007 fb11 	bl	8009bc8 <HAL_Delay>

	lcd_clear();
 80025a6:	f7fe fd7b 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 80025aa:	2100      	movs	r1, #0
 80025ac:	2000      	movs	r0, #0
 80025ae:	f7fe fd87 	bl	80010c0 <lcd_locate>
	lcd_printf("LineSens");
 80025b2:	4886      	ldr	r0, [pc, #536]	; (80027cc <_ZN10LineSensor11calibrationEv+0x234>)
 80025b4:	f7fe fdae 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 80025b8:	2101      	movs	r1, #1
 80025ba:	2000      	movs	r0, #0
 80025bc:	f7fe fd80 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 80025c0:	4883      	ldr	r0, [pc, #524]	; (80027d0 <_ZN10LineSensor11calibrationEv+0x238>)
 80025c2:	f7fe fda7 	bl	8001114 <lcd_printf>


	float max_values[AD_DATA_SIZE];
	float min_values[AD_DATA_SIZE];

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80025c6:	2300      	movs	r3, #0
 80025c8:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 80025cc:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80025d0:	2b0d      	cmp	r3, #13
 80025d2:	d823      	bhi.n	800261c <_ZN10LineSensor11calibrationEv+0x84>
		max_values[i] = sensor[i];
 80025d4:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 80025d8:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80025dc:	6879      	ldr	r1, [r7, #4]
 80025de:	32b0      	adds	r2, #176	; 0xb0
 80025e0:	0092      	lsls	r2, r2, #2
 80025e2:	440a      	add	r2, r1
 80025e4:	6812      	ldr	r2, [r2, #0]
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	f107 0180 	add.w	r1, r7, #128	; 0x80
 80025ec:	440b      	add	r3, r1
 80025ee:	3b40      	subs	r3, #64	; 0x40
 80025f0:	601a      	str	r2, [r3, #0]
		min_values[i] = sensor[i];
 80025f2:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 80025f6:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80025fa:	6879      	ldr	r1, [r7, #4]
 80025fc:	32b0      	adds	r2, #176	; 0xb0
 80025fe:	0092      	lsls	r2, r2, #2
 8002600:	440a      	add	r2, r1
 8002602:	6812      	ldr	r2, [r2, #0]
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	f107 0180 	add.w	r1, r7, #128	; 0x80
 800260a:	440b      	add	r3, r1
 800260c:	3b78      	subs	r3, #120	; 0x78
 800260e:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002610:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002614:	3301      	adds	r3, #1
 8002616:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 800261a:	e7d7      	b.n	80025cc <_ZN10LineSensor11calibrationEv+0x34>
	}

	while(joy_stick_.getValue() != JOY_C){
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 8002622:	4618      	mov	r0, r3
 8002624:	f7ff fd02 	bl	800202c <_ZN8JoyStick8getValueEv>
 8002628:	4603      	mov	r3, r0
 800262a:	2b02      	cmp	r3, #2
 800262c:	bf14      	ite	ne
 800262e:	2301      	movne	r3, #1
 8002630:	2300      	moveq	r3, #0
 8002632:	b2db      	uxtb	r3, r3
 8002634:	2b00      	cmp	r3, #0
 8002636:	d079      	beq.n	800272c <_ZN10LineSensor11calibrationEv+0x194>

		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002638:	2300      	movs	r3, #0
 800263a:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 800263e:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002642:	2b0d      	cmp	r3, #13
 8002644:	d850      	bhi.n	80026e8 <_ZN10LineSensor11calibrationEv+0x150>
			if(max_values[i] < sensor[i]){
 8002646:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002650:	4413      	add	r3, r2
 8002652:	3b40      	subs	r3, #64	; 0x40
 8002654:	ed93 7a00 	vldr	s14, [r3]
 8002658:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	33b0      	adds	r3, #176	; 0xb0
 8002660:	009b      	lsls	r3, r3, #2
 8002662:	4413      	add	r3, r2
 8002664:	edd3 7a00 	vldr	s15, [r3]
 8002668:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800266c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002670:	d50f      	bpl.n	8002692 <_ZN10LineSensor11calibrationEv+0xfa>
				max_values[i] = sensor[i];
 8002672:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 8002676:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800267a:	6879      	ldr	r1, [r7, #4]
 800267c:	32b0      	adds	r2, #176	; 0xb0
 800267e:	0092      	lsls	r2, r2, #2
 8002680:	440a      	add	r2, r1
 8002682:	6812      	ldr	r2, [r2, #0]
 8002684:	009b      	lsls	r3, r3, #2
 8002686:	f107 0180 	add.w	r1, r7, #128	; 0x80
 800268a:	440b      	add	r3, r1
 800268c:	3b40      	subs	r3, #64	; 0x40
 800268e:	601a      	str	r2, [r3, #0]
 8002690:	e024      	b.n	80026dc <_ZN10LineSensor11calibrationEv+0x144>
			}
			else if(min_values[i] > sensor[i]){
 8002692:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800269c:	4413      	add	r3, r2
 800269e:	3b78      	subs	r3, #120	; 0x78
 80026a0:	ed93 7a00 	vldr	s14, [r3]
 80026a4:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	33b0      	adds	r3, #176	; 0xb0
 80026ac:	009b      	lsls	r3, r3, #2
 80026ae:	4413      	add	r3, r2
 80026b0:	edd3 7a00 	vldr	s15, [r3]
 80026b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80026b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026bc:	dd0e      	ble.n	80026dc <_ZN10LineSensor11calibrationEv+0x144>
				min_values[i] = sensor[i];
 80026be:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 80026c2:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80026c6:	6879      	ldr	r1, [r7, #4]
 80026c8:	32b0      	adds	r2, #176	; 0xb0
 80026ca:	0092      	lsls	r2, r2, #2
 80026cc:	440a      	add	r2, r1
 80026ce:	6812      	ldr	r2, [r2, #0]
 80026d0:	009b      	lsls	r3, r3, #2
 80026d2:	f107 0180 	add.w	r1, r7, #128	; 0x80
 80026d6:	440b      	add	r3, r1
 80026d8:	3b78      	subs	r3, #120	; 0x78
 80026da:	601a      	str	r2, [r3, #0]
		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80026dc:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80026e0:	3301      	adds	r3, #1
 80026e2:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 80026e6:	e7aa      	b.n	800263e <_ZN10LineSensor11calibrationEv+0xa6>
			}
		}

		if(rotary_switch_.getValue() == 0){
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	f203 23be 	addw	r3, r3, #702	; 0x2be
 80026ee:	4618      	mov	r0, r3
 80026f0:	f002 fe4c 	bl	800538c <_ZN12RotarySwitch8getValueEv>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	bf0c      	ite	eq
 80026fa:	2301      	moveq	r3, #1
 80026fc:	2300      	movne	r3, #0
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	2b00      	cmp	r3, #0
 8002702:	d009      	beq.n	8002718 <_ZN10LineSensor11calibrationEv+0x180>
			led_.LR(-1, 1);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 800270a:	2201      	movs	r2, #1
 800270c:	f04f 31ff 	mov.w	r1, #4294967295
 8002710:	4618      	mov	r0, r3
 8002712:	f7ff fdab 	bl	800226c <_ZN3LED2LREaa>
 8002716:	e781      	b.n	800261c <_ZN10LineSensor11calibrationEv+0x84>

		}
		else{
			led_.LR(-1, 0);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 800271e:	2200      	movs	r2, #0
 8002720:	f04f 31ff 	mov.w	r1, #4294967295
 8002724:	4618      	mov	r0, r3
 8002726:	f7ff fda1 	bl	800226c <_ZN3LED2LREaa>
	while(joy_stick_.getValue() != JOY_C){
 800272a:	e777      	b.n	800261c <_ZN10LineSensor11calibrationEv+0x84>
		printf("%f, ", m);
	}
		printf("\n");
	*/

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 800272c:	2300      	movs	r3, #0
 800272e:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8002732:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002736:	2b0d      	cmp	r3, #13
 8002738:	d826      	bhi.n	8002788 <_ZN10LineSensor11calibrationEv+0x1f0>
		sensor_coefficient_[i] = 1000 / (max_values[i] - min_values[i]);
 800273a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002744:	4413      	add	r3, r2
 8002746:	3b40      	subs	r3, #64	; 0x40
 8002748:	ed93 7a00 	vldr	s14, [r3]
 800274c:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002756:	4413      	add	r3, r2
 8002758:	3b78      	subs	r3, #120	; 0x78
 800275a:	edd3 7a00 	vldr	s15, [r3]
 800275e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002762:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002766:	eddf 6a1b 	vldr	s13, [pc, #108]	; 80027d4 <_ZN10LineSensor11calibrationEv+0x23c>
 800276a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800276e:	687a      	ldr	r2, [r7, #4]
 8002770:	3392      	adds	r3, #146	; 0x92
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	4413      	add	r3, r2
 8002776:	3304      	adds	r3, #4
 8002778:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 800277c:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002780:	3301      	adds	r3, #1
 8002782:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8002786:	e7d4      	b.n	8002732 <_ZN10LineSensor11calibrationEv+0x19a>
	}
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002788:	2300      	movs	r3, #0
 800278a:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 800278e:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002792:	2b0d      	cmp	r3, #13
 8002794:	d815      	bhi.n	80027c2 <_ZN10LineSensor11calibrationEv+0x22a>
		offset_values_[i] = min_values[i];
 8002796:	f8b7 2078 	ldrh.w	r2, [r7, #120]	; 0x78
 800279a:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800279e:	0092      	lsls	r2, r2, #2
 80027a0:	f107 0180 	add.w	r1, r7, #128	; 0x80
 80027a4:	440a      	add	r2, r1
 80027a6:	3a78      	subs	r2, #120	; 0x78
 80027a8:	6812      	ldr	r2, [r2, #0]
 80027aa:	6879      	ldr	r1, [r7, #4]
 80027ac:	33a0      	adds	r3, #160	; 0xa0
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	440b      	add	r3, r1
 80027b2:	3304      	adds	r3, #4
 80027b4:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80027b6:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80027ba:	3301      	adds	r3, #1
 80027bc:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 80027c0:	e7e5      	b.n	800278e <_ZN10LineSensor11calibrationEv+0x1f6>
	}


}
 80027c2:	bf00      	nop
 80027c4:	3780      	adds	r7, #128	; 0x80
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	08018a44 	.word	0x08018a44
 80027d0:	08018a50 	.word	0x08018a50
 80027d4:	447a0000 	.word	0x447a0000

080027d8 <_ZN10LineSensor13emergencyStopEv>:
{
	//printf("%f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f\n", sensor[0], sensor[1], sensor[2], sensor[3], sensor[4], sensor[5], sensor[6], sensor[7], sensor[8], sensor[9], sensor[10], sensor[11], sensor[12], sensor[13]);
}

bool LineSensor::emergencyStop()
{
 80027d8:	b480      	push	{r7}
 80027da:	b085      	sub	sp, #20
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
	uint16_t out_cnt = 0;
 80027e0:	2300      	movs	r3, #0
 80027e2:	81fb      	strh	r3, [r7, #14]
	/*
	for(const auto & s : sensor){
		if(s >= 550) out_cnt++;
	}
	*/
	for(uint16_t i = 3; i <= 10; i++){
 80027e4:	2303      	movs	r3, #3
 80027e6:	81bb      	strh	r3, [r7, #12]
 80027e8:	89bb      	ldrh	r3, [r7, #12]
 80027ea:	2b0a      	cmp	r3, #10
 80027ec:	d814      	bhi.n	8002818 <_ZN10LineSensor13emergencyStopEv+0x40>
		if(sensor[i] >= 550) out_cnt++;
 80027ee:	89bb      	ldrh	r3, [r7, #12]
 80027f0:	687a      	ldr	r2, [r7, #4]
 80027f2:	33b0      	adds	r3, #176	; 0xb0
 80027f4:	009b      	lsls	r3, r3, #2
 80027f6:	4413      	add	r3, r2
 80027f8:	edd3 7a00 	vldr	s15, [r3]
 80027fc:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800286c <_ZN10LineSensor13emergencyStopEv+0x94>
 8002800:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002804:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002808:	db02      	blt.n	8002810 <_ZN10LineSensor13emergencyStopEv+0x38>
 800280a:	89fb      	ldrh	r3, [r7, #14]
 800280c:	3301      	adds	r3, #1
 800280e:	81fb      	strh	r3, [r7, #14]
	for(uint16_t i = 3; i <= 10; i++){
 8002810:	89bb      	ldrh	r3, [r7, #12]
 8002812:	3301      	adds	r3, #1
 8002814:	81bb      	strh	r3, [r7, #12]
 8002816:	e7e7      	b.n	80027e8 <_ZN10LineSensor13emergencyStopEv+0x10>
	}

	if(out_cnt >= 8){
 8002818:	89fb      	ldrh	r3, [r7, #14]
 800281a:	2b07      	cmp	r3, #7
 800281c:	d906      	bls.n	800282c <_ZN10LineSensor13emergencyStopEv+0x54>
		cnt++;
 800281e:	4b14      	ldr	r3, [pc, #80]	; (8002870 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002820:	881b      	ldrh	r3, [r3, #0]
 8002822:	3301      	adds	r3, #1
 8002824:	b29a      	uxth	r2, r3
 8002826:	4b12      	ldr	r3, [pc, #72]	; (8002870 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002828:	801a      	strh	r2, [r3, #0]
 800282a:	e002      	b.n	8002832 <_ZN10LineSensor13emergencyStopEv+0x5a>
	}
	else{
		cnt = 0;
 800282c:	4b10      	ldr	r3, [pc, #64]	; (8002870 <_ZN10LineSensor13emergencyStopEv+0x98>)
 800282e:	2200      	movs	r2, #0
 8002830:	801a      	strh	r2, [r3, #0]
	}

	if(cnt >= 100){
 8002832:	4b0f      	ldr	r3, [pc, #60]	; (8002870 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002834:	881b      	ldrh	r3, [r3, #0]
 8002836:	2b63      	cmp	r3, #99	; 0x63
 8002838:	d903      	bls.n	8002842 <_ZN10LineSensor13emergencyStopEv+0x6a>
		flag = true;
 800283a:	4b0e      	ldr	r3, [pc, #56]	; (8002874 <_ZN10LineSensor13emergencyStopEv+0x9c>)
 800283c:	2201      	movs	r2, #1
 800283e:	701a      	strb	r2, [r3, #0]
 8002840:	e002      	b.n	8002848 <_ZN10LineSensor13emergencyStopEv+0x70>
	}
	else flag = false;
 8002842:	4b0c      	ldr	r3, [pc, #48]	; (8002874 <_ZN10LineSensor13emergencyStopEv+0x9c>)
 8002844:	2200      	movs	r2, #0
 8002846:	701a      	strb	r2, [r3, #0]

	if(cnt >= 10000) cnt = 10000;
 8002848:	4b09      	ldr	r3, [pc, #36]	; (8002870 <_ZN10LineSensor13emergencyStopEv+0x98>)
 800284a:	881b      	ldrh	r3, [r3, #0]
 800284c:	f242 720f 	movw	r2, #9999	; 0x270f
 8002850:	4293      	cmp	r3, r2
 8002852:	d903      	bls.n	800285c <_ZN10LineSensor13emergencyStopEv+0x84>
 8002854:	4b06      	ldr	r3, [pc, #24]	; (8002870 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002856:	f242 7210 	movw	r2, #10000	; 0x2710
 800285a:	801a      	strh	r2, [r3, #0]

	return flag;
 800285c:	4b05      	ldr	r3, [pc, #20]	; (8002874 <_ZN10LineSensor13emergencyStopEv+0x9c>)
 800285e:	781b      	ldrb	r3, [r3, #0]

}
 8002860:	4618      	mov	r0, r3
 8002862:	3714      	adds	r7, #20
 8002864:	46bd      	mov	sp, r7
 8002866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286a:	4770      	bx	lr
 800286c:	44098000 	.word	0x44098000
 8002870:	20000200 	.word	0x20000200
 8002874:	20000202 	.word	0x20000202

08002878 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	ed87 0a01 	vstr	s0, [r7, #4]
 8002882:	edd7 7a01 	vldr	s15, [r7, #4]
 8002886:	eef0 7ae7 	vabs.f32	s15, s15
 800288a:	eeb0 0a67 	vmov.f32	s0, s15
 800288e:	370c      	adds	r7, #12
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC>:
float mon_ref_dis, mon_current_dis;
uint16_t mon_vel_idx, mon_i;
float mon_tar_vel;


LineTrace::LineTrace(Motor *motor, LineSensor *line_sensor, VelocityCtrl *velocity_ctrl, SideSensor *side_sensor, Encoder *encoder, Odometry *odometry, Logger *logger, IMU *imu, ESC *esc) :
 8002898:	b480      	push	{r7}
 800289a:	b089      	sub	sp, #36	; 0x24
 800289c:	af00      	add	r7, sp, #0
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	60b9      	str	r1, [r7, #8]
 80028a2:	607a      	str	r2, [r7, #4]
 80028a4:	603b      	str	r3, [r7, #0]
				kp_(0), kd_(0), ki_(0),
				excution_flag_(false), i_reset_flag_(false), normal_ratio_(0),
				target_velocity_(0), max_velocity_(0), max_velocity2_(0), min_velocity_(0), min_velocity2_(0), logging_flag_(false),
				ref_distance_(0), velocity_play_flag_(false), velocity_table_idx_(0), mode_selector_(0), crossline_idx_(0), sideline_idx_(0), sideline_idx2_(0), all_sideline_idx_(0),
				ignore_crossline_flag_(false), stable_flag_(false), stable_cnt_reset_flag_(false), max_acc_(0), max_dec_(0), max_acc2_(0), max_dec2_(0), correction_check_cnt_(0),
				store_check_cnt_(0), ignore_check_cnt_(0), all_sideline_flag_(false)
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	f04f 0200 	mov.w	r2, #0
 80028ac:	629a      	str	r2, [r3, #40]	; 0x28
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	f04f 0200 	mov.w	r2, #0
 80028b4:	62da      	str	r2, [r3, #44]	; 0x2c
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	f04f 0200 	mov.w	r2, #0
 80028bc:	631a      	str	r2, [r3, #48]	; 0x30
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2200      	movs	r2, #0
 80028c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2200      	movs	r2, #0
 80028ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	f04f 0200 	mov.w	r2, #0
 80028d4:	645a      	str	r2, [r3, #68]	; 0x44
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	f04f 0200 	mov.w	r2, #0
 80028dc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	f04f 0200 	mov.w	r2, #0
 80028e6:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	f04f 0200 	mov.w	r2, #0
 80028f0:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f04f 0200 	mov.w	r2, #0
 80028fa:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	f04f 0200 	mov.w	r2, #0
 8002904:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2200      	movs	r2, #0
 800290c:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8002916:	330c      	adds	r3, #12
 8002918:	f04f 0200 	mov.w	r2, #0
 800291c:	601a      	str	r2, [r3, #0]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002924:	3350      	adds	r3, #80	; 0x50
 8002926:	2200      	movs	r2, #0
 8002928:	701a      	strb	r2, [r3, #0]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002930:	3352      	adds	r3, #82	; 0x52
 8002932:	2200      	movs	r2, #0
 8002934:	801a      	strh	r2, [r3, #0]
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800293c:	3354      	adds	r3, #84	; 0x54
 800293e:	2200      	movs	r2, #0
 8002940:	801a      	strh	r2, [r3, #0]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002948:	3318      	adds	r3, #24
 800294a:	2200      	movs	r2, #0
 800294c:	801a      	strh	r2, [r3, #0]
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002954:	331c      	adds	r3, #28
 8002956:	2200      	movs	r2, #0
 8002958:	801a      	strh	r2, [r3, #0]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002960:	331e      	adds	r3, #30
 8002962:	2200      	movs	r2, #0
 8002964:	801a      	strh	r2, [r3, #0]
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800296c:	3320      	adds	r3, #32
 800296e:	2200      	movs	r2, #0
 8002970:	801a      	strh	r2, [r3, #0]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002978:	3322      	adds	r3, #34	; 0x22
 800297a:	2200      	movs	r2, #0
 800297c:	701a      	strb	r2, [r3, #0]
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002984:	3323      	adds	r3, #35	; 0x23
 8002986:	2200      	movs	r2, #0
 8002988:	701a      	strb	r2, [r3, #0]
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002990:	3324      	adds	r3, #36	; 0x24
 8002992:	2200      	movs	r2, #0
 8002994:	701a      	strb	r2, [r3, #0]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800299c:	3328      	adds	r3, #40	; 0x28
 800299e:	f04f 0200 	mov.w	r2, #0
 80029a2:	601a      	str	r2, [r3, #0]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80029aa:	332c      	adds	r3, #44	; 0x2c
 80029ac:	f04f 0200 	mov.w	r2, #0
 80029b0:	601a      	str	r2, [r3, #0]
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80029b8:	3330      	adds	r3, #48	; 0x30
 80029ba:	f04f 0200 	mov.w	r2, #0
 80029be:	601a      	str	r2, [r3, #0]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80029c6:	3334      	adds	r3, #52	; 0x34
 80029c8:	f04f 0200 	mov.w	r2, #0
 80029cc:	601a      	str	r2, [r3, #0]
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80029d4:	3338      	adds	r3, #56	; 0x38
 80029d6:	2200      	movs	r2, #0
 80029d8:	801a      	strh	r2, [r3, #0]
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80029e0:	333a      	adds	r3, #58	; 0x3a
 80029e2:	2200      	movs	r2, #0
 80029e4:	801a      	strh	r2, [r3, #0]
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80029ec:	333c      	adds	r3, #60	; 0x3c
 80029ee:	2200      	movs	r2, #0
 80029f0:	801a      	strh	r2, [r3, #0]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80029f8:	333e      	adds	r3, #62	; 0x3e
 80029fa:	2200      	movs	r2, #0
 80029fc:	701a      	strb	r2, [r3, #0]

{
	motor_ = motor;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	68ba      	ldr	r2, [r7, #8]
 8002a02:	601a      	str	r2, [r3, #0]
	line_sensor_ = line_sensor;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	683a      	ldr	r2, [r7, #0]
 8002a0e:	609a      	str	r2, [r3, #8]
	side_sensor_ = side_sensor;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a14:	611a      	str	r2, [r3, #16]
	encoder_ = encoder;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a1a:	615a      	str	r2, [r3, #20]
	odometry_ = odometry;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a20:	619a      	str	r2, [r3, #24]
	logger_ = logger;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a26:	61da      	str	r2, [r3, #28]
	imu_ = imu;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002a2c:	621a      	str	r2, [r3, #32]
	esc_ = esc;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002a32:	625a      	str	r2, [r3, #36]	; 0x24

	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002a34:	2300      	movs	r3, #0
 8002a36:	83fb      	strh	r3, [r7, #30]
 8002a38:	8bfb      	ldrh	r3, [r7, #30]
 8002a3a:	f241 726f 	movw	r2, #5999	; 0x176f
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d80d      	bhi.n	8002a5e <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1c6>
		velocity_table_[i] = 0;
 8002a42:	8bfb      	ldrh	r3, [r7, #30]
 8002a44:	68fa      	ldr	r2, [r7, #12]
 8002a46:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 8002a4a:	3304      	adds	r3, #4
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	4413      	add	r3, r2
 8002a50:	f04f 0200 	mov.w	r2, #0
 8002a54:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002a56:	8bfb      	ldrh	r3, [r7, #30]
 8002a58:	3301      	adds	r3, #1
 8002a5a:	83fb      	strh	r3, [r7, #30]
 8002a5c:	e7ec      	b.n	8002a38 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1a0>
	}
	for(uint16_t i = 0; i < CROSSLINE_SIZE; i++){
 8002a5e:	2300      	movs	r3, #0
 8002a60:	83bb      	strh	r3, [r7, #28]
 8002a62:	8bbb      	ldrh	r3, [r7, #28]
 8002a64:	2b63      	cmp	r3, #99	; 0x63
 8002a66:	d80d      	bhi.n	8002a84 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1ec>
		crossline_distance_[i] = 0;
 8002a68:	8bbb      	ldrh	r3, [r7, #28]
 8002a6a:	68fa      	ldr	r2, [r7, #12]
 8002a6c:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 8002a70:	3316      	adds	r3, #22
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	4413      	add	r3, r2
 8002a76:	f04f 0200 	mov.w	r2, #0
 8002a7a:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < CROSSLINE_SIZE; i++){
 8002a7c:	8bbb      	ldrh	r3, [r7, #28]
 8002a7e:	3301      	adds	r3, #1
 8002a80:	83bb      	strh	r3, [r7, #28]
 8002a82:	e7ee      	b.n	8002a62 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1ca>
	}
	for(uint16_t i = 0; i < CROSSLINE_SIZE; i++){
 8002a84:	2300      	movs	r3, #0
 8002a86:	837b      	strh	r3, [r7, #26]
 8002a88:	8b7b      	ldrh	r3, [r7, #26]
 8002a8a:	2b63      	cmp	r3, #99	; 0x63
 8002a8c:	d80d      	bhi.n	8002aaa <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x212>
		crossline_distance2_[i] = 0;
 8002a8e:	8b7b      	ldrh	r3, [r7, #26]
 8002a90:	68fa      	ldr	r2, [r7, #12]
 8002a92:	f503 533d 	add.w	r3, r3, #12096	; 0x2f40
 8002a96:	333a      	adds	r3, #58	; 0x3a
 8002a98:	009b      	lsls	r3, r3, #2
 8002a9a:	4413      	add	r3, r2
 8002a9c:	f04f 0200 	mov.w	r2, #0
 8002aa0:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < CROSSLINE_SIZE; i++){
 8002aa2:	8b7b      	ldrh	r3, [r7, #26]
 8002aa4:	3301      	adds	r3, #1
 8002aa6:	837b      	strh	r3, [r7, #26]
 8002aa8:	e7ee      	b.n	8002a88 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1f0>
	}
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002aaa:	2300      	movs	r3, #0
 8002aac:	833b      	strh	r3, [r7, #24]
 8002aae:	8b3b      	ldrh	r3, [r7, #24]
 8002ab0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002ab4:	d20d      	bcs.n	8002ad2 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x23a>
		sideline_distance_[i] = 0;
 8002ab6:	8b3b      	ldrh	r3, [r7, #24]
 8002ab8:	68fa      	ldr	r2, [r7, #12]
 8002aba:	f503 533f 	add.w	r3, r3, #12224	; 0x2fc0
 8002abe:	331e      	adds	r3, #30
 8002ac0:	009b      	lsls	r3, r3, #2
 8002ac2:	4413      	add	r3, r2
 8002ac4:	f04f 0200 	mov.w	r2, #0
 8002ac8:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002aca:	8b3b      	ldrh	r3, [r7, #24]
 8002acc:	3301      	adds	r3, #1
 8002ace:	833b      	strh	r3, [r7, #24]
 8002ad0:	e7ed      	b.n	8002aae <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x216>
	}
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	82fb      	strh	r3, [r7, #22]
 8002ad6:	8afb      	ldrh	r3, [r7, #22]
 8002ad8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002adc:	d20d      	bcs.n	8002afa <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x262>
		sideline_distance2_[i] = 0;
 8002ade:	8afb      	ldrh	r3, [r7, #22]
 8002ae0:	68fa      	ldr	r2, [r7, #12]
 8002ae2:	f503 5347 	add.w	r3, r3, #12736	; 0x31c0
 8002ae6:	3312      	adds	r3, #18
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	4413      	add	r3, r2
 8002aec:	f04f 0200 	mov.w	r2, #0
 8002af0:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002af2:	8afb      	ldrh	r3, [r7, #22]
 8002af4:	3301      	adds	r3, #1
 8002af6:	82fb      	strh	r3, [r7, #22]
 8002af8:	e7ed      	b.n	8002ad6 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x23e>
	/*
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
		all_sideline_distance_[i] = 0;
	}
	*/
}
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	4618      	mov	r0, r3
 8002afe:	3724      	adds	r7, #36	; 0x24
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr

08002b08 <_ZN9LineTrace9calcErrorEv>:

// ---------------------------------------------------------------------------------------------------//
// -------------------------------------Sensor angle based line following --------------------------//
// ---------------------------------------------------------------------------------------------------//
float LineTrace::calcError()
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b085      	sub	sp, #20
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
	/*
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
			- (line_sensor_->sensor[7] + line_sensor_->sensor[8] + line_sensor_->sensor[9] + line_sensor_->sensor[10] + line_sensor_->sensor[11] + line_sensor_->sensor[12] + line_sensor_->sensor[13]);
	*/

	float diff = (line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5])
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	ed93 7ab3 	vldr	s14, [r3, #716]	; 0x2cc
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	edd3 7ab4 	vldr	s15, [r3, #720]	; 0x2d0
 8002b20:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	edd3 7ab5 	vldr	s15, [r3, #724]	; 0x2d4
 8002b2c:	ee37 7a27 	vadd.f32	s14, s14, s15
			- (line_sensor_->sensor[8] + line_sensor_->sensor[9] + line_sensor_->sensor[10]);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	edd3 6ab8 	vldr	s13, [r3, #736]	; 0x2e0
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	edd3 7ab9 	vldr	s15, [r3, #740]	; 0x2e4
 8002b40:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	edd3 7aba 	vldr	s15, [r3, #744]	; 0x2e8
 8002b4c:	ee76 7aa7 	vadd.f32	s15, s13, s15
	float diff = (line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5])
 8002b50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b54:	edc7 7a03 	vstr	s15, [r7, #12]
	//mon_diff = diff;

	return diff;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	ee07 3a90 	vmov	s15, r3

}
 8002b5e:	eeb0 0a67 	vmov.f32	s0, s15
 8002b62:	3714      	adds	r7, #20
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr
 8002b6c:	0000      	movs	r0, r0
	...

08002b70 <_ZN9LineTrace8pidTraceEv>:
}
// ---------------------------------------------------------------------------------------------------//
// ----------------------------------Standar line following ------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::pidTrace()
{
 8002b70:	b5b0      	push	{r4, r5, r7, lr}
 8002b72:	b086      	sub	sp, #24
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
	float diff = calcError();
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f7ff ffc5 	bl	8002b08 <_ZN9LineTrace9calcErrorEv>
 8002b7e:	ed87 0a03 	vstr	s0, [r7, #12]
	static float pre_diff = 0;
	float p, d;
	static float i;

	if(i_reset_flag_ == true){
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d007      	beq.n	8002b9c <_ZN9LineTrace8pidTraceEv+0x2c>
		i = 0;
 8002b8c:	4b66      	ldr	r3, [pc, #408]	; (8002d28 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002b8e:	f04f 0200 	mov.w	r2, #0
 8002b92:	601a      	str	r2, [r3, #0]
		i_reset_flag_ = false;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2200      	movs	r2, #0
 8002b98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	}

	if(mode_selector_ == FIRST_RUNNING){
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002ba2:	3354      	adds	r3, #84	; 0x54
 8002ba4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d14c      	bne.n	8002c46 <_ZN9LineTrace8pidTraceEv+0xd6>
		p = kp_slow_ * diff;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8002bb2:	ed97 7a03 	vldr	s14, [r7, #12]
 8002bb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bba:	edc7 7a05 	vstr	s15, [r7, #20]
		d = kd_slow_ * (diff - pre_diff) / DELTA_T;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8002bc4:	4b59      	ldr	r3, [pc, #356]	; (8002d2c <_ZN9LineTrace8pidTraceEv+0x1bc>)
 8002bc6:	edd3 7a00 	vldr	s15, [r3]
 8002bca:	edd7 6a03 	vldr	s13, [r7, #12]
 8002bce:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002bd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bd6:	ee17 0a90 	vmov	r0, s15
 8002bda:	f7fd fccd 	bl	8000578 <__aeabi_f2d>
 8002bde:	a350      	add	r3, pc, #320	; (adr r3, 8002d20 <_ZN9LineTrace8pidTraceEv+0x1b0>)
 8002be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002be4:	f7fd fe4a 	bl	800087c <__aeabi_ddiv>
 8002be8:	4603      	mov	r3, r0
 8002bea:	460c      	mov	r4, r1
 8002bec:	4618      	mov	r0, r3
 8002bee:	4621      	mov	r1, r4
 8002bf0:	f7fe f812 	bl	8000c18 <__aeabi_d2f>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	613b      	str	r3, [r7, #16]
		i += ki_slow_ * diff * DELTA_T;
 8002bf8:	4b4b      	ldr	r3, [pc, #300]	; (8002d28 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f7fd fcbb 	bl	8000578 <__aeabi_f2d>
 8002c02:	4604      	mov	r4, r0
 8002c04:	460d      	mov	r5, r1
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8002c0c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c14:	ee17 0a90 	vmov	r0, s15
 8002c18:	f7fd fcae 	bl	8000578 <__aeabi_f2d>
 8002c1c:	a340      	add	r3, pc, #256	; (adr r3, 8002d20 <_ZN9LineTrace8pidTraceEv+0x1b0>)
 8002c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c22:	f7fd fd01 	bl	8000628 <__aeabi_dmul>
 8002c26:	4602      	mov	r2, r0
 8002c28:	460b      	mov	r3, r1
 8002c2a:	4620      	mov	r0, r4
 8002c2c:	4629      	mov	r1, r5
 8002c2e:	f7fd fb45 	bl	80002bc <__adddf3>
 8002c32:	4603      	mov	r3, r0
 8002c34:	460c      	mov	r4, r1
 8002c36:	4618      	mov	r0, r3
 8002c38:	4621      	mov	r1, r4
 8002c3a:	f7fd ffed 	bl	8000c18 <__aeabi_d2f>
 8002c3e:	4602      	mov	r2, r0
 8002c40:	4b39      	ldr	r3, [pc, #228]	; (8002d28 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002c42:	601a      	str	r2, [r3, #0]
 8002c44:	e04b      	b.n	8002cde <_ZN9LineTrace8pidTraceEv+0x16e>
	}
	else{
		p = kp_ * diff;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8002c4c:	ed97 7a03 	vldr	s14, [r7, #12]
 8002c50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c54:	edc7 7a05 	vstr	s15, [r7, #20]
		d = kd_ * (diff - pre_diff) / DELTA_T;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8002c5e:	4b33      	ldr	r3, [pc, #204]	; (8002d2c <_ZN9LineTrace8pidTraceEv+0x1bc>)
 8002c60:	edd3 7a00 	vldr	s15, [r3]
 8002c64:	edd7 6a03 	vldr	s13, [r7, #12]
 8002c68:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002c6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c70:	ee17 0a90 	vmov	r0, s15
 8002c74:	f7fd fc80 	bl	8000578 <__aeabi_f2d>
 8002c78:	a329      	add	r3, pc, #164	; (adr r3, 8002d20 <_ZN9LineTrace8pidTraceEv+0x1b0>)
 8002c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c7e:	f7fd fdfd 	bl	800087c <__aeabi_ddiv>
 8002c82:	4603      	mov	r3, r0
 8002c84:	460c      	mov	r4, r1
 8002c86:	4618      	mov	r0, r3
 8002c88:	4621      	mov	r1, r4
 8002c8a:	f7fd ffc5 	bl	8000c18 <__aeabi_d2f>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	613b      	str	r3, [r7, #16]
		i += ki_ * diff * DELTA_T;
 8002c92:	4b25      	ldr	r3, [pc, #148]	; (8002d28 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7fd fc6e 	bl	8000578 <__aeabi_f2d>
 8002c9c:	4604      	mov	r4, r0
 8002c9e:	460d      	mov	r5, r1
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8002ca6:	edd7 7a03 	vldr	s15, [r7, #12]
 8002caa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cae:	ee17 0a90 	vmov	r0, s15
 8002cb2:	f7fd fc61 	bl	8000578 <__aeabi_f2d>
 8002cb6:	a31a      	add	r3, pc, #104	; (adr r3, 8002d20 <_ZN9LineTrace8pidTraceEv+0x1b0>)
 8002cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cbc:	f7fd fcb4 	bl	8000628 <__aeabi_dmul>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	460b      	mov	r3, r1
 8002cc4:	4620      	mov	r0, r4
 8002cc6:	4629      	mov	r1, r5
 8002cc8:	f7fd faf8 	bl	80002bc <__adddf3>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	460c      	mov	r4, r1
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	4621      	mov	r1, r4
 8002cd4:	f7fd ffa0 	bl	8000c18 <__aeabi_d2f>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	4b13      	ldr	r3, [pc, #76]	; (8002d28 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002cdc:	601a      	str	r2, [r3, #0]
	}

	float rotation_ratio = p + d + i;
 8002cde:	ed97 7a05 	vldr	s14, [r7, #20]
 8002ce2:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ce6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002cea:	4b0f      	ldr	r3, [pc, #60]	; (8002d28 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002cec:	edd3 7a00 	vldr	s15, [r3]
 8002cf0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cf4:	edc7 7a02 	vstr	s15, [r7, #8]

	velocity_ctrl_->setTranslationVelocityOnly(target_velocity_, rotation_ratio);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	689a      	ldr	r2, [r3, #8]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	edd3 7a2c 	vldr	s15, [r3, #176]	; 0xb0
 8002d02:	edd7 0a02 	vldr	s1, [r7, #8]
 8002d06:	eeb0 0a67 	vmov.f32	s0, s15
 8002d0a:	4610      	mov	r0, r2
 8002d0c:	f002 ff44 	bl	8005b98 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>

	pre_diff = diff;
 8002d10:	4a06      	ldr	r2, [pc, #24]	; (8002d2c <_ZN9LineTrace8pidTraceEv+0x1bc>)
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	6013      	str	r3, [r2, #0]

}
 8002d16:	bf00      	nop
 8002d18:	3718      	adds	r7, #24
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bdb0      	pop	{r4, r5, r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	d2f1a9fc 	.word	0xd2f1a9fc
 8002d24:	3f50624d 	.word	0x3f50624d
 8002d28:	20000214 	.word	0x20000214
 8002d2c:	20000210 	.word	0x20000210

08002d30 <_ZN9LineTrace11loggerStartEv>:

// ---------------------------------------------------------------------------------------//
// -------------------------------------Logging-------------------------------------------//
// ---------------------------------------------------------------------------------------//
void LineTrace::loggerStart()
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b082      	sub	sp, #8
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
	encoder_->clearDistance10mm();
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	695b      	ldr	r3, [r3, #20]
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f7fe fc95 	bl	800166c <_ZN7Encoder17clearDistance10mmEv>
	odometry_->clearPotition();
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	699b      	ldr	r3, [r3, #24]
 8002d46:	4618      	mov	r0, r3
 8002d48:	f002 f9e2 	bl	8005110 <_ZN8Odometry13clearPotitionEv>
	logger_->resetLogs2();
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	69db      	ldr	r3, [r3, #28]
 8002d50:	4618      	mov	r0, r3
 8002d52:	f001 ffc6 	bl	8004ce2 <_ZN6Logger10resetLogs2Ev>

	logging_flag_ = true;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2201      	movs	r2, #1
 8002d5a:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
}
 8002d5e:	bf00      	nop
 8002d60:	3708      	adds	r7, #8
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}

08002d66 <_ZN9LineTrace10loggerStopEv>:

void LineTrace::loggerStop()
{
 8002d66:	b580      	push	{r7, lr}
 8002d68:	b082      	sub	sp, #8
 8002d6a:	af00      	add	r7, sp, #0
 8002d6c:	6078      	str	r0, [r7, #4]
	logger_->stop();
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	69db      	ldr	r3, [r3, #28]
 8002d72:	4618      	mov	r0, r3
 8002d74:	f002 f847 	bl	8004e06 <_ZN6Logger4stopEv>
	logging_flag_ = false;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
}
 8002d80:	bf00      	nop
 8002d82:	3708      	adds	r7, #8
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <_ZN9LineTrace22storeCrossLineDistanceEv>:

void LineTrace::storeCrossLineDistance()
{
 8002d88:	b590      	push	{r4, r7, lr}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
	crossline_distance_[crossline_idx_] = encoder_->getTotalDistance();
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	695a      	ldr	r2, [r3, #20]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002d9a:	3318      	adds	r3, #24
 8002d9c:	881b      	ldrh	r3, [r3, #0]
 8002d9e:	461c      	mov	r4, r3
 8002da0:	4610      	mov	r0, r2
 8002da2:	f7fe fc45 	bl	8001630 <_ZN7Encoder16getTotalDistanceEv>
 8002da6:	eef0 7a40 	vmov.f32	s15, s0
 8002daa:	687a      	ldr	r2, [r7, #4]
 8002dac:	f504 533c 	add.w	r3, r4, #12032	; 0x2f00
 8002db0:	3316      	adds	r3, #22
 8002db2:	009b      	lsls	r3, r3, #2
 8002db4:	4413      	add	r3, r2
 8002db6:	edc3 7a00 	vstr	s15, [r3]
	crossline_idx_++;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002dc0:	3318      	adds	r3, #24
 8002dc2:	881b      	ldrh	r3, [r3, #0]
 8002dc4:	3301      	adds	r3, #1
 8002dc6:	b29a      	uxth	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002dce:	3318      	adds	r3, #24
 8002dd0:	801a      	strh	r2, [r3, #0]

	if(crossline_idx_ >= CROSSLINE_SIZE) crossline_idx_ = CROSSLINE_SIZE - 1;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002dd8:	3318      	adds	r3, #24
 8002dda:	881b      	ldrh	r3, [r3, #0]
 8002ddc:	2b63      	cmp	r3, #99	; 0x63
 8002dde:	d905      	bls.n	8002dec <_ZN9LineTrace22storeCrossLineDistanceEv+0x64>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002de6:	3318      	adds	r3, #24
 8002de8:	2263      	movs	r2, #99	; 0x63
 8002dea:	801a      	strh	r2, [r3, #0]
}
 8002dec:	bf00      	nop
 8002dee:	370c      	adds	r7, #12
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd90      	pop	{r4, r7, pc}

08002df4 <_ZN9LineTrace23storeCrossLineDistance2Ev>:

void LineTrace::storeCrossLineDistance2()
{
 8002df4:	b590      	push	{r4, r7, lr}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
	crossline_distance2_[crossline_idx2_] = encoder_->getTotalDistance();
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	695a      	ldr	r2, [r3, #20]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e06:	331a      	adds	r3, #26
 8002e08:	881b      	ldrh	r3, [r3, #0]
 8002e0a:	461c      	mov	r4, r3
 8002e0c:	4610      	mov	r0, r2
 8002e0e:	f7fe fc0f 	bl	8001630 <_ZN7Encoder16getTotalDistanceEv>
 8002e12:	eef0 7a40 	vmov.f32	s15, s0
 8002e16:	687a      	ldr	r2, [r7, #4]
 8002e18:	f504 533d 	add.w	r3, r4, #12096	; 0x2f40
 8002e1c:	333a      	adds	r3, #58	; 0x3a
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	4413      	add	r3, r2
 8002e22:	edc3 7a00 	vstr	s15, [r3]
	crossline_idx2_++;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e2c:	331a      	adds	r3, #26
 8002e2e:	881b      	ldrh	r3, [r3, #0]
 8002e30:	3301      	adds	r3, #1
 8002e32:	b29a      	uxth	r2, r3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e3a:	331a      	adds	r3, #26
 8002e3c:	801a      	strh	r2, [r3, #0]

	if(crossline_idx2_ >= CROSSLINE_SIZE) crossline_idx2_ = CROSSLINE_SIZE - 1;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e44:	331a      	adds	r3, #26
 8002e46:	881b      	ldrh	r3, [r3, #0]
 8002e48:	2b63      	cmp	r3, #99	; 0x63
 8002e4a:	d905      	bls.n	8002e58 <_ZN9LineTrace23storeCrossLineDistance2Ev+0x64>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e52:	331a      	adds	r3, #26
 8002e54:	2263      	movs	r2, #99	; 0x63
 8002e56:	801a      	strh	r2, [r3, #0]
}
 8002e58:	bf00      	nop
 8002e5a:	370c      	adds	r7, #12
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd90      	pop	{r4, r7, pc}

08002e60 <_ZN9LineTrace21storeSideLineDistanceEv>:

void LineTrace::storeSideLineDistance()
{
 8002e60:	b590      	push	{r4, r7, lr}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
	sideline_distance_[sideline_idx_] = encoder_->getTotalDistance();
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	695a      	ldr	r2, [r3, #20]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e72:	331c      	adds	r3, #28
 8002e74:	881b      	ldrh	r3, [r3, #0]
 8002e76:	461c      	mov	r4, r3
 8002e78:	4610      	mov	r0, r2
 8002e7a:	f7fe fbd9 	bl	8001630 <_ZN7Encoder16getTotalDistanceEv>
 8002e7e:	eef0 7a40 	vmov.f32	s15, s0
 8002e82:	687a      	ldr	r2, [r7, #4]
 8002e84:	f504 533f 	add.w	r3, r4, #12224	; 0x2fc0
 8002e88:	331e      	adds	r3, #30
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	4413      	add	r3, r2
 8002e8e:	edc3 7a00 	vstr	s15, [r3]
	sideline_idx_++;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e98:	331c      	adds	r3, #28
 8002e9a:	881b      	ldrh	r3, [r3, #0]
 8002e9c:	3301      	adds	r3, #1
 8002e9e:	b29a      	uxth	r2, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002ea6:	331c      	adds	r3, #28
 8002ea8:	801a      	strh	r2, [r3, #0]

	if(sideline_idx_ >= SIDELINE_SIZE) sideline_idx_ = SIDELINE_SIZE - 1;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002eb0:	331c      	adds	r3, #28
 8002eb2:	881b      	ldrh	r3, [r3, #0]
 8002eb4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002eb8:	d306      	bcc.n	8002ec8 <_ZN9LineTrace21storeSideLineDistanceEv+0x68>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002ec0:	331c      	adds	r3, #28
 8002ec2:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002ec6:	801a      	strh	r2, [r3, #0]
}
 8002ec8:	bf00      	nop
 8002eca:	370c      	adds	r7, #12
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd90      	pop	{r4, r7, pc}

08002ed0 <_ZN9LineTrace22storeSideLineDistance2Ev>:

void LineTrace::storeSideLineDistance2()
{
 8002ed0:	b590      	push	{r4, r7, lr}
 8002ed2:	b083      	sub	sp, #12
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
	sideline_distance2_[sideline_idx2_] = encoder_->getTotalDistance();
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	695a      	ldr	r2, [r3, #20]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002ee2:	331e      	adds	r3, #30
 8002ee4:	881b      	ldrh	r3, [r3, #0]
 8002ee6:	461c      	mov	r4, r3
 8002ee8:	4610      	mov	r0, r2
 8002eea:	f7fe fba1 	bl	8001630 <_ZN7Encoder16getTotalDistanceEv>
 8002eee:	eef0 7a40 	vmov.f32	s15, s0
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	f504 5347 	add.w	r3, r4, #12736	; 0x31c0
 8002ef8:	3312      	adds	r3, #18
 8002efa:	009b      	lsls	r3, r3, #2
 8002efc:	4413      	add	r3, r2
 8002efe:	edc3 7a00 	vstr	s15, [r3]
	sideline_idx2_++;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002f08:	331e      	adds	r3, #30
 8002f0a:	881b      	ldrh	r3, [r3, #0]
 8002f0c:	3301      	adds	r3, #1
 8002f0e:	b29a      	uxth	r2, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002f16:	331e      	adds	r3, #30
 8002f18:	801a      	strh	r2, [r3, #0]

	if(sideline_idx2_ >= SIDELINE_SIZE) sideline_idx2_ = SIDELINE_SIZE - 1;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002f20:	331e      	adds	r3, #30
 8002f22:	881b      	ldrh	r3, [r3, #0]
 8002f24:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002f28:	d306      	bcc.n	8002f38 <_ZN9LineTrace22storeSideLineDistance2Ev+0x68>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002f30:	331e      	adds	r3, #30
 8002f32:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002f36:	801a      	strh	r2, [r3, #0]
}
 8002f38:	bf00      	nop
 8002f3a:	370c      	adds	r7, #12
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd90      	pop	{r4, r7, pc}

08002f40 <_ZN9LineTrace9storeLogsEv>:
	if(all_sideline_idx_ >= SIDELINE_SIZE) all_sideline_idx_ = SIDELINE_SIZE - 1;
}
*/

void LineTrace::storeLogs()
{
 8002f40:	b590      	push	{r4, r7, lr}
 8002f42:	ed2d 8b02 	vpush	{d8}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
	if(logging_flag_ == true){
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d046      	beq.n	8002fe4 <_ZN9LineTrace9storeLogsEv+0xa4>
		if(mode_selector_ == FIRST_RUNNING)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002f5c:	3354      	adds	r3, #84	; 0x54
 8002f5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d11c      	bne.n	8002fa0 <_ZN9LineTrace9storeLogsEv+0x60>
			logger_->storeDistanceAndTheta(encoder_->getDistance10mm(), odometry_->getTheta());
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	69dc      	ldr	r4, [r3, #28]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	695b      	ldr	r3, [r3, #20]
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f7fe fb4f 	bl	8001612 <_ZN7Encoder15getDistance10mmEv>
 8002f74:	eeb0 8a40 	vmov.f32	s16, s0
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	699b      	ldr	r3, [r3, #24]
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f002 f8b6 	bl	80050ee <_ZN8Odometry8getThetaEv>
 8002f82:	ec53 2b10 	vmov	r2, r3, d0
 8002f86:	4610      	mov	r0, r2
 8002f88:	4619      	mov	r1, r3
 8002f8a:	f7fd fe45 	bl	8000c18 <__aeabi_d2f>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	ee00 3a90 	vmov	s1, r3
 8002f94:	eeb0 0a48 	vmov.f32	s0, s16
 8002f98:	4620      	mov	r0, r4
 8002f9a:	f001 fd61 	bl	8004a60 <_ZN6Logger21storeDistanceAndThetaEff>
 8002f9e:	e01b      	b.n	8002fd8 <_ZN9LineTrace9storeLogsEv+0x98>
		else
			//logger_->storeDistanceAndTheta2(encoder_->getDistance10mm(), odometry_->getTheta());
			logger_->storeDistanceAndTheta2(encoder_->getTotalDistance(), odometry_->getTheta());
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	69dc      	ldr	r4, [r3, #28]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	695b      	ldr	r3, [r3, #20]
 8002fa8:	4618      	mov	r0, r3
 8002faa:	f7fe fb41 	bl	8001630 <_ZN7Encoder16getTotalDistanceEv>
 8002fae:	eeb0 8a40 	vmov.f32	s16, s0
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	699b      	ldr	r3, [r3, #24]
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f002 f899 	bl	80050ee <_ZN8Odometry8getThetaEv>
 8002fbc:	ec53 2b10 	vmov	r2, r3, d0
 8002fc0:	4610      	mov	r0, r2
 8002fc2:	4619      	mov	r1, r3
 8002fc4:	f7fd fe28 	bl	8000c18 <__aeabi_d2f>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	ee00 3a90 	vmov	s1, r3
 8002fce:	eeb0 0a48 	vmov.f32	s0, s16
 8002fd2:	4620      	mov	r0, r4
 8002fd4:	f001 fd8d 	bl	8004af2 <_ZN6Logger22storeDistanceAndTheta2Eff>
			//logger_->storeDistanceAndTheta2(encoder_->getDistance10mm(), odometry_->getTheta());

		mon_store_cnt++;
 8002fd8:	4b05      	ldr	r3, [pc, #20]	; (8002ff0 <_ZN9LineTrace9storeLogsEv+0xb0>)
 8002fda:	881b      	ldrh	r3, [r3, #0]
 8002fdc:	3301      	adds	r3, #1
 8002fde:	b29a      	uxth	r2, r3
 8002fe0:	4b03      	ldr	r3, [pc, #12]	; (8002ff0 <_ZN9LineTrace9storeLogsEv+0xb0>)
 8002fe2:	801a      	strh	r2, [r3, #0]
	}
}
 8002fe4:	bf00      	nop
 8002fe6:	370c      	adds	r7, #12
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	ecbd 8b02 	vpop	{d8}
 8002fee:	bd90      	pop	{r4, r7, pc}
 8002ff0:	20000204 	.word	0x20000204

08002ff4 <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv>:

// ---------------------------------------------------------------------------------------------------//
// ----------------------------------Position correction----------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::correctionTotalDistanceFromCrossLine()
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
			break;
		}
	}
	*/

	while(crossline_idx_ <= CROSSLINE_SIZE){
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003002:	3318      	adds	r3, #24
 8003004:	881b      	ldrh	r3, [r3, #0]
 8003006:	2b64      	cmp	r3, #100	; 0x64
 8003008:	d85a      	bhi.n	80030c0 <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv+0xcc>
		float temp_crossline_distance = crossline_distance_[crossline_idx_];
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003010:	3318      	adds	r3, #24
 8003012:	881b      	ldrh	r3, [r3, #0]
 8003014:	687a      	ldr	r2, [r7, #4]
 8003016:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 800301a:	3316      	adds	r3, #22
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	4413      	add	r3, r2
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	60fb      	str	r3, [r7, #12]
		float diff = abs(temp_crossline_distance - (encoder_->getTotalDistance() / DISTANCE_CORRECTION_CONST));
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	695b      	ldr	r3, [r3, #20]
 8003028:	4618      	mov	r0, r3
 800302a:	f7fe fb01 	bl	8001630 <_ZN7Encoder16getTotalDistanceEv>
 800302e:	eeb0 7a40 	vmov.f32	s14, s0
 8003032:	edd7 7a03 	vldr	s15, [r7, #12]
 8003036:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800303a:	eeb0 0a67 	vmov.f32	s0, s15
 800303e:	f7ff fc1b 	bl	8002878 <_ZSt3absf>
 8003042:	ed87 0a02 	vstr	s0, [r7, #8]
		if(diff <= 250){
 8003046:	edd7 7a02 	vldr	s15, [r7, #8]
 800304a:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80030e4 <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv+0xf0>
 800304e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003056:	d826      	bhi.n	80030a6 <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv+0xb2>
			correction_check_cnt_ = 0;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800305e:	3338      	adds	r3, #56	; 0x38
 8003060:	2200      	movs	r2, #0
 8003062:	801a      	strh	r2, [r3, #0]
			encoder_->setTotalDistance(crossline_distance_[crossline_idx_] / DISTANCE_CORRECTION_CONST);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6959      	ldr	r1, [r3, #20]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800306e:	3318      	adds	r3, #24
 8003070:	881b      	ldrh	r3, [r3, #0]
 8003072:	687a      	ldr	r2, [r7, #4]
 8003074:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 8003078:	3316      	adds	r3, #22
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	4413      	add	r3, r2
 800307e:	edd3 7a00 	vldr	s15, [r3]
 8003082:	eeb0 0a67 	vmov.f32	s0, s15
 8003086:	4608      	mov	r0, r1
 8003088:	f7fe fae1 	bl	800164e <_ZN7Encoder16setTotalDistanceEf>
			crossline_idx_++;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003092:	3318      	adds	r3, #24
 8003094:	881b      	ldrh	r3, [r3, #0]
 8003096:	3301      	adds	r3, #1
 8003098:	b29a      	uxth	r2, r3
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80030a0:	3318      	adds	r3, #24
 80030a2:	801a      	strh	r2, [r3, #0]
			break;
 80030a4:	e00c      	b.n	80030c0 <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv+0xcc>
		}
		crossline_idx_++;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80030ac:	3318      	adds	r3, #24
 80030ae:	881b      	ldrh	r3, [r3, #0]
 80030b0:	3301      	adds	r3, #1
 80030b2:	b29a      	uxth	r2, r3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80030ba:	3318      	adds	r3, #24
 80030bc:	801a      	strh	r2, [r3, #0]
	while(crossline_idx_ <= CROSSLINE_SIZE){
 80030be:	e79d      	b.n	8002ffc <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv+0x8>
	}

	if(crossline_idx_ >= CROSSLINE_SIZE) crossline_idx_ = CROSSLINE_SIZE - 1;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80030c6:	3318      	adds	r3, #24
 80030c8:	881b      	ldrh	r3, [r3, #0]
 80030ca:	2b63      	cmp	r3, #99	; 0x63
 80030cc:	d905      	bls.n	80030da <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv+0xe6>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80030d4:	3318      	adds	r3, #24
 80030d6:	2263      	movs	r2, #99	; 0x63
 80030d8:	801a      	strh	r2, [r3, #0]

}
 80030da:	bf00      	nop
 80030dc:	3710      	adds	r7, #16
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	437a0000 	.word	0x437a0000

080030e8 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv>:

void LineTrace::correctionTotalDistanceFromSideMarker()
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b086      	sub	sp, #24
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]

	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 80030f0:	2300      	movs	r3, #0
 80030f2:	82fb      	strh	r3, [r7, #22]
 80030f4:	8afb      	ldrh	r3, [r7, #22]
 80030f6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80030fa:	d23d      	bcs.n	8003178 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0x90>
		float temp_sideline_distance = sideline_distance_[i];
 80030fc:	8afb      	ldrh	r3, [r7, #22]
 80030fe:	687a      	ldr	r2, [r7, #4]
 8003100:	f503 533f 	add.w	r3, r3, #12224	; 0x2fc0
 8003104:	331e      	adds	r3, #30
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	4413      	add	r3, r2
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	613b      	str	r3, [r7, #16]
		float diff = abs(temp_sideline_distance - (encoder_->getTotalDistance() / DISTANCE_CORRECTION_CONST));
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	695b      	ldr	r3, [r3, #20]
 8003112:	4618      	mov	r0, r3
 8003114:	f7fe fa8c 	bl	8001630 <_ZN7Encoder16getTotalDistanceEv>
 8003118:	eeb0 7a40 	vmov.f32	s14, s0
 800311c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003120:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003124:	eeb0 0a67 	vmov.f32	s0, s15
 8003128:	f7ff fba6 	bl	8002878 <_ZSt3absf>
 800312c:	ed87 0a03 	vstr	s0, [r7, #12]
		if(diff <= 230){
 8003130:	edd7 7a03 	vldr	s15, [r7, #12]
 8003134:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80031a0 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0xb8>
 8003138:	eef4 7ac7 	vcmpe.f32	s15, s14
 800313c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003140:	d816      	bhi.n	8003170 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0x88>
			correction_check_cnt_ = 0;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003148:	3338      	adds	r3, #56	; 0x38
 800314a:	2200      	movs	r2, #0
 800314c:	801a      	strh	r2, [r3, #0]
			encoder_->setTotalDistance(sideline_distance_[i] / DISTANCE_CORRECTION_CONST);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6959      	ldr	r1, [r3, #20]
 8003152:	8afb      	ldrh	r3, [r7, #22]
 8003154:	687a      	ldr	r2, [r7, #4]
 8003156:	f503 533f 	add.w	r3, r3, #12224	; 0x2fc0
 800315a:	331e      	adds	r3, #30
 800315c:	009b      	lsls	r3, r3, #2
 800315e:	4413      	add	r3, r2
 8003160:	edd3 7a00 	vldr	s15, [r3]
 8003164:	eeb0 0a67 	vmov.f32	s0, s15
 8003168:	4608      	mov	r0, r1
 800316a:	f7fe fa70 	bl	800164e <_ZN7Encoder16setTotalDistanceEf>
			break;
 800316e:	e003      	b.n	8003178 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0x90>
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8003170:	8afb      	ldrh	r3, [r7, #22]
 8003172:	3301      	adds	r3, #1
 8003174:	82fb      	strh	r3, [r7, #22]
 8003176:	e7bd      	b.n	80030f4 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0xc>
		}
		sideline_idx_++;
	}
	*/

	if(sideline_idx_ >= SIDELINE_SIZE) sideline_idx_ = SIDELINE_SIZE - 1;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800317e:	331c      	adds	r3, #28
 8003180:	881b      	ldrh	r3, [r3, #0]
 8003182:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003186:	d306      	bcc.n	8003196 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0xae>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800318e:	331c      	adds	r3, #28
 8003190:	f240 12f3 	movw	r2, #499	; 0x1f3
 8003194:	801a      	strh	r2, [r3, #0]

}
 8003196:	bf00      	nop
 8003198:	3718      	adds	r7, #24
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	43660000 	.word	0x43660000

080031a4 <_ZN9LineTrace15radius2VelocityEf>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------ Acceleration / deceleration processing------------------------------------//
// ---------------------------------------------------------------------------------------------------//
float LineTrace::radius2Velocity(float radius)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b085      	sub	sp, #20
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
 80031ac:	ed87 0a00 	vstr	s0, [r7]
		else if(radius < 800) velocity = 1.7;
		else if(radius < 1400) velocity = 2.0;
		else velocity = max_velocity_;
	}
	*/
	if(mode_selector_ == SECOND_RUNNING){
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80031b6:	3354      	adds	r3, #84	; 0x54
 80031b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80031bc:	2b01      	cmp	r3, #1
 80031be:	d144      	bne.n	800324a <_ZN9LineTrace15radius2VelocityEf+0xa6>
		if(radius < 400) velocity = min_velocity_;
 80031c0:	edd7 7a00 	vldr	s15, [r7]
 80031c4:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 80032fc <_ZN9LineTrace15radius2VelocityEf+0x158>
 80031c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031d0:	d504      	bpl.n	80031dc <_ZN9LineTrace15radius2VelocityEf+0x38>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80031d8:	60fb      	str	r3, [r7, #12]
 80031da:	e084      	b.n	80032e6 <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 500) velocity = 1.5;
 80031dc:	edd7 7a00 	vldr	s15, [r7]
 80031e0:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8003300 <_ZN9LineTrace15radius2VelocityEf+0x15c>
 80031e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ec:	d503      	bpl.n	80031f6 <_ZN9LineTrace15radius2VelocityEf+0x52>
 80031ee:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80031f2:	60fb      	str	r3, [r7, #12]
 80031f4:	e077      	b.n	80032e6 <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 650) velocity = 2.0;
 80031f6:	edd7 7a00 	vldr	s15, [r7]
 80031fa:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8003304 <_ZN9LineTrace15radius2VelocityEf+0x160>
 80031fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003202:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003206:	d503      	bpl.n	8003210 <_ZN9LineTrace15radius2VelocityEf+0x6c>
 8003208:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800320c:	60fb      	str	r3, [r7, #12]
 800320e:	e06a      	b.n	80032e6 <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 1500) velocity = 2.5;
 8003210:	edd7 7a00 	vldr	s15, [r7]
 8003214:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8003308 <_ZN9LineTrace15radius2VelocityEf+0x164>
 8003218:	eef4 7ac7 	vcmpe.f32	s15, s14
 800321c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003220:	d502      	bpl.n	8003228 <_ZN9LineTrace15radius2VelocityEf+0x84>
 8003222:	4b3a      	ldr	r3, [pc, #232]	; (800330c <_ZN9LineTrace15radius2VelocityEf+0x168>)
 8003224:	60fb      	str	r3, [r7, #12]
 8003226:	e05e      	b.n	80032e6 <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 2000) velocity = 3.0;
 8003228:	edd7 7a00 	vldr	s15, [r7]
 800322c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8003310 <_ZN9LineTrace15radius2VelocityEf+0x16c>
 8003230:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003238:	d502      	bpl.n	8003240 <_ZN9LineTrace15radius2VelocityEf+0x9c>
 800323a:	4b36      	ldr	r3, [pc, #216]	; (8003314 <_ZN9LineTrace15radius2VelocityEf+0x170>)
 800323c:	60fb      	str	r3, [r7, #12]
 800323e:	e052      	b.n	80032e6 <_ZN9LineTrace15radius2VelocityEf+0x142>
		else velocity = max_velocity_;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003246:	60fb      	str	r3, [r7, #12]
 8003248:	e04d      	b.n	80032e6 <_ZN9LineTrace15radius2VelocityEf+0x142>
	}

	else if(mode_selector_ == THIRD_RUNNING){
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003250:	3354      	adds	r3, #84	; 0x54
 8003252:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003256:	2b02      	cmp	r3, #2
 8003258:	d143      	bne.n	80032e2 <_ZN9LineTrace15radius2VelocityEf+0x13e>
		if(radius < 400) velocity = min_velocity2_;
 800325a:	edd7 7a00 	vldr	s15, [r7]
 800325e:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80032fc <_ZN9LineTrace15radius2VelocityEf+0x158>
 8003262:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800326a:	d504      	bpl.n	8003276 <_ZN9LineTrace15radius2VelocityEf+0xd2>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8003272:	60fb      	str	r3, [r7, #12]
 8003274:	e037      	b.n	80032e6 <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 500) velocity = 1.7;
 8003276:	edd7 7a00 	vldr	s15, [r7]
 800327a:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8003300 <_ZN9LineTrace15radius2VelocityEf+0x15c>
 800327e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003286:	d502      	bpl.n	800328e <_ZN9LineTrace15radius2VelocityEf+0xea>
 8003288:	4b23      	ldr	r3, [pc, #140]	; (8003318 <_ZN9LineTrace15radius2VelocityEf+0x174>)
 800328a:	60fb      	str	r3, [r7, #12]
 800328c:	e02b      	b.n	80032e6 <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 650) velocity = 2.0;
 800328e:	edd7 7a00 	vldr	s15, [r7]
 8003292:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8003304 <_ZN9LineTrace15radius2VelocityEf+0x160>
 8003296:	eef4 7ac7 	vcmpe.f32	s15, s14
 800329a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800329e:	d503      	bpl.n	80032a8 <_ZN9LineTrace15radius2VelocityEf+0x104>
 80032a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80032a4:	60fb      	str	r3, [r7, #12]
 80032a6:	e01e      	b.n	80032e6 <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 1500) velocity = 2.5;
 80032a8:	edd7 7a00 	vldr	s15, [r7]
 80032ac:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8003308 <_ZN9LineTrace15radius2VelocityEf+0x164>
 80032b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032b8:	d502      	bpl.n	80032c0 <_ZN9LineTrace15radius2VelocityEf+0x11c>
 80032ba:	4b14      	ldr	r3, [pc, #80]	; (800330c <_ZN9LineTrace15radius2VelocityEf+0x168>)
 80032bc:	60fb      	str	r3, [r7, #12]
 80032be:	e012      	b.n	80032e6 <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 2000) velocity = 3.0;
 80032c0:	edd7 7a00 	vldr	s15, [r7]
 80032c4:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8003310 <_ZN9LineTrace15radius2VelocityEf+0x16c>
 80032c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032d0:	d502      	bpl.n	80032d8 <_ZN9LineTrace15radius2VelocityEf+0x134>
 80032d2:	4b10      	ldr	r3, [pc, #64]	; (8003314 <_ZN9LineTrace15radius2VelocityEf+0x170>)
 80032d4:	60fb      	str	r3, [r7, #12]
 80032d6:	e006      	b.n	80032e6 <_ZN9LineTrace15radius2VelocityEf+0x142>
		else velocity = max_velocity2_;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80032de:	60fb      	str	r3, [r7, #12]
 80032e0:	e001      	b.n	80032e6 <_ZN9LineTrace15radius2VelocityEf+0x142>
	}
	else velocity = 1.3;
 80032e2:	4b0e      	ldr	r3, [pc, #56]	; (800331c <_ZN9LineTrace15radius2VelocityEf+0x178>)
 80032e4:	60fb      	str	r3, [r7, #12]

	return velocity;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	ee07 3a90 	vmov	s15, r3
}
 80032ec:	eeb0 0a67 	vmov.f32	s0, s15
 80032f0:	3714      	adds	r7, #20
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr
 80032fa:	bf00      	nop
 80032fc:	43c80000 	.word	0x43c80000
 8003300:	43fa0000 	.word	0x43fa0000
 8003304:	44228000 	.word	0x44228000
 8003308:	44bb8000 	.word	0x44bb8000
 800330c:	40200000 	.word	0x40200000
 8003310:	44fa0000 	.word	0x44fa0000
 8003314:	40400000 	.word	0x40400000
 8003318:	3fd9999a 	.word	0x3fd9999a
 800331c:	3fa66666 	.word	0x3fa66666

08003320 <_ZN9LineTrace20decelerateProcessingEfPKf>:

	return a * exp(b * radius) + c * exp(d * radius);
}

void LineTrace::decelerateProcessing(const float am, const float *p_distance)
{
 8003320:	b5b0      	push	{r4, r5, r7, lr}
 8003322:	b088      	sub	sp, #32
 8003324:	af00      	add	r7, sp, #0
 8003326:	60f8      	str	r0, [r7, #12]
 8003328:	ed87 0a02 	vstr	s0, [r7, #8]
 800332c:	6079      	str	r1, [r7, #4]
	for(uint16_t i = LOG_DATA_SIZE_DIS - 1; i >= 1; i--){
 800332e:	f241 736f 	movw	r3, #5999	; 0x176f
 8003332:	83fb      	strh	r3, [r7, #30]
 8003334:	8bfb      	ldrh	r3, [r7, #30]
 8003336:	2b00      	cmp	r3, #0
 8003338:	f000 808d 	beq.w	8003456 <_ZN9LineTrace20decelerateProcessingEfPKf+0x136>
		float v_diff = velocity_table_[i-1] - velocity_table_[i];
 800333c:	8bfb      	ldrh	r3, [r7, #30]
 800333e:	3b01      	subs	r3, #1
 8003340:	68fa      	ldr	r2, [r7, #12]
 8003342:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 8003346:	3304      	adds	r3, #4
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	4413      	add	r3, r2
 800334c:	ed93 7a00 	vldr	s14, [r3]
 8003350:	8bfb      	ldrh	r3, [r7, #30]
 8003352:	68fa      	ldr	r2, [r7, #12]
 8003354:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 8003358:	3304      	adds	r3, #4
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	4413      	add	r3, r2
 800335e:	edd3 7a00 	vldr	s15, [r3]
 8003362:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003366:	edc7 7a06 	vstr	s15, [r7, #24]

		if(v_diff > 0){
 800336a:	edd7 7a06 	vldr	s15, [r7, #24]
 800336e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003372:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003376:	dd6a      	ble.n	800344e <_ZN9LineTrace20decelerateProcessingEfPKf+0x12e>
			float t = p_distance[i]*1e-3 / v_diff;
 8003378:	8bfb      	ldrh	r3, [r7, #30]
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	687a      	ldr	r2, [r7, #4]
 800337e:	4413      	add	r3, r2
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4618      	mov	r0, r3
 8003384:	f7fd f8f8 	bl	8000578 <__aeabi_f2d>
 8003388:	a335      	add	r3, pc, #212	; (adr r3, 8003460 <_ZN9LineTrace20decelerateProcessingEfPKf+0x140>)
 800338a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800338e:	f7fd f94b 	bl	8000628 <__aeabi_dmul>
 8003392:	4603      	mov	r3, r0
 8003394:	460c      	mov	r4, r1
 8003396:	4625      	mov	r5, r4
 8003398:	461c      	mov	r4, r3
 800339a:	69b8      	ldr	r0, [r7, #24]
 800339c:	f7fd f8ec 	bl	8000578 <__aeabi_f2d>
 80033a0:	4602      	mov	r2, r0
 80033a2:	460b      	mov	r3, r1
 80033a4:	4620      	mov	r0, r4
 80033a6:	4629      	mov	r1, r5
 80033a8:	f7fd fa68 	bl	800087c <__aeabi_ddiv>
 80033ac:	4603      	mov	r3, r0
 80033ae:	460c      	mov	r4, r1
 80033b0:	4618      	mov	r0, r3
 80033b2:	4621      	mov	r1, r4
 80033b4:	f7fd fc30 	bl	8000c18 <__aeabi_d2f>
 80033b8:	4603      	mov	r3, r0
 80033ba:	617b      	str	r3, [r7, #20]
			float a = v_diff / t;
 80033bc:	edd7 6a06 	vldr	s13, [r7, #24]
 80033c0:	ed97 7a05 	vldr	s14, [r7, #20]
 80033c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80033c8:	edc7 7a04 	vstr	s15, [r7, #16]
			if(a > am){
 80033cc:	ed97 7a04 	vldr	s14, [r7, #16]
 80033d0:	edd7 7a02 	vldr	s15, [r7, #8]
 80033d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033dc:	dd37      	ble.n	800344e <_ZN9LineTrace20decelerateProcessingEfPKf+0x12e>
				velocity_table_[i-1] = velocity_table_[i] + am * p_distance[i]*1e-3;
 80033de:	8bfb      	ldrh	r3, [r7, #30]
 80033e0:	68fa      	ldr	r2, [r7, #12]
 80033e2:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 80033e6:	3304      	adds	r3, #4
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	4413      	add	r3, r2
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4618      	mov	r0, r3
 80033f0:	f7fd f8c2 	bl	8000578 <__aeabi_f2d>
 80033f4:	4604      	mov	r4, r0
 80033f6:	460d      	mov	r5, r1
 80033f8:	8bfb      	ldrh	r3, [r7, #30]
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	687a      	ldr	r2, [r7, #4]
 80033fe:	4413      	add	r3, r2
 8003400:	ed93 7a00 	vldr	s14, [r3]
 8003404:	edd7 7a02 	vldr	s15, [r7, #8]
 8003408:	ee67 7a27 	vmul.f32	s15, s14, s15
 800340c:	ee17 0a90 	vmov	r0, s15
 8003410:	f7fd f8b2 	bl	8000578 <__aeabi_f2d>
 8003414:	a312      	add	r3, pc, #72	; (adr r3, 8003460 <_ZN9LineTrace20decelerateProcessingEfPKf+0x140>)
 8003416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800341a:	f7fd f905 	bl	8000628 <__aeabi_dmul>
 800341e:	4602      	mov	r2, r0
 8003420:	460b      	mov	r3, r1
 8003422:	4620      	mov	r0, r4
 8003424:	4629      	mov	r1, r5
 8003426:	f7fc ff49 	bl	80002bc <__adddf3>
 800342a:	4603      	mov	r3, r0
 800342c:	460c      	mov	r4, r1
 800342e:	4619      	mov	r1, r3
 8003430:	4622      	mov	r2, r4
 8003432:	8bfb      	ldrh	r3, [r7, #30]
 8003434:	1e5c      	subs	r4, r3, #1
 8003436:	4608      	mov	r0, r1
 8003438:	4611      	mov	r1, r2
 800343a:	f7fd fbed 	bl	8000c18 <__aeabi_d2f>
 800343e:	4601      	mov	r1, r0
 8003440:	68fa      	ldr	r2, [r7, #12]
 8003442:	f504 53bd 	add.w	r3, r4, #6048	; 0x17a0
 8003446:	3304      	adds	r3, #4
 8003448:	009b      	lsls	r3, r3, #2
 800344a:	4413      	add	r3, r2
 800344c:	6019      	str	r1, [r3, #0]
	for(uint16_t i = LOG_DATA_SIZE_DIS - 1; i >= 1; i--){
 800344e:	8bfb      	ldrh	r3, [r7, #30]
 8003450:	3b01      	subs	r3, #1
 8003452:	83fb      	strh	r3, [r7, #30]
 8003454:	e76e      	b.n	8003334 <_ZN9LineTrace20decelerateProcessingEfPKf+0x14>
			}

		}
	}

}
 8003456:	bf00      	nop
 8003458:	3720      	adds	r7, #32
 800345a:	46bd      	mov	sp, r7
 800345c:	bdb0      	pop	{r4, r5, r7, pc}
 800345e:	bf00      	nop
 8003460:	d2f1a9fc 	.word	0xd2f1a9fc
 8003464:	3f50624d 	.word	0x3f50624d

08003468 <_ZN9LineTrace20accelerateProcessingEfPKf>:

void LineTrace::accelerateProcessing(const float am, const float *p_distance)
{
 8003468:	b5b0      	push	{r4, r5, r7, lr}
 800346a:	b088      	sub	sp, #32
 800346c:	af00      	add	r7, sp, #0
 800346e:	60f8      	str	r0, [r7, #12]
 8003470:	ed87 0a02 	vstr	s0, [r7, #8]
 8003474:	6079      	str	r1, [r7, #4]
	for(uint16_t i = 0; i <= LOG_DATA_SIZE_DIS - 1; i++){
 8003476:	2300      	movs	r3, #0
 8003478:	83fb      	strh	r3, [r7, #30]
 800347a:	8bfb      	ldrh	r3, [r7, #30]
 800347c:	f241 726f 	movw	r2, #5999	; 0x176f
 8003480:	4293      	cmp	r3, r2
 8003482:	f200 808d 	bhi.w	80035a0 <_ZN9LineTrace20accelerateProcessingEfPKf+0x138>
		float v_diff = velocity_table_[i+1] - velocity_table_[i];
 8003486:	8bfb      	ldrh	r3, [r7, #30]
 8003488:	3301      	adds	r3, #1
 800348a:	68fa      	ldr	r2, [r7, #12]
 800348c:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 8003490:	3304      	adds	r3, #4
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	4413      	add	r3, r2
 8003496:	ed93 7a00 	vldr	s14, [r3]
 800349a:	8bfb      	ldrh	r3, [r7, #30]
 800349c:	68fa      	ldr	r2, [r7, #12]
 800349e:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 80034a2:	3304      	adds	r3, #4
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	4413      	add	r3, r2
 80034a8:	edd3 7a00 	vldr	s15, [r3]
 80034ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034b0:	edc7 7a06 	vstr	s15, [r7, #24]

		if(v_diff > 0){
 80034b4:	edd7 7a06 	vldr	s15, [r7, #24]
 80034b8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80034bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034c0:	dd6a      	ble.n	8003598 <_ZN9LineTrace20accelerateProcessingEfPKf+0x130>
			float t = p_distance[i]*1e-3 / v_diff;
 80034c2:	8bfb      	ldrh	r3, [r7, #30]
 80034c4:	009b      	lsls	r3, r3, #2
 80034c6:	687a      	ldr	r2, [r7, #4]
 80034c8:	4413      	add	r3, r2
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4618      	mov	r0, r3
 80034ce:	f7fd f853 	bl	8000578 <__aeabi_f2d>
 80034d2:	a335      	add	r3, pc, #212	; (adr r3, 80035a8 <_ZN9LineTrace20accelerateProcessingEfPKf+0x140>)
 80034d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034d8:	f7fd f8a6 	bl	8000628 <__aeabi_dmul>
 80034dc:	4603      	mov	r3, r0
 80034de:	460c      	mov	r4, r1
 80034e0:	4625      	mov	r5, r4
 80034e2:	461c      	mov	r4, r3
 80034e4:	69b8      	ldr	r0, [r7, #24]
 80034e6:	f7fd f847 	bl	8000578 <__aeabi_f2d>
 80034ea:	4602      	mov	r2, r0
 80034ec:	460b      	mov	r3, r1
 80034ee:	4620      	mov	r0, r4
 80034f0:	4629      	mov	r1, r5
 80034f2:	f7fd f9c3 	bl	800087c <__aeabi_ddiv>
 80034f6:	4603      	mov	r3, r0
 80034f8:	460c      	mov	r4, r1
 80034fa:	4618      	mov	r0, r3
 80034fc:	4621      	mov	r1, r4
 80034fe:	f7fd fb8b 	bl	8000c18 <__aeabi_d2f>
 8003502:	4603      	mov	r3, r0
 8003504:	617b      	str	r3, [r7, #20]
			float a = v_diff / t;
 8003506:	edd7 6a06 	vldr	s13, [r7, #24]
 800350a:	ed97 7a05 	vldr	s14, [r7, #20]
 800350e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003512:	edc7 7a04 	vstr	s15, [r7, #16]
			if(a > am){
 8003516:	ed97 7a04 	vldr	s14, [r7, #16]
 800351a:	edd7 7a02 	vldr	s15, [r7, #8]
 800351e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003522:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003526:	dd37      	ble.n	8003598 <_ZN9LineTrace20accelerateProcessingEfPKf+0x130>
				velocity_table_[i+1] = velocity_table_[i] + am * p_distance[i]*1e-3;
 8003528:	8bfb      	ldrh	r3, [r7, #30]
 800352a:	68fa      	ldr	r2, [r7, #12]
 800352c:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 8003530:	3304      	adds	r3, #4
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	4413      	add	r3, r2
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4618      	mov	r0, r3
 800353a:	f7fd f81d 	bl	8000578 <__aeabi_f2d>
 800353e:	4604      	mov	r4, r0
 8003540:	460d      	mov	r5, r1
 8003542:	8bfb      	ldrh	r3, [r7, #30]
 8003544:	009b      	lsls	r3, r3, #2
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	4413      	add	r3, r2
 800354a:	ed93 7a00 	vldr	s14, [r3]
 800354e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003552:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003556:	ee17 0a90 	vmov	r0, s15
 800355a:	f7fd f80d 	bl	8000578 <__aeabi_f2d>
 800355e:	a312      	add	r3, pc, #72	; (adr r3, 80035a8 <_ZN9LineTrace20accelerateProcessingEfPKf+0x140>)
 8003560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003564:	f7fd f860 	bl	8000628 <__aeabi_dmul>
 8003568:	4602      	mov	r2, r0
 800356a:	460b      	mov	r3, r1
 800356c:	4620      	mov	r0, r4
 800356e:	4629      	mov	r1, r5
 8003570:	f7fc fea4 	bl	80002bc <__adddf3>
 8003574:	4603      	mov	r3, r0
 8003576:	460c      	mov	r4, r1
 8003578:	4619      	mov	r1, r3
 800357a:	4622      	mov	r2, r4
 800357c:	8bfb      	ldrh	r3, [r7, #30]
 800357e:	1c5c      	adds	r4, r3, #1
 8003580:	4608      	mov	r0, r1
 8003582:	4611      	mov	r1, r2
 8003584:	f7fd fb48 	bl	8000c18 <__aeabi_d2f>
 8003588:	4601      	mov	r1, r0
 800358a:	68fa      	ldr	r2, [r7, #12]
 800358c:	f504 53bd 	add.w	r3, r4, #6048	; 0x17a0
 8003590:	3304      	adds	r3, #4
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	4413      	add	r3, r2
 8003596:	6019      	str	r1, [r3, #0]
	for(uint16_t i = 0; i <= LOG_DATA_SIZE_DIS - 1; i++){
 8003598:	8bfb      	ldrh	r3, [r7, #30]
 800359a:	3301      	adds	r3, #1
 800359c:	83fb      	strh	r3, [r7, #30]
 800359e:	e76c      	b.n	800347a <_ZN9LineTrace20accelerateProcessingEfPKf+0x12>
			}

		}
	}

}
 80035a0:	bf00      	nop
 80035a2:	3720      	adds	r7, #32
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bdb0      	pop	{r4, r5, r7, pc}
 80035a8:	d2f1a9fc 	.word	0xd2f1a9fc
 80035ac:	3f50624d 	.word	0x3f50624d

080035b0 <_ZN9LineTrace17startVelocityPlayEv>:

void LineTrace::startVelocityPlay()
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b082      	sub	sp, #8
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
	encoder_->clearTotalDistance();
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	695b      	ldr	r3, [r3, #20]
 80035bc:	4618      	mov	r0, r3
 80035be:	f7fe f863 	bl	8001688 <_ZN7Encoder18clearTotalDistanceEv>
	velocity_play_flag_ = true;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80035c8:	3350      	adds	r3, #80	; 0x50
 80035ca:	2201      	movs	r2, #1
 80035cc:	701a      	strb	r2, [r3, #0]
	velocity_table_idx_ = 0;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80035d4:	3352      	adds	r3, #82	; 0x52
 80035d6:	2200      	movs	r2, #0
 80035d8:	801a      	strh	r2, [r3, #0]
	ref_distance_ = 0;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 80035e0:	330c      	adds	r3, #12
 80035e2:	f04f 0200 	mov.w	r2, #0
 80035e6:	601a      	str	r2, [r3, #0]
}
 80035e8:	bf00      	nop
 80035ea:	3708      	adds	r7, #8
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}

080035f0 <_ZN9LineTrace16stopVelocityPlayEv>:

void LineTrace::stopVelocityPlay()
{
 80035f0:	b480      	push	{r7}
 80035f2:	b083      	sub	sp, #12
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
	velocity_play_flag_ = false;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80035fe:	3350      	adds	r3, #80	; 0x50
 8003600:	2200      	movs	r2, #0
 8003602:	701a      	strb	r2, [r3, #0]
	velocity_table_idx_ = 0;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800360a:	3352      	adds	r3, #82	; 0x52
 800360c:	2200      	movs	r2, #0
 800360e:	801a      	strh	r2, [r3, #0]
	ref_distance_ = 0;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8003616:	330c      	adds	r3, #12
 8003618:	f04f 0200 	mov.w	r2, #0
 800361c:	601a      	str	r2, [r3, #0]
}
 800361e:	bf00      	nop
 8003620:	370c      	adds	r7, #12
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr

0800362a <_ZN9LineTrace20updateTargetVelocityEv>:

void LineTrace::updateTargetVelocity()
{
 800362a:	b580      	push	{r7, lr}
 800362c:	b082      	sub	sp, #8
 800362e:	af00      	add	r7, sp, #0
 8003630:	6078      	str	r0, [r7, #4]
	if(velocity_play_flag_ == true){
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003638:	3350      	adds	r3, #80	; 0x50
 800363a:	781b      	ldrb	r3, [r3, #0]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d05e      	beq.n	80036fe <_ZN9LineTrace20updateTargetVelocityEv+0xd4>
		while(encoder_->getTotalDistance() * DISTANCE_CORRECTION_CONST >= ref_distance_){
			ref_distance_ += ref_delta_distances_[velocity_table_idx_];
			velocity_table_idx_++;
		}
		*/
		if(encoder_->getTotalDistance() * DISTANCE_CORRECTION_CONST >= ref_distance_){
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	695b      	ldr	r3, [r3, #20]
 8003644:	4618      	mov	r0, r3
 8003646:	f7fd fff3 	bl	8001630 <_ZN7Encoder16getTotalDistanceEv>
 800364a:	eeb0 7a40 	vmov.f32	s14, s0
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8003654:	330c      	adds	r3, #12
 8003656:	edd3 7a00 	vldr	s15, [r3]
 800365a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800365e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003662:	bfac      	ite	ge
 8003664:	2301      	movge	r3, #1
 8003666:	2300      	movlt	r3, #0
 8003668:	b2db      	uxtb	r3, r3
 800366a:	2b00      	cmp	r3, #0
 800366c:	d025      	beq.n	80036ba <_ZN9LineTrace20updateTargetVelocityEv+0x90>
			ref_distance_ += ref_delta_distances_[velocity_table_idx_];
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8003674:	330c      	adds	r3, #12
 8003676:	ed93 7a00 	vldr	s14, [r3]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003680:	3352      	adds	r3, #82	; 0x52
 8003682:	881b      	ldrh	r3, [r3, #0]
 8003684:	687a      	ldr	r2, [r7, #4]
 8003686:	3332      	adds	r3, #50	; 0x32
 8003688:	009b      	lsls	r3, r3, #2
 800368a:	4413      	add	r3, r2
 800368c:	3304      	adds	r3, #4
 800368e:	edd3 7a00 	vldr	s15, [r3]
 8003692:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 800369c:	330c      	adds	r3, #12
 800369e:	edc3 7a00 	vstr	s15, [r3]
			velocity_table_idx_++;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80036a8:	3352      	adds	r3, #82	; 0x52
 80036aa:	881b      	ldrh	r3, [r3, #0]
 80036ac:	3301      	adds	r3, #1
 80036ae:	b29a      	uxth	r2, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80036b6:	3352      	adds	r3, #82	; 0x52
 80036b8:	801a      	strh	r2, [r3, #0]
		}

		if(velocity_table_idx_ >= LOG_DATA_SIZE_DIS) velocity_table_idx_ = LOG_DATA_SIZE_DIS - 1;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80036c0:	3352      	adds	r3, #82	; 0x52
 80036c2:	881b      	ldrh	r3, [r3, #0]
 80036c4:	f241 726f 	movw	r2, #5999	; 0x176f
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d906      	bls.n	80036da <_ZN9LineTrace20updateTargetVelocityEv+0xb0>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80036d2:	3352      	adds	r3, #82	; 0x52
 80036d4:	f241 726f 	movw	r2, #5999	; 0x176f
 80036d8:	801a      	strh	r2, [r3, #0]

		setTargetVelocity(velocity_table_[velocity_table_idx_]);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80036e0:	3352      	adds	r3, #82	; 0x52
 80036e2:	881b      	ldrh	r3, [r3, #0]
 80036e4:	687a      	ldr	r2, [r7, #4]
 80036e6:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 80036ea:	3304      	adds	r3, #4
 80036ec:	009b      	lsls	r3, r3, #2
 80036ee:	4413      	add	r3, r2
 80036f0:	edd3 7a00 	vldr	s15, [r3]
 80036f4:	eeb0 0a67 	vmov.f32	s0, s15
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f000 fae4 	bl	8003cc6 <_ZN9LineTrace17setTargetVelocityEf>
		mon_vel_idx = velocity_table_idx_;
		mon_tar_vel = velocity_table_[velocity_table_idx_];
		*/

	}
}
 80036fe:	bf00      	nop
 8003700:	3708      	adds	r7, #8
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}

08003706 <_ZN9LineTrace16isTargetDistanceEf>:

bool LineTrace::isTargetDistance(float target_distance)
{
 8003706:	b580      	push	{r7, lr}
 8003708:	b084      	sub	sp, #16
 800370a:	af00      	add	r7, sp, #0
 800370c:	6078      	str	r0, [r7, #4]
 800370e:	ed87 0a00 	vstr	s0, [r7]
	bool ret = false;
 8003712:	2300      	movs	r3, #0
 8003714:	73fb      	strb	r3, [r7, #15]
	if(encoder_->getDistance10mm() >= target_distance){
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	695b      	ldr	r3, [r3, #20]
 800371a:	4618      	mov	r0, r3
 800371c:	f7fd ff79 	bl	8001612 <_ZN7Encoder15getDistance10mmEv>
 8003720:	eeb0 7a40 	vmov.f32	s14, s0
 8003724:	edd7 7a00 	vldr	s15, [r7]
 8003728:	eef4 7ac7 	vcmpe.f32	s15, s14
 800372c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003730:	bf94      	ite	ls
 8003732:	2301      	movls	r3, #1
 8003734:	2300      	movhi	r3, #0
 8003736:	b2db      	uxtb	r3, r3
 8003738:	2b00      	cmp	r3, #0
 800373a:	d001      	beq.n	8003740 <_ZN9LineTrace16isTargetDistanceEf+0x3a>
		ret = true;
 800373c:	2301      	movs	r3, #1
 800373e:	73fb      	strb	r3, [r7, #15]
	}

	return ret;
 8003740:	7bfb      	ldrb	r3, [r7, #15]
}
 8003742:	4618      	mov	r0, r3
 8003744:	3710      	adds	r7, #16
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
	...

0800374c <_ZN9LineTrace11isCrossLineEv>:

bool LineTrace::isCrossLine()
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b084      	sub	sp, #16
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
	static uint16_t cnt = 0;
	float sensor_edge_val_l = (line_sensor_->sensor[3] + line_sensor_->sensor[4]) / 2;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	ed93 7ab3 	vldr	s14, [r3, #716]	; 0x2cc
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	edd3 7ab4 	vldr	s15, [r3, #720]	; 0x2d0
 8003764:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003768:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800376c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003770:	edc7 7a03 	vstr	s15, [r7, #12]
	float sensor_edge_val_r = (line_sensor_->sensor[9] + line_sensor_->sensor[10]) / 2;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	ed93 7ab9 	vldr	s14, [r3, #740]	; 0x2e4
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	edd3 7aba 	vldr	s15, [r3, #744]	; 0x2e8
 8003784:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003788:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800378c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003790:	edc7 7a02 	vstr	s15, [r7, #8]
	static bool flag = false;
	static bool white_flag = false;
	mon_ave_l = sensor_edge_val_l;
 8003794:	4a47      	ldr	r2, [pc, #284]	; (80038b4 <_ZN9LineTrace11isCrossLineEv+0x168>)
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	6013      	str	r3, [r2, #0]
	mon_ave_r = sensor_edge_val_r;
 800379a:	4a47      	ldr	r2, [pc, #284]	; (80038b8 <_ZN9LineTrace11isCrossLineEv+0x16c>)
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	6013      	str	r3, [r2, #0]

	if(white_flag == false){
 80037a0:	4b46      	ldr	r3, [pc, #280]	; (80038bc <_ZN9LineTrace11isCrossLineEv+0x170>)
 80037a2:	781b      	ldrb	r3, [r3, #0]
 80037a4:	f083 0301 	eor.w	r3, r3, #1
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d052      	beq.n	8003854 <_ZN9LineTrace11isCrossLineEv+0x108>
		if(sensor_edge_val_l < 650 && sensor_edge_val_r < 650){
 80037ae:	edd7 7a03 	vldr	s15, [r7, #12]
 80037b2:	ed9f 7a43 	vldr	s14, [pc, #268]	; 80038c0 <_ZN9LineTrace11isCrossLineEv+0x174>
 80037b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80037ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037be:	d50f      	bpl.n	80037e0 <_ZN9LineTrace11isCrossLineEv+0x94>
 80037c0:	edd7 7a02 	vldr	s15, [r7, #8]
 80037c4:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 80038c0 <_ZN9LineTrace11isCrossLineEv+0x174>
 80037c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80037cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037d0:	d506      	bpl.n	80037e0 <_ZN9LineTrace11isCrossLineEv+0x94>
			cnt++;
 80037d2:	4b3c      	ldr	r3, [pc, #240]	; (80038c4 <_ZN9LineTrace11isCrossLineEv+0x178>)
 80037d4:	881b      	ldrh	r3, [r3, #0]
 80037d6:	3301      	adds	r3, #1
 80037d8:	b29a      	uxth	r2, r3
 80037da:	4b3a      	ldr	r3, [pc, #232]	; (80038c4 <_ZN9LineTrace11isCrossLineEv+0x178>)
 80037dc:	801a      	strh	r2, [r3, #0]
 80037de:	e002      	b.n	80037e6 <_ZN9LineTrace11isCrossLineEv+0x9a>
		}
		else{
			cnt = 0;
 80037e0:	4b38      	ldr	r3, [pc, #224]	; (80038c4 <_ZN9LineTrace11isCrossLineEv+0x178>)
 80037e2:	2200      	movs	r2, #0
 80037e4:	801a      	strh	r2, [r3, #0]
		}

		if(cnt >= 1){
 80037e6:	4b37      	ldr	r3, [pc, #220]	; (80038c4 <_ZN9LineTrace11isCrossLineEv+0x178>)
 80037e8:	881b      	ldrh	r3, [r3, #0]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d05b      	beq.n	80038a6 <_ZN9LineTrace11isCrossLineEv+0x15a>
			flag = true;
 80037ee:	4b36      	ldr	r3, [pc, #216]	; (80038c8 <_ZN9LineTrace11isCrossLineEv+0x17c>)
 80037f0:	2201      	movs	r2, #1
 80037f2:	701a      	strb	r2, [r3, #0]
			white_flag = true;
 80037f4:	4b31      	ldr	r3, [pc, #196]	; (80038bc <_ZN9LineTrace11isCrossLineEv+0x170>)
 80037f6:	2201      	movs	r2, #1
 80037f8:	701a      	strb	r2, [r3, #0]
			cnt = 0;
 80037fa:	4b32      	ldr	r3, [pc, #200]	; (80038c4 <_ZN9LineTrace11isCrossLineEv+0x178>)
 80037fc:	2200      	movs	r2, #0
 80037fe:	801a      	strh	r2, [r3, #0]

			//side_sensor_->enableIgnore();
			encoder_->clearCrossLineIgnoreDistance();
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	695b      	ldr	r3, [r3, #20]
 8003804:	4618      	mov	r0, r3
 8003806:	f7fd ff5c 	bl	80016c2 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>

			stable_cnt_reset_flag_ = true; //Because the conditions do not differ between when you tremble and when you do not tremble
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003810:	3324      	adds	r3, #36	; 0x24
 8003812:	2201      	movs	r2, #1
 8003814:	701a      	strb	r2, [r3, #0]
			if(mode_selector_ == FIRST_RUNNING){
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800381c:	3354      	adds	r3, #84	; 0x54
 800381e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d109      	bne.n	800383a <_ZN9LineTrace11isCrossLineEv+0xee>
				store_check_cnt_ = 0;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800382c:	333a      	adds	r3, #58	; 0x3a
 800382e:	2200      	movs	r2, #0
 8003830:	801a      	strh	r2, [r3, #0]
				storeCrossLineDistance();
 8003832:	6878      	ldr	r0, [r7, #4]
 8003834:	f7ff faa8 	bl	8002d88 <_ZN9LineTrace22storeCrossLineDistanceEv>
 8003838:	e035      	b.n	80038a6 <_ZN9LineTrace11isCrossLineEv+0x15a>
			}
			else{
				store_check_cnt_ = 0;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003840:	333a      	adds	r3, #58	; 0x3a
 8003842:	2200      	movs	r2, #0
 8003844:	801a      	strh	r2, [r3, #0]
				correctionTotalDistanceFromCrossLine();
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f7ff fbd4 	bl	8002ff4 <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv>
				storeCrossLineDistance2(); //for correction check
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	f7ff fad1 	bl	8002df4 <_ZN9LineTrace23storeCrossLineDistance2Ev>
 8003852:	e028      	b.n	80038a6 <_ZN9LineTrace11isCrossLineEv+0x15a>
			}
		}
	}
	else{
		if(sensor_edge_val_l > 500 && sensor_edge_val_r > 500){
 8003854:	edd7 7a03 	vldr	s15, [r7, #12]
 8003858:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80038cc <_ZN9LineTrace11isCrossLineEv+0x180>
 800385c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003864:	dd0f      	ble.n	8003886 <_ZN9LineTrace11isCrossLineEv+0x13a>
 8003866:	edd7 7a02 	vldr	s15, [r7, #8]
 800386a:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80038cc <_ZN9LineTrace11isCrossLineEv+0x180>
 800386e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003872:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003876:	dd06      	ble.n	8003886 <_ZN9LineTrace11isCrossLineEv+0x13a>
			cnt++;
 8003878:	4b12      	ldr	r3, [pc, #72]	; (80038c4 <_ZN9LineTrace11isCrossLineEv+0x178>)
 800387a:	881b      	ldrh	r3, [r3, #0]
 800387c:	3301      	adds	r3, #1
 800387e:	b29a      	uxth	r2, r3
 8003880:	4b10      	ldr	r3, [pc, #64]	; (80038c4 <_ZN9LineTrace11isCrossLineEv+0x178>)
 8003882:	801a      	strh	r2, [r3, #0]
 8003884:	e002      	b.n	800388c <_ZN9LineTrace11isCrossLineEv+0x140>
		}
		else{
			cnt = 0;
 8003886:	4b0f      	ldr	r3, [pc, #60]	; (80038c4 <_ZN9LineTrace11isCrossLineEv+0x178>)
 8003888:	2200      	movs	r2, #0
 800388a:	801a      	strh	r2, [r3, #0]
		}

		if(cnt >= 5){
 800388c:	4b0d      	ldr	r3, [pc, #52]	; (80038c4 <_ZN9LineTrace11isCrossLineEv+0x178>)
 800388e:	881b      	ldrh	r3, [r3, #0]
 8003890:	2b04      	cmp	r3, #4
 8003892:	d908      	bls.n	80038a6 <_ZN9LineTrace11isCrossLineEv+0x15a>
			flag = false;
 8003894:	4b0c      	ldr	r3, [pc, #48]	; (80038c8 <_ZN9LineTrace11isCrossLineEv+0x17c>)
 8003896:	2200      	movs	r2, #0
 8003898:	701a      	strb	r2, [r3, #0]
			white_flag = false;
 800389a:	4b08      	ldr	r3, [pc, #32]	; (80038bc <_ZN9LineTrace11isCrossLineEv+0x170>)
 800389c:	2200      	movs	r2, #0
 800389e:	701a      	strb	r2, [r3, #0]
			cnt = 0;
 80038a0:	4b08      	ldr	r3, [pc, #32]	; (80038c4 <_ZN9LineTrace11isCrossLineEv+0x178>)
 80038a2:	2200      	movs	r2, #0
 80038a4:	801a      	strh	r2, [r3, #0]
		}

	}

	return flag;
 80038a6:	4b08      	ldr	r3, [pc, #32]	; (80038c8 <_ZN9LineTrace11isCrossLineEv+0x17c>)
 80038a8:	781b      	ldrb	r3, [r3, #0]
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3710      	adds	r7, #16
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop
 80038b4:	20000208 	.word	0x20000208
 80038b8:	2000020c 	.word	0x2000020c
 80038bc:	2000021b 	.word	0x2000021b
 80038c0:	44228000 	.word	0x44228000
 80038c4:	20000218 	.word	0x20000218
 80038c8:	2000021a 	.word	0x2000021a
 80038cc:	43fa0000 	.word	0x43fa0000

080038d0 <_ZN9LineTrace8isStableEv>:

bool LineTrace::isStable()
{
 80038d0:	b590      	push	{r4, r7, lr}
 80038d2:	b087      	sub	sp, #28
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
	bool ret = false;
 80038d8:	2300      	movs	r3, #0
 80038da:	75fb      	strb	r3, [r7, #23]
	static uint16_t stable_cnt = 0;
	float temp_distance = encoder_->getDistance10mm();
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	695b      	ldr	r3, [r3, #20]
 80038e0:	4618      	mov	r0, r3
 80038e2:	f7fd fe96 	bl	8001612 <_ZN7Encoder15getDistance10mmEv>
 80038e6:	ed87 0a02 	vstr	s0, [r7, #8]
	float temp_theta = odometry_->getTheta();;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	699b      	ldr	r3, [r3, #24]
 80038ee:	4618      	mov	r0, r3
 80038f0:	f001 fbfd 	bl	80050ee <_ZN8Odometry8getThetaEv>
 80038f4:	ec54 3b10 	vmov	r3, r4, d0
 80038f8:	4618      	mov	r0, r3
 80038fa:	4621      	mov	r1, r4
 80038fc:	f7fd f98c 	bl	8000c18 <__aeabi_d2f>
 8003900:	4603      	mov	r3, r0
 8003902:	613b      	str	r3, [r7, #16]

	if(temp_theta == 0) temp_theta = 0.00001;
 8003904:	edd7 7a04 	vldr	s15, [r7, #16]
 8003908:	eef5 7a40 	vcmp.f32	s15, #0.0
 800390c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003910:	d101      	bne.n	8003916 <_ZN9LineTrace8isStableEv+0x46>
 8003912:	4b23      	ldr	r3, [pc, #140]	; (80039a0 <_ZN9LineTrace8isStableEv+0xd0>)
 8003914:	613b      	str	r3, [r7, #16]
	float radius = abs(temp_distance / temp_theta);
 8003916:	ed97 7a02 	vldr	s14, [r7, #8]
 800391a:	edd7 7a04 	vldr	s15, [r7, #16]
 800391e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003922:	eeb0 0a66 	vmov.f32	s0, s13
 8003926:	f7fe ffa7 	bl	8002878 <_ZSt3absf>
 800392a:	ed87 0a03 	vstr	s0, [r7, #12]
	if(radius >= 5000) radius = 5000;
 800392e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003932:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80039a4 <_ZN9LineTrace8isStableEv+0xd4>
 8003936:	eef4 7ac7 	vcmpe.f32	s15, s14
 800393a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800393e:	db01      	blt.n	8003944 <_ZN9LineTrace8isStableEv+0x74>
 8003940:	4b19      	ldr	r3, [pc, #100]	; (80039a8 <_ZN9LineTrace8isStableEv+0xd8>)
 8003942:	60fb      	str	r3, [r7, #12]

	if(stable_cnt_reset_flag_ == true){
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800394a:	3324      	adds	r3, #36	; 0x24
 800394c:	781b      	ldrb	r3, [r3, #0]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d008      	beq.n	8003964 <_ZN9LineTrace8isStableEv+0x94>
		stable_cnt = 0;
 8003952:	4b16      	ldr	r3, [pc, #88]	; (80039ac <_ZN9LineTrace8isStableEv+0xdc>)
 8003954:	2200      	movs	r2, #0
 8003956:	801a      	strh	r2, [r3, #0]
		stable_cnt_reset_flag_ = false;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800395e:	3324      	adds	r3, #36	; 0x24
 8003960:	2200      	movs	r2, #0
 8003962:	701a      	strb	r2, [r3, #0]
	}

	if(radius >= 2000){
 8003964:	edd7 7a03 	vldr	s15, [r7, #12]
 8003968:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80039b0 <_ZN9LineTrace8isStableEv+0xe0>
 800396c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003970:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003974:	db06      	blt.n	8003984 <_ZN9LineTrace8isStableEv+0xb4>
		stable_cnt++;
 8003976:	4b0d      	ldr	r3, [pc, #52]	; (80039ac <_ZN9LineTrace8isStableEv+0xdc>)
 8003978:	881b      	ldrh	r3, [r3, #0]
 800397a:	3301      	adds	r3, #1
 800397c:	b29a      	uxth	r2, r3
 800397e:	4b0b      	ldr	r3, [pc, #44]	; (80039ac <_ZN9LineTrace8isStableEv+0xdc>)
 8003980:	801a      	strh	r2, [r3, #0]
 8003982:	e002      	b.n	800398a <_ZN9LineTrace8isStableEv+0xba>
	}
	else{
		stable_cnt = 0;
 8003984:	4b09      	ldr	r3, [pc, #36]	; (80039ac <_ZN9LineTrace8isStableEv+0xdc>)
 8003986:	2200      	movs	r2, #0
 8003988:	801a      	strh	r2, [r3, #0]
	}

	if(stable_cnt >= 25){ //250mm
 800398a:	4b08      	ldr	r3, [pc, #32]	; (80039ac <_ZN9LineTrace8isStableEv+0xdc>)
 800398c:	881b      	ldrh	r3, [r3, #0]
 800398e:	2b18      	cmp	r3, #24
 8003990:	d901      	bls.n	8003996 <_ZN9LineTrace8isStableEv+0xc6>
		ret = true;
 8003992:	2301      	movs	r3, #1
 8003994:	75fb      	strb	r3, [r7, #23]
	}

	return ret;
 8003996:	7dfb      	ldrb	r3, [r7, #23]
}
 8003998:	4618      	mov	r0, r3
 800399a:	371c      	adds	r7, #28
 800399c:	46bd      	mov	sp, r7
 800399e:	bd90      	pop	{r4, r7, pc}
 80039a0:	3727c5ac 	.word	0x3727c5ac
 80039a4:	459c4000 	.word	0x459c4000
 80039a8:	459c4000 	.word	0x459c4000
 80039ac:	2000021c 	.word	0x2000021c
 80039b0:	44fa0000 	.word	0x44fa0000

080039b4 <_ZN9LineTrace4initEv>:
// -------public---------- //
// ---------------------------------------------------------------------------------------------------//
// ------------------------------------ Initialize----------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::init()
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b092      	sub	sp, #72	; 0x48
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
	float temp_kp, temp_ki, temp_kd;
	sd_read_array_float("PARAMS", "KP.TXT", 1, &temp_kp);
 80039bc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80039c0:	2201      	movs	r2, #1
 80039c2:	4963      	ldr	r1, [pc, #396]	; (8003b50 <_ZN9LineTrace4initEv+0x19c>)
 80039c4:	4863      	ldr	r0, [pc, #396]	; (8003b54 <_ZN9LineTrace4initEv+0x1a0>)
 80039c6:	f7fd ff81 	bl	80018cc <sd_read_array_float>
	sd_read_array_float("PARAMS", "KI.TXT", 1, &temp_ki);
 80039ca:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80039ce:	2201      	movs	r2, #1
 80039d0:	4961      	ldr	r1, [pc, #388]	; (8003b58 <_ZN9LineTrace4initEv+0x1a4>)
 80039d2:	4860      	ldr	r0, [pc, #384]	; (8003b54 <_ZN9LineTrace4initEv+0x1a0>)
 80039d4:	f7fd ff7a 	bl	80018cc <sd_read_array_float>
	sd_read_array_float("PARAMS", "KD.TXT", 1, &temp_kd);
 80039d8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80039dc:	2201      	movs	r2, #1
 80039de:	495f      	ldr	r1, [pc, #380]	; (8003b5c <_ZN9LineTrace4initEv+0x1a8>)
 80039e0:	485c      	ldr	r0, [pc, #368]	; (8003b54 <_ZN9LineTrace4initEv+0x1a0>)
 80039e2:	f7fd ff73 	bl	80018cc <sd_read_array_float>
	setGain(temp_kp, temp_ki, temp_kd);
 80039e6:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80039ea:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80039ee:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 80039f2:	eeb0 1a66 	vmov.f32	s2, s13
 80039f6:	eef0 0a47 	vmov.f32	s1, s14
 80039fa:	eeb0 0a67 	vmov.f32	s0, s15
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	f000 f8c6 	bl	8003b90 <_ZN9LineTrace7setGainEfff>

	float temp_kp_slow, temp_ki_slow, temp_kd_slow;
	sd_read_array_float("PARAMS", "KP_SLOW.TXT", 1, &temp_kp_slow);
 8003a04:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003a08:	2201      	movs	r2, #1
 8003a0a:	4955      	ldr	r1, [pc, #340]	; (8003b60 <_ZN9LineTrace4initEv+0x1ac>)
 8003a0c:	4851      	ldr	r0, [pc, #324]	; (8003b54 <_ZN9LineTrace4initEv+0x1a0>)
 8003a0e:	f7fd ff5d 	bl	80018cc <sd_read_array_float>
	sd_read_array_float("PARAMS", "KI_SLOW.TXT", 1, &temp_ki_slow);
 8003a12:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003a16:	2201      	movs	r2, #1
 8003a18:	4952      	ldr	r1, [pc, #328]	; (8003b64 <_ZN9LineTrace4initEv+0x1b0>)
 8003a1a:	484e      	ldr	r0, [pc, #312]	; (8003b54 <_ZN9LineTrace4initEv+0x1a0>)
 8003a1c:	f7fd ff56 	bl	80018cc <sd_read_array_float>
	sd_read_array_float("PARAMS", "KD_SLOW.TXT", 1, &temp_kd_slow);
 8003a20:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003a24:	2201      	movs	r2, #1
 8003a26:	4950      	ldr	r1, [pc, #320]	; (8003b68 <_ZN9LineTrace4initEv+0x1b4>)
 8003a28:	484a      	ldr	r0, [pc, #296]	; (8003b54 <_ZN9LineTrace4initEv+0x1a0>)
 8003a2a:	f7fd ff4f 	bl	80018cc <sd_read_array_float>
	setGainSlow(temp_kp_slow, temp_ki_slow, temp_kd_slow);
 8003a2e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003a32:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003a36:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8003a3a:	eeb0 1a66 	vmov.f32	s2, s13
 8003a3e:	eef0 0a47 	vmov.f32	s1, s14
 8003a42:	eeb0 0a67 	vmov.f32	s0, s15
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f000 f8e8 	bl	8003c1c <_ZN9LineTrace11setGainSlowEfff>

	float temp_velocity, temp_max_velocity, temp_max_velocity2, temp_min_velocity, temp_min_velocity2;
	sd_read_array_float("PARAMS", "TARVEL1.TXT", 1, &temp_velocity);
 8003a4c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a50:	2201      	movs	r2, #1
 8003a52:	4946      	ldr	r1, [pc, #280]	; (8003b6c <_ZN9LineTrace4initEv+0x1b8>)
 8003a54:	483f      	ldr	r0, [pc, #252]	; (8003b54 <_ZN9LineTrace4initEv+0x1a0>)
 8003a56:	f7fd ff39 	bl	80018cc <sd_read_array_float>
	sd_read_array_float("PARAMS", "TARVEL2.TXT", 1, &temp_max_velocity);
 8003a5a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003a5e:	2201      	movs	r2, #1
 8003a60:	4943      	ldr	r1, [pc, #268]	; (8003b70 <_ZN9LineTrace4initEv+0x1bc>)
 8003a62:	483c      	ldr	r0, [pc, #240]	; (8003b54 <_ZN9LineTrace4initEv+0x1a0>)
 8003a64:	f7fd ff32 	bl	80018cc <sd_read_array_float>
	sd_read_array_float("PARAMS", "TARVEL3.TXT", 1, &temp_max_velocity2);
 8003a68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a6c:	2201      	movs	r2, #1
 8003a6e:	4941      	ldr	r1, [pc, #260]	; (8003b74 <_ZN9LineTrace4initEv+0x1c0>)
 8003a70:	4838      	ldr	r0, [pc, #224]	; (8003b54 <_ZN9LineTrace4initEv+0x1a0>)
 8003a72:	f7fd ff2b 	bl	80018cc <sd_read_array_float>
	sd_read_array_float("PARAMS", "MINVEL.TXT", 1, &temp_min_velocity);
 8003a76:	f107 0320 	add.w	r3, r7, #32
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	493e      	ldr	r1, [pc, #248]	; (8003b78 <_ZN9LineTrace4initEv+0x1c4>)
 8003a7e:	4835      	ldr	r0, [pc, #212]	; (8003b54 <_ZN9LineTrace4initEv+0x1a0>)
 8003a80:	f7fd ff24 	bl	80018cc <sd_read_array_float>
	sd_read_array_float("PARAMS", "MINVEL2.TXT", 1, &temp_min_velocity2);
 8003a84:	f107 031c 	add.w	r3, r7, #28
 8003a88:	2201      	movs	r2, #1
 8003a8a:	493c      	ldr	r1, [pc, #240]	; (8003b7c <_ZN9LineTrace4initEv+0x1c8>)
 8003a8c:	4831      	ldr	r0, [pc, #196]	; (8003b54 <_ZN9LineTrace4initEv+0x1a0>)
 8003a8e:	f7fd ff1d 	bl	80018cc <sd_read_array_float>
	setTargetVelocity(temp_velocity);
 8003a92:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003a96:	eeb0 0a67 	vmov.f32	s0, s15
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f000 f913 	bl	8003cc6 <_ZN9LineTrace17setTargetVelocityEf>
	setMaxVelocity(temp_max_velocity);
 8003aa0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003aa4:	eeb0 0a67 	vmov.f32	s0, s15
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	f000 f91c 	bl	8003ce6 <_ZN9LineTrace14setMaxVelocityEf>
	setMaxVelocity2(temp_max_velocity2);
 8003aae:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003ab2:	eeb0 0a67 	vmov.f32	s0, s15
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f000 f925 	bl	8003d06 <_ZN9LineTrace15setMaxVelocity2Ef>
	setMinVelocity(temp_min_velocity);
 8003abc:	edd7 7a08 	vldr	s15, [r7, #32]
 8003ac0:	eeb0 0a67 	vmov.f32	s0, s15
 8003ac4:	6878      	ldr	r0, [r7, #4]
 8003ac6:	f000 f92e 	bl	8003d26 <_ZN9LineTrace14setMinVelocityEf>
	setMinVelocity2(temp_min_velocity2);
 8003aca:	edd7 7a07 	vldr	s15, [r7, #28]
 8003ace:	eeb0 0a67 	vmov.f32	s0, s15
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	f000 f937 	bl	8003d46 <_ZN9LineTrace15setMinVelocity2Ef>

	float temp_acc, temp_dec;
	sd_read_array_float("PARAMS", "ACC.TXT", 1, &temp_acc);
 8003ad8:	f107 0318 	add.w	r3, r7, #24
 8003adc:	2201      	movs	r2, #1
 8003ade:	4928      	ldr	r1, [pc, #160]	; (8003b80 <_ZN9LineTrace4initEv+0x1cc>)
 8003ae0:	481c      	ldr	r0, [pc, #112]	; (8003b54 <_ZN9LineTrace4initEv+0x1a0>)
 8003ae2:	f7fd fef3 	bl	80018cc <sd_read_array_float>
	sd_read_array_float("PARAMS", "DEC.TXT", 1, &temp_dec);
 8003ae6:	f107 0314 	add.w	r3, r7, #20
 8003aea:	2201      	movs	r2, #1
 8003aec:	4925      	ldr	r1, [pc, #148]	; (8003b84 <_ZN9LineTrace4initEv+0x1d0>)
 8003aee:	4819      	ldr	r0, [pc, #100]	; (8003b54 <_ZN9LineTrace4initEv+0x1a0>)
 8003af0:	f7fd feec 	bl	80018cc <sd_read_array_float>
	setMaxAccDec(temp_acc, temp_dec);
 8003af4:	edd7 7a06 	vldr	s15, [r7, #24]
 8003af8:	ed97 7a05 	vldr	s14, [r7, #20]
 8003afc:	eef0 0a47 	vmov.f32	s1, s14
 8003b00:	eeb0 0a67 	vmov.f32	s0, s15
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	f000 f97e 	bl	8003e06 <_ZN9LineTrace12setMaxAccDecEff>

	float temp_acc2 = 0, temp_dec2 = 0;
 8003b0a:	f04f 0300 	mov.w	r3, #0
 8003b0e:	613b      	str	r3, [r7, #16]
 8003b10:	f04f 0300 	mov.w	r3, #0
 8003b14:	60fb      	str	r3, [r7, #12]
	sd_read_array_float("PARAMS", "ACC2.TXT", 1, &temp_acc2);
 8003b16:	f107 0310 	add.w	r3, r7, #16
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	491a      	ldr	r1, [pc, #104]	; (8003b88 <_ZN9LineTrace4initEv+0x1d4>)
 8003b1e:	480d      	ldr	r0, [pc, #52]	; (8003b54 <_ZN9LineTrace4initEv+0x1a0>)
 8003b20:	f7fd fed4 	bl	80018cc <sd_read_array_float>
	sd_read_array_float("PARAMS", "DEC2.TXT", 1, &temp_dec2);
 8003b24:	f107 030c 	add.w	r3, r7, #12
 8003b28:	2201      	movs	r2, #1
 8003b2a:	4918      	ldr	r1, [pc, #96]	; (8003b8c <_ZN9LineTrace4initEv+0x1d8>)
 8003b2c:	4809      	ldr	r0, [pc, #36]	; (8003b54 <_ZN9LineTrace4initEv+0x1a0>)
 8003b2e:	f7fd fecd 	bl	80018cc <sd_read_array_float>
	setMaxAccDec2(temp_acc2, temp_dec2);
 8003b32:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b36:	ed97 7a03 	vldr	s14, [r7, #12]
 8003b3a:	eef0 0a47 	vmov.f32	s1, s14
 8003b3e:	eeb0 0a67 	vmov.f32	s0, s15
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f000 f979 	bl	8003e3a <_ZN9LineTrace13setMaxAccDec2Eff>
}
 8003b48:	bf00      	nop
 8003b4a:	3748      	adds	r7, #72	; 0x48
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}
 8003b50:	08018a90 	.word	0x08018a90
 8003b54:	08018a98 	.word	0x08018a98
 8003b58:	08018aa0 	.word	0x08018aa0
 8003b5c:	08018aa8 	.word	0x08018aa8
 8003b60:	08018ab0 	.word	0x08018ab0
 8003b64:	08018abc 	.word	0x08018abc
 8003b68:	08018ac8 	.word	0x08018ac8
 8003b6c:	08018ad4 	.word	0x08018ad4
 8003b70:	08018ae0 	.word	0x08018ae0
 8003b74:	08018aec 	.word	0x08018aec
 8003b78:	08018af8 	.word	0x08018af8
 8003b7c:	08018b04 	.word	0x08018b04
 8003b80:	08018b10 	.word	0x08018b10
 8003b84:	08018b18 	.word	0x08018b18
 8003b88:	08018b20 	.word	0x08018b20
 8003b8c:	08018b2c 	.word	0x08018b2c

08003b90 <_ZN9LineTrace7setGainEfff>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------------- Line following gain------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::setGain(float kp, float ki, float kd)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b085      	sub	sp, #20
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	60f8      	str	r0, [r7, #12]
 8003b98:	ed87 0a02 	vstr	s0, [r7, #8]
 8003b9c:	edc7 0a01 	vstr	s1, [r7, #4]
 8003ba0:	ed87 1a00 	vstr	s2, [r7]
	kp_ = kp;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	68ba      	ldr	r2, [r7, #8]
 8003ba8:	629a      	str	r2, [r3, #40]	; 0x28
	ki_ = ki;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	687a      	ldr	r2, [r7, #4]
 8003bae:	631a      	str	r2, [r3, #48]	; 0x30
	kd_ = kd;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	683a      	ldr	r2, [r7, #0]
 8003bb4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003bb6:	bf00      	nop
 8003bb8:	3714      	adds	r7, #20
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc0:	4770      	bx	lr

08003bc2 <_ZN9LineTrace5getKpEv>:

float LineTrace::getKp()
{
 8003bc2:	b480      	push	{r7}
 8003bc4:	b083      	sub	sp, #12
 8003bc6:	af00      	add	r7, sp, #0
 8003bc8:	6078      	str	r0, [r7, #4]
	return kp_;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bce:	ee07 3a90 	vmov	s15, r3
}
 8003bd2:	eeb0 0a67 	vmov.f32	s0, s15
 8003bd6:	370c      	adds	r7, #12
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bde:	4770      	bx	lr

08003be0 <_ZN9LineTrace5getKiEv>:

float LineTrace::getKi()
{
 8003be0:	b480      	push	{r7}
 8003be2:	b083      	sub	sp, #12
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
	return ki_;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bec:	ee07 3a90 	vmov	s15, r3
}
 8003bf0:	eeb0 0a67 	vmov.f32	s0, s15
 8003bf4:	370c      	adds	r7, #12
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr

08003bfe <_ZN9LineTrace5getKdEv>:

float LineTrace::getKd()
{
 8003bfe:	b480      	push	{r7}
 8003c00:	b083      	sub	sp, #12
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	6078      	str	r0, [r7, #4]
	return kd_;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c0a:	ee07 3a90 	vmov	s15, r3
}
 8003c0e:	eeb0 0a67 	vmov.f32	s0, s15
 8003c12:	370c      	adds	r7, #12
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr

08003c1c <_ZN9LineTrace11setGainSlowEfff>:

void LineTrace::setGainSlow(float kp, float ki, float kd)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b085      	sub	sp, #20
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	60f8      	str	r0, [r7, #12]
 8003c24:	ed87 0a02 	vstr	s0, [r7, #8]
 8003c28:	edc7 0a01 	vstr	s1, [r7, #4]
 8003c2c:	ed87 1a00 	vstr	s2, [r7]
	kp_slow_ = kp;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	68ba      	ldr	r2, [r7, #8]
 8003c34:	635a      	str	r2, [r3, #52]	; 0x34
	ki_slow_ = ki;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	63da      	str	r2, [r3, #60]	; 0x3c
	kd_slow_ = kd;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	683a      	ldr	r2, [r7, #0]
 8003c40:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003c42:	bf00      	nop
 8003c44:	3714      	adds	r7, #20
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr

08003c4e <_ZN9LineTrace9getKpSlowEv>:

float LineTrace::getKpSlow()
{
 8003c4e:	b480      	push	{r7}
 8003c50:	b083      	sub	sp, #12
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	6078      	str	r0, [r7, #4]
	return kp_slow_;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c5a:	ee07 3a90 	vmov	s15, r3
}
 8003c5e:	eeb0 0a67 	vmov.f32	s0, s15
 8003c62:	370c      	adds	r7, #12
 8003c64:	46bd      	mov	sp, r7
 8003c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6a:	4770      	bx	lr

08003c6c <_ZN9LineTrace9getKiSlowEv>:

float LineTrace::getKiSlow()
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b083      	sub	sp, #12
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
	return ki_slow_;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c78:	ee07 3a90 	vmov	s15, r3
}
 8003c7c:	eeb0 0a67 	vmov.f32	s0, s15
 8003c80:	370c      	adds	r7, #12
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr

08003c8a <_ZN9LineTrace9getKdSlowEv>:

float LineTrace::getKdSlow()
{
 8003c8a:	b480      	push	{r7}
 8003c8c:	b083      	sub	sp, #12
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	6078      	str	r0, [r7, #4]
	return kd_slow_;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c96:	ee07 3a90 	vmov	s15, r3
}
 8003c9a:	eeb0 0a67 	vmov.f32	s0, s15
 8003c9e:	370c      	adds	r7, #12
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr

08003ca8 <_ZN9LineTrace14setNormalRatioEf>:
// ---------------------------------------------------------------------------------------------------//
// ------------------------------ Velocity setting----------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//

void LineTrace::setNormalRatio(float ratio)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b083      	sub	sp, #12
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
 8003cb0:	ed87 0a00 	vstr	s0, [r7]
	normal_ratio_ = ratio;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	683a      	ldr	r2, [r7, #0]
 8003cb8:	645a      	str	r2, [r3, #68]	; 0x44
}
 8003cba:	bf00      	nop
 8003cbc:	370c      	adds	r7, #12
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr

08003cc6 <_ZN9LineTrace17setTargetVelocityEf>:

void LineTrace::setTargetVelocity(float velocity)
{
 8003cc6:	b480      	push	{r7}
 8003cc8:	b083      	sub	sp, #12
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	6078      	str	r0, [r7, #4]
 8003cce:	ed87 0a00 	vstr	s0, [r7]
	target_velocity_ = velocity;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	683a      	ldr	r2, [r7, #0]
 8003cd6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8003cda:	bf00      	nop
 8003cdc:	370c      	adds	r7, #12
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce4:	4770      	bx	lr

08003ce6 <_ZN9LineTrace14setMaxVelocityEf>:

void LineTrace::setMaxVelocity(float velocity)
{
 8003ce6:	b480      	push	{r7}
 8003ce8:	b083      	sub	sp, #12
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	6078      	str	r0, [r7, #4]
 8003cee:	ed87 0a00 	vstr	s0, [r7]
	max_velocity_ = velocity;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	683a      	ldr	r2, [r7, #0]
 8003cf6:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
}
 8003cfa:	bf00      	nop
 8003cfc:	370c      	adds	r7, #12
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d04:	4770      	bx	lr

08003d06 <_ZN9LineTrace15setMaxVelocity2Ef>:

void LineTrace::setMaxVelocity2(float velocity)
{
 8003d06:	b480      	push	{r7}
 8003d08:	b083      	sub	sp, #12
 8003d0a:	af00      	add	r7, sp, #0
 8003d0c:	6078      	str	r0, [r7, #4]
 8003d0e:	ed87 0a00 	vstr	s0, [r7]
	max_velocity2_ = velocity;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	683a      	ldr	r2, [r7, #0]
 8003d16:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
}
 8003d1a:	bf00      	nop
 8003d1c:	370c      	adds	r7, #12
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr

08003d26 <_ZN9LineTrace14setMinVelocityEf>:

void LineTrace::setMinVelocity(float velocity)
{
 8003d26:	b480      	push	{r7}
 8003d28:	b083      	sub	sp, #12
 8003d2a:	af00      	add	r7, sp, #0
 8003d2c:	6078      	str	r0, [r7, #4]
 8003d2e:	ed87 0a00 	vstr	s0, [r7]
	min_velocity_ = velocity;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	683a      	ldr	r2, [r7, #0]
 8003d36:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
}
 8003d3a:	bf00      	nop
 8003d3c:	370c      	adds	r7, #12
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d44:	4770      	bx	lr

08003d46 <_ZN9LineTrace15setMinVelocity2Ef>:

void LineTrace::setMinVelocity2(float velocity)
{
 8003d46:	b480      	push	{r7}
 8003d48:	b083      	sub	sp, #12
 8003d4a:	af00      	add	r7, sp, #0
 8003d4c:	6078      	str	r0, [r7, #4]
 8003d4e:	ed87 0a00 	vstr	s0, [r7]
	min_velocity2_ = velocity;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	683a      	ldr	r2, [r7, #0]
 8003d56:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
 8003d5a:	bf00      	nop
 8003d5c:	370c      	adds	r7, #12
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d64:	4770      	bx	lr

08003d66 <_ZN9LineTrace17getTargetVelocityEv>:

float LineTrace::getTargetVelocity()
{
 8003d66:	b480      	push	{r7}
 8003d68:	b083      	sub	sp, #12
 8003d6a:	af00      	add	r7, sp, #0
 8003d6c:	6078      	str	r0, [r7, #4]
	return target_velocity_;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003d74:	ee07 3a90 	vmov	s15, r3
}
 8003d78:	eeb0 0a67 	vmov.f32	s0, s15
 8003d7c:	370c      	adds	r7, #12
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d84:	4770      	bx	lr

08003d86 <_ZN9LineTrace14getMaxVelocityEv>:

float LineTrace::getMaxVelocity()
{
 8003d86:	b480      	push	{r7}
 8003d88:	b083      	sub	sp, #12
 8003d8a:	af00      	add	r7, sp, #0
 8003d8c:	6078      	str	r0, [r7, #4]
	return max_velocity_;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003d94:	ee07 3a90 	vmov	s15, r3
}
 8003d98:	eeb0 0a67 	vmov.f32	s0, s15
 8003d9c:	370c      	adds	r7, #12
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr

08003da6 <_ZN9LineTrace15getMaxVelocity2Ev>:

float LineTrace::getMaxVelocity2()
{
 8003da6:	b480      	push	{r7}
 8003da8:	b083      	sub	sp, #12
 8003daa:	af00      	add	r7, sp, #0
 8003dac:	6078      	str	r0, [r7, #4]
	return max_velocity2_;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8003db4:	ee07 3a90 	vmov	s15, r3
}
 8003db8:	eeb0 0a67 	vmov.f32	s0, s15
 8003dbc:	370c      	adds	r7, #12
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr

08003dc6 <_ZN9LineTrace14getMinVelocityEv>:

float LineTrace::getMinVelocity()
{
 8003dc6:	b480      	push	{r7}
 8003dc8:	b083      	sub	sp, #12
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	6078      	str	r0, [r7, #4]
	return min_velocity_;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003dd4:	ee07 3a90 	vmov	s15, r3
}
 8003dd8:	eeb0 0a67 	vmov.f32	s0, s15
 8003ddc:	370c      	adds	r7, #12
 8003dde:	46bd      	mov	sp, r7
 8003de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de4:	4770      	bx	lr

08003de6 <_ZN9LineTrace15getMinVelocity2Ev>:

float LineTrace::getMinVelocity2()
{
 8003de6:	b480      	push	{r7}
 8003de8:	b083      	sub	sp, #12
 8003dea:	af00      	add	r7, sp, #0
 8003dec:	6078      	str	r0, [r7, #4]
	return min_velocity2_;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8003df4:	ee07 3a90 	vmov	s15, r3
}
 8003df8:	eeb0 0a67 	vmov.f32	s0, s15
 8003dfc:	370c      	adds	r7, #12
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr

08003e06 <_ZN9LineTrace12setMaxAccDecEff>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------------ Acceleration setting------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::setMaxAccDec(const float acc, const float dec)
{
 8003e06:	b480      	push	{r7}
 8003e08:	b085      	sub	sp, #20
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	60f8      	str	r0, [r7, #12]
 8003e0e:	ed87 0a02 	vstr	s0, [r7, #8]
 8003e12:	edc7 0a01 	vstr	s1, [r7, #4]
	max_acc_ = acc;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003e1c:	3328      	adds	r3, #40	; 0x28
 8003e1e:	68ba      	ldr	r2, [r7, #8]
 8003e20:	601a      	str	r2, [r3, #0]
	max_dec_ = dec;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003e28:	332c      	adds	r3, #44	; 0x2c
 8003e2a:	687a      	ldr	r2, [r7, #4]
 8003e2c:	601a      	str	r2, [r3, #0]
}
 8003e2e:	bf00      	nop
 8003e30:	3714      	adds	r7, #20
 8003e32:	46bd      	mov	sp, r7
 8003e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e38:	4770      	bx	lr

08003e3a <_ZN9LineTrace13setMaxAccDec2Eff>:

void LineTrace::setMaxAccDec2(const float acc, const float dec)
{
 8003e3a:	b480      	push	{r7}
 8003e3c:	b085      	sub	sp, #20
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	60f8      	str	r0, [r7, #12]
 8003e42:	ed87 0a02 	vstr	s0, [r7, #8]
 8003e46:	edc7 0a01 	vstr	s1, [r7, #4]
	max_acc2_ = acc;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003e50:	3330      	adds	r3, #48	; 0x30
 8003e52:	68ba      	ldr	r2, [r7, #8]
 8003e54:	601a      	str	r2, [r3, #0]
	max_dec2_ = dec;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003e5c:	3334      	adds	r3, #52	; 0x34
 8003e5e:	687a      	ldr	r2, [r7, #4]
 8003e60:	601a      	str	r2, [r3, #0]
}
 8003e62:	bf00      	nop
 8003e64:	3714      	adds	r7, #20
 8003e66:	46bd      	mov	sp, r7
 8003e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6c:	4770      	bx	lr

08003e6e <_ZN9LineTrace9getMaxAccEv>:

float LineTrace::getMaxAcc()
{
 8003e6e:	b480      	push	{r7}
 8003e70:	b083      	sub	sp, #12
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	6078      	str	r0, [r7, #4]
	return max_acc_;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003e7c:	3328      	adds	r3, #40	; 0x28
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	ee07 3a90 	vmov	s15, r3
}
 8003e84:	eeb0 0a67 	vmov.f32	s0, s15
 8003e88:	370c      	adds	r7, #12
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr

08003e92 <_ZN9LineTrace10getMaxDec2Ev>:

float LineTrace::getMaxDec2()
{
 8003e92:	b480      	push	{r7}
 8003e94:	b083      	sub	sp, #12
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	6078      	str	r0, [r7, #4]
	return max_dec2_;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003ea0:	3334      	adds	r3, #52	; 0x34
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	ee07 3a90 	vmov	s15, r3
}
 8003ea8:	eeb0 0a67 	vmov.f32	s0, s15
 8003eac:	370c      	adds	r7, #12
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr

08003eb6 <_ZN9LineTrace10getMaxAcc2Ev>:

float LineTrace::getMaxAcc2()
{
 8003eb6:	b480      	push	{r7}
 8003eb8:	b083      	sub	sp, #12
 8003eba:	af00      	add	r7, sp, #0
 8003ebc:	6078      	str	r0, [r7, #4]
	return max_acc2_;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003ec4:	3330      	adds	r3, #48	; 0x30
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	ee07 3a90 	vmov	s15, r3
}
 8003ecc:	eeb0 0a67 	vmov.f32	s0, s15
 8003ed0:	370c      	adds	r7, #12
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed8:	4770      	bx	lr

08003eda <_ZN9LineTrace9getMaxDecEv>:

float LineTrace::getMaxDec()
{
 8003eda:	b480      	push	{r7}
 8003edc:	b083      	sub	sp, #12
 8003ede:	af00      	add	r7, sp, #0
 8003ee0:	6078      	str	r0, [r7, #4]
	return max_dec_;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003ee8:	332c      	adds	r3, #44	; 0x2c
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	ee07 3a90 	vmov	s15, r3
}
 8003ef0:	eeb0 0a67 	vmov.f32	s0, s15
 8003ef4:	370c      	adds	r7, #12
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr
	...

08003f00 <_ZN9LineTrace4flipEv>:

// ---------------------------------------------------------------------------------------------------//
// ---------------------------------------- Flip -----------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::flip()
{
 8003f00:	b590      	push	{r4, r7, lr}
 8003f02:	b083      	sub	sp, #12
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
	if(excution_flag_ == true){
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	f000 8140 	beq.w	8004194 <_ZN9LineTrace4flipEv+0x294>
		// ---- line following processing -----//
		pidTrace();
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f7fe fe2b 	bl	8002b70 <_ZN9LineTrace8pidTraceEv>
		//steeringAngleTrace();

		// ---- Target Velocity Updata ------//
		updateTargetVelocity();
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f7ff fb85 	bl	800362a <_ZN9LineTrace20updateTargetVelocityEv>

		// ----- Processing at regular distances -----//

		if(isTargetDistance(10) == true){
 8003f20:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f7ff fbee 	bl	8003706 <_ZN9LineTrace16isTargetDistanceEf>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d040      	beq.n	8003fb2 <_ZN9LineTrace4flipEv+0xb2>
			// ---- Store Logs ------//
			storeLogs();
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f7ff f805 	bl	8002f40 <_ZN9LineTrace9storeLogsEv>
			logger_->storeLog(imu_->getOmega());
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	69dc      	ldr	r4, [r3, #28]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6a1b      	ldr	r3, [r3, #32]
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f7fd ff16 	bl	8001d70 <_ZN3IMU8getOmegaEv>
 8003f44:	eef0 7a40 	vmov.f32	s15, s0
 8003f48:	eeb0 0a67 	vmov.f32	s0, s15
 8003f4c:	4620      	mov	r0, r4
 8003f4e:	f000 fd0b 	bl	8004968 <_ZN6Logger8storeLogEf>
			logger_->storeLog2(target_omega_);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	69da      	ldr	r2, [r3, #28]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 8003f5c:	eeb0 0a67 	vmov.f32	s0, s15
 8003f60:	4610      	mov	r0, r2
 8003f62:	f000 fd3e 	bl	80049e2 <_ZN6Logger9storeLog2Ef>

			// -------- Detect Robot stabilization ------//
			if(isStable() == true && side_sensor_->getStatusL() == false){ // Stabilizing and side sensor is black
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f7ff fcb2 	bl	80038d0 <_ZN9LineTrace8isStableEv>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d00c      	beq.n	8003f8c <_ZN9LineTrace4flipEv+0x8c>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	691b      	ldr	r3, [r3, #16]
 8003f76:	4618      	mov	r0, r3
 8003f78:	f001 fabc 	bl	80054f4 <_ZN10SideSensor10getStatusLEv>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	f083 0301 	eor.w	r3, r3, #1
 8003f82:	b2db      	uxtb	r3, r3
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d001      	beq.n	8003f8c <_ZN9LineTrace4flipEv+0x8c>
 8003f88:	2301      	movs	r3, #1
 8003f8a:	e000      	b.n	8003f8e <_ZN9LineTrace4flipEv+0x8e>
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d005      	beq.n	8003f9e <_ZN9LineTrace4flipEv+0x9e>
				stable_flag_ = true;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003f98:	3323      	adds	r3, #35	; 0x23
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	701a      	strb	r2, [r3, #0]
			}

			// ---reset total cnt ---//
			encoder_->clearDistance10mm();
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	695b      	ldr	r3, [r3, #20]
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f7fd fb62 	bl	800166c <_ZN7Encoder17clearDistance10mmEv>
			odometry_->clearPotition();
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	699b      	ldr	r3, [r3, #24]
 8003fac:	4618      	mov	r0, r3
 8003fae:	f001 f8af 	bl	8005110 <_ZN8Odometry13clearPotitionEv>
		}


		// ------- Store side line distance or correction distance------//
		if(stable_flag_ == true && side_sensor_->getStatusL() == true){ //Stabilizing and side sensor is white
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003fb8:	3323      	adds	r3, #35	; 0x23
 8003fba:	781b      	ldrb	r3, [r3, #0]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d009      	beq.n	8003fd4 <_ZN9LineTrace4flipEv+0xd4>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	691b      	ldr	r3, [r3, #16]
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f001 fa95 	bl	80054f4 <_ZN10SideSensor10getStatusLEv>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d001      	beq.n	8003fd4 <_ZN9LineTrace4flipEv+0xd4>
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e000      	b.n	8003fd6 <_ZN9LineTrace4flipEv+0xd6>
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d029      	beq.n	800402e <_ZN9LineTrace4flipEv+0x12e>
			//correction_check_cnt_ = 0;

			if(mode_selector_ == FIRST_RUNNING){
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003fe0:	3354      	adds	r3, #84	; 0x54
 8003fe2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d109      	bne.n	8003ffe <_ZN9LineTrace4flipEv+0xfe>
				store_check_cnt_ = 0;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003ff0:	333a      	adds	r3, #58	; 0x3a
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	801a      	strh	r2, [r3, #0]
				storeSideLineDistance();
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f7fe ff32 	bl	8002e60 <_ZN9LineTrace21storeSideLineDistanceEv>
 8003ffc:	e00b      	b.n	8004016 <_ZN9LineTrace4flipEv+0x116>
			}
			else{
				store_check_cnt_ = 0;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004004:	333a      	adds	r3, #58	; 0x3a
 8004006:	2200      	movs	r2, #0
 8004008:	801a      	strh	r2, [r3, #0]
				correctionTotalDistanceFromSideMarker();
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f7ff f86c 	bl	80030e8 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv>
				storeSideLineDistance2(); //for correction check
 8004010:	6878      	ldr	r0, [r7, #4]
 8004012:	f7fe ff5d 	bl	8002ed0 <_ZN9LineTrace22storeSideLineDistance2Ev>
			}

			stable_flag_ = false;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800401c:	3323      	adds	r3, #35	; 0x23
 800401e:	2200      	movs	r2, #0
 8004020:	701a      	strb	r2, [r3, #0]
			stable_cnt_reset_flag_ = true;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004028:	3324      	adds	r3, #36	; 0x24
 800402a:	2201      	movs	r2, #1
 800402c:	701a      	strb	r2, [r3, #0]
		}


		// ----- cross line ignore processing ------//
		if(isCrossLine() == true){ //detect cross line
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f7ff fb8c 	bl	800374c <_ZN9LineTrace11isCrossLineEv>
			//encoder_->clearCrossLineIgnoreDistance();//moved to isCrossLine function
			// Note: Store cross line distance here.
			//led_.LR(1, -1);
		}

		if(side_sensor_->getIgnoreFlag() == true && encoder_->getCrossLineIgnoreDistance() >= 100){
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	691b      	ldr	r3, [r3, #16]
 8004038:	4618      	mov	r0, r3
 800403a:	f001 fa90 	bl	800555e <_ZN10SideSensor13getIgnoreFlagEv>
 800403e:	4603      	mov	r3, r0
 8004040:	2b00      	cmp	r3, #0
 8004042:	d00f      	beq.n	8004064 <_ZN9LineTrace4flipEv+0x164>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	695b      	ldr	r3, [r3, #20]
 8004048:	4618      	mov	r0, r3
 800404a:	f7fd fb2b 	bl	80016a4 <_ZN7Encoder26getCrossLineIgnoreDistanceEv>
 800404e:	eeb0 7a40 	vmov.f32	s14, s0
 8004052:	eddf 7a52 	vldr	s15, [pc, #328]	; 800419c <_ZN9LineTrace4flipEv+0x29c>
 8004056:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800405a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800405e:	db01      	blt.n	8004064 <_ZN9LineTrace4flipEv+0x164>
 8004060:	2301      	movs	r3, #1
 8004062:	e000      	b.n	8004066 <_ZN9LineTrace4flipEv+0x166>
 8004064:	2300      	movs	r3, #0
 8004066:	2b00      	cmp	r3, #0
 8004068:	d004      	beq.n	8004074 <_ZN9LineTrace4flipEv+0x174>
			side_sensor_->disableIgnore();
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	691b      	ldr	r3, [r3, #16]
 800406e:	4618      	mov	r0, r3
 8004070:	f001 fa68 	bl	8005544 <_ZN10SideSensor13disableIgnoreEv>
			all_sideline_flag_ = false;
		}
		*/

		// ----- Emergency stop processing------//
		if(line_sensor_->emergencyStop() == true){
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	4618      	mov	r0, r3
 800407a:	f7fe fbad 	bl	80027d8 <_ZN10LineSensor13emergencyStopEv>
 800407e:	4603      	mov	r3, r0
 8004080:	2b00      	cmp	r3, #0
 8004082:	d00d      	beq.n	80040a0 <_ZN9LineTrace4flipEv+0x1a0>
			velocity_ctrl_->setTranslationVelocityOnly(0, 0);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	eddf 0a45 	vldr	s1, [pc, #276]	; 80041a0 <_ZN9LineTrace4flipEv+0x2a0>
 800408c:	ed9f 0a44 	vldr	s0, [pc, #272]	; 80041a0 <_ZN9LineTrace4flipEv+0x2a0>
 8004090:	4618      	mov	r0, r3
 8004092:	f001 fd81 	bl	8005b98 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>
			esc_->off();
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800409a:	4618      	mov	r0, r3
 800409c:	f7fd f972 	bl	8001384 <_ZN3ESC3offEv>
		else{
			//led_.LR(0, -1);
		}

		// ---------Confirmation when corrected ------------//
		correction_check_cnt_++;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80040a6:	3338      	adds	r3, #56	; 0x38
 80040a8:	881b      	ldrh	r3, [r3, #0]
 80040aa:	3301      	adds	r3, #1
 80040ac:	b29a      	uxth	r2, r3
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80040b4:	3338      	adds	r3, #56	; 0x38
 80040b6:	801a      	strh	r2, [r3, #0]
		if(correction_check_cnt_ >= 10000) correction_check_cnt_ = 10000;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80040be:	3338      	adds	r3, #56	; 0x38
 80040c0:	881b      	ldrh	r3, [r3, #0]
 80040c2:	f242 720f 	movw	r2, #9999	; 0x270f
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d906      	bls.n	80040d8 <_ZN9LineTrace4flipEv+0x1d8>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80040d0:	3338      	adds	r3, #56	; 0x38
 80040d2:	f242 7210 	movw	r2, #10000	; 0x2710
 80040d6:	801a      	strh	r2, [r3, #0]

		if(correction_check_cnt_ <= 300) led_.fullColor('R');
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80040de:	3338      	adds	r3, #56	; 0x38
 80040e0:	881b      	ldrh	r3, [r3, #0]
 80040e2:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80040e6:	d805      	bhi.n	80040f4 <_ZN9LineTrace4flipEv+0x1f4>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	330c      	adds	r3, #12
 80040ec:	2152      	movs	r1, #82	; 0x52
 80040ee:	4618      	mov	r0, r3
 80040f0:	f7fe f800 	bl	80020f4 <_ZN3LED9fullColorEc>

		store_check_cnt_++;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80040fa:	333a      	adds	r3, #58	; 0x3a
 80040fc:	881b      	ldrh	r3, [r3, #0]
 80040fe:	3301      	adds	r3, #1
 8004100:	b29a      	uxth	r2, r3
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004108:	333a      	adds	r3, #58	; 0x3a
 800410a:	801a      	strh	r2, [r3, #0]
		if(store_check_cnt_>= 10000) store_check_cnt_ = 10000;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004112:	333a      	adds	r3, #58	; 0x3a
 8004114:	881b      	ldrh	r3, [r3, #0]
 8004116:	f242 720f 	movw	r2, #9999	; 0x270f
 800411a:	4293      	cmp	r3, r2
 800411c:	d906      	bls.n	800412c <_ZN9LineTrace4flipEv+0x22c>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004124:	333a      	adds	r3, #58	; 0x3a
 8004126:	f242 7210 	movw	r2, #10000	; 0x2710
 800412a:	801a      	strh	r2, [r3, #0]

		if(store_check_cnt_ <= 200) led_.LR(1, -1);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004132:	333a      	adds	r3, #58	; 0x3a
 8004134:	881b      	ldrh	r3, [r3, #0]
 8004136:	2bc8      	cmp	r3, #200	; 0xc8
 8004138:	d808      	bhi.n	800414c <_ZN9LineTrace4flipEv+0x24c>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	330c      	adds	r3, #12
 800413e:	f04f 32ff 	mov.w	r2, #4294967295
 8004142:	2101      	movs	r1, #1
 8004144:	4618      	mov	r0, r3
 8004146:	f7fe f891 	bl	800226c <_ZN3LED2LREaa>
 800414a:	e007      	b.n	800415c <_ZN9LineTrace4flipEv+0x25c>
		else led_.LR(0, -1);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	330c      	adds	r3, #12
 8004150:	f04f 32ff 	mov.w	r2, #4294967295
 8004154:	2100      	movs	r1, #0
 8004156:	4618      	mov	r0, r3
 8004158:	f7fe f888 	bl	800226c <_ZN3LED2LREaa>

		ignore_check_cnt_++;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004162:	333c      	adds	r3, #60	; 0x3c
 8004164:	881b      	ldrh	r3, [r3, #0]
 8004166:	3301      	adds	r3, #1
 8004168:	b29a      	uxth	r2, r3
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004170:	333c      	adds	r3, #60	; 0x3c
 8004172:	801a      	strh	r2, [r3, #0]
		if(ignore_check_cnt_>= 10000) ignore_check_cnt_= 10000;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800417a:	333c      	adds	r3, #60	; 0x3c
 800417c:	881b      	ldrh	r3, [r3, #0]
 800417e:	f242 720f 	movw	r2, #9999	; 0x270f
 8004182:	4293      	cmp	r3, r2
 8004184:	d906      	bls.n	8004194 <_ZN9LineTrace4flipEv+0x294>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800418c:	333c      	adds	r3, #60	; 0x3c
 800418e:	f242 7210 	movw	r2, #10000	; 0x2710
 8004192:	801a      	strh	r2, [r3, #0]

	}
}
 8004194:	bf00      	nop
 8004196:	370c      	adds	r7, #12
 8004198:	46bd      	mov	sp, r7
 800419a:	bd90      	pop	{r4, r7, pc}
 800419c:	42c80000 	.word	0x42c80000
 80041a0:	00000000 	.word	0x00000000

080041a4 <_ZN9LineTrace7setModeEs>:

// ---------------------------------------------------------------------------------------------------//
// ---------------------------------- Mode set to stop------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::setMode(int16_t mode)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b083      	sub	sp, #12
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
 80041ac:	460b      	mov	r3, r1
 80041ae:	807b      	strh	r3, [r7, #2]
	mode_selector_ = mode;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80041b6:	3354      	adds	r3, #84	; 0x54
 80041b8:	887a      	ldrh	r2, [r7, #2]
 80041ba:	801a      	strh	r2, [r3, #0]
}
 80041bc:	bf00      	nop
 80041be:	370c      	adds	r7, #12
 80041c0:	46bd      	mov	sp, r7
 80041c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c6:	4770      	bx	lr

080041c8 <_ZN9LineTrace5startEv>:

void LineTrace::start()
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b082      	sub	sp, #8
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2201      	movs	r2, #1
 80041d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	i_reset_flag_ = true;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2201      	movs	r2, #1
 80041dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	velocity_ctrl_->start();
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	4618      	mov	r0, r3
 80041e6:	f001 fd30 	bl	8005c4a <_ZN12VelocityCtrl5startEv>
	side_sensor_->resetWhiteLineCnt();
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	691b      	ldr	r3, [r3, #16]
 80041ee:	4618      	mov	r0, r3
 80041f0:	f001 f998 	bl	8005524 <_ZN10SideSensor17resetWhiteLineCntEv>
	crossline_idx_ = 0;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80041fa:	3318      	adds	r3, #24
 80041fc:	2200      	movs	r2, #0
 80041fe:	801a      	strh	r2, [r3, #0]
	sideline_idx_ = 0;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004206:	331c      	adds	r3, #28
 8004208:	2200      	movs	r2, #0
 800420a:	801a      	strh	r2, [r3, #0]
	sideline_idx2_ = 0;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004212:	331e      	adds	r3, #30
 8004214:	2200      	movs	r2, #0
 8004216:	801a      	strh	r2, [r3, #0]
	all_sideline_idx_ = 0;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800421e:	3320      	adds	r3, #32
 8004220:	2200      	movs	r2, #0
 8004222:	801a      	strh	r2, [r3, #0]
}
 8004224:	bf00      	nop
 8004226:	3708      	adds	r7, #8
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}

0800422c <_ZN9LineTrace7runningEv>:


void LineTrace::running()
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b084      	sub	sp, #16
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
	uint16_t stage = 0;
 8004234:	2300      	movs	r3, #0
 8004236:	81fb      	strh	r3, [r7, #14]
	bool goal_flag = false;
 8004238:	2300      	movs	r3, #0
 800423a:	737b      	strb	r3, [r7, #13]
	bool goal_judge_flag = false;
 800423c:	2300      	movs	r3, #0
 800423e:	733b      	strb	r3, [r7, #12]
	start();
 8004240:	6878      	ldr	r0, [r7, #4]
 8004242:	f7ff ffc1 	bl	80041c8 <_ZN9LineTrace5startEv>

	while(goal_flag == false){
 8004246:	7b7b      	ldrb	r3, [r7, #13]
 8004248:	2b00      	cmp	r3, #0
 800424a:	f040 80c6 	bne.w	80043da <_ZN9LineTrace7runningEv+0x1ae>
		switch(stage){
 800424e:	89fb      	ldrh	r3, [r7, #14]
 8004250:	2b05      	cmp	r3, #5
 8004252:	d030      	beq.n	80042b6 <_ZN9LineTrace7runningEv+0x8a>
 8004254:	2b0a      	cmp	r3, #10
 8004256:	d03d      	beq.n	80042d4 <_ZN9LineTrace7runningEv+0xa8>
 8004258:	2b00      	cmp	r3, #0
 800425a:	f040 80bd 	bne.w	80043d8 <_ZN9LineTrace7runningEv+0x1ac>
		case 0:
			//if(side_sensor_->getWhiteLineCntR() == 1){
			if(side_sensor_->getStatusR() == true){
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	691b      	ldr	r3, [r3, #16]
 8004262:	4618      	mov	r0, r3
 8004264:	f001 f952 	bl	800550c <_ZN10SideSensor10getStatusREv>
 8004268:	4603      	mov	r3, r0
 800426a:	2b00      	cmp	r3, #0
 800426c:	f000 80af 	beq.w	80043ce <_ZN9LineTrace7runningEv+0x1a2>
				loggerStart();
 8004270:	6878      	ldr	r0, [r7, #4]
 8004272:	f7fe fd5d 	bl	8002d30 <_ZN9LineTrace11loggerStartEv>
				if(mode_selector_ != FIRST_RUNNING){ // Other than first running
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800427c:	3354      	adds	r3, #84	; 0x54
 800427e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d002      	beq.n	800428c <_ZN9LineTrace7runningEv+0x60>
					startVelocityPlay();
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f7ff f992 	bl	80035b0 <_ZN9LineTrace17startVelocityPlayEv>
				}

				encoder_->clearCrossLineIgnoreDistance();
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	695b      	ldr	r3, [r3, #20]
 8004290:	4618      	mov	r0, r3
 8004292:	f7fd fa16 	bl	80016c2 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>
				encoder_->clearTotalDistance();
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	695b      	ldr	r3, [r3, #20]
 800429a:	4618      	mov	r0, r3
 800429c:	f7fd f9f4 	bl	8001688 <_ZN7Encoder18clearTotalDistanceEv>
				led_.LR(0, -1);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	330c      	adds	r3, #12
 80042a4:	f04f 32ff 	mov.w	r2, #4294967295
 80042a8:	2100      	movs	r1, #0
 80042aa:	4618      	mov	r0, r3
 80042ac:	f7fd ffde 	bl	800226c <_ZN3LED2LREaa>
				stage = 5;
 80042b0:	2305      	movs	r3, #5
 80042b2:	81fb      	strh	r3, [r7, #14]
			}

			break;
 80042b4:	e08b      	b.n	80043ce <_ZN9LineTrace7runningEv+0x1a2>

		case 5:
			if(side_sensor_->getStatusR() == false) stage = 10;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	691b      	ldr	r3, [r3, #16]
 80042ba:	4618      	mov	r0, r3
 80042bc:	f001 f926 	bl	800550c <_ZN10SideSensor10getStatusREv>
 80042c0:	4603      	mov	r3, r0
 80042c2:	f083 0301 	eor.w	r3, r3, #1
 80042c6:	b2db      	uxtb	r3, r3
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	f000 8082 	beq.w	80043d2 <_ZN9LineTrace7runningEv+0x1a6>
 80042ce:	230a      	movs	r3, #10
 80042d0:	81fb      	strh	r3, [r7, #14]

			break;
 80042d2:	e07e      	b.n	80043d2 <_ZN9LineTrace7runningEv+0x1a6>
		case 10:
			//if(side_sensor_->getWhiteLineCntR() == 2){
			if(side_sensor_->getStatusL() == true){
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	691b      	ldr	r3, [r3, #16]
 80042d8:	4618      	mov	r0, r3
 80042da:	f001 f90b 	bl	80054f4 <_ZN10SideSensor10getStatusLEv>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d00c      	beq.n	80042fe <_ZN9LineTrace7runningEv+0xd2>
				goal_judge_flag = false;
 80042e4:	2300      	movs	r3, #0
 80042e6:	733b      	strb	r3, [r7, #12]
				encoder_->clearGoalJudgeDistance();
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	695b      	ldr	r3, [r3, #20]
 80042ec:	4618      	mov	r0, r3
 80042ee:	f7fd fa05 	bl	80016fc <_ZN7Encoder22clearGoalJudgeDistanceEv>
				led_.fullColor('B');
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	330c      	adds	r3, #12
 80042f6:	2142      	movs	r1, #66	; 0x42
 80042f8:	4618      	mov	r0, r3
 80042fa:	f7fd fefb 	bl	80020f4 <_ZN3LED9fullColorEc>
			}

			if(goal_judge_flag == false && side_sensor_->getStatusR() == true && encoder_->getGoalJudgeDistance() >= 25){
 80042fe:	7b3b      	ldrb	r3, [r7, #12]
 8004300:	f083 0301 	eor.w	r3, r3, #1
 8004304:	b2db      	uxtb	r3, r3
 8004306:	2b00      	cmp	r3, #0
 8004308:	d017      	beq.n	800433a <_ZN9LineTrace7runningEv+0x10e>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	691b      	ldr	r3, [r3, #16]
 800430e:	4618      	mov	r0, r3
 8004310:	f001 f8fc 	bl	800550c <_ZN10SideSensor10getStatusREv>
 8004314:	4603      	mov	r3, r0
 8004316:	2b00      	cmp	r3, #0
 8004318:	d00f      	beq.n	800433a <_ZN9LineTrace7runningEv+0x10e>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	695b      	ldr	r3, [r3, #20]
 800431e:	4618      	mov	r0, r3
 8004320:	f7fd f9dd 	bl	80016de <_ZN7Encoder20getGoalJudgeDistanceEv>
 8004324:	eeb0 7a40 	vmov.f32	s14, s0
 8004328:	eef3 7a09 	vmov.f32	s15, #57	; 0x41c80000  25.0
 800432c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004334:	db01      	blt.n	800433a <_ZN9LineTrace7runningEv+0x10e>
 8004336:	2301      	movs	r3, #1
 8004338:	e000      	b.n	800433c <_ZN9LineTrace7runningEv+0x110>
 800433a:	2300      	movs	r3, #0
 800433c:	2b00      	cmp	r3, #0
 800433e:	d013      	beq.n	8004368 <_ZN9LineTrace7runningEv+0x13c>
				goal_judge_flag = true;
 8004340:	2301      	movs	r3, #1
 8004342:	733b      	strb	r3, [r7, #12]
				encoder_->clearGoalJudgeDistance();
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	695b      	ldr	r3, [r3, #20]
 8004348:	4618      	mov	r0, r3
 800434a:	f7fd f9d7 	bl	80016fc <_ZN7Encoder22clearGoalJudgeDistanceEv>
				ignore_check_cnt_ = 0;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004354:	333c      	adds	r3, #60	; 0x3c
 8004356:	2200      	movs	r2, #0
 8004358:	801a      	strh	r2, [r3, #0]

				led_.fullColor('Y');
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	330c      	adds	r3, #12
 800435e:	2159      	movs	r1, #89	; 0x59
 8004360:	4618      	mov	r0, r3
 8004362:	f7fd fec7 	bl	80020f4 <_ZN3LED9fullColorEc>
				goal_flag = true;
				goal_judge_flag = false;

			}

			break;
 8004366:	e036      	b.n	80043d6 <_ZN9LineTrace7runningEv+0x1aa>
			else if(goal_judge_flag == true && encoder_->getGoalJudgeDistance() >= 30){
 8004368:	7b3b      	ldrb	r3, [r7, #12]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d00f      	beq.n	800438e <_ZN9LineTrace7runningEv+0x162>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	695b      	ldr	r3, [r3, #20]
 8004372:	4618      	mov	r0, r3
 8004374:	f7fd f9b3 	bl	80016de <_ZN7Encoder20getGoalJudgeDistanceEv>
 8004378:	eeb0 7a40 	vmov.f32	s14, s0
 800437c:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
 8004380:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004388:	db01      	blt.n	800438e <_ZN9LineTrace7runningEv+0x162>
 800438a:	2301      	movs	r3, #1
 800438c:	e000      	b.n	8004390 <_ZN9LineTrace7runningEv+0x164>
 800438e:	2300      	movs	r3, #0
 8004390:	2b00      	cmp	r3, #0
 8004392:	d020      	beq.n	80043d6 <_ZN9LineTrace7runningEv+0x1aa>
				led_.fullColor('M');
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	330c      	adds	r3, #12
 8004398:	214d      	movs	r1, #77	; 0x4d
 800439a:	4618      	mov	r0, r3
 800439c:	f7fd feaa 	bl	80020f4 <_ZN3LED9fullColorEc>
				loggerStop();
 80043a0:	6878      	ldr	r0, [r7, #4]
 80043a2:	f7fe fce0 	bl	8002d66 <_ZN9LineTrace10loggerStopEv>
				stopVelocityPlay();
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	f7ff f922 	bl	80035f0 <_ZN9LineTrace16stopVelocityPlayEv>
				HAL_Delay(100); //Run through after the goal
 80043ac:	2064      	movs	r0, #100	; 0x64
 80043ae:	f005 fc0b 	bl	8009bc8 <HAL_Delay>
				setTargetVelocity(0);
 80043b2:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 80043e8 <_ZN9LineTrace7runningEv+0x1bc>
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f7ff fc85 	bl	8003cc6 <_ZN9LineTrace17setTargetVelocityEf>
				HAL_Delay(500); //Stop for a while on the spot
 80043bc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80043c0:	f005 fc02 	bl	8009bc8 <HAL_Delay>
				goal_flag = true;
 80043c4:	2301      	movs	r3, #1
 80043c6:	737b      	strb	r3, [r7, #13]
				goal_judge_flag = false;
 80043c8:	2300      	movs	r3, #0
 80043ca:	733b      	strb	r3, [r7, #12]
			break;
 80043cc:	e003      	b.n	80043d6 <_ZN9LineTrace7runningEv+0x1aa>
			break;
 80043ce:	bf00      	nop
 80043d0:	e739      	b.n	8004246 <_ZN9LineTrace7runningEv+0x1a>
			break;
 80043d2:	bf00      	nop
 80043d4:	e737      	b.n	8004246 <_ZN9LineTrace7runningEv+0x1a>
			break;
 80043d6:	bf00      	nop
	while(goal_flag == false){
 80043d8:	e735      	b.n	8004246 <_ZN9LineTrace7runningEv+0x1a>
		}
	}

	stop();
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f000 f806 	bl	80043ec <_ZN9LineTrace4stopEv>
}
 80043e0:	bf00      	nop
 80043e2:	3710      	adds	r7, #16
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}
 80043e8:	00000000 	.word	0x00000000

080043ec <_ZN9LineTrace4stopEv>:

void LineTrace::stop()
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b084      	sub	sp, #16
 80043f0:	af02      	add	r7, sp, #8
 80043f2:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	velocity_ctrl_->stop();
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	689b      	ldr	r3, [r3, #8]
 8004400:	4618      	mov	r0, r3
 8004402:	f001 fc35 	bl	8005c70 <_ZN12VelocityCtrl4stopEv>

	led_.LR(-1, 1);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	330c      	adds	r3, #12
 800440a:	2201      	movs	r2, #1
 800440c:	f04f 31ff 	mov.w	r1, #4294967295
 8004410:	4618      	mov	r0, r3
 8004412:	f7fd ff2b 	bl	800226c <_ZN3LED2LREaa>
	if(mode_selector_ == FIRST_RUNNING){ //First running
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800441c:	3354      	adds	r3, #84	; 0x54
 800441e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d11e      	bne.n	8004464 <_ZN9LineTrace4stopEv+0x78>
		logger_->saveDistanceAndTheta("COURSLOG", "DISTANCE.TXT", "THETA.TXT");
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	69d8      	ldr	r0, [r3, #28]
 800442a:	4b28      	ldr	r3, [pc, #160]	; (80044cc <_ZN9LineTrace4stopEv+0xe0>)
 800442c:	4a28      	ldr	r2, [pc, #160]	; (80044d0 <_ZN9LineTrace4stopEv+0xe4>)
 800442e:	4929      	ldr	r1, [pc, #164]	; (80044d4 <_ZN9LineTrace4stopEv+0xe8>)
 8004430:	f000 fbef 	bl	8004c12 <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>
		sd_write_array_float("COURSLOG", "CROSSDIS.TXT", CROSSLINE_SIZE, crossline_distance_, OVER_WRITE);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800443a:	3358      	adds	r3, #88	; 0x58
 800443c:	2200      	movs	r2, #0
 800443e:	9200      	str	r2, [sp, #0]
 8004440:	2264      	movs	r2, #100	; 0x64
 8004442:	4925      	ldr	r1, [pc, #148]	; (80044d8 <_ZN9LineTrace4stopEv+0xec>)
 8004444:	4823      	ldr	r0, [pc, #140]	; (80044d4 <_ZN9LineTrace4stopEv+0xe8>)
 8004446:	f7fd f9db 	bl	8001800 <sd_write_array_float>
		sd_write_array_float("COURSLOG", "SIDEDIS.TXT", SIDELINE_SIZE, sideline_distance_, OVER_WRITE);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	f503 433f 	add.w	r3, r3, #48896	; 0xbf00
 8004450:	3378      	adds	r3, #120	; 0x78
 8004452:	2200      	movs	r2, #0
 8004454:	9200      	str	r2, [sp, #0]
 8004456:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800445a:	4920      	ldr	r1, [pc, #128]	; (80044dc <_ZN9LineTrace4stopEv+0xf0>)
 800445c:	481d      	ldr	r0, [pc, #116]	; (80044d4 <_ZN9LineTrace4stopEv+0xe8>)
 800445e:	f7fd f9cf 	bl	8001800 <sd_write_array_float>
 8004462:	e01d      	b.n	80044a0 <_ZN9LineTrace4stopEv+0xb4>
	}
	else{//Secondary run
		logger_->saveDistanceAndTheta2("COURSLOG", "DISTANC2.TXT", "THETA2.TXT");
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	69d8      	ldr	r0, [r3, #28]
 8004468:	4b1d      	ldr	r3, [pc, #116]	; (80044e0 <_ZN9LineTrace4stopEv+0xf4>)
 800446a:	4a1e      	ldr	r2, [pc, #120]	; (80044e4 <_ZN9LineTrace4stopEv+0xf8>)
 800446c:	4919      	ldr	r1, [pc, #100]	; (80044d4 <_ZN9LineTrace4stopEv+0xe8>)
 800446e:	f000 fbf4 	bl	8004c5a <_ZN6Logger21saveDistanceAndTheta2EPKcS1_S1_>
		sd_write_array_float("COURSLOG", "CROSSDI2.TXT", CROSSLINE_SIZE, crossline_distance2_, OVER_WRITE);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	f503 433d 	add.w	r3, r3, #48384	; 0xbd00
 8004478:	33e8      	adds	r3, #232	; 0xe8
 800447a:	2200      	movs	r2, #0
 800447c:	9200      	str	r2, [sp, #0]
 800447e:	2264      	movs	r2, #100	; 0x64
 8004480:	4919      	ldr	r1, [pc, #100]	; (80044e8 <_ZN9LineTrace4stopEv+0xfc>)
 8004482:	4814      	ldr	r0, [pc, #80]	; (80044d4 <_ZN9LineTrace4stopEv+0xe8>)
 8004484:	f7fd f9bc 	bl	8001800 <sd_write_array_float>
		sd_write_array_float("COURSLOG", "SIDEDIS2.TXT", SIDELINE_SIZE, sideline_distance2_, OVER_WRITE);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	f503 4347 	add.w	r3, r3, #50944	; 0xc700
 800448e:	3348      	adds	r3, #72	; 0x48
 8004490:	2200      	movs	r2, #0
 8004492:	9200      	str	r2, [sp, #0]
 8004494:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004498:	4914      	ldr	r1, [pc, #80]	; (80044ec <_ZN9LineTrace4stopEv+0x100>)
 800449a:	480e      	ldr	r0, [pc, #56]	; (80044d4 <_ZN9LineTrace4stopEv+0xe8>)
 800449c:	f7fd f9b0 	bl	8001800 <sd_write_array_float>
	}
	//sd_write_array_float("COURSLOG", "ASIDEDIS.TXT", SIDELINE_SIZE, all_sideline_distance_, OVER_WRITE);

	led_.LR(-1, 0);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	330c      	adds	r3, #12
 80044a4:	2200      	movs	r2, #0
 80044a6:	f04f 31ff 	mov.w	r1, #4294967295
 80044aa:	4618      	mov	r0, r3
 80044ac:	f7fd fede 	bl	800226c <_ZN3LED2LREaa>

	logger_->resetIdx();
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	69db      	ldr	r3, [r3, #28]
 80044b4:	4618      	mov	r0, r3
 80044b6:	f000 fc68 	bl	8004d8a <_ZN6Logger8resetIdxEv>
	logger_->resetLogs2();
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	69db      	ldr	r3, [r3, #28]
 80044be:	4618      	mov	r0, r3
 80044c0:	f000 fc0f 	bl	8004ce2 <_ZN6Logger10resetLogs2Ev>
}
 80044c4:	bf00      	nop
 80044c6:	3708      	adds	r7, #8
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}
 80044cc:	08018b38 	.word	0x08018b38
 80044d0:	08018b44 	.word	0x08018b44
 80044d4:	08018b54 	.word	0x08018b54
 80044d8:	08018b60 	.word	0x08018b60
 80044dc:	08018b70 	.word	0x08018b70
 80044e0:	08018b7c 	.word	0x08018b7c
 80044e4:	08018b88 	.word	0x08018b88
 80044e8:	08018b98 	.word	0x08018b98
 80044ec:	08018ba8 	.word	0x08018ba8

080044f0 <_ZN9LineTrace20createVelocityTabeleEv>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------------ Create velocity table-----------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::createVelocityTabele()
{
 80044f0:	b590      	push	{r4, r7, lr}
 80044f2:	b08b      	sub	sp, #44	; 0x2c
 80044f4:	af02      	add	r7, sp, #8
 80044f6:	6078      	str	r0, [r7, #4]
	const float *p_distance, *p_theta;
	p_distance = logger_->getDistanceArrayPointer();
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	69db      	ldr	r3, [r3, #28]
 80044fc:	4618      	mov	r0, r3
 80044fe:	f000 fb41 	bl	8004b84 <_ZN6Logger23getDistanceArrayPointerEv>
 8004502:	6138      	str	r0, [r7, #16]
	p_theta= logger_->getThetaArrayPointer();
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	69db      	ldr	r3, [r3, #28]
 8004508:	4618      	mov	r0, r3
 800450a:	f000 fb49 	bl	8004ba0 <_ZN6Logger20getThetaArrayPointerEv>
 800450e:	60f8      	str	r0, [r7, #12]

	float temp_distance, temp_theta;
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8004510:	2300      	movs	r3, #0
 8004512:	837b      	strh	r3, [r7, #26]
 8004514:	8b7b      	ldrh	r3, [r7, #26]
 8004516:	f241 726f 	movw	r2, #5999	; 0x176f
 800451a:	4293      	cmp	r3, r2
 800451c:	d84b      	bhi.n	80045b6 <_ZN9LineTrace20createVelocityTabeleEv+0xc6>
		temp_distance = p_distance[i];
 800451e:	8b7b      	ldrh	r3, [r7, #26]
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	693a      	ldr	r2, [r7, #16]
 8004524:	4413      	add	r3, r2
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	60bb      	str	r3, [r7, #8]
		temp_theta = p_theta[i];
 800452a:	8b7b      	ldrh	r3, [r7, #26]
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	68fa      	ldr	r2, [r7, #12]
 8004530:	4413      	add	r3, r2
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	61fb      	str	r3, [r7, #28]

		if(temp_theta == 0) temp_theta = 0.00001;
 8004536:	edd7 7a07 	vldr	s15, [r7, #28]
 800453a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800453e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004542:	d101      	bne.n	8004548 <_ZN9LineTrace20createVelocityTabeleEv+0x58>
 8004544:	4b4c      	ldr	r3, [pc, #304]	; (8004678 <_ZN9LineTrace20createVelocityTabeleEv+0x188>)
 8004546:	61fb      	str	r3, [r7, #28]
		float radius = abs(temp_distance / temp_theta);
 8004548:	ed97 7a02 	vldr	s14, [r7, #8]
 800454c:	edd7 7a07 	vldr	s15, [r7, #28]
 8004550:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004554:	eeb0 0a66 	vmov.f32	s0, s13
 8004558:	f7fe f98e 	bl	8002878 <_ZSt3absf>
 800455c:	ed87 0a05 	vstr	s0, [r7, #20]
		if(radius >= 5000) radius = 5000;
 8004560:	edd7 7a05 	vldr	s15, [r7, #20]
 8004564:	ed9f 7a45 	vldr	s14, [pc, #276]	; 800467c <_ZN9LineTrace20createVelocityTabeleEv+0x18c>
 8004568:	eef4 7ac7 	vcmpe.f32	s15, s14
 800456c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004570:	db01      	blt.n	8004576 <_ZN9LineTrace20createVelocityTabeleEv+0x86>
 8004572:	4b43      	ldr	r3, [pc, #268]	; (8004680 <_ZN9LineTrace20createVelocityTabeleEv+0x190>)
 8004574:	617b      	str	r3, [r7, #20]

		velocity_table_[i] = radius2Velocity(radius);
 8004576:	8b7c      	ldrh	r4, [r7, #26]
 8004578:	ed97 0a05 	vldr	s0, [r7, #20]
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	f7fe fe11 	bl	80031a4 <_ZN9LineTrace15radius2VelocityEf>
 8004582:	eef0 7a40 	vmov.f32	s15, s0
 8004586:	687a      	ldr	r2, [r7, #4]
 8004588:	f504 53bd 	add.w	r3, r4, #6048	; 0x17a0
 800458c:	3304      	adds	r3, #4
 800458e:	009b      	lsls	r3, r3, #2
 8004590:	4413      	add	r3, r2
 8004592:	edc3 7a00 	vstr	s15, [r3]

		ref_delta_distances_[i] = p_distance[i]; //copy
 8004596:	8b7b      	ldrh	r3, [r7, #26]
 8004598:	009b      	lsls	r3, r3, #2
 800459a:	693a      	ldr	r2, [r7, #16]
 800459c:	441a      	add	r2, r3
 800459e:	8b7b      	ldrh	r3, [r7, #26]
 80045a0:	6812      	ldr	r2, [r2, #0]
 80045a2:	6879      	ldr	r1, [r7, #4]
 80045a4:	3332      	adds	r3, #50	; 0x32
 80045a6:	009b      	lsls	r3, r3, #2
 80045a8:	440b      	add	r3, r1
 80045aa:	3304      	adds	r3, #4
 80045ac:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 80045ae:	8b7b      	ldrh	r3, [r7, #26]
 80045b0:	3301      	adds	r3, #1
 80045b2:	837b      	strh	r3, [r7, #26]
 80045b4:	e7ae      	b.n	8004514 <_ZN9LineTrace20createVelocityTabeleEv+0x24>
	}


	if(mode_selector_ == SECOND_RUNNING){
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80045bc:	3354      	adds	r3, #84	; 0x54
 80045be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80045c2:	2b01      	cmp	r3, #1
 80045c4:	d120      	bne.n	8004608 <_ZN9LineTrace20createVelocityTabeleEv+0x118>
		velocity_table_[0] = min_velocity_;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 80045d2:	3310      	adds	r3, #16
 80045d4:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec_, p_distance);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80045dc:	332c      	adds	r3, #44	; 0x2c
 80045de:	edd3 7a00 	vldr	s15, [r3]
 80045e2:	6939      	ldr	r1, [r7, #16]
 80045e4:	eeb0 0a67 	vmov.f32	s0, s15
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	f7fe fe99 	bl	8003320 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc_, p_distance);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80045f4:	3328      	adds	r3, #40	; 0x28
 80045f6:	edd3 7a00 	vldr	s15, [r3]
 80045fa:	6939      	ldr	r1, [r7, #16]
 80045fc:	eeb0 0a67 	vmov.f32	s0, s15
 8004600:	6878      	ldr	r0, [r7, #4]
 8004602:	f7fe ff31 	bl	8003468 <_ZN9LineTrace20accelerateProcessingEfPKf>
 8004606:	e027      	b.n	8004658 <_ZN9LineTrace20createVelocityTabeleEv+0x168>
	}
	else if(mode_selector_ == THIRD_RUNNING){
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800460e:	3354      	adds	r3, #84	; 0x54
 8004610:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004614:	2b02      	cmp	r3, #2
 8004616:	d11f      	bne.n	8004658 <_ZN9LineTrace20createVelocityTabeleEv+0x168>
		velocity_table_[0] = min_velocity2_;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8004624:	3310      	adds	r3, #16
 8004626:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec2_, p_distance);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800462e:	3334      	adds	r3, #52	; 0x34
 8004630:	edd3 7a00 	vldr	s15, [r3]
 8004634:	6939      	ldr	r1, [r7, #16]
 8004636:	eeb0 0a67 	vmov.f32	s0, s15
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f7fe fe70 	bl	8003320 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc2_, p_distance);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004646:	3330      	adds	r3, #48	; 0x30
 8004648:	edd3 7a00 	vldr	s15, [r3]
 800464c:	6939      	ldr	r1, [r7, #16]
 800464e:	eeb0 0a67 	vmov.f32	s0, s15
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f7fe ff08 	bl	8003468 <_ZN9LineTrace20accelerateProcessingEfPKf>
	}

	sd_write_array_float("COURSLOG", "VELTABLE.TXT", LOG_DATA_SIZE_DIS, velocity_table_, OVER_WRITE);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 800465e:	3310      	adds	r3, #16
 8004660:	2200      	movs	r2, #0
 8004662:	9200      	str	r2, [sp, #0]
 8004664:	f241 7270 	movw	r2, #6000	; 0x1770
 8004668:	4906      	ldr	r1, [pc, #24]	; (8004684 <_ZN9LineTrace20createVelocityTabeleEv+0x194>)
 800466a:	4807      	ldr	r0, [pc, #28]	; (8004688 <_ZN9LineTrace20createVelocityTabeleEv+0x198>)
 800466c:	f7fd f8c8 	bl	8001800 <sd_write_array_float>

}
 8004670:	bf00      	nop
 8004672:	3724      	adds	r7, #36	; 0x24
 8004674:	46bd      	mov	sp, r7
 8004676:	bd90      	pop	{r4, r7, pc}
 8004678:	3727c5ac 	.word	0x3727c5ac
 800467c:	459c4000 	.word	0x459c4000
 8004680:	459c4000 	.word	0x459c4000
 8004684:	08018bb8 	.word	0x08018bb8
 8004688:	08018b54 	.word	0x08018b54

0800468c <_ZN9LineTrace26createVelocityTabeleFromSDEv>:

void LineTrace::createVelocityTabeleFromSD()
{
 800468c:	b590      	push	{r4, r7, lr}
 800468e:	b08b      	sub	sp, #44	; 0x2c
 8004690:	af02      	add	r7, sp, #8
 8004692:	6078      	str	r0, [r7, #4]
	logger_->importDistanceAndTheta("COURSLOG", "DISTANCE.TXT", "THETA.TXT");
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	69d8      	ldr	r0, [r3, #28]
 8004698:	4b6b      	ldr	r3, [pc, #428]	; (8004848 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1bc>)
 800469a:	4a6c      	ldr	r2, [pc, #432]	; (800484c <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c0>)
 800469c:	496c      	ldr	r1, [pc, #432]	; (8004850 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c4>)
 800469e:	f000 fb00 	bl	8004ca2 <_ZN6Logger22importDistanceAndThetaEPKcS1_S1_>
	sd_read_array_float("COURSLOG", "CROSSDIS.TXT", CROSSLINE_SIZE, crossline_distance_);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80046a8:	3358      	adds	r3, #88	; 0x58
 80046aa:	2264      	movs	r2, #100	; 0x64
 80046ac:	4969      	ldr	r1, [pc, #420]	; (8004854 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c8>)
 80046ae:	4868      	ldr	r0, [pc, #416]	; (8004850 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c4>)
 80046b0:	f7fd f90c 	bl	80018cc <sd_read_array_float>
	sd_read_array_float("COURSLOG", "SIDEDIS.TXT", SIDELINE_SIZE, sideline_distance_);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	f503 433f 	add.w	r3, r3, #48896	; 0xbf00
 80046ba:	3378      	adds	r3, #120	; 0x78
 80046bc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80046c0:	4965      	ldr	r1, [pc, #404]	; (8004858 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1cc>)
 80046c2:	4863      	ldr	r0, [pc, #396]	; (8004850 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c4>)
 80046c4:	f7fd f902 	bl	80018cc <sd_read_array_float>

	const float *p_distance, *p_theta;
	p_distance = logger_->getDistanceArrayPointer();
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	69db      	ldr	r3, [r3, #28]
 80046cc:	4618      	mov	r0, r3
 80046ce:	f000 fa59 	bl	8004b84 <_ZN6Logger23getDistanceArrayPointerEv>
 80046d2:	6138      	str	r0, [r7, #16]
	p_theta= logger_->getThetaArrayPointer();
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	69db      	ldr	r3, [r3, #28]
 80046d8:	4618      	mov	r0, r3
 80046da:	f000 fa61 	bl	8004ba0 <_ZN6Logger20getThetaArrayPointerEv>
 80046de:	60f8      	str	r0, [r7, #12]

	float temp_distance, temp_theta;
	//float pre_radius = 0;;
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 80046e0:	2300      	movs	r3, #0
 80046e2:	837b      	strh	r3, [r7, #26]
 80046e4:	8b7b      	ldrh	r3, [r7, #26]
 80046e6:	f241 726f 	movw	r2, #5999	; 0x176f
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d84b      	bhi.n	8004786 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xfa>

		temp_distance = p_distance[i];
 80046ee:	8b7b      	ldrh	r3, [r7, #26]
 80046f0:	009b      	lsls	r3, r3, #2
 80046f2:	693a      	ldr	r2, [r7, #16]
 80046f4:	4413      	add	r3, r2
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	60bb      	str	r3, [r7, #8]
		temp_theta = p_theta[i];
 80046fa:	8b7b      	ldrh	r3, [r7, #26]
 80046fc:	009b      	lsls	r3, r3, #2
 80046fe:	68fa      	ldr	r2, [r7, #12]
 8004700:	4413      	add	r3, r2
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	61fb      	str	r3, [r7, #28]

		if(temp_theta == 0) temp_theta = 0.00001;
 8004706:	edd7 7a07 	vldr	s15, [r7, #28]
 800470a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800470e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004712:	d101      	bne.n	8004718 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x8c>
 8004714:	4b51      	ldr	r3, [pc, #324]	; (800485c <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1d0>)
 8004716:	61fb      	str	r3, [r7, #28]
		float radius_origin = abs(temp_distance / temp_theta);
 8004718:	ed97 7a02 	vldr	s14, [r7, #8]
 800471c:	edd7 7a07 	vldr	s15, [r7, #28]
 8004720:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004724:	eeb0 0a66 	vmov.f32	s0, s13
 8004728:	f7fe f8a6 	bl	8002878 <_ZSt3absf>
 800472c:	ed87 0a05 	vstr	s0, [r7, #20]
		if(radius_origin >= 5000) radius_origin = 5000;
 8004730:	edd7 7a05 	vldr	s15, [r7, #20]
 8004734:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8004860 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1d4>
 8004738:	eef4 7ac7 	vcmpe.f32	s15, s14
 800473c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004740:	db01      	blt.n	8004746 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xba>
 8004742:	4b48      	ldr	r3, [pc, #288]	; (8004864 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1d8>)
 8004744:	617b      	str	r3, [r7, #20]

		//float radius_lpf = ((R_RADIUS)*(radius_origin) + (1.0 - (R_RADIUS))* (pre_radius));
		//velocity_table_[i] = radius_lpf;
		velocity_table_[i] = radius2Velocity(radius_origin);
 8004746:	8b7c      	ldrh	r4, [r7, #26]
 8004748:	ed97 0a05 	vldr	s0, [r7, #20]
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	f7fe fd29 	bl	80031a4 <_ZN9LineTrace15radius2VelocityEf>
 8004752:	eef0 7a40 	vmov.f32	s15, s0
 8004756:	687a      	ldr	r2, [r7, #4]
 8004758:	f504 53bd 	add.w	r3, r4, #6048	; 0x17a0
 800475c:	3304      	adds	r3, #4
 800475e:	009b      	lsls	r3, r3, #2
 8004760:	4413      	add	r3, r2
 8004762:	edc3 7a00 	vstr	s15, [r3]
		//pre_radius = radius_origin;

		ref_delta_distances_[i] = p_distance[i]; //copy
 8004766:	8b7b      	ldrh	r3, [r7, #26]
 8004768:	009b      	lsls	r3, r3, #2
 800476a:	693a      	ldr	r2, [r7, #16]
 800476c:	441a      	add	r2, r3
 800476e:	8b7b      	ldrh	r3, [r7, #26]
 8004770:	6812      	ldr	r2, [r2, #0]
 8004772:	6879      	ldr	r1, [r7, #4]
 8004774:	3332      	adds	r3, #50	; 0x32
 8004776:	009b      	lsls	r3, r3, #2
 8004778:	440b      	add	r3, r1
 800477a:	3304      	adds	r3, #4
 800477c:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 800477e:	8b7b      	ldrh	r3, [r7, #26]
 8004780:	3301      	adds	r3, #1
 8004782:	837b      	strh	r3, [r7, #26]
 8004784:	e7ae      	b.n	80046e4 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x58>
	}

	if(mode_selector_ == SECOND_RUNNING){
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800478c:	3354      	adds	r3, #84	; 0x54
 800478e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004792:	2b01      	cmp	r3, #1
 8004794:	d120      	bne.n	80047d8 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x14c>
		velocity_table_[0] = min_velocity_;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 80047a2:	3310      	adds	r3, #16
 80047a4:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec_, p_distance);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80047ac:	332c      	adds	r3, #44	; 0x2c
 80047ae:	edd3 7a00 	vldr	s15, [r3]
 80047b2:	6939      	ldr	r1, [r7, #16]
 80047b4:	eeb0 0a67 	vmov.f32	s0, s15
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	f7fe fdb1 	bl	8003320 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc_, p_distance);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80047c4:	3328      	adds	r3, #40	; 0x28
 80047c6:	edd3 7a00 	vldr	s15, [r3]
 80047ca:	6939      	ldr	r1, [r7, #16]
 80047cc:	eeb0 0a67 	vmov.f32	s0, s15
 80047d0:	6878      	ldr	r0, [r7, #4]
 80047d2:	f7fe fe49 	bl	8003468 <_ZN9LineTrace20accelerateProcessingEfPKf>
 80047d6:	e027      	b.n	8004828 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x19c>
	}
	else if(mode_selector_ == THIRD_RUNNING){
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80047de:	3354      	adds	r3, #84	; 0x54
 80047e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80047e4:	2b02      	cmp	r3, #2
 80047e6:	d11f      	bne.n	8004828 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x19c>
		velocity_table_[0] = min_velocity2_;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 80047f4:	3310      	adds	r3, #16
 80047f6:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec2_, p_distance);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80047fe:	3334      	adds	r3, #52	; 0x34
 8004800:	edd3 7a00 	vldr	s15, [r3]
 8004804:	6939      	ldr	r1, [r7, #16]
 8004806:	eeb0 0a67 	vmov.f32	s0, s15
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f7fe fd88 	bl	8003320 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc2_, p_distance);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004816:	3330      	adds	r3, #48	; 0x30
 8004818:	edd3 7a00 	vldr	s15, [r3]
 800481c:	6939      	ldr	r1, [r7, #16]
 800481e:	eeb0 0a67 	vmov.f32	s0, s15
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f7fe fe20 	bl	8003468 <_ZN9LineTrace20accelerateProcessingEfPKf>
	}


	sd_write_array_float("COURSLOG", "VELTABLE.TXT", LOG_DATA_SIZE_DIS, velocity_table_, OVER_WRITE);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 800482e:	3310      	adds	r3, #16
 8004830:	2200      	movs	r2, #0
 8004832:	9200      	str	r2, [sp, #0]
 8004834:	f241 7270 	movw	r2, #6000	; 0x1770
 8004838:	490b      	ldr	r1, [pc, #44]	; (8004868 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1dc>)
 800483a:	4805      	ldr	r0, [pc, #20]	; (8004850 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c4>)
 800483c:	f7fc ffe0 	bl	8001800 <sd_write_array_float>

}
 8004840:	bf00      	nop
 8004842:	3724      	adds	r7, #36	; 0x24
 8004844:	46bd      	mov	sp, r7
 8004846:	bd90      	pop	{r4, r7, pc}
 8004848:	08018b38 	.word	0x08018b38
 800484c:	08018b44 	.word	0x08018b44
 8004850:	08018b54 	.word	0x08018b54
 8004854:	08018b60 	.word	0x08018b60
 8004858:	08018b70 	.word	0x08018b70
 800485c:	3727c5ac 	.word	0x3727c5ac
 8004860:	459c4000 	.word	0x459c4000
 8004864:	459c4000 	.word	0x459c4000
 8004868:	08018bb8 	.word	0x08018bb8

0800486c <_ZN6LoggerC1Ev>:
#include "HAL_SDcard_lib.h"
#include <stdio.h>
#include "Macro.h"
#include "AQM0802.h"

Logger::Logger() : recording_flag_(false), log_index_tim_(0), log_index_tim2_(0), log_index_tim_int_(0), log_index_tim2_int_(0), log_index_dis_(0){}
 800486c:	b480      	push	{r7}
 800486e:	b083      	sub	sp, #12
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 800487a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800487e:	2200      	movs	r2, #0
 8004880:	701a      	strb	r2, [r3, #0]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004888:	f203 2382 	addw	r3, r3, #642	; 0x282
 800488c:	2200      	movs	r2, #0
 800488e:	801a      	strh	r2, [r3, #0]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004896:	f503 7321 	add.w	r3, r3, #644	; 0x284
 800489a:	2200      	movs	r2, #0
 800489c:	801a      	strh	r2, [r3, #0]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 80048a4:	f203 2386 	addw	r3, r3, #646	; 0x286
 80048a8:	2200      	movs	r2, #0
 80048aa:	801a      	strh	r2, [r3, #0]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 80048b2:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80048b6:	2200      	movs	r2, #0
 80048b8:	801a      	strh	r2, [r3, #0]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 80048c0:	f203 238a 	addw	r3, r3, #650	; 0x28a
 80048c4:	2200      	movs	r2, #0
 80048c6:	801a      	strh	r2, [r3, #0]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	4618      	mov	r0, r3
 80048cc:	370c      	adds	r7, #12
 80048ce:	46bd      	mov	sp, r7
 80048d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d4:	4770      	bx	lr
	...

080048d8 <_ZN6Logger10sdCardInitEv>:

bool Logger::sdCardInit()
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b084      	sub	sp, #16
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
	bool ret = false;
 80048e0:	2300      	movs	r3, #0
 80048e2:	73fb      	strb	r3, [r7, #15]

	if(sd_mount() == 1){
 80048e4:	f7fd f87e 	bl	80019e4 <sd_mount>
 80048e8:	4603      	mov	r3, r0
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	bf0c      	ite	eq
 80048ee:	2301      	moveq	r3, #1
 80048f0:	2300      	movne	r3, #0
 80048f2:	b2db      	uxtb	r3, r3
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d016      	beq.n	8004926 <_ZN6Logger10sdCardInitEv+0x4e>
	  //printf("mount success\r\n");

	  lcd_clear();
 80048f8:	f7fc fbd2 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 80048fc:	2100      	movs	r1, #0
 80048fe:	2000      	movs	r0, #0
 8004900:	f7fc fbde 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 8004904:	4815      	ldr	r0, [pc, #84]	; (800495c <_ZN6Logger10sdCardInitEv+0x84>)
 8004906:	f7fc fc05 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 800490a:	2101      	movs	r1, #1
 800490c:	2000      	movs	r0, #0
 800490e:	f7fc fbd7 	bl	80010c0 <lcd_locate>
	  lcd_printf("success");
 8004912:	4813      	ldr	r0, [pc, #76]	; (8004960 <_ZN6Logger10sdCardInitEv+0x88>)
 8004914:	f7fc fbfe 	bl	8001114 <lcd_printf>
	  HAL_Delay(500);
 8004918:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800491c:	f005 f954 	bl	8009bc8 <HAL_Delay>

	  ret = true;
 8004920:	2301      	movs	r3, #1
 8004922:	73fb      	strb	r3, [r7, #15]
 8004924:	e015      	b.n	8004952 <_ZN6Logger10sdCardInitEv+0x7a>
	}
	else{
	  //printf("mount error\r\n");

	  lcd_clear();
 8004926:	f7fc fbbb 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 800492a:	2100      	movs	r1, #0
 800492c:	2000      	movs	r0, #0
 800492e:	f7fc fbc7 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 8004932:	480a      	ldr	r0, [pc, #40]	; (800495c <_ZN6Logger10sdCardInitEv+0x84>)
 8004934:	f7fc fbee 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 8004938:	2101      	movs	r1, #1
 800493a:	2000      	movs	r0, #0
 800493c:	f7fc fbc0 	bl	80010c0 <lcd_locate>
	  lcd_printf("fail");
 8004940:	4808      	ldr	r0, [pc, #32]	; (8004964 <_ZN6Logger10sdCardInitEv+0x8c>)
 8004942:	f7fc fbe7 	bl	8001114 <lcd_printf>
	  HAL_Delay(1000);
 8004946:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800494a:	f005 f93d 	bl	8009bc8 <HAL_Delay>

	  ret = false;
 800494e:	2300      	movs	r3, #0
 8004950:	73fb      	strb	r3, [r7, #15]
	//data[0] = 100;
	//sd_write_array_int("sdio", "write1.txt", DATA_SIZE, data, ADD_WRITE); //write
	//sd_read_array_int("sdio", "write1.txt", DATA_SIZE, temp); //read
	//sd_write_array_int("sdio", "write2.txt", DATA_SIZE, temp, ADD_WRITE); //write

	return ret;
 8004952:	7bfb      	ldrb	r3, [r7, #15]
}
 8004954:	4618      	mov	r0, r3
 8004956:	3710      	adds	r7, #16
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}
 800495c:	08018bc8 	.word	0x08018bc8
 8004960:	08018bd4 	.word	0x08018bd4
 8004964:	08018bdc 	.word	0x08018bdc

08004968 <_ZN6Logger8storeLogEf>:
void Logger::storeLog(float data)
{
 8004968:	b480      	push	{r7}
 800496a:	b083      	sub	sp, #12
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
 8004970:	ed87 0a00 	vstr	s0, [r7]
	if(recording_flag_ == true){
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 800497a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800497e:	781b      	ldrb	r3, [r3, #0]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d028      	beq.n	80049d6 <_ZN6Logger8storeLogEf+0x6e>
		store_data_float_[log_index_tim_] = data;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 800498a:	f203 2382 	addw	r3, r3, #642	; 0x282
 800498e:	881b      	ldrh	r3, [r3, #0]
 8004990:	687a      	ldr	r2, [r7, #4]
 8004992:	009b      	lsls	r3, r3, #2
 8004994:	4413      	add	r3, r2
 8004996:	683a      	ldr	r2, [r7, #0]
 8004998:	601a      	str	r2, [r3, #0]

		log_index_tim_++;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 80049a0:	f203 2382 	addw	r3, r3, #642	; 0x282
 80049a4:	881b      	ldrh	r3, [r3, #0]
 80049a6:	3301      	adds	r3, #1
 80049a8:	b29a      	uxth	r2, r3
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 80049b0:	f203 2382 	addw	r3, r3, #642	; 0x282
 80049b4:	801a      	strh	r2, [r3, #0]

		if(log_index_tim_ >= LOG_DATA_SIZE_TIM) log_index_tim_ = 0;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 80049bc:	f203 2382 	addw	r3, r3, #642	; 0x282
 80049c0:	881b      	ldrh	r3, [r3, #0]
 80049c2:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80049c6:	d306      	bcc.n	80049d6 <_ZN6Logger8storeLogEf+0x6e>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 80049ce:	f203 2382 	addw	r3, r3, #642	; 0x282
 80049d2:	2200      	movs	r2, #0
 80049d4:	801a      	strh	r2, [r3, #0]
	}
}
 80049d6:	bf00      	nop
 80049d8:	370c      	adds	r7, #12
 80049da:	46bd      	mov	sp, r7
 80049dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e0:	4770      	bx	lr

080049e2 <_ZN6Logger9storeLog2Ef>:

void Logger::storeLog2(float data)
{
 80049e2:	b480      	push	{r7}
 80049e4:	b083      	sub	sp, #12
 80049e6:	af00      	add	r7, sp, #0
 80049e8:	6078      	str	r0, [r7, #4]
 80049ea:	ed87 0a00 	vstr	s0, [r7]
	if(recording_flag_ == true){
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 80049f4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80049f8:	781b      	ldrb	r3, [r3, #0]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d02a      	beq.n	8004a54 <_ZN6Logger9storeLog2Ef+0x72>
		store_data_float2_[log_index_tim2_] = data;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004a04:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8004a08:	881b      	ldrh	r3, [r3, #0]
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	f503 637a 	add.w	r3, r3, #4000	; 0xfa0
 8004a10:	009b      	lsls	r3, r3, #2
 8004a12:	4413      	add	r3, r2
 8004a14:	683a      	ldr	r2, [r7, #0]
 8004a16:	601a      	str	r2, [r3, #0]

		log_index_tim2_++;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004a1e:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8004a22:	881b      	ldrh	r3, [r3, #0]
 8004a24:	3301      	adds	r3, #1
 8004a26:	b29a      	uxth	r2, r3
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004a2e:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8004a32:	801a      	strh	r2, [r3, #0]

		if(log_index_tim2_ >= LOG_DATA_SIZE_TIM2) log_index_tim2_ = 0;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004a3a:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8004a3e:	881b      	ldrh	r3, [r3, #0]
 8004a40:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8004a44:	d306      	bcc.n	8004a54 <_ZN6Logger9storeLog2Ef+0x72>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004a4c:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8004a50:	2200      	movs	r2, #0
 8004a52:	801a      	strh	r2, [r3, #0]
	}
}
 8004a54:	bf00      	nop
 8004a56:	370c      	adds	r7, #12
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5e:	4770      	bx	lr

08004a60 <_ZN6Logger21storeDistanceAndThetaEff>:
	}

}

void Logger::storeDistanceAndTheta(float distance, float theta)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b085      	sub	sp, #20
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	60f8      	str	r0, [r7, #12]
 8004a68:	ed87 0a02 	vstr	s0, [r7, #8]
 8004a6c:	edc7 0a01 	vstr	s1, [r7, #4]
	//if(recording_flag_ == true){
		store_distance_[log_index_dis_] = distance;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004a76:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004a7a:	881b      	ldrh	r3, [r3, #0]
 8004a7c:	68fa      	ldr	r2, [r7, #12]
 8004a7e:	f503 533b 	add.w	r3, r3, #11968	; 0x2ec0
 8004a82:	3320      	adds	r3, #32
 8004a84:	009b      	lsls	r3, r3, #2
 8004a86:	4413      	add	r3, r2
 8004a88:	68ba      	ldr	r2, [r7, #8]
 8004a8a:	601a      	str	r2, [r3, #0]
		store_theta_[log_index_dis_] = theta;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004a92:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004a96:	881b      	ldrh	r3, [r3, #0]
 8004a98:	68fa      	ldr	r2, [r7, #12]
 8004a9a:	f503 438c 	add.w	r3, r3, #17920	; 0x4600
 8004a9e:	3350      	adds	r3, #80	; 0x50
 8004aa0:	009b      	lsls	r3, r3, #2
 8004aa2:	4413      	add	r3, r2
 8004aa4:	687a      	ldr	r2, [r7, #4]
 8004aa6:	601a      	str	r2, [r3, #0]

		log_index_dis_++;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004aae:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004ab2:	881b      	ldrh	r3, [r3, #0]
 8004ab4:	3301      	adds	r3, #1
 8004ab6:	b29a      	uxth	r2, r3
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004abe:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004ac2:	801a      	strh	r2, [r3, #0]

		if(log_index_dis_ >= LOG_DATA_SIZE_DIS) log_index_dis_ = 0;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004aca:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004ace:	881b      	ldrh	r3, [r3, #0]
 8004ad0:	f241 726f 	movw	r2, #5999	; 0x176f
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d906      	bls.n	8004ae6 <_ZN6Logger21storeDistanceAndThetaEff+0x86>
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004ade:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	801a      	strh	r2, [r3, #0]
	//}
}
 8004ae6:	bf00      	nop
 8004ae8:	3714      	adds	r7, #20
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr

08004af2 <_ZN6Logger22storeDistanceAndTheta2Eff>:

void Logger::storeDistanceAndTheta2(float distance, float theta)
{
 8004af2:	b480      	push	{r7}
 8004af4:	b085      	sub	sp, #20
 8004af6:	af00      	add	r7, sp, #0
 8004af8:	60f8      	str	r0, [r7, #12]
 8004afa:	ed87 0a02 	vstr	s0, [r7, #8]
 8004afe:	edc7 0a01 	vstr	s1, [r7, #4]
	//if(recording_flag_ == true){
		store_distance2_[log_index_dis_] = distance;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004b08:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004b0c:	881b      	ldrh	r3, [r3, #0]
 8004b0e:	68fa      	ldr	r2, [r7, #12]
 8004b10:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8004b14:	3340      	adds	r3, #64	; 0x40
 8004b16:	009b      	lsls	r3, r3, #2
 8004b18:	4413      	add	r3, r2
 8004b1a:	68ba      	ldr	r2, [r7, #8]
 8004b1c:	601a      	str	r2, [r3, #0]
		store_theta2_[log_index_dis_] = theta;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004b24:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004b28:	881b      	ldrh	r3, [r3, #0]
 8004b2a:	68fa      	ldr	r2, [r7, #12]
 8004b2c:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 8004b30:	3330      	adds	r3, #48	; 0x30
 8004b32:	009b      	lsls	r3, r3, #2
 8004b34:	4413      	add	r3, r2
 8004b36:	687a      	ldr	r2, [r7, #4]
 8004b38:	601a      	str	r2, [r3, #0]

		log_index_dis_++;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004b40:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004b44:	881b      	ldrh	r3, [r3, #0]
 8004b46:	3301      	adds	r3, #1
 8004b48:	b29a      	uxth	r2, r3
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004b50:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004b54:	801a      	strh	r2, [r3, #0]

		if(log_index_dis_ >= LOG_DATA_SIZE_DIS) log_index_dis_ = 0;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004b5c:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004b60:	881b      	ldrh	r3, [r3, #0]
 8004b62:	f241 726f 	movw	r2, #5999	; 0x176f
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d906      	bls.n	8004b78 <_ZN6Logger22storeDistanceAndTheta2Eff+0x86>
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004b70:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004b74:	2200      	movs	r2, #0
 8004b76:	801a      	strh	r2, [r3, #0]
	//}
}
 8004b78:	bf00      	nop
 8004b7a:	3714      	adds	r7, #20
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr

08004b84 <_ZN6Logger23getDistanceArrayPointerEv>:
const float *Logger::getDistanceArrayPointer()
{
 8004b84:	b480      	push	{r7}
 8004b86:	b083      	sub	sp, #12
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
	return store_distance_;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	f503 433b 	add.w	r3, r3, #47872	; 0xbb00
 8004b92:	3380      	adds	r3, #128	; 0x80
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	370c      	adds	r7, #12
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9e:	4770      	bx	lr

08004ba0 <_ZN6Logger20getThetaArrayPointerEv>:

const float *Logger::getThetaArrayPointer()
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b083      	sub	sp, #12
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
	return store_theta_;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8004bae:	f503 73a0 	add.w	r3, r3, #320	; 0x140
}
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	370c      	adds	r7, #12
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbc:	4770      	bx	lr

08004bbe <_ZN6Logger8saveLogsEPKcS1_>:

void Logger::saveLogs(const char *folder_name, const char *file_name)
{
 8004bbe:	b580      	push	{r7, lr}
 8004bc0:	b086      	sub	sp, #24
 8004bc2:	af02      	add	r7, sp, #8
 8004bc4:	60f8      	str	r0, [r7, #12]
 8004bc6:	60b9      	str	r1, [r7, #8]
 8004bc8:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM, store_data_float_, OVER_WRITE); //write
 8004bca:	68fa      	ldr	r2, [r7, #12]
 8004bcc:	2300      	movs	r3, #0
 8004bce:	9300      	str	r3, [sp, #0]
 8004bd0:	4613      	mov	r3, r2
 8004bd2:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8004bd6:	6879      	ldr	r1, [r7, #4]
 8004bd8:	68b8      	ldr	r0, [r7, #8]
 8004bda:	f7fc fe11 	bl	8001800 <sd_write_array_float>
}
 8004bde:	bf00      	nop
 8004be0:	3710      	adds	r7, #16
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}

08004be6 <_ZN6Logger9saveLogs2EPKcS1_>:
void Logger::saveLogs2(const char *folder_name, const char *file_name)
{
 8004be6:	b580      	push	{r7, lr}
 8004be8:	b086      	sub	sp, #24
 8004bea:	af02      	add	r7, sp, #8
 8004bec:	60f8      	str	r0, [r7, #12]
 8004bee:	60b9      	str	r1, [r7, #8]
 8004bf0:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM2, store_data_float2_, OVER_WRITE); //write
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	f503 527a 	add.w	r2, r3, #16000	; 0x3e80
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	9300      	str	r3, [sp, #0]
 8004bfc:	4613      	mov	r3, r2
 8004bfe:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8004c02:	6879      	ldr	r1, [r7, #4]
 8004c04:	68b8      	ldr	r0, [r7, #8]
 8004c06:	f7fc fdfb 	bl	8001800 <sd_write_array_float>
}
 8004c0a:	bf00      	nop
 8004c0c:	3710      	adds	r7, #16
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}

08004c12 <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>:
void Logger::saveLogs2Int(const char *folder_name, const char *file_name)
{
	sd_write_array_int(folder_name, file_name, LOG_DATA_SIZE_TIM2, store_data_int2_, OVER_WRITE); //write
}
void Logger::saveDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8004c12:	b580      	push	{r7, lr}
 8004c14:	b086      	sub	sp, #24
 8004c16:	af02      	add	r7, sp, #8
 8004c18:	60f8      	str	r0, [r7, #12]
 8004c1a:	60b9      	str	r1, [r7, #8]
 8004c1c:	607a      	str	r2, [r7, #4]
 8004c1e:	603b      	str	r3, [r7, #0]
	sd_write_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_, OVER_WRITE); //write
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f503 433b 	add.w	r3, r3, #47872	; 0xbb00
 8004c26:	3380      	adds	r3, #128	; 0x80
 8004c28:	2200      	movs	r2, #0
 8004c2a:	9200      	str	r2, [sp, #0]
 8004c2c:	f241 7270 	movw	r2, #6000	; 0x1770
 8004c30:	6879      	ldr	r1, [r7, #4]
 8004c32:	68b8      	ldr	r0, [r7, #8]
 8004c34:	f7fc fde4 	bl	8001800 <sd_write_array_float>
	sd_write_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_, OVER_WRITE); //write
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8004c3e:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8004c42:	2200      	movs	r2, #0
 8004c44:	9200      	str	r2, [sp, #0]
 8004c46:	f241 7270 	movw	r2, #6000	; 0x1770
 8004c4a:	6839      	ldr	r1, [r7, #0]
 8004c4c:	68b8      	ldr	r0, [r7, #8]
 8004c4e:	f7fc fdd7 	bl	8001800 <sd_write_array_float>
}
 8004c52:	bf00      	nop
 8004c54:	3710      	adds	r7, #16
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}

08004c5a <_ZN6Logger21saveDistanceAndTheta2EPKcS1_S1_>:

void Logger::saveDistanceAndTheta2(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8004c5a:	b580      	push	{r7, lr}
 8004c5c:	b086      	sub	sp, #24
 8004c5e:	af02      	add	r7, sp, #8
 8004c60:	60f8      	str	r0, [r7, #12]
 8004c62:	60b9      	str	r1, [r7, #8]
 8004c64:	607a      	str	r2, [r7, #4]
 8004c66:	603b      	str	r3, [r7, #0]
	sd_write_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance2_, OVER_WRITE); //write
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8004c6e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004c72:	2200      	movs	r2, #0
 8004c74:	9200      	str	r2, [sp, #0]
 8004c76:	f241 7270 	movw	r2, #6000	; 0x1770
 8004c7a:	6879      	ldr	r1, [r7, #4]
 8004c7c:	68b8      	ldr	r0, [r7, #8]
 8004c7e:	f7fc fdbf 	bl	8001800 <sd_write_array_float>
	sd_write_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta2_, OVER_WRITE); //write
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004c88:	33c0      	adds	r3, #192	; 0xc0
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	9200      	str	r2, [sp, #0]
 8004c8e:	f241 7270 	movw	r2, #6000	; 0x1770
 8004c92:	6839      	ldr	r1, [r7, #0]
 8004c94:	68b8      	ldr	r0, [r7, #8]
 8004c96:	f7fc fdb3 	bl	8001800 <sd_write_array_float>
}
 8004c9a:	bf00      	nop
 8004c9c:	3710      	adds	r7, #16
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}

08004ca2 <_ZN6Logger22importDistanceAndThetaEPKcS1_S1_>:

void Logger::importDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8004ca2:	b580      	push	{r7, lr}
 8004ca4:	b084      	sub	sp, #16
 8004ca6:	af00      	add	r7, sp, #0
 8004ca8:	60f8      	str	r0, [r7, #12]
 8004caa:	60b9      	str	r1, [r7, #8]
 8004cac:	607a      	str	r2, [r7, #4]
 8004cae:	603b      	str	r3, [r7, #0]
	sd_read_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_); //read
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	f503 433b 	add.w	r3, r3, #47872	; 0xbb00
 8004cb6:	3380      	adds	r3, #128	; 0x80
 8004cb8:	f241 7270 	movw	r2, #6000	; 0x1770
 8004cbc:	6879      	ldr	r1, [r7, #4]
 8004cbe:	68b8      	ldr	r0, [r7, #8]
 8004cc0:	f7fc fe04 	bl	80018cc <sd_read_array_float>
	sd_read_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_); //read
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8004cca:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8004cce:	f241 7270 	movw	r2, #6000	; 0x1770
 8004cd2:	6839      	ldr	r1, [r7, #0]
 8004cd4:	68b8      	ldr	r0, [r7, #8]
 8004cd6:	f7fc fdf9 	bl	80018cc <sd_read_array_float>
}
 8004cda:	bf00      	nop
 8004cdc:	3710      	adds	r7, #16
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}

08004ce2 <_ZN6Logger10resetLogs2Ev>:
	log_index_tim2_ = 0;
	log_index_dis_ = 0;
}

void Logger::resetLogs2()
{
 8004ce2:	b480      	push	{r7}
 8004ce4:	b08b      	sub	sp, #44	; 0x2c
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	6078      	str	r0, [r7, #4]
	for(auto &log : store_distance2_){
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8004cf0:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004cf4:	61fb      	str	r3, [r7, #28]
 8004cf6:	69fb      	ldr	r3, [r7, #28]
 8004cf8:	627b      	str	r3, [r7, #36]	; 0x24
 8004cfa:	69fb      	ldr	r3, [r7, #28]
 8004cfc:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8004d00:	3340      	adds	r3, #64	; 0x40
 8004d02:	61bb      	str	r3, [r7, #24]
 8004d04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d06:	69bb      	ldr	r3, [r7, #24]
 8004d08:	429a      	cmp	r2, r3
 8004d0a:	d009      	beq.n	8004d20 <_ZN6Logger10resetLogs2Ev+0x3e>
 8004d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d0e:	617b      	str	r3, [r7, #20]
		log = 0;
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	f04f 0200 	mov.w	r2, #0
 8004d16:	601a      	str	r2, [r3, #0]
	for(auto &log : store_distance2_){
 8004d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d1a:	3304      	adds	r3, #4
 8004d1c:	627b      	str	r3, [r7, #36]	; 0x24
 8004d1e:	e7f1      	b.n	8004d04 <_ZN6Logger10resetLogs2Ev+0x22>
	}
	for(auto &log : store_theta2_){
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004d26:	33c0      	adds	r3, #192	; 0xc0
 8004d28:	613b      	str	r3, [r7, #16]
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	623b      	str	r3, [r7, #32]
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8004d34:	3340      	adds	r3, #64	; 0x40
 8004d36:	60fb      	str	r3, [r7, #12]
 8004d38:	6a3a      	ldr	r2, [r7, #32]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	429a      	cmp	r2, r3
 8004d3e:	d009      	beq.n	8004d54 <_ZN6Logger10resetLogs2Ev+0x72>
 8004d40:	6a3b      	ldr	r3, [r7, #32]
 8004d42:	60bb      	str	r3, [r7, #8]
		log = 0;
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	f04f 0200 	mov.w	r2, #0
 8004d4a:	601a      	str	r2, [r3, #0]
	for(auto &log : store_theta2_){
 8004d4c:	6a3b      	ldr	r3, [r7, #32]
 8004d4e:	3304      	adds	r3, #4
 8004d50:	623b      	str	r3, [r7, #32]
 8004d52:	e7f1      	b.n	8004d38 <_ZN6Logger10resetLogs2Ev+0x56>
	}

	log_index_tim_ = 0;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004d5a:	f203 2382 	addw	r3, r3, #642	; 0x282
 8004d5e:	2200      	movs	r2, #0
 8004d60:	801a      	strh	r2, [r3, #0]
	log_index_tim2_ = 0;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004d68:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	801a      	strh	r2, [r3, #0]
	log_index_dis_ = 0;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004d76:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	801a      	strh	r2, [r3, #0]
}
 8004d7e:	bf00      	nop
 8004d80:	372c      	adds	r7, #44	; 0x2c
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr

08004d8a <_ZN6Logger8resetIdxEv>:
void Logger::resetIdx()
{
 8004d8a:	b480      	push	{r7}
 8004d8c:	b083      	sub	sp, #12
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	6078      	str	r0, [r7, #4]
	log_index_tim_ = 0;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004d98:	f203 2382 	addw	r3, r3, #642	; 0x282
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	801a      	strh	r2, [r3, #0]
	log_index_tim2_ = 0;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004da6:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8004daa:	2200      	movs	r2, #0
 8004dac:	801a      	strh	r2, [r3, #0]
	log_index_dis_ = 0;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004db4:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004db8:	2200      	movs	r2, #0
 8004dba:	801a      	strh	r2, [r3, #0]
}
 8004dbc:	bf00      	nop
 8004dbe:	370c      	adds	r7, #12
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc6:	4770      	bx	lr

08004dc8 <_ZN6Logger5startEv>:

void Logger::start()
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b083      	sub	sp, #12
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
	log_index_tim_ = 0;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004dd6:	f203 2382 	addw	r3, r3, #642	; 0x282
 8004dda:	2200      	movs	r2, #0
 8004ddc:	801a      	strh	r2, [r3, #0]
	log_index_tim2_ = 0;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004de4:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8004de8:	2200      	movs	r2, #0
 8004dea:	801a      	strh	r2, [r3, #0]
	recording_flag_ = true;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004df2:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004df6:	2201      	movs	r2, #1
 8004df8:	701a      	strb	r2, [r3, #0]
}
 8004dfa:	bf00      	nop
 8004dfc:	370c      	adds	r7, #12
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr

08004e06 <_ZN6Logger4stopEv>:

void Logger::stop()
{
 8004e06:	b480      	push	{r7}
 8004e08:	b083      	sub	sp, #12
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	6078      	str	r0, [r7, #4]
	recording_flag_ = false;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004e14:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004e18:	2200      	movs	r2, #0
 8004e1a:	701a      	strb	r2, [r3, #0]
}
 8004e1c:	bf00      	nop
 8004e1e:	370c      	adds	r7, #12
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr

08004e28 <_ZN5MotorC1Ev>:

#include "Motor.hpp"
#include "G_variables.h"


Motor::Motor() : temp_left_counter_period_(0), temp_right_counter_period_(0){}
 8004e28:	b480      	push	{r7}
 8004e2a:	b083      	sub	sp, #12
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2200      	movs	r2, #0
 8004e34:	801a      	strh	r2, [r3, #0]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	805a      	strh	r2, [r3, #2]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	4618      	mov	r0, r3
 8004e40:	370c      	adds	r7, #12
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr
	...

08004e4c <_ZN5Motor4initEv>:

void Motor::init()
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b082      	sub	sp, #8
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
	//PWM start
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8004e54:	2108      	movs	r1, #8
 8004e56:	4805      	ldr	r0, [pc, #20]	; (8004e6c <_ZN5Motor4initEv+0x20>)
 8004e58:	f00a f87e 	bl	800ef58 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8004e5c:	210c      	movs	r1, #12
 8004e5e:	4803      	ldr	r0, [pc, #12]	; (8004e6c <_ZN5Motor4initEv+0x20>)
 8004e60:	f00a f87a 	bl	800ef58 <HAL_TIM_PWM_Start>

}
 8004e64:	bf00      	nop
 8004e66:	3708      	adds	r7, #8
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}
 8004e6c:	2004a5e0 	.word	0x2004a5e0

08004e70 <_ZN5Motor9motorCtrlEv>:

void Motor::motorCtrl()
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b084      	sub	sp, #16
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
	uint16_t left_counter_period, right_counter_period;

	if(temp_left_counter_period_ < 0) {
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	da0d      	bge.n	8004e9e <_ZN5Motor9motorCtrlEv+0x2e>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET);
 8004e82:	2200      	movs	r2, #0
 8004e84:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004e88:	481f      	ldr	r0, [pc, #124]	; (8004f08 <_ZN5Motor9motorCtrlEv+0x98>)
 8004e8a:	f006 f933 	bl	800b0f4 <HAL_GPIO_WritePin>
		left_counter_period = -1 * temp_left_counter_period_;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004e94:	b29b      	uxth	r3, r3
 8004e96:	425b      	negs	r3, r3
 8004e98:	b29b      	uxth	r3, r3
 8004e9a:	81fb      	strh	r3, [r7, #14]
 8004e9c:	e00a      	b.n	8004eb4 <_ZN5Motor9motorCtrlEv+0x44>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_SET);
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004ea4:	4818      	ldr	r0, [pc, #96]	; (8004f08 <_ZN5Motor9motorCtrlEv+0x98>)
 8004ea6:	f006 f925 	bl	800b0f4 <HAL_GPIO_WritePin>
		left_counter_period = temp_left_counter_period_;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	81fb      	strh	r3, [r7, #14]
	}

	if(temp_right_counter_period_ < 0) {
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	da0d      	bge.n	8004eda <_ZN5Motor9motorCtrlEv+0x6a>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004ec4:	4810      	ldr	r0, [pc, #64]	; (8004f08 <_ZN5Motor9motorCtrlEv+0x98>)
 8004ec6:	f006 f915 	bl	800b0f4 <HAL_GPIO_WritePin>
		right_counter_period = -1 * temp_right_counter_period_;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004ed0:	b29b      	uxth	r3, r3
 8004ed2:	425b      	negs	r3, r3
 8004ed4:	b29b      	uxth	r3, r3
 8004ed6:	81bb      	strh	r3, [r7, #12]
 8004ed8:	e00a      	b.n	8004ef0 <_ZN5Motor9motorCtrlEv+0x80>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 8004eda:	2200      	movs	r2, #0
 8004edc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004ee0:	4809      	ldr	r0, [pc, #36]	; (8004f08 <_ZN5Motor9motorCtrlEv+0x98>)
 8004ee2:	f006 f907 	bl	800b0f4 <HAL_GPIO_WritePin>
		right_counter_period = temp_right_counter_period_;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004eec:	b29b      	uxth	r3, r3
 8004eee:	81bb      	strh	r3, [r7, #12]
	}

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, left_counter_period);
 8004ef0:	89fa      	ldrh	r2, [r7, #14]
 8004ef2:	4b06      	ldr	r3, [pc, #24]	; (8004f0c <_ZN5Motor9motorCtrlEv+0x9c>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, right_counter_period);
 8004ef8:	89ba      	ldrh	r2, [r7, #12]
 8004efa:	4b04      	ldr	r3, [pc, #16]	; (8004f0c <_ZN5Motor9motorCtrlEv+0x9c>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004f00:	bf00      	nop
 8004f02:	3710      	adds	r7, #16
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bd80      	pop	{r7, pc}
 8004f08:	40020c00 	.word	0x40020c00
 8004f0c:	2004a5e0 	.word	0x2004a5e0

08004f10 <_ZN5Motor8setRatioEdd>:

void Motor::setRatio(double left_ratio, double right_ratio)
{
 8004f10:	b590      	push	{r4, r7, lr}
 8004f12:	b087      	sub	sp, #28
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6178      	str	r0, [r7, #20]
 8004f18:	ed87 0b02 	vstr	d0, [r7, #8]
 8004f1c:	ed87 1b00 	vstr	d1, [r7]
	if(left_ratio > 1) left_ratio = 1;
 8004f20:	f04f 0200 	mov.w	r2, #0
 8004f24:	4b30      	ldr	r3, [pc, #192]	; (8004fe8 <_ZN5Motor8setRatioEdd+0xd8>)
 8004f26:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004f2a:	f7fb fe0d 	bl	8000b48 <__aeabi_dcmpgt>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d005      	beq.n	8004f40 <_ZN5Motor8setRatioEdd+0x30>
 8004f34:	f04f 0300 	mov.w	r3, #0
 8004f38:	4c2b      	ldr	r4, [pc, #172]	; (8004fe8 <_ZN5Motor8setRatioEdd+0xd8>)
 8004f3a:	e9c7 3402 	strd	r3, r4, [r7, #8]
 8004f3e:	e00e      	b.n	8004f5e <_ZN5Motor8setRatioEdd+0x4e>
	else if(left_ratio < -1) left_ratio = -1;
 8004f40:	f04f 0200 	mov.w	r2, #0
 8004f44:	4b29      	ldr	r3, [pc, #164]	; (8004fec <_ZN5Motor8setRatioEdd+0xdc>)
 8004f46:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004f4a:	f7fb fddf 	bl	8000b0c <__aeabi_dcmplt>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d004      	beq.n	8004f5e <_ZN5Motor8setRatioEdd+0x4e>
 8004f54:	f04f 0300 	mov.w	r3, #0
 8004f58:	4c24      	ldr	r4, [pc, #144]	; (8004fec <_ZN5Motor8setRatioEdd+0xdc>)
 8004f5a:	e9c7 3402 	strd	r3, r4, [r7, #8]
	if(right_ratio > 1) right_ratio = 1;
 8004f5e:	f04f 0200 	mov.w	r2, #0
 8004f62:	4b21      	ldr	r3, [pc, #132]	; (8004fe8 <_ZN5Motor8setRatioEdd+0xd8>)
 8004f64:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f68:	f7fb fdee 	bl	8000b48 <__aeabi_dcmpgt>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d005      	beq.n	8004f7e <_ZN5Motor8setRatioEdd+0x6e>
 8004f72:	f04f 0300 	mov.w	r3, #0
 8004f76:	4c1c      	ldr	r4, [pc, #112]	; (8004fe8 <_ZN5Motor8setRatioEdd+0xd8>)
 8004f78:	e9c7 3400 	strd	r3, r4, [r7]
 8004f7c:	e00e      	b.n	8004f9c <_ZN5Motor8setRatioEdd+0x8c>
	else if(right_ratio < -1) right_ratio = -1;
 8004f7e:	f04f 0200 	mov.w	r2, #0
 8004f82:	4b1a      	ldr	r3, [pc, #104]	; (8004fec <_ZN5Motor8setRatioEdd+0xdc>)
 8004f84:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f88:	f7fb fdc0 	bl	8000b0c <__aeabi_dcmplt>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d004      	beq.n	8004f9c <_ZN5Motor8setRatioEdd+0x8c>
 8004f92:	f04f 0300 	mov.w	r3, #0
 8004f96:	4c15      	ldr	r4, [pc, #84]	; (8004fec <_ZN5Motor8setRatioEdd+0xdc>)
 8004f98:	e9c7 3400 	strd	r3, r4, [r7]

	temp_left_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * left_ratio);
 8004f9c:	f04f 0200 	mov.w	r2, #0
 8004fa0:	4b13      	ldr	r3, [pc, #76]	; (8004ff0 <_ZN5Motor8setRatioEdd+0xe0>)
 8004fa2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004fa6:	f7fb fb3f 	bl	8000628 <__aeabi_dmul>
 8004faa:	4603      	mov	r3, r0
 8004fac:	460c      	mov	r4, r1
 8004fae:	4618      	mov	r0, r3
 8004fb0:	4621      	mov	r1, r4
 8004fb2:	f7fb fde9 	bl	8000b88 <__aeabi_d2iz>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	b21a      	sxth	r2, r3
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	801a      	strh	r2, [r3, #0]
	temp_right_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * right_ratio);
 8004fbe:	f04f 0200 	mov.w	r2, #0
 8004fc2:	4b0b      	ldr	r3, [pc, #44]	; (8004ff0 <_ZN5Motor8setRatioEdd+0xe0>)
 8004fc4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004fc8:	f7fb fb2e 	bl	8000628 <__aeabi_dmul>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	460c      	mov	r4, r1
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	4621      	mov	r1, r4
 8004fd4:	f7fb fdd8 	bl	8000b88 <__aeabi_d2iz>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	b21a      	sxth	r2, r3
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	805a      	strh	r2, [r3, #2]

}
 8004fe0:	bf00      	nop
 8004fe2:	371c      	adds	r7, #28
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd90      	pop	{r4, r7, pc}
 8004fe8:	3ff00000 	.word	0x3ff00000
 8004fec:	bff00000 	.word	0xbff00000
 8004ff0:	409c2000 	.word	0x409c2000

08004ff4 <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>:

#define DELTA_T 0.001

float monitor_x, monitor_y, monitor_theta;

Odometry::Odometry(Encoder *encoder, IMU *imu, VelocityCtrl *velocity_ctrl) : x_robot_(0), y_robot_(0), theta_(0), x_sens_(0), y_sens_(0)
 8004ff4:	b490      	push	{r4, r7}
 8004ff6:	b084      	sub	sp, #16
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	60b9      	str	r1, [r7, #8]
 8004ffe:	607a      	str	r2, [r7, #4]
 8005000:	603b      	str	r3, [r7, #0]
 8005002:	68fa      	ldr	r2, [r7, #12]
 8005004:	f04f 0300 	mov.w	r3, #0
 8005008:	f04f 0400 	mov.w	r4, #0
 800500c:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8005010:	68fa      	ldr	r2, [r7, #12]
 8005012:	f04f 0300 	mov.w	r3, #0
 8005016:	f04f 0400 	mov.w	r4, #0
 800501a:	e9c2 3406 	strd	r3, r4, [r2, #24]
 800501e:	68fa      	ldr	r2, [r7, #12]
 8005020:	f04f 0300 	mov.w	r3, #0
 8005024:	f04f 0400 	mov.w	r4, #0
 8005028:	e9c2 3408 	strd	r3, r4, [r2, #32]
 800502c:	68fa      	ldr	r2, [r7, #12]
 800502e:	f04f 0300 	mov.w	r3, #0
 8005032:	f04f 0400 	mov.w	r4, #0
 8005036:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
 800503a:	68fa      	ldr	r2, [r7, #12]
 800503c:	f04f 0300 	mov.w	r3, #0
 8005040:	f04f 0400 	mov.w	r4, #0
 8005044:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
{
	encoder_ = encoder;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	68ba      	ldr	r2, [r7, #8]
 800504c:	601a      	str	r2, [r3, #0]
	imu_ = imu;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	687a      	ldr	r2, [r7, #4]
 8005052:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	683a      	ldr	r2, [r7, #0]
 8005058:	609a      	str	r2, [r3, #8]
}
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	4618      	mov	r0, r3
 800505e:	3710      	adds	r7, #16
 8005060:	46bd      	mov	sp, r7
 8005062:	bc90      	pop	{r4, r7}
 8005064:	4770      	bx	lr
	...

08005068 <_ZN8Odometry12calcPotitionEv>:


void Odometry::calcPotition()
{
 8005068:	b590      	push	{r4, r7, lr}
 800506a:	b085      	sub	sp, #20
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
	//float current_velocity = velocity_ctrl_->getCurrentVelocity();
	double current_omega = imu_->getOmega();
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	4618      	mov	r0, r3
 8005076:	f7fc fe7b 	bl	8001d70 <_ZN3IMU8getOmegaEv>
 800507a:	ee10 3a10 	vmov	r3, s0
 800507e:	4618      	mov	r0, r3
 8005080:	f7fb fa7a 	bl	8000578 <__aeabi_f2d>
 8005084:	4603      	mov	r3, r0
 8005086:	460c      	mov	r4, r1
 8005088:	e9c7 3402 	strd	r3, r4, [r7, #8]
	//float distance = encoder_->getDistance();

	delta_theta_ = current_omega * DELTA_T;
 800508c:	a310      	add	r3, pc, #64	; (adr r3, 80050d0 <_ZN8Odometry12calcPotitionEv+0x68>)
 800508e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005092:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005096:	f7fb fac7 	bl	8000628 <__aeabi_dmul>
 800509a:	4603      	mov	r3, r0
 800509c:	460c      	mov	r4, r1
 800509e:	687a      	ldr	r2, [r7, #4]
 80050a0:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38

	//x_robot_ = x_robot_ + distance * cos(theta_ + delta_theta_ / 2);
	//y_robot_ = y_robot_ + distance * sin(theta_ + delta_theta_ / 2);
	theta_= theta_ + delta_theta_;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 80050b0:	461a      	mov	r2, r3
 80050b2:	4623      	mov	r3, r4
 80050b4:	f7fb f902 	bl	80002bc <__adddf3>
 80050b8:	4603      	mov	r3, r0
 80050ba:	460c      	mov	r4, r1
 80050bc:	687a      	ldr	r2, [r7, #4]
 80050be:	e9c2 3408 	strd	r3, r4, [r2, #32]
	//y_sens_ = y_robot_ + SENSOR_LENGTH * sin(theta_);

	//monitor_x = x_sens_;
	//monitor_y = y_sens_;
	//monitor_theta = theta_;
}
 80050c2:	bf00      	nop
 80050c4:	3714      	adds	r7, #20
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bd90      	pop	{r4, r7, pc}
 80050ca:	bf00      	nop
 80050cc:	f3af 8000 	nop.w
 80050d0:	d2f1a9fc 	.word	0xd2f1a9fc
 80050d4:	3f50624d 	.word	0x3f50624d

080050d8 <_ZN8Odometry4flipEv>:

void Odometry::flip()
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b082      	sub	sp, #8
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
	calcPotition();
 80050e0:	6878      	ldr	r0, [r7, #4]
 80050e2:	f7ff ffc1 	bl	8005068 <_ZN8Odometry12calcPotitionEv>
}
 80050e6:	bf00      	nop
 80050e8:	3708      	adds	r7, #8
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}

080050ee <_ZN8Odometry8getThetaEv>:
{
	return y_sens_;
}

double Odometry::getTheta()
{
 80050ee:	b490      	push	{r4, r7}
 80050f0:	b082      	sub	sp, #8
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	6078      	str	r0, [r7, #4]
	return theta_;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 80050fc:	ec44 3b17 	vmov	d7, r3, r4
}
 8005100:	eeb0 0a47 	vmov.f32	s0, s14
 8005104:	eef0 0a67 	vmov.f32	s1, s15
 8005108:	3708      	adds	r7, #8
 800510a:	46bd      	mov	sp, r7
 800510c:	bc90      	pop	{r4, r7}
 800510e:	4770      	bx	lr

08005110 <_ZN8Odometry13clearPotitionEv>:
{
	return delta_theta_;
}

void Odometry::clearPotition()
{
 8005110:	b490      	push	{r4, r7}
 8005112:	b082      	sub	sp, #8
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
	x_sens_ = 0;
 8005118:	687a      	ldr	r2, [r7, #4]
 800511a:	f04f 0300 	mov.w	r3, #0
 800511e:	f04f 0400 	mov.w	r4, #0
 8005122:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	y_sens_ = 0;
 8005126:	687a      	ldr	r2, [r7, #4]
 8005128:	f04f 0300 	mov.w	r3, #0
 800512c:	f04f 0400 	mov.w	r4, #0
 8005130:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	theta_ = 0;
 8005134:	687a      	ldr	r2, [r7, #4]
 8005136:	f04f 0300 	mov.w	r3, #0
 800513a:	f04f 0400 	mov.w	r4, #0
 800513e:	e9c2 3408 	strd	r3, r4, [r2, #32]
}
 8005142:	bf00      	nop
 8005144:	3708      	adds	r7, #8
 8005146:	46bd      	mov	sp, r7
 8005148:	bc90      	pop	{r4, r7}
 800514a:	4770      	bx	lr

0800514c <_ZN13PathFollowingC1Ev>:

uint16_t mon_ref_num;
double mon_x, mon_y, mon_th;
double mon_log_dis, mon_log_th;

PathFollowing::PathFollowing() : execute_flag_(false), x_tar_(0), y_tar_(0), th_tar_(0), ref_num(0)
 800514c:	b490      	push	{r4, r7}
 800514e:	b082      	sub	sp, #8
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	701a      	strb	r2, [r3, #0]
 800515a:	687a      	ldr	r2, [r7, #4]
 800515c:	f04f 0300 	mov.w	r3, #0
 8005160:	f04f 0400 	mov.w	r4, #0
 8005164:	e9c2 3402 	strd	r3, r4, [r2, #8]
 8005168:	687a      	ldr	r2, [r7, #4]
 800516a:	f04f 0300 	mov.w	r3, #0
 800516e:	f04f 0400 	mov.w	r4, #0
 8005172:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8005176:	687a      	ldr	r2, [r7, #4]
 8005178:	f04f 0300 	mov.w	r3, #0
 800517c:	f04f 0400 	mov.w	r4, #0
 8005180:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 800518a:	f503 7390 	add.w	r3, r3, #288	; 0x120
 800518e:	2200      	movs	r2, #0
 8005190:	801a      	strh	r2, [r3, #0]
{
	rtParam.kx = 0;
 8005192:	4a29      	ldr	r2, [pc, #164]	; (8005238 <_ZN13PathFollowingC1Ev+0xec>)
 8005194:	f04f 0300 	mov.w	r3, #0
 8005198:	f04f 0400 	mov.w	r4, #0
 800519c:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = 0;
 80051a0:	4a25      	ldr	r2, [pc, #148]	; (8005238 <_ZN13PathFollowingC1Ev+0xec>)
 80051a2:	f04f 0300 	mov.w	r3, #0
 80051a6:	f04f 0400 	mov.w	r4, #0
 80051aa:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = 0;
 80051ae:	4a22      	ldr	r2, [pc, #136]	; (8005238 <_ZN13PathFollowingC1Ev+0xec>)
 80051b0:	f04f 0300 	mov.w	r3, #0
 80051b4:	f04f 0400 	mov.w	r4, #0
 80051b8:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.target_x = 0;
 80051bc:	4a1f      	ldr	r2, [pc, #124]	; (800523c <_ZN13PathFollowingC1Ev+0xf0>)
 80051be:	f04f 0300 	mov.w	r3, #0
 80051c2:	f04f 0400 	mov.w	r4, #0
 80051c6:	e9c2 3400 	strd	r3, r4, [r2]
	rtU.target_y = 0;
 80051ca:	4a1c      	ldr	r2, [pc, #112]	; (800523c <_ZN13PathFollowingC1Ev+0xf0>)
 80051cc:	f04f 0300 	mov.w	r3, #0
 80051d0:	f04f 0400 	mov.w	r4, #0
 80051d4:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtU.th = 0;
 80051d8:	4a18      	ldr	r2, [pc, #96]	; (800523c <_ZN13PathFollowingC1Ev+0xf0>)
 80051da:	f04f 0300 	mov.w	r3, #0
 80051de:	f04f 0400 	mov.w	r4, #0
 80051e2:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.x = 0;
 80051e6:	4a15      	ldr	r2, [pc, #84]	; (800523c <_ZN13PathFollowingC1Ev+0xf0>)
 80051e8:	f04f 0300 	mov.w	r3, #0
 80051ec:	f04f 0400 	mov.w	r4, #0
 80051f0:	e9c2 3406 	strd	r3, r4, [r2, #24]
	rtU.y = 0;
 80051f4:	4a11      	ldr	r2, [pc, #68]	; (800523c <_ZN13PathFollowingC1Ev+0xf0>)
 80051f6:	f04f 0300 	mov.w	r3, #0
 80051fa:	f04f 0400 	mov.w	r4, #0
 80051fe:	e9c2 3408 	strd	r3, r4, [r2, #32]
	rtU.th_cur = 0;
 8005202:	4a0e      	ldr	r2, [pc, #56]	; (800523c <_ZN13PathFollowingC1Ev+0xf0>)
 8005204:	f04f 0300 	mov.w	r3, #0
 8005208:	f04f 0400 	mov.w	r4, #0
 800520c:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	rtY.V_tar = 0;
 8005210:	4a0b      	ldr	r2, [pc, #44]	; (8005240 <_ZN13PathFollowingC1Ev+0xf4>)
 8005212:	f04f 0300 	mov.w	r3, #0
 8005216:	f04f 0400 	mov.w	r4, #0
 800521a:	e9c2 3400 	strd	r3, r4, [r2]
	rtY.tar = 0;
 800521e:	4a08      	ldr	r2, [pc, #32]	; (8005240 <_ZN13PathFollowingC1Ev+0xf4>)
 8005220:	f04f 0300 	mov.w	r3, #0
 8005224:	f04f 0400 	mov.w	r4, #0
 8005228:	e9c2 3402 	strd	r3, r4, [r2, #8]

}
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	4618      	mov	r0, r3
 8005230:	3708      	adds	r7, #8
 8005232:	46bd      	mov	sp, r7
 8005234:	bc90      	pop	{r4, r7}
 8005236:	4770      	bx	lr
 8005238:	2004aae0 	.word	0x2004aae0
 800523c:	2004aa70 	.word	0x2004aa70
 8005240:	2004aad0 	.word	0x2004aad0

08005244 <_ZN13PathFollowing4initEv>:
	}

}

void PathFollowing::init()
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b088      	sub	sp, #32
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
	path_following_initialize();
 800524c:	f001 fcc6 	bl	8006bdc <path_following_initialize>

	double temp_kx, temp_ky, temp_kt;
	sd_read_array_double("PARAMS", "KX.TXT", 1, &temp_kx);
 8005250:	f107 0318 	add.w	r3, r7, #24
 8005254:	2201      	movs	r2, #1
 8005256:	4915      	ldr	r1, [pc, #84]	; (80052ac <_ZN13PathFollowing4initEv+0x68>)
 8005258:	4815      	ldr	r0, [pc, #84]	; (80052b0 <_ZN13PathFollowing4initEv+0x6c>)
 800525a:	f7fc fb7d 	bl	8001958 <sd_read_array_double>
	sd_read_array_double("PARAMS", "KY.TXT", 1, &temp_ky);
 800525e:	f107 0310 	add.w	r3, r7, #16
 8005262:	2201      	movs	r2, #1
 8005264:	4913      	ldr	r1, [pc, #76]	; (80052b4 <_ZN13PathFollowing4initEv+0x70>)
 8005266:	4812      	ldr	r0, [pc, #72]	; (80052b0 <_ZN13PathFollowing4initEv+0x6c>)
 8005268:	f7fc fb76 	bl	8001958 <sd_read_array_double>
	sd_read_array_double("PARAMS", "KT.TXT", 1, &temp_kt);
 800526c:	f107 0308 	add.w	r3, r7, #8
 8005270:	2201      	movs	r2, #1
 8005272:	4911      	ldr	r1, [pc, #68]	; (80052b8 <_ZN13PathFollowing4initEv+0x74>)
 8005274:	480e      	ldr	r0, [pc, #56]	; (80052b0 <_ZN13PathFollowing4initEv+0x6c>)
 8005276:	f7fc fb6f 	bl	8001958 <sd_read_array_double>
	setGain(temp_kx, temp_ky, temp_kt);
 800527a:	ed97 7b06 	vldr	d7, [r7, #24]
 800527e:	ed97 6b04 	vldr	d6, [r7, #16]
 8005282:	ed97 5b02 	vldr	d5, [r7, #8]
 8005286:	eeb0 2a45 	vmov.f32	s4, s10
 800528a:	eef0 2a65 	vmov.f32	s5, s11
 800528e:	eeb0 1a46 	vmov.f32	s2, s12
 8005292:	eef0 1a66 	vmov.f32	s3, s13
 8005296:	eeb0 0a47 	vmov.f32	s0, s14
 800529a:	eef0 0a67 	vmov.f32	s1, s15
 800529e:	6878      	ldr	r0, [r7, #4]
 80052a0:	f000 f80c 	bl	80052bc <_ZN13PathFollowing7setGainEddd>
}
 80052a4:	bf00      	nop
 80052a6:	3720      	adds	r7, #32
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}
 80052ac:	08018be4 	.word	0x08018be4
 80052b0:	08018bec 	.word	0x08018bec
 80052b4:	08018bf4 	.word	0x08018bf4
 80052b8:	08018bfc 	.word	0x08018bfc

080052bc <_ZN13PathFollowing7setGainEddd>:

void PathFollowing::setGain(double kx, double ky, double kt)
{
 80052bc:	b490      	push	{r4, r7}
 80052be:	b088      	sub	sp, #32
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	61f8      	str	r0, [r7, #28]
 80052c4:	ed87 0b04 	vstr	d0, [r7, #16]
 80052c8:	ed87 1b02 	vstr	d1, [r7, #8]
 80052cc:	ed87 2b00 	vstr	d2, [r7]
	rtParam.kx = kx;
 80052d0:	4a09      	ldr	r2, [pc, #36]	; (80052f8 <_ZN13PathFollowing7setGainEddd+0x3c>)
 80052d2:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80052d6:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = ky;
 80052da:	4a07      	ldr	r2, [pc, #28]	; (80052f8 <_ZN13PathFollowing7setGainEddd+0x3c>)
 80052dc:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80052e0:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = kt;
 80052e4:	4a04      	ldr	r2, [pc, #16]	; (80052f8 <_ZN13PathFollowing7setGainEddd+0x3c>)
 80052e6:	e9d7 3400 	ldrd	r3, r4, [r7]
 80052ea:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 80052ee:	bf00      	nop
 80052f0:	3720      	adds	r7, #32
 80052f2:	46bd      	mov	sp, r7
 80052f4:	bc90      	pop	{r4, r7}
 80052f6:	4770      	bx	lr
 80052f8:	2004aae0 	.word	0x2004aae0

080052fc <_ZN11PowerSensor4initEv>:
#define LOW_VOLTAGE_THRESHOLD 7.4

float monitor_voltage;

void PowerSensor::init()
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b082      	sub	sp, #8
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT);
 8005304:	2088      	movs	r0, #136	; 0x88
 8005306:	f7fc fe76 	bl	8001ff6 <INA260_init>
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT);
 800530a:	2080      	movs	r0, #128	; 0x80
 800530c:	f7fc fe73 	bl	8001ff6 <INA260_init>
}
 8005310:	bf00      	nop
 8005312:	3708      	adds	r7, #8
 8005314:	46bd      	mov	sp, r7
 8005316:	bd80      	pop	{r7, pc}

08005318 <_ZN11PowerSensor12updateValuesEv>:

void PowerSensor::updateValues()
{
 8005318:	b590      	push	{r4, r7, lr}
 800531a:	b083      	sub	sp, #12
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
	//current_l_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
	//current_r_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT) * 0.00125;
	buttery_voltage_ = INA260_read(0x02, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
 8005320:	2188      	movs	r1, #136	; 0x88
 8005322:	2002      	movs	r0, #2
 8005324:	f7fc fe04 	bl	8001f30 <INA260_read>
 8005328:	4603      	mov	r3, r0
 800532a:	4618      	mov	r0, r3
 800532c:	f7fb f912 	bl	8000554 <__aeabi_i2d>
 8005330:	a30c      	add	r3, pc, #48	; (adr r3, 8005364 <_ZN11PowerSensor12updateValuesEv+0x4c>)
 8005332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005336:	f7fb f977 	bl	8000628 <__aeabi_dmul>
 800533a:	4603      	mov	r3, r0
 800533c:	460c      	mov	r4, r1
 800533e:	4618      	mov	r0, r3
 8005340:	4621      	mov	r1, r4
 8005342:	f7fb fc69 	bl	8000c18 <__aeabi_d2f>
 8005346:	4602      	mov	r2, r0
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	609a      	str	r2, [r3, #8]

	monitor_voltage = buttery_voltage_;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	4a03      	ldr	r2, [pc, #12]	; (8005360 <_ZN11PowerSensor12updateValuesEv+0x48>)
 8005352:	6013      	str	r3, [r2, #0]
}
 8005354:	bf00      	nop
 8005356:	370c      	adds	r7, #12
 8005358:	46bd      	mov	sp, r7
 800535a:	bd90      	pop	{r4, r7, pc}
 800535c:	f3af 8000 	nop.w
 8005360:	20000220 	.word	0x20000220
 8005364:	47ae147b 	.word	0x47ae147b
 8005368:	3f547ae1 	.word	0x3f547ae1

0800536c <_ZN11PowerSensor17getButteryVoltageEv>:
	left = current_l_;
	right = current_r_;
}

float PowerSensor::getButteryVoltage()
{
 800536c:	b480      	push	{r7}
 800536e:	b083      	sub	sp, #12
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
	return buttery_voltage_;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	ee07 3a90 	vmov	s15, r3

}
 800537c:	eeb0 0a67 	vmov.f32	s0, s15
 8005380:	370c      	adds	r7, #12
 8005382:	46bd      	mov	sp, r7
 8005384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005388:	4770      	bx	lr
	...

0800538c <_ZN12RotarySwitch8getValueEv>:

#include "RotarySwitch.hpp"


uint16_t RotarySwitch::getValue()
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b084      	sub	sp, #16
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8005394:	2300      	movs	r3, #0
 8005396:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_1))	ret_value |= 0x01;
 8005398:	2102      	movs	r1, #2
 800539a:	4822      	ldr	r0, [pc, #136]	; (8005424 <_ZN12RotarySwitch8getValueEv+0x98>)
 800539c:	f005 fe92 	bl	800b0c4 <HAL_GPIO_ReadPin>
 80053a0:	4603      	mov	r3, r0
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	bf0c      	ite	eq
 80053a6:	2301      	moveq	r3, #1
 80053a8:	2300      	movne	r3, #0
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d003      	beq.n	80053b8 <_ZN12RotarySwitch8getValueEv+0x2c>
 80053b0:	89fb      	ldrh	r3, [r7, #14]
 80053b2:	f043 0301 	orr.w	r3, r3, #1
 80053b6:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_3))	ret_value |= 0x02;
 80053b8:	2108      	movs	r1, #8
 80053ba:	481a      	ldr	r0, [pc, #104]	; (8005424 <_ZN12RotarySwitch8getValueEv+0x98>)
 80053bc:	f005 fe82 	bl	800b0c4 <HAL_GPIO_ReadPin>
 80053c0:	4603      	mov	r3, r0
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	bf0c      	ite	eq
 80053c6:	2301      	moveq	r3, #1
 80053c8:	2300      	movne	r3, #0
 80053ca:	b2db      	uxtb	r3, r3
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d003      	beq.n	80053d8 <_ZN12RotarySwitch8getValueEv+0x4c>
 80053d0:	89fb      	ldrh	r3, [r7, #14]
 80053d2:	f043 0302 	orr.w	r3, r3, #2
 80053d6:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_4))	ret_value |= 0x04;
 80053d8:	2110      	movs	r1, #16
 80053da:	4812      	ldr	r0, [pc, #72]	; (8005424 <_ZN12RotarySwitch8getValueEv+0x98>)
 80053dc:	f005 fe72 	bl	800b0c4 <HAL_GPIO_ReadPin>
 80053e0:	4603      	mov	r3, r0
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	bf0c      	ite	eq
 80053e6:	2301      	moveq	r3, #1
 80053e8:	2300      	movne	r3, #0
 80053ea:	b2db      	uxtb	r3, r3
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d003      	beq.n	80053f8 <_ZN12RotarySwitch8getValueEv+0x6c>
 80053f0:	89fb      	ldrh	r3, [r7, #14]
 80053f2:	f043 0304 	orr.w	r3, r3, #4
 80053f6:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_7))	ret_value |= 0x08;
 80053f8:	2180      	movs	r1, #128	; 0x80
 80053fa:	480a      	ldr	r0, [pc, #40]	; (8005424 <_ZN12RotarySwitch8getValueEv+0x98>)
 80053fc:	f005 fe62 	bl	800b0c4 <HAL_GPIO_ReadPin>
 8005400:	4603      	mov	r3, r0
 8005402:	2b00      	cmp	r3, #0
 8005404:	bf0c      	ite	eq
 8005406:	2301      	moveq	r3, #1
 8005408:	2300      	movne	r3, #0
 800540a:	b2db      	uxtb	r3, r3
 800540c:	2b00      	cmp	r3, #0
 800540e:	d003      	beq.n	8005418 <_ZN12RotarySwitch8getValueEv+0x8c>
 8005410:	89fb      	ldrh	r3, [r7, #14]
 8005412:	f043 0308 	orr.w	r3, r3, #8
 8005416:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 8005418:	89fb      	ldrh	r3, [r7, #14]

}
 800541a:	4618      	mov	r0, r3
 800541c:	3710      	adds	r7, #16
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}
 8005422:	bf00      	nop
 8005424:	40020c00 	.word	0x40020c00

08005428 <_ZN10SideSensorC1Ev>:

uint16_t mon_status;
bool mon_status_L, mon_status_R;
uint16_t mon_cnt_l, mon_cnt_r;

SideSensor::SideSensor() : status_(0), status_L_(false), status_R_(false), white_line_cnt_l_(0), white_line_cnt_r_(0), ignore_flag_(false)
 8005428:	b480      	push	{r7}
 800542a:	b083      	sub	sp, #12
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2200      	movs	r2, #0
 8005434:	801a      	strh	r2, [r3, #0]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2200      	movs	r2, #0
 800543a:	709a      	strb	r2, [r3, #2]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2200      	movs	r2, #0
 8005440:	70da      	strb	r2, [r3, #3]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2200      	movs	r2, #0
 8005446:	809a      	strh	r2, [r3, #4]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2200      	movs	r2, #0
 800544c:	80da      	strh	r2, [r3, #6]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2200      	movs	r2, #0
 8005452:	721a      	strb	r2, [r3, #8]
{

}
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	4618      	mov	r0, r3
 8005458:	370c      	adds	r7, #12
 800545a:	46bd      	mov	sp, r7
 800545c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005460:	4770      	bx	lr
	...

08005464 <_ZN10SideSensor21updateStatusRightExtiEv>:

void SideSensor::updateStatusRightExti()
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b082      	sub	sp, #8
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_2) == GPIO_PIN_SET){ // 立ち上がり
 800546c:	2104      	movs	r1, #4
 800546e:	480d      	ldr	r0, [pc, #52]	; (80054a4 <_ZN10SideSensor21updateStatusRightExtiEv+0x40>)
 8005470:	f005 fe28 	bl	800b0c4 <HAL_GPIO_ReadPin>
 8005474:	4603      	mov	r3, r0
 8005476:	2b01      	cmp	r3, #1
 8005478:	bf0c      	ite	eq
 800547a:	2301      	moveq	r3, #1
 800547c:	2300      	movne	r3, #0
 800547e:	b2db      	uxtb	r3, r3
 8005480:	2b00      	cmp	r3, #0
 8005482:	d003      	beq.n	800548c <_ZN10SideSensor21updateStatusRightExtiEv+0x28>
		status_R_ = false;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	70da      	strb	r2, [r3, #3]
 800548a:	e002      	b.n	8005492 <_ZN10SideSensor21updateStatusRightExtiEv+0x2e>
	}
	else{
		status_R_ = true;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2201      	movs	r2, #1
 8005490:	70da      	strb	r2, [r3, #3]
	}
	mon_status_R = status_R_;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	78da      	ldrb	r2, [r3, #3]
 8005496:	4b04      	ldr	r3, [pc, #16]	; (80054a8 <_ZN10SideSensor21updateStatusRightExtiEv+0x44>)
 8005498:	701a      	strb	r2, [r3, #0]
}
 800549a:	bf00      	nop
 800549c:	3708      	adds	r7, #8
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}
 80054a2:	bf00      	nop
 80054a4:	40021000 	.word	0x40021000
 80054a8:	20000225 	.word	0x20000225

080054ac <_ZN10SideSensor20updateStatusLeftExtiEv>:

void SideSensor::updateStatusLeftExti()
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b082      	sub	sp, #8
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_8) == GPIO_PIN_SET){ // 立ち上がり
 80054b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80054b8:	480c      	ldr	r0, [pc, #48]	; (80054ec <_ZN10SideSensor20updateStatusLeftExtiEv+0x40>)
 80054ba:	f005 fe03 	bl	800b0c4 <HAL_GPIO_ReadPin>
 80054be:	4603      	mov	r3, r0
 80054c0:	2b01      	cmp	r3, #1
 80054c2:	bf0c      	ite	eq
 80054c4:	2301      	moveq	r3, #1
 80054c6:	2300      	movne	r3, #0
 80054c8:	b2db      	uxtb	r3, r3
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d003      	beq.n	80054d6 <_ZN10SideSensor20updateStatusLeftExtiEv+0x2a>
		status_L_ = false;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2200      	movs	r2, #0
 80054d2:	709a      	strb	r2, [r3, #2]
 80054d4:	e002      	b.n	80054dc <_ZN10SideSensor20updateStatusLeftExtiEv+0x30>
	}
	else{
		status_L_ = true;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2201      	movs	r2, #1
 80054da:	709a      	strb	r2, [r3, #2]
	}
	mon_status_L = status_L_;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	789a      	ldrb	r2, [r3, #2]
 80054e0:	4b03      	ldr	r3, [pc, #12]	; (80054f0 <_ZN10SideSensor20updateStatusLeftExtiEv+0x44>)
 80054e2:	701a      	strb	r2, [r3, #0]
}
 80054e4:	bf00      	nop
 80054e6:	3708      	adds	r7, #8
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}
 80054ec:	40020c00 	.word	0x40020c00
 80054f0:	20000224 	.word	0x20000224

080054f4 <_ZN10SideSensor10getStatusLEv>:
{
	return status_;
}

bool SideSensor::getStatusL()
{
 80054f4:	b480      	push	{r7}
 80054f6:	b083      	sub	sp, #12
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
	return status_L_;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	789b      	ldrb	r3, [r3, #2]
}
 8005500:	4618      	mov	r0, r3
 8005502:	370c      	adds	r7, #12
 8005504:	46bd      	mov	sp, r7
 8005506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550a:	4770      	bx	lr

0800550c <_ZN10SideSensor10getStatusREv>:

bool SideSensor::getStatusR()
{
 800550c:	b480      	push	{r7}
 800550e:	b083      	sub	sp, #12
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
	return status_R_;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	78db      	ldrb	r3, [r3, #3]
}
 8005518:	4618      	mov	r0, r3
 800551a:	370c      	adds	r7, #12
 800551c:	46bd      	mov	sp, r7
 800551e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005522:	4770      	bx	lr

08005524 <_ZN10SideSensor17resetWhiteLineCntEv>:
{
	return white_line_cnt_r_;
}

void SideSensor::resetWhiteLineCnt()
{
 8005524:	b480      	push	{r7}
 8005526:	b083      	sub	sp, #12
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
	white_line_cnt_l_ = 0;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2200      	movs	r2, #0
 8005530:	809a      	strh	r2, [r3, #4]
	white_line_cnt_r_ = 0;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2200      	movs	r2, #0
 8005536:	80da      	strh	r2, [r3, #6]
}
 8005538:	bf00      	nop
 800553a:	370c      	adds	r7, #12
 800553c:	46bd      	mov	sp, r7
 800553e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005542:	4770      	bx	lr

08005544 <_ZN10SideSensor13disableIgnoreEv>:
{
	ignore_flag_ = true;
}

void SideSensor::disableIgnore()
{
 8005544:	b480      	push	{r7}
 8005546:	b083      	sub	sp, #12
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
	ignore_flag_ = false;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2200      	movs	r2, #0
 8005550:	721a      	strb	r2, [r3, #8]
}
 8005552:	bf00      	nop
 8005554:	370c      	adds	r7, #12
 8005556:	46bd      	mov	sp, r7
 8005558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555c:	4770      	bx	lr

0800555e <_ZN10SideSensor13getIgnoreFlagEv>:

bool SideSensor::getIgnoreFlag()
{
 800555e:	b480      	push	{r7}
 8005560:	b083      	sub	sp, #12
 8005562:	af00      	add	r7, sp, #0
 8005564:	6078      	str	r0, [r7, #4]
	return ignore_flag_;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	7a1b      	ldrb	r3, [r3, #8]
}
 800556a:	4618      	mov	r0, r3
 800556c:	370c      	adds	r7, #12
 800556e:	46bd      	mov	sp, r7
 8005570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005574:	4770      	bx	lr

08005576 <_ZN20SystemIdentificationC1EP6LoggerP5Motor>:

#include "SystemIdentification.hpp"

float mon_msig;

SystemIdentification::SystemIdentification(Logger *logger, Motor *motor) : msigArrayIdx_(0), inputVal_(0), processing_flag_(false)
 8005576:	b580      	push	{r7, lr}
 8005578:	b084      	sub	sp, #16
 800557a:	af00      	add	r7, sp, #0
 800557c:	60f8      	str	r0, [r7, #12]
 800557e:	60b9      	str	r1, [r7, #8]
 8005580:	607a      	str	r2, [r7, #4]
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	3308      	adds	r3, #8
 8005586:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800558a:	2100      	movs	r1, #0
 800558c:	4618      	mov	r0, r3
 800558e:	f00f f851 	bl	8014634 <memset>
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005598:	811a      	strh	r2, [r3, #8]
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80055a0:	815a      	strh	r2, [r3, #10]
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80055a8:	819a      	strh	r2, [r3, #12]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80055b0:	81da      	strh	r2, [r3, #14]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80055b8:	821a      	strh	r2, [r3, #16]
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80055c0:	825a      	strh	r2, [r3, #18]
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2201      	movs	r2, #1
 80055c6:	829a      	strh	r2, [r3, #20]
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2201      	movs	r2, #1
 80055cc:	82da      	strh	r2, [r3, #22]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2201      	movs	r2, #1
 80055d2:	831a      	strh	r2, [r3, #24]
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2201      	movs	r2, #1
 80055d8:	835a      	strh	r2, [r3, #26]
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2201      	movs	r2, #1
 80055de:	839a      	strh	r2, [r3, #28]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2201      	movs	r2, #1
 80055e4:	83da      	strh	r2, [r3, #30]
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2201      	movs	r2, #1
 80055ea:	841a      	strh	r2, [r3, #32]
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80055f2:	845a      	strh	r2, [r3, #34]	; 0x22
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2201      	movs	r2, #1
 80055f8:	849a      	strh	r2, [r3, #36]	; 0x24
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005600:	84da      	strh	r2, [r3, #38]	; 0x26
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2201      	movs	r2, #1
 8005606:	851a      	strh	r2, [r3, #40]	; 0x28
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800560e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2201      	movs	r2, #1
 8005614:	859a      	strh	r2, [r3, #44]	; 0x2c
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800561c:	85da      	strh	r2, [r3, #46]	; 0x2e
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005624:	861a      	strh	r2, [r3, #48]	; 0x30
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2201      	movs	r2, #1
 800562a:	865a      	strh	r2, [r3, #50]	; 0x32
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2201      	movs	r2, #1
 8005630:	869a      	strh	r2, [r3, #52]	; 0x34
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005638:	86da      	strh	r2, [r3, #54]	; 0x36
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005640:	871a      	strh	r2, [r3, #56]	; 0x38
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2201      	movs	r2, #1
 8005646:	875a      	strh	r2, [r3, #58]	; 0x3a
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2201      	movs	r2, #1
 800564c:	879a      	strh	r2, [r3, #60]	; 0x3c
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	2201      	movs	r2, #1
 8005652:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800565a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	2201      	movs	r2, #1
 8005662:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2201      	movs	r2, #1
 800566a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2201      	movs	r2, #1
 8005672:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800567c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	2201      	movs	r2, #1
 8005684:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800568e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005698:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2201      	movs	r2, #1
 80056a0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80056aa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2201      	movs	r2, #1
 80056b2:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2201      	movs	r2, #1
 80056ba:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80056c4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80056ce:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80056d8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2201      	movs	r2, #1
 80056e0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2201      	movs	r2, #1
 80056e8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80056f2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2201      	movs	r2, #1
 80056fa:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	2201      	movs	r2, #1
 8005702:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	2201      	movs	r2, #1
 800570a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2201      	movs	r2, #1
 8005712:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800571c:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2201      	movs	r2, #1
 8005724:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2201      	movs	r2, #1
 800572c:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005736:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2201      	movs	r2, #1
 800573e:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005748:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2201      	movs	r2, #1
 8005750:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2201      	movs	r2, #1
 8005758:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005762:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2201      	movs	r2, #1
 800576a:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2201      	movs	r2, #1
 8005772:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800577c:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005786:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2201      	movs	r2, #1
 800578e:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005798:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057a2:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2201      	movs	r2, #1
 80057aa:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057b4:	f8a3 208e 	strh.w	r2, [r3, #142]	; 0x8e
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057be:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057c8:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2201      	movs	r2, #1
 80057d0:	f8a3 2094 	strh.w	r2, [r3, #148]	; 0x94
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2201      	movs	r2, #1
 80057d8:	f8a3 2096 	strh.w	r2, [r3, #150]	; 0x96
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2201      	movs	r2, #1
 80057e0:	f8a3 2098 	strh.w	r2, [r3, #152]	; 0x98
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057ea:	f8a3 209a 	strh.w	r2, [r3, #154]	; 0x9a
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057f4:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057fe:	f8a3 209e 	strh.w	r2, [r3, #158]	; 0x9e
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005808:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2201      	movs	r2, #1
 8005810:	f8a3 20a2 	strh.w	r2, [r3, #162]	; 0xa2
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800581a:	f8a3 20a4 	strh.w	r2, [r3, #164]	; 0xa4
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2201      	movs	r2, #1
 8005822:	f8a3 20a6 	strh.w	r2, [r3, #166]	; 0xa6
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2201      	movs	r2, #1
 800582a:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2201      	movs	r2, #1
 8005832:	f8a3 20aa 	strh.w	r2, [r3, #170]	; 0xaa
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2201      	movs	r2, #1
 800583a:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	2201      	movs	r2, #1
 8005842:	f8a3 20ae 	strh.w	r2, [r3, #174]	; 0xae
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800584c:	f8a3 20b0 	strh.w	r2, [r3, #176]	; 0xb0
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005856:	f8a3 20b2 	strh.w	r2, [r3, #178]	; 0xb2
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	2201      	movs	r2, #1
 800585e:	f8a3 20b4 	strh.w	r2, [r3, #180]	; 0xb4
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005868:	f8a3 20b6 	strh.w	r2, [r3, #182]	; 0xb6
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2201      	movs	r2, #1
 8005870:	f8a3 20b8 	strh.w	r2, [r3, #184]	; 0xb8
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800587a:	f8a3 20ba 	strh.w	r2, [r3, #186]	; 0xba
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2201      	movs	r2, #1
 8005882:	f8a3 20bc 	strh.w	r2, [r3, #188]	; 0xbc
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2201      	movs	r2, #1
 800588a:	f8a3 20be 	strh.w	r2, [r3, #190]	; 0xbe
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2201      	movs	r2, #1
 8005892:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800589c:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80058a6:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2201      	movs	r2, #1
 80058ae:	f8a3 20c6 	strh.w	r2, [r3, #198]	; 0xc6
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2201      	movs	r2, #1
 80058b6:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80058c0:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	2201      	movs	r2, #1
 80058c8:	f8a3 20cc 	strh.w	r2, [r3, #204]	; 0xcc
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80058d2:	f8a3 20ce 	strh.w	r2, [r3, #206]	; 0xce
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	2200      	movs	r2, #0
 80058da:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	f04f 0200 	mov.w	r2, #0
 80058e4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2200      	movs	r2, #0
 80058ec:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
{
	logger_ = logger;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	68ba      	ldr	r2, [r7, #8]
 80058f4:	601a      	str	r2, [r3, #0]
	motor_ = motor;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	687a      	ldr	r2, [r7, #4]
 80058fa:	605a      	str	r2, [r3, #4]
	//msigItr_ = msigArray_.begin();
}
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	4618      	mov	r0, r3
 8005900:	3710      	adds	r7, #16
 8005902:	46bd      	mov	sp, r7
 8005904:	bd80      	pop	{r7, pc}

08005906 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>:
//#include "ICM_20648.h"
#include <stdio.h>

float mon_current_velocity;

VelocityCtrl::VelocityCtrl(Motor *motor, Encoder *encoder, IMU *imu) :
 8005906:	b480      	push	{r7}
 8005908:	b085      	sub	sp, #20
 800590a:	af00      	add	r7, sp, #0
 800590c:	60f8      	str	r0, [r7, #12]
 800590e:	60b9      	str	r1, [r7, #8]
 8005910:	607a      	str	r2, [r7, #4]
 8005912:	603b      	str	r3, [r7, #0]
target_velocity_(0), target_omega_(0), current_velocity_(0), current_omega_(0), v_kp_(0), v_kd_(0), v_ki_(0),
	o_kp_(0), o_kd_(0), o_ki_(0), excution_flag_(false), i_reset_flag_(false), rotation_ratio_(0)
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f04f 0200 	mov.w	r2, #0
 800591a:	601a      	str	r2, [r3, #0]
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f04f 0200 	mov.w	r2, #0
 8005922:	605a      	str	r2, [r3, #4]
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f04f 0200 	mov.w	r2, #0
 800592a:	609a      	str	r2, [r3, #8]
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	f04f 0200 	mov.w	r2, #0
 8005932:	60da      	str	r2, [r3, #12]
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	f04f 0200 	mov.w	r2, #0
 800593a:	611a      	str	r2, [r3, #16]
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f04f 0200 	mov.w	r2, #0
 8005942:	615a      	str	r2, [r3, #20]
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f04f 0200 	mov.w	r2, #0
 800594a:	619a      	str	r2, [r3, #24]
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	f04f 0200 	mov.w	r2, #0
 8005952:	61da      	str	r2, [r3, #28]
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	f04f 0200 	mov.w	r2, #0
 800595a:	621a      	str	r2, [r3, #32]
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f04f 0200 	mov.w	r2, #0
 8005962:	625a      	str	r2, [r3, #36]	; 0x24
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2200      	movs	r2, #0
 8005968:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2200      	movs	r2, #0
 8005970:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	f04f 0200 	mov.w	r2, #0
 800597a:	62da      	str	r2, [r3, #44]	; 0x2c
{
	motor_ = motor;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	68ba      	ldr	r2, [r7, #8]
 8005980:	631a      	str	r2, [r3, #48]	; 0x30
	encoder_ = encoder;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	687a      	ldr	r2, [r7, #4]
 8005986:	635a      	str	r2, [r3, #52]	; 0x34
	imu_ = imu;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	683a      	ldr	r2, [r7, #0]
 800598c:	639a      	str	r2, [r3, #56]	; 0x38

}
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	4618      	mov	r0, r3
 8005992:	3714      	adds	r7, #20
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr
 800599c:	0000      	movs	r0, r0
	...

080059a0 <_ZN12VelocityCtrl12calcVelocityEv>:

// ---------private ---------//

float VelocityCtrl::calcVelocity()
{
 80059a0:	b590      	push	{r4, r7, lr}
 80059a2:	b087      	sub	sp, #28
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
	float enc_l, enc_r;
	encoder_->getCnt(enc_l, enc_r);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059ac:	f107 020c 	add.w	r2, r7, #12
 80059b0:	f107 0110 	add.w	r1, r7, #16
 80059b4:	4618      	mov	r0, r3
 80059b6:	f7fb fe09 	bl	80015cc <_ZN7Encoder6getCntERfS0_>
	float enc_cnt = (enc_l + enc_r) / 2;
 80059ba:	ed97 7a04 	vldr	s14, [r7, #16]
 80059be:	edd7 7a03 	vldr	s15, [r7, #12]
 80059c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80059c6:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80059ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80059ce:	edc7 7a05 	vstr	s15, [r7, #20]

	current_velocity_ = VELOCITY_PER_CNT * enc_cnt;
 80059d2:	6978      	ldr	r0, [r7, #20]
 80059d4:	f7fa fdd0 	bl	8000578 <__aeabi_f2d>
 80059d8:	a30e      	add	r3, pc, #56	; (adr r3, 8005a14 <_ZN12VelocityCtrl12calcVelocityEv+0x74>)
 80059da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059de:	f7fa fe23 	bl	8000628 <__aeabi_dmul>
 80059e2:	4603      	mov	r3, r0
 80059e4:	460c      	mov	r4, r1
 80059e6:	4618      	mov	r0, r3
 80059e8:	4621      	mov	r1, r4
 80059ea:	f7fb f915 	bl	8000c18 <__aeabi_d2f>
 80059ee:	4602      	mov	r2, r0
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	609a      	str	r2, [r3, #8]
	mon_current_velocity = current_velocity_;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	4a05      	ldr	r2, [pc, #20]	; (8005a10 <_ZN12VelocityCtrl12calcVelocityEv+0x70>)
 80059fa:	6013      	str	r3, [r2, #0]

	return current_velocity_;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	689b      	ldr	r3, [r3, #8]
 8005a00:	ee07 3a90 	vmov	s15, r3
}
 8005a04:	eeb0 0a67 	vmov.f32	s0, s15
 8005a08:	371c      	adds	r7, #28
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd90      	pop	{r4, r7, pc}
 8005a0e:	bf00      	nop
 8005a10:	20000228 	.word	0x20000228
 8005a14:	1ab1d998 	.word	0x1ab1d998
 8005a18:	3f7830b5 	.word	0x3f7830b5
 8005a1c:	00000000 	.word	0x00000000

08005a20 <_ZN12VelocityCtrl18pidTranslationOnlyEv>:
	v_pre_diff = v_diff;
	o_pre_diff = o_diff;
}

void VelocityCtrl::pidTranslationOnly()
{
 8005a20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a22:	b087      	sub	sp, #28
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
	float static v_pre_diff;
	float v_diff = target_velocity_ - current_velocity_;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	ed93 7a00 	vldr	s14, [r3]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	edd3 7a02 	vldr	s15, [r3, #8]
 8005a34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a38:	edc7 7a05 	vstr	s15, [r7, #20]

	float v_p, v_d ;
	static float v_i;

	if(i_reset_flag_ == true){
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d007      	beq.n	8005a56 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x36>
		v_i = 0;
 8005a46:	4b48      	ldr	r3, [pc, #288]	; (8005b68 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8005a48:	f04f 0200 	mov.w	r2, #0
 8005a4c:	601a      	str	r2, [r3, #0]
		i_reset_flag_ = false;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2200      	movs	r2, #0
 8005a52:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	}

	v_p = v_kp_ * v_diff;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	edd3 7a04 	vldr	s15, [r3, #16]
 8005a5c:	ed97 7a05 	vldr	s14, [r7, #20]
 8005a60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a64:	edc7 7a04 	vstr	s15, [r7, #16]
	v_i += v_ki_ * v_diff * DELTA_T;
 8005a68:	4b3f      	ldr	r3, [pc, #252]	; (8005b68 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	f7fa fd83 	bl	8000578 <__aeabi_f2d>
 8005a72:	4604      	mov	r4, r0
 8005a74:	460d      	mov	r5, r1
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	ed93 7a06 	vldr	s14, [r3, #24]
 8005a7c:	edd7 7a05 	vldr	s15, [r7, #20]
 8005a80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a84:	ee17 0a90 	vmov	r0, s15
 8005a88:	f7fa fd76 	bl	8000578 <__aeabi_f2d>
 8005a8c:	a334      	add	r3, pc, #208	; (adr r3, 8005b60 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x140>)
 8005a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a92:	f7fa fdc9 	bl	8000628 <__aeabi_dmul>
 8005a96:	4602      	mov	r2, r0
 8005a98:	460b      	mov	r3, r1
 8005a9a:	4620      	mov	r0, r4
 8005a9c:	4629      	mov	r1, r5
 8005a9e:	f7fa fc0d 	bl	80002bc <__adddf3>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	460c      	mov	r4, r1
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	4621      	mov	r1, r4
 8005aaa:	f7fb f8b5 	bl	8000c18 <__aeabi_d2f>
 8005aae:	4602      	mov	r2, r0
 8005ab0:	4b2d      	ldr	r3, [pc, #180]	; (8005b68 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8005ab2:	601a      	str	r2, [r3, #0]
	v_d = v_kd_ * (v_diff - v_pre_diff) / DELTA_T;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	ed93 7a05 	vldr	s14, [r3, #20]
 8005aba:	4b2c      	ldr	r3, [pc, #176]	; (8005b6c <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x14c>)
 8005abc:	edd3 7a00 	vldr	s15, [r3]
 8005ac0:	edd7 6a05 	vldr	s13, [r7, #20]
 8005ac4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8005ac8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005acc:	ee17 0a90 	vmov	r0, s15
 8005ad0:	f7fa fd52 	bl	8000578 <__aeabi_f2d>
 8005ad4:	a322      	add	r3, pc, #136	; (adr r3, 8005b60 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x140>)
 8005ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ada:	f7fa fecf 	bl	800087c <__aeabi_ddiv>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	460c      	mov	r4, r1
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	4621      	mov	r1, r4
 8005ae6:	f7fb f897 	bl	8000c18 <__aeabi_d2f>
 8005aea:	4603      	mov	r3, r0
 8005aec:	60fb      	str	r3, [r7, #12]

	float translation_ratio;

	translation_ratio =  v_p + v_d + v_i;
 8005aee:	ed97 7a04 	vldr	s14, [r7, #16]
 8005af2:	edd7 7a03 	vldr	s15, [r7, #12]
 8005af6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005afa:	4b1b      	ldr	r3, [pc, #108]	; (8005b68 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8005afc:	edd3 7a00 	vldr	s15, [r3]
 8005b00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b04:	edc7 7a02 	vstr	s15, [r7, #8]

	motor_->setRatio(translation_ratio + rotation_ratio_, translation_ratio - rotation_ratio_);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8005b12:	edd7 7a02 	vldr	s15, [r7, #8]
 8005b16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b1a:	ee17 0a90 	vmov	r0, s15
 8005b1e:	f7fa fd2b 	bl	8000578 <__aeabi_f2d>
 8005b22:	4605      	mov	r5, r0
 8005b24:	460e      	mov	r6, r1
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8005b2c:	ed97 7a02 	vldr	s14, [r7, #8]
 8005b30:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005b34:	ee17 0a90 	vmov	r0, s15
 8005b38:	f7fa fd1e 	bl	8000578 <__aeabi_f2d>
 8005b3c:	4602      	mov	r2, r0
 8005b3e:	460b      	mov	r3, r1
 8005b40:	ec43 2b11 	vmov	d1, r2, r3
 8005b44:	ec46 5b10 	vmov	d0, r5, r6
 8005b48:	4620      	mov	r0, r4
 8005b4a:	f7ff f9e1 	bl	8004f10 <_ZN5Motor8setRatioEdd>

	v_pre_diff = v_diff;
 8005b4e:	4a07      	ldr	r2, [pc, #28]	; (8005b6c <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x14c>)
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	6013      	str	r3, [r2, #0]
}
 8005b54:	bf00      	nop
 8005b56:	371c      	adds	r7, #28
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b5c:	f3af 8000 	nop.w
 8005b60:	d2f1a9fc 	.word	0xd2f1a9fc
 8005b64:	3f50624d 	.word	0x3f50624d
 8005b68:	20000230 	.word	0x20000230
 8005b6c:	2000022c 	.word	0x2000022c

08005b70 <_ZN12VelocityCtrl11setVelocityEff>:
{

}

void VelocityCtrl::setVelocity(float velocity, float omega)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b085      	sub	sp, #20
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	60f8      	str	r0, [r7, #12]
 8005b78:	ed87 0a02 	vstr	s0, [r7, #8]
 8005b7c:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	68ba      	ldr	r2, [r7, #8]
 8005b84:	601a      	str	r2, [r3, #0]
	target_omega_= omega;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	687a      	ldr	r2, [r7, #4]
 8005b8a:	605a      	str	r2, [r3, #4]
}
 8005b8c:	bf00      	nop
 8005b8e:	3714      	adds	r7, #20
 8005b90:	46bd      	mov	sp, r7
 8005b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b96:	4770      	bx	lr

08005b98 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>:

void VelocityCtrl::setTranslationVelocityOnly(float velocity, float rotation_ratio)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	b085      	sub	sp, #20
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	60f8      	str	r0, [r7, #12]
 8005ba0:	ed87 0a02 	vstr	s0, [r7, #8]
 8005ba4:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	68ba      	ldr	r2, [r7, #8]
 8005bac:	601a      	str	r2, [r3, #0]
	rotation_ratio_ = rotation_ratio;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	687a      	ldr	r2, [r7, #4]
 8005bb2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005bb4:	bf00      	nop
 8005bb6:	3714      	adds	r7, #20
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbe:	4770      	bx	lr

08005bc0 <_ZN12VelocityCtrl15setVelocityGainEfff>:

void VelocityCtrl::setVelocityGain(float kp, float ki, float kd)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b085      	sub	sp, #20
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	60f8      	str	r0, [r7, #12]
 8005bc8:	ed87 0a02 	vstr	s0, [r7, #8]
 8005bcc:	edc7 0a01 	vstr	s1, [r7, #4]
 8005bd0:	ed87 1a00 	vstr	s2, [r7]
	v_kp_ = kp;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	68ba      	ldr	r2, [r7, #8]
 8005bd8:	611a      	str	r2, [r3, #16]
	v_ki_ = ki;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	687a      	ldr	r2, [r7, #4]
 8005bde:	619a      	str	r2, [r3, #24]
	v_kd_ = kd;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	683a      	ldr	r2, [r7, #0]
 8005be4:	615a      	str	r2, [r3, #20]
}
 8005be6:	bf00      	nop
 8005be8:	3714      	adds	r7, #20
 8005bea:	46bd      	mov	sp, r7
 8005bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf0:	4770      	bx	lr

08005bf2 <_ZN12VelocityCtrl12setOmegaGainEfff>:

void VelocityCtrl::setOmegaGain(float kp, float ki, float kd)
{
 8005bf2:	b480      	push	{r7}
 8005bf4:	b085      	sub	sp, #20
 8005bf6:	af00      	add	r7, sp, #0
 8005bf8:	60f8      	str	r0, [r7, #12]
 8005bfa:	ed87 0a02 	vstr	s0, [r7, #8]
 8005bfe:	edc7 0a01 	vstr	s1, [r7, #4]
 8005c02:	ed87 1a00 	vstr	s2, [r7]
	o_kp_ = kp;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	68ba      	ldr	r2, [r7, #8]
 8005c0a:	61da      	str	r2, [r3, #28]
	o_ki_ = ki;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	687a      	ldr	r2, [r7, #4]
 8005c10:	625a      	str	r2, [r3, #36]	; 0x24
	o_kd_ = kd;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	683a      	ldr	r2, [r7, #0]
 8005c16:	621a      	str	r2, [r3, #32]
}
 8005c18:	bf00      	nop
 8005c1a:	3714      	adds	r7, #20
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c22:	4770      	bx	lr

08005c24 <_ZN12VelocityCtrl4flipEv>:

void VelocityCtrl::flip()
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b082      	sub	sp, #8
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
    calcVelocity();
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f7ff feb7 	bl	80059a0 <_ZN12VelocityCtrl12calcVelocityEv>
	//calcOmega();

	if(excution_flag_ == true){
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d002      	beq.n	8005c42 <_ZN12VelocityCtrl4flipEv+0x1e>
		//pid();
		pidTranslationOnly();
 8005c3c:	6878      	ldr	r0, [r7, #4]
 8005c3e:	f7ff feef 	bl	8005a20 <_ZN12VelocityCtrl18pidTranslationOnlyEv>
	}


}
 8005c42:	bf00      	nop
 8005c44:	3708      	adds	r7, #8
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}

08005c4a <_ZN12VelocityCtrl5startEv>:

void VelocityCtrl::start()
{
 8005c4a:	b480      	push	{r7}
 8005c4c:	b083      	sub	sp, #12
 8005c4e:	af00      	add	r7, sp, #0
 8005c50:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2201      	movs	r2, #1
 8005c56:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	i_reset_flag_ = true;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	//calcOmega();
}
 8005c62:	bf00      	nop
 8005c64:	370c      	adds	r7, #12
 8005c66:	46bd      	mov	sp, r7
 8005c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6c:	4770      	bx	lr
	...

08005c70 <_ZN12VelocityCtrl4stopEv>:

void VelocityCtrl::stop()
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b082      	sub	sp, #8
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	motor_->setRatio(0, 0);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c84:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8005ca0 <_ZN12VelocityCtrl4stopEv+0x30>
 8005c88:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8005ca0 <_ZN12VelocityCtrl4stopEv+0x30>
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	f7ff f93f 	bl	8004f10 <_ZN5Motor8setRatioEdd>

}
 8005c92:	bf00      	nop
 8005c94:	3708      	adds	r7, #8
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd80      	pop	{r7, pc}
 8005c9a:	bf00      	nop
 8005c9c:	f3af 8000 	nop.w
	...

08005ca8 <HAL_GPIO_EXTI_Callback>:
  return len;
}


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b082      	sub	sp, #8
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	4603      	mov	r3, r0
 8005cb0:	80fb      	strh	r3, [r7, #6]
	cppExit(GPIO_Pin);
 8005cb2:	88fb      	ldrh	r3, [r7, #6]
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	f001 fe4d 	bl	8007954 <cppExit>
}
 8005cba:	bf00      	nop
 8005cbc:	3708      	adds	r7, #8
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}
	...

08005cc4 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b082      	sub	sp, #8
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM7){
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a1e      	ldr	r2, [pc, #120]	; (8005d4c <HAL_TIM_PeriodElapsedCallback+0x88>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d10e      	bne.n	8005cf4 <HAL_TIM_PeriodElapsedCallback+0x30>
		cppFlip100ns();
 8005cd6:	f001 fe2b 	bl	8007930 <cppFlip100ns>

		tim7_timer++;
 8005cda:	4b1d      	ldr	r3, [pc, #116]	; (8005d50 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	3301      	adds	r3, #1
 8005ce0:	4a1b      	ldr	r2, [pc, #108]	; (8005d50 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005ce2:	6013      	str	r3, [r2, #0]
		if(tim7_timer >= 100000) tim7_timer = 0;
 8005ce4:	4b1a      	ldr	r3, [pc, #104]	; (8005d50 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a1a      	ldr	r2, [pc, #104]	; (8005d54 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d902      	bls.n	8005cf4 <HAL_TIM_PeriodElapsedCallback+0x30>
 8005cee:	4b18      	ldr	r3, [pc, #96]	; (8005d50 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM6){
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a17      	ldr	r2, [pc, #92]	; (8005d58 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d10e      	bne.n	8005d1c <HAL_TIM_PeriodElapsedCallback+0x58>
		cppFlip1ms();
 8005cfe:	f001 fded 	bl	80078dc <cppFlip1ms>

		tim6_timer++;
 8005d02:	4b16      	ldr	r3, [pc, #88]	; (8005d5c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	3301      	adds	r3, #1
 8005d08:	4a14      	ldr	r2, [pc, #80]	; (8005d5c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8005d0a:	6013      	str	r3, [r2, #0]
		if(tim6_timer >= 100000) tim6_timer = 0;
 8005d0c:	4b13      	ldr	r3, [pc, #76]	; (8005d5c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a10      	ldr	r2, [pc, #64]	; (8005d54 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d902      	bls.n	8005d1c <HAL_TIM_PeriodElapsedCallback+0x58>
 8005d16:	4b11      	ldr	r3, [pc, #68]	; (8005d5c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8005d18:	2200      	movs	r2, #0
 8005d1a:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM13){
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a0f      	ldr	r2, [pc, #60]	; (8005d60 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d10e      	bne.n	8005d44 <HAL_TIM_PeriodElapsedCallback+0x80>
		cppFlip10ms();
 8005d26:	f001 fe0d 	bl	8007944 <cppFlip10ms>

		tim13_timer++;
 8005d2a:	4b0e      	ldr	r3, [pc, #56]	; (8005d64 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	3301      	adds	r3, #1
 8005d30:	4a0c      	ldr	r2, [pc, #48]	; (8005d64 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8005d32:	6013      	str	r3, [r2, #0]
		if(tim13_timer >= 100000) tim13_timer = 0;
 8005d34:	4b0b      	ldr	r3, [pc, #44]	; (8005d64 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a06      	ldr	r2, [pc, #24]	; (8005d54 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d902      	bls.n	8005d44 <HAL_TIM_PeriodElapsedCallback+0x80>
 8005d3e:	4b09      	ldr	r3, [pc, #36]	; (8005d64 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8005d40:	2200      	movs	r2, #0
 8005d42:	601a      	str	r2, [r3, #0]
	}

}
 8005d44:	bf00      	nop
 8005d46:	3708      	adds	r7, #8
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}
 8005d4c:	40001400 	.word	0x40001400
 8005d50:	2004a794 	.word	0x2004a794
 8005d54:	0001869f 	.word	0x0001869f
 8005d58:	40001000 	.word	0x40001000
 8005d5c:	2004a750 	.word	0x2004a750
 8005d60:	40001c00 	.word	0x40001c00
 8005d64:	2004a798 	.word	0x2004a798

08005d68 <init>:

void init()
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	af00      	add	r7, sp, #0
	// ------initialize------//
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET); // sensor led ON
 8005d6c:	2201      	movs	r2, #1
 8005d6e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005d72:	4808      	ldr	r0, [pc, #32]	; (8005d94 <init+0x2c>)
 8005d74:	f005 f9be 	bl	800b0f4 <HAL_GPIO_WritePin>

	// timer interrpt in start
	HAL_TIM_Base_Start_IT(&htim6);
 8005d78:	4807      	ldr	r0, [pc, #28]	; (8005d98 <init+0x30>)
 8005d7a:	f009 f89e 	bl	800eeba <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8005d7e:	4807      	ldr	r0, [pc, #28]	; (8005d9c <init+0x34>)
 8005d80:	f009 f89b 	bl	800eeba <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim13);
 8005d84:	4806      	ldr	r0, [pc, #24]	; (8005da0 <init+0x38>)
 8005d86:	f009 f898 	bl	800eeba <HAL_TIM_Base_Start_IT>

	cppInit();
 8005d8a:	f001 fd05 	bl	8007798 <cppInit>

	//path_following_initialize();

}
 8005d8e:	bf00      	nop
 8005d90:	bd80      	pop	{r7, pc}
 8005d92:	bf00      	nop
 8005d94:	40021000 	.word	0x40021000
 8005d98:	2004a87c 	.word	0x2004a87c
 8005d9c:	2004aa20 	.word	0x2004aa20
 8005da0:	2004a79c 	.word	0x2004a79c

08005da4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005da8:	f003 fe9c 	bl	8009ae4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005dac:	f000 f82a 	bl	8005e04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005db0:	f000 fdbc 	bl	800692c <MX_GPIO_Init>
  MX_DMA_Init();
 8005db4:	f000 fd8a 	bl	80068cc <MX_DMA_Init>
  MX_I2C2_Init();
 8005db8:	f000 f9e8 	bl	800618c <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 8005dbc:	f000 fa14 	bl	80061e8 <MX_SDIO_SD_Init>
  MX_SPI2_Init();
 8005dc0:	f000 fa32 	bl	8006228 <MX_SPI2_Init>
  MX_TIM1_Init();
 8005dc4:	f000 fa66 	bl	8006294 <MX_TIM1_Init>
  MX_TIM4_Init();
 8005dc8:	f000 fb70 	bl	80064ac <MX_TIM4_Init>
  MX_TIM8_Init();
 8005dcc:	f000 fc3c 	bl	8006648 <MX_TIM8_Init>
  MX_USART2_UART_Init();
 8005dd0:	f000 fd52 	bl	8006878 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 8005dd4:	f00b f844 	bl	8010e60 <MX_FATFS_Init>
  MX_TIM6_Init();
 8005dd8:	f000 fbcc 	bl	8006574 <MX_TIM6_Init>
  MX_I2C1_Init();
 8005ddc:	f000 f9a8 	bl	8006130 <MX_I2C1_Init>
  MX_TIM3_Init();
 8005de0:	f000 fb00 	bl	80063e4 <MX_TIM3_Init>
  MX_TIM10_Init();
 8005de4:	f000 fc88 	bl	80066f8 <MX_TIM10_Init>
  MX_TIM11_Init();
 8005de8:	f000 fcd4 	bl	8006794 <MX_TIM11_Init>
  MX_ADC2_Init();
 8005dec:	f000 f898 	bl	8005f20 <MX_ADC2_Init>
  MX_TIM7_Init();
 8005df0:	f000 fbf6 	bl	80065e0 <MX_TIM7_Init>
  MX_TIM13_Init();
 8005df4:	f000 fd1c 	bl	8006830 <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

  init();
 8005df8:	f7ff ffb6 	bl	8005d68 <init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  cppLoop();
 8005dfc:	f001 fdc4 	bl	8007988 <cppLoop>
 8005e00:	e7fc      	b.n	8005dfc <main+0x58>
	...

08005e04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b0a4      	sub	sp, #144	; 0x90
 8005e08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005e0a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005e0e:	2234      	movs	r2, #52	; 0x34
 8005e10:	2100      	movs	r1, #0
 8005e12:	4618      	mov	r0, r3
 8005e14:	f00e fc0e 	bl	8014634 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005e18:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	601a      	str	r2, [r3, #0]
 8005e20:	605a      	str	r2, [r3, #4]
 8005e22:	609a      	str	r2, [r3, #8]
 8005e24:	60da      	str	r2, [r3, #12]
 8005e26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005e28:	f107 030c 	add.w	r3, r7, #12
 8005e2c:	223c      	movs	r2, #60	; 0x3c
 8005e2e:	2100      	movs	r1, #0
 8005e30:	4618      	mov	r0, r3
 8005e32:	f00e fbff 	bl	8014634 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005e36:	2300      	movs	r3, #0
 8005e38:	60bb      	str	r3, [r7, #8]
 8005e3a:	4b37      	ldr	r3, [pc, #220]	; (8005f18 <SystemClock_Config+0x114>)
 8005e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e3e:	4a36      	ldr	r2, [pc, #216]	; (8005f18 <SystemClock_Config+0x114>)
 8005e40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e44:	6413      	str	r3, [r2, #64]	; 0x40
 8005e46:	4b34      	ldr	r3, [pc, #208]	; (8005f18 <SystemClock_Config+0x114>)
 8005e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e4e:	60bb      	str	r3, [r7, #8]
 8005e50:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005e52:	2300      	movs	r3, #0
 8005e54:	607b      	str	r3, [r7, #4]
 8005e56:	4b31      	ldr	r3, [pc, #196]	; (8005f1c <SystemClock_Config+0x118>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a30      	ldr	r2, [pc, #192]	; (8005f1c <SystemClock_Config+0x118>)
 8005e5c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005e60:	6013      	str	r3, [r2, #0]
 8005e62:	4b2e      	ldr	r3, [pc, #184]	; (8005f1c <SystemClock_Config+0x118>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005e6a:	607b      	str	r3, [r7, #4]
 8005e6c:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005e72:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005e76:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005e78:	2302      	movs	r3, #2
 8005e7a:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005e7c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005e80:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = 8;
 8005e82:	2308      	movs	r3, #8
 8005e84:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8005e86:	23b4      	movs	r3, #180	; 0xb4
 8005e88:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005e8c:	2302      	movs	r3, #2
 8005e8e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8005e92:	2308      	movs	r3, #8
 8005e94:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = 2;
 8005e98:	2302      	movs	r3, #2
 8005e9a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005e9e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f006 fd60 	bl	800c968 <HAL_RCC_OscConfig>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d001      	beq.n	8005eb2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8005eae:	f000 fe91 	bl	8006bd4 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8005eb2:	f006 f8db 	bl	800c06c <HAL_PWREx_EnableOverDrive>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d001      	beq.n	8005ec0 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8005ebc:	f000 fe8a 	bl	8006bd4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005ec0:	230f      	movs	r3, #15
 8005ec2:	64bb      	str	r3, [r7, #72]	; 0x48
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005ec4:	2302      	movs	r3, #2
 8005ec6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005ecc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8005ed0:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8005ed2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ed6:	65bb      	str	r3, [r7, #88]	; 0x58

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8005ed8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005edc:	2105      	movs	r1, #5
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f006 f914 	bl	800c10c <HAL_RCC_ClockConfig>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d001      	beq.n	8005eee <SystemClock_Config+0xea>
  {
    Error_Handler();
 8005eea:	f000 fe73 	bl	8006bd4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8005eee:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8005ef2:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8005ef8:	2300      	movs	r3, #0
 8005efa:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005efc:	f107 030c 	add.w	r3, r7, #12
 8005f00:	4618      	mov	r0, r3
 8005f02:	f006 faf3 	bl	800c4ec <HAL_RCCEx_PeriphCLKConfig>
 8005f06:	4603      	mov	r3, r0
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d001      	beq.n	8005f10 <SystemClock_Config+0x10c>
  {
    Error_Handler();
 8005f0c:	f000 fe62 	bl	8006bd4 <Error_Handler>
  }
}
 8005f10:	bf00      	nop
 8005f12:	3790      	adds	r7, #144	; 0x90
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}
 8005f18:	40023800 	.word	0x40023800
 8005f1c:	40007000 	.word	0x40007000

08005f20 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b084      	sub	sp, #16
 8005f24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8005f26:	463b      	mov	r3, r7
 8005f28:	2200      	movs	r2, #0
 8005f2a:	601a      	str	r2, [r3, #0]
 8005f2c:	605a      	str	r2, [r3, #4]
 8005f2e:	609a      	str	r2, [r3, #8]
 8005f30:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8005f32:	4b7c      	ldr	r3, [pc, #496]	; (8006124 <MX_ADC2_Init+0x204>)
 8005f34:	4a7c      	ldr	r2, [pc, #496]	; (8006128 <MX_ADC2_Init+0x208>)
 8005f36:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8005f38:	4b7a      	ldr	r3, [pc, #488]	; (8006124 <MX_ADC2_Init+0x204>)
 8005f3a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005f3e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8005f40:	4b78      	ldr	r3, [pc, #480]	; (8006124 <MX_ADC2_Init+0x204>)
 8005f42:	2200      	movs	r2, #0
 8005f44:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8005f46:	4b77      	ldr	r3, [pc, #476]	; (8006124 <MX_ADC2_Init+0x204>)
 8005f48:	2201      	movs	r2, #1
 8005f4a:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8005f4c:	4b75      	ldr	r3, [pc, #468]	; (8006124 <MX_ADC2_Init+0x204>)
 8005f4e:	2201      	movs	r2, #1
 8005f50:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8005f52:	4b74      	ldr	r3, [pc, #464]	; (8006124 <MX_ADC2_Init+0x204>)
 8005f54:	2200      	movs	r2, #0
 8005f56:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005f5a:	4b72      	ldr	r3, [pc, #456]	; (8006124 <MX_ADC2_Init+0x204>)
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005f60:	4b70      	ldr	r3, [pc, #448]	; (8006124 <MX_ADC2_Init+0x204>)
 8005f62:	4a72      	ldr	r2, [pc, #456]	; (800612c <MX_ADC2_Init+0x20c>)
 8005f64:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005f66:	4b6f      	ldr	r3, [pc, #444]	; (8006124 <MX_ADC2_Init+0x204>)
 8005f68:	2200      	movs	r2, #0
 8005f6a:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 14;
 8005f6c:	4b6d      	ldr	r3, [pc, #436]	; (8006124 <MX_ADC2_Init+0x204>)
 8005f6e:	220e      	movs	r2, #14
 8005f70:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8005f72:	4b6c      	ldr	r3, [pc, #432]	; (8006124 <MX_ADC2_Init+0x204>)
 8005f74:	2201      	movs	r2, #1
 8005f76:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005f7a:	4b6a      	ldr	r3, [pc, #424]	; (8006124 <MX_ADC2_Init+0x204>)
 8005f7c:	2201      	movs	r2, #1
 8005f7e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8005f80:	4868      	ldr	r0, [pc, #416]	; (8006124 <MX_ADC2_Init+0x204>)
 8005f82:	f003 fe43 	bl	8009c0c <HAL_ADC_Init>
 8005f86:	4603      	mov	r3, r0
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d001      	beq.n	8005f90 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8005f8c:	f000 fe22 	bl	8006bd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8005f90:	230a      	movs	r3, #10
 8005f92:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8005f94:	2301      	movs	r3, #1
 8005f96:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8005f98:	2306      	movs	r3, #6
 8005f9a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005f9c:	463b      	mov	r3, r7
 8005f9e:	4619      	mov	r1, r3
 8005fa0:	4860      	ldr	r0, [pc, #384]	; (8006124 <MX_ADC2_Init+0x204>)
 8005fa2:	f003 ff87 	bl	8009eb4 <HAL_ADC_ConfigChannel>
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d001      	beq.n	8005fb0 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8005fac:	f000 fe12 	bl	8006bd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8005fb0:	230b      	movs	r3, #11
 8005fb2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8005fb4:	2302      	movs	r3, #2
 8005fb6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005fb8:	463b      	mov	r3, r7
 8005fba:	4619      	mov	r1, r3
 8005fbc:	4859      	ldr	r0, [pc, #356]	; (8006124 <MX_ADC2_Init+0x204>)
 8005fbe:	f003 ff79 	bl	8009eb4 <HAL_ADC_ConfigChannel>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d001      	beq.n	8005fcc <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8005fc8:	f000 fe04 	bl	8006bd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8005fcc:	230c      	movs	r3, #12
 8005fce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8005fd0:	2303      	movs	r3, #3
 8005fd2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005fd4:	463b      	mov	r3, r7
 8005fd6:	4619      	mov	r1, r3
 8005fd8:	4852      	ldr	r0, [pc, #328]	; (8006124 <MX_ADC2_Init+0x204>)
 8005fda:	f003 ff6b 	bl	8009eb4 <HAL_ADC_ConfigChannel>
 8005fde:	4603      	mov	r3, r0
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d001      	beq.n	8005fe8 <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8005fe4:	f000 fdf6 	bl	8006bd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8005fe8:	230d      	movs	r3, #13
 8005fea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8005fec:	2304      	movs	r3, #4
 8005fee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005ff0:	463b      	mov	r3, r7
 8005ff2:	4619      	mov	r1, r3
 8005ff4:	484b      	ldr	r0, [pc, #300]	; (8006124 <MX_ADC2_Init+0x204>)
 8005ff6:	f003 ff5d 	bl	8009eb4 <HAL_ADC_ConfigChannel>
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d001      	beq.n	8006004 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 8006000:	f000 fde8 	bl	8006bd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8006004:	2300      	movs	r3, #0
 8006006:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8006008:	2305      	movs	r3, #5
 800600a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800600c:	463b      	mov	r3, r7
 800600e:	4619      	mov	r1, r3
 8006010:	4844      	ldr	r0, [pc, #272]	; (8006124 <MX_ADC2_Init+0x204>)
 8006012:	f003 ff4f 	bl	8009eb4 <HAL_ADC_ConfigChannel>
 8006016:	4603      	mov	r3, r0
 8006018:	2b00      	cmp	r3, #0
 800601a:	d001      	beq.n	8006020 <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 800601c:	f000 fdda 	bl	8006bd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8006020:	2301      	movs	r3, #1
 8006022:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8006024:	2306      	movs	r3, #6
 8006026:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006028:	463b      	mov	r3, r7
 800602a:	4619      	mov	r1, r3
 800602c:	483d      	ldr	r0, [pc, #244]	; (8006124 <MX_ADC2_Init+0x204>)
 800602e:	f003 ff41 	bl	8009eb4 <HAL_ADC_ConfigChannel>
 8006032:	4603      	mov	r3, r0
 8006034:	2b00      	cmp	r3, #0
 8006036:	d001      	beq.n	800603c <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 8006038:	f000 fdcc 	bl	8006bd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800603c:	2302      	movs	r3, #2
 800603e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8006040:	2307      	movs	r3, #7
 8006042:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006044:	463b      	mov	r3, r7
 8006046:	4619      	mov	r1, r3
 8006048:	4836      	ldr	r0, [pc, #216]	; (8006124 <MX_ADC2_Init+0x204>)
 800604a:	f003 ff33 	bl	8009eb4 <HAL_ADC_ConfigChannel>
 800604e:	4603      	mov	r3, r0
 8006050:	2b00      	cmp	r3, #0
 8006052:	d001      	beq.n	8006058 <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 8006054:	f000 fdbe 	bl	8006bd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8006058:	2303      	movs	r3, #3
 800605a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 800605c:	2308      	movs	r3, #8
 800605e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006060:	463b      	mov	r3, r7
 8006062:	4619      	mov	r1, r3
 8006064:	482f      	ldr	r0, [pc, #188]	; (8006124 <MX_ADC2_Init+0x204>)
 8006066:	f003 ff25 	bl	8009eb4 <HAL_ADC_ConfigChannel>
 800606a:	4603      	mov	r3, r0
 800606c:	2b00      	cmp	r3, #0
 800606e:	d001      	beq.n	8006074 <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 8006070:	f000 fdb0 	bl	8006bd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8006074:	2304      	movs	r3, #4
 8006076:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8006078:	2309      	movs	r3, #9
 800607a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800607c:	463b      	mov	r3, r7
 800607e:	4619      	mov	r1, r3
 8006080:	4828      	ldr	r0, [pc, #160]	; (8006124 <MX_ADC2_Init+0x204>)
 8006082:	f003 ff17 	bl	8009eb4 <HAL_ADC_ConfigChannel>
 8006086:	4603      	mov	r3, r0
 8006088:	2b00      	cmp	r3, #0
 800608a:	d001      	beq.n	8006090 <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 800608c:	f000 fda2 	bl	8006bd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8006090:	2305      	movs	r3, #5
 8006092:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8006094:	230a      	movs	r3, #10
 8006096:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006098:	463b      	mov	r3, r7
 800609a:	4619      	mov	r1, r3
 800609c:	4821      	ldr	r0, [pc, #132]	; (8006124 <MX_ADC2_Init+0x204>)
 800609e:	f003 ff09 	bl	8009eb4 <HAL_ADC_ConfigChannel>
 80060a2:	4603      	mov	r3, r0
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d001      	beq.n	80060ac <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 80060a8:	f000 fd94 	bl	8006bd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80060ac:	2306      	movs	r3, #6
 80060ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 80060b0:	230b      	movs	r3, #11
 80060b2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80060b4:	463b      	mov	r3, r7
 80060b6:	4619      	mov	r1, r3
 80060b8:	481a      	ldr	r0, [pc, #104]	; (8006124 <MX_ADC2_Init+0x204>)
 80060ba:	f003 fefb 	bl	8009eb4 <HAL_ADC_ConfigChannel>
 80060be:	4603      	mov	r3, r0
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d001      	beq.n	80060c8 <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 80060c4:	f000 fd86 	bl	8006bd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80060c8:	2307      	movs	r3, #7
 80060ca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 80060cc:	230c      	movs	r3, #12
 80060ce:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80060d0:	463b      	mov	r3, r7
 80060d2:	4619      	mov	r1, r3
 80060d4:	4813      	ldr	r0, [pc, #76]	; (8006124 <MX_ADC2_Init+0x204>)
 80060d6:	f003 feed 	bl	8009eb4 <HAL_ADC_ConfigChannel>
 80060da:	4603      	mov	r3, r0
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d001      	beq.n	80060e4 <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 80060e0:	f000 fd78 	bl	8006bd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80060e4:	2308      	movs	r3, #8
 80060e6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 80060e8:	230d      	movs	r3, #13
 80060ea:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80060ec:	463b      	mov	r3, r7
 80060ee:	4619      	mov	r1, r3
 80060f0:	480c      	ldr	r0, [pc, #48]	; (8006124 <MX_ADC2_Init+0x204>)
 80060f2:	f003 fedf 	bl	8009eb4 <HAL_ADC_ConfigChannel>
 80060f6:	4603      	mov	r3, r0
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d001      	beq.n	8006100 <MX_ADC2_Init+0x1e0>
  {
    Error_Handler();
 80060fc:	f000 fd6a 	bl	8006bd4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8006100:	2309      	movs	r3, #9
 8006102:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 8006104:	230e      	movs	r3, #14
 8006106:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006108:	463b      	mov	r3, r7
 800610a:	4619      	mov	r1, r3
 800610c:	4805      	ldr	r0, [pc, #20]	; (8006124 <MX_ADC2_Init+0x204>)
 800610e:	f003 fed1 	bl	8009eb4 <HAL_ADC_ConfigChannel>
 8006112:	4603      	mov	r3, r0
 8006114:	2b00      	cmp	r3, #0
 8006116:	d001      	beq.n	800611c <MX_ADC2_Init+0x1fc>
  {
    Error_Handler();
 8006118:	f000 fd5c 	bl	8006bd4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800611c:	bf00      	nop
 800611e:	3710      	adds	r7, #16
 8006120:	46bd      	mov	sp, r7
 8006122:	bd80      	pop	{r7, pc}
 8006124:	2004a620 	.word	0x2004a620
 8006128:	40012100 	.word	0x40012100
 800612c:	0f000001 	.word	0x0f000001

08006130 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8006134:	4b12      	ldr	r3, [pc, #72]	; (8006180 <MX_I2C1_Init+0x50>)
 8006136:	4a13      	ldr	r2, [pc, #76]	; (8006184 <MX_I2C1_Init+0x54>)
 8006138:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800613a:	4b11      	ldr	r3, [pc, #68]	; (8006180 <MX_I2C1_Init+0x50>)
 800613c:	4a12      	ldr	r2, [pc, #72]	; (8006188 <MX_I2C1_Init+0x58>)
 800613e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8006140:	4b0f      	ldr	r3, [pc, #60]	; (8006180 <MX_I2C1_Init+0x50>)
 8006142:	2200      	movs	r2, #0
 8006144:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8006146:	4b0e      	ldr	r3, [pc, #56]	; (8006180 <MX_I2C1_Init+0x50>)
 8006148:	2200      	movs	r2, #0
 800614a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800614c:	4b0c      	ldr	r3, [pc, #48]	; (8006180 <MX_I2C1_Init+0x50>)
 800614e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006152:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006154:	4b0a      	ldr	r3, [pc, #40]	; (8006180 <MX_I2C1_Init+0x50>)
 8006156:	2200      	movs	r2, #0
 8006158:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800615a:	4b09      	ldr	r3, [pc, #36]	; (8006180 <MX_I2C1_Init+0x50>)
 800615c:	2200      	movs	r2, #0
 800615e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006160:	4b07      	ldr	r3, [pc, #28]	; (8006180 <MX_I2C1_Init+0x50>)
 8006162:	2200      	movs	r2, #0
 8006164:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8006166:	4b06      	ldr	r3, [pc, #24]	; (8006180 <MX_I2C1_Init+0x50>)
 8006168:	2280      	movs	r2, #128	; 0x80
 800616a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800616c:	4804      	ldr	r0, [pc, #16]	; (8006180 <MX_I2C1_Init+0x50>)
 800616e:	f004 fff3 	bl	800b158 <HAL_I2C_Init>
 8006172:	4603      	mov	r3, r0
 8006174:	2b00      	cmp	r3, #0
 8006176:	d001      	beq.n	800617c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8006178:	f000 fd2c 	bl	8006bd4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800617c:	bf00      	nop
 800617e:	bd80      	pop	{r7, pc}
 8006180:	2004a668 	.word	0x2004a668
 8006184:	40005400 	.word	0x40005400
 8006188:	000186a0 	.word	0x000186a0

0800618c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8006190:	4b12      	ldr	r3, [pc, #72]	; (80061dc <MX_I2C2_Init+0x50>)
 8006192:	4a13      	ldr	r2, [pc, #76]	; (80061e0 <MX_I2C2_Init+0x54>)
 8006194:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8006196:	4b11      	ldr	r3, [pc, #68]	; (80061dc <MX_I2C2_Init+0x50>)
 8006198:	4a12      	ldr	r2, [pc, #72]	; (80061e4 <MX_I2C2_Init+0x58>)
 800619a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800619c:	4b0f      	ldr	r3, [pc, #60]	; (80061dc <MX_I2C2_Init+0x50>)
 800619e:	2200      	movs	r2, #0
 80061a0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80061a2:	4b0e      	ldr	r3, [pc, #56]	; (80061dc <MX_I2C2_Init+0x50>)
 80061a4:	2200      	movs	r2, #0
 80061a6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80061a8:	4b0c      	ldr	r3, [pc, #48]	; (80061dc <MX_I2C2_Init+0x50>)
 80061aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80061ae:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80061b0:	4b0a      	ldr	r3, [pc, #40]	; (80061dc <MX_I2C2_Init+0x50>)
 80061b2:	2200      	movs	r2, #0
 80061b4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80061b6:	4b09      	ldr	r3, [pc, #36]	; (80061dc <MX_I2C2_Init+0x50>)
 80061b8:	2200      	movs	r2, #0
 80061ba:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80061bc:	4b07      	ldr	r3, [pc, #28]	; (80061dc <MX_I2C2_Init+0x50>)
 80061be:	2200      	movs	r2, #0
 80061c0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 80061c2:	4b06      	ldr	r3, [pc, #24]	; (80061dc <MX_I2C2_Init+0x50>)
 80061c4:	2280      	movs	r2, #128	; 0x80
 80061c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80061c8:	4804      	ldr	r0, [pc, #16]	; (80061dc <MX_I2C2_Init+0x50>)
 80061ca:	f004 ffc5 	bl	800b158 <HAL_I2C_Init>
 80061ce:	4603      	mov	r3, r0
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d001      	beq.n	80061d8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80061d4:	f000 fcfe 	bl	8006bd4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80061d8:	bf00      	nop
 80061da:	bd80      	pop	{r7, pc}
 80061dc:	2004a6fc 	.word	0x2004a6fc
 80061e0:	40005800 	.word	0x40005800
 80061e4:	000186a0 	.word	0x000186a0

080061e8 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 80061e8:	b480      	push	{r7}
 80061ea:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80061ec:	4b0c      	ldr	r3, [pc, #48]	; (8006220 <MX_SDIO_SD_Init+0x38>)
 80061ee:	4a0d      	ldr	r2, [pc, #52]	; (8006224 <MX_SDIO_SD_Init+0x3c>)
 80061f0:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80061f2:	4b0b      	ldr	r3, [pc, #44]	; (8006220 <MX_SDIO_SD_Init+0x38>)
 80061f4:	2200      	movs	r2, #0
 80061f6:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80061f8:	4b09      	ldr	r3, [pc, #36]	; (8006220 <MX_SDIO_SD_Init+0x38>)
 80061fa:	2200      	movs	r2, #0
 80061fc:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80061fe:	4b08      	ldr	r3, [pc, #32]	; (8006220 <MX_SDIO_SD_Init+0x38>)
 8006200:	2200      	movs	r2, #0
 8006202:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8006204:	4b06      	ldr	r3, [pc, #24]	; (8006220 <MX_SDIO_SD_Init+0x38>)
 8006206:	2200      	movs	r2, #0
 8006208:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800620a:	4b05      	ldr	r3, [pc, #20]	; (8006220 <MX_SDIO_SD_Init+0x38>)
 800620c:	2200      	movs	r2, #0
 800620e:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 4;
 8006210:	4b03      	ldr	r3, [pc, #12]	; (8006220 <MX_SDIO_SD_Init+0x38>)
 8006212:	2204      	movs	r2, #4
 8006214:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8006216:	bf00      	nop
 8006218:	46bd      	mov	sp, r7
 800621a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621e:	4770      	bx	lr
 8006220:	2004a8fc 	.word	0x2004a8fc
 8006224:	40012c00 	.word	0x40012c00

08006228 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800622c:	4b17      	ldr	r3, [pc, #92]	; (800628c <MX_SPI2_Init+0x64>)
 800622e:	4a18      	ldr	r2, [pc, #96]	; (8006290 <MX_SPI2_Init+0x68>)
 8006230:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8006232:	4b16      	ldr	r3, [pc, #88]	; (800628c <MX_SPI2_Init+0x64>)
 8006234:	f44f 7282 	mov.w	r2, #260	; 0x104
 8006238:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800623a:	4b14      	ldr	r3, [pc, #80]	; (800628c <MX_SPI2_Init+0x64>)
 800623c:	2200      	movs	r2, #0
 800623e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8006240:	4b12      	ldr	r3, [pc, #72]	; (800628c <MX_SPI2_Init+0x64>)
 8006242:	2200      	movs	r2, #0
 8006244:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8006246:	4b11      	ldr	r3, [pc, #68]	; (800628c <MX_SPI2_Init+0x64>)
 8006248:	2202      	movs	r2, #2
 800624a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800624c:	4b0f      	ldr	r3, [pc, #60]	; (800628c <MX_SPI2_Init+0x64>)
 800624e:	2201      	movs	r2, #1
 8006250:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8006252:	4b0e      	ldr	r3, [pc, #56]	; (800628c <MX_SPI2_Init+0x64>)
 8006254:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006258:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800625a:	4b0c      	ldr	r3, [pc, #48]	; (800628c <MX_SPI2_Init+0x64>)
 800625c:	2220      	movs	r2, #32
 800625e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006260:	4b0a      	ldr	r3, [pc, #40]	; (800628c <MX_SPI2_Init+0x64>)
 8006262:	2200      	movs	r2, #0
 8006264:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006266:	4b09      	ldr	r3, [pc, #36]	; (800628c <MX_SPI2_Init+0x64>)
 8006268:	2200      	movs	r2, #0
 800626a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800626c:	4b07      	ldr	r3, [pc, #28]	; (800628c <MX_SPI2_Init+0x64>)
 800626e:	2200      	movs	r2, #0
 8006270:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8006272:	4b06      	ldr	r3, [pc, #24]	; (800628c <MX_SPI2_Init+0x64>)
 8006274:	220a      	movs	r2, #10
 8006276:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006278:	4804      	ldr	r0, [pc, #16]	; (800628c <MX_SPI2_Init+0x64>)
 800627a:	f008 f89f 	bl	800e3bc <HAL_SPI_Init>
 800627e:	4603      	mov	r3, r0
 8006280:	2b00      	cmp	r3, #0
 8006282:	d001      	beq.n	8006288 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8006284:	f000 fca6 	bl	8006bd4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8006288:	bf00      	nop
 800628a:	bd80      	pop	{r7, pc}
 800628c:	2004a548 	.word	0x2004a548
 8006290:	40003800 	.word	0x40003800

08006294 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b09a      	sub	sp, #104	; 0x68
 8006298:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800629a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800629e:	2224      	movs	r2, #36	; 0x24
 80062a0:	2100      	movs	r1, #0
 80062a2:	4618      	mov	r0, r3
 80062a4:	f00e f9c6 	bl	8014634 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80062a8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80062ac:	2200      	movs	r2, #0
 80062ae:	601a      	str	r2, [r3, #0]
 80062b0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80062b2:	f107 0320 	add.w	r3, r7, #32
 80062b6:	2200      	movs	r2, #0
 80062b8:	601a      	str	r2, [r3, #0]
 80062ba:	605a      	str	r2, [r3, #4]
 80062bc:	609a      	str	r2, [r3, #8]
 80062be:	60da      	str	r2, [r3, #12]
 80062c0:	611a      	str	r2, [r3, #16]
 80062c2:	615a      	str	r2, [r3, #20]
 80062c4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80062c6:	463b      	mov	r3, r7
 80062c8:	2220      	movs	r2, #32
 80062ca:	2100      	movs	r1, #0
 80062cc:	4618      	mov	r0, r3
 80062ce:	f00e f9b1 	bl	8014634 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80062d2:	4b42      	ldr	r3, [pc, #264]	; (80063dc <MX_TIM1_Init+0x148>)
 80062d4:	4a42      	ldr	r2, [pc, #264]	; (80063e0 <MX_TIM1_Init+0x14c>)
 80062d6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80062d8:	4b40      	ldr	r3, [pc, #256]	; (80063dc <MX_TIM1_Init+0x148>)
 80062da:	2200      	movs	r2, #0
 80062dc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80062de:	4b3f      	ldr	r3, [pc, #252]	; (80063dc <MX_TIM1_Init+0x148>)
 80062e0:	2200      	movs	r2, #0
 80062e2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80062e4:	4b3d      	ldr	r3, [pc, #244]	; (80063dc <MX_TIM1_Init+0x148>)
 80062e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80062ea:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80062ec:	4b3b      	ldr	r3, [pc, #236]	; (80063dc <MX_TIM1_Init+0x148>)
 80062ee:	2200      	movs	r2, #0
 80062f0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80062f2:	4b3a      	ldr	r3, [pc, #232]	; (80063dc <MX_TIM1_Init+0x148>)
 80062f4:	2200      	movs	r2, #0
 80062f6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80062f8:	4b38      	ldr	r3, [pc, #224]	; (80063dc <MX_TIM1_Init+0x148>)
 80062fa:	2200      	movs	r2, #0
 80062fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80062fe:	4837      	ldr	r0, [pc, #220]	; (80063dc <MX_TIM1_Init+0x148>)
 8006300:	f008 fdff 	bl	800ef02 <HAL_TIM_PWM_Init>
 8006304:	4603      	mov	r3, r0
 8006306:	2b00      	cmp	r3, #0
 8006308:	d001      	beq.n	800630e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800630a:	f000 fc63 	bl	8006bd4 <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800630e:	2303      	movs	r3, #3
 8006310:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006312:	2300      	movs	r3, #0
 8006314:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006316:	2301      	movs	r3, #1
 8006318:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800631a:	2300      	movs	r3, #0
 800631c:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 800631e:	2300      	movs	r3, #0
 8006320:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006322:	2300      	movs	r3, #0
 8006324:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006326:	2301      	movs	r3, #1
 8006328:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800632a:	2300      	movs	r3, #0
 800632c:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 800632e:	2300      	movs	r3, #0
 8006330:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8006332:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006336:	4619      	mov	r1, r3
 8006338:	4828      	ldr	r0, [pc, #160]	; (80063dc <MX_TIM1_Init+0x148>)
 800633a:	f008 fe4b 	bl	800efd4 <HAL_TIM_Encoder_Init>
 800633e:	4603      	mov	r3, r0
 8006340:	2b00      	cmp	r3, #0
 8006342:	d001      	beq.n	8006348 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8006344:	f000 fc46 	bl	8006bd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006348:	2300      	movs	r3, #0
 800634a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800634c:	2300      	movs	r3, #0
 800634e:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8006350:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006354:	4619      	mov	r1, r3
 8006356:	4821      	ldr	r0, [pc, #132]	; (80063dc <MX_TIM1_Init+0x148>)
 8006358:	f009 fb72 	bl	800fa40 <HAL_TIMEx_MasterConfigSynchronization>
 800635c:	4603      	mov	r3, r0
 800635e:	2b00      	cmp	r3, #0
 8006360:	d001      	beq.n	8006366 <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
 8006362:	f000 fc37 	bl	8006bd4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006366:	2360      	movs	r3, #96	; 0x60
 8006368:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 800636a:	2300      	movs	r3, #0
 800636c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800636e:	2300      	movs	r3, #0
 8006370:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006372:	2300      	movs	r3, #0
 8006374:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006376:	2300      	movs	r3, #0
 8006378:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800637a:	2300      	movs	r3, #0
 800637c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800637e:	2300      	movs	r3, #0
 8006380:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006382:	f107 0320 	add.w	r3, r7, #32
 8006386:	2208      	movs	r2, #8
 8006388:	4619      	mov	r1, r3
 800638a:	4814      	ldr	r0, [pc, #80]	; (80063dc <MX_TIM1_Init+0x148>)
 800638c:	f008 fff4 	bl	800f378 <HAL_TIM_PWM_ConfigChannel>
 8006390:	4603      	mov	r3, r0
 8006392:	2b00      	cmp	r3, #0
 8006394:	d001      	beq.n	800639a <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8006396:	f000 fc1d 	bl	8006bd4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800639a:	2300      	movs	r3, #0
 800639c:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800639e:	2300      	movs	r3, #0
 80063a0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80063a2:	2300      	movs	r3, #0
 80063a4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80063a6:	2300      	movs	r3, #0
 80063a8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80063aa:	2300      	movs	r3, #0
 80063ac:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80063ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80063b2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80063b4:	2300      	movs	r3, #0
 80063b6:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80063b8:	463b      	mov	r3, r7
 80063ba:	4619      	mov	r1, r3
 80063bc:	4807      	ldr	r0, [pc, #28]	; (80063dc <MX_TIM1_Init+0x148>)
 80063be:	f009 fbbb 	bl	800fb38 <HAL_TIMEx_ConfigBreakDeadTime>
 80063c2:	4603      	mov	r3, r0
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d001      	beq.n	80063cc <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 80063c8:	f000 fc04 	bl	8006bd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80063cc:	4803      	ldr	r0, [pc, #12]	; (80063dc <MX_TIM1_Init+0x148>)
 80063ce:	f000 fff1 	bl	80073b4 <HAL_TIM_MspPostInit>

}
 80063d2:	bf00      	nop
 80063d4:	3768      	adds	r7, #104	; 0x68
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}
 80063da:	bf00      	nop
 80063dc:	2004a8bc 	.word	0x2004a8bc
 80063e0:	40010000 	.word	0x40010000

080063e4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b08a      	sub	sp, #40	; 0x28
 80063e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80063ea:	f107 0320 	add.w	r3, r7, #32
 80063ee:	2200      	movs	r2, #0
 80063f0:	601a      	str	r2, [r3, #0]
 80063f2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80063f4:	1d3b      	adds	r3, r7, #4
 80063f6:	2200      	movs	r2, #0
 80063f8:	601a      	str	r2, [r3, #0]
 80063fa:	605a      	str	r2, [r3, #4]
 80063fc:	609a      	str	r2, [r3, #8]
 80063fe:	60da      	str	r2, [r3, #12]
 8006400:	611a      	str	r2, [r3, #16]
 8006402:	615a      	str	r2, [r3, #20]
 8006404:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8006406:	4b27      	ldr	r3, [pc, #156]	; (80064a4 <MX_TIM3_Init+0xc0>)
 8006408:	4a27      	ldr	r2, [pc, #156]	; (80064a8 <MX_TIM3_Init+0xc4>)
 800640a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 800640c:	4b25      	ldr	r3, [pc, #148]	; (80064a4 <MX_TIM3_Init+0xc0>)
 800640e:	2201      	movs	r2, #1
 8006410:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006412:	4b24      	ldr	r3, [pc, #144]	; (80064a4 <MX_TIM3_Init+0xc0>)
 8006414:	2200      	movs	r2, #0
 8006416:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4499;
 8006418:	4b22      	ldr	r3, [pc, #136]	; (80064a4 <MX_TIM3_Init+0xc0>)
 800641a:	f241 1293 	movw	r2, #4499	; 0x1193
 800641e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006420:	4b20      	ldr	r3, [pc, #128]	; (80064a4 <MX_TIM3_Init+0xc0>)
 8006422:	2200      	movs	r2, #0
 8006424:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006426:	4b1f      	ldr	r3, [pc, #124]	; (80064a4 <MX_TIM3_Init+0xc0>)
 8006428:	2200      	movs	r2, #0
 800642a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800642c:	481d      	ldr	r0, [pc, #116]	; (80064a4 <MX_TIM3_Init+0xc0>)
 800642e:	f008 fd68 	bl	800ef02 <HAL_TIM_PWM_Init>
 8006432:	4603      	mov	r3, r0
 8006434:	2b00      	cmp	r3, #0
 8006436:	d001      	beq.n	800643c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8006438:	f000 fbcc 	bl	8006bd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800643c:	2300      	movs	r3, #0
 800643e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006440:	2300      	movs	r3, #0
 8006442:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006444:	f107 0320 	add.w	r3, r7, #32
 8006448:	4619      	mov	r1, r3
 800644a:	4816      	ldr	r0, [pc, #88]	; (80064a4 <MX_TIM3_Init+0xc0>)
 800644c:	f009 faf8 	bl	800fa40 <HAL_TIMEx_MasterConfigSynchronization>
 8006450:	4603      	mov	r3, r0
 8006452:	2b00      	cmp	r3, #0
 8006454:	d001      	beq.n	800645a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8006456:	f000 fbbd 	bl	8006bd4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800645a:	2360      	movs	r3, #96	; 0x60
 800645c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800645e:	2300      	movs	r3, #0
 8006460:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006462:	2300      	movs	r3, #0
 8006464:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006466:	2300      	movs	r3, #0
 8006468:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800646a:	1d3b      	adds	r3, r7, #4
 800646c:	2200      	movs	r2, #0
 800646e:	4619      	mov	r1, r3
 8006470:	480c      	ldr	r0, [pc, #48]	; (80064a4 <MX_TIM3_Init+0xc0>)
 8006472:	f008 ff81 	bl	800f378 <HAL_TIM_PWM_ConfigChannel>
 8006476:	4603      	mov	r3, r0
 8006478:	2b00      	cmp	r3, #0
 800647a:	d001      	beq.n	8006480 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 800647c:	f000 fbaa 	bl	8006bd4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006480:	1d3b      	adds	r3, r7, #4
 8006482:	2204      	movs	r2, #4
 8006484:	4619      	mov	r1, r3
 8006486:	4807      	ldr	r0, [pc, #28]	; (80064a4 <MX_TIM3_Init+0xc0>)
 8006488:	f008 ff76 	bl	800f378 <HAL_TIM_PWM_ConfigChannel>
 800648c:	4603      	mov	r3, r0
 800648e:	2b00      	cmp	r3, #0
 8006490:	d001      	beq.n	8006496 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8006492:	f000 fb9f 	bl	8006bd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8006496:	4803      	ldr	r0, [pc, #12]	; (80064a4 <MX_TIM3_Init+0xc0>)
 8006498:	f000 ff8c 	bl	80073b4 <HAL_TIM_MspPostInit>

}
 800649c:	bf00      	nop
 800649e:	3728      	adds	r7, #40	; 0x28
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}
 80064a4:	2004a754 	.word	0x2004a754
 80064a8:	40000400 	.word	0x40000400

080064ac <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b08a      	sub	sp, #40	; 0x28
 80064b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80064b2:	f107 0320 	add.w	r3, r7, #32
 80064b6:	2200      	movs	r2, #0
 80064b8:	601a      	str	r2, [r3, #0]
 80064ba:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80064bc:	1d3b      	adds	r3, r7, #4
 80064be:	2200      	movs	r2, #0
 80064c0:	601a      	str	r2, [r3, #0]
 80064c2:	605a      	str	r2, [r3, #4]
 80064c4:	609a      	str	r2, [r3, #8]
 80064c6:	60da      	str	r2, [r3, #12]
 80064c8:	611a      	str	r2, [r3, #16]
 80064ca:	615a      	str	r2, [r3, #20]
 80064cc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80064ce:	4b27      	ldr	r3, [pc, #156]	; (800656c <MX_TIM4_Init+0xc0>)
 80064d0:	4a27      	ldr	r2, [pc, #156]	; (8006570 <MX_TIM4_Init+0xc4>)
 80064d2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80064d4:	4b25      	ldr	r3, [pc, #148]	; (800656c <MX_TIM4_Init+0xc0>)
 80064d6:	2200      	movs	r2, #0
 80064d8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80064da:	4b24      	ldr	r3, [pc, #144]	; (800656c <MX_TIM4_Init+0xc0>)
 80064dc:	2200      	movs	r2, #0
 80064de:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1800;
 80064e0:	4b22      	ldr	r3, [pc, #136]	; (800656c <MX_TIM4_Init+0xc0>)
 80064e2:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 80064e6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80064e8:	4b20      	ldr	r3, [pc, #128]	; (800656c <MX_TIM4_Init+0xc0>)
 80064ea:	2200      	movs	r2, #0
 80064ec:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80064ee:	4b1f      	ldr	r3, [pc, #124]	; (800656c <MX_TIM4_Init+0xc0>)
 80064f0:	2200      	movs	r2, #0
 80064f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80064f4:	481d      	ldr	r0, [pc, #116]	; (800656c <MX_TIM4_Init+0xc0>)
 80064f6:	f008 fd04 	bl	800ef02 <HAL_TIM_PWM_Init>
 80064fa:	4603      	mov	r3, r0
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d001      	beq.n	8006504 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8006500:	f000 fb68 	bl	8006bd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006504:	2300      	movs	r3, #0
 8006506:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006508:	2300      	movs	r3, #0
 800650a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800650c:	f107 0320 	add.w	r3, r7, #32
 8006510:	4619      	mov	r1, r3
 8006512:	4816      	ldr	r0, [pc, #88]	; (800656c <MX_TIM4_Init+0xc0>)
 8006514:	f009 fa94 	bl	800fa40 <HAL_TIMEx_MasterConfigSynchronization>
 8006518:	4603      	mov	r3, r0
 800651a:	2b00      	cmp	r3, #0
 800651c:	d001      	beq.n	8006522 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800651e:	f000 fb59 	bl	8006bd4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006522:	2360      	movs	r3, #96	; 0x60
 8006524:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8006526:	2300      	movs	r3, #0
 8006528:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800652a:	2300      	movs	r3, #0
 800652c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800652e:	2300      	movs	r3, #0
 8006530:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006532:	1d3b      	adds	r3, r7, #4
 8006534:	2208      	movs	r2, #8
 8006536:	4619      	mov	r1, r3
 8006538:	480c      	ldr	r0, [pc, #48]	; (800656c <MX_TIM4_Init+0xc0>)
 800653a:	f008 ff1d 	bl	800f378 <HAL_TIM_PWM_ConfigChannel>
 800653e:	4603      	mov	r3, r0
 8006540:	2b00      	cmp	r3, #0
 8006542:	d001      	beq.n	8006548 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8006544:	f000 fb46 	bl	8006bd4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006548:	1d3b      	adds	r3, r7, #4
 800654a:	220c      	movs	r2, #12
 800654c:	4619      	mov	r1, r3
 800654e:	4807      	ldr	r0, [pc, #28]	; (800656c <MX_TIM4_Init+0xc0>)
 8006550:	f008 ff12 	bl	800f378 <HAL_TIM_PWM_ConfigChannel>
 8006554:	4603      	mov	r3, r0
 8006556:	2b00      	cmp	r3, #0
 8006558:	d001      	beq.n	800655e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800655a:	f000 fb3b 	bl	8006bd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800655e:	4803      	ldr	r0, [pc, #12]	; (800656c <MX_TIM4_Init+0xc0>)
 8006560:	f000 ff28 	bl	80073b4 <HAL_TIM_MspPostInit>

}
 8006564:	bf00      	nop
 8006566:	3728      	adds	r7, #40	; 0x28
 8006568:	46bd      	mov	sp, r7
 800656a:	bd80      	pop	{r7, pc}
 800656c:	2004a5e0 	.word	0x2004a5e0
 8006570:	40000800 	.word	0x40000800

08006574 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b082      	sub	sp, #8
 8006578:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800657a:	463b      	mov	r3, r7
 800657c:	2200      	movs	r2, #0
 800657e:	601a      	str	r2, [r3, #0]
 8006580:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8006582:	4b15      	ldr	r3, [pc, #84]	; (80065d8 <MX_TIM6_Init+0x64>)
 8006584:	4a15      	ldr	r2, [pc, #84]	; (80065dc <MX_TIM6_Init+0x68>)
 8006586:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 89;
 8006588:	4b13      	ldr	r3, [pc, #76]	; (80065d8 <MX_TIM6_Init+0x64>)
 800658a:	2259      	movs	r2, #89	; 0x59
 800658c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800658e:	4b12      	ldr	r3, [pc, #72]	; (80065d8 <MX_TIM6_Init+0x64>)
 8006590:	2200      	movs	r2, #0
 8006592:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8006594:	4b10      	ldr	r3, [pc, #64]	; (80065d8 <MX_TIM6_Init+0x64>)
 8006596:	f240 32e7 	movw	r2, #999	; 0x3e7
 800659a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800659c:	4b0e      	ldr	r3, [pc, #56]	; (80065d8 <MX_TIM6_Init+0x64>)
 800659e:	2280      	movs	r2, #128	; 0x80
 80065a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80065a2:	480d      	ldr	r0, [pc, #52]	; (80065d8 <MX_TIM6_Init+0x64>)
 80065a4:	f008 fc5e 	bl	800ee64 <HAL_TIM_Base_Init>
 80065a8:	4603      	mov	r3, r0
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d001      	beq.n	80065b2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80065ae:	f000 fb11 	bl	8006bd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80065b2:	2300      	movs	r3, #0
 80065b4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80065b6:	2300      	movs	r3, #0
 80065b8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80065ba:	463b      	mov	r3, r7
 80065bc:	4619      	mov	r1, r3
 80065be:	4806      	ldr	r0, [pc, #24]	; (80065d8 <MX_TIM6_Init+0x64>)
 80065c0:	f009 fa3e 	bl	800fa40 <HAL_TIMEx_MasterConfigSynchronization>
 80065c4:	4603      	mov	r3, r0
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d001      	beq.n	80065ce <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80065ca:	f000 fb03 	bl	8006bd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80065ce:	bf00      	nop
 80065d0:	3708      	adds	r7, #8
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd80      	pop	{r7, pc}
 80065d6:	bf00      	nop
 80065d8:	2004a87c 	.word	0x2004a87c
 80065dc:	40001000 	.word	0x40001000

080065e0 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b082      	sub	sp, #8
 80065e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80065e6:	463b      	mov	r3, r7
 80065e8:	2200      	movs	r2, #0
 80065ea:	601a      	str	r2, [r3, #0]
 80065ec:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80065ee:	4b14      	ldr	r3, [pc, #80]	; (8006640 <MX_TIM7_Init+0x60>)
 80065f0:	4a14      	ldr	r2, [pc, #80]	; (8006644 <MX_TIM7_Init+0x64>)
 80065f2:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 179;
 80065f4:	4b12      	ldr	r3, [pc, #72]	; (8006640 <MX_TIM7_Init+0x60>)
 80065f6:	22b3      	movs	r2, #179	; 0xb3
 80065f8:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80065fa:	4b11      	ldr	r3, [pc, #68]	; (8006640 <MX_TIM7_Init+0x60>)
 80065fc:	2200      	movs	r2, #0
 80065fe:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 49;
 8006600:	4b0f      	ldr	r3, [pc, #60]	; (8006640 <MX_TIM7_Init+0x60>)
 8006602:	2231      	movs	r2, #49	; 0x31
 8006604:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006606:	4b0e      	ldr	r3, [pc, #56]	; (8006640 <MX_TIM7_Init+0x60>)
 8006608:	2280      	movs	r2, #128	; 0x80
 800660a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800660c:	480c      	ldr	r0, [pc, #48]	; (8006640 <MX_TIM7_Init+0x60>)
 800660e:	f008 fc29 	bl	800ee64 <HAL_TIM_Base_Init>
 8006612:	4603      	mov	r3, r0
 8006614:	2b00      	cmp	r3, #0
 8006616:	d001      	beq.n	800661c <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8006618:	f000 fadc 	bl	8006bd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800661c:	2300      	movs	r3, #0
 800661e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006620:	2300      	movs	r3, #0
 8006622:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8006624:	463b      	mov	r3, r7
 8006626:	4619      	mov	r1, r3
 8006628:	4805      	ldr	r0, [pc, #20]	; (8006640 <MX_TIM7_Init+0x60>)
 800662a:	f009 fa09 	bl	800fa40 <HAL_TIMEx_MasterConfigSynchronization>
 800662e:	4603      	mov	r3, r0
 8006630:	2b00      	cmp	r3, #0
 8006632:	d001      	beq.n	8006638 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8006634:	f000 face 	bl	8006bd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8006638:	bf00      	nop
 800663a:	3708      	adds	r7, #8
 800663c:	46bd      	mov	sp, r7
 800663e:	bd80      	pop	{r7, pc}
 8006640:	2004aa20 	.word	0x2004aa20
 8006644:	40001400 	.word	0x40001400

08006648 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b08c      	sub	sp, #48	; 0x30
 800664c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800664e:	f107 030c 	add.w	r3, r7, #12
 8006652:	2224      	movs	r2, #36	; 0x24
 8006654:	2100      	movs	r1, #0
 8006656:	4618      	mov	r0, r3
 8006658:	f00d ffec 	bl	8014634 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800665c:	1d3b      	adds	r3, r7, #4
 800665e:	2200      	movs	r2, #0
 8006660:	601a      	str	r2, [r3, #0]
 8006662:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8006664:	4b22      	ldr	r3, [pc, #136]	; (80066f0 <MX_TIM8_Init+0xa8>)
 8006666:	4a23      	ldr	r2, [pc, #140]	; (80066f4 <MX_TIM8_Init+0xac>)
 8006668:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800666a:	4b21      	ldr	r3, [pc, #132]	; (80066f0 <MX_TIM8_Init+0xa8>)
 800666c:	2200      	movs	r2, #0
 800666e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8006670:	4b1f      	ldr	r3, [pc, #124]	; (80066f0 <MX_TIM8_Init+0xa8>)
 8006672:	2210      	movs	r2, #16
 8006674:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8006676:	4b1e      	ldr	r3, [pc, #120]	; (80066f0 <MX_TIM8_Init+0xa8>)
 8006678:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800667c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800667e:	4b1c      	ldr	r3, [pc, #112]	; (80066f0 <MX_TIM8_Init+0xa8>)
 8006680:	2200      	movs	r2, #0
 8006682:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8006684:	4b1a      	ldr	r3, [pc, #104]	; (80066f0 <MX_TIM8_Init+0xa8>)
 8006686:	2200      	movs	r2, #0
 8006688:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800668a:	4b19      	ldr	r3, [pc, #100]	; (80066f0 <MX_TIM8_Init+0xa8>)
 800668c:	2200      	movs	r2, #0
 800668e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8006690:	2303      	movs	r3, #3
 8006692:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006694:	2300      	movs	r3, #0
 8006696:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006698:	2301      	movs	r3, #1
 800669a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800669c:	2300      	movs	r3, #0
 800669e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80066a0:	2300      	movs	r3, #0
 80066a2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80066a4:	2300      	movs	r3, #0
 80066a6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80066a8:	2301      	movs	r3, #1
 80066aa:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80066ac:	2300      	movs	r3, #0
 80066ae:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80066b0:	2300      	movs	r3, #0
 80066b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80066b4:	f107 030c 	add.w	r3, r7, #12
 80066b8:	4619      	mov	r1, r3
 80066ba:	480d      	ldr	r0, [pc, #52]	; (80066f0 <MX_TIM8_Init+0xa8>)
 80066bc:	f008 fc8a 	bl	800efd4 <HAL_TIM_Encoder_Init>
 80066c0:	4603      	mov	r3, r0
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d001      	beq.n	80066ca <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 80066c6:	f000 fa85 	bl	8006bd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80066ca:	2300      	movs	r3, #0
 80066cc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80066ce:	2300      	movs	r3, #0
 80066d0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80066d2:	1d3b      	adds	r3, r7, #4
 80066d4:	4619      	mov	r1, r3
 80066d6:	4806      	ldr	r0, [pc, #24]	; (80066f0 <MX_TIM8_Init+0xa8>)
 80066d8:	f009 f9b2 	bl	800fa40 <HAL_TIMEx_MasterConfigSynchronization>
 80066dc:	4603      	mov	r3, r0
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d001      	beq.n	80066e6 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 80066e2:	f000 fa77 	bl	8006bd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80066e6:	bf00      	nop
 80066e8:	3730      	adds	r7, #48	; 0x30
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bd80      	pop	{r7, pc}
 80066ee:	bf00      	nop
 80066f0:	2004a5a0 	.word	0x2004a5a0
 80066f4:	40010400 	.word	0x40010400

080066f8 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b088      	sub	sp, #32
 80066fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80066fe:	1d3b      	adds	r3, r7, #4
 8006700:	2200      	movs	r2, #0
 8006702:	601a      	str	r2, [r3, #0]
 8006704:	605a      	str	r2, [r3, #4]
 8006706:	609a      	str	r2, [r3, #8]
 8006708:	60da      	str	r2, [r3, #12]
 800670a:	611a      	str	r2, [r3, #16]
 800670c:	615a      	str	r2, [r3, #20]
 800670e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8006710:	4b1e      	ldr	r3, [pc, #120]	; (800678c <MX_TIM10_Init+0x94>)
 8006712:	4a1f      	ldr	r2, [pc, #124]	; (8006790 <MX_TIM10_Init+0x98>)
 8006714:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 1;
 8006716:	4b1d      	ldr	r3, [pc, #116]	; (800678c <MX_TIM10_Init+0x94>)
 8006718:	2201      	movs	r2, #1
 800671a:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800671c:	4b1b      	ldr	r3, [pc, #108]	; (800678c <MX_TIM10_Init+0x94>)
 800671e:	2200      	movs	r2, #0
 8006720:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 8999;
 8006722:	4b1a      	ldr	r3, [pc, #104]	; (800678c <MX_TIM10_Init+0x94>)
 8006724:	f242 3227 	movw	r2, #8999	; 0x2327
 8006728:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800672a:	4b18      	ldr	r3, [pc, #96]	; (800678c <MX_TIM10_Init+0x94>)
 800672c:	2200      	movs	r2, #0
 800672e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006730:	4b16      	ldr	r3, [pc, #88]	; (800678c <MX_TIM10_Init+0x94>)
 8006732:	2200      	movs	r2, #0
 8006734:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8006736:	4815      	ldr	r0, [pc, #84]	; (800678c <MX_TIM10_Init+0x94>)
 8006738:	f008 fb94 	bl	800ee64 <HAL_TIM_Base_Init>
 800673c:	4603      	mov	r3, r0
 800673e:	2b00      	cmp	r3, #0
 8006740:	d001      	beq.n	8006746 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8006742:	f000 fa47 	bl	8006bd4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8006746:	4811      	ldr	r0, [pc, #68]	; (800678c <MX_TIM10_Init+0x94>)
 8006748:	f008 fbdb 	bl	800ef02 <HAL_TIM_PWM_Init>
 800674c:	4603      	mov	r3, r0
 800674e:	2b00      	cmp	r3, #0
 8006750:	d001      	beq.n	8006756 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8006752:	f000 fa3f 	bl	8006bd4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006756:	2360      	movs	r3, #96	; 0x60
 8006758:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800675a:	2300      	movs	r3, #0
 800675c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800675e:	2300      	movs	r3, #0
 8006760:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006762:	2300      	movs	r3, #0
 8006764:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006766:	1d3b      	adds	r3, r7, #4
 8006768:	2200      	movs	r2, #0
 800676a:	4619      	mov	r1, r3
 800676c:	4807      	ldr	r0, [pc, #28]	; (800678c <MX_TIM10_Init+0x94>)
 800676e:	f008 fe03 	bl	800f378 <HAL_TIM_PWM_ConfigChannel>
 8006772:	4603      	mov	r3, r0
 8006774:	2b00      	cmp	r3, #0
 8006776:	d001      	beq.n	800677c <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8006778:	f000 fa2c 	bl	8006bd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 800677c:	4803      	ldr	r0, [pc, #12]	; (800678c <MX_TIM10_Init+0x94>)
 800677e:	f000 fe19 	bl	80073b4 <HAL_TIM_MspPostInit>

}
 8006782:	bf00      	nop
 8006784:	3720      	adds	r7, #32
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}
 800678a:	bf00      	nop
 800678c:	2004a6bc 	.word	0x2004a6bc
 8006790:	40014400 	.word	0x40014400

08006794 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b088      	sub	sp, #32
 8006798:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800679a:	1d3b      	adds	r3, r7, #4
 800679c:	2200      	movs	r2, #0
 800679e:	601a      	str	r2, [r3, #0]
 80067a0:	605a      	str	r2, [r3, #4]
 80067a2:	609a      	str	r2, [r3, #8]
 80067a4:	60da      	str	r2, [r3, #12]
 80067a6:	611a      	str	r2, [r3, #16]
 80067a8:	615a      	str	r2, [r3, #20]
 80067aa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80067ac:	4b1e      	ldr	r3, [pc, #120]	; (8006828 <MX_TIM11_Init+0x94>)
 80067ae:	4a1f      	ldr	r2, [pc, #124]	; (800682c <MX_TIM11_Init+0x98>)
 80067b0:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 1;
 80067b2:	4b1d      	ldr	r3, [pc, #116]	; (8006828 <MX_TIM11_Init+0x94>)
 80067b4:	2201      	movs	r2, #1
 80067b6:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80067b8:	4b1b      	ldr	r3, [pc, #108]	; (8006828 <MX_TIM11_Init+0x94>)
 80067ba:	2200      	movs	r2, #0
 80067bc:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 8999;
 80067be:	4b1a      	ldr	r3, [pc, #104]	; (8006828 <MX_TIM11_Init+0x94>)
 80067c0:	f242 3227 	movw	r2, #8999	; 0x2327
 80067c4:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80067c6:	4b18      	ldr	r3, [pc, #96]	; (8006828 <MX_TIM11_Init+0x94>)
 80067c8:	2200      	movs	r2, #0
 80067ca:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80067cc:	4b16      	ldr	r3, [pc, #88]	; (8006828 <MX_TIM11_Init+0x94>)
 80067ce:	2200      	movs	r2, #0
 80067d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80067d2:	4815      	ldr	r0, [pc, #84]	; (8006828 <MX_TIM11_Init+0x94>)
 80067d4:	f008 fb46 	bl	800ee64 <HAL_TIM_Base_Init>
 80067d8:	4603      	mov	r3, r0
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d001      	beq.n	80067e2 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 80067de:	f000 f9f9 	bl	8006bd4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 80067e2:	4811      	ldr	r0, [pc, #68]	; (8006828 <MX_TIM11_Init+0x94>)
 80067e4:	f008 fb8d 	bl	800ef02 <HAL_TIM_PWM_Init>
 80067e8:	4603      	mov	r3, r0
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d001      	beq.n	80067f2 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 80067ee:	f000 f9f1 	bl	8006bd4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80067f2:	2360      	movs	r3, #96	; 0x60
 80067f4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80067f6:	2300      	movs	r3, #0
 80067f8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80067fa:	2300      	movs	r3, #0
 80067fc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80067fe:	2300      	movs	r3, #0
 8006800:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006802:	1d3b      	adds	r3, r7, #4
 8006804:	2200      	movs	r2, #0
 8006806:	4619      	mov	r1, r3
 8006808:	4807      	ldr	r0, [pc, #28]	; (8006828 <MX_TIM11_Init+0x94>)
 800680a:	f008 fdb5 	bl	800f378 <HAL_TIM_PWM_ConfigChannel>
 800680e:	4603      	mov	r3, r0
 8006810:	2b00      	cmp	r3, #0
 8006812:	d001      	beq.n	8006818 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8006814:	f000 f9de 	bl	8006bd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8006818:	4803      	ldr	r0, [pc, #12]	; (8006828 <MX_TIM11_Init+0x94>)
 800681a:	f000 fdcb 	bl	80073b4 <HAL_TIM_MspPostInit>

}
 800681e:	bf00      	nop
 8006820:	3720      	adds	r7, #32
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}
 8006826:	bf00      	nop
 8006828:	2004a7dc 	.word	0x2004a7dc
 800682c:	40014800 	.word	0x40014800

08006830 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8006834:	4b0e      	ldr	r3, [pc, #56]	; (8006870 <MX_TIM13_Init+0x40>)
 8006836:	4a0f      	ldr	r2, [pc, #60]	; (8006874 <MX_TIM13_Init+0x44>)
 8006838:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 89;
 800683a:	4b0d      	ldr	r3, [pc, #52]	; (8006870 <MX_TIM13_Init+0x40>)
 800683c:	2259      	movs	r2, #89	; 0x59
 800683e:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006840:	4b0b      	ldr	r3, [pc, #44]	; (8006870 <MX_TIM13_Init+0x40>)
 8006842:	2200      	movs	r2, #0
 8006844:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 9999;
 8006846:	4b0a      	ldr	r3, [pc, #40]	; (8006870 <MX_TIM13_Init+0x40>)
 8006848:	f242 720f 	movw	r2, #9999	; 0x270f
 800684c:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800684e:	4b08      	ldr	r3, [pc, #32]	; (8006870 <MX_TIM13_Init+0x40>)
 8006850:	2200      	movs	r2, #0
 8006852:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006854:	4b06      	ldr	r3, [pc, #24]	; (8006870 <MX_TIM13_Init+0x40>)
 8006856:	2280      	movs	r2, #128	; 0x80
 8006858:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800685a:	4805      	ldr	r0, [pc, #20]	; (8006870 <MX_TIM13_Init+0x40>)
 800685c:	f008 fb02 	bl	800ee64 <HAL_TIM_Base_Init>
 8006860:	4603      	mov	r3, r0
 8006862:	2b00      	cmp	r3, #0
 8006864:	d001      	beq.n	800686a <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 8006866:	f000 f9b5 	bl	8006bd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 800686a:	bf00      	nop
 800686c:	bd80      	pop	{r7, pc}
 800686e:	bf00      	nop
 8006870:	2004a79c 	.word	0x2004a79c
 8006874:	40001c00 	.word	0x40001c00

08006878 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8006878:	b580      	push	{r7, lr}
 800687a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800687c:	4b11      	ldr	r3, [pc, #68]	; (80068c4 <MX_USART2_UART_Init+0x4c>)
 800687e:	4a12      	ldr	r2, [pc, #72]	; (80068c8 <MX_USART2_UART_Init+0x50>)
 8006880:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8006882:	4b10      	ldr	r3, [pc, #64]	; (80068c4 <MX_USART2_UART_Init+0x4c>)
 8006884:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006888:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800688a:	4b0e      	ldr	r3, [pc, #56]	; (80068c4 <MX_USART2_UART_Init+0x4c>)
 800688c:	2200      	movs	r2, #0
 800688e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006890:	4b0c      	ldr	r3, [pc, #48]	; (80068c4 <MX_USART2_UART_Init+0x4c>)
 8006892:	2200      	movs	r2, #0
 8006894:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006896:	4b0b      	ldr	r3, [pc, #44]	; (80068c4 <MX_USART2_UART_Init+0x4c>)
 8006898:	2200      	movs	r2, #0
 800689a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800689c:	4b09      	ldr	r3, [pc, #36]	; (80068c4 <MX_USART2_UART_Init+0x4c>)
 800689e:	220c      	movs	r2, #12
 80068a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80068a2:	4b08      	ldr	r3, [pc, #32]	; (80068c4 <MX_USART2_UART_Init+0x4c>)
 80068a4:	2200      	movs	r2, #0
 80068a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80068a8:	4b06      	ldr	r3, [pc, #24]	; (80068c4 <MX_USART2_UART_Init+0x4c>)
 80068aa:	2200      	movs	r2, #0
 80068ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80068ae:	4805      	ldr	r0, [pc, #20]	; (80068c4 <MX_USART2_UART_Init+0x4c>)
 80068b0:	f009 f9a8 	bl	800fc04 <HAL_UART_Init>
 80068b4:	4603      	mov	r3, r0
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d001      	beq.n	80068be <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80068ba:	f000 f98b 	bl	8006bd4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80068be:	bf00      	nop
 80068c0:	bd80      	pop	{r7, pc}
 80068c2:	bf00      	nop
 80068c4:	2004a980 	.word	0x2004a980
 80068c8:	40004400 	.word	0x40004400

080068cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b082      	sub	sp, #8
 80068d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80068d2:	2300      	movs	r3, #0
 80068d4:	607b      	str	r3, [r7, #4]
 80068d6:	4b14      	ldr	r3, [pc, #80]	; (8006928 <MX_DMA_Init+0x5c>)
 80068d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068da:	4a13      	ldr	r2, [pc, #76]	; (8006928 <MX_DMA_Init+0x5c>)
 80068dc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80068e0:	6313      	str	r3, [r2, #48]	; 0x30
 80068e2:	4b11      	ldr	r3, [pc, #68]	; (8006928 <MX_DMA_Init+0x5c>)
 80068e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80068ea:	607b      	str	r3, [r7, #4]
 80068ec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80068ee:	2200      	movs	r2, #0
 80068f0:	2100      	movs	r1, #0
 80068f2:	203a      	movs	r0, #58	; 0x3a
 80068f4:	f003 fe69 	bl	800a5ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80068f8:	203a      	movs	r0, #58	; 0x3a
 80068fa:	f003 fe82 	bl	800a602 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80068fe:	2200      	movs	r2, #0
 8006900:	2100      	movs	r1, #0
 8006902:	203b      	movs	r0, #59	; 0x3b
 8006904:	f003 fe61 	bl	800a5ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8006908:	203b      	movs	r0, #59	; 0x3b
 800690a:	f003 fe7a 	bl	800a602 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800690e:	2200      	movs	r2, #0
 8006910:	2100      	movs	r1, #0
 8006912:	2045      	movs	r0, #69	; 0x45
 8006914:	f003 fe59 	bl	800a5ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8006918:	2045      	movs	r0, #69	; 0x45
 800691a:	f003 fe72 	bl	800a602 <HAL_NVIC_EnableIRQ>

}
 800691e:	bf00      	nop
 8006920:	3708      	adds	r7, #8
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}
 8006926:	bf00      	nop
 8006928:	40023800 	.word	0x40023800

0800692c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b08c      	sub	sp, #48	; 0x30
 8006930:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006932:	f107 031c 	add.w	r3, r7, #28
 8006936:	2200      	movs	r2, #0
 8006938:	601a      	str	r2, [r3, #0]
 800693a:	605a      	str	r2, [r3, #4]
 800693c:	609a      	str	r2, [r3, #8]
 800693e:	60da      	str	r2, [r3, #12]
 8006940:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006942:	2300      	movs	r3, #0
 8006944:	61bb      	str	r3, [r7, #24]
 8006946:	4b9c      	ldr	r3, [pc, #624]	; (8006bb8 <MX_GPIO_Init+0x28c>)
 8006948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800694a:	4a9b      	ldr	r2, [pc, #620]	; (8006bb8 <MX_GPIO_Init+0x28c>)
 800694c:	f043 0310 	orr.w	r3, r3, #16
 8006950:	6313      	str	r3, [r2, #48]	; 0x30
 8006952:	4b99      	ldr	r3, [pc, #612]	; (8006bb8 <MX_GPIO_Init+0x28c>)
 8006954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006956:	f003 0310 	and.w	r3, r3, #16
 800695a:	61bb      	str	r3, [r7, #24]
 800695c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800695e:	2300      	movs	r3, #0
 8006960:	617b      	str	r3, [r7, #20]
 8006962:	4b95      	ldr	r3, [pc, #596]	; (8006bb8 <MX_GPIO_Init+0x28c>)
 8006964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006966:	4a94      	ldr	r2, [pc, #592]	; (8006bb8 <MX_GPIO_Init+0x28c>)
 8006968:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800696c:	6313      	str	r3, [r2, #48]	; 0x30
 800696e:	4b92      	ldr	r3, [pc, #584]	; (8006bb8 <MX_GPIO_Init+0x28c>)
 8006970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006972:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006976:	617b      	str	r3, [r7, #20]
 8006978:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800697a:	2300      	movs	r3, #0
 800697c:	613b      	str	r3, [r7, #16]
 800697e:	4b8e      	ldr	r3, [pc, #568]	; (8006bb8 <MX_GPIO_Init+0x28c>)
 8006980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006982:	4a8d      	ldr	r2, [pc, #564]	; (8006bb8 <MX_GPIO_Init+0x28c>)
 8006984:	f043 0304 	orr.w	r3, r3, #4
 8006988:	6313      	str	r3, [r2, #48]	; 0x30
 800698a:	4b8b      	ldr	r3, [pc, #556]	; (8006bb8 <MX_GPIO_Init+0x28c>)
 800698c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800698e:	f003 0304 	and.w	r3, r3, #4
 8006992:	613b      	str	r3, [r7, #16]
 8006994:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006996:	2300      	movs	r3, #0
 8006998:	60fb      	str	r3, [r7, #12]
 800699a:	4b87      	ldr	r3, [pc, #540]	; (8006bb8 <MX_GPIO_Init+0x28c>)
 800699c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800699e:	4a86      	ldr	r2, [pc, #536]	; (8006bb8 <MX_GPIO_Init+0x28c>)
 80069a0:	f043 0301 	orr.w	r3, r3, #1
 80069a4:	6313      	str	r3, [r2, #48]	; 0x30
 80069a6:	4b84      	ldr	r3, [pc, #528]	; (8006bb8 <MX_GPIO_Init+0x28c>)
 80069a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069aa:	f003 0301 	and.w	r3, r3, #1
 80069ae:	60fb      	str	r3, [r7, #12]
 80069b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80069b2:	2300      	movs	r3, #0
 80069b4:	60bb      	str	r3, [r7, #8]
 80069b6:	4b80      	ldr	r3, [pc, #512]	; (8006bb8 <MX_GPIO_Init+0x28c>)
 80069b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069ba:	4a7f      	ldr	r2, [pc, #508]	; (8006bb8 <MX_GPIO_Init+0x28c>)
 80069bc:	f043 0302 	orr.w	r3, r3, #2
 80069c0:	6313      	str	r3, [r2, #48]	; 0x30
 80069c2:	4b7d      	ldr	r3, [pc, #500]	; (8006bb8 <MX_GPIO_Init+0x28c>)
 80069c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069c6:	f003 0302 	and.w	r3, r3, #2
 80069ca:	60bb      	str	r3, [r7, #8]
 80069cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80069ce:	2300      	movs	r3, #0
 80069d0:	607b      	str	r3, [r7, #4]
 80069d2:	4b79      	ldr	r3, [pc, #484]	; (8006bb8 <MX_GPIO_Init+0x28c>)
 80069d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069d6:	4a78      	ldr	r2, [pc, #480]	; (8006bb8 <MX_GPIO_Init+0x28c>)
 80069d8:	f043 0308 	orr.w	r3, r3, #8
 80069dc:	6313      	str	r3, [r2, #48]	; 0x30
 80069de:	4b76      	ldr	r3, [pc, #472]	; (8006bb8 <MX_GPIO_Init+0x28c>)
 80069e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069e2:	f003 0308 	and.w	r3, r3, #8
 80069e6:	607b      	str	r3, [r7, #4]
 80069e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 80069ea:	2200      	movs	r2, #0
 80069ec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80069f0:	4872      	ldr	r0, [pc, #456]	; (8006bbc <MX_GPIO_Init+0x290>)
 80069f2:	f004 fb7f 	bl	800b0f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80069f6:	2200      	movs	r2, #0
 80069f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80069fc:	4870      	ldr	r0, [pc, #448]	; (8006bc0 <MX_GPIO_Init+0x294>)
 80069fe:	f004 fb79 	bl	800b0f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8006a02:	2200      	movs	r2, #0
 8006a04:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006a08:	486e      	ldr	r0, [pc, #440]	; (8006bc4 <MX_GPIO_Init+0x298>)
 8006a0a:	f004 fb73 	bl	800b0f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8006a0e:	2200      	movs	r2, #0
 8006a10:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 8006a14:	486c      	ldr	r0, [pc, #432]	; (8006bc8 <MX_GPIO_Init+0x29c>)
 8006a16:	f004 fb6d 	bl	800b0f4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006a1a:	2304      	movs	r3, #4
 8006a1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8006a1e:	4b6b      	ldr	r3, [pc, #428]	; (8006bcc <MX_GPIO_Init+0x2a0>)
 8006a20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a22:	2300      	movs	r3, #0
 8006a24:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006a26:	f107 031c 	add.w	r3, r7, #28
 8006a2a:	4619      	mov	r1, r3
 8006a2c:	4863      	ldr	r0, [pc, #396]	; (8006bbc <MX_GPIO_Init+0x290>)
 8006a2e:	f004 f99f 	bl	800ad70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8006a32:	230f      	movs	r3, #15
 8006a34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006a36:	2303      	movs	r3, #3
 8006a38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006a3e:	f107 031c 	add.w	r3, r7, #28
 8006a42:	4619      	mov	r1, r3
 8006a44:	4862      	ldr	r0, [pc, #392]	; (8006bd0 <MX_GPIO_Init+0x2a4>)
 8006a46:	f004 f993 	bl	800ad70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8006a4a:	23e1      	movs	r3, #225	; 0xe1
 8006a4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006a4e:	2303      	movs	r3, #3
 8006a50:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a52:	2300      	movs	r3, #0
 8006a54:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006a56:	f107 031c 	add.w	r3, r7, #28
 8006a5a:	4619      	mov	r1, r3
 8006a5c:	485a      	ldr	r0, [pc, #360]	; (8006bc8 <MX_GPIO_Init+0x29c>)
 8006a5e:	f004 f987 	bl	800ad70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006a62:	2303      	movs	r3, #3
 8006a64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006a66:	2303      	movs	r3, #3
 8006a68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006a6e:	f107 031c 	add.w	r3, r7, #28
 8006a72:	4619      	mov	r1, r3
 8006a74:	4852      	ldr	r0, [pc, #328]	; (8006bc0 <MX_GPIO_Init+0x294>)
 8006a76:	f004 f97b 	bl	800ad70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006a7a:	2304      	movs	r3, #4
 8006a7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006a7e:	2300      	movs	r3, #0
 8006a80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006a82:	2301      	movs	r3, #1
 8006a84:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006a86:	f107 031c 	add.w	r3, r7, #28
 8006a8a:	4619      	mov	r1, r3
 8006a8c:	484c      	ldr	r0, [pc, #304]	; (8006bc0 <MX_GPIO_Init+0x294>)
 8006a8e:	f004 f96f 	bl	800ad70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 8006a92:	f44f 63b0 	mov.w	r3, #1408	; 0x580
 8006a96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006aa0:	f107 031c 	add.w	r3, r7, #28
 8006aa4:	4619      	mov	r1, r3
 8006aa6:	4845      	ldr	r0, [pc, #276]	; (8006bbc <MX_GPIO_Init+0x290>)
 8006aa8:	f004 f962 	bl	800ad70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8006aac:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006ab0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006aba:	2300      	movs	r3, #0
 8006abc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006abe:	f107 031c 	add.w	r3, r7, #28
 8006ac2:	4619      	mov	r1, r3
 8006ac4:	483d      	ldr	r0, [pc, #244]	; (8006bbc <MX_GPIO_Init+0x290>)
 8006ac6:	f004 f953 	bl	800ad70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8006aca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006ace:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006ad8:	2300      	movs	r3, #0
 8006ada:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006adc:	f107 031c 	add.w	r3, r7, #28
 8006ae0:	4619      	mov	r1, r3
 8006ae2:	4837      	ldr	r0, [pc, #220]	; (8006bc0 <MX_GPIO_Init+0x294>)
 8006ae4:	f004 f944 	bl	800ad70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006ae8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006aec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8006aee:	4b37      	ldr	r3, [pc, #220]	; (8006bcc <MX_GPIO_Init+0x2a0>)
 8006af0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006af2:	2300      	movs	r3, #0
 8006af4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006af6:	f107 031c 	add.w	r3, r7, #28
 8006afa:	4619      	mov	r1, r3
 8006afc:	4831      	ldr	r0, [pc, #196]	; (8006bc4 <MX_GPIO_Init+0x298>)
 8006afe:	f004 f937 	bl	800ad70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006b02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006b06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006b10:	2300      	movs	r3, #0
 8006b12:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006b14:	f107 031c 	add.w	r3, r7, #28
 8006b18:	4619      	mov	r1, r3
 8006b1a:	482a      	ldr	r0, [pc, #168]	; (8006bc4 <MX_GPIO_Init+0x298>)
 8006b1c:	f004 f928 	bl	800ad70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006b20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006b26:	2301      	movs	r3, #1
 8006b28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006b2e:	2300      	movs	r3, #0
 8006b30:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006b32:	f107 031c 	add.w	r3, r7, #28
 8006b36:	4619      	mov	r1, r3
 8006b38:	4822      	ldr	r0, [pc, #136]	; (8006bc4 <MX_GPIO_Init+0x298>)
 8006b3a:	f004 f919 	bl	800ad70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8006b3e:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8006b42:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006b44:	2301      	movs	r3, #1
 8006b46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b48:	2300      	movs	r3, #0
 8006b4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006b50:	f107 031c 	add.w	r3, r7, #28
 8006b54:	4619      	mov	r1, r3
 8006b56:	481c      	ldr	r0, [pc, #112]	; (8006bc8 <MX_GPIO_Init+0x29c>)
 8006b58:	f004 f90a 	bl	800ad70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8006b5c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006b62:	2300      	movs	r3, #0
 8006b64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b66:	2300      	movs	r3, #0
 8006b68:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006b6a:	f107 031c 	add.w	r3, r7, #28
 8006b6e:	4619      	mov	r1, r3
 8006b70:	4815      	ldr	r0, [pc, #84]	; (8006bc8 <MX_GPIO_Init+0x29c>)
 8006b72:	f004 f8fd 	bl	800ad70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD3 PD4
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8006b76:	239b      	movs	r3, #155	; 0x9b
 8006b78:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006b7e:	2301      	movs	r3, #1
 8006b80:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006b82:	f107 031c 	add.w	r3, r7, #28
 8006b86:	4619      	mov	r1, r3
 8006b88:	480e      	ldr	r0, [pc, #56]	; (8006bc4 <MX_GPIO_Init+0x298>)
 8006b8a:	f004 f8f1 	bl	800ad70 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8006b8e:	2200      	movs	r2, #0
 8006b90:	2100      	movs	r1, #0
 8006b92:	2008      	movs	r0, #8
 8006b94:	f003 fd19 	bl	800a5ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8006b98:	2008      	movs	r0, #8
 8006b9a:	f003 fd32 	bl	800a602 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	2100      	movs	r1, #0
 8006ba2:	2017      	movs	r0, #23
 8006ba4:	f003 fd11 	bl	800a5ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8006ba8:	2017      	movs	r0, #23
 8006baa:	f003 fd2a 	bl	800a602 <HAL_NVIC_EnableIRQ>

}
 8006bae:	bf00      	nop
 8006bb0:	3730      	adds	r7, #48	; 0x30
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}
 8006bb6:	bf00      	nop
 8006bb8:	40023800 	.word	0x40023800
 8006bbc:	40021000 	.word	0x40021000
 8006bc0:	40020400 	.word	0x40020400
 8006bc4:	40020c00 	.word	0x40020c00
 8006bc8:	40020000 	.word	0x40020000
 8006bcc:	10310000 	.word	0x10310000
 8006bd0:	40020800 	.word	0x40020800

08006bd4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006bd4:	b480      	push	{r7}
 8006bd6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006bd8:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006bda:	e7fe      	b.n	8006bda <Error_Handler+0x6>

08006bdc <path_following_initialize>:
  /* End of Outputs for SubSystem: '<Root>/path_following' */
}

/* Model initialize function */
void path_following_initialize(void)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	af00      	add	r7, sp, #0
  /* (no initialization code required) */
}
 8006be0:	bf00      	nop
 8006be2:	46bd      	mov	sp, r7
 8006be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be8:	4770      	bx	lr
	...

08006bec <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b083      	sub	sp, #12
 8006bf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	607b      	str	r3, [r7, #4]
 8006bf6:	4b10      	ldr	r3, [pc, #64]	; (8006c38 <HAL_MspInit+0x4c>)
 8006bf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bfa:	4a0f      	ldr	r2, [pc, #60]	; (8006c38 <HAL_MspInit+0x4c>)
 8006bfc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006c00:	6453      	str	r3, [r2, #68]	; 0x44
 8006c02:	4b0d      	ldr	r3, [pc, #52]	; (8006c38 <HAL_MspInit+0x4c>)
 8006c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006c0a:	607b      	str	r3, [r7, #4]
 8006c0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006c0e:	2300      	movs	r3, #0
 8006c10:	603b      	str	r3, [r7, #0]
 8006c12:	4b09      	ldr	r3, [pc, #36]	; (8006c38 <HAL_MspInit+0x4c>)
 8006c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c16:	4a08      	ldr	r2, [pc, #32]	; (8006c38 <HAL_MspInit+0x4c>)
 8006c18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c1c:	6413      	str	r3, [r2, #64]	; 0x40
 8006c1e:	4b06      	ldr	r3, [pc, #24]	; (8006c38 <HAL_MspInit+0x4c>)
 8006c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c26:	603b      	str	r3, [r7, #0]
 8006c28:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006c2a:	bf00      	nop
 8006c2c:	370c      	adds	r7, #12
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c34:	4770      	bx	lr
 8006c36:	bf00      	nop
 8006c38:	40023800 	.word	0x40023800

08006c3c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b08c      	sub	sp, #48	; 0x30
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c44:	f107 031c 	add.w	r3, r7, #28
 8006c48:	2200      	movs	r2, #0
 8006c4a:	601a      	str	r2, [r3, #0]
 8006c4c:	605a      	str	r2, [r3, #4]
 8006c4e:	609a      	str	r2, [r3, #8]
 8006c50:	60da      	str	r2, [r3, #12]
 8006c52:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	4a4a      	ldr	r2, [pc, #296]	; (8006d84 <HAL_ADC_MspInit+0x148>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	f040 808e 	bne.w	8006d7c <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8006c60:	2300      	movs	r3, #0
 8006c62:	61bb      	str	r3, [r7, #24]
 8006c64:	4b48      	ldr	r3, [pc, #288]	; (8006d88 <HAL_ADC_MspInit+0x14c>)
 8006c66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c68:	4a47      	ldr	r2, [pc, #284]	; (8006d88 <HAL_ADC_MspInit+0x14c>)
 8006c6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006c6e:	6453      	str	r3, [r2, #68]	; 0x44
 8006c70:	4b45      	ldr	r3, [pc, #276]	; (8006d88 <HAL_ADC_MspInit+0x14c>)
 8006c72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006c78:	61bb      	str	r3, [r7, #24]
 8006c7a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	617b      	str	r3, [r7, #20]
 8006c80:	4b41      	ldr	r3, [pc, #260]	; (8006d88 <HAL_ADC_MspInit+0x14c>)
 8006c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c84:	4a40      	ldr	r2, [pc, #256]	; (8006d88 <HAL_ADC_MspInit+0x14c>)
 8006c86:	f043 0304 	orr.w	r3, r3, #4
 8006c8a:	6313      	str	r3, [r2, #48]	; 0x30
 8006c8c:	4b3e      	ldr	r3, [pc, #248]	; (8006d88 <HAL_ADC_MspInit+0x14c>)
 8006c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c90:	f003 0304 	and.w	r3, r3, #4
 8006c94:	617b      	str	r3, [r7, #20]
 8006c96:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006c98:	2300      	movs	r3, #0
 8006c9a:	613b      	str	r3, [r7, #16]
 8006c9c:	4b3a      	ldr	r3, [pc, #232]	; (8006d88 <HAL_ADC_MspInit+0x14c>)
 8006c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ca0:	4a39      	ldr	r2, [pc, #228]	; (8006d88 <HAL_ADC_MspInit+0x14c>)
 8006ca2:	f043 0301 	orr.w	r3, r3, #1
 8006ca6:	6313      	str	r3, [r2, #48]	; 0x30
 8006ca8:	4b37      	ldr	r3, [pc, #220]	; (8006d88 <HAL_ADC_MspInit+0x14c>)
 8006caa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cac:	f003 0301 	and.w	r3, r3, #1
 8006cb0:	613b      	str	r3, [r7, #16]
 8006cb2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	60fb      	str	r3, [r7, #12]
 8006cb8:	4b33      	ldr	r3, [pc, #204]	; (8006d88 <HAL_ADC_MspInit+0x14c>)
 8006cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cbc:	4a32      	ldr	r2, [pc, #200]	; (8006d88 <HAL_ADC_MspInit+0x14c>)
 8006cbe:	f043 0302 	orr.w	r3, r3, #2
 8006cc2:	6313      	str	r3, [r2, #48]	; 0x30
 8006cc4:	4b30      	ldr	r3, [pc, #192]	; (8006d88 <HAL_ADC_MspInit+0x14c>)
 8006cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cc8:	f003 0302 	and.w	r3, r3, #2
 8006ccc:	60fb      	str	r3, [r7, #12]
 8006cce:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC2_IN6
    PA7     ------> ADC2_IN7
    PB0     ------> ADC2_IN8
    PB1     ------> ADC2_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8006cd0:	230f      	movs	r3, #15
 8006cd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006cd4:	2303      	movs	r3, #3
 8006cd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cd8:	2300      	movs	r3, #0
 8006cda:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006cdc:	f107 031c 	add.w	r3, r7, #28
 8006ce0:	4619      	mov	r1, r3
 8006ce2:	482a      	ldr	r0, [pc, #168]	; (8006d8c <HAL_ADC_MspInit+0x150>)
 8006ce4:	f004 f844 	bl	800ad70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8006ce8:	23ff      	movs	r3, #255	; 0xff
 8006cea:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006cec:	2303      	movs	r3, #3
 8006cee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006cf4:	f107 031c 	add.w	r3, r7, #28
 8006cf8:	4619      	mov	r1, r3
 8006cfa:	4825      	ldr	r0, [pc, #148]	; (8006d90 <HAL_ADC_MspInit+0x154>)
 8006cfc:	f004 f838 	bl	800ad70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006d00:	2303      	movs	r3, #3
 8006d02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006d04:	2303      	movs	r3, #3
 8006d06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d08:	2300      	movs	r3, #0
 8006d0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006d0c:	f107 031c 	add.w	r3, r7, #28
 8006d10:	4619      	mov	r1, r3
 8006d12:	4820      	ldr	r0, [pc, #128]	; (8006d94 <HAL_ADC_MspInit+0x158>)
 8006d14:	f004 f82c 	bl	800ad70 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 8006d18:	4b1f      	ldr	r3, [pc, #124]	; (8006d98 <HAL_ADC_MspInit+0x15c>)
 8006d1a:	4a20      	ldr	r2, [pc, #128]	; (8006d9c <HAL_ADC_MspInit+0x160>)
 8006d1c:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8006d1e:	4b1e      	ldr	r3, [pc, #120]	; (8006d98 <HAL_ADC_MspInit+0x15c>)
 8006d20:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006d24:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006d26:	4b1c      	ldr	r3, [pc, #112]	; (8006d98 <HAL_ADC_MspInit+0x15c>)
 8006d28:	2200      	movs	r2, #0
 8006d2a:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8006d2c:	4b1a      	ldr	r3, [pc, #104]	; (8006d98 <HAL_ADC_MspInit+0x15c>)
 8006d2e:	2200      	movs	r2, #0
 8006d30:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8006d32:	4b19      	ldr	r3, [pc, #100]	; (8006d98 <HAL_ADC_MspInit+0x15c>)
 8006d34:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006d38:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8006d3a:	4b17      	ldr	r3, [pc, #92]	; (8006d98 <HAL_ADC_MspInit+0x15c>)
 8006d3c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006d40:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006d42:	4b15      	ldr	r3, [pc, #84]	; (8006d98 <HAL_ADC_MspInit+0x15c>)
 8006d44:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006d48:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8006d4a:	4b13      	ldr	r3, [pc, #76]	; (8006d98 <HAL_ADC_MspInit+0x15c>)
 8006d4c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006d50:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8006d52:	4b11      	ldr	r3, [pc, #68]	; (8006d98 <HAL_ADC_MspInit+0x15c>)
 8006d54:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006d58:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006d5a:	4b0f      	ldr	r3, [pc, #60]	; (8006d98 <HAL_ADC_MspInit+0x15c>)
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8006d60:	480d      	ldr	r0, [pc, #52]	; (8006d98 <HAL_ADC_MspInit+0x15c>)
 8006d62:	f003 fc69 	bl	800a638 <HAL_DMA_Init>
 8006d66:	4603      	mov	r3, r0
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d001      	beq.n	8006d70 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 8006d6c:	f7ff ff32 	bl	8006bd4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	4a09      	ldr	r2, [pc, #36]	; (8006d98 <HAL_ADC_MspInit+0x15c>)
 8006d74:	639a      	str	r2, [r3, #56]	; 0x38
 8006d76:	4a08      	ldr	r2, [pc, #32]	; (8006d98 <HAL_ADC_MspInit+0x15c>)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8006d7c:	bf00      	nop
 8006d7e:	3730      	adds	r7, #48	; 0x30
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}
 8006d84:	40012100 	.word	0x40012100
 8006d88:	40023800 	.word	0x40023800
 8006d8c:	40020800 	.word	0x40020800
 8006d90:	40020000 	.word	0x40020000
 8006d94:	40020400 	.word	0x40020400
 8006d98:	2004a9c0 	.word	0x2004a9c0
 8006d9c:	40026440 	.word	0x40026440

08006da0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b08c      	sub	sp, #48	; 0x30
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006da8:	f107 031c 	add.w	r3, r7, #28
 8006dac:	2200      	movs	r2, #0
 8006dae:	601a      	str	r2, [r3, #0]
 8006db0:	605a      	str	r2, [r3, #4]
 8006db2:	609a      	str	r2, [r3, #8]
 8006db4:	60da      	str	r2, [r3, #12]
 8006db6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a32      	ldr	r2, [pc, #200]	; (8006e88 <HAL_I2C_MspInit+0xe8>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d12c      	bne.n	8006e1c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	61bb      	str	r3, [r7, #24]
 8006dc6:	4b31      	ldr	r3, [pc, #196]	; (8006e8c <HAL_I2C_MspInit+0xec>)
 8006dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dca:	4a30      	ldr	r2, [pc, #192]	; (8006e8c <HAL_I2C_MspInit+0xec>)
 8006dcc:	f043 0302 	orr.w	r3, r3, #2
 8006dd0:	6313      	str	r3, [r2, #48]	; 0x30
 8006dd2:	4b2e      	ldr	r3, [pc, #184]	; (8006e8c <HAL_I2C_MspInit+0xec>)
 8006dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dd6:	f003 0302 	and.w	r3, r3, #2
 8006dda:	61bb      	str	r3, [r7, #24]
 8006ddc:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006dde:	23c0      	movs	r3, #192	; 0xc0
 8006de0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006de2:	2312      	movs	r3, #18
 8006de4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006de6:	2301      	movs	r3, #1
 8006de8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006dea:	2303      	movs	r3, #3
 8006dec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006dee:	2304      	movs	r3, #4
 8006df0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006df2:	f107 031c 	add.w	r3, r7, #28
 8006df6:	4619      	mov	r1, r3
 8006df8:	4825      	ldr	r0, [pc, #148]	; (8006e90 <HAL_I2C_MspInit+0xf0>)
 8006dfa:	f003 ffb9 	bl	800ad70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006dfe:	2300      	movs	r3, #0
 8006e00:	617b      	str	r3, [r7, #20]
 8006e02:	4b22      	ldr	r3, [pc, #136]	; (8006e8c <HAL_I2C_MspInit+0xec>)
 8006e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e06:	4a21      	ldr	r2, [pc, #132]	; (8006e8c <HAL_I2C_MspInit+0xec>)
 8006e08:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006e0c:	6413      	str	r3, [r2, #64]	; 0x40
 8006e0e:	4b1f      	ldr	r3, [pc, #124]	; (8006e8c <HAL_I2C_MspInit+0xec>)
 8006e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006e16:	617b      	str	r3, [r7, #20]
 8006e18:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8006e1a:	e031      	b.n	8006e80 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a1c      	ldr	r2, [pc, #112]	; (8006e94 <HAL_I2C_MspInit+0xf4>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d12c      	bne.n	8006e80 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006e26:	2300      	movs	r3, #0
 8006e28:	613b      	str	r3, [r7, #16]
 8006e2a:	4b18      	ldr	r3, [pc, #96]	; (8006e8c <HAL_I2C_MspInit+0xec>)
 8006e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e2e:	4a17      	ldr	r2, [pc, #92]	; (8006e8c <HAL_I2C_MspInit+0xec>)
 8006e30:	f043 0302 	orr.w	r3, r3, #2
 8006e34:	6313      	str	r3, [r2, #48]	; 0x30
 8006e36:	4b15      	ldr	r3, [pc, #84]	; (8006e8c <HAL_I2C_MspInit+0xec>)
 8006e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e3a:	f003 0302 	and.w	r3, r3, #2
 8006e3e:	613b      	str	r3, [r7, #16]
 8006e40:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8006e42:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006e46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006e48:	2312      	movs	r3, #18
 8006e4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e50:	2303      	movs	r3, #3
 8006e52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8006e54:	2304      	movs	r3, #4
 8006e56:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e58:	f107 031c 	add.w	r3, r7, #28
 8006e5c:	4619      	mov	r1, r3
 8006e5e:	480c      	ldr	r0, [pc, #48]	; (8006e90 <HAL_I2C_MspInit+0xf0>)
 8006e60:	f003 ff86 	bl	800ad70 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8006e64:	2300      	movs	r3, #0
 8006e66:	60fb      	str	r3, [r7, #12]
 8006e68:	4b08      	ldr	r3, [pc, #32]	; (8006e8c <HAL_I2C_MspInit+0xec>)
 8006e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e6c:	4a07      	ldr	r2, [pc, #28]	; (8006e8c <HAL_I2C_MspInit+0xec>)
 8006e6e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006e72:	6413      	str	r3, [r2, #64]	; 0x40
 8006e74:	4b05      	ldr	r3, [pc, #20]	; (8006e8c <HAL_I2C_MspInit+0xec>)
 8006e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e78:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006e7c:	60fb      	str	r3, [r7, #12]
 8006e7e:	68fb      	ldr	r3, [r7, #12]
}
 8006e80:	bf00      	nop
 8006e82:	3730      	adds	r7, #48	; 0x30
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bd80      	pop	{r7, pc}
 8006e88:	40005400 	.word	0x40005400
 8006e8c:	40023800 	.word	0x40023800
 8006e90:	40020400 	.word	0x40020400
 8006e94:	40005800 	.word	0x40005800

08006e98 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b08a      	sub	sp, #40	; 0x28
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006ea0:	f107 0314 	add.w	r3, r7, #20
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	601a      	str	r2, [r3, #0]
 8006ea8:	605a      	str	r2, [r3, #4]
 8006eaa:	609a      	str	r2, [r3, #8]
 8006eac:	60da      	str	r2, [r3, #12]
 8006eae:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	4a69      	ldr	r2, [pc, #420]	; (800705c <HAL_SD_MspInit+0x1c4>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	f040 80cb 	bne.w	8007052 <HAL_SD_MspInit+0x1ba>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	613b      	str	r3, [r7, #16]
 8006ec0:	4b67      	ldr	r3, [pc, #412]	; (8007060 <HAL_SD_MspInit+0x1c8>)
 8006ec2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ec4:	4a66      	ldr	r2, [pc, #408]	; (8007060 <HAL_SD_MspInit+0x1c8>)
 8006ec6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006eca:	6453      	str	r3, [r2, #68]	; 0x44
 8006ecc:	4b64      	ldr	r3, [pc, #400]	; (8007060 <HAL_SD_MspInit+0x1c8>)
 8006ece:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ed0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ed4:	613b      	str	r3, [r7, #16]
 8006ed6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006ed8:	2300      	movs	r3, #0
 8006eda:	60fb      	str	r3, [r7, #12]
 8006edc:	4b60      	ldr	r3, [pc, #384]	; (8007060 <HAL_SD_MspInit+0x1c8>)
 8006ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ee0:	4a5f      	ldr	r2, [pc, #380]	; (8007060 <HAL_SD_MspInit+0x1c8>)
 8006ee2:	f043 0304 	orr.w	r3, r3, #4
 8006ee6:	6313      	str	r3, [r2, #48]	; 0x30
 8006ee8:	4b5d      	ldr	r3, [pc, #372]	; (8007060 <HAL_SD_MspInit+0x1c8>)
 8006eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006eec:	f003 0304 	and.w	r3, r3, #4
 8006ef0:	60fb      	str	r3, [r7, #12]
 8006ef2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	60bb      	str	r3, [r7, #8]
 8006ef8:	4b59      	ldr	r3, [pc, #356]	; (8007060 <HAL_SD_MspInit+0x1c8>)
 8006efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006efc:	4a58      	ldr	r2, [pc, #352]	; (8007060 <HAL_SD_MspInit+0x1c8>)
 8006efe:	f043 0308 	orr.w	r3, r3, #8
 8006f02:	6313      	str	r3, [r2, #48]	; 0x30
 8006f04:	4b56      	ldr	r3, [pc, #344]	; (8007060 <HAL_SD_MspInit+0x1c8>)
 8006f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f08:	f003 0308 	and.w	r3, r3, #8
 8006f0c:	60bb      	str	r3, [r7, #8]
 8006f0e:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8006f10:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8006f14:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f16:	2302      	movs	r3, #2
 8006f18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006f1e:	2303      	movs	r3, #3
 8006f20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8006f22:	230c      	movs	r3, #12
 8006f24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006f26:	f107 0314 	add.w	r3, r7, #20
 8006f2a:	4619      	mov	r1, r3
 8006f2c:	484d      	ldr	r0, [pc, #308]	; (8007064 <HAL_SD_MspInit+0x1cc>)
 8006f2e:	f003 ff1f 	bl	800ad70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006f32:	2304      	movs	r3, #4
 8006f34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f36:	2302      	movs	r3, #2
 8006f38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006f3e:	2303      	movs	r3, #3
 8006f40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8006f42:	230c      	movs	r3, #12
 8006f44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006f46:	f107 0314 	add.w	r3, r7, #20
 8006f4a:	4619      	mov	r1, r3
 8006f4c:	4846      	ldr	r0, [pc, #280]	; (8007068 <HAL_SD_MspInit+0x1d0>)
 8006f4e:	f003 ff0f 	bl	800ad70 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8006f52:	4b46      	ldr	r3, [pc, #280]	; (800706c <HAL_SD_MspInit+0x1d4>)
 8006f54:	4a46      	ldr	r2, [pc, #280]	; (8007070 <HAL_SD_MspInit+0x1d8>)
 8006f56:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8006f58:	4b44      	ldr	r3, [pc, #272]	; (800706c <HAL_SD_MspInit+0x1d4>)
 8006f5a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006f5e:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006f60:	4b42      	ldr	r3, [pc, #264]	; (800706c <HAL_SD_MspInit+0x1d4>)
 8006f62:	2200      	movs	r2, #0
 8006f64:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006f66:	4b41      	ldr	r3, [pc, #260]	; (800706c <HAL_SD_MspInit+0x1d4>)
 8006f68:	2200      	movs	r2, #0
 8006f6a:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006f6c:	4b3f      	ldr	r3, [pc, #252]	; (800706c <HAL_SD_MspInit+0x1d4>)
 8006f6e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006f72:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006f74:	4b3d      	ldr	r3, [pc, #244]	; (800706c <HAL_SD_MspInit+0x1d4>)
 8006f76:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006f7a:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006f7c:	4b3b      	ldr	r3, [pc, #236]	; (800706c <HAL_SD_MspInit+0x1d4>)
 8006f7e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006f82:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8006f84:	4b39      	ldr	r3, [pc, #228]	; (800706c <HAL_SD_MspInit+0x1d4>)
 8006f86:	2220      	movs	r2, #32
 8006f88:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8006f8a:	4b38      	ldr	r3, [pc, #224]	; (800706c <HAL_SD_MspInit+0x1d4>)
 8006f8c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8006f90:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8006f92:	4b36      	ldr	r3, [pc, #216]	; (800706c <HAL_SD_MspInit+0x1d4>)
 8006f94:	2204      	movs	r2, #4
 8006f96:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8006f98:	4b34      	ldr	r3, [pc, #208]	; (800706c <HAL_SD_MspInit+0x1d4>)
 8006f9a:	2203      	movs	r2, #3
 8006f9c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8006f9e:	4b33      	ldr	r3, [pc, #204]	; (800706c <HAL_SD_MspInit+0x1d4>)
 8006fa0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8006fa4:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8006fa6:	4b31      	ldr	r3, [pc, #196]	; (800706c <HAL_SD_MspInit+0x1d4>)
 8006fa8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8006fac:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8006fae:	482f      	ldr	r0, [pc, #188]	; (800706c <HAL_SD_MspInit+0x1d4>)
 8006fb0:	f003 fb42 	bl	800a638 <HAL_DMA_Init>
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d001      	beq.n	8006fbe <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 8006fba:	f7ff fe0b 	bl	8006bd4 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	4a2a      	ldr	r2, [pc, #168]	; (800706c <HAL_SD_MspInit+0x1d4>)
 8006fc2:	641a      	str	r2, [r3, #64]	; 0x40
 8006fc4:	4a29      	ldr	r2, [pc, #164]	; (800706c <HAL_SD_MspInit+0x1d4>)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8006fca:	4b2a      	ldr	r3, [pc, #168]	; (8007074 <HAL_SD_MspInit+0x1dc>)
 8006fcc:	4a2a      	ldr	r2, [pc, #168]	; (8007078 <HAL_SD_MspInit+0x1e0>)
 8006fce:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8006fd0:	4b28      	ldr	r3, [pc, #160]	; (8007074 <HAL_SD_MspInit+0x1dc>)
 8006fd2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006fd6:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006fd8:	4b26      	ldr	r3, [pc, #152]	; (8007074 <HAL_SD_MspInit+0x1dc>)
 8006fda:	2240      	movs	r2, #64	; 0x40
 8006fdc:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006fde:	4b25      	ldr	r3, [pc, #148]	; (8007074 <HAL_SD_MspInit+0x1dc>)
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006fe4:	4b23      	ldr	r3, [pc, #140]	; (8007074 <HAL_SD_MspInit+0x1dc>)
 8006fe6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006fea:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006fec:	4b21      	ldr	r3, [pc, #132]	; (8007074 <HAL_SD_MspInit+0x1dc>)
 8006fee:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006ff2:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006ff4:	4b1f      	ldr	r3, [pc, #124]	; (8007074 <HAL_SD_MspInit+0x1dc>)
 8006ff6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006ffa:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8006ffc:	4b1d      	ldr	r3, [pc, #116]	; (8007074 <HAL_SD_MspInit+0x1dc>)
 8006ffe:	2220      	movs	r2, #32
 8007000:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8007002:	4b1c      	ldr	r3, [pc, #112]	; (8007074 <HAL_SD_MspInit+0x1dc>)
 8007004:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8007008:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800700a:	4b1a      	ldr	r3, [pc, #104]	; (8007074 <HAL_SD_MspInit+0x1dc>)
 800700c:	2204      	movs	r2, #4
 800700e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8007010:	4b18      	ldr	r3, [pc, #96]	; (8007074 <HAL_SD_MspInit+0x1dc>)
 8007012:	2203      	movs	r2, #3
 8007014:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8007016:	4b17      	ldr	r3, [pc, #92]	; (8007074 <HAL_SD_MspInit+0x1dc>)
 8007018:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800701c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800701e:	4b15      	ldr	r3, [pc, #84]	; (8007074 <HAL_SD_MspInit+0x1dc>)
 8007020:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8007024:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8007026:	4813      	ldr	r0, [pc, #76]	; (8007074 <HAL_SD_MspInit+0x1dc>)
 8007028:	f003 fb06 	bl	800a638 <HAL_DMA_Init>
 800702c:	4603      	mov	r3, r0
 800702e:	2b00      	cmp	r3, #0
 8007030:	d001      	beq.n	8007036 <HAL_SD_MspInit+0x19e>
    {
      Error_Handler();
 8007032:	f7ff fdcf 	bl	8006bd4 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	4a0e      	ldr	r2, [pc, #56]	; (8007074 <HAL_SD_MspInit+0x1dc>)
 800703a:	63da      	str	r2, [r3, #60]	; 0x3c
 800703c:	4a0d      	ldr	r2, [pc, #52]	; (8007074 <HAL_SD_MspInit+0x1dc>)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8007042:	2200      	movs	r2, #0
 8007044:	2100      	movs	r1, #0
 8007046:	2031      	movs	r0, #49	; 0x31
 8007048:	f003 fabf 	bl	800a5ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 800704c:	2031      	movs	r0, #49	; 0x31
 800704e:	f003 fad8 	bl	800a602 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8007052:	bf00      	nop
 8007054:	3728      	adds	r7, #40	; 0x28
 8007056:	46bd      	mov	sp, r7
 8007058:	bd80      	pop	{r7, pc}
 800705a:	bf00      	nop
 800705c:	40012c00 	.word	0x40012c00
 8007060:	40023800 	.word	0x40023800
 8007064:	40020800 	.word	0x40020800
 8007068:	40020c00 	.word	0x40020c00
 800706c:	2004a4e8 	.word	0x2004a4e8
 8007070:	40026458 	.word	0x40026458
 8007074:	2004a81c 	.word	0x2004a81c
 8007078:	400264a0 	.word	0x400264a0

0800707c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800707c:	b580      	push	{r7, lr}
 800707e:	b08a      	sub	sp, #40	; 0x28
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007084:	f107 0314 	add.w	r3, r7, #20
 8007088:	2200      	movs	r2, #0
 800708a:	601a      	str	r2, [r3, #0]
 800708c:	605a      	str	r2, [r3, #4]
 800708e:	609a      	str	r2, [r3, #8]
 8007090:	60da      	str	r2, [r3, #12]
 8007092:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4a19      	ldr	r2, [pc, #100]	; (8007100 <HAL_SPI_MspInit+0x84>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d12c      	bne.n	80070f8 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800709e:	2300      	movs	r3, #0
 80070a0:	613b      	str	r3, [r7, #16]
 80070a2:	4b18      	ldr	r3, [pc, #96]	; (8007104 <HAL_SPI_MspInit+0x88>)
 80070a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070a6:	4a17      	ldr	r2, [pc, #92]	; (8007104 <HAL_SPI_MspInit+0x88>)
 80070a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80070ac:	6413      	str	r3, [r2, #64]	; 0x40
 80070ae:	4b15      	ldr	r3, [pc, #84]	; (8007104 <HAL_SPI_MspInit+0x88>)
 80070b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80070b6:	613b      	str	r3, [r7, #16]
 80070b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80070ba:	2300      	movs	r3, #0
 80070bc:	60fb      	str	r3, [r7, #12]
 80070be:	4b11      	ldr	r3, [pc, #68]	; (8007104 <HAL_SPI_MspInit+0x88>)
 80070c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070c2:	4a10      	ldr	r2, [pc, #64]	; (8007104 <HAL_SPI_MspInit+0x88>)
 80070c4:	f043 0302 	orr.w	r3, r3, #2
 80070c8:	6313      	str	r3, [r2, #48]	; 0x30
 80070ca:	4b0e      	ldr	r3, [pc, #56]	; (8007104 <HAL_SPI_MspInit+0x88>)
 80070cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070ce:	f003 0302 	and.w	r3, r3, #2
 80070d2:	60fb      	str	r3, [r7, #12]
 80070d4:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80070d6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80070da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070dc:	2302      	movs	r3, #2
 80070de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070e0:	2300      	movs	r3, #0
 80070e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80070e4:	2303      	movs	r3, #3
 80070e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80070e8:	2305      	movs	r3, #5
 80070ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80070ec:	f107 0314 	add.w	r3, r7, #20
 80070f0:	4619      	mov	r1, r3
 80070f2:	4805      	ldr	r0, [pc, #20]	; (8007108 <HAL_SPI_MspInit+0x8c>)
 80070f4:	f003 fe3c 	bl	800ad70 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80070f8:	bf00      	nop
 80070fa:	3728      	adds	r7, #40	; 0x28
 80070fc:	46bd      	mov	sp, r7
 80070fe:	bd80      	pop	{r7, pc}
 8007100:	40003800 	.word	0x40003800
 8007104:	40023800 	.word	0x40023800
 8007108:	40020400 	.word	0x40020400

0800710c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b08c      	sub	sp, #48	; 0x30
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007114:	f107 031c 	add.w	r3, r7, #28
 8007118:	2200      	movs	r2, #0
 800711a:	601a      	str	r2, [r3, #0]
 800711c:	605a      	str	r2, [r3, #4]
 800711e:	609a      	str	r2, [r3, #8]
 8007120:	60da      	str	r2, [r3, #12]
 8007122:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM1)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	4a2d      	ldr	r2, [pc, #180]	; (80071e0 <HAL_TIM_PWM_MspInit+0xd4>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d12d      	bne.n	800718a <HAL_TIM_PWM_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800712e:	2300      	movs	r3, #0
 8007130:	61bb      	str	r3, [r7, #24]
 8007132:	4b2c      	ldr	r3, [pc, #176]	; (80071e4 <HAL_TIM_PWM_MspInit+0xd8>)
 8007134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007136:	4a2b      	ldr	r2, [pc, #172]	; (80071e4 <HAL_TIM_PWM_MspInit+0xd8>)
 8007138:	f043 0301 	orr.w	r3, r3, #1
 800713c:	6453      	str	r3, [r2, #68]	; 0x44
 800713e:	4b29      	ldr	r3, [pc, #164]	; (80071e4 <HAL_TIM_PWM_MspInit+0xd8>)
 8007140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007142:	f003 0301 	and.w	r3, r3, #1
 8007146:	61bb      	str	r3, [r7, #24]
 8007148:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800714a:	2300      	movs	r3, #0
 800714c:	617b      	str	r3, [r7, #20]
 800714e:	4b25      	ldr	r3, [pc, #148]	; (80071e4 <HAL_TIM_PWM_MspInit+0xd8>)
 8007150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007152:	4a24      	ldr	r2, [pc, #144]	; (80071e4 <HAL_TIM_PWM_MspInit+0xd8>)
 8007154:	f043 0310 	orr.w	r3, r3, #16
 8007158:	6313      	str	r3, [r2, #48]	; 0x30
 800715a:	4b22      	ldr	r3, [pc, #136]	; (80071e4 <HAL_TIM_PWM_MspInit+0xd8>)
 800715c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800715e:	f003 0310 	and.w	r3, r3, #16
 8007162:	617b      	str	r3, [r7, #20]
 8007164:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8007166:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800716a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800716c:	2302      	movs	r3, #2
 800716e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007170:	2300      	movs	r3, #0
 8007172:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007174:	2300      	movs	r3, #0
 8007176:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8007178:	2301      	movs	r3, #1
 800717a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800717c:	f107 031c 	add.w	r3, r7, #28
 8007180:	4619      	mov	r1, r3
 8007182:	4819      	ldr	r0, [pc, #100]	; (80071e8 <HAL_TIM_PWM_MspInit+0xdc>)
 8007184:	f003 fdf4 	bl	800ad70 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8007188:	e026      	b.n	80071d8 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM3)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	4a17      	ldr	r2, [pc, #92]	; (80071ec <HAL_TIM_PWM_MspInit+0xe0>)
 8007190:	4293      	cmp	r3, r2
 8007192:	d10e      	bne.n	80071b2 <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007194:	2300      	movs	r3, #0
 8007196:	613b      	str	r3, [r7, #16]
 8007198:	4b12      	ldr	r3, [pc, #72]	; (80071e4 <HAL_TIM_PWM_MspInit+0xd8>)
 800719a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800719c:	4a11      	ldr	r2, [pc, #68]	; (80071e4 <HAL_TIM_PWM_MspInit+0xd8>)
 800719e:	f043 0302 	orr.w	r3, r3, #2
 80071a2:	6413      	str	r3, [r2, #64]	; 0x40
 80071a4:	4b0f      	ldr	r3, [pc, #60]	; (80071e4 <HAL_TIM_PWM_MspInit+0xd8>)
 80071a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071a8:	f003 0302 	and.w	r3, r3, #2
 80071ac:	613b      	str	r3, [r7, #16]
 80071ae:	693b      	ldr	r3, [r7, #16]
}
 80071b0:	e012      	b.n	80071d8 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM4)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	4a0e      	ldr	r2, [pc, #56]	; (80071f0 <HAL_TIM_PWM_MspInit+0xe4>)
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d10d      	bne.n	80071d8 <HAL_TIM_PWM_MspInit+0xcc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80071bc:	2300      	movs	r3, #0
 80071be:	60fb      	str	r3, [r7, #12]
 80071c0:	4b08      	ldr	r3, [pc, #32]	; (80071e4 <HAL_TIM_PWM_MspInit+0xd8>)
 80071c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071c4:	4a07      	ldr	r2, [pc, #28]	; (80071e4 <HAL_TIM_PWM_MspInit+0xd8>)
 80071c6:	f043 0304 	orr.w	r3, r3, #4
 80071ca:	6413      	str	r3, [r2, #64]	; 0x40
 80071cc:	4b05      	ldr	r3, [pc, #20]	; (80071e4 <HAL_TIM_PWM_MspInit+0xd8>)
 80071ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071d0:	f003 0304 	and.w	r3, r3, #4
 80071d4:	60fb      	str	r3, [r7, #12]
 80071d6:	68fb      	ldr	r3, [r7, #12]
}
 80071d8:	bf00      	nop
 80071da:	3730      	adds	r7, #48	; 0x30
 80071dc:	46bd      	mov	sp, r7
 80071de:	bd80      	pop	{r7, pc}
 80071e0:	40010000 	.word	0x40010000
 80071e4:	40023800 	.word	0x40023800
 80071e8:	40021000 	.word	0x40021000
 80071ec:	40000400 	.word	0x40000400
 80071f0:	40000800 	.word	0x40000800

080071f4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b088      	sub	sp, #32
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4a3e      	ldr	r2, [pc, #248]	; (80072fc <HAL_TIM_Base_MspInit+0x108>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d116      	bne.n	8007234 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8007206:	2300      	movs	r3, #0
 8007208:	61fb      	str	r3, [r7, #28]
 800720a:	4b3d      	ldr	r3, [pc, #244]	; (8007300 <HAL_TIM_Base_MspInit+0x10c>)
 800720c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800720e:	4a3c      	ldr	r2, [pc, #240]	; (8007300 <HAL_TIM_Base_MspInit+0x10c>)
 8007210:	f043 0310 	orr.w	r3, r3, #16
 8007214:	6413      	str	r3, [r2, #64]	; 0x40
 8007216:	4b3a      	ldr	r3, [pc, #232]	; (8007300 <HAL_TIM_Base_MspInit+0x10c>)
 8007218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800721a:	f003 0310 	and.w	r3, r3, #16
 800721e:	61fb      	str	r3, [r7, #28]
 8007220:	69fb      	ldr	r3, [r7, #28]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8007222:	2200      	movs	r2, #0
 8007224:	2101      	movs	r1, #1
 8007226:	2036      	movs	r0, #54	; 0x36
 8007228:	f003 f9cf 	bl	800a5ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800722c:	2036      	movs	r0, #54	; 0x36
 800722e:	f003 f9e8 	bl	800a602 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 8007232:	e05e      	b.n	80072f2 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM7)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4a32      	ldr	r2, [pc, #200]	; (8007304 <HAL_TIM_Base_MspInit+0x110>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d116      	bne.n	800726c <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800723e:	2300      	movs	r3, #0
 8007240:	61bb      	str	r3, [r7, #24]
 8007242:	4b2f      	ldr	r3, [pc, #188]	; (8007300 <HAL_TIM_Base_MspInit+0x10c>)
 8007244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007246:	4a2e      	ldr	r2, [pc, #184]	; (8007300 <HAL_TIM_Base_MspInit+0x10c>)
 8007248:	f043 0320 	orr.w	r3, r3, #32
 800724c:	6413      	str	r3, [r2, #64]	; 0x40
 800724e:	4b2c      	ldr	r3, [pc, #176]	; (8007300 <HAL_TIM_Base_MspInit+0x10c>)
 8007250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007252:	f003 0320 	and.w	r3, r3, #32
 8007256:	61bb      	str	r3, [r7, #24]
 8007258:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800725a:	2200      	movs	r2, #0
 800725c:	2100      	movs	r1, #0
 800725e:	2037      	movs	r0, #55	; 0x37
 8007260:	f003 f9b3 	bl	800a5ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8007264:	2037      	movs	r0, #55	; 0x37
 8007266:	f003 f9cc 	bl	800a602 <HAL_NVIC_EnableIRQ>
}
 800726a:	e042      	b.n	80072f2 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM10)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4a25      	ldr	r2, [pc, #148]	; (8007308 <HAL_TIM_Base_MspInit+0x114>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d10e      	bne.n	8007294 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8007276:	2300      	movs	r3, #0
 8007278:	617b      	str	r3, [r7, #20]
 800727a:	4b21      	ldr	r3, [pc, #132]	; (8007300 <HAL_TIM_Base_MspInit+0x10c>)
 800727c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800727e:	4a20      	ldr	r2, [pc, #128]	; (8007300 <HAL_TIM_Base_MspInit+0x10c>)
 8007280:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007284:	6453      	str	r3, [r2, #68]	; 0x44
 8007286:	4b1e      	ldr	r3, [pc, #120]	; (8007300 <HAL_TIM_Base_MspInit+0x10c>)
 8007288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800728a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800728e:	617b      	str	r3, [r7, #20]
 8007290:	697b      	ldr	r3, [r7, #20]
}
 8007292:	e02e      	b.n	80072f2 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM11)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a1c      	ldr	r2, [pc, #112]	; (800730c <HAL_TIM_Base_MspInit+0x118>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d10e      	bne.n	80072bc <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800729e:	2300      	movs	r3, #0
 80072a0:	613b      	str	r3, [r7, #16]
 80072a2:	4b17      	ldr	r3, [pc, #92]	; (8007300 <HAL_TIM_Base_MspInit+0x10c>)
 80072a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072a6:	4a16      	ldr	r2, [pc, #88]	; (8007300 <HAL_TIM_Base_MspInit+0x10c>)
 80072a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80072ac:	6453      	str	r3, [r2, #68]	; 0x44
 80072ae:	4b14      	ldr	r3, [pc, #80]	; (8007300 <HAL_TIM_Base_MspInit+0x10c>)
 80072b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80072b6:	613b      	str	r3, [r7, #16]
 80072b8:	693b      	ldr	r3, [r7, #16]
}
 80072ba:	e01a      	b.n	80072f2 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM13)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4a13      	ldr	r2, [pc, #76]	; (8007310 <HAL_TIM_Base_MspInit+0x11c>)
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d115      	bne.n	80072f2 <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM13_CLK_ENABLE();
 80072c6:	2300      	movs	r3, #0
 80072c8:	60fb      	str	r3, [r7, #12]
 80072ca:	4b0d      	ldr	r3, [pc, #52]	; (8007300 <HAL_TIM_Base_MspInit+0x10c>)
 80072cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072ce:	4a0c      	ldr	r2, [pc, #48]	; (8007300 <HAL_TIM_Base_MspInit+0x10c>)
 80072d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072d4:	6413      	str	r3, [r2, #64]	; 0x40
 80072d6:	4b0a      	ldr	r3, [pc, #40]	; (8007300 <HAL_TIM_Base_MspInit+0x10c>)
 80072d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072de:	60fb      	str	r3, [r7, #12]
 80072e0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 80072e2:	2200      	movs	r2, #0
 80072e4:	2100      	movs	r1, #0
 80072e6:	202c      	movs	r0, #44	; 0x2c
 80072e8:	f003 f96f 	bl	800a5ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80072ec:	202c      	movs	r0, #44	; 0x2c
 80072ee:	f003 f988 	bl	800a602 <HAL_NVIC_EnableIRQ>
}
 80072f2:	bf00      	nop
 80072f4:	3720      	adds	r7, #32
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}
 80072fa:	bf00      	nop
 80072fc:	40001000 	.word	0x40001000
 8007300:	40023800 	.word	0x40023800
 8007304:	40001400 	.word	0x40001400
 8007308:	40014400 	.word	0x40014400
 800730c:	40014800 	.word	0x40014800
 8007310:	40001c00 	.word	0x40001c00

08007314 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b08a      	sub	sp, #40	; 0x28
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800731c:	f107 0314 	add.w	r3, r7, #20
 8007320:	2200      	movs	r2, #0
 8007322:	601a      	str	r2, [r3, #0]
 8007324:	605a      	str	r2, [r3, #4]
 8007326:	609a      	str	r2, [r3, #8]
 8007328:	60da      	str	r2, [r3, #12]
 800732a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4a1d      	ldr	r2, [pc, #116]	; (80073a8 <HAL_TIM_Encoder_MspInit+0x94>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d133      	bne.n	800739e <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8007336:	2300      	movs	r3, #0
 8007338:	613b      	str	r3, [r7, #16]
 800733a:	4b1c      	ldr	r3, [pc, #112]	; (80073ac <HAL_TIM_Encoder_MspInit+0x98>)
 800733c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800733e:	4a1b      	ldr	r2, [pc, #108]	; (80073ac <HAL_TIM_Encoder_MspInit+0x98>)
 8007340:	f043 0302 	orr.w	r3, r3, #2
 8007344:	6453      	str	r3, [r2, #68]	; 0x44
 8007346:	4b19      	ldr	r3, [pc, #100]	; (80073ac <HAL_TIM_Encoder_MspInit+0x98>)
 8007348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800734a:	f003 0302 	and.w	r3, r3, #2
 800734e:	613b      	str	r3, [r7, #16]
 8007350:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007352:	2300      	movs	r3, #0
 8007354:	60fb      	str	r3, [r7, #12]
 8007356:	4b15      	ldr	r3, [pc, #84]	; (80073ac <HAL_TIM_Encoder_MspInit+0x98>)
 8007358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800735a:	4a14      	ldr	r2, [pc, #80]	; (80073ac <HAL_TIM_Encoder_MspInit+0x98>)
 800735c:	f043 0304 	orr.w	r3, r3, #4
 8007360:	6313      	str	r3, [r2, #48]	; 0x30
 8007362:	4b12      	ldr	r3, [pc, #72]	; (80073ac <HAL_TIM_Encoder_MspInit+0x98>)
 8007364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007366:	f003 0304 	and.w	r3, r3, #4
 800736a:	60fb      	str	r3, [r7, #12]
 800736c:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800736e:	23c0      	movs	r3, #192	; 0xc0
 8007370:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007372:	2302      	movs	r3, #2
 8007374:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007376:	2300      	movs	r3, #0
 8007378:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800737a:	2300      	movs	r3, #0
 800737c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800737e:	2303      	movs	r3, #3
 8007380:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007382:	f107 0314 	add.w	r3, r7, #20
 8007386:	4619      	mov	r1, r3
 8007388:	4809      	ldr	r0, [pc, #36]	; (80073b0 <HAL_TIM_Encoder_MspInit+0x9c>)
 800738a:	f003 fcf1 	bl	800ad70 <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800738e:	2200      	movs	r2, #0
 8007390:	2100      	movs	r1, #0
 8007392:	202c      	movs	r0, #44	; 0x2c
 8007394:	f003 f919 	bl	800a5ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8007398:	202c      	movs	r0, #44	; 0x2c
 800739a:	f003 f932 	bl	800a602 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800739e:	bf00      	nop
 80073a0:	3728      	adds	r7, #40	; 0x28
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}
 80073a6:	bf00      	nop
 80073a8:	40010400 	.word	0x40010400
 80073ac:	40023800 	.word	0x40023800
 80073b0:	40020800 	.word	0x40020800

080073b4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b08c      	sub	sp, #48	; 0x30
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80073bc:	f107 031c 	add.w	r3, r7, #28
 80073c0:	2200      	movs	r2, #0
 80073c2:	601a      	str	r2, [r3, #0]
 80073c4:	605a      	str	r2, [r3, #4]
 80073c6:	609a      	str	r2, [r3, #8]
 80073c8:	60da      	str	r2, [r3, #12]
 80073ca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a5c      	ldr	r2, [pc, #368]	; (8007544 <HAL_TIM_MspPostInit+0x190>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d11f      	bne.n	8007416 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80073d6:	2300      	movs	r3, #0
 80073d8:	61bb      	str	r3, [r7, #24]
 80073da:	4b5b      	ldr	r3, [pc, #364]	; (8007548 <HAL_TIM_MspPostInit+0x194>)
 80073dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073de:	4a5a      	ldr	r2, [pc, #360]	; (8007548 <HAL_TIM_MspPostInit+0x194>)
 80073e0:	f043 0310 	orr.w	r3, r3, #16
 80073e4:	6313      	str	r3, [r2, #48]	; 0x30
 80073e6:	4b58      	ldr	r3, [pc, #352]	; (8007548 <HAL_TIM_MspPostInit+0x194>)
 80073e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073ea:	f003 0310 	and.w	r3, r3, #16
 80073ee:	61bb      	str	r3, [r7, #24]
 80073f0:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80073f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80073f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80073f8:	2302      	movs	r3, #2
 80073fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073fc:	2300      	movs	r3, #0
 80073fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007400:	2300      	movs	r3, #0
 8007402:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8007404:	2301      	movs	r3, #1
 8007406:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007408:	f107 031c 	add.w	r3, r7, #28
 800740c:	4619      	mov	r1, r3
 800740e:	484f      	ldr	r0, [pc, #316]	; (800754c <HAL_TIM_MspPostInit+0x198>)
 8007410:	f003 fcae 	bl	800ad70 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8007414:	e091      	b.n	800753a <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM3)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4a4d      	ldr	r2, [pc, #308]	; (8007550 <HAL_TIM_MspPostInit+0x19c>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d11e      	bne.n	800745e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007420:	2300      	movs	r3, #0
 8007422:	617b      	str	r3, [r7, #20]
 8007424:	4b48      	ldr	r3, [pc, #288]	; (8007548 <HAL_TIM_MspPostInit+0x194>)
 8007426:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007428:	4a47      	ldr	r2, [pc, #284]	; (8007548 <HAL_TIM_MspPostInit+0x194>)
 800742a:	f043 0302 	orr.w	r3, r3, #2
 800742e:	6313      	str	r3, [r2, #48]	; 0x30
 8007430:	4b45      	ldr	r3, [pc, #276]	; (8007548 <HAL_TIM_MspPostInit+0x194>)
 8007432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007434:	f003 0302 	and.w	r3, r3, #2
 8007438:	617b      	str	r3, [r7, #20]
 800743a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800743c:	2330      	movs	r3, #48	; 0x30
 800743e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007440:	2302      	movs	r3, #2
 8007442:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007444:	2300      	movs	r3, #0
 8007446:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007448:	2300      	movs	r3, #0
 800744a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800744c:	2302      	movs	r3, #2
 800744e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007450:	f107 031c 	add.w	r3, r7, #28
 8007454:	4619      	mov	r1, r3
 8007456:	483f      	ldr	r0, [pc, #252]	; (8007554 <HAL_TIM_MspPostInit+0x1a0>)
 8007458:	f003 fc8a 	bl	800ad70 <HAL_GPIO_Init>
}
 800745c:	e06d      	b.n	800753a <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM4)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	4a3d      	ldr	r2, [pc, #244]	; (8007558 <HAL_TIM_MspPostInit+0x1a4>)
 8007464:	4293      	cmp	r3, r2
 8007466:	d11f      	bne.n	80074a8 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007468:	2300      	movs	r3, #0
 800746a:	613b      	str	r3, [r7, #16]
 800746c:	4b36      	ldr	r3, [pc, #216]	; (8007548 <HAL_TIM_MspPostInit+0x194>)
 800746e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007470:	4a35      	ldr	r2, [pc, #212]	; (8007548 <HAL_TIM_MspPostInit+0x194>)
 8007472:	f043 0308 	orr.w	r3, r3, #8
 8007476:	6313      	str	r3, [r2, #48]	; 0x30
 8007478:	4b33      	ldr	r3, [pc, #204]	; (8007548 <HAL_TIM_MspPostInit+0x194>)
 800747a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800747c:	f003 0308 	and.w	r3, r3, #8
 8007480:	613b      	str	r3, [r7, #16]
 8007482:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8007484:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8007488:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800748a:	2302      	movs	r3, #2
 800748c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800748e:	2300      	movs	r3, #0
 8007490:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007492:	2300      	movs	r3, #0
 8007494:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8007496:	2302      	movs	r3, #2
 8007498:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800749a:	f107 031c 	add.w	r3, r7, #28
 800749e:	4619      	mov	r1, r3
 80074a0:	482e      	ldr	r0, [pc, #184]	; (800755c <HAL_TIM_MspPostInit+0x1a8>)
 80074a2:	f003 fc65 	bl	800ad70 <HAL_GPIO_Init>
}
 80074a6:	e048      	b.n	800753a <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM10)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	4a2c      	ldr	r2, [pc, #176]	; (8007560 <HAL_TIM_MspPostInit+0x1ac>)
 80074ae:	4293      	cmp	r3, r2
 80074b0:	d11f      	bne.n	80074f2 <HAL_TIM_MspPostInit+0x13e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80074b2:	2300      	movs	r3, #0
 80074b4:	60fb      	str	r3, [r7, #12]
 80074b6:	4b24      	ldr	r3, [pc, #144]	; (8007548 <HAL_TIM_MspPostInit+0x194>)
 80074b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074ba:	4a23      	ldr	r2, [pc, #140]	; (8007548 <HAL_TIM_MspPostInit+0x194>)
 80074bc:	f043 0302 	orr.w	r3, r3, #2
 80074c0:	6313      	str	r3, [r2, #48]	; 0x30
 80074c2:	4b21      	ldr	r3, [pc, #132]	; (8007548 <HAL_TIM_MspPostInit+0x194>)
 80074c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074c6:	f003 0302 	and.w	r3, r3, #2
 80074ca:	60fb      	str	r3, [r7, #12]
 80074cc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80074ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80074d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80074d4:	2302      	movs	r3, #2
 80074d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074d8:	2300      	movs	r3, #0
 80074da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80074dc:	2300      	movs	r3, #0
 80074de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 80074e0:	2303      	movs	r3, #3
 80074e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80074e4:	f107 031c 	add.w	r3, r7, #28
 80074e8:	4619      	mov	r1, r3
 80074ea:	481a      	ldr	r0, [pc, #104]	; (8007554 <HAL_TIM_MspPostInit+0x1a0>)
 80074ec:	f003 fc40 	bl	800ad70 <HAL_GPIO_Init>
}
 80074f0:	e023      	b.n	800753a <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM11)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	4a1b      	ldr	r2, [pc, #108]	; (8007564 <HAL_TIM_MspPostInit+0x1b0>)
 80074f8:	4293      	cmp	r3, r2
 80074fa:	d11e      	bne.n	800753a <HAL_TIM_MspPostInit+0x186>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80074fc:	2300      	movs	r3, #0
 80074fe:	60bb      	str	r3, [r7, #8]
 8007500:	4b11      	ldr	r3, [pc, #68]	; (8007548 <HAL_TIM_MspPostInit+0x194>)
 8007502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007504:	4a10      	ldr	r2, [pc, #64]	; (8007548 <HAL_TIM_MspPostInit+0x194>)
 8007506:	f043 0302 	orr.w	r3, r3, #2
 800750a:	6313      	str	r3, [r2, #48]	; 0x30
 800750c:	4b0e      	ldr	r3, [pc, #56]	; (8007548 <HAL_TIM_MspPostInit+0x194>)
 800750e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007510:	f003 0302 	and.w	r3, r3, #2
 8007514:	60bb      	str	r3, [r7, #8]
 8007516:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8007518:	f44f 7300 	mov.w	r3, #512	; 0x200
 800751c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800751e:	2302      	movs	r3, #2
 8007520:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007522:	2300      	movs	r3, #0
 8007524:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007526:	2300      	movs	r3, #0
 8007528:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 800752a:	2303      	movs	r3, #3
 800752c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800752e:	f107 031c 	add.w	r3, r7, #28
 8007532:	4619      	mov	r1, r3
 8007534:	4807      	ldr	r0, [pc, #28]	; (8007554 <HAL_TIM_MspPostInit+0x1a0>)
 8007536:	f003 fc1b 	bl	800ad70 <HAL_GPIO_Init>
}
 800753a:	bf00      	nop
 800753c:	3730      	adds	r7, #48	; 0x30
 800753e:	46bd      	mov	sp, r7
 8007540:	bd80      	pop	{r7, pc}
 8007542:	bf00      	nop
 8007544:	40010000 	.word	0x40010000
 8007548:	40023800 	.word	0x40023800
 800754c:	40021000 	.word	0x40021000
 8007550:	40000400 	.word	0x40000400
 8007554:	40020400 	.word	0x40020400
 8007558:	40000800 	.word	0x40000800
 800755c:	40020c00 	.word	0x40020c00
 8007560:	40014400 	.word	0x40014400
 8007564:	40014800 	.word	0x40014800

08007568 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b08a      	sub	sp, #40	; 0x28
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007570:	f107 0314 	add.w	r3, r7, #20
 8007574:	2200      	movs	r2, #0
 8007576:	601a      	str	r2, [r3, #0]
 8007578:	605a      	str	r2, [r3, #4]
 800757a:	609a      	str	r2, [r3, #8]
 800757c:	60da      	str	r2, [r3, #12]
 800757e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	4a19      	ldr	r2, [pc, #100]	; (80075ec <HAL_UART_MspInit+0x84>)
 8007586:	4293      	cmp	r3, r2
 8007588:	d12b      	bne.n	80075e2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800758a:	2300      	movs	r3, #0
 800758c:	613b      	str	r3, [r7, #16]
 800758e:	4b18      	ldr	r3, [pc, #96]	; (80075f0 <HAL_UART_MspInit+0x88>)
 8007590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007592:	4a17      	ldr	r2, [pc, #92]	; (80075f0 <HAL_UART_MspInit+0x88>)
 8007594:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007598:	6413      	str	r3, [r2, #64]	; 0x40
 800759a:	4b15      	ldr	r3, [pc, #84]	; (80075f0 <HAL_UART_MspInit+0x88>)
 800759c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800759e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075a2:	613b      	str	r3, [r7, #16]
 80075a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80075a6:	2300      	movs	r3, #0
 80075a8:	60fb      	str	r3, [r7, #12]
 80075aa:	4b11      	ldr	r3, [pc, #68]	; (80075f0 <HAL_UART_MspInit+0x88>)
 80075ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075ae:	4a10      	ldr	r2, [pc, #64]	; (80075f0 <HAL_UART_MspInit+0x88>)
 80075b0:	f043 0308 	orr.w	r3, r3, #8
 80075b4:	6313      	str	r3, [r2, #48]	; 0x30
 80075b6:	4b0e      	ldr	r3, [pc, #56]	; (80075f0 <HAL_UART_MspInit+0x88>)
 80075b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075ba:	f003 0308 	and.w	r3, r3, #8
 80075be:	60fb      	str	r3, [r7, #12]
 80075c0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80075c2:	2360      	movs	r3, #96	; 0x60
 80075c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80075c6:	2302      	movs	r3, #2
 80075c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075ca:	2300      	movs	r3, #0
 80075cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80075ce:	2303      	movs	r3, #3
 80075d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80075d2:	2307      	movs	r3, #7
 80075d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80075d6:	f107 0314 	add.w	r3, r7, #20
 80075da:	4619      	mov	r1, r3
 80075dc:	4805      	ldr	r0, [pc, #20]	; (80075f4 <HAL_UART_MspInit+0x8c>)
 80075de:	f003 fbc7 	bl	800ad70 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80075e2:	bf00      	nop
 80075e4:	3728      	adds	r7, #40	; 0x28
 80075e6:	46bd      	mov	sp, r7
 80075e8:	bd80      	pop	{r7, pc}
 80075ea:	bf00      	nop
 80075ec:	40004400 	.word	0x40004400
 80075f0:	40023800 	.word	0x40023800
 80075f4:	40020c00 	.word	0x40020c00

080075f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80075f8:	b480      	push	{r7}
 80075fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80075fc:	e7fe      	b.n	80075fc <NMI_Handler+0x4>

080075fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80075fe:	b480      	push	{r7}
 8007600:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007602:	e7fe      	b.n	8007602 <HardFault_Handler+0x4>

08007604 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007604:	b480      	push	{r7}
 8007606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007608:	e7fe      	b.n	8007608 <MemManage_Handler+0x4>

0800760a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800760a:	b480      	push	{r7}
 800760c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800760e:	e7fe      	b.n	800760e <BusFault_Handler+0x4>

08007610 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007610:	b480      	push	{r7}
 8007612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007614:	e7fe      	b.n	8007614 <UsageFault_Handler+0x4>

08007616 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007616:	b480      	push	{r7}
 8007618:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800761a:	bf00      	nop
 800761c:	46bd      	mov	sp, r7
 800761e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007622:	4770      	bx	lr

08007624 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007624:	b480      	push	{r7}
 8007626:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007628:	bf00      	nop
 800762a:	46bd      	mov	sp, r7
 800762c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007630:	4770      	bx	lr

08007632 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007632:	b480      	push	{r7}
 8007634:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007636:	bf00      	nop
 8007638:	46bd      	mov	sp, r7
 800763a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763e:	4770      	bx	lr

08007640 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007644:	f002 faa0 	bl	8009b88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007648:	bf00      	nop
 800764a:	bd80      	pop	{r7, pc}

0800764c <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8007650:	2004      	movs	r0, #4
 8007652:	f003 fd69 	bl	800b128 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8007656:	bf00      	nop
 8007658:	bd80      	pop	{r7, pc}

0800765a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800765a:	b580      	push	{r7, lr}
 800765c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800765e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007662:	f003 fd61 	bl	800b128 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8007666:	bf00      	nop
 8007668:	bd80      	pop	{r7, pc}
	...

0800766c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8007670:	4803      	ldr	r0, [pc, #12]	; (8007680 <TIM8_UP_TIM13_IRQHandler+0x14>)
 8007672:	f007 fd78 	bl	800f166 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 8007676:	4803      	ldr	r0, [pc, #12]	; (8007684 <TIM8_UP_TIM13_IRQHandler+0x18>)
 8007678:	f007 fd75 	bl	800f166 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800767c:	bf00      	nop
 800767e:	bd80      	pop	{r7, pc}
 8007680:	2004a5a0 	.word	0x2004a5a0
 8007684:	2004a79c 	.word	0x2004a79c

08007688 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 800768c:	4802      	ldr	r0, [pc, #8]	; (8007698 <SDIO_IRQHandler+0x10>)
 800768e:	f005 fe11 	bl	800d2b4 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8007692:	bf00      	nop
 8007694:	bd80      	pop	{r7, pc}
 8007696:	bf00      	nop
 8007698:	2004a8fc 	.word	0x2004a8fc

0800769c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80076a0:	4802      	ldr	r0, [pc, #8]	; (80076ac <TIM6_DAC_IRQHandler+0x10>)
 80076a2:	f007 fd60 	bl	800f166 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80076a6:	bf00      	nop
 80076a8:	bd80      	pop	{r7, pc}
 80076aa:	bf00      	nop
 80076ac:	2004a87c 	.word	0x2004a87c

080076b0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80076b4:	4802      	ldr	r0, [pc, #8]	; (80076c0 <TIM7_IRQHandler+0x10>)
 80076b6:	f007 fd56 	bl	800f166 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80076ba:	bf00      	nop
 80076bc:	bd80      	pop	{r7, pc}
 80076be:	bf00      	nop
 80076c0:	2004aa20 	.word	0x2004aa20

080076c4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80076c8:	4802      	ldr	r0, [pc, #8]	; (80076d4 <DMA2_Stream2_IRQHandler+0x10>)
 80076ca:	f003 f8dd 	bl	800a888 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80076ce:	bf00      	nop
 80076d0:	bd80      	pop	{r7, pc}
 80076d2:	bf00      	nop
 80076d4:	2004a9c0 	.word	0x2004a9c0

080076d8 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80076dc:	4802      	ldr	r0, [pc, #8]	; (80076e8 <DMA2_Stream3_IRQHandler+0x10>)
 80076de:	f003 f8d3 	bl	800a888 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80076e2:	bf00      	nop
 80076e4:	bd80      	pop	{r7, pc}
 80076e6:	bf00      	nop
 80076e8:	2004a4e8 	.word	0x2004a4e8

080076ec <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80076f0:	4802      	ldr	r0, [pc, #8]	; (80076fc <DMA2_Stream6_IRQHandler+0x10>)
 80076f2:	f003 f8c9 	bl	800a888 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80076f6:	bf00      	nop
 80076f8:	bd80      	pop	{r7, pc}
 80076fa:	bf00      	nop
 80076fc:	2004a81c 	.word	0x2004a81c

08007700 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b086      	sub	sp, #24
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007708:	4a14      	ldr	r2, [pc, #80]	; (800775c <_sbrk+0x5c>)
 800770a:	4b15      	ldr	r3, [pc, #84]	; (8007760 <_sbrk+0x60>)
 800770c:	1ad3      	subs	r3, r2, r3
 800770e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007710:	697b      	ldr	r3, [r7, #20]
 8007712:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007714:	4b13      	ldr	r3, [pc, #76]	; (8007764 <_sbrk+0x64>)
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d102      	bne.n	8007722 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800771c:	4b11      	ldr	r3, [pc, #68]	; (8007764 <_sbrk+0x64>)
 800771e:	4a12      	ldr	r2, [pc, #72]	; (8007768 <_sbrk+0x68>)
 8007720:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007722:	4b10      	ldr	r3, [pc, #64]	; (8007764 <_sbrk+0x64>)
 8007724:	681a      	ldr	r2, [r3, #0]
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	4413      	add	r3, r2
 800772a:	693a      	ldr	r2, [r7, #16]
 800772c:	429a      	cmp	r2, r3
 800772e:	d207      	bcs.n	8007740 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007730:	f00c ff56 	bl	80145e0 <__errno>
 8007734:	4602      	mov	r2, r0
 8007736:	230c      	movs	r3, #12
 8007738:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800773a:	f04f 33ff 	mov.w	r3, #4294967295
 800773e:	e009      	b.n	8007754 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007740:	4b08      	ldr	r3, [pc, #32]	; (8007764 <_sbrk+0x64>)
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007746:	4b07      	ldr	r3, [pc, #28]	; (8007764 <_sbrk+0x64>)
 8007748:	681a      	ldr	r2, [r3, #0]
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	4413      	add	r3, r2
 800774e:	4a05      	ldr	r2, [pc, #20]	; (8007764 <_sbrk+0x64>)
 8007750:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8007752:	68fb      	ldr	r3, [r7, #12]
}
 8007754:	4618      	mov	r0, r3
 8007756:	3718      	adds	r7, #24
 8007758:	46bd      	mov	sp, r7
 800775a:	bd80      	pop	{r7, pc}
 800775c:	20050000 	.word	0x20050000
 8007760:	00000800 	.word	0x00000800
 8007764:	20000234 	.word	0x20000234
 8007768:	2004cb70 	.word	0x2004cb70

0800776c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800776c:	b480      	push	{r7}
 800776e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007770:	4b08      	ldr	r3, [pc, #32]	; (8007794 <SystemInit+0x28>)
 8007772:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007776:	4a07      	ldr	r2, [pc, #28]	; (8007794 <SystemInit+0x28>)
 8007778:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800777c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007780:	4b04      	ldr	r3, [pc, #16]	; (8007794 <SystemInit+0x28>)
 8007782:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007786:	609a      	str	r2, [r3, #8]
#endif
}
 8007788:	bf00      	nop
 800778a:	46bd      	mov	sp, r7
 800778c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007790:	4770      	bx	lr
 8007792:	bf00      	nop
 8007794:	e000ed00 	.word	0xe000ed00

08007798 <cppInit>:
		}
	}
}

void cppInit(void)
{
 8007798:	b598      	push	{r3, r4, r7, lr}
 800779a:	af00      	add	r7, sp, #0
	lcd_init();
 800779c:	f7f9 fc3c 	bl	8001018 <lcd_init>

	//---------- Buttery Check ----------//
	power_sensor.init();
 80077a0:	483b      	ldr	r0, [pc, #236]	; (8007890 <cppInit+0xf8>)
 80077a2:	f7fd fdab 	bl	80052fc <_ZN11PowerSensor4initEv>
	HAL_Delay(100);
 80077a6:	2064      	movs	r0, #100	; 0x64
 80077a8:	f002 fa0e 	bl	8009bc8 <HAL_Delay>
	power_sensor.updateValues();
 80077ac:	4838      	ldr	r0, [pc, #224]	; (8007890 <cppInit+0xf8>)
 80077ae:	f7fd fdb3 	bl	8005318 <_ZN11PowerSensor12updateValuesEv>

	lcd_clear();
 80077b2:	f7f9 fc75 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 80077b6:	2100      	movs	r1, #0
 80077b8:	2000      	movs	r0, #0
 80077ba:	f7f9 fc81 	bl	80010c0 <lcd_locate>
	lcd_printf("Voltage");
 80077be:	4835      	ldr	r0, [pc, #212]	; (8007894 <cppInit+0xfc>)
 80077c0:	f7f9 fca8 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 80077c4:	2101      	movs	r1, #1
 80077c6:	2000      	movs	r0, #0
 80077c8:	f7f9 fc7a 	bl	80010c0 <lcd_locate>
	lcd_printf("%f", power_sensor.getButteryVoltage());
 80077cc:	4830      	ldr	r0, [pc, #192]	; (8007890 <cppInit+0xf8>)
 80077ce:	f7fd fdcd 	bl	800536c <_ZN11PowerSensor17getButteryVoltageEv>
 80077d2:	ee10 3a10 	vmov	r3, s0
 80077d6:	4618      	mov	r0, r3
 80077d8:	f7f8 fece 	bl	8000578 <__aeabi_f2d>
 80077dc:	4603      	mov	r3, r0
 80077de:	460c      	mov	r4, r1
 80077e0:	461a      	mov	r2, r3
 80077e2:	4623      	mov	r3, r4
 80077e4:	482c      	ldr	r0, [pc, #176]	; (8007898 <cppInit+0x100>)
 80077e6:	f7f9 fc95 	bl	8001114 <lcd_printf>
	HAL_Delay(800);
 80077ea:	f44f 7048 	mov.w	r0, #800	; 0x320
 80077ee:	f002 f9eb 	bl	8009bc8 <HAL_Delay>

	//if(power_sensor.butteryCheck() == true) batteryLowMode(); //if battery low, informed

	// -----------initialize-------//
	if(logger.sdCardInit() == true){ //sd mount successfull
 80077f2:	482a      	ldr	r0, [pc, #168]	; (800789c <cppInit+0x104>)
 80077f4:	f7fd f870 	bl	80048d8 <_ZN6Logger10sdCardInitEv>
 80077f8:	4603      	mov	r3, r0
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d007      	beq.n	800780e <cppInit+0x76>
		led.fullColor('G');
 80077fe:	2147      	movs	r1, #71	; 0x47
 8007800:	4827      	ldr	r0, [pc, #156]	; (80078a0 <cppInit+0x108>)
 8007802:	f7fa fc77 	bl	80020f4 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 8007806:	2064      	movs	r0, #100	; 0x64
 8007808:	f002 f9de 	bl	8009bc8 <HAL_Delay>
 800780c:	e006      	b.n	800781c <cppInit+0x84>
	}
	else{ //sd mount fali
		led.fullColor('R');
 800780e:	2152      	movs	r1, #82	; 0x52
 8007810:	4823      	ldr	r0, [pc, #140]	; (80078a0 <cppInit+0x108>)
 8007812:	f7fa fc6f 	bl	80020f4 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 8007816:	2064      	movs	r0, #100	; 0x64
 8007818:	f002 f9d6 	bl	8009bc8 <HAL_Delay>
	}

	line_sensor.ADCStart();
 800781c:	4821      	ldr	r0, [pc, #132]	; (80078a4 <cppInit+0x10c>)
 800781e:	f7fa fdc5 	bl	80023ac <_ZN10LineSensor8ADCStartEv>
	motor.init();
 8007822:	4821      	ldr	r0, [pc, #132]	; (80078a8 <cppInit+0x110>)
 8007824:	f7fd fb12 	bl	8004e4c <_ZN5Motor4initEv>
	encoder.init();
 8007828:	4820      	ldr	r0, [pc, #128]	; (80078ac <cppInit+0x114>)
 800782a:	f7f9 fdff 	bl	800142c <_ZN7Encoder4initEv>
	imu.init();
 800782e:	4820      	ldr	r0, [pc, #128]	; (80078b0 <cppInit+0x118>)
 8007830:	f7fa fa20 	bl	8001c74 <_ZN3IMU4initEv>
	line_trace.init();
 8007834:	481f      	ldr	r0, [pc, #124]	; (80078b4 <cppInit+0x11c>)
 8007836:	f7fc f8bd 	bl	80039b4 <_ZN9LineTrace4initEv>

	line_sensor.calibration();
 800783a:	481a      	ldr	r0, [pc, #104]	; (80078a4 <cppInit+0x10c>)
 800783c:	f7fa feac 	bl	8002598 <_ZN10LineSensor11calibrationEv>
	HAL_Delay(1000);
 8007840:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007844:	f002 f9c0 	bl	8009bc8 <HAL_Delay>

	led.fullColor('M');
 8007848:	214d      	movs	r1, #77	; 0x4d
 800784a:	4815      	ldr	r0, [pc, #84]	; (80078a0 <cppInit+0x108>)
 800784c:	f7fa fc52 	bl	80020f4 <_ZN3LED9fullColorEc>
	imu.calibration();
 8007850:	4817      	ldr	r0, [pc, #92]	; (80078b0 <cppInit+0x118>)
 8007852:	f7fa fad7 	bl	8001e04 <_ZN3IMU11calibrationEv>
	//line_trace.setGain(0.0005, 0.000003, 0);
	//line_trace.setGain(0.0005, 0.000002, 0);

	//velocity_ctrl.setVelocityGain(1.8295, 16.1174, 0.025243); //2s
	//velocity_ctrl.setVelocityGain(1.0154, 6.5511, 0.0010088); //3s dorone
	velocity_ctrl.setVelocityGain(1.2, 10.6, 0.0); //3s hand tune
 8007856:	ed9f 1a18 	vldr	s2, [pc, #96]	; 80078b8 <cppInit+0x120>
 800785a:	eddf 0a18 	vldr	s1, [pc, #96]	; 80078bc <cppInit+0x124>
 800785e:	ed9f 0a18 	vldr	s0, [pc, #96]	; 80078c0 <cppInit+0x128>
 8007862:	4818      	ldr	r0, [pc, #96]	; (80078c4 <cppInit+0x12c>)
 8007864:	f7fe f9ac 	bl	8005bc0 <_ZN12VelocityCtrl15setVelocityGainEfff>

	velocity_ctrl.setOmegaGain(0.060, 0.86816, 0.000); //2s
 8007868:	ed9f 1a13 	vldr	s2, [pc, #76]	; 80078b8 <cppInit+0x120>
 800786c:	eddf 0a16 	vldr	s1, [pc, #88]	; 80078c8 <cppInit+0x130>
 8007870:	ed9f 0a16 	vldr	s0, [pc, #88]	; 80078cc <cppInit+0x134>
 8007874:	4813      	ldr	r0, [pc, #76]	; (80078c4 <cppInit+0x12c>)
 8007876:	f7fe f9bc 	bl	8005bf2 <_ZN12VelocityCtrl12setOmegaGainEfff>


	//encoder.clearDistance();
	odometry.clearPotition();
 800787a:	4815      	ldr	r0, [pc, #84]	; (80078d0 <cppInit+0x138>)
 800787c:	f7fd fc48 	bl	8005110 <_ZN8Odometry13clearPotitionEv>

	path_following.init();
 8007880:	4814      	ldr	r0, [pc, #80]	; (80078d4 <cppInit+0x13c>)
 8007882:	f7fd fcdf 	bl	8005244 <_ZN13PathFollowing4initEv>

	esc.init();
 8007886:	4814      	ldr	r0, [pc, #80]	; (80078d8 <cppInit+0x140>)
 8007888:	f7f9 fcb0 	bl	80011ec <_ZN3ESC4initEv>

}
 800788c:	bf00      	nop
 800788e:	bd98      	pop	{r3, r4, r7, pc}
 8007890:	2000054c 	.word	0x2000054c
 8007894:	08018c2c 	.word	0x08018c2c
 8007898:	08018c34 	.word	0x08018c34
 800789c:	2000056c 	.word	0x2000056c
 80078a0:	20000548 	.word	0x20000548
 80078a4:	20000238 	.word	0x20000238
 80078a8:	20000544 	.word	0x20000544
 80078ac:	200237f8 	.word	0x200237f8
 80078b0:	20000558 	.word	0x20000558
 80078b4:	2002389c 	.word	0x2002389c
 80078b8:	00000000 	.word	0x00000000
 80078bc:	4129999a 	.word	0x4129999a
 80078c0:	3f99999a 	.word	0x3f99999a
 80078c4:	2002381c 	.word	0x2002381c
 80078c8:	3f5e3fbc 	.word	0x3f5e3fbc
 80078cc:	3d75c28f 	.word	0x3d75c28f
 80078d0:	20023858 	.word	0x20023858
 80078d4:	200309e8 	.word	0x200309e8
 80078d8:	20023898 	.word	0x20023898

080078dc <cppFlip1ms>:

void cppFlip1ms(void)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	af00      	add	r7, sp, #0
	line_sensor.updateSensorValues();
 80078e0:	480c      	ldr	r0, [pc, #48]	; (8007914 <cppFlip1ms+0x38>)
 80078e2:	f7fa fdc1 	bl	8002468 <_ZN10LineSensor18updateSensorValuesEv>
	imu.updateValues();
 80078e6:	480c      	ldr	r0, [pc, #48]	; (8007918 <cppFlip1ms+0x3c>)
 80078e8:	f7fa f9ea 	bl	8001cc0 <_ZN3IMU12updateValuesEv>
	encoder.update();
 80078ec:	480b      	ldr	r0, [pc, #44]	; (800791c <cppFlip1ms+0x40>)
 80078ee:	f7f9 fdbf 	bl	8001470 <_ZN7Encoder6updateEv>
	line_trace.flip();
 80078f2:	480b      	ldr	r0, [pc, #44]	; (8007920 <cppFlip1ms+0x44>)
 80078f4:	f7fc fb04 	bl	8003f00 <_ZN9LineTrace4flipEv>
	velocity_ctrl.flip();
 80078f8:	480a      	ldr	r0, [pc, #40]	; (8007924 <cppFlip1ms+0x48>)
 80078fa:	f7fe f993 	bl	8005c24 <_ZN12VelocityCtrl4flipEv>
	odometry.flip();
 80078fe:	480a      	ldr	r0, [pc, #40]	; (8007928 <cppFlip1ms+0x4c>)
 8007900:	f7fd fbea 	bl	80050d8 <_ZN8Odometry4flipEv>
	//side_sensor.updateStatus();

	motor.motorCtrl();
 8007904:	4809      	ldr	r0, [pc, #36]	; (800792c <cppFlip1ms+0x50>)
 8007906:	f7fd fab3 	bl	8004e70 <_ZN5Motor9motorCtrlEv>
*/
	//mon_cnt = twice_cnt;
	/*
	*/

	encoder.clear();
 800790a:	4804      	ldr	r0, [pc, #16]	; (800791c <cppFlip1ms+0x40>)
 800790c:	f7f9 fe3c 	bl	8001588 <_ZN7Encoder5clearEv>

	//Buttery Check
	//power_sensor.updateValues();
	//if(power_sensor.butteryCheck() == true) led.fullColor('R');

}
 8007910:	bf00      	nop
 8007912:	bd80      	pop	{r7, pc}
 8007914:	20000238 	.word	0x20000238
 8007918:	20000558 	.word	0x20000558
 800791c:	200237f8 	.word	0x200237f8
 8007920:	2002389c 	.word	0x2002389c
 8007924:	2002381c 	.word	0x2002381c
 8007928:	20023858 	.word	0x20023858
 800792c:	20000544 	.word	0x20000544

08007930 <cppFlip100ns>:

void cppFlip100ns(void)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	af00      	add	r7, sp, #0
	line_sensor.storeSensorValues();
 8007934:	4802      	ldr	r0, [pc, #8]	; (8007940 <cppFlip100ns+0x10>)
 8007936:	f7fa fd49 	bl	80023cc <_ZN10LineSensor17storeSensorValuesEv>
}
 800793a:	bf00      	nop
 800793c:	bd80      	pop	{r7, pc}
 800793e:	bf00      	nop
 8007940:	20000238 	.word	0x20000238

08007944 <cppFlip10ms>:

void cppFlip10ms(void)
{
 8007944:	b480      	push	{r7}
 8007946:	af00      	add	r7, sp, #0
		path_following.flip();
	}
	velocity_ctrl.setVelocity(path_following.getV(), path_following.getW());
	*/

}
 8007948:	bf00      	nop
 800794a:	46bd      	mov	sp, r7
 800794c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007950:	4770      	bx	lr
	...

08007954 <cppExit>:

void cppExit(uint16_t gpio_pin)
{
 8007954:	b580      	push	{r7, lr}
 8007956:	b082      	sub	sp, #8
 8007958:	af00      	add	r7, sp, #0
 800795a:	4603      	mov	r3, r0
 800795c:	80fb      	strh	r3, [r7, #6]
	if(gpio_pin == GPIO_PIN_2){ //Right
 800795e:	88fb      	ldrh	r3, [r7, #6]
 8007960:	2b04      	cmp	r3, #4
 8007962:	d103      	bne.n	800796c <cppExit+0x18>
		side_sensor.updateStatusRightExti();
 8007964:	4807      	ldr	r0, [pc, #28]	; (8007984 <cppExit+0x30>)
 8007966:	f7fd fd7d 	bl	8005464 <_ZN10SideSensor21updateStatusRightExtiEv>
	}
	else if(gpio_pin == GPIO_PIN_8){ //Left
		side_sensor.updateStatusLeftExti();
	}
}
 800796a:	e006      	b.n	800797a <cppExit+0x26>
	else if(gpio_pin == GPIO_PIN_8){ //Left
 800796c:	88fb      	ldrh	r3, [r7, #6]
 800796e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007972:	d102      	bne.n	800797a <cppExit+0x26>
		side_sensor.updateStatusLeftExti();
 8007974:	4803      	ldr	r0, [pc, #12]	; (8007984 <cppExit+0x30>)
 8007976:	f7fd fd99 	bl	80054ac <_ZN10SideSensor20updateStatusLeftExtiEv>
}
 800797a:	bf00      	nop
 800797c:	3708      	adds	r7, #8
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}
 8007982:	bf00      	nop
 8007984:	20000530 	.word	0x20000530

08007988 <cppLoop>:

void cppLoop(void)
{
 8007988:	b5f0      	push	{r4, r5, r6, r7, lr}
 800798a:	b085      	sub	sp, #20
 800798c:	af02      	add	r7, sp, #8
	static int16_t selector;
	static int16_t selector_acc, selector_acc2;
	static int16_t selector_vel, selector_vel2;

	static float adj_kp = line_trace.getKp();
 800798e:	4baf      	ldr	r3, [pc, #700]	; (8007c4c <cppLoop+0x2c4>)
 8007990:	781b      	ldrb	r3, [r3, #0]
 8007992:	f3bf 8f5b 	dmb	ish
 8007996:	b2db      	uxtb	r3, r3
 8007998:	f003 0301 	and.w	r3, r3, #1
 800799c:	2b00      	cmp	r3, #0
 800799e:	bf0c      	ite	eq
 80079a0:	2301      	moveq	r3, #1
 80079a2:	2300      	movne	r3, #0
 80079a4:	b2db      	uxtb	r3, r3
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d015      	beq.n	80079d6 <cppLoop+0x4e>
 80079aa:	48a8      	ldr	r0, [pc, #672]	; (8007c4c <cppLoop+0x2c4>)
 80079ac:	f00c fe09 	bl	80145c2 <__cxa_guard_acquire>
 80079b0:	4603      	mov	r3, r0
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	bf14      	ite	ne
 80079b6:	2301      	movne	r3, #1
 80079b8:	2300      	moveq	r3, #0
 80079ba:	b2db      	uxtb	r3, r3
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d00a      	beq.n	80079d6 <cppLoop+0x4e>
 80079c0:	48a3      	ldr	r0, [pc, #652]	; (8007c50 <cppLoop+0x2c8>)
 80079c2:	f7fc f8fe 	bl	8003bc2 <_ZN9LineTrace5getKpEv>
 80079c6:	eef0 7a40 	vmov.f32	s15, s0
 80079ca:	4ba2      	ldr	r3, [pc, #648]	; (8007c54 <cppLoop+0x2cc>)
 80079cc:	edc3 7a00 	vstr	s15, [r3]
 80079d0:	489e      	ldr	r0, [pc, #632]	; (8007c4c <cppLoop+0x2c4>)
 80079d2:	f00c fe02 	bl	80145da <__cxa_guard_release>
	static float adj_ki= line_trace.getKi();
 80079d6:	4ba0      	ldr	r3, [pc, #640]	; (8007c58 <cppLoop+0x2d0>)
 80079d8:	781b      	ldrb	r3, [r3, #0]
 80079da:	f3bf 8f5b 	dmb	ish
 80079de:	b2db      	uxtb	r3, r3
 80079e0:	f003 0301 	and.w	r3, r3, #1
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	bf0c      	ite	eq
 80079e8:	2301      	moveq	r3, #1
 80079ea:	2300      	movne	r3, #0
 80079ec:	b2db      	uxtb	r3, r3
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d015      	beq.n	8007a1e <cppLoop+0x96>
 80079f2:	4899      	ldr	r0, [pc, #612]	; (8007c58 <cppLoop+0x2d0>)
 80079f4:	f00c fde5 	bl	80145c2 <__cxa_guard_acquire>
 80079f8:	4603      	mov	r3, r0
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	bf14      	ite	ne
 80079fe:	2301      	movne	r3, #1
 8007a00:	2300      	moveq	r3, #0
 8007a02:	b2db      	uxtb	r3, r3
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d00a      	beq.n	8007a1e <cppLoop+0x96>
 8007a08:	4891      	ldr	r0, [pc, #580]	; (8007c50 <cppLoop+0x2c8>)
 8007a0a:	f7fc f8e9 	bl	8003be0 <_ZN9LineTrace5getKiEv>
 8007a0e:	eef0 7a40 	vmov.f32	s15, s0
 8007a12:	4b92      	ldr	r3, [pc, #584]	; (8007c5c <cppLoop+0x2d4>)
 8007a14:	edc3 7a00 	vstr	s15, [r3]
 8007a18:	488f      	ldr	r0, [pc, #572]	; (8007c58 <cppLoop+0x2d0>)
 8007a1a:	f00c fdde 	bl	80145da <__cxa_guard_release>
	static float adj_kd = line_trace.getKd();
 8007a1e:	4b90      	ldr	r3, [pc, #576]	; (8007c60 <cppLoop+0x2d8>)
 8007a20:	781b      	ldrb	r3, [r3, #0]
 8007a22:	f3bf 8f5b 	dmb	ish
 8007a26:	b2db      	uxtb	r3, r3
 8007a28:	f003 0301 	and.w	r3, r3, #1
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	bf0c      	ite	eq
 8007a30:	2301      	moveq	r3, #1
 8007a32:	2300      	movne	r3, #0
 8007a34:	b2db      	uxtb	r3, r3
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d015      	beq.n	8007a66 <cppLoop+0xde>
 8007a3a:	4889      	ldr	r0, [pc, #548]	; (8007c60 <cppLoop+0x2d8>)
 8007a3c:	f00c fdc1 	bl	80145c2 <__cxa_guard_acquire>
 8007a40:	4603      	mov	r3, r0
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	bf14      	ite	ne
 8007a46:	2301      	movne	r3, #1
 8007a48:	2300      	moveq	r3, #0
 8007a4a:	b2db      	uxtb	r3, r3
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d00a      	beq.n	8007a66 <cppLoop+0xde>
 8007a50:	487f      	ldr	r0, [pc, #508]	; (8007c50 <cppLoop+0x2c8>)
 8007a52:	f7fc f8d4 	bl	8003bfe <_ZN9LineTrace5getKdEv>
 8007a56:	eef0 7a40 	vmov.f32	s15, s0
 8007a5a:	4b82      	ldr	r3, [pc, #520]	; (8007c64 <cppLoop+0x2dc>)
 8007a5c:	edc3 7a00 	vstr	s15, [r3]
 8007a60:	487f      	ldr	r0, [pc, #508]	; (8007c60 <cppLoop+0x2d8>)
 8007a62:	f00c fdba 	bl	80145da <__cxa_guard_release>

	static float adj_kp_slow = line_trace.getKpSlow();
 8007a66:	4b80      	ldr	r3, [pc, #512]	; (8007c68 <cppLoop+0x2e0>)
 8007a68:	781b      	ldrb	r3, [r3, #0]
 8007a6a:	f3bf 8f5b 	dmb	ish
 8007a6e:	b2db      	uxtb	r3, r3
 8007a70:	f003 0301 	and.w	r3, r3, #1
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	bf0c      	ite	eq
 8007a78:	2301      	moveq	r3, #1
 8007a7a:	2300      	movne	r3, #0
 8007a7c:	b2db      	uxtb	r3, r3
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d015      	beq.n	8007aae <cppLoop+0x126>
 8007a82:	4879      	ldr	r0, [pc, #484]	; (8007c68 <cppLoop+0x2e0>)
 8007a84:	f00c fd9d 	bl	80145c2 <__cxa_guard_acquire>
 8007a88:	4603      	mov	r3, r0
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	bf14      	ite	ne
 8007a8e:	2301      	movne	r3, #1
 8007a90:	2300      	moveq	r3, #0
 8007a92:	b2db      	uxtb	r3, r3
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d00a      	beq.n	8007aae <cppLoop+0x126>
 8007a98:	486d      	ldr	r0, [pc, #436]	; (8007c50 <cppLoop+0x2c8>)
 8007a9a:	f7fc f8d8 	bl	8003c4e <_ZN9LineTrace9getKpSlowEv>
 8007a9e:	eef0 7a40 	vmov.f32	s15, s0
 8007aa2:	4b72      	ldr	r3, [pc, #456]	; (8007c6c <cppLoop+0x2e4>)
 8007aa4:	edc3 7a00 	vstr	s15, [r3]
 8007aa8:	486f      	ldr	r0, [pc, #444]	; (8007c68 <cppLoop+0x2e0>)
 8007aaa:	f00c fd96 	bl	80145da <__cxa_guard_release>
	static float adj_ki_slow = line_trace.getKiSlow();
 8007aae:	4b70      	ldr	r3, [pc, #448]	; (8007c70 <cppLoop+0x2e8>)
 8007ab0:	781b      	ldrb	r3, [r3, #0]
 8007ab2:	f3bf 8f5b 	dmb	ish
 8007ab6:	b2db      	uxtb	r3, r3
 8007ab8:	f003 0301 	and.w	r3, r3, #1
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	bf0c      	ite	eq
 8007ac0:	2301      	moveq	r3, #1
 8007ac2:	2300      	movne	r3, #0
 8007ac4:	b2db      	uxtb	r3, r3
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d015      	beq.n	8007af6 <cppLoop+0x16e>
 8007aca:	4869      	ldr	r0, [pc, #420]	; (8007c70 <cppLoop+0x2e8>)
 8007acc:	f00c fd79 	bl	80145c2 <__cxa_guard_acquire>
 8007ad0:	4603      	mov	r3, r0
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	bf14      	ite	ne
 8007ad6:	2301      	movne	r3, #1
 8007ad8:	2300      	moveq	r3, #0
 8007ada:	b2db      	uxtb	r3, r3
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d00a      	beq.n	8007af6 <cppLoop+0x16e>
 8007ae0:	485b      	ldr	r0, [pc, #364]	; (8007c50 <cppLoop+0x2c8>)
 8007ae2:	f7fc f8c3 	bl	8003c6c <_ZN9LineTrace9getKiSlowEv>
 8007ae6:	eef0 7a40 	vmov.f32	s15, s0
 8007aea:	4b62      	ldr	r3, [pc, #392]	; (8007c74 <cppLoop+0x2ec>)
 8007aec:	edc3 7a00 	vstr	s15, [r3]
 8007af0:	485f      	ldr	r0, [pc, #380]	; (8007c70 <cppLoop+0x2e8>)
 8007af2:	f00c fd72 	bl	80145da <__cxa_guard_release>
	static float adj_kd_slow = line_trace.getKdSlow();
 8007af6:	4b60      	ldr	r3, [pc, #384]	; (8007c78 <cppLoop+0x2f0>)
 8007af8:	781b      	ldrb	r3, [r3, #0]
 8007afa:	f3bf 8f5b 	dmb	ish
 8007afe:	b2db      	uxtb	r3, r3
 8007b00:	f003 0301 	and.w	r3, r3, #1
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	bf0c      	ite	eq
 8007b08:	2301      	moveq	r3, #1
 8007b0a:	2300      	movne	r3, #0
 8007b0c:	b2db      	uxtb	r3, r3
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d015      	beq.n	8007b3e <cppLoop+0x1b6>
 8007b12:	4859      	ldr	r0, [pc, #356]	; (8007c78 <cppLoop+0x2f0>)
 8007b14:	f00c fd55 	bl	80145c2 <__cxa_guard_acquire>
 8007b18:	4603      	mov	r3, r0
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	bf14      	ite	ne
 8007b1e:	2301      	movne	r3, #1
 8007b20:	2300      	moveq	r3, #0
 8007b22:	b2db      	uxtb	r3, r3
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d00a      	beq.n	8007b3e <cppLoop+0x1b6>
 8007b28:	4849      	ldr	r0, [pc, #292]	; (8007c50 <cppLoop+0x2c8>)
 8007b2a:	f7fc f8ae 	bl	8003c8a <_ZN9LineTrace9getKdSlowEv>
 8007b2e:	eef0 7a40 	vmov.f32	s15, s0
 8007b32:	4b52      	ldr	r3, [pc, #328]	; (8007c7c <cppLoop+0x2f4>)
 8007b34:	edc3 7a00 	vstr	s15, [r3]
 8007b38:	484f      	ldr	r0, [pc, #316]	; (8007c78 <cppLoop+0x2f0>)
 8007b3a:	f00c fd4e 	bl	80145da <__cxa_guard_release>

	static float adj_velocity = line_trace.getTargetVelocity();
 8007b3e:	4b50      	ldr	r3, [pc, #320]	; (8007c80 <cppLoop+0x2f8>)
 8007b40:	781b      	ldrb	r3, [r3, #0]
 8007b42:	f3bf 8f5b 	dmb	ish
 8007b46:	b2db      	uxtb	r3, r3
 8007b48:	f003 0301 	and.w	r3, r3, #1
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	bf0c      	ite	eq
 8007b50:	2301      	moveq	r3, #1
 8007b52:	2300      	movne	r3, #0
 8007b54:	b2db      	uxtb	r3, r3
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d015      	beq.n	8007b86 <cppLoop+0x1fe>
 8007b5a:	4849      	ldr	r0, [pc, #292]	; (8007c80 <cppLoop+0x2f8>)
 8007b5c:	f00c fd31 	bl	80145c2 <__cxa_guard_acquire>
 8007b60:	4603      	mov	r3, r0
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	bf14      	ite	ne
 8007b66:	2301      	movne	r3, #1
 8007b68:	2300      	moveq	r3, #0
 8007b6a:	b2db      	uxtb	r3, r3
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d00a      	beq.n	8007b86 <cppLoop+0x1fe>
 8007b70:	4837      	ldr	r0, [pc, #220]	; (8007c50 <cppLoop+0x2c8>)
 8007b72:	f7fc f8f8 	bl	8003d66 <_ZN9LineTrace17getTargetVelocityEv>
 8007b76:	eef0 7a40 	vmov.f32	s15, s0
 8007b7a:	4b42      	ldr	r3, [pc, #264]	; (8007c84 <cppLoop+0x2fc>)
 8007b7c:	edc3 7a00 	vstr	s15, [r3]
 8007b80:	483f      	ldr	r0, [pc, #252]	; (8007c80 <cppLoop+0x2f8>)
 8007b82:	f00c fd2a 	bl	80145da <__cxa_guard_release>
	static float adj_max_velocity = line_trace.getMaxVelocity();
 8007b86:	4b40      	ldr	r3, [pc, #256]	; (8007c88 <cppLoop+0x300>)
 8007b88:	781b      	ldrb	r3, [r3, #0]
 8007b8a:	f3bf 8f5b 	dmb	ish
 8007b8e:	b2db      	uxtb	r3, r3
 8007b90:	f003 0301 	and.w	r3, r3, #1
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	bf0c      	ite	eq
 8007b98:	2301      	moveq	r3, #1
 8007b9a:	2300      	movne	r3, #0
 8007b9c:	b2db      	uxtb	r3, r3
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d015      	beq.n	8007bce <cppLoop+0x246>
 8007ba2:	4839      	ldr	r0, [pc, #228]	; (8007c88 <cppLoop+0x300>)
 8007ba4:	f00c fd0d 	bl	80145c2 <__cxa_guard_acquire>
 8007ba8:	4603      	mov	r3, r0
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	bf14      	ite	ne
 8007bae:	2301      	movne	r3, #1
 8007bb0:	2300      	moveq	r3, #0
 8007bb2:	b2db      	uxtb	r3, r3
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d00a      	beq.n	8007bce <cppLoop+0x246>
 8007bb8:	4825      	ldr	r0, [pc, #148]	; (8007c50 <cppLoop+0x2c8>)
 8007bba:	f7fc f8e4 	bl	8003d86 <_ZN9LineTrace14getMaxVelocityEv>
 8007bbe:	eef0 7a40 	vmov.f32	s15, s0
 8007bc2:	4b32      	ldr	r3, [pc, #200]	; (8007c8c <cppLoop+0x304>)
 8007bc4:	edc3 7a00 	vstr	s15, [r3]
 8007bc8:	482f      	ldr	r0, [pc, #188]	; (8007c88 <cppLoop+0x300>)
 8007bca:	f00c fd06 	bl	80145da <__cxa_guard_release>
	static float adj_max_velocity2 = line_trace.getMaxVelocity2();
 8007bce:	4b30      	ldr	r3, [pc, #192]	; (8007c90 <cppLoop+0x308>)
 8007bd0:	781b      	ldrb	r3, [r3, #0]
 8007bd2:	f3bf 8f5b 	dmb	ish
 8007bd6:	b2db      	uxtb	r3, r3
 8007bd8:	f003 0301 	and.w	r3, r3, #1
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	bf0c      	ite	eq
 8007be0:	2301      	moveq	r3, #1
 8007be2:	2300      	movne	r3, #0
 8007be4:	b2db      	uxtb	r3, r3
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d015      	beq.n	8007c16 <cppLoop+0x28e>
 8007bea:	4829      	ldr	r0, [pc, #164]	; (8007c90 <cppLoop+0x308>)
 8007bec:	f00c fce9 	bl	80145c2 <__cxa_guard_acquire>
 8007bf0:	4603      	mov	r3, r0
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	bf14      	ite	ne
 8007bf6:	2301      	movne	r3, #1
 8007bf8:	2300      	moveq	r3, #0
 8007bfa:	b2db      	uxtb	r3, r3
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d00a      	beq.n	8007c16 <cppLoop+0x28e>
 8007c00:	4813      	ldr	r0, [pc, #76]	; (8007c50 <cppLoop+0x2c8>)
 8007c02:	f7fc f8d0 	bl	8003da6 <_ZN9LineTrace15getMaxVelocity2Ev>
 8007c06:	eef0 7a40 	vmov.f32	s15, s0
 8007c0a:	4b22      	ldr	r3, [pc, #136]	; (8007c94 <cppLoop+0x30c>)
 8007c0c:	edc3 7a00 	vstr	s15, [r3]
 8007c10:	481f      	ldr	r0, [pc, #124]	; (8007c90 <cppLoop+0x308>)
 8007c12:	f00c fce2 	bl	80145da <__cxa_guard_release>
	static float adj_min_velocity = line_trace.getMinVelocity();
 8007c16:	4b20      	ldr	r3, [pc, #128]	; (8007c98 <cppLoop+0x310>)
 8007c18:	781b      	ldrb	r3, [r3, #0]
 8007c1a:	f3bf 8f5b 	dmb	ish
 8007c1e:	b2db      	uxtb	r3, r3
 8007c20:	f003 0301 	and.w	r3, r3, #1
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	bf0c      	ite	eq
 8007c28:	2301      	moveq	r3, #1
 8007c2a:	2300      	movne	r3, #0
 8007c2c:	b2db      	uxtb	r3, r3
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d03f      	beq.n	8007cb2 <cppLoop+0x32a>
 8007c32:	4819      	ldr	r0, [pc, #100]	; (8007c98 <cppLoop+0x310>)
 8007c34:	f00c fcc5 	bl	80145c2 <__cxa_guard_acquire>
 8007c38:	4603      	mov	r3, r0
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	bf14      	ite	ne
 8007c3e:	2301      	movne	r3, #1
 8007c40:	2300      	moveq	r3, #0
 8007c42:	b2db      	uxtb	r3, r3
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d034      	beq.n	8007cb2 <cppLoop+0x32a>
 8007c48:	e028      	b.n	8007c9c <cppLoop+0x314>
 8007c4a:	bf00      	nop
 8007c4c:	20048120 	.word	0x20048120
 8007c50:	2002389c 	.word	0x2002389c
 8007c54:	2004811c 	.word	0x2004811c
 8007c58:	20048128 	.word	0x20048128
 8007c5c:	20048124 	.word	0x20048124
 8007c60:	20048130 	.word	0x20048130
 8007c64:	2004812c 	.word	0x2004812c
 8007c68:	20048138 	.word	0x20048138
 8007c6c:	20048134 	.word	0x20048134
 8007c70:	20048140 	.word	0x20048140
 8007c74:	2004813c 	.word	0x2004813c
 8007c78:	20048148 	.word	0x20048148
 8007c7c:	20048144 	.word	0x20048144
 8007c80:	20048150 	.word	0x20048150
 8007c84:	2004814c 	.word	0x2004814c
 8007c88:	20048158 	.word	0x20048158
 8007c8c:	20048154 	.word	0x20048154
 8007c90:	20048160 	.word	0x20048160
 8007c94:	2004815c 	.word	0x2004815c
 8007c98:	20048168 	.word	0x20048168
 8007c9c:	48b6      	ldr	r0, [pc, #728]	; (8007f78 <cppLoop+0x5f0>)
 8007c9e:	f7fc f892 	bl	8003dc6 <_ZN9LineTrace14getMinVelocityEv>
 8007ca2:	eef0 7a40 	vmov.f32	s15, s0
 8007ca6:	4bb5      	ldr	r3, [pc, #724]	; (8007f7c <cppLoop+0x5f4>)
 8007ca8:	edc3 7a00 	vstr	s15, [r3]
 8007cac:	48b4      	ldr	r0, [pc, #720]	; (8007f80 <cppLoop+0x5f8>)
 8007cae:	f00c fc94 	bl	80145da <__cxa_guard_release>
	static float adj_min_velocity2 = line_trace.getMinVelocity2();
 8007cb2:	4bb4      	ldr	r3, [pc, #720]	; (8007f84 <cppLoop+0x5fc>)
 8007cb4:	781b      	ldrb	r3, [r3, #0]
 8007cb6:	f3bf 8f5b 	dmb	ish
 8007cba:	b2db      	uxtb	r3, r3
 8007cbc:	f003 0301 	and.w	r3, r3, #1
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	bf0c      	ite	eq
 8007cc4:	2301      	moveq	r3, #1
 8007cc6:	2300      	movne	r3, #0
 8007cc8:	b2db      	uxtb	r3, r3
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d015      	beq.n	8007cfa <cppLoop+0x372>
 8007cce:	48ad      	ldr	r0, [pc, #692]	; (8007f84 <cppLoop+0x5fc>)
 8007cd0:	f00c fc77 	bl	80145c2 <__cxa_guard_acquire>
 8007cd4:	4603      	mov	r3, r0
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	bf14      	ite	ne
 8007cda:	2301      	movne	r3, #1
 8007cdc:	2300      	moveq	r3, #0
 8007cde:	b2db      	uxtb	r3, r3
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d00a      	beq.n	8007cfa <cppLoop+0x372>
 8007ce4:	48a4      	ldr	r0, [pc, #656]	; (8007f78 <cppLoop+0x5f0>)
 8007ce6:	f7fc f87e 	bl	8003de6 <_ZN9LineTrace15getMinVelocity2Ev>
 8007cea:	eef0 7a40 	vmov.f32	s15, s0
 8007cee:	4ba6      	ldr	r3, [pc, #664]	; (8007f88 <cppLoop+0x600>)
 8007cf0:	edc3 7a00 	vstr	s15, [r3]
 8007cf4:	48a3      	ldr	r0, [pc, #652]	; (8007f84 <cppLoop+0x5fc>)
 8007cf6:	f00c fc70 	bl	80145da <__cxa_guard_release>

	static float adj_acc = line_trace.getMaxAcc();
 8007cfa:	4ba4      	ldr	r3, [pc, #656]	; (8007f8c <cppLoop+0x604>)
 8007cfc:	781b      	ldrb	r3, [r3, #0]
 8007cfe:	f3bf 8f5b 	dmb	ish
 8007d02:	b2db      	uxtb	r3, r3
 8007d04:	f003 0301 	and.w	r3, r3, #1
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	bf0c      	ite	eq
 8007d0c:	2301      	moveq	r3, #1
 8007d0e:	2300      	movne	r3, #0
 8007d10:	b2db      	uxtb	r3, r3
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d015      	beq.n	8007d42 <cppLoop+0x3ba>
 8007d16:	489d      	ldr	r0, [pc, #628]	; (8007f8c <cppLoop+0x604>)
 8007d18:	f00c fc53 	bl	80145c2 <__cxa_guard_acquire>
 8007d1c:	4603      	mov	r3, r0
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	bf14      	ite	ne
 8007d22:	2301      	movne	r3, #1
 8007d24:	2300      	moveq	r3, #0
 8007d26:	b2db      	uxtb	r3, r3
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d00a      	beq.n	8007d42 <cppLoop+0x3ba>
 8007d2c:	4892      	ldr	r0, [pc, #584]	; (8007f78 <cppLoop+0x5f0>)
 8007d2e:	f7fc f89e 	bl	8003e6e <_ZN9LineTrace9getMaxAccEv>
 8007d32:	eef0 7a40 	vmov.f32	s15, s0
 8007d36:	4b96      	ldr	r3, [pc, #600]	; (8007f90 <cppLoop+0x608>)
 8007d38:	edc3 7a00 	vstr	s15, [r3]
 8007d3c:	4893      	ldr	r0, [pc, #588]	; (8007f8c <cppLoop+0x604>)
 8007d3e:	f00c fc4c 	bl	80145da <__cxa_guard_release>
	static float adj_dec = line_trace.getMaxDec();
 8007d42:	4b94      	ldr	r3, [pc, #592]	; (8007f94 <cppLoop+0x60c>)
 8007d44:	781b      	ldrb	r3, [r3, #0]
 8007d46:	f3bf 8f5b 	dmb	ish
 8007d4a:	b2db      	uxtb	r3, r3
 8007d4c:	f003 0301 	and.w	r3, r3, #1
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	bf0c      	ite	eq
 8007d54:	2301      	moveq	r3, #1
 8007d56:	2300      	movne	r3, #0
 8007d58:	b2db      	uxtb	r3, r3
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d015      	beq.n	8007d8a <cppLoop+0x402>
 8007d5e:	488d      	ldr	r0, [pc, #564]	; (8007f94 <cppLoop+0x60c>)
 8007d60:	f00c fc2f 	bl	80145c2 <__cxa_guard_acquire>
 8007d64:	4603      	mov	r3, r0
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	bf14      	ite	ne
 8007d6a:	2301      	movne	r3, #1
 8007d6c:	2300      	moveq	r3, #0
 8007d6e:	b2db      	uxtb	r3, r3
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d00a      	beq.n	8007d8a <cppLoop+0x402>
 8007d74:	4880      	ldr	r0, [pc, #512]	; (8007f78 <cppLoop+0x5f0>)
 8007d76:	f7fc f8b0 	bl	8003eda <_ZN9LineTrace9getMaxDecEv>
 8007d7a:	eef0 7a40 	vmov.f32	s15, s0
 8007d7e:	4b86      	ldr	r3, [pc, #536]	; (8007f98 <cppLoop+0x610>)
 8007d80:	edc3 7a00 	vstr	s15, [r3]
 8007d84:	4883      	ldr	r0, [pc, #524]	; (8007f94 <cppLoop+0x60c>)
 8007d86:	f00c fc28 	bl	80145da <__cxa_guard_release>
	static float adj_acc2 = line_trace.getMaxAcc2();
 8007d8a:	4b84      	ldr	r3, [pc, #528]	; (8007f9c <cppLoop+0x614>)
 8007d8c:	781b      	ldrb	r3, [r3, #0]
 8007d8e:	f3bf 8f5b 	dmb	ish
 8007d92:	b2db      	uxtb	r3, r3
 8007d94:	f003 0301 	and.w	r3, r3, #1
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	bf0c      	ite	eq
 8007d9c:	2301      	moveq	r3, #1
 8007d9e:	2300      	movne	r3, #0
 8007da0:	b2db      	uxtb	r3, r3
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d015      	beq.n	8007dd2 <cppLoop+0x44a>
 8007da6:	487d      	ldr	r0, [pc, #500]	; (8007f9c <cppLoop+0x614>)
 8007da8:	f00c fc0b 	bl	80145c2 <__cxa_guard_acquire>
 8007dac:	4603      	mov	r3, r0
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	bf14      	ite	ne
 8007db2:	2301      	movne	r3, #1
 8007db4:	2300      	moveq	r3, #0
 8007db6:	b2db      	uxtb	r3, r3
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d00a      	beq.n	8007dd2 <cppLoop+0x44a>
 8007dbc:	486e      	ldr	r0, [pc, #440]	; (8007f78 <cppLoop+0x5f0>)
 8007dbe:	f7fc f87a 	bl	8003eb6 <_ZN9LineTrace10getMaxAcc2Ev>
 8007dc2:	eef0 7a40 	vmov.f32	s15, s0
 8007dc6:	4b76      	ldr	r3, [pc, #472]	; (8007fa0 <cppLoop+0x618>)
 8007dc8:	edc3 7a00 	vstr	s15, [r3]
 8007dcc:	4873      	ldr	r0, [pc, #460]	; (8007f9c <cppLoop+0x614>)
 8007dce:	f00c fc04 	bl	80145da <__cxa_guard_release>
	static float adj_dec2 = line_trace.getMaxDec2();
 8007dd2:	4b74      	ldr	r3, [pc, #464]	; (8007fa4 <cppLoop+0x61c>)
 8007dd4:	781b      	ldrb	r3, [r3, #0]
 8007dd6:	f3bf 8f5b 	dmb	ish
 8007dda:	b2db      	uxtb	r3, r3
 8007ddc:	f003 0301 	and.w	r3, r3, #1
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	bf0c      	ite	eq
 8007de4:	2301      	moveq	r3, #1
 8007de6:	2300      	movne	r3, #0
 8007de8:	b2db      	uxtb	r3, r3
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d015      	beq.n	8007e1a <cppLoop+0x492>
 8007dee:	486d      	ldr	r0, [pc, #436]	; (8007fa4 <cppLoop+0x61c>)
 8007df0:	f00c fbe7 	bl	80145c2 <__cxa_guard_acquire>
 8007df4:	4603      	mov	r3, r0
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	bf14      	ite	ne
 8007dfa:	2301      	movne	r3, #1
 8007dfc:	2300      	moveq	r3, #0
 8007dfe:	b2db      	uxtb	r3, r3
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d00a      	beq.n	8007e1a <cppLoop+0x492>
 8007e04:	485c      	ldr	r0, [pc, #368]	; (8007f78 <cppLoop+0x5f0>)
 8007e06:	f7fc f844 	bl	8003e92 <_ZN9LineTrace10getMaxDec2Ev>
 8007e0a:	eef0 7a40 	vmov.f32	s15, s0
 8007e0e:	4b66      	ldr	r3, [pc, #408]	; (8007fa8 <cppLoop+0x620>)
 8007e10:	edc3 7a00 	vstr	s15, [r3]
 8007e14:	4863      	ldr	r0, [pc, #396]	; (8007fa4 <cppLoop+0x61c>)
 8007e16:	f00c fbe0 	bl	80145da <__cxa_guard_release>

	switch(rotary_switch.getValue()){
 8007e1a:	4864      	ldr	r0, [pc, #400]	; (8007fac <cppLoop+0x624>)
 8007e1c:	f7fd fab6 	bl	800538c <_ZN12RotarySwitch8getValueEv>
 8007e20:	4603      	mov	r3, r0
 8007e22:	2b0f      	cmp	r3, #15
 8007e24:	f201 8586 	bhi.w	8009934 <cppLoop+0x1fac>
 8007e28:	a201      	add	r2, pc, #4	; (adr r2, 8007e30 <cppLoop+0x4a8>)
 8007e2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e2e:	bf00      	nop
 8007e30:	08007e71 	.word	0x08007e71
 8007e34:	080081f5 	.word	0x080081f5
 8007e38:	08008311 	.word	0x08008311
 8007e3c:	08008463 	.word	0x08008463
 8007e40:	08008557 	.word	0x08008557
 8007e44:	080087f9 	.word	0x080087f9
 8007e48:	08008961 	.word	0x08008961
 8007e4c:	08008be5 	.word	0x08008be5
 8007e50:	08008e2f 	.word	0x08008e2f
 8007e54:	080090bf 	.word	0x080090bf
 8007e58:	0800917b 	.word	0x0800917b
 8007e5c:	08009271 	.word	0x08009271
 8007e60:	080092f7 	.word	0x080092f7
 8007e64:	080093bd 	.word	0x080093bd
 8007e68:	08009483 	.word	0x08009483
 8007e6c:	080095c5 	.word	0x080095c5
	case 0:
		led.fullColor('W');
 8007e70:	2157      	movs	r1, #87	; 0x57
 8007e72:	484f      	ldr	r0, [pc, #316]	; (8007fb0 <cppLoop+0x628>)
 8007e74:	f7fa f93e 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 8007e78:	f7f9 f912 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007e7c:	2100      	movs	r1, #0
 8007e7e:	2000      	movs	r0, #0
 8007e80:	f7f9 f91e 	bl	80010c0 <lcd_locate>
		lcd_printf("Slow%4.2lf", abs(line_trace.getKpSlow()*10000));
 8007e84:	483c      	ldr	r0, [pc, #240]	; (8007f78 <cppLoop+0x5f0>)
 8007e86:	f7fb fee2 	bl	8003c4e <_ZN9LineTrace9getKpSlowEv>
 8007e8a:	eeb0 7a40 	vmov.f32	s14, s0
 8007e8e:	eddf 7a49 	vldr	s15, [pc, #292]	; 8007fb4 <cppLoop+0x62c>
 8007e92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e96:	eeb0 0a67 	vmov.f32	s0, s15
 8007e9a:	f7fa fced 	bl	8002878 <_ZSt3absf>
 8007e9e:	ee10 3a10 	vmov	r3, s0
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	f7f8 fb68 	bl	8000578 <__aeabi_f2d>
 8007ea8:	4603      	mov	r3, r0
 8007eaa:	460c      	mov	r4, r1
 8007eac:	461a      	mov	r2, r3
 8007eae:	4623      	mov	r3, r4
 8007eb0:	4841      	ldr	r0, [pc, #260]	; (8007fb8 <cppLoop+0x630>)
 8007eb2:	f7f9 f92f 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007eb6:	2101      	movs	r1, #1
 8007eb8:	2000      	movs	r0, #0
 8007eba:	f7f9 f901 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", abs(line_trace.getKiSlow()*1000), abs(line_trace.getKdSlow()*100000));
 8007ebe:	482e      	ldr	r0, [pc, #184]	; (8007f78 <cppLoop+0x5f0>)
 8007ec0:	f7fb fed4 	bl	8003c6c <_ZN9LineTrace9getKiSlowEv>
 8007ec4:	eeb0 7a40 	vmov.f32	s14, s0
 8007ec8:	eddf 7a3c 	vldr	s15, [pc, #240]	; 8007fbc <cppLoop+0x634>
 8007ecc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ed0:	eeb0 0a67 	vmov.f32	s0, s15
 8007ed4:	f7fa fcd0 	bl	8002878 <_ZSt3absf>
 8007ed8:	ee10 3a10 	vmov	r3, s0
 8007edc:	4618      	mov	r0, r3
 8007ede:	f7f8 fb4b 	bl	8000578 <__aeabi_f2d>
 8007ee2:	4605      	mov	r5, r0
 8007ee4:	460e      	mov	r6, r1
 8007ee6:	4824      	ldr	r0, [pc, #144]	; (8007f78 <cppLoop+0x5f0>)
 8007ee8:	f7fb fecf 	bl	8003c8a <_ZN9LineTrace9getKdSlowEv>
 8007eec:	eeb0 7a40 	vmov.f32	s14, s0
 8007ef0:	eddf 7a33 	vldr	s15, [pc, #204]	; 8007fc0 <cppLoop+0x638>
 8007ef4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ef8:	eeb0 0a67 	vmov.f32	s0, s15
 8007efc:	f7fa fcbc 	bl	8002878 <_ZSt3absf>
 8007f00:	ee10 3a10 	vmov	r3, s0
 8007f04:	4618      	mov	r0, r3
 8007f06:	f7f8 fb37 	bl	8000578 <__aeabi_f2d>
 8007f0a:	4603      	mov	r3, r0
 8007f0c:	460c      	mov	r4, r1
 8007f0e:	e9cd 3400 	strd	r3, r4, [sp]
 8007f12:	462a      	mov	r2, r5
 8007f14:	4633      	mov	r3, r6
 8007f16:	482b      	ldr	r0, [pc, #172]	; (8007fc4 <cppLoop+0x63c>)
 8007f18:	f7f9 f8fc 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 8007f1c:	482a      	ldr	r0, [pc, #168]	; (8007fc8 <cppLoop+0x640>)
 8007f1e:	f7fa f885 	bl	800202c <_ZN8JoyStick8getValueEv>
 8007f22:	4603      	mov	r3, r0
 8007f24:	2b08      	cmp	r3, #8
 8007f26:	bf0c      	ite	eq
 8007f28:	2301      	moveq	r3, #1
 8007f2a:	2300      	movne	r3, #0
 8007f2c:	b2db      	uxtb	r3, r3
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d04e      	beq.n	8007fd0 <cppLoop+0x648>
			led.LR(-1, 1);
 8007f32:	2201      	movs	r2, #1
 8007f34:	f04f 31ff 	mov.w	r1, #4294967295
 8007f38:	481d      	ldr	r0, [pc, #116]	; (8007fb0 <cppLoop+0x628>)
 8007f3a:	f7fa f997 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(300);
 8007f3e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8007f42:	f001 fe41 	bl	8009bc8 <HAL_Delay>

			selector++;
 8007f46:	4b21      	ldr	r3, [pc, #132]	; (8007fcc <cppLoop+0x644>)
 8007f48:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007f4c:	b29b      	uxth	r3, r3
 8007f4e:	3301      	adds	r3, #1
 8007f50:	b29b      	uxth	r3, r3
 8007f52:	b21a      	sxth	r2, r3
 8007f54:	4b1d      	ldr	r3, [pc, #116]	; (8007fcc <cppLoop+0x644>)
 8007f56:	801a      	strh	r2, [r3, #0]
			if(selector >= 3) selector = 0;
 8007f58:	4b1c      	ldr	r3, [pc, #112]	; (8007fcc <cppLoop+0x644>)
 8007f5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007f5e:	2b02      	cmp	r3, #2
 8007f60:	dd02      	ble.n	8007f68 <cppLoop+0x5e0>
 8007f62:	4b1a      	ldr	r3, [pc, #104]	; (8007fcc <cppLoop+0x644>)
 8007f64:	2200      	movs	r2, #0
 8007f66:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8007f68:	2200      	movs	r2, #0
 8007f6a:	f04f 31ff 	mov.w	r1, #4294967295
 8007f6e:	4810      	ldr	r0, [pc, #64]	; (8007fb0 <cppLoop+0x628>)
 8007f70:	f7fa f97c 	bl	800226c <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "KD_SLOW.TXT", 1, &adj_kd_slow, OVER_WRITE);
			line_trace.setGainSlow(adj_kp_slow, adj_ki_slow, adj_kd_slow);

			led.LR(-1, 0);
		}
		break;
 8007f74:	f001 bce0 	b.w	8009938 <cppLoop+0x1fb0>
 8007f78:	2002389c 	.word	0x2002389c
 8007f7c:	20048164 	.word	0x20048164
 8007f80:	20048168 	.word	0x20048168
 8007f84:	20048170 	.word	0x20048170
 8007f88:	2004816c 	.word	0x2004816c
 8007f8c:	20048178 	.word	0x20048178
 8007f90:	20048174 	.word	0x20048174
 8007f94:	20048180 	.word	0x20048180
 8007f98:	2004817c 	.word	0x2004817c
 8007f9c:	20048188 	.word	0x20048188
 8007fa0:	20048184 	.word	0x20048184
 8007fa4:	20048190 	.word	0x20048190
 8007fa8:	2004818c 	.word	0x2004818c
 8007fac:	20000540 	.word	0x20000540
 8007fb0:	20000548 	.word	0x20000548
 8007fb4:	461c4000 	.word	0x461c4000
 8007fb8:	08018c38 	.word	0x08018c38
 8007fbc:	447a0000 	.word	0x447a0000
 8007fc0:	47c35000 	.word	0x47c35000
 8007fc4:	08018c44 	.word	0x08018c44
 8007fc8:	2000053c 	.word	0x2000053c
 8007fcc:	20048110 	.word	0x20048110
		else if(joy_stick.getValue() == JOY_R){
 8007fd0:	48bd      	ldr	r0, [pc, #756]	; (80082c8 <cppLoop+0x940>)
 8007fd2:	f7fa f82b 	bl	800202c <_ZN8JoyStick8getValueEv>
 8007fd6:	4603      	mov	r3, r0
 8007fd8:	2b10      	cmp	r3, #16
 8007fda:	bf0c      	ite	eq
 8007fdc:	2301      	moveq	r3, #1
 8007fde:	2300      	movne	r3, #0
 8007fe0:	b2db      	uxtb	r3, r3
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d059      	beq.n	800809a <cppLoop+0x712>
			led.LR(-1, 1);
 8007fe6:	2201      	movs	r2, #1
 8007fe8:	f04f 31ff 	mov.w	r1, #4294967295
 8007fec:	48b7      	ldr	r0, [pc, #732]	; (80082cc <cppLoop+0x944>)
 8007fee:	f7fa f93d 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 8007ff2:	2064      	movs	r0, #100	; 0x64
 8007ff4:	f001 fde8 	bl	8009bc8 <HAL_Delay>
			if(selector == 0){
 8007ff8:	4bb5      	ldr	r3, [pc, #724]	; (80082d0 <cppLoop+0x948>)
 8007ffa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d113      	bne.n	800802a <cppLoop+0x6a2>
				adj_kp_slow = adj_kp_slow + 0.000001;
 8008002:	4bb4      	ldr	r3, [pc, #720]	; (80082d4 <cppLoop+0x94c>)
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	4618      	mov	r0, r3
 8008008:	f7f8 fab6 	bl	8000578 <__aeabi_f2d>
 800800c:	a3a8      	add	r3, pc, #672	; (adr r3, 80082b0 <cppLoop+0x928>)
 800800e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008012:	f7f8 f953 	bl	80002bc <__adddf3>
 8008016:	4603      	mov	r3, r0
 8008018:	460c      	mov	r4, r1
 800801a:	4618      	mov	r0, r3
 800801c:	4621      	mov	r1, r4
 800801e:	f7f8 fdfb 	bl	8000c18 <__aeabi_d2f>
 8008022:	4602      	mov	r2, r0
 8008024:	4bab      	ldr	r3, [pc, #684]	; (80082d4 <cppLoop+0x94c>)
 8008026:	601a      	str	r2, [r3, #0]
 8008028:	e02b      	b.n	8008082 <cppLoop+0x6fa>
			else if(selector == 1){
 800802a:	4ba9      	ldr	r3, [pc, #676]	; (80082d0 <cppLoop+0x948>)
 800802c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008030:	2b01      	cmp	r3, #1
 8008032:	d113      	bne.n	800805c <cppLoop+0x6d4>
				adj_ki_slow = adj_ki_slow + 0.00001;
 8008034:	4ba8      	ldr	r3, [pc, #672]	; (80082d8 <cppLoop+0x950>)
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	4618      	mov	r0, r3
 800803a:	f7f8 fa9d 	bl	8000578 <__aeabi_f2d>
 800803e:	a39e      	add	r3, pc, #632	; (adr r3, 80082b8 <cppLoop+0x930>)
 8008040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008044:	f7f8 f93a 	bl	80002bc <__adddf3>
 8008048:	4603      	mov	r3, r0
 800804a:	460c      	mov	r4, r1
 800804c:	4618      	mov	r0, r3
 800804e:	4621      	mov	r1, r4
 8008050:	f7f8 fde2 	bl	8000c18 <__aeabi_d2f>
 8008054:	4602      	mov	r2, r0
 8008056:	4ba0      	ldr	r3, [pc, #640]	; (80082d8 <cppLoop+0x950>)
 8008058:	601a      	str	r2, [r3, #0]
 800805a:	e012      	b.n	8008082 <cppLoop+0x6fa>
				adj_kd_slow = adj_kd_slow + 0.0000001;
 800805c:	4b9f      	ldr	r3, [pc, #636]	; (80082dc <cppLoop+0x954>)
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	4618      	mov	r0, r3
 8008062:	f7f8 fa89 	bl	8000578 <__aeabi_f2d>
 8008066:	a396      	add	r3, pc, #600	; (adr r3, 80082c0 <cppLoop+0x938>)
 8008068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800806c:	f7f8 f926 	bl	80002bc <__adddf3>
 8008070:	4603      	mov	r3, r0
 8008072:	460c      	mov	r4, r1
 8008074:	4618      	mov	r0, r3
 8008076:	4621      	mov	r1, r4
 8008078:	f7f8 fdce 	bl	8000c18 <__aeabi_d2f>
 800807c:	4602      	mov	r2, r0
 800807e:	4b97      	ldr	r3, [pc, #604]	; (80082dc <cppLoop+0x954>)
 8008080:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 8008082:	2152      	movs	r1, #82	; 0x52
 8008084:	4891      	ldr	r0, [pc, #580]	; (80082cc <cppLoop+0x944>)
 8008086:	f7fa f835 	bl	80020f4 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 800808a:	2200      	movs	r2, #0
 800808c:	f04f 31ff 	mov.w	r1, #4294967295
 8008090:	488e      	ldr	r0, [pc, #568]	; (80082cc <cppLoop+0x944>)
 8008092:	f7fa f8eb 	bl	800226c <_ZN3LED2LREaa>
		break;
 8008096:	f001 bc4f 	b.w	8009938 <cppLoop+0x1fb0>
		else if(joy_stick.getValue() == JOY_L){
 800809a:	488b      	ldr	r0, [pc, #556]	; (80082c8 <cppLoop+0x940>)
 800809c:	f7f9 ffc6 	bl	800202c <_ZN8JoyStick8getValueEv>
 80080a0:	4603      	mov	r3, r0
 80080a2:	2b01      	cmp	r3, #1
 80080a4:	bf0c      	ite	eq
 80080a6:	2301      	moveq	r3, #1
 80080a8:	2300      	movne	r3, #0
 80080aa:	b2db      	uxtb	r3, r3
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d059      	beq.n	8008164 <cppLoop+0x7dc>
			led.LR(-1, 1);
 80080b0:	2201      	movs	r2, #1
 80080b2:	f04f 31ff 	mov.w	r1, #4294967295
 80080b6:	4885      	ldr	r0, [pc, #532]	; (80082cc <cppLoop+0x944>)
 80080b8:	f7fa f8d8 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 80080bc:	2064      	movs	r0, #100	; 0x64
 80080be:	f001 fd83 	bl	8009bc8 <HAL_Delay>
			if(selector == 0){
 80080c2:	4b83      	ldr	r3, [pc, #524]	; (80082d0 <cppLoop+0x948>)
 80080c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d113      	bne.n	80080f4 <cppLoop+0x76c>
				adj_kp_slow = adj_kp_slow - 0.000001;
 80080cc:	4b81      	ldr	r3, [pc, #516]	; (80082d4 <cppLoop+0x94c>)
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	4618      	mov	r0, r3
 80080d2:	f7f8 fa51 	bl	8000578 <__aeabi_f2d>
 80080d6:	a376      	add	r3, pc, #472	; (adr r3, 80082b0 <cppLoop+0x928>)
 80080d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080dc:	f7f8 f8ec 	bl	80002b8 <__aeabi_dsub>
 80080e0:	4603      	mov	r3, r0
 80080e2:	460c      	mov	r4, r1
 80080e4:	4618      	mov	r0, r3
 80080e6:	4621      	mov	r1, r4
 80080e8:	f7f8 fd96 	bl	8000c18 <__aeabi_d2f>
 80080ec:	4602      	mov	r2, r0
 80080ee:	4b79      	ldr	r3, [pc, #484]	; (80082d4 <cppLoop+0x94c>)
 80080f0:	601a      	str	r2, [r3, #0]
 80080f2:	e02b      	b.n	800814c <cppLoop+0x7c4>
			else if(selector == 1){
 80080f4:	4b76      	ldr	r3, [pc, #472]	; (80082d0 <cppLoop+0x948>)
 80080f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80080fa:	2b01      	cmp	r3, #1
 80080fc:	d113      	bne.n	8008126 <cppLoop+0x79e>
				adj_ki_slow = adj_ki_slow - 0.00001;
 80080fe:	4b76      	ldr	r3, [pc, #472]	; (80082d8 <cppLoop+0x950>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	4618      	mov	r0, r3
 8008104:	f7f8 fa38 	bl	8000578 <__aeabi_f2d>
 8008108:	a36b      	add	r3, pc, #428	; (adr r3, 80082b8 <cppLoop+0x930>)
 800810a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800810e:	f7f8 f8d3 	bl	80002b8 <__aeabi_dsub>
 8008112:	4603      	mov	r3, r0
 8008114:	460c      	mov	r4, r1
 8008116:	4618      	mov	r0, r3
 8008118:	4621      	mov	r1, r4
 800811a:	f7f8 fd7d 	bl	8000c18 <__aeabi_d2f>
 800811e:	4602      	mov	r2, r0
 8008120:	4b6d      	ldr	r3, [pc, #436]	; (80082d8 <cppLoop+0x950>)
 8008122:	601a      	str	r2, [r3, #0]
 8008124:	e012      	b.n	800814c <cppLoop+0x7c4>
				adj_kd_slow = adj_kd_slow - 0.0000001;
 8008126:	4b6d      	ldr	r3, [pc, #436]	; (80082dc <cppLoop+0x954>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	4618      	mov	r0, r3
 800812c:	f7f8 fa24 	bl	8000578 <__aeabi_f2d>
 8008130:	a363      	add	r3, pc, #396	; (adr r3, 80082c0 <cppLoop+0x938>)
 8008132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008136:	f7f8 f8bf 	bl	80002b8 <__aeabi_dsub>
 800813a:	4603      	mov	r3, r0
 800813c:	460c      	mov	r4, r1
 800813e:	4618      	mov	r0, r3
 8008140:	4621      	mov	r1, r4
 8008142:	f7f8 fd69 	bl	8000c18 <__aeabi_d2f>
 8008146:	4602      	mov	r2, r0
 8008148:	4b64      	ldr	r3, [pc, #400]	; (80082dc <cppLoop+0x954>)
 800814a:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 800814c:	2152      	movs	r1, #82	; 0x52
 800814e:	485f      	ldr	r0, [pc, #380]	; (80082cc <cppLoop+0x944>)
 8008150:	f7f9 ffd0 	bl	80020f4 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8008154:	2200      	movs	r2, #0
 8008156:	f04f 31ff 	mov.w	r1, #4294967295
 800815a:	485c      	ldr	r0, [pc, #368]	; (80082cc <cppLoop+0x944>)
 800815c:	f7fa f886 	bl	800226c <_ZN3LED2LREaa>
		break;
 8008160:	f001 bbea 	b.w	8009938 <cppLoop+0x1fb0>
		else if(joy_stick.getValue() == JOY_C){
 8008164:	4858      	ldr	r0, [pc, #352]	; (80082c8 <cppLoop+0x940>)
 8008166:	f7f9 ff61 	bl	800202c <_ZN8JoyStick8getValueEv>
 800816a:	4603      	mov	r3, r0
 800816c:	2b02      	cmp	r3, #2
 800816e:	bf0c      	ite	eq
 8008170:	2301      	moveq	r3, #1
 8008172:	2300      	movne	r3, #0
 8008174:	b2db      	uxtb	r3, r3
 8008176:	2b00      	cmp	r3, #0
 8008178:	f001 83de 	beq.w	8009938 <cppLoop+0x1fb0>
			led.LR(-1, 1);
 800817c:	2201      	movs	r2, #1
 800817e:	f04f 31ff 	mov.w	r1, #4294967295
 8008182:	4852      	ldr	r0, [pc, #328]	; (80082cc <cppLoop+0x944>)
 8008184:	f7fa f872 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008188:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800818c:	f001 fd1c 	bl	8009bc8 <HAL_Delay>
			sd_write_array_float("PARAMS", "KP_SLOW.TXT", 1, &adj_kp_slow, OVER_WRITE);
 8008190:	2300      	movs	r3, #0
 8008192:	9300      	str	r3, [sp, #0]
 8008194:	4b4f      	ldr	r3, [pc, #316]	; (80082d4 <cppLoop+0x94c>)
 8008196:	2201      	movs	r2, #1
 8008198:	4951      	ldr	r1, [pc, #324]	; (80082e0 <cppLoop+0x958>)
 800819a:	4852      	ldr	r0, [pc, #328]	; (80082e4 <cppLoop+0x95c>)
 800819c:	f7f9 fb30 	bl	8001800 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KI_SLOW.TXT", 1, &adj_ki_slow, OVER_WRITE);
 80081a0:	2300      	movs	r3, #0
 80081a2:	9300      	str	r3, [sp, #0]
 80081a4:	4b4c      	ldr	r3, [pc, #304]	; (80082d8 <cppLoop+0x950>)
 80081a6:	2201      	movs	r2, #1
 80081a8:	494f      	ldr	r1, [pc, #316]	; (80082e8 <cppLoop+0x960>)
 80081aa:	484e      	ldr	r0, [pc, #312]	; (80082e4 <cppLoop+0x95c>)
 80081ac:	f7f9 fb28 	bl	8001800 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KD_SLOW.TXT", 1, &adj_kd_slow, OVER_WRITE);
 80081b0:	2300      	movs	r3, #0
 80081b2:	9300      	str	r3, [sp, #0]
 80081b4:	4b49      	ldr	r3, [pc, #292]	; (80082dc <cppLoop+0x954>)
 80081b6:	2201      	movs	r2, #1
 80081b8:	494c      	ldr	r1, [pc, #304]	; (80082ec <cppLoop+0x964>)
 80081ba:	484a      	ldr	r0, [pc, #296]	; (80082e4 <cppLoop+0x95c>)
 80081bc:	f7f9 fb20 	bl	8001800 <sd_write_array_float>
			line_trace.setGainSlow(adj_kp_slow, adj_ki_slow, adj_kd_slow);
 80081c0:	4b44      	ldr	r3, [pc, #272]	; (80082d4 <cppLoop+0x94c>)
 80081c2:	edd3 7a00 	vldr	s15, [r3]
 80081c6:	4b44      	ldr	r3, [pc, #272]	; (80082d8 <cppLoop+0x950>)
 80081c8:	ed93 7a00 	vldr	s14, [r3]
 80081cc:	4b43      	ldr	r3, [pc, #268]	; (80082dc <cppLoop+0x954>)
 80081ce:	edd3 6a00 	vldr	s13, [r3]
 80081d2:	eeb0 1a66 	vmov.f32	s2, s13
 80081d6:	eef0 0a47 	vmov.f32	s1, s14
 80081da:	eeb0 0a67 	vmov.f32	s0, s15
 80081de:	4844      	ldr	r0, [pc, #272]	; (80082f0 <cppLoop+0x968>)
 80081e0:	f7fb fd1c 	bl	8003c1c <_ZN9LineTrace11setGainSlowEfff>
			led.LR(-1, 0);
 80081e4:	2200      	movs	r2, #0
 80081e6:	f04f 31ff 	mov.w	r1, #4294967295
 80081ea:	4838      	ldr	r0, [pc, #224]	; (80082cc <cppLoop+0x944>)
 80081ec:	f7fa f83e 	bl	800226c <_ZN3LED2LREaa>
		break;
 80081f0:	f001 bba2 	b.w	8009938 <cppLoop+0x1fb0>

	case 1:
		led.fullColor('C');
 80081f4:	2143      	movs	r1, #67	; 0x43
 80081f6:	4835      	ldr	r0, [pc, #212]	; (80082cc <cppLoop+0x944>)
 80081f8:	f7f9 ff7c 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 80081fc:	f7f8 ff50 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008200:	2100      	movs	r1, #0
 8008202:	2000      	movs	r0, #0
 8008204:	f7f8 ff5c 	bl	80010c0 <lcd_locate>
		lcd_printf("FirstRun");
 8008208:	483a      	ldr	r0, [pc, #232]	; (80082f4 <cppLoop+0x96c>)
 800820a:	f7f8 ff83 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800820e:	2101      	movs	r1, #1
 8008210:	2000      	movs	r0, #0
 8008212:	f7f8 ff55 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_velocity);
 8008216:	4b38      	ldr	r3, [pc, #224]	; (80082f8 <cppLoop+0x970>)
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4618      	mov	r0, r3
 800821c:	f7f8 f9ac 	bl	8000578 <__aeabi_f2d>
 8008220:	4603      	mov	r3, r0
 8008222:	460c      	mov	r4, r1
 8008224:	461a      	mov	r2, r3
 8008226:	4623      	mov	r3, r4
 8008228:	4834      	ldr	r0, [pc, #208]	; (80082fc <cppLoop+0x974>)
 800822a:	f7f8 ff73 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 800822e:	4826      	ldr	r0, [pc, #152]	; (80082c8 <cppLoop+0x940>)
 8008230:	f7f9 fefc 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008234:	4603      	mov	r3, r0
 8008236:	2b02      	cmp	r3, #2
 8008238:	bf0c      	ite	eq
 800823a:	2301      	moveq	r3, #1
 800823c:	2300      	movne	r3, #0
 800823e:	b2db      	uxtb	r3, r3
 8008240:	2b00      	cmp	r3, #0
 8008242:	f001 837b 	beq.w	800993c <cppLoop+0x1fb4>
			HAL_Delay(500);
 8008246:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800824a:	f001 fcbd 	bl	8009bc8 <HAL_Delay>

			line_trace.setTargetVelocity(adj_velocity);
 800824e:	4b2a      	ldr	r3, [pc, #168]	; (80082f8 <cppLoop+0x970>)
 8008250:	edd3 7a00 	vldr	s15, [r3]
 8008254:	eeb0 0a67 	vmov.f32	s0, s15
 8008258:	4825      	ldr	r0, [pc, #148]	; (80082f0 <cppLoop+0x968>)
 800825a:	f7fb fd34 	bl	8003cc6 <_ZN9LineTrace17setTargetVelocityEf>
			led.LR(1, -1);
 800825e:	f04f 32ff 	mov.w	r2, #4294967295
 8008262:	2101      	movs	r1, #1
 8008264:	4819      	ldr	r0, [pc, #100]	; (80082cc <cppLoop+0x944>)
 8008266:	f7fa f801 	bl	800226c <_ZN3LED2LREaa>
			//HAL_Delay(3000);
			//esc.on(BLCD_POWER, BLCD_POWER, BLDC_POWER, BLDC_POWER);
			//HAL_Delay(1000);

			// Record start
			HAL_Delay(1000);
 800826a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800826e:	f001 fcab 	bl	8009bc8 <HAL_Delay>
			//logger.start();

			// Run
			line_trace.setMode(FIRST_RUNNING);
 8008272:	2100      	movs	r1, #0
 8008274:	481e      	ldr	r0, [pc, #120]	; (80082f0 <cppLoop+0x968>)
 8008276:	f7fb ff95 	bl	80041a4 <_ZN9LineTrace7setModeEs>

			logger.start();
 800827a:	4821      	ldr	r0, [pc, #132]	; (8008300 <cppLoop+0x978>)
 800827c:	f7fc fda4 	bl	8004dc8 <_ZN6Logger5startEv>

			line_trace.running();
 8008280:	481b      	ldr	r0, [pc, #108]	; (80082f0 <cppLoop+0x968>)
 8008282:	f7fb ffd3 	bl	800422c <_ZN9LineTrace7runningEv>

			logger.stop();
 8008286:	481e      	ldr	r0, [pc, #120]	; (8008300 <cppLoop+0x978>)
 8008288:	f7fc fdbd 	bl	8004e06 <_ZN6Logger4stopEv>
			logger.saveLogs("STATELOG", "TARVEL.txt");
 800828c:	4a1d      	ldr	r2, [pc, #116]	; (8008304 <cppLoop+0x97c>)
 800828e:	491e      	ldr	r1, [pc, #120]	; (8008308 <cppLoop+0x980>)
 8008290:	481b      	ldr	r0, [pc, #108]	; (8008300 <cppLoop+0x978>)
 8008292:	f7fc fc94 	bl	8004bbe <_ZN6Logger8saveLogsEPKcS1_>
			logger.saveLogs2("STATELOG", "CURVEL.txt");
 8008296:	4a1d      	ldr	r2, [pc, #116]	; (800830c <cppLoop+0x984>)
 8008298:	491b      	ldr	r1, [pc, #108]	; (8008308 <cppLoop+0x980>)
 800829a:	4819      	ldr	r0, [pc, #100]	; (8008300 <cppLoop+0x978>)
 800829c:	f7fc fca3 	bl	8004be6 <_ZN6Logger9saveLogs2EPKcS1_>
			// Record stop and save
			//logger.stop();
			//logger.saveLogsInt("STATELOG", "LPERIOD.txt");
			//logger.saveLogs2Int("STATELOG", "RPERIOD.txt");

			led.LR(0, -1);
 80082a0:	f04f 32ff 	mov.w	r2, #4294967295
 80082a4:	2100      	movs	r1, #0
 80082a6:	4809      	ldr	r0, [pc, #36]	; (80082cc <cppLoop+0x944>)
 80082a8:	f7f9 ffe0 	bl	800226c <_ZN3LED2LREaa>
		}

		break;
 80082ac:	f001 bb46 	b.w	800993c <cppLoop+0x1fb4>
 80082b0:	a0b5ed8d 	.word	0xa0b5ed8d
 80082b4:	3eb0c6f7 	.word	0x3eb0c6f7
 80082b8:	88e368f1 	.word	0x88e368f1
 80082bc:	3ee4f8b5 	.word	0x3ee4f8b5
 80082c0:	9abcaf48 	.word	0x9abcaf48
 80082c4:	3e7ad7f2 	.word	0x3e7ad7f2
 80082c8:	2000053c 	.word	0x2000053c
 80082cc:	20000548 	.word	0x20000548
 80082d0:	20048110 	.word	0x20048110
 80082d4:	20048134 	.word	0x20048134
 80082d8:	2004813c 	.word	0x2004813c
 80082dc:	20048144 	.word	0x20048144
 80082e0:	08018c54 	.word	0x08018c54
 80082e4:	08018c60 	.word	0x08018c60
 80082e8:	08018c68 	.word	0x08018c68
 80082ec:	08018c74 	.word	0x08018c74
 80082f0:	2002389c 	.word	0x2002389c
 80082f4:	08018c80 	.word	0x08018c80
 80082f8:	2004814c 	.word	0x2004814c
 80082fc:	08018c8c 	.word	0x08018c8c
 8008300:	2000056c 	.word	0x2000056c
 8008304:	08018c98 	.word	0x08018c98
 8008308:	08018ca4 	.word	0x08018ca4
 800830c:	08018cb0 	.word	0x08018cb0

	case 2:
		led.fullColor('B');
 8008310:	2142      	movs	r1, #66	; 0x42
 8008312:	48c1      	ldr	r0, [pc, #772]	; (8008618 <cppLoop+0xc90>)
 8008314:	f7f9 feee 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008318:	f7f8 fec2 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800831c:	2100      	movs	r1, #0
 800831e:	2000      	movs	r0, #0
 8008320:	f7f8 fece 	bl	80010c0 <lcd_locate>
		lcd_printf("FirstRun");
 8008324:	48bd      	ldr	r0, [pc, #756]	; (800861c <cppLoop+0xc94>)
 8008326:	f7f8 fef5 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800832a:	2101      	movs	r1, #1
 800832c:	2000      	movs	r0, #0
 800832e:	f7f8 fec7 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", adj_velocity);
 8008332:	4bbb      	ldr	r3, [pc, #748]	; (8008620 <cppLoop+0xc98>)
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4618      	mov	r0, r3
 8008338:	f7f8 f91e 	bl	8000578 <__aeabi_f2d>
 800833c:	4603      	mov	r3, r0
 800833e:	460c      	mov	r4, r1
 8008340:	461a      	mov	r2, r3
 8008342:	4623      	mov	r3, r4
 8008344:	48b7      	ldr	r0, [pc, #732]	; (8008624 <cppLoop+0xc9c>)
 8008346:	f7f8 fee5 	bl	8001114 <lcd_printf>


		if(joy_stick.getValue() == JOY_R){
 800834a:	48b7      	ldr	r0, [pc, #732]	; (8008628 <cppLoop+0xca0>)
 800834c:	f7f9 fe6e 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008350:	4603      	mov	r3, r0
 8008352:	2b10      	cmp	r3, #16
 8008354:	bf0c      	ite	eq
 8008356:	2301      	moveq	r3, #1
 8008358:	2300      	movne	r3, #0
 800835a:	b2db      	uxtb	r3, r3
 800835c:	2b00      	cmp	r3, #0
 800835e:	d023      	beq.n	80083a8 <cppLoop+0xa20>
			led.LR(-1, 1);
 8008360:	2201      	movs	r2, #1
 8008362:	f04f 31ff 	mov.w	r1, #4294967295
 8008366:	48ac      	ldr	r0, [pc, #688]	; (8008618 <cppLoop+0xc90>)
 8008368:	f7f9 ff80 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 800836c:	2064      	movs	r0, #100	; 0x64
 800836e:	f001 fc2b 	bl	8009bc8 <HAL_Delay>

			adj_velocity = adj_velocity + 0.1;
 8008372:	4bab      	ldr	r3, [pc, #684]	; (8008620 <cppLoop+0xc98>)
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	4618      	mov	r0, r3
 8008378:	f7f8 f8fe 	bl	8000578 <__aeabi_f2d>
 800837c:	a3a4      	add	r3, pc, #656	; (adr r3, 8008610 <cppLoop+0xc88>)
 800837e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008382:	f7f7 ff9b 	bl	80002bc <__adddf3>
 8008386:	4603      	mov	r3, r0
 8008388:	460c      	mov	r4, r1
 800838a:	4618      	mov	r0, r3
 800838c:	4621      	mov	r1, r4
 800838e:	f7f8 fc43 	bl	8000c18 <__aeabi_d2f>
 8008392:	4602      	mov	r2, r0
 8008394:	4ba2      	ldr	r3, [pc, #648]	; (8008620 <cppLoop+0xc98>)
 8008396:	601a      	str	r2, [r3, #0]

			led.LR(-1, 0);
 8008398:	2200      	movs	r2, #0
 800839a:	f04f 31ff 	mov.w	r1, #4294967295
 800839e:	489e      	ldr	r0, [pc, #632]	; (8008618 <cppLoop+0xc90>)
 80083a0:	f7f9 ff64 	bl	800226c <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "TARVEL1.TXT", 1, &adj_velocity, OVER_WRITE);
			line_trace.setTargetVelocity(adj_velocity);

			led.LR(-1, 0);
		}
		break;
 80083a4:	f001 bacc 	b.w	8009940 <cppLoop+0x1fb8>
		else if(joy_stick.getValue() == JOY_L){
 80083a8:	489f      	ldr	r0, [pc, #636]	; (8008628 <cppLoop+0xca0>)
 80083aa:	f7f9 fe3f 	bl	800202c <_ZN8JoyStick8getValueEv>
 80083ae:	4603      	mov	r3, r0
 80083b0:	2b01      	cmp	r3, #1
 80083b2:	bf0c      	ite	eq
 80083b4:	2301      	moveq	r3, #1
 80083b6:	2300      	movne	r3, #0
 80083b8:	b2db      	uxtb	r3, r3
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d023      	beq.n	8008406 <cppLoop+0xa7e>
			led.LR(-1, 1);
 80083be:	2201      	movs	r2, #1
 80083c0:	f04f 31ff 	mov.w	r1, #4294967295
 80083c4:	4894      	ldr	r0, [pc, #592]	; (8008618 <cppLoop+0xc90>)
 80083c6:	f7f9 ff51 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 80083ca:	2064      	movs	r0, #100	; 0x64
 80083cc:	f001 fbfc 	bl	8009bc8 <HAL_Delay>
			adj_velocity = adj_velocity - 0.1;
 80083d0:	4b93      	ldr	r3, [pc, #588]	; (8008620 <cppLoop+0xc98>)
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	4618      	mov	r0, r3
 80083d6:	f7f8 f8cf 	bl	8000578 <__aeabi_f2d>
 80083da:	a38d      	add	r3, pc, #564	; (adr r3, 8008610 <cppLoop+0xc88>)
 80083dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083e0:	f7f7 ff6a 	bl	80002b8 <__aeabi_dsub>
 80083e4:	4603      	mov	r3, r0
 80083e6:	460c      	mov	r4, r1
 80083e8:	4618      	mov	r0, r3
 80083ea:	4621      	mov	r1, r4
 80083ec:	f7f8 fc14 	bl	8000c18 <__aeabi_d2f>
 80083f0:	4602      	mov	r2, r0
 80083f2:	4b8b      	ldr	r3, [pc, #556]	; (8008620 <cppLoop+0xc98>)
 80083f4:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 80083f6:	2200      	movs	r2, #0
 80083f8:	f04f 31ff 	mov.w	r1, #4294967295
 80083fc:	4886      	ldr	r0, [pc, #536]	; (8008618 <cppLoop+0xc90>)
 80083fe:	f7f9 ff35 	bl	800226c <_ZN3LED2LREaa>
		break;
 8008402:	f001 ba9d 	b.w	8009940 <cppLoop+0x1fb8>
		else if(joy_stick.getValue() == JOY_C){
 8008406:	4888      	ldr	r0, [pc, #544]	; (8008628 <cppLoop+0xca0>)
 8008408:	f7f9 fe10 	bl	800202c <_ZN8JoyStick8getValueEv>
 800840c:	4603      	mov	r3, r0
 800840e:	2b02      	cmp	r3, #2
 8008410:	bf0c      	ite	eq
 8008412:	2301      	moveq	r3, #1
 8008414:	2300      	movne	r3, #0
 8008416:	b2db      	uxtb	r3, r3
 8008418:	2b00      	cmp	r3, #0
 800841a:	f001 8291 	beq.w	8009940 <cppLoop+0x1fb8>
			led.LR(-1, 1);
 800841e:	2201      	movs	r2, #1
 8008420:	f04f 31ff 	mov.w	r1, #4294967295
 8008424:	487c      	ldr	r0, [pc, #496]	; (8008618 <cppLoop+0xc90>)
 8008426:	f7f9 ff21 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(300);
 800842a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800842e:	f001 fbcb 	bl	8009bc8 <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL1.TXT", 1, &adj_velocity, OVER_WRITE);
 8008432:	2300      	movs	r3, #0
 8008434:	9300      	str	r3, [sp, #0]
 8008436:	4b7a      	ldr	r3, [pc, #488]	; (8008620 <cppLoop+0xc98>)
 8008438:	2201      	movs	r2, #1
 800843a:	497c      	ldr	r1, [pc, #496]	; (800862c <cppLoop+0xca4>)
 800843c:	487c      	ldr	r0, [pc, #496]	; (8008630 <cppLoop+0xca8>)
 800843e:	f7f9 f9df 	bl	8001800 <sd_write_array_float>
			line_trace.setTargetVelocity(adj_velocity);
 8008442:	4b77      	ldr	r3, [pc, #476]	; (8008620 <cppLoop+0xc98>)
 8008444:	edd3 7a00 	vldr	s15, [r3]
 8008448:	eeb0 0a67 	vmov.f32	s0, s15
 800844c:	4879      	ldr	r0, [pc, #484]	; (8008634 <cppLoop+0xcac>)
 800844e:	f7fb fc3a 	bl	8003cc6 <_ZN9LineTrace17setTargetVelocityEf>
			led.LR(-1, 0);
 8008452:	2200      	movs	r2, #0
 8008454:	f04f 31ff 	mov.w	r1, #4294967295
 8008458:	486f      	ldr	r0, [pc, #444]	; (8008618 <cppLoop+0xc90>)
 800845a:	f7f9 ff07 	bl	800226c <_ZN3LED2LREaa>
		break;
 800845e:	f001 ba6f 	b.w	8009940 <cppLoop+0x1fb8>

	case 3:
		led.fullColor('Y');
 8008462:	2159      	movs	r1, #89	; 0x59
 8008464:	486c      	ldr	r0, [pc, #432]	; (8008618 <cppLoop+0xc90>)
 8008466:	f7f9 fe45 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 800846a:	f7f8 fe19 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800846e:	2100      	movs	r1, #0
 8008470:	2000      	movs	r0, #0
 8008472:	f7f8 fe25 	bl	80010c0 <lcd_locate>
		lcd_printf("2:   %3.1f", adj_max_velocity);
 8008476:	4b70      	ldr	r3, [pc, #448]	; (8008638 <cppLoop+0xcb0>)
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	4618      	mov	r0, r3
 800847c:	f7f8 f87c 	bl	8000578 <__aeabi_f2d>
 8008480:	4603      	mov	r3, r0
 8008482:	460c      	mov	r4, r1
 8008484:	461a      	mov	r2, r3
 8008486:	4623      	mov	r3, r4
 8008488:	486c      	ldr	r0, [pc, #432]	; (800863c <cppLoop+0xcb4>)
 800848a:	f7f8 fe43 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800848e:	2101      	movs	r1, #1
 8008490:	2000      	movs	r0, #0
 8008492:	f7f8 fe15 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_min_velocity);
 8008496:	4b6a      	ldr	r3, [pc, #424]	; (8008640 <cppLoop+0xcb8>)
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	4618      	mov	r0, r3
 800849c:	f7f8 f86c 	bl	8000578 <__aeabi_f2d>
 80084a0:	4603      	mov	r3, r0
 80084a2:	460c      	mov	r4, r1
 80084a4:	461a      	mov	r2, r3
 80084a6:	4623      	mov	r3, r4
 80084a8:	4866      	ldr	r0, [pc, #408]	; (8008644 <cppLoop+0xcbc>)
 80084aa:	f7f8 fe33 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80084ae:	485e      	ldr	r0, [pc, #376]	; (8008628 <cppLoop+0xca0>)
 80084b0:	f7f9 fdbc 	bl	800202c <_ZN8JoyStick8getValueEv>
 80084b4:	4603      	mov	r3, r0
 80084b6:	2b02      	cmp	r3, #2
 80084b8:	bf0c      	ite	eq
 80084ba:	2301      	moveq	r3, #1
 80084bc:	2300      	movne	r3, #0
 80084be:	b2db      	uxtb	r3, r3
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	f001 823f 	beq.w	8009944 <cppLoop+0x1fbc>
			HAL_Delay(500);
 80084c6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80084ca:	f001 fb7d 	bl	8009bc8 <HAL_Delay>

			led.LR(1, -1);
 80084ce:	f04f 32ff 	mov.w	r2, #4294967295
 80084d2:	2101      	movs	r1, #1
 80084d4:	4850      	ldr	r0, [pc, #320]	; (8008618 <cppLoop+0xc90>)
 80084d6:	f7f9 fec9 	bl	800226c <_ZN3LED2LREaa>
			line_trace.setMode(SECOND_RUNNING);
 80084da:	2101      	movs	r1, #1
 80084dc:	4855      	ldr	r0, [pc, #340]	; (8008634 <cppLoop+0xcac>)
 80084de:	f7fb fe61 	bl	80041a4 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_min_velocity);
 80084e2:	4b57      	ldr	r3, [pc, #348]	; (8008640 <cppLoop+0xcb8>)
 80084e4:	edd3 7a00 	vldr	s15, [r3]
 80084e8:	eeb0 0a67 	vmov.f32	s0, s15
 80084ec:	4851      	ldr	r0, [pc, #324]	; (8008634 <cppLoop+0xcac>)
 80084ee:	f7fb fbea 	bl	8003cc6 <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity);
 80084f2:	4b51      	ldr	r3, [pc, #324]	; (8008638 <cppLoop+0xcb0>)
 80084f4:	edd3 7a00 	vldr	s15, [r3]
 80084f8:	eeb0 0a67 	vmov.f32	s0, s15
 80084fc:	484d      	ldr	r0, [pc, #308]	; (8008634 <cppLoop+0xcac>)
 80084fe:	f7fb fbf2 	bl	8003ce6 <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_min_velocity);
 8008502:	4b4f      	ldr	r3, [pc, #316]	; (8008640 <cppLoop+0xcb8>)
 8008504:	edd3 7a00 	vldr	s15, [r3]
 8008508:	eeb0 0a67 	vmov.f32	s0, s15
 800850c:	4849      	ldr	r0, [pc, #292]	; (8008634 <cppLoop+0xcac>)
 800850e:	f7fb fc0a 	bl	8003d26 <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabele();
 8008512:	4848      	ldr	r0, [pc, #288]	; (8008634 <cppLoop+0xcac>)
 8008514:	f7fb ffec 	bl	80044f0 <_ZN9LineTrace20createVelocityTabeleEv>

			HAL_Delay(1000);
 8008518:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800851c:	f001 fb54 	bl	8009bc8 <HAL_Delay>

			logger.start();
 8008520:	4849      	ldr	r0, [pc, #292]	; (8008648 <cppLoop+0xcc0>)
 8008522:	f7fc fc51 	bl	8004dc8 <_ZN6Logger5startEv>

			line_trace.running();
 8008526:	4843      	ldr	r0, [pc, #268]	; (8008634 <cppLoop+0xcac>)
 8008528:	f7fb fe80 	bl	800422c <_ZN9LineTrace7runningEv>

			logger.stop();
 800852c:	4846      	ldr	r0, [pc, #280]	; (8008648 <cppLoop+0xcc0>)
 800852e:	f7fc fc6a 	bl	8004e06 <_ZN6Logger4stopEv>
			logger.saveLogs("STATELOG", "TARVEL.txt");
 8008532:	4a46      	ldr	r2, [pc, #280]	; (800864c <cppLoop+0xcc4>)
 8008534:	4946      	ldr	r1, [pc, #280]	; (8008650 <cppLoop+0xcc8>)
 8008536:	4844      	ldr	r0, [pc, #272]	; (8008648 <cppLoop+0xcc0>)
 8008538:	f7fc fb41 	bl	8004bbe <_ZN6Logger8saveLogsEPKcS1_>
			logger.saveLogs2("STATELOG", "CURVEL.txt");
 800853c:	4a45      	ldr	r2, [pc, #276]	; (8008654 <cppLoop+0xccc>)
 800853e:	4944      	ldr	r1, [pc, #272]	; (8008650 <cppLoop+0xcc8>)
 8008540:	4841      	ldr	r0, [pc, #260]	; (8008648 <cppLoop+0xcc0>)
 8008542:	f7fc fb50 	bl	8004be6 <_ZN6Logger9saveLogs2EPKcS1_>

			led.LR(0, -1);
 8008546:	f04f 32ff 	mov.w	r2, #4294967295
 800854a:	2100      	movs	r1, #0
 800854c:	4832      	ldr	r0, [pc, #200]	; (8008618 <cppLoop+0xc90>)
 800854e:	f7f9 fe8d 	bl	800226c <_ZN3LED2LREaa>
		}

		break;
 8008552:	f001 b9f7 	b.w	8009944 <cppLoop+0x1fbc>

	case 4:
		led.fullColor('G');
 8008556:	2147      	movs	r1, #71	; 0x47
 8008558:	482f      	ldr	r0, [pc, #188]	; (8008618 <cppLoop+0xc90>)
 800855a:	f7f9 fdcb 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 800855e:	f7f8 fd9f 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008562:	2100      	movs	r1, #0
 8008564:	2000      	movs	r0, #0
 8008566:	f7f8 fdab 	bl	80010c0 <lcd_locate>
		lcd_printf("2:   %3.1f", line_trace.getMaxVelocity());
 800856a:	4832      	ldr	r0, [pc, #200]	; (8008634 <cppLoop+0xcac>)
 800856c:	f7fb fc0b 	bl	8003d86 <_ZN9LineTrace14getMaxVelocityEv>
 8008570:	ee10 3a10 	vmov	r3, s0
 8008574:	4618      	mov	r0, r3
 8008576:	f7f7 ffff 	bl	8000578 <__aeabi_f2d>
 800857a:	4603      	mov	r3, r0
 800857c:	460c      	mov	r4, r1
 800857e:	461a      	mov	r2, r3
 8008580:	4623      	mov	r3, r4
 8008582:	482e      	ldr	r0, [pc, #184]	; (800863c <cppLoop+0xcb4>)
 8008584:	f7f8 fdc6 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008588:	2101      	movs	r1, #1
 800858a:	2000      	movs	r0, #0
 800858c:	f7f8 fd98 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", line_trace.getMinVelocity());
 8008590:	4828      	ldr	r0, [pc, #160]	; (8008634 <cppLoop+0xcac>)
 8008592:	f7fb fc18 	bl	8003dc6 <_ZN9LineTrace14getMinVelocityEv>
 8008596:	ee10 3a10 	vmov	r3, s0
 800859a:	4618      	mov	r0, r3
 800859c:	f7f7 ffec 	bl	8000578 <__aeabi_f2d>
 80085a0:	4603      	mov	r3, r0
 80085a2:	460c      	mov	r4, r1
 80085a4:	461a      	mov	r2, r3
 80085a6:	4623      	mov	r3, r4
 80085a8:	481e      	ldr	r0, [pc, #120]	; (8008624 <cppLoop+0xc9c>)
 80085aa:	f7f8 fdb3 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 80085ae:	481e      	ldr	r0, [pc, #120]	; (8008628 <cppLoop+0xca0>)
 80085b0:	f7f9 fd3c 	bl	800202c <_ZN8JoyStick8getValueEv>
 80085b4:	4603      	mov	r3, r0
 80085b6:	2b08      	cmp	r3, #8
 80085b8:	bf0c      	ite	eq
 80085ba:	2301      	moveq	r3, #1
 80085bc:	2300      	movne	r3, #0
 80085be:	b2db      	uxtb	r3, r3
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d04b      	beq.n	800865c <cppLoop+0xcd4>
			led.LR(-1, 1);
 80085c4:	2201      	movs	r2, #1
 80085c6:	f04f 31ff 	mov.w	r1, #4294967295
 80085ca:	4813      	ldr	r0, [pc, #76]	; (8008618 <cppLoop+0xc90>)
 80085cc:	f7f9 fe4e 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(300);
 80085d0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80085d4:	f001 faf8 	bl	8009bc8 <HAL_Delay>

			selector_vel++;
 80085d8:	4b1f      	ldr	r3, [pc, #124]	; (8008658 <cppLoop+0xcd0>)
 80085da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80085de:	b29b      	uxth	r3, r3
 80085e0:	3301      	adds	r3, #1
 80085e2:	b29b      	uxth	r3, r3
 80085e4:	b21a      	sxth	r2, r3
 80085e6:	4b1c      	ldr	r3, [pc, #112]	; (8008658 <cppLoop+0xcd0>)
 80085e8:	801a      	strh	r2, [r3, #0]
			if(selector_vel >= 2) selector_vel = 0;
 80085ea:	4b1b      	ldr	r3, [pc, #108]	; (8008658 <cppLoop+0xcd0>)
 80085ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80085f0:	2b01      	cmp	r3, #1
 80085f2:	dd02      	ble.n	80085fa <cppLoop+0xc72>
 80085f4:	4b18      	ldr	r3, [pc, #96]	; (8008658 <cppLoop+0xcd0>)
 80085f6:	2200      	movs	r2, #0
 80085f8:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 80085fa:	2200      	movs	r2, #0
 80085fc:	f04f 31ff 	mov.w	r1, #4294967295
 8008600:	4805      	ldr	r0, [pc, #20]	; (8008618 <cppLoop+0xc90>)
 8008602:	f7f9 fe33 	bl	800226c <_ZN3LED2LREaa>
			line_trace.setMaxVelocity(adj_max_velocity);
			line_trace.setMinVelocity(adj_min_velocity);

			led.LR(-1, 0);
		}
		break;
 8008606:	f001 b99f 	b.w	8009948 <cppLoop+0x1fc0>
 800860a:	bf00      	nop
 800860c:	f3af 8000 	nop.w
 8008610:	9999999a 	.word	0x9999999a
 8008614:	3fb99999 	.word	0x3fb99999
 8008618:	20000548 	.word	0x20000548
 800861c:	08018c80 	.word	0x08018c80
 8008620:	2004814c 	.word	0x2004814c
 8008624:	08018cbc 	.word	0x08018cbc
 8008628:	2000053c 	.word	0x2000053c
 800862c:	08018cc8 	.word	0x08018cc8
 8008630:	08018c60 	.word	0x08018c60
 8008634:	2002389c 	.word	0x2002389c
 8008638:	20048154 	.word	0x20048154
 800863c:	08018cd4 	.word	0x08018cd4
 8008640:	20048164 	.word	0x20048164
 8008644:	08018c8c 	.word	0x08018c8c
 8008648:	2000056c 	.word	0x2000056c
 800864c:	08018c98 	.word	0x08018c98
 8008650:	08018ca4 	.word	0x08018ca4
 8008654:	08018cb0 	.word	0x08018cb0
 8008658:	20048116 	.word	0x20048116
		else if(joy_stick.getValue() == JOY_R){
 800865c:	48ac      	ldr	r0, [pc, #688]	; (8008910 <cppLoop+0xf88>)
 800865e:	f7f9 fce5 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008662:	4603      	mov	r3, r0
 8008664:	2b10      	cmp	r3, #16
 8008666:	bf0c      	ite	eq
 8008668:	2301      	moveq	r3, #1
 800866a:	2300      	movne	r3, #0
 800866c:	b2db      	uxtb	r3, r3
 800866e:	2b00      	cmp	r3, #0
 8008670:	d03c      	beq.n	80086ec <cppLoop+0xd64>
			led.LR(-1, 1);
 8008672:	2201      	movs	r2, #1
 8008674:	f04f 31ff 	mov.w	r1, #4294967295
 8008678:	48a6      	ldr	r0, [pc, #664]	; (8008914 <cppLoop+0xf8c>)
 800867a:	f7f9 fdf7 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 800867e:	2064      	movs	r0, #100	; 0x64
 8008680:	f001 faa2 	bl	8009bc8 <HAL_Delay>
			if(selector_vel == 0)
 8008684:	4ba4      	ldr	r3, [pc, #656]	; (8008918 <cppLoop+0xf90>)
 8008686:	f9b3 3000 	ldrsh.w	r3, [r3]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d113      	bne.n	80086b6 <cppLoop+0xd2e>
				adj_max_velocity = adj_max_velocity + 0.1;
 800868e:	4ba3      	ldr	r3, [pc, #652]	; (800891c <cppLoop+0xf94>)
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	4618      	mov	r0, r3
 8008694:	f7f7 ff70 	bl	8000578 <__aeabi_f2d>
 8008698:	a39b      	add	r3, pc, #620	; (adr r3, 8008908 <cppLoop+0xf80>)
 800869a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800869e:	f7f7 fe0d 	bl	80002bc <__adddf3>
 80086a2:	4603      	mov	r3, r0
 80086a4:	460c      	mov	r4, r1
 80086a6:	4618      	mov	r0, r3
 80086a8:	4621      	mov	r1, r4
 80086aa:	f7f8 fab5 	bl	8000c18 <__aeabi_d2f>
 80086ae:	4602      	mov	r2, r0
 80086b0:	4b9a      	ldr	r3, [pc, #616]	; (800891c <cppLoop+0xf94>)
 80086b2:	601a      	str	r2, [r3, #0]
 80086b4:	e012      	b.n	80086dc <cppLoop+0xd54>
				adj_min_velocity = adj_min_velocity + 0.1;
 80086b6:	4b9a      	ldr	r3, [pc, #616]	; (8008920 <cppLoop+0xf98>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	4618      	mov	r0, r3
 80086bc:	f7f7 ff5c 	bl	8000578 <__aeabi_f2d>
 80086c0:	a391      	add	r3, pc, #580	; (adr r3, 8008908 <cppLoop+0xf80>)
 80086c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086c6:	f7f7 fdf9 	bl	80002bc <__adddf3>
 80086ca:	4603      	mov	r3, r0
 80086cc:	460c      	mov	r4, r1
 80086ce:	4618      	mov	r0, r3
 80086d0:	4621      	mov	r1, r4
 80086d2:	f7f8 faa1 	bl	8000c18 <__aeabi_d2f>
 80086d6:	4602      	mov	r2, r0
 80086d8:	4b91      	ldr	r3, [pc, #580]	; (8008920 <cppLoop+0xf98>)
 80086da:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 80086dc:	2200      	movs	r2, #0
 80086de:	f04f 31ff 	mov.w	r1, #4294967295
 80086e2:	488c      	ldr	r0, [pc, #560]	; (8008914 <cppLoop+0xf8c>)
 80086e4:	f7f9 fdc2 	bl	800226c <_ZN3LED2LREaa>
		break;
 80086e8:	f001 b92e 	b.w	8009948 <cppLoop+0x1fc0>
		else if(joy_stick.getValue() == JOY_L){
 80086ec:	4888      	ldr	r0, [pc, #544]	; (8008910 <cppLoop+0xf88>)
 80086ee:	f7f9 fc9d 	bl	800202c <_ZN8JoyStick8getValueEv>
 80086f2:	4603      	mov	r3, r0
 80086f4:	2b01      	cmp	r3, #1
 80086f6:	bf0c      	ite	eq
 80086f8:	2301      	moveq	r3, #1
 80086fa:	2300      	movne	r3, #0
 80086fc:	b2db      	uxtb	r3, r3
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d03c      	beq.n	800877c <cppLoop+0xdf4>
			led.LR(-1, 1);
 8008702:	2201      	movs	r2, #1
 8008704:	f04f 31ff 	mov.w	r1, #4294967295
 8008708:	4882      	ldr	r0, [pc, #520]	; (8008914 <cppLoop+0xf8c>)
 800870a:	f7f9 fdaf 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 800870e:	2064      	movs	r0, #100	; 0x64
 8008710:	f001 fa5a 	bl	8009bc8 <HAL_Delay>
			if(selector_vel == 0)
 8008714:	4b80      	ldr	r3, [pc, #512]	; (8008918 <cppLoop+0xf90>)
 8008716:	f9b3 3000 	ldrsh.w	r3, [r3]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d113      	bne.n	8008746 <cppLoop+0xdbe>
				adj_max_velocity = adj_max_velocity - 0.1;
 800871e:	4b7f      	ldr	r3, [pc, #508]	; (800891c <cppLoop+0xf94>)
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	4618      	mov	r0, r3
 8008724:	f7f7 ff28 	bl	8000578 <__aeabi_f2d>
 8008728:	a377      	add	r3, pc, #476	; (adr r3, 8008908 <cppLoop+0xf80>)
 800872a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800872e:	f7f7 fdc3 	bl	80002b8 <__aeabi_dsub>
 8008732:	4603      	mov	r3, r0
 8008734:	460c      	mov	r4, r1
 8008736:	4618      	mov	r0, r3
 8008738:	4621      	mov	r1, r4
 800873a:	f7f8 fa6d 	bl	8000c18 <__aeabi_d2f>
 800873e:	4602      	mov	r2, r0
 8008740:	4b76      	ldr	r3, [pc, #472]	; (800891c <cppLoop+0xf94>)
 8008742:	601a      	str	r2, [r3, #0]
 8008744:	e012      	b.n	800876c <cppLoop+0xde4>
				adj_min_velocity = adj_min_velocity - 0.1;
 8008746:	4b76      	ldr	r3, [pc, #472]	; (8008920 <cppLoop+0xf98>)
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	4618      	mov	r0, r3
 800874c:	f7f7 ff14 	bl	8000578 <__aeabi_f2d>
 8008750:	a36d      	add	r3, pc, #436	; (adr r3, 8008908 <cppLoop+0xf80>)
 8008752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008756:	f7f7 fdaf 	bl	80002b8 <__aeabi_dsub>
 800875a:	4603      	mov	r3, r0
 800875c:	460c      	mov	r4, r1
 800875e:	4618      	mov	r0, r3
 8008760:	4621      	mov	r1, r4
 8008762:	f7f8 fa59 	bl	8000c18 <__aeabi_d2f>
 8008766:	4602      	mov	r2, r0
 8008768:	4b6d      	ldr	r3, [pc, #436]	; (8008920 <cppLoop+0xf98>)
 800876a:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 800876c:	2200      	movs	r2, #0
 800876e:	f04f 31ff 	mov.w	r1, #4294967295
 8008772:	4868      	ldr	r0, [pc, #416]	; (8008914 <cppLoop+0xf8c>)
 8008774:	f7f9 fd7a 	bl	800226c <_ZN3LED2LREaa>
		break;
 8008778:	f001 b8e6 	b.w	8009948 <cppLoop+0x1fc0>
		else if(joy_stick.getValue() == JOY_C){
 800877c:	4864      	ldr	r0, [pc, #400]	; (8008910 <cppLoop+0xf88>)
 800877e:	f7f9 fc55 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008782:	4603      	mov	r3, r0
 8008784:	2b02      	cmp	r3, #2
 8008786:	bf0c      	ite	eq
 8008788:	2301      	moveq	r3, #1
 800878a:	2300      	movne	r3, #0
 800878c:	b2db      	uxtb	r3, r3
 800878e:	2b00      	cmp	r3, #0
 8008790:	f001 80da 	beq.w	8009948 <cppLoop+0x1fc0>
			led.LR(-1, 1);
 8008794:	2201      	movs	r2, #1
 8008796:	f04f 31ff 	mov.w	r1, #4294967295
 800879a:	485e      	ldr	r0, [pc, #376]	; (8008914 <cppLoop+0xf8c>)
 800879c:	f7f9 fd66 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(300);
 80087a0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80087a4:	f001 fa10 	bl	8009bc8 <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL2.TXT", 1, &adj_max_velocity, OVER_WRITE);
 80087a8:	2300      	movs	r3, #0
 80087aa:	9300      	str	r3, [sp, #0]
 80087ac:	4b5b      	ldr	r3, [pc, #364]	; (800891c <cppLoop+0xf94>)
 80087ae:	2201      	movs	r2, #1
 80087b0:	495c      	ldr	r1, [pc, #368]	; (8008924 <cppLoop+0xf9c>)
 80087b2:	485d      	ldr	r0, [pc, #372]	; (8008928 <cppLoop+0xfa0>)
 80087b4:	f7f9 f824 	bl	8001800 <sd_write_array_float>
			sd_write_array_float("PARAMS", "MINVEL.TXT", 1, &adj_min_velocity, OVER_WRITE);
 80087b8:	2300      	movs	r3, #0
 80087ba:	9300      	str	r3, [sp, #0]
 80087bc:	4b58      	ldr	r3, [pc, #352]	; (8008920 <cppLoop+0xf98>)
 80087be:	2201      	movs	r2, #1
 80087c0:	495a      	ldr	r1, [pc, #360]	; (800892c <cppLoop+0xfa4>)
 80087c2:	4859      	ldr	r0, [pc, #356]	; (8008928 <cppLoop+0xfa0>)
 80087c4:	f7f9 f81c 	bl	8001800 <sd_write_array_float>
			line_trace.setMaxVelocity(adj_max_velocity);
 80087c8:	4b54      	ldr	r3, [pc, #336]	; (800891c <cppLoop+0xf94>)
 80087ca:	edd3 7a00 	vldr	s15, [r3]
 80087ce:	eeb0 0a67 	vmov.f32	s0, s15
 80087d2:	4857      	ldr	r0, [pc, #348]	; (8008930 <cppLoop+0xfa8>)
 80087d4:	f7fb fa87 	bl	8003ce6 <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_min_velocity);
 80087d8:	4b51      	ldr	r3, [pc, #324]	; (8008920 <cppLoop+0xf98>)
 80087da:	edd3 7a00 	vldr	s15, [r3]
 80087de:	eeb0 0a67 	vmov.f32	s0, s15
 80087e2:	4853      	ldr	r0, [pc, #332]	; (8008930 <cppLoop+0xfa8>)
 80087e4:	f7fb fa9f 	bl	8003d26 <_ZN9LineTrace14setMinVelocityEf>
			led.LR(-1, 0);
 80087e8:	2200      	movs	r2, #0
 80087ea:	f04f 31ff 	mov.w	r1, #4294967295
 80087ee:	4849      	ldr	r0, [pc, #292]	; (8008914 <cppLoop+0xf8c>)
 80087f0:	f7f9 fd3c 	bl	800226c <_ZN3LED2LREaa>
		break;
 80087f4:	f001 b8a8 	b.w	8009948 <cppLoop+0x1fc0>

	case 5:
		led.fullColor('M');
 80087f8:	214d      	movs	r1, #77	; 0x4d
 80087fa:	4846      	ldr	r0, [pc, #280]	; (8008914 <cppLoop+0xf8c>)
 80087fc:	f7f9 fc7a 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008800:	f7f8 fc4e 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008804:	2100      	movs	r1, #0
 8008806:	2000      	movs	r0, #0
 8008808:	f7f8 fc5a 	bl	80010c0 <lcd_locate>
		lcd_printf("3:   %3.1f", adj_max_velocity2);
 800880c:	4b49      	ldr	r3, [pc, #292]	; (8008934 <cppLoop+0xfac>)
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	4618      	mov	r0, r3
 8008812:	f7f7 feb1 	bl	8000578 <__aeabi_f2d>
 8008816:	4603      	mov	r3, r0
 8008818:	460c      	mov	r4, r1
 800881a:	461a      	mov	r2, r3
 800881c:	4623      	mov	r3, r4
 800881e:	4846      	ldr	r0, [pc, #280]	; (8008938 <cppLoop+0xfb0>)
 8008820:	f7f8 fc78 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008824:	2101      	movs	r1, #1
 8008826:	2000      	movs	r0, #0
 8008828:	f7f8 fc4a 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_min_velocity2);
 800882c:	4b43      	ldr	r3, [pc, #268]	; (800893c <cppLoop+0xfb4>)
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	4618      	mov	r0, r3
 8008832:	f7f7 fea1 	bl	8000578 <__aeabi_f2d>
 8008836:	4603      	mov	r3, r0
 8008838:	460c      	mov	r4, r1
 800883a:	461a      	mov	r2, r3
 800883c:	4623      	mov	r3, r4
 800883e:	4840      	ldr	r0, [pc, #256]	; (8008940 <cppLoop+0xfb8>)
 8008840:	f7f8 fc68 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8008844:	4832      	ldr	r0, [pc, #200]	; (8008910 <cppLoop+0xf88>)
 8008846:	f7f9 fbf1 	bl	800202c <_ZN8JoyStick8getValueEv>
 800884a:	4603      	mov	r3, r0
 800884c:	2b02      	cmp	r3, #2
 800884e:	bf0c      	ite	eq
 8008850:	2301      	moveq	r3, #1
 8008852:	2300      	movne	r3, #0
 8008854:	b2db      	uxtb	r3, r3
 8008856:	2b00      	cmp	r3, #0
 8008858:	f001 8078 	beq.w	800994c <cppLoop+0x1fc4>
			HAL_Delay(500);
 800885c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008860:	f001 f9b2 	bl	8009bc8 <HAL_Delay>

			led.LR(1, -1);
 8008864:	f04f 32ff 	mov.w	r2, #4294967295
 8008868:	2101      	movs	r1, #1
 800886a:	482a      	ldr	r0, [pc, #168]	; (8008914 <cppLoop+0xf8c>)
 800886c:	f7f9 fcfe 	bl	800226c <_ZN3LED2LREaa>
			line_trace.setGain(adj_kp, adj_ki, adj_kd);
 8008870:	4b34      	ldr	r3, [pc, #208]	; (8008944 <cppLoop+0xfbc>)
 8008872:	edd3 7a00 	vldr	s15, [r3]
 8008876:	4b34      	ldr	r3, [pc, #208]	; (8008948 <cppLoop+0xfc0>)
 8008878:	ed93 7a00 	vldr	s14, [r3]
 800887c:	4b33      	ldr	r3, [pc, #204]	; (800894c <cppLoop+0xfc4>)
 800887e:	edd3 6a00 	vldr	s13, [r3]
 8008882:	eeb0 1a66 	vmov.f32	s2, s13
 8008886:	eef0 0a47 	vmov.f32	s1, s14
 800888a:	eeb0 0a67 	vmov.f32	s0, s15
 800888e:	4828      	ldr	r0, [pc, #160]	; (8008930 <cppLoop+0xfa8>)
 8008890:	f7fb f97e 	bl	8003b90 <_ZN9LineTrace7setGainEfff>
			line_trace.setMode(THIRD_RUNNING);
 8008894:	2102      	movs	r1, #2
 8008896:	4826      	ldr	r0, [pc, #152]	; (8008930 <cppLoop+0xfa8>)
 8008898:	f7fb fc84 	bl	80041a4 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_min_velocity2);
 800889c:	4b27      	ldr	r3, [pc, #156]	; (800893c <cppLoop+0xfb4>)
 800889e:	edd3 7a00 	vldr	s15, [r3]
 80088a2:	eeb0 0a67 	vmov.f32	s0, s15
 80088a6:	4822      	ldr	r0, [pc, #136]	; (8008930 <cppLoop+0xfa8>)
 80088a8:	f7fb fa0d 	bl	8003cc6 <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity2(adj_max_velocity2);
 80088ac:	4b21      	ldr	r3, [pc, #132]	; (8008934 <cppLoop+0xfac>)
 80088ae:	edd3 7a00 	vldr	s15, [r3]
 80088b2:	eeb0 0a67 	vmov.f32	s0, s15
 80088b6:	481e      	ldr	r0, [pc, #120]	; (8008930 <cppLoop+0xfa8>)
 80088b8:	f7fb fa25 	bl	8003d06 <_ZN9LineTrace15setMaxVelocity2Ef>
			line_trace.setMinVelocity2(adj_min_velocity2);
 80088bc:	4b1f      	ldr	r3, [pc, #124]	; (800893c <cppLoop+0xfb4>)
 80088be:	edd3 7a00 	vldr	s15, [r3]
 80088c2:	eeb0 0a67 	vmov.f32	s0, s15
 80088c6:	481a      	ldr	r0, [pc, #104]	; (8008930 <cppLoop+0xfa8>)
 80088c8:	f7fb fa3d 	bl	8003d46 <_ZN9LineTrace15setMinVelocity2Ef>
			line_trace.createVelocityTabele();
 80088cc:	4818      	ldr	r0, [pc, #96]	; (8008930 <cppLoop+0xfa8>)
 80088ce:	f7fb fe0f 	bl	80044f0 <_ZN9LineTrace20createVelocityTabeleEv>

			logger.start();
 80088d2:	481f      	ldr	r0, [pc, #124]	; (8008950 <cppLoop+0xfc8>)
 80088d4:	f7fc fa78 	bl	8004dc8 <_ZN6Logger5startEv>

			line_trace.running();
 80088d8:	4815      	ldr	r0, [pc, #84]	; (8008930 <cppLoop+0xfa8>)
 80088da:	f7fb fca7 	bl	800422c <_ZN9LineTrace7runningEv>

			logger.stop();
 80088de:	481c      	ldr	r0, [pc, #112]	; (8008950 <cppLoop+0xfc8>)
 80088e0:	f7fc fa91 	bl	8004e06 <_ZN6Logger4stopEv>
			logger.saveLogs("STATELOG", "TARVEL.txt");
 80088e4:	4a1b      	ldr	r2, [pc, #108]	; (8008954 <cppLoop+0xfcc>)
 80088e6:	491c      	ldr	r1, [pc, #112]	; (8008958 <cppLoop+0xfd0>)
 80088e8:	4819      	ldr	r0, [pc, #100]	; (8008950 <cppLoop+0xfc8>)
 80088ea:	f7fc f968 	bl	8004bbe <_ZN6Logger8saveLogsEPKcS1_>
			logger.saveLogs2("STATELOG", "CURVEL.txt");
 80088ee:	4a1b      	ldr	r2, [pc, #108]	; (800895c <cppLoop+0xfd4>)
 80088f0:	4919      	ldr	r1, [pc, #100]	; (8008958 <cppLoop+0xfd0>)
 80088f2:	4817      	ldr	r0, [pc, #92]	; (8008950 <cppLoop+0xfc8>)
 80088f4:	f7fc f977 	bl	8004be6 <_ZN6Logger9saveLogs2EPKcS1_>

			led.LR(0, -1);
 80088f8:	f04f 32ff 	mov.w	r2, #4294967295
 80088fc:	2100      	movs	r1, #0
 80088fe:	4805      	ldr	r0, [pc, #20]	; (8008914 <cppLoop+0xf8c>)
 8008900:	f7f9 fcb4 	bl	800226c <_ZN3LED2LREaa>
		}

		break;
 8008904:	f001 b822 	b.w	800994c <cppLoop+0x1fc4>
 8008908:	9999999a 	.word	0x9999999a
 800890c:	3fb99999 	.word	0x3fb99999
 8008910:	2000053c 	.word	0x2000053c
 8008914:	20000548 	.word	0x20000548
 8008918:	20048116 	.word	0x20048116
 800891c:	20048154 	.word	0x20048154
 8008920:	20048164 	.word	0x20048164
 8008924:	08018ce0 	.word	0x08018ce0
 8008928:	08018c60 	.word	0x08018c60
 800892c:	08018cec 	.word	0x08018cec
 8008930:	2002389c 	.word	0x2002389c
 8008934:	2004815c 	.word	0x2004815c
 8008938:	08018cf8 	.word	0x08018cf8
 800893c:	2004816c 	.word	0x2004816c
 8008940:	08018c8c 	.word	0x08018c8c
 8008944:	2004811c 	.word	0x2004811c
 8008948:	20048124 	.word	0x20048124
 800894c:	2004812c 	.word	0x2004812c
 8008950:	2000056c 	.word	0x2000056c
 8008954:	08018c98 	.word	0x08018c98
 8008958:	08018ca4 	.word	0x08018ca4
 800895c:	08018cb0 	.word	0x08018cb0

	case 6:
		led.fullColor('R');
 8008960:	2152      	movs	r1, #82	; 0x52
 8008962:	4895      	ldr	r0, [pc, #596]	; (8008bb8 <cppLoop+0x1230>)
 8008964:	f7f9 fbc6 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008968:	f7f8 fb9a 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800896c:	2100      	movs	r1, #0
 800896e:	2000      	movs	r0, #0
 8008970:	f7f8 fba6 	bl	80010c0 <lcd_locate>
		lcd_printf("3:   %3.1f", line_trace.getMaxVelocity2());
 8008974:	4891      	ldr	r0, [pc, #580]	; (8008bbc <cppLoop+0x1234>)
 8008976:	f7fb fa16 	bl	8003da6 <_ZN9LineTrace15getMaxVelocity2Ev>
 800897a:	ee10 3a10 	vmov	r3, s0
 800897e:	4618      	mov	r0, r3
 8008980:	f7f7 fdfa 	bl	8000578 <__aeabi_f2d>
 8008984:	4603      	mov	r3, r0
 8008986:	460c      	mov	r4, r1
 8008988:	461a      	mov	r2, r3
 800898a:	4623      	mov	r3, r4
 800898c:	488c      	ldr	r0, [pc, #560]	; (8008bc0 <cppLoop+0x1238>)
 800898e:	f7f8 fbc1 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008992:	2101      	movs	r1, #1
 8008994:	2000      	movs	r0, #0
 8008996:	f7f8 fb93 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", line_trace.getMinVelocity2());
 800899a:	4888      	ldr	r0, [pc, #544]	; (8008bbc <cppLoop+0x1234>)
 800899c:	f7fb fa23 	bl	8003de6 <_ZN9LineTrace15getMinVelocity2Ev>
 80089a0:	ee10 3a10 	vmov	r3, s0
 80089a4:	4618      	mov	r0, r3
 80089a6:	f7f7 fde7 	bl	8000578 <__aeabi_f2d>
 80089aa:	4603      	mov	r3, r0
 80089ac:	460c      	mov	r4, r1
 80089ae:	461a      	mov	r2, r3
 80089b0:	4623      	mov	r3, r4
 80089b2:	4884      	ldr	r0, [pc, #528]	; (8008bc4 <cppLoop+0x123c>)
 80089b4:	f7f8 fbae 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 80089b8:	4883      	ldr	r0, [pc, #524]	; (8008bc8 <cppLoop+0x1240>)
 80089ba:	f7f9 fb37 	bl	800202c <_ZN8JoyStick8getValueEv>
 80089be:	4603      	mov	r3, r0
 80089c0:	2b08      	cmp	r3, #8
 80089c2:	bf0c      	ite	eq
 80089c4:	2301      	moveq	r3, #1
 80089c6:	2300      	movne	r3, #0
 80089c8:	b2db      	uxtb	r3, r3
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d022      	beq.n	8008a14 <cppLoop+0x108c>
			led.LR(-1, 1);
 80089ce:	2201      	movs	r2, #1
 80089d0:	f04f 31ff 	mov.w	r1, #4294967295
 80089d4:	4878      	ldr	r0, [pc, #480]	; (8008bb8 <cppLoop+0x1230>)
 80089d6:	f7f9 fc49 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(300);
 80089da:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80089de:	f001 f8f3 	bl	8009bc8 <HAL_Delay>

			selector_vel2++;
 80089e2:	4b7a      	ldr	r3, [pc, #488]	; (8008bcc <cppLoop+0x1244>)
 80089e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80089e8:	b29b      	uxth	r3, r3
 80089ea:	3301      	adds	r3, #1
 80089ec:	b29b      	uxth	r3, r3
 80089ee:	b21a      	sxth	r2, r3
 80089f0:	4b76      	ldr	r3, [pc, #472]	; (8008bcc <cppLoop+0x1244>)
 80089f2:	801a      	strh	r2, [r3, #0]
			if(selector_vel2 >= 2) selector_vel2 = 0;
 80089f4:	4b75      	ldr	r3, [pc, #468]	; (8008bcc <cppLoop+0x1244>)
 80089f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80089fa:	2b01      	cmp	r3, #1
 80089fc:	dd02      	ble.n	8008a04 <cppLoop+0x107c>
 80089fe:	4b73      	ldr	r3, [pc, #460]	; (8008bcc <cppLoop+0x1244>)
 8008a00:	2200      	movs	r2, #0
 8008a02:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8008a04:	2200      	movs	r2, #0
 8008a06:	f04f 31ff 	mov.w	r1, #4294967295
 8008a0a:	486b      	ldr	r0, [pc, #428]	; (8008bb8 <cppLoop+0x1230>)
 8008a0c:	f7f9 fc2e 	bl	800226c <_ZN3LED2LREaa>
			line_trace.setMinVelocity2(adj_min_velocity2);

			led.LR(-1, 0);
		}

		break;
 8008a10:	f000 bf9e 	b.w	8009950 <cppLoop+0x1fc8>
		else if(joy_stick.getValue() == JOY_R){
 8008a14:	486c      	ldr	r0, [pc, #432]	; (8008bc8 <cppLoop+0x1240>)
 8008a16:	f7f9 fb09 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008a1a:	4603      	mov	r3, r0
 8008a1c:	2b10      	cmp	r3, #16
 8008a1e:	bf0c      	ite	eq
 8008a20:	2301      	moveq	r3, #1
 8008a22:	2300      	movne	r3, #0
 8008a24:	b2db      	uxtb	r3, r3
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d03c      	beq.n	8008aa4 <cppLoop+0x111c>
			led.LR(-1, 1);
 8008a2a:	2201      	movs	r2, #1
 8008a2c:	f04f 31ff 	mov.w	r1, #4294967295
 8008a30:	4861      	ldr	r0, [pc, #388]	; (8008bb8 <cppLoop+0x1230>)
 8008a32:	f7f9 fc1b 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008a36:	2064      	movs	r0, #100	; 0x64
 8008a38:	f001 f8c6 	bl	8009bc8 <HAL_Delay>
			if(selector_vel2 == 0)
 8008a3c:	4b63      	ldr	r3, [pc, #396]	; (8008bcc <cppLoop+0x1244>)
 8008a3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d113      	bne.n	8008a6e <cppLoop+0x10e6>
				adj_max_velocity2 = adj_max_velocity2 + 0.1;
 8008a46:	4b62      	ldr	r3, [pc, #392]	; (8008bd0 <cppLoop+0x1248>)
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	f7f7 fd94 	bl	8000578 <__aeabi_f2d>
 8008a50:	a357      	add	r3, pc, #348	; (adr r3, 8008bb0 <cppLoop+0x1228>)
 8008a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a56:	f7f7 fc31 	bl	80002bc <__adddf3>
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	460c      	mov	r4, r1
 8008a5e:	4618      	mov	r0, r3
 8008a60:	4621      	mov	r1, r4
 8008a62:	f7f8 f8d9 	bl	8000c18 <__aeabi_d2f>
 8008a66:	4602      	mov	r2, r0
 8008a68:	4b59      	ldr	r3, [pc, #356]	; (8008bd0 <cppLoop+0x1248>)
 8008a6a:	601a      	str	r2, [r3, #0]
 8008a6c:	e012      	b.n	8008a94 <cppLoop+0x110c>
				adj_min_velocity2 = adj_min_velocity2 + 0.1;
 8008a6e:	4b59      	ldr	r3, [pc, #356]	; (8008bd4 <cppLoop+0x124c>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	4618      	mov	r0, r3
 8008a74:	f7f7 fd80 	bl	8000578 <__aeabi_f2d>
 8008a78:	a34d      	add	r3, pc, #308	; (adr r3, 8008bb0 <cppLoop+0x1228>)
 8008a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a7e:	f7f7 fc1d 	bl	80002bc <__adddf3>
 8008a82:	4603      	mov	r3, r0
 8008a84:	460c      	mov	r4, r1
 8008a86:	4618      	mov	r0, r3
 8008a88:	4621      	mov	r1, r4
 8008a8a:	f7f8 f8c5 	bl	8000c18 <__aeabi_d2f>
 8008a8e:	4602      	mov	r2, r0
 8008a90:	4b50      	ldr	r3, [pc, #320]	; (8008bd4 <cppLoop+0x124c>)
 8008a92:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008a94:	2200      	movs	r2, #0
 8008a96:	f04f 31ff 	mov.w	r1, #4294967295
 8008a9a:	4847      	ldr	r0, [pc, #284]	; (8008bb8 <cppLoop+0x1230>)
 8008a9c:	f7f9 fbe6 	bl	800226c <_ZN3LED2LREaa>
		break;
 8008aa0:	f000 bf56 	b.w	8009950 <cppLoop+0x1fc8>
		else if(joy_stick.getValue() == JOY_L){
 8008aa4:	4848      	ldr	r0, [pc, #288]	; (8008bc8 <cppLoop+0x1240>)
 8008aa6:	f7f9 fac1 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008aaa:	4603      	mov	r3, r0
 8008aac:	2b01      	cmp	r3, #1
 8008aae:	bf0c      	ite	eq
 8008ab0:	2301      	moveq	r3, #1
 8008ab2:	2300      	movne	r3, #0
 8008ab4:	b2db      	uxtb	r3, r3
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d03c      	beq.n	8008b34 <cppLoop+0x11ac>
			led.LR(-1, 1);
 8008aba:	2201      	movs	r2, #1
 8008abc:	f04f 31ff 	mov.w	r1, #4294967295
 8008ac0:	483d      	ldr	r0, [pc, #244]	; (8008bb8 <cppLoop+0x1230>)
 8008ac2:	f7f9 fbd3 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008ac6:	2064      	movs	r0, #100	; 0x64
 8008ac8:	f001 f87e 	bl	8009bc8 <HAL_Delay>
			if(selector_vel2 == 0)
 8008acc:	4b3f      	ldr	r3, [pc, #252]	; (8008bcc <cppLoop+0x1244>)
 8008ace:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d113      	bne.n	8008afe <cppLoop+0x1176>
				adj_max_velocity2 = adj_max_velocity2 - 0.1;
 8008ad6:	4b3e      	ldr	r3, [pc, #248]	; (8008bd0 <cppLoop+0x1248>)
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	4618      	mov	r0, r3
 8008adc:	f7f7 fd4c 	bl	8000578 <__aeabi_f2d>
 8008ae0:	a333      	add	r3, pc, #204	; (adr r3, 8008bb0 <cppLoop+0x1228>)
 8008ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ae6:	f7f7 fbe7 	bl	80002b8 <__aeabi_dsub>
 8008aea:	4603      	mov	r3, r0
 8008aec:	460c      	mov	r4, r1
 8008aee:	4618      	mov	r0, r3
 8008af0:	4621      	mov	r1, r4
 8008af2:	f7f8 f891 	bl	8000c18 <__aeabi_d2f>
 8008af6:	4602      	mov	r2, r0
 8008af8:	4b35      	ldr	r3, [pc, #212]	; (8008bd0 <cppLoop+0x1248>)
 8008afa:	601a      	str	r2, [r3, #0]
 8008afc:	e012      	b.n	8008b24 <cppLoop+0x119c>
				adj_min_velocity2 = adj_min_velocity2 - 0.1;
 8008afe:	4b35      	ldr	r3, [pc, #212]	; (8008bd4 <cppLoop+0x124c>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	4618      	mov	r0, r3
 8008b04:	f7f7 fd38 	bl	8000578 <__aeabi_f2d>
 8008b08:	a329      	add	r3, pc, #164	; (adr r3, 8008bb0 <cppLoop+0x1228>)
 8008b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b0e:	f7f7 fbd3 	bl	80002b8 <__aeabi_dsub>
 8008b12:	4603      	mov	r3, r0
 8008b14:	460c      	mov	r4, r1
 8008b16:	4618      	mov	r0, r3
 8008b18:	4621      	mov	r1, r4
 8008b1a:	f7f8 f87d 	bl	8000c18 <__aeabi_d2f>
 8008b1e:	4602      	mov	r2, r0
 8008b20:	4b2c      	ldr	r3, [pc, #176]	; (8008bd4 <cppLoop+0x124c>)
 8008b22:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008b24:	2200      	movs	r2, #0
 8008b26:	f04f 31ff 	mov.w	r1, #4294967295
 8008b2a:	4823      	ldr	r0, [pc, #140]	; (8008bb8 <cppLoop+0x1230>)
 8008b2c:	f7f9 fb9e 	bl	800226c <_ZN3LED2LREaa>
		break;
 8008b30:	f000 bf0e 	b.w	8009950 <cppLoop+0x1fc8>
		else if(joy_stick.getValue() == JOY_C){
 8008b34:	4824      	ldr	r0, [pc, #144]	; (8008bc8 <cppLoop+0x1240>)
 8008b36:	f7f9 fa79 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008b3a:	4603      	mov	r3, r0
 8008b3c:	2b02      	cmp	r3, #2
 8008b3e:	bf0c      	ite	eq
 8008b40:	2301      	moveq	r3, #1
 8008b42:	2300      	movne	r3, #0
 8008b44:	b2db      	uxtb	r3, r3
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	f000 8702 	beq.w	8009950 <cppLoop+0x1fc8>
			led.LR(-1, 1);
 8008b4c:	2201      	movs	r2, #1
 8008b4e:	f04f 31ff 	mov.w	r1, #4294967295
 8008b52:	4819      	ldr	r0, [pc, #100]	; (8008bb8 <cppLoop+0x1230>)
 8008b54:	f7f9 fb8a 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008b58:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008b5c:	f001 f834 	bl	8009bc8 <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL3.TXT", 1, &adj_max_velocity2, OVER_WRITE);
 8008b60:	2300      	movs	r3, #0
 8008b62:	9300      	str	r3, [sp, #0]
 8008b64:	4b1a      	ldr	r3, [pc, #104]	; (8008bd0 <cppLoop+0x1248>)
 8008b66:	2201      	movs	r2, #1
 8008b68:	491b      	ldr	r1, [pc, #108]	; (8008bd8 <cppLoop+0x1250>)
 8008b6a:	481c      	ldr	r0, [pc, #112]	; (8008bdc <cppLoop+0x1254>)
 8008b6c:	f7f8 fe48 	bl	8001800 <sd_write_array_float>
			sd_write_array_float("PARAMS", "MINVEL2.TXT", 1, &adj_min_velocity2, OVER_WRITE);
 8008b70:	2300      	movs	r3, #0
 8008b72:	9300      	str	r3, [sp, #0]
 8008b74:	4b17      	ldr	r3, [pc, #92]	; (8008bd4 <cppLoop+0x124c>)
 8008b76:	2201      	movs	r2, #1
 8008b78:	4919      	ldr	r1, [pc, #100]	; (8008be0 <cppLoop+0x1258>)
 8008b7a:	4818      	ldr	r0, [pc, #96]	; (8008bdc <cppLoop+0x1254>)
 8008b7c:	f7f8 fe40 	bl	8001800 <sd_write_array_float>
			line_trace.setMaxVelocity2(adj_max_velocity2);
 8008b80:	4b13      	ldr	r3, [pc, #76]	; (8008bd0 <cppLoop+0x1248>)
 8008b82:	edd3 7a00 	vldr	s15, [r3]
 8008b86:	eeb0 0a67 	vmov.f32	s0, s15
 8008b8a:	480c      	ldr	r0, [pc, #48]	; (8008bbc <cppLoop+0x1234>)
 8008b8c:	f7fb f8bb 	bl	8003d06 <_ZN9LineTrace15setMaxVelocity2Ef>
			line_trace.setMinVelocity2(adj_min_velocity2);
 8008b90:	4b10      	ldr	r3, [pc, #64]	; (8008bd4 <cppLoop+0x124c>)
 8008b92:	edd3 7a00 	vldr	s15, [r3]
 8008b96:	eeb0 0a67 	vmov.f32	s0, s15
 8008b9a:	4808      	ldr	r0, [pc, #32]	; (8008bbc <cppLoop+0x1234>)
 8008b9c:	f7fb f8d3 	bl	8003d46 <_ZN9LineTrace15setMinVelocity2Ef>
			led.LR(-1, 0);
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	f04f 31ff 	mov.w	r1, #4294967295
 8008ba6:	4804      	ldr	r0, [pc, #16]	; (8008bb8 <cppLoop+0x1230>)
 8008ba8:	f7f9 fb60 	bl	800226c <_ZN3LED2LREaa>
		break;
 8008bac:	f000 bed0 	b.w	8009950 <cppLoop+0x1fc8>
 8008bb0:	9999999a 	.word	0x9999999a
 8008bb4:	3fb99999 	.word	0x3fb99999
 8008bb8:	20000548 	.word	0x20000548
 8008bbc:	2002389c 	.word	0x2002389c
 8008bc0:	08018cf8 	.word	0x08018cf8
 8008bc4:	08018cbc 	.word	0x08018cbc
 8008bc8:	2000053c 	.word	0x2000053c
 8008bcc:	20048118 	.word	0x20048118
 8008bd0:	2004815c 	.word	0x2004815c
 8008bd4:	2004816c 	.word	0x2004816c
 8008bd8:	08018d04 	.word	0x08018d04
 8008bdc:	08018c60 	.word	0x08018c60
 8008be0:	08018d10 	.word	0x08018d10

	case 7:
		led.fullColor('W');
 8008be4:	2157      	movs	r1, #87	; 0x57
 8008be6:	48c2      	ldr	r0, [pc, #776]	; (8008ef0 <cppLoop+0x1568>)
 8008be8:	f7f9 fa84 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008bec:	f7f8 fa58 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008bf0:	2100      	movs	r1, #0
 8008bf2:	2000      	movs	r0, #0
 8008bf4:	f7f8 fa64 	bl	80010c0 <lcd_locate>
		lcd_printf("ACC:%4.1f", line_trace.getMaxAcc());
 8008bf8:	48be      	ldr	r0, [pc, #760]	; (8008ef4 <cppLoop+0x156c>)
 8008bfa:	f7fb f938 	bl	8003e6e <_ZN9LineTrace9getMaxAccEv>
 8008bfe:	ee10 3a10 	vmov	r3, s0
 8008c02:	4618      	mov	r0, r3
 8008c04:	f7f7 fcb8 	bl	8000578 <__aeabi_f2d>
 8008c08:	4603      	mov	r3, r0
 8008c0a:	460c      	mov	r4, r1
 8008c0c:	461a      	mov	r2, r3
 8008c0e:	4623      	mov	r3, r4
 8008c10:	48b9      	ldr	r0, [pc, #740]	; (8008ef8 <cppLoop+0x1570>)
 8008c12:	f7f8 fa7f 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008c16:	2101      	movs	r1, #1
 8008c18:	2000      	movs	r0, #0
 8008c1a:	f7f8 fa51 	bl	80010c0 <lcd_locate>
		lcd_printf("DEC:%4.1f", line_trace.getMaxDec());
 8008c1e:	48b5      	ldr	r0, [pc, #724]	; (8008ef4 <cppLoop+0x156c>)
 8008c20:	f7fb f95b 	bl	8003eda <_ZN9LineTrace9getMaxDecEv>
 8008c24:	ee10 3a10 	vmov	r3, s0
 8008c28:	4618      	mov	r0, r3
 8008c2a:	f7f7 fca5 	bl	8000578 <__aeabi_f2d>
 8008c2e:	4603      	mov	r3, r0
 8008c30:	460c      	mov	r4, r1
 8008c32:	461a      	mov	r2, r3
 8008c34:	4623      	mov	r3, r4
 8008c36:	48b1      	ldr	r0, [pc, #708]	; (8008efc <cppLoop+0x1574>)
 8008c38:	f7f8 fa6c 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 8008c3c:	48b0      	ldr	r0, [pc, #704]	; (8008f00 <cppLoop+0x1578>)
 8008c3e:	f7f9 f9f5 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008c42:	4603      	mov	r3, r0
 8008c44:	2b08      	cmp	r3, #8
 8008c46:	bf0c      	ite	eq
 8008c48:	2301      	moveq	r3, #1
 8008c4a:	2300      	movne	r3, #0
 8008c4c:	b2db      	uxtb	r3, r3
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d022      	beq.n	8008c98 <cppLoop+0x1310>
			led.LR(-1, 1);
 8008c52:	2201      	movs	r2, #1
 8008c54:	f04f 31ff 	mov.w	r1, #4294967295
 8008c58:	48a5      	ldr	r0, [pc, #660]	; (8008ef0 <cppLoop+0x1568>)
 8008c5a:	f7f9 fb07 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008c5e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008c62:	f000 ffb1 	bl	8009bc8 <HAL_Delay>

			selector_acc++;
 8008c66:	4ba7      	ldr	r3, [pc, #668]	; (8008f04 <cppLoop+0x157c>)
 8008c68:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008c6c:	b29b      	uxth	r3, r3
 8008c6e:	3301      	adds	r3, #1
 8008c70:	b29b      	uxth	r3, r3
 8008c72:	b21a      	sxth	r2, r3
 8008c74:	4ba3      	ldr	r3, [pc, #652]	; (8008f04 <cppLoop+0x157c>)
 8008c76:	801a      	strh	r2, [r3, #0]
			if(selector_acc >= 2) selector_acc = 0;
 8008c78:	4ba2      	ldr	r3, [pc, #648]	; (8008f04 <cppLoop+0x157c>)
 8008c7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008c7e:	2b01      	cmp	r3, #1
 8008c80:	dd02      	ble.n	8008c88 <cppLoop+0x1300>
 8008c82:	4ba0      	ldr	r3, [pc, #640]	; (8008f04 <cppLoop+0x157c>)
 8008c84:	2200      	movs	r2, #0
 8008c86:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8008c88:	2200      	movs	r2, #0
 8008c8a:	f04f 31ff 	mov.w	r1, #4294967295
 8008c8e:	4898      	ldr	r0, [pc, #608]	; (8008ef0 <cppLoop+0x1568>)
 8008c90:	f7f9 faec 	bl	800226c <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "DEC.TXT", 1, &adj_dec, OVER_WRITE);
			line_trace.setMaxAccDec(adj_acc, adj_dec);

			led.LR(-1, 0);
		}
		break;
 8008c94:	f000 be5e 	b.w	8009954 <cppLoop+0x1fcc>
		else if(joy_stick.getValue() == JOY_R){
 8008c98:	4899      	ldr	r0, [pc, #612]	; (8008f00 <cppLoop+0x1578>)
 8008c9a:	f7f9 f9c7 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008c9e:	4603      	mov	r3, r0
 8008ca0:	2b10      	cmp	r3, #16
 8008ca2:	bf0c      	ite	eq
 8008ca4:	2301      	moveq	r3, #1
 8008ca6:	2300      	movne	r3, #0
 8008ca8:	b2db      	uxtb	r3, r3
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d03c      	beq.n	8008d28 <cppLoop+0x13a0>
			led.LR(-1, 1);
 8008cae:	2201      	movs	r2, #1
 8008cb0:	f04f 31ff 	mov.w	r1, #4294967295
 8008cb4:	488e      	ldr	r0, [pc, #568]	; (8008ef0 <cppLoop+0x1568>)
 8008cb6:	f7f9 fad9 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008cba:	2064      	movs	r0, #100	; 0x64
 8008cbc:	f000 ff84 	bl	8009bc8 <HAL_Delay>
			if(selector_acc == 0){
 8008cc0:	4b90      	ldr	r3, [pc, #576]	; (8008f04 <cppLoop+0x157c>)
 8008cc2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d113      	bne.n	8008cf2 <cppLoop+0x136a>
				adj_acc = adj_acc + 0.1;
 8008cca:	4b8f      	ldr	r3, [pc, #572]	; (8008f08 <cppLoop+0x1580>)
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	4618      	mov	r0, r3
 8008cd0:	f7f7 fc52 	bl	8000578 <__aeabi_f2d>
 8008cd4:	a384      	add	r3, pc, #528	; (adr r3, 8008ee8 <cppLoop+0x1560>)
 8008cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cda:	f7f7 faef 	bl	80002bc <__adddf3>
 8008cde:	4603      	mov	r3, r0
 8008ce0:	460c      	mov	r4, r1
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	4621      	mov	r1, r4
 8008ce6:	f7f7 ff97 	bl	8000c18 <__aeabi_d2f>
 8008cea:	4602      	mov	r2, r0
 8008cec:	4b86      	ldr	r3, [pc, #536]	; (8008f08 <cppLoop+0x1580>)
 8008cee:	601a      	str	r2, [r3, #0]
 8008cf0:	e012      	b.n	8008d18 <cppLoop+0x1390>
				adj_dec = adj_dec + 0.1;
 8008cf2:	4b86      	ldr	r3, [pc, #536]	; (8008f0c <cppLoop+0x1584>)
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	f7f7 fc3e 	bl	8000578 <__aeabi_f2d>
 8008cfc:	a37a      	add	r3, pc, #488	; (adr r3, 8008ee8 <cppLoop+0x1560>)
 8008cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d02:	f7f7 fadb 	bl	80002bc <__adddf3>
 8008d06:	4603      	mov	r3, r0
 8008d08:	460c      	mov	r4, r1
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	4621      	mov	r1, r4
 8008d0e:	f7f7 ff83 	bl	8000c18 <__aeabi_d2f>
 8008d12:	4602      	mov	r2, r0
 8008d14:	4b7d      	ldr	r3, [pc, #500]	; (8008f0c <cppLoop+0x1584>)
 8008d16:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008d18:	2200      	movs	r2, #0
 8008d1a:	f04f 31ff 	mov.w	r1, #4294967295
 8008d1e:	4874      	ldr	r0, [pc, #464]	; (8008ef0 <cppLoop+0x1568>)
 8008d20:	f7f9 faa4 	bl	800226c <_ZN3LED2LREaa>
		break;
 8008d24:	f000 be16 	b.w	8009954 <cppLoop+0x1fcc>
		else if(joy_stick.getValue() == JOY_L){
 8008d28:	4875      	ldr	r0, [pc, #468]	; (8008f00 <cppLoop+0x1578>)
 8008d2a:	f7f9 f97f 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008d2e:	4603      	mov	r3, r0
 8008d30:	2b01      	cmp	r3, #1
 8008d32:	bf0c      	ite	eq
 8008d34:	2301      	moveq	r3, #1
 8008d36:	2300      	movne	r3, #0
 8008d38:	b2db      	uxtb	r3, r3
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d03c      	beq.n	8008db8 <cppLoop+0x1430>
			led.LR(-1, 1);
 8008d3e:	2201      	movs	r2, #1
 8008d40:	f04f 31ff 	mov.w	r1, #4294967295
 8008d44:	486a      	ldr	r0, [pc, #424]	; (8008ef0 <cppLoop+0x1568>)
 8008d46:	f7f9 fa91 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008d4a:	2064      	movs	r0, #100	; 0x64
 8008d4c:	f000 ff3c 	bl	8009bc8 <HAL_Delay>
			if(selector_acc == 0){
 8008d50:	4b6c      	ldr	r3, [pc, #432]	; (8008f04 <cppLoop+0x157c>)
 8008d52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d113      	bne.n	8008d82 <cppLoop+0x13fa>
				adj_acc = adj_acc - 0.1;
 8008d5a:	4b6b      	ldr	r3, [pc, #428]	; (8008f08 <cppLoop+0x1580>)
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	4618      	mov	r0, r3
 8008d60:	f7f7 fc0a 	bl	8000578 <__aeabi_f2d>
 8008d64:	a360      	add	r3, pc, #384	; (adr r3, 8008ee8 <cppLoop+0x1560>)
 8008d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d6a:	f7f7 faa5 	bl	80002b8 <__aeabi_dsub>
 8008d6e:	4603      	mov	r3, r0
 8008d70:	460c      	mov	r4, r1
 8008d72:	4618      	mov	r0, r3
 8008d74:	4621      	mov	r1, r4
 8008d76:	f7f7 ff4f 	bl	8000c18 <__aeabi_d2f>
 8008d7a:	4602      	mov	r2, r0
 8008d7c:	4b62      	ldr	r3, [pc, #392]	; (8008f08 <cppLoop+0x1580>)
 8008d7e:	601a      	str	r2, [r3, #0]
 8008d80:	e012      	b.n	8008da8 <cppLoop+0x1420>
				adj_dec = adj_dec - 0.1;
 8008d82:	4b62      	ldr	r3, [pc, #392]	; (8008f0c <cppLoop+0x1584>)
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	4618      	mov	r0, r3
 8008d88:	f7f7 fbf6 	bl	8000578 <__aeabi_f2d>
 8008d8c:	a356      	add	r3, pc, #344	; (adr r3, 8008ee8 <cppLoop+0x1560>)
 8008d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d92:	f7f7 fa91 	bl	80002b8 <__aeabi_dsub>
 8008d96:	4603      	mov	r3, r0
 8008d98:	460c      	mov	r4, r1
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	4621      	mov	r1, r4
 8008d9e:	f7f7 ff3b 	bl	8000c18 <__aeabi_d2f>
 8008da2:	4602      	mov	r2, r0
 8008da4:	4b59      	ldr	r3, [pc, #356]	; (8008f0c <cppLoop+0x1584>)
 8008da6:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008da8:	2200      	movs	r2, #0
 8008daa:	f04f 31ff 	mov.w	r1, #4294967295
 8008dae:	4850      	ldr	r0, [pc, #320]	; (8008ef0 <cppLoop+0x1568>)
 8008db0:	f7f9 fa5c 	bl	800226c <_ZN3LED2LREaa>
		break;
 8008db4:	f000 bdce 	b.w	8009954 <cppLoop+0x1fcc>
		else if(joy_stick.getValue() == JOY_C){
 8008db8:	4851      	ldr	r0, [pc, #324]	; (8008f00 <cppLoop+0x1578>)
 8008dba:	f7f9 f937 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	2b02      	cmp	r3, #2
 8008dc2:	bf0c      	ite	eq
 8008dc4:	2301      	moveq	r3, #1
 8008dc6:	2300      	movne	r3, #0
 8008dc8:	b2db      	uxtb	r3, r3
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	f000 85c2 	beq.w	8009954 <cppLoop+0x1fcc>
			led.LR(-1, 1);
 8008dd0:	2201      	movs	r2, #1
 8008dd2:	f04f 31ff 	mov.w	r1, #4294967295
 8008dd6:	4846      	ldr	r0, [pc, #280]	; (8008ef0 <cppLoop+0x1568>)
 8008dd8:	f7f9 fa48 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008ddc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008de0:	f000 fef2 	bl	8009bc8 <HAL_Delay>
			sd_write_array_float("PARAMS", "ACC.TXT", 1, &adj_acc, OVER_WRITE);
 8008de4:	2300      	movs	r3, #0
 8008de6:	9300      	str	r3, [sp, #0]
 8008de8:	4b47      	ldr	r3, [pc, #284]	; (8008f08 <cppLoop+0x1580>)
 8008dea:	2201      	movs	r2, #1
 8008dec:	4948      	ldr	r1, [pc, #288]	; (8008f10 <cppLoop+0x1588>)
 8008dee:	4849      	ldr	r0, [pc, #292]	; (8008f14 <cppLoop+0x158c>)
 8008df0:	f7f8 fd06 	bl	8001800 <sd_write_array_float>
			sd_write_array_float("PARAMS", "DEC.TXT", 1, &adj_dec, OVER_WRITE);
 8008df4:	2300      	movs	r3, #0
 8008df6:	9300      	str	r3, [sp, #0]
 8008df8:	4b44      	ldr	r3, [pc, #272]	; (8008f0c <cppLoop+0x1584>)
 8008dfa:	2201      	movs	r2, #1
 8008dfc:	4946      	ldr	r1, [pc, #280]	; (8008f18 <cppLoop+0x1590>)
 8008dfe:	4845      	ldr	r0, [pc, #276]	; (8008f14 <cppLoop+0x158c>)
 8008e00:	f7f8 fcfe 	bl	8001800 <sd_write_array_float>
			line_trace.setMaxAccDec(adj_acc, adj_dec);
 8008e04:	4b40      	ldr	r3, [pc, #256]	; (8008f08 <cppLoop+0x1580>)
 8008e06:	edd3 7a00 	vldr	s15, [r3]
 8008e0a:	4b40      	ldr	r3, [pc, #256]	; (8008f0c <cppLoop+0x1584>)
 8008e0c:	ed93 7a00 	vldr	s14, [r3]
 8008e10:	eef0 0a47 	vmov.f32	s1, s14
 8008e14:	eeb0 0a67 	vmov.f32	s0, s15
 8008e18:	4836      	ldr	r0, [pc, #216]	; (8008ef4 <cppLoop+0x156c>)
 8008e1a:	f7fa fff4 	bl	8003e06 <_ZN9LineTrace12setMaxAccDecEff>
			led.LR(-1, 0);
 8008e1e:	2200      	movs	r2, #0
 8008e20:	f04f 31ff 	mov.w	r1, #4294967295
 8008e24:	4832      	ldr	r0, [pc, #200]	; (8008ef0 <cppLoop+0x1568>)
 8008e26:	f7f9 fa21 	bl	800226c <_ZN3LED2LREaa>
		break;
 8008e2a:	f000 bd93 	b.w	8009954 <cppLoop+0x1fcc>

	case 8:
		led.fullColor('W');
 8008e2e:	2157      	movs	r1, #87	; 0x57
 8008e30:	482f      	ldr	r0, [pc, #188]	; (8008ef0 <cppLoop+0x1568>)
 8008e32:	f7f9 f95f 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008e36:	f7f8 f933 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008e3a:	2100      	movs	r1, #0
 8008e3c:	2000      	movs	r0, #0
 8008e3e:	f7f8 f93f 	bl	80010c0 <lcd_locate>
		lcd_printf("ACC2:%3.1f", line_trace.getMaxAcc2());
 8008e42:	482c      	ldr	r0, [pc, #176]	; (8008ef4 <cppLoop+0x156c>)
 8008e44:	f7fb f837 	bl	8003eb6 <_ZN9LineTrace10getMaxAcc2Ev>
 8008e48:	ee10 3a10 	vmov	r3, s0
 8008e4c:	4618      	mov	r0, r3
 8008e4e:	f7f7 fb93 	bl	8000578 <__aeabi_f2d>
 8008e52:	4603      	mov	r3, r0
 8008e54:	460c      	mov	r4, r1
 8008e56:	461a      	mov	r2, r3
 8008e58:	4623      	mov	r3, r4
 8008e5a:	4830      	ldr	r0, [pc, #192]	; (8008f1c <cppLoop+0x1594>)
 8008e5c:	f7f8 f95a 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008e60:	2101      	movs	r1, #1
 8008e62:	2000      	movs	r0, #0
 8008e64:	f7f8 f92c 	bl	80010c0 <lcd_locate>
		lcd_printf("DEC2:%3.1f", line_trace.getMaxDec2());
 8008e68:	4822      	ldr	r0, [pc, #136]	; (8008ef4 <cppLoop+0x156c>)
 8008e6a:	f7fb f812 	bl	8003e92 <_ZN9LineTrace10getMaxDec2Ev>
 8008e6e:	ee10 3a10 	vmov	r3, s0
 8008e72:	4618      	mov	r0, r3
 8008e74:	f7f7 fb80 	bl	8000578 <__aeabi_f2d>
 8008e78:	4603      	mov	r3, r0
 8008e7a:	460c      	mov	r4, r1
 8008e7c:	461a      	mov	r2, r3
 8008e7e:	4623      	mov	r3, r4
 8008e80:	4827      	ldr	r0, [pc, #156]	; (8008f20 <cppLoop+0x1598>)
 8008e82:	f7f8 f947 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 8008e86:	481e      	ldr	r0, [pc, #120]	; (8008f00 <cppLoop+0x1578>)
 8008e88:	f7f9 f8d0 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008e8c:	4603      	mov	r3, r0
 8008e8e:	2b08      	cmp	r3, #8
 8008e90:	bf0c      	ite	eq
 8008e92:	2301      	moveq	r3, #1
 8008e94:	2300      	movne	r3, #0
 8008e96:	b2db      	uxtb	r3, r3
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d045      	beq.n	8008f28 <cppLoop+0x15a0>
			led.LR(-1, 1);
 8008e9c:	2201      	movs	r2, #1
 8008e9e:	f04f 31ff 	mov.w	r1, #4294967295
 8008ea2:	4813      	ldr	r0, [pc, #76]	; (8008ef0 <cppLoop+0x1568>)
 8008ea4:	f7f9 f9e2 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008ea8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008eac:	f000 fe8c 	bl	8009bc8 <HAL_Delay>

			selector_acc2++;
 8008eb0:	4b1c      	ldr	r3, [pc, #112]	; (8008f24 <cppLoop+0x159c>)
 8008eb2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008eb6:	b29b      	uxth	r3, r3
 8008eb8:	3301      	adds	r3, #1
 8008eba:	b29b      	uxth	r3, r3
 8008ebc:	b21a      	sxth	r2, r3
 8008ebe:	4b19      	ldr	r3, [pc, #100]	; (8008f24 <cppLoop+0x159c>)
 8008ec0:	801a      	strh	r2, [r3, #0]
			if(selector_acc2 >= 2) selector_acc2 = 0;
 8008ec2:	4b18      	ldr	r3, [pc, #96]	; (8008f24 <cppLoop+0x159c>)
 8008ec4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008ec8:	2b01      	cmp	r3, #1
 8008eca:	dd02      	ble.n	8008ed2 <cppLoop+0x154a>
 8008ecc:	4b15      	ldr	r3, [pc, #84]	; (8008f24 <cppLoop+0x159c>)
 8008ece:	2200      	movs	r2, #0
 8008ed0:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	f04f 31ff 	mov.w	r1, #4294967295
 8008ed8:	4805      	ldr	r0, [pc, #20]	; (8008ef0 <cppLoop+0x1568>)
 8008eda:	f7f9 f9c7 	bl	800226c <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "DEC2.TXT", 1, &adj_dec2, OVER_WRITE);
			line_trace.setMaxAccDec2(adj_acc2, adj_dec2);

			led.LR(-1, 0);
		}
		break;
 8008ede:	f000 bd3b 	b.w	8009958 <cppLoop+0x1fd0>
 8008ee2:	bf00      	nop
 8008ee4:	f3af 8000 	nop.w
 8008ee8:	9999999a 	.word	0x9999999a
 8008eec:	3fb99999 	.word	0x3fb99999
 8008ef0:	20000548 	.word	0x20000548
 8008ef4:	2002389c 	.word	0x2002389c
 8008ef8:	08018d1c 	.word	0x08018d1c
 8008efc:	08018d28 	.word	0x08018d28
 8008f00:	2000053c 	.word	0x2000053c
 8008f04:	20048112 	.word	0x20048112
 8008f08:	20048174 	.word	0x20048174
 8008f0c:	2004817c 	.word	0x2004817c
 8008f10:	08018d34 	.word	0x08018d34
 8008f14:	08018c60 	.word	0x08018c60
 8008f18:	08018d3c 	.word	0x08018d3c
 8008f1c:	08018d44 	.word	0x08018d44
 8008f20:	08018d50 	.word	0x08018d50
 8008f24:	20048114 	.word	0x20048114
		else if(joy_stick.getValue() == JOY_R){
 8008f28:	48bf      	ldr	r0, [pc, #764]	; (8009228 <cppLoop+0x18a0>)
 8008f2a:	f7f9 f87f 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008f2e:	4603      	mov	r3, r0
 8008f30:	2b10      	cmp	r3, #16
 8008f32:	bf0c      	ite	eq
 8008f34:	2301      	moveq	r3, #1
 8008f36:	2300      	movne	r3, #0
 8008f38:	b2db      	uxtb	r3, r3
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d03c      	beq.n	8008fb8 <cppLoop+0x1630>
			led.LR(-1, 1);
 8008f3e:	2201      	movs	r2, #1
 8008f40:	f04f 31ff 	mov.w	r1, #4294967295
 8008f44:	48b9      	ldr	r0, [pc, #740]	; (800922c <cppLoop+0x18a4>)
 8008f46:	f7f9 f991 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008f4a:	2064      	movs	r0, #100	; 0x64
 8008f4c:	f000 fe3c 	bl	8009bc8 <HAL_Delay>
			if(selector_acc2 == 0){
 8008f50:	4bb7      	ldr	r3, [pc, #732]	; (8009230 <cppLoop+0x18a8>)
 8008f52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d113      	bne.n	8008f82 <cppLoop+0x15fa>
				adj_acc2 = adj_acc2 + 0.1;
 8008f5a:	4bb6      	ldr	r3, [pc, #728]	; (8009234 <cppLoop+0x18ac>)
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	4618      	mov	r0, r3
 8008f60:	f7f7 fb0a 	bl	8000578 <__aeabi_f2d>
 8008f64:	a3ae      	add	r3, pc, #696	; (adr r3, 8009220 <cppLoop+0x1898>)
 8008f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f6a:	f7f7 f9a7 	bl	80002bc <__adddf3>
 8008f6e:	4603      	mov	r3, r0
 8008f70:	460c      	mov	r4, r1
 8008f72:	4618      	mov	r0, r3
 8008f74:	4621      	mov	r1, r4
 8008f76:	f7f7 fe4f 	bl	8000c18 <__aeabi_d2f>
 8008f7a:	4602      	mov	r2, r0
 8008f7c:	4bad      	ldr	r3, [pc, #692]	; (8009234 <cppLoop+0x18ac>)
 8008f7e:	601a      	str	r2, [r3, #0]
 8008f80:	e012      	b.n	8008fa8 <cppLoop+0x1620>
				adj_dec2 = adj_dec2 + 0.1;
 8008f82:	4bad      	ldr	r3, [pc, #692]	; (8009238 <cppLoop+0x18b0>)
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	4618      	mov	r0, r3
 8008f88:	f7f7 faf6 	bl	8000578 <__aeabi_f2d>
 8008f8c:	a3a4      	add	r3, pc, #656	; (adr r3, 8009220 <cppLoop+0x1898>)
 8008f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f92:	f7f7 f993 	bl	80002bc <__adddf3>
 8008f96:	4603      	mov	r3, r0
 8008f98:	460c      	mov	r4, r1
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	4621      	mov	r1, r4
 8008f9e:	f7f7 fe3b 	bl	8000c18 <__aeabi_d2f>
 8008fa2:	4602      	mov	r2, r0
 8008fa4:	4ba4      	ldr	r3, [pc, #656]	; (8009238 <cppLoop+0x18b0>)
 8008fa6:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008fa8:	2200      	movs	r2, #0
 8008faa:	f04f 31ff 	mov.w	r1, #4294967295
 8008fae:	489f      	ldr	r0, [pc, #636]	; (800922c <cppLoop+0x18a4>)
 8008fb0:	f7f9 f95c 	bl	800226c <_ZN3LED2LREaa>
		break;
 8008fb4:	f000 bcd0 	b.w	8009958 <cppLoop+0x1fd0>
		else if(joy_stick.getValue() == JOY_L){
 8008fb8:	489b      	ldr	r0, [pc, #620]	; (8009228 <cppLoop+0x18a0>)
 8008fba:	f7f9 f837 	bl	800202c <_ZN8JoyStick8getValueEv>
 8008fbe:	4603      	mov	r3, r0
 8008fc0:	2b01      	cmp	r3, #1
 8008fc2:	bf0c      	ite	eq
 8008fc4:	2301      	moveq	r3, #1
 8008fc6:	2300      	movne	r3, #0
 8008fc8:	b2db      	uxtb	r3, r3
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d03c      	beq.n	8009048 <cppLoop+0x16c0>
			led.LR(-1, 1);
 8008fce:	2201      	movs	r2, #1
 8008fd0:	f04f 31ff 	mov.w	r1, #4294967295
 8008fd4:	4895      	ldr	r0, [pc, #596]	; (800922c <cppLoop+0x18a4>)
 8008fd6:	f7f9 f949 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008fda:	2064      	movs	r0, #100	; 0x64
 8008fdc:	f000 fdf4 	bl	8009bc8 <HAL_Delay>
			if(selector_acc2 == 0){
 8008fe0:	4b93      	ldr	r3, [pc, #588]	; (8009230 <cppLoop+0x18a8>)
 8008fe2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d113      	bne.n	8009012 <cppLoop+0x168a>
				adj_acc2 = adj_acc2 - 0.1;
 8008fea:	4b92      	ldr	r3, [pc, #584]	; (8009234 <cppLoop+0x18ac>)
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	4618      	mov	r0, r3
 8008ff0:	f7f7 fac2 	bl	8000578 <__aeabi_f2d>
 8008ff4:	a38a      	add	r3, pc, #552	; (adr r3, 8009220 <cppLoop+0x1898>)
 8008ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ffa:	f7f7 f95d 	bl	80002b8 <__aeabi_dsub>
 8008ffe:	4603      	mov	r3, r0
 8009000:	460c      	mov	r4, r1
 8009002:	4618      	mov	r0, r3
 8009004:	4621      	mov	r1, r4
 8009006:	f7f7 fe07 	bl	8000c18 <__aeabi_d2f>
 800900a:	4602      	mov	r2, r0
 800900c:	4b89      	ldr	r3, [pc, #548]	; (8009234 <cppLoop+0x18ac>)
 800900e:	601a      	str	r2, [r3, #0]
 8009010:	e012      	b.n	8009038 <cppLoop+0x16b0>
				adj_dec2 = adj_dec2 - 0.1;
 8009012:	4b89      	ldr	r3, [pc, #548]	; (8009238 <cppLoop+0x18b0>)
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	4618      	mov	r0, r3
 8009018:	f7f7 faae 	bl	8000578 <__aeabi_f2d>
 800901c:	a380      	add	r3, pc, #512	; (adr r3, 8009220 <cppLoop+0x1898>)
 800901e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009022:	f7f7 f949 	bl	80002b8 <__aeabi_dsub>
 8009026:	4603      	mov	r3, r0
 8009028:	460c      	mov	r4, r1
 800902a:	4618      	mov	r0, r3
 800902c:	4621      	mov	r1, r4
 800902e:	f7f7 fdf3 	bl	8000c18 <__aeabi_d2f>
 8009032:	4602      	mov	r2, r0
 8009034:	4b80      	ldr	r3, [pc, #512]	; (8009238 <cppLoop+0x18b0>)
 8009036:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8009038:	2200      	movs	r2, #0
 800903a:	f04f 31ff 	mov.w	r1, #4294967295
 800903e:	487b      	ldr	r0, [pc, #492]	; (800922c <cppLoop+0x18a4>)
 8009040:	f7f9 f914 	bl	800226c <_ZN3LED2LREaa>
		break;
 8009044:	f000 bc88 	b.w	8009958 <cppLoop+0x1fd0>
		else if(joy_stick.getValue() == JOY_C){
 8009048:	4877      	ldr	r0, [pc, #476]	; (8009228 <cppLoop+0x18a0>)
 800904a:	f7f8 ffef 	bl	800202c <_ZN8JoyStick8getValueEv>
 800904e:	4603      	mov	r3, r0
 8009050:	2b02      	cmp	r3, #2
 8009052:	bf0c      	ite	eq
 8009054:	2301      	moveq	r3, #1
 8009056:	2300      	movne	r3, #0
 8009058:	b2db      	uxtb	r3, r3
 800905a:	2b00      	cmp	r3, #0
 800905c:	f000 847c 	beq.w	8009958 <cppLoop+0x1fd0>
			led.LR(-1, 1);
 8009060:	2201      	movs	r2, #1
 8009062:	f04f 31ff 	mov.w	r1, #4294967295
 8009066:	4871      	ldr	r0, [pc, #452]	; (800922c <cppLoop+0x18a4>)
 8009068:	f7f9 f900 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(300);
 800906c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8009070:	f000 fdaa 	bl	8009bc8 <HAL_Delay>
			sd_write_array_float("PARAMS", "ACC2.TXT", 1, &adj_acc2, OVER_WRITE);
 8009074:	2300      	movs	r3, #0
 8009076:	9300      	str	r3, [sp, #0]
 8009078:	4b6e      	ldr	r3, [pc, #440]	; (8009234 <cppLoop+0x18ac>)
 800907a:	2201      	movs	r2, #1
 800907c:	496f      	ldr	r1, [pc, #444]	; (800923c <cppLoop+0x18b4>)
 800907e:	4870      	ldr	r0, [pc, #448]	; (8009240 <cppLoop+0x18b8>)
 8009080:	f7f8 fbbe 	bl	8001800 <sd_write_array_float>
			sd_write_array_float("PARAMS", "DEC2.TXT", 1, &adj_dec2, OVER_WRITE);
 8009084:	2300      	movs	r3, #0
 8009086:	9300      	str	r3, [sp, #0]
 8009088:	4b6b      	ldr	r3, [pc, #428]	; (8009238 <cppLoop+0x18b0>)
 800908a:	2201      	movs	r2, #1
 800908c:	496d      	ldr	r1, [pc, #436]	; (8009244 <cppLoop+0x18bc>)
 800908e:	486c      	ldr	r0, [pc, #432]	; (8009240 <cppLoop+0x18b8>)
 8009090:	f7f8 fbb6 	bl	8001800 <sd_write_array_float>
			line_trace.setMaxAccDec2(adj_acc2, adj_dec2);
 8009094:	4b67      	ldr	r3, [pc, #412]	; (8009234 <cppLoop+0x18ac>)
 8009096:	edd3 7a00 	vldr	s15, [r3]
 800909a:	4b67      	ldr	r3, [pc, #412]	; (8009238 <cppLoop+0x18b0>)
 800909c:	ed93 7a00 	vldr	s14, [r3]
 80090a0:	eef0 0a47 	vmov.f32	s1, s14
 80090a4:	eeb0 0a67 	vmov.f32	s0, s15
 80090a8:	4867      	ldr	r0, [pc, #412]	; (8009248 <cppLoop+0x18c0>)
 80090aa:	f7fa fec6 	bl	8003e3a <_ZN9LineTrace13setMaxAccDec2Eff>
			led.LR(-1, 0);
 80090ae:	2200      	movs	r2, #0
 80090b0:	f04f 31ff 	mov.w	r1, #4294967295
 80090b4:	485d      	ldr	r0, [pc, #372]	; (800922c <cppLoop+0x18a4>)
 80090b6:	f7f9 f8d9 	bl	800226c <_ZN3LED2LREaa>
		break;
 80090ba:	f000 bc4d 	b.w	8009958 <cppLoop+0x1fd0>

	case 9:
		led.fullColor('~');
 80090be:	217e      	movs	r1, #126	; 0x7e
 80090c0:	485a      	ldr	r0, [pc, #360]	; (800922c <cppLoop+0x18a4>)
 80090c2:	f7f9 f817 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 80090c6:	f7f7 ffeb 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80090ca:	2100      	movs	r1, #0
 80090cc:	2000      	movs	r0, #0
 80090ce:	f7f7 fff7 	bl	80010c0 <lcd_locate>
		lcd_printf("Teoshi");
 80090d2:	485e      	ldr	r0, [pc, #376]	; (800924c <cppLoop+0x18c4>)
 80090d4:	f7f8 f81e 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80090d8:	2101      	movs	r1, #1
 80090da:	2000      	movs	r0, #0
 80090dc:	f7f7 fff0 	bl	80010c0 <lcd_locate>
		lcd_printf("Following");
 80090e0:	485b      	ldr	r0, [pc, #364]	; (8009250 <cppLoop+0x18c8>)
 80090e2:	f7f8 f817 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80090e6:	4850      	ldr	r0, [pc, #320]	; (8009228 <cppLoop+0x18a0>)
 80090e8:	f7f8 ffa0 	bl	800202c <_ZN8JoyStick8getValueEv>
 80090ec:	4603      	mov	r3, r0
 80090ee:	2b02      	cmp	r3, #2
 80090f0:	bf0c      	ite	eq
 80090f2:	2301      	moveq	r3, #1
 80090f4:	2300      	movne	r3, #0
 80090f6:	b2db      	uxtb	r3, r3
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	f000 842f 	beq.w	800995c <cppLoop+0x1fd4>
			led.LR(-1, 1);
 80090fe:	2201      	movs	r2, #1
 8009100:	f04f 31ff 	mov.w	r1, #4294967295
 8009104:	4849      	ldr	r0, [pc, #292]	; (800922c <cppLoop+0x18a4>)
 8009106:	f7f9 f8b1 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(500);
 800910a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800910e:	f000 fd5b 	bl	8009bc8 <HAL_Delay>

			line_trace.setNormalRatio(0.0);
 8009112:	ed9f 0a50 	vldr	s0, [pc, #320]	; 8009254 <cppLoop+0x18cc>
 8009116:	484c      	ldr	r0, [pc, #304]	; (8009248 <cppLoop+0x18c0>)
 8009118:	f7fa fdc6 	bl	8003ca8 <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 800911c:	484a      	ldr	r0, [pc, #296]	; (8009248 <cppLoop+0x18c0>)
 800911e:	f7fb f853 	bl	80041c8 <_ZN9LineTrace5startEv>
			HAL_Delay(500);
 8009122:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009126:	f000 fd4f 	bl	8009bc8 <HAL_Delay>

			led.fullColor('R');
 800912a:	2152      	movs	r1, #82	; 0x52
 800912c:	483f      	ldr	r0, [pc, #252]	; (800922c <cppLoop+0x18a4>)
 800912e:	f7f8 ffe1 	bl	80020f4 <_ZN3LED9fullColorEc>
			encoder.clearDistance10mm();
 8009132:	4849      	ldr	r0, [pc, #292]	; (8009258 <cppLoop+0x18d0>)
 8009134:	f7f8 fa9a 	bl	800166c <_ZN7Encoder17clearDistance10mmEv>
			//encoder.clearDistance();

			HAL_Delay(10000);
 8009138:	f242 7010 	movw	r0, #10000	; 0x2710
 800913c:	f000 fd44 	bl	8009bc8 <HAL_Delay>

			line_trace.stop();
 8009140:	4841      	ldr	r0, [pc, #260]	; (8009248 <cppLoop+0x18c0>)
 8009142:	f7fb f953 	bl	80043ec <_ZN9LineTrace4stopEv>
			//long total = encoder.getTotalCnt();

			//user_fopen("total_cnts", "cnts.txt");
			user_fopen("distance", "1m.txt");
 8009146:	4945      	ldr	r1, [pc, #276]	; (800925c <cppLoop+0x18d4>)
 8009148:	4845      	ldr	r0, [pc, #276]	; (8009260 <cppLoop+0x18d8>)
 800914a:	f7f8 fae5 	bl	8001718 <user_fopen>
			float d = encoder.getDistance();
 800914e:	4842      	ldr	r0, [pc, #264]	; (8009258 <cppLoop+0x18d0>)
 8009150:	f7f8 fa50 	bl	80015f4 <_ZN7Encoder11getDistanceEv>
 8009154:	eef0 7a40 	vmov.f32	s15, s0
 8009158:	edc7 7a01 	vstr	s15, [r7, #4]
			sd_write_float(1, &d, ADD_WRITE);
 800915c:	1d3b      	adds	r3, r7, #4
 800915e:	2201      	movs	r2, #1
 8009160:	4619      	mov	r1, r3
 8009162:	2001      	movs	r0, #1
 8009164:	f7f8 fafa 	bl	800175c <sd_write_float>
			user_fclose();
 8009168:	f7f8 fae8 	bl	800173c <user_fclose>

			led.LR(-1, 0);
 800916c:	2200      	movs	r2, #0
 800916e:	f04f 31ff 	mov.w	r1, #4294967295
 8009172:	482e      	ldr	r0, [pc, #184]	; (800922c <cppLoop+0x18a4>)
 8009174:	f7f9 f87a 	bl	800226c <_ZN3LED2LREaa>
		}
		break;
 8009178:	e3f0      	b.n	800995c <cppLoop+0x1fd4>

	case 10:
		led.fullColor('~');
 800917a:	217e      	movs	r1, #126	; 0x7e
 800917c:	482b      	ldr	r0, [pc, #172]	; (800922c <cppLoop+0x18a4>)
 800917e:	f7f8 ffb9 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 8009182:	f7f7 ff8d 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8009186:	2100      	movs	r1, #0
 8009188:	2000      	movs	r0, #0
 800918a:	f7f7 ff99 	bl	80010c0 <lcd_locate>
		lcd_printf("Create  ");
 800918e:	4835      	ldr	r0, [pc, #212]	; (8009264 <cppLoop+0x18dc>)
 8009190:	f7f7 ffc0 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8009194:	2101      	movs	r1, #1
 8009196:	2000      	movs	r0, #0
 8009198:	f7f7 ff92 	bl	80010c0 <lcd_locate>
		lcd_printf("VelTable");
 800919c:	4832      	ldr	r0, [pc, #200]	; (8009268 <cppLoop+0x18e0>)
 800919e:	f7f7 ffb9 	bl	8001114 <lcd_printf>
		if(joy_stick.getValue() == JOY_C){
 80091a2:	4821      	ldr	r0, [pc, #132]	; (8009228 <cppLoop+0x18a0>)
 80091a4:	f7f8 ff42 	bl	800202c <_ZN8JoyStick8getValueEv>
 80091a8:	4603      	mov	r3, r0
 80091aa:	2b02      	cmp	r3, #2
 80091ac:	bf0c      	ite	eq
 80091ae:	2301      	moveq	r3, #1
 80091b0:	2300      	movne	r3, #0
 80091b2:	b2db      	uxtb	r3, r3
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	f000 83d3 	beq.w	8009960 <cppLoop+0x1fd8>
			HAL_Delay(500);
 80091ba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80091be:	f000 fd03 	bl	8009bc8 <HAL_Delay>
			led.LR(-1, 1);
 80091c2:	2201      	movs	r2, #1
 80091c4:	f04f 31ff 	mov.w	r1, #4294967295
 80091c8:	4818      	ldr	r0, [pc, #96]	; (800922c <cppLoop+0x18a4>)
 80091ca:	f7f9 f84f 	bl	800226c <_ZN3LED2LREaa>

			line_trace.setMode(THIRD_RUNNING);
 80091ce:	2102      	movs	r1, #2
 80091d0:	481d      	ldr	r0, [pc, #116]	; (8009248 <cppLoop+0x18c0>)
 80091d2:	f7fa ffe7 	bl	80041a4 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_max_velocity2);
 80091d6:	4b25      	ldr	r3, [pc, #148]	; (800926c <cppLoop+0x18e4>)
 80091d8:	edd3 7a00 	vldr	s15, [r3]
 80091dc:	eeb0 0a67 	vmov.f32	s0, s15
 80091e0:	4819      	ldr	r0, [pc, #100]	; (8009248 <cppLoop+0x18c0>)
 80091e2:	f7fa fd70 	bl	8003cc6 <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity2);
 80091e6:	4b21      	ldr	r3, [pc, #132]	; (800926c <cppLoop+0x18e4>)
 80091e8:	edd3 7a00 	vldr	s15, [r3]
 80091ec:	eeb0 0a67 	vmov.f32	s0, s15
 80091f0:	4815      	ldr	r0, [pc, #84]	; (8009248 <cppLoop+0x18c0>)
 80091f2:	f7fa fd78 	bl	8003ce6 <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_max_velocity2);
 80091f6:	4b1d      	ldr	r3, [pc, #116]	; (800926c <cppLoop+0x18e4>)
 80091f8:	edd3 7a00 	vldr	s15, [r3]
 80091fc:	eeb0 0a67 	vmov.f32	s0, s15
 8009200:	4811      	ldr	r0, [pc, #68]	; (8009248 <cppLoop+0x18c0>)
 8009202:	f7fa fd90 	bl	8003d26 <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabeleFromSD();
 8009206:	4810      	ldr	r0, [pc, #64]	; (8009248 <cppLoop+0x18c0>)
 8009208:	f7fb fa40 	bl	800468c <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			led.LR(-1, 0);
 800920c:	2200      	movs	r2, #0
 800920e:	f04f 31ff 	mov.w	r1, #4294967295
 8009212:	4806      	ldr	r0, [pc, #24]	; (800922c <cppLoop+0x18a4>)
 8009214:	f7f9 f82a 	bl	800226c <_ZN3LED2LREaa>
		}

		break;
 8009218:	e3a2      	b.n	8009960 <cppLoop+0x1fd8>
 800921a:	bf00      	nop
 800921c:	f3af 8000 	nop.w
 8009220:	9999999a 	.word	0x9999999a
 8009224:	3fb99999 	.word	0x3fb99999
 8009228:	2000053c 	.word	0x2000053c
 800922c:	20000548 	.word	0x20000548
 8009230:	20048114 	.word	0x20048114
 8009234:	20048184 	.word	0x20048184
 8009238:	2004818c 	.word	0x2004818c
 800923c:	08018d5c 	.word	0x08018d5c
 8009240:	08018c60 	.word	0x08018c60
 8009244:	08018d68 	.word	0x08018d68
 8009248:	2002389c 	.word	0x2002389c
 800924c:	08018d74 	.word	0x08018d74
 8009250:	08018d7c 	.word	0x08018d7c
 8009254:	00000000 	.word	0x00000000
 8009258:	200237f8 	.word	0x200237f8
 800925c:	08018d88 	.word	0x08018d88
 8009260:	08018d90 	.word	0x08018d90
 8009264:	08018d9c 	.word	0x08018d9c
 8009268:	08018da8 	.word	0x08018da8
 800926c:	2004815c 	.word	0x2004815c

	case 11:
		led.fullColor('~');
 8009270:	217e      	movs	r1, #126	; 0x7e
 8009272:	48bc      	ldr	r0, [pc, #752]	; (8009564 <cppLoop+0x1bdc>)
 8009274:	f7f8 ff3e 	bl	80020f4 <_ZN3LED9fullColorEc>

lcd_clear();
 8009278:	f7f7 ff12 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800927c:	2100      	movs	r1, #0
 800927e:	2000      	movs	r0, #0
 8009280:	f7f7 ff1e 	bl	80010c0 <lcd_locate>
		lcd_printf("ESC");
 8009284:	48b8      	ldr	r0, [pc, #736]	; (8009568 <cppLoop+0x1be0>)
 8009286:	f7f7 ff45 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800928a:	2101      	movs	r1, #1
 800928c:	2000      	movs	r0, #0
 800928e:	f7f7 ff17 	bl	80010c0 <lcd_locate>
		lcd_printf("TEST");
 8009292:	48b6      	ldr	r0, [pc, #728]	; (800956c <cppLoop+0x1be4>)
 8009294:	f7f7 ff3e 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8009298:	48b5      	ldr	r0, [pc, #724]	; (8009570 <cppLoop+0x1be8>)
 800929a:	f7f8 fec7 	bl	800202c <_ZN8JoyStick8getValueEv>
 800929e:	4603      	mov	r3, r0
 80092a0:	2b02      	cmp	r3, #2
 80092a2:	bf0c      	ite	eq
 80092a4:	2301      	moveq	r3, #1
 80092a6:	2300      	movne	r3, #0
 80092a8:	b2db      	uxtb	r3, r3
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	f000 835a 	beq.w	8009964 <cppLoop+0x1fdc>
			HAL_Delay(1000);
 80092b0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80092b4:	f000 fc88 	bl	8009bc8 <HAL_Delay>
			led.LR(-1, 1);
 80092b8:	2201      	movs	r2, #1
 80092ba:	f04f 31ff 	mov.w	r1, #4294967295
 80092be:	48a9      	ldr	r0, [pc, #676]	; (8009564 <cppLoop+0x1bdc>)
 80092c0:	f7f8 ffd4 	bl	800226c <_ZN3LED2LREaa>

			esc.on(BLDC_POWER, BLDC_POWER, BLDC_POWER, BLDC_POWER);
 80092c4:	eddf 1aab 	vldr	s3, [pc, #684]	; 8009574 <cppLoop+0x1bec>
 80092c8:	ed9f 1aaa 	vldr	s2, [pc, #680]	; 8009574 <cppLoop+0x1bec>
 80092cc:	eddf 0aa9 	vldr	s1, [pc, #676]	; 8009574 <cppLoop+0x1bec>
 80092d0:	ed9f 0aa8 	vldr	s0, [pc, #672]	; 8009574 <cppLoop+0x1bec>
 80092d4:	48a8      	ldr	r0, [pc, #672]	; (8009578 <cppLoop+0x1bf0>)
 80092d6:	f7f7 ffbb 	bl	8001250 <_ZN3ESC2onEffff>
			HAL_Delay(3000);
 80092da:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80092de:	f000 fc73 	bl	8009bc8 <HAL_Delay>
			esc.off();
 80092e2:	48a5      	ldr	r0, [pc, #660]	; (8009578 <cppLoop+0x1bf0>)
 80092e4:	f7f8 f84e 	bl	8001384 <_ZN3ESC3offEv>

			led.LR(-1, 0);
 80092e8:	2200      	movs	r2, #0
 80092ea:	f04f 31ff 	mov.w	r1, #4294967295
 80092ee:	489d      	ldr	r0, [pc, #628]	; (8009564 <cppLoop+0x1bdc>)
 80092f0:	f7f8 ffbc 	bl	800226c <_ZN3LED2LREaa>

			led.LR(-1, 0);
		}
		*/

		break;
 80092f4:	e336      	b.n	8009964 <cppLoop+0x1fdc>

	case 12:
		led.fullColor('~');
 80092f6:	217e      	movs	r1, #126	; 0x7e
 80092f8:	489a      	ldr	r0, [pc, #616]	; (8009564 <cppLoop+0x1bdc>)
 80092fa:	f7f8 fefb 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 80092fe:	f7f7 fecf 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8009302:	2100      	movs	r1, #0
 8009304:	2000      	movs	r0, #0
 8009306:	f7f7 fedb 	bl	80010c0 <lcd_locate>
		lcd_printf("PID");
 800930a:	489c      	ldr	r0, [pc, #624]	; (800957c <cppLoop+0x1bf4>)
 800930c:	f7f7 ff02 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8009310:	2101      	movs	r1, #1
 8009312:	2000      	movs	r0, #0
 8009314:	f7f7 fed4 	bl	80010c0 <lcd_locate>
		lcd_printf("Response");
 8009318:	4899      	ldr	r0, [pc, #612]	; (8009580 <cppLoop+0x1bf8>)
 800931a:	f7f7 fefb 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 800931e:	4894      	ldr	r0, [pc, #592]	; (8009570 <cppLoop+0x1be8>)
 8009320:	f7f8 fe84 	bl	800202c <_ZN8JoyStick8getValueEv>
 8009324:	4603      	mov	r3, r0
 8009326:	2b02      	cmp	r3, #2
 8009328:	bf0c      	ite	eq
 800932a:	2301      	moveq	r3, #1
 800932c:	2300      	movne	r3, #0
 800932e:	b2db      	uxtb	r3, r3
 8009330:	2b00      	cmp	r3, #0
 8009332:	f000 8319 	beq.w	8009968 <cppLoop+0x1fe0>
			HAL_Delay(1500);
 8009336:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800933a:	f000 fc45 	bl	8009bc8 <HAL_Delay>
			led.LR(-1, 1);
 800933e:	2201      	movs	r2, #1
 8009340:	f04f 31ff 	mov.w	r1, #4294967295
 8009344:	4887      	ldr	r0, [pc, #540]	; (8009564 <cppLoop+0x1bdc>)
 8009346:	f7f8 ff91 	bl	800226c <_ZN3LED2LREaa>

			HAL_Delay(3000);
 800934a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800934e:	f000 fc3b 	bl	8009bc8 <HAL_Delay>
			esc.on(BLDC_POWER, BLDC_POWER, BLDC_POWER, BLDC_POWER);
 8009352:	eddf 1a88 	vldr	s3, [pc, #544]	; 8009574 <cppLoop+0x1bec>
 8009356:	ed9f 1a87 	vldr	s2, [pc, #540]	; 8009574 <cppLoop+0x1bec>
 800935a:	eddf 0a86 	vldr	s1, [pc, #536]	; 8009574 <cppLoop+0x1bec>
 800935e:	ed9f 0a85 	vldr	s0, [pc, #532]	; 8009574 <cppLoop+0x1bec>
 8009362:	4885      	ldr	r0, [pc, #532]	; (8009578 <cppLoop+0x1bf0>)
 8009364:	f7f7 ff74 	bl	8001250 <_ZN3ESC2onEffff>
			HAL_Delay(1000);
 8009368:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800936c:	f000 fc2c 	bl	8009bc8 <HAL_Delay>

			logger.start();
 8009370:	4884      	ldr	r0, [pc, #528]	; (8009584 <cppLoop+0x1bfc>)
 8009372:	f7fb fd29 	bl	8004dc8 <_ZN6Logger5startEv>
			velocity_ctrl.start();
 8009376:	4884      	ldr	r0, [pc, #528]	; (8009588 <cppLoop+0x1c00>)
 8009378:	f7fc fc67 	bl	8005c4a <_ZN12VelocityCtrl5startEv>
			velocity_ctrl.setVelocity(1, 0);
 800937c:	eddf 0a83 	vldr	s1, [pc, #524]	; 800958c <cppLoop+0x1c04>
 8009380:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8009384:	4880      	ldr	r0, [pc, #512]	; (8009588 <cppLoop+0x1c00>)
 8009386:	f7fc fbf3 	bl	8005b70 <_ZN12VelocityCtrl11setVelocityEff>

			HAL_Delay(1000);
 800938a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800938e:	f000 fc1b 	bl	8009bc8 <HAL_Delay>

			logger.stop();
 8009392:	487c      	ldr	r0, [pc, #496]	; (8009584 <cppLoop+0x1bfc>)
 8009394:	f7fb fd37 	bl	8004e06 <_ZN6Logger4stopEv>
			velocity_ctrl.stop();
 8009398:	487b      	ldr	r0, [pc, #492]	; (8009588 <cppLoop+0x1c00>)
 800939a:	f7fc fc69 	bl	8005c70 <_ZN12VelocityCtrl4stopEv>
			esc.off();
 800939e:	4876      	ldr	r0, [pc, #472]	; (8009578 <cppLoop+0x1bf0>)
 80093a0:	f7f7 fff0 	bl	8001384 <_ZN3ESC3offEv>

			logger.saveLogs("SYSIDENT", "PIDRES.txt");
 80093a4:	4a7a      	ldr	r2, [pc, #488]	; (8009590 <cppLoop+0x1c08>)
 80093a6:	497b      	ldr	r1, [pc, #492]	; (8009594 <cppLoop+0x1c0c>)
 80093a8:	4876      	ldr	r0, [pc, #472]	; (8009584 <cppLoop+0x1bfc>)
 80093aa:	f7fb fc08 	bl	8004bbe <_ZN6Logger8saveLogsEPKcS1_>

			led.LR(-1, 0);
 80093ae:	2200      	movs	r2, #0
 80093b0:	f04f 31ff 	mov.w	r1, #4294967295
 80093b4:	486b      	ldr	r0, [pc, #428]	; (8009564 <cppLoop+0x1bdc>)
 80093b6:	f7f8 ff59 	bl	800226c <_ZN3LED2LREaa>
		}
		break;
 80093ba:	e2d5      	b.n	8009968 <cppLoop+0x1fe0>

	case 13:

		led.fullColor('W');
 80093bc:	2157      	movs	r1, #87	; 0x57
 80093be:	4869      	ldr	r0, [pc, #420]	; (8009564 <cppLoop+0x1bdc>)
 80093c0:	f7f8 fe98 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 80093c4:	f7f7 fe6c 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80093c8:	2100      	movs	r1, #0
 80093ca:	2000      	movs	r0, #0
 80093cc:	f7f7 fe78 	bl	80010c0 <lcd_locate>
		lcd_printf("LogRun2    ");
 80093d0:	4871      	ldr	r0, [pc, #452]	; (8009598 <cppLoop+0x1c10>)
 80093d2:	f7f7 fe9f 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80093d6:	2101      	movs	r1, #1
 80093d8:	2000      	movs	r0, #0
 80093da:	f7f7 fe71 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity2);
 80093de:	4b6f      	ldr	r3, [pc, #444]	; (800959c <cppLoop+0x1c14>)
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	4618      	mov	r0, r3
 80093e4:	f7f7 f8c8 	bl	8000578 <__aeabi_f2d>
 80093e8:	4603      	mov	r3, r0
 80093ea:	460c      	mov	r4, r1
 80093ec:	461a      	mov	r2, r3
 80093ee:	4623      	mov	r3, r4
 80093f0:	486b      	ldr	r0, [pc, #428]	; (80095a0 <cppLoop+0x1c18>)
 80093f2:	f7f7 fe8f 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80093f6:	485e      	ldr	r0, [pc, #376]	; (8009570 <cppLoop+0x1be8>)
 80093f8:	f7f8 fe18 	bl	800202c <_ZN8JoyStick8getValueEv>
 80093fc:	4603      	mov	r3, r0
 80093fe:	2b02      	cmp	r3, #2
 8009400:	bf0c      	ite	eq
 8009402:	2301      	moveq	r3, #1
 8009404:	2300      	movne	r3, #0
 8009406:	b2db      	uxtb	r3, r3
 8009408:	2b00      	cmp	r3, #0
 800940a:	f000 82af 	beq.w	800996c <cppLoop+0x1fe4>
			HAL_Delay(500);
 800940e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009412:	f000 fbd9 	bl	8009bc8 <HAL_Delay>

			led.LR(1, -1);
 8009416:	f04f 32ff 	mov.w	r2, #4294967295
 800941a:	2101      	movs	r1, #1
 800941c:	4851      	ldr	r0, [pc, #324]	; (8009564 <cppLoop+0x1bdc>)
 800941e:	f7f8 ff25 	bl	800226c <_ZN3LED2LREaa>
			line_trace.setMode(THIRD_RUNNING);
 8009422:	2102      	movs	r1, #2
 8009424:	485f      	ldr	r0, [pc, #380]	; (80095a4 <cppLoop+0x1c1c>)
 8009426:	f7fa febd 	bl	80041a4 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_min_velocity2);
 800942a:	4b5f      	ldr	r3, [pc, #380]	; (80095a8 <cppLoop+0x1c20>)
 800942c:	edd3 7a00 	vldr	s15, [r3]
 8009430:	eeb0 0a67 	vmov.f32	s0, s15
 8009434:	485b      	ldr	r0, [pc, #364]	; (80095a4 <cppLoop+0x1c1c>)
 8009436:	f7fa fc46 	bl	8003cc6 <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity2);
 800943a:	4b58      	ldr	r3, [pc, #352]	; (800959c <cppLoop+0x1c14>)
 800943c:	edd3 7a00 	vldr	s15, [r3]
 8009440:	eeb0 0a67 	vmov.f32	s0, s15
 8009444:	4857      	ldr	r0, [pc, #348]	; (80095a4 <cppLoop+0x1c1c>)
 8009446:	f7fa fc4e 	bl	8003ce6 <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_max_velocity2);
 800944a:	4b54      	ldr	r3, [pc, #336]	; (800959c <cppLoop+0x1c14>)
 800944c:	edd3 7a00 	vldr	s15, [r3]
 8009450:	eeb0 0a67 	vmov.f32	s0, s15
 8009454:	4853      	ldr	r0, [pc, #332]	; (80095a4 <cppLoop+0x1c1c>)
 8009456:	f7fa fc66 	bl	8003d26 <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabeleFromSD();
 800945a:	4852      	ldr	r0, [pc, #328]	; (80095a4 <cppLoop+0x1c1c>)
 800945c:	f7fb f916 	bl	800468c <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			//HAL_Delay(3000);
			//esc.on(BLDC_POWER*1.2, BLDC_POWER, BLDC_POWER, BLDC_POWER);
			HAL_Delay(1000);
 8009460:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009464:	f000 fbb0 	bl	8009bc8 <HAL_Delay>

			line_trace.running();
 8009468:	484e      	ldr	r0, [pc, #312]	; (80095a4 <cppLoop+0x1c1c>)
 800946a:	f7fa fedf 	bl	800422c <_ZN9LineTrace7runningEv>

			esc.off();
 800946e:	4842      	ldr	r0, [pc, #264]	; (8009578 <cppLoop+0x1bf0>)
 8009470:	f7f7 ff88 	bl	8001384 <_ZN3ESC3offEv>

			led.LR(0, -1);
 8009474:	f04f 32ff 	mov.w	r2, #4294967295
 8009478:	2100      	movs	r1, #0
 800947a:	483a      	ldr	r0, [pc, #232]	; (8009564 <cppLoop+0x1bdc>)
 800947c:	f7f8 fef6 	bl	800226c <_ZN3LED2LREaa>
			sys_ident.inOutputSave();

			led.LR(-1, 0);
		}
		*/
		break;
 8009480:	e274      	b.n	800996c <cppLoop+0x1fe4>

	case 14:
		led.fullColor('W');
 8009482:	2157      	movs	r1, #87	; 0x57
 8009484:	4837      	ldr	r0, [pc, #220]	; (8009564 <cppLoop+0x1bdc>)
 8009486:	f7f8 fe35 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 800948a:	f7f7 fe09 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800948e:	2100      	movs	r1, #0
 8009490:	2000      	movs	r0, #0
 8009492:	f7f7 fe15 	bl	80010c0 <lcd_locate>
		lcd_printf("LogRun1    ");
 8009496:	4845      	ldr	r0, [pc, #276]	; (80095ac <cppLoop+0x1c24>)
 8009498:	f7f7 fe3c 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800949c:	2101      	movs	r1, #1
 800949e:	2000      	movs	r0, #0
 80094a0:	f7f7 fe0e 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity);
 80094a4:	4b42      	ldr	r3, [pc, #264]	; (80095b0 <cppLoop+0x1c28>)
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	4618      	mov	r0, r3
 80094aa:	f7f7 f865 	bl	8000578 <__aeabi_f2d>
 80094ae:	4603      	mov	r3, r0
 80094b0:	460c      	mov	r4, r1
 80094b2:	461a      	mov	r2, r3
 80094b4:	4623      	mov	r3, r4
 80094b6:	483a      	ldr	r0, [pc, #232]	; (80095a0 <cppLoop+0x1c18>)
 80094b8:	f7f7 fe2c 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80094bc:	482c      	ldr	r0, [pc, #176]	; (8009570 <cppLoop+0x1be8>)
 80094be:	f7f8 fdb5 	bl	800202c <_ZN8JoyStick8getValueEv>
 80094c2:	4603      	mov	r3, r0
 80094c4:	2b02      	cmp	r3, #2
 80094c6:	bf0c      	ite	eq
 80094c8:	2301      	moveq	r3, #1
 80094ca:	2300      	movne	r3, #0
 80094cc:	b2db      	uxtb	r3, r3
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	f000 824e 	beq.w	8009970 <cppLoop+0x1fe8>
			HAL_Delay(500);
 80094d4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80094d8:	f000 fb76 	bl	8009bc8 <HAL_Delay>

			led.LR(1, -1);
 80094dc:	f04f 32ff 	mov.w	r2, #4294967295
 80094e0:	2101      	movs	r1, #1
 80094e2:	4820      	ldr	r0, [pc, #128]	; (8009564 <cppLoop+0x1bdc>)
 80094e4:	f7f8 fec2 	bl	800226c <_ZN3LED2LREaa>
			line_trace.setMode(SECOND_RUNNING);
 80094e8:	2101      	movs	r1, #1
 80094ea:	482e      	ldr	r0, [pc, #184]	; (80095a4 <cppLoop+0x1c1c>)
 80094ec:	f7fa fe5a 	bl	80041a4 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_min_velocity);
 80094f0:	4b30      	ldr	r3, [pc, #192]	; (80095b4 <cppLoop+0x1c2c>)
 80094f2:	edd3 7a00 	vldr	s15, [r3]
 80094f6:	eeb0 0a67 	vmov.f32	s0, s15
 80094fa:	482a      	ldr	r0, [pc, #168]	; (80095a4 <cppLoop+0x1c1c>)
 80094fc:	f7fa fbe3 	bl	8003cc6 <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity);
 8009500:	4b2b      	ldr	r3, [pc, #172]	; (80095b0 <cppLoop+0x1c28>)
 8009502:	edd3 7a00 	vldr	s15, [r3]
 8009506:	eeb0 0a67 	vmov.f32	s0, s15
 800950a:	4826      	ldr	r0, [pc, #152]	; (80095a4 <cppLoop+0x1c1c>)
 800950c:	f7fa fbeb 	bl	8003ce6 <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_min_velocity);
 8009510:	4b28      	ldr	r3, [pc, #160]	; (80095b4 <cppLoop+0x1c2c>)
 8009512:	edd3 7a00 	vldr	s15, [r3]
 8009516:	eeb0 0a67 	vmov.f32	s0, s15
 800951a:	4822      	ldr	r0, [pc, #136]	; (80095a4 <cppLoop+0x1c1c>)
 800951c:	f7fa fc03 	bl	8003d26 <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabeleFromSD();
 8009520:	4820      	ldr	r0, [pc, #128]	; (80095a4 <cppLoop+0x1c1c>)
 8009522:	f7fb f8b3 	bl	800468c <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			HAL_Delay(1000);
 8009526:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800952a:	f000 fb4d 	bl	8009bc8 <HAL_Delay>

			logger.start();
 800952e:	4815      	ldr	r0, [pc, #84]	; (8009584 <cppLoop+0x1bfc>)
 8009530:	f7fb fc4a 	bl	8004dc8 <_ZN6Logger5startEv>

			line_trace.running();
 8009534:	481b      	ldr	r0, [pc, #108]	; (80095a4 <cppLoop+0x1c1c>)
 8009536:	f7fa fe79 	bl	800422c <_ZN9LineTrace7runningEv>

			logger.stop();
 800953a:	4812      	ldr	r0, [pc, #72]	; (8009584 <cppLoop+0x1bfc>)
 800953c:	f7fb fc63 	bl	8004e06 <_ZN6Logger4stopEv>
			logger.saveLogs("STATELOG", "CURVEL.txt");
 8009540:	4a1d      	ldr	r2, [pc, #116]	; (80095b8 <cppLoop+0x1c30>)
 8009542:	491e      	ldr	r1, [pc, #120]	; (80095bc <cppLoop+0x1c34>)
 8009544:	480f      	ldr	r0, [pc, #60]	; (8009584 <cppLoop+0x1bfc>)
 8009546:	f7fb fb3a 	bl	8004bbe <_ZN6Logger8saveLogsEPKcS1_>
			logger.saveLogs2("STATELOG", "TARVEL.txt");
 800954a:	4a1d      	ldr	r2, [pc, #116]	; (80095c0 <cppLoop+0x1c38>)
 800954c:	491b      	ldr	r1, [pc, #108]	; (80095bc <cppLoop+0x1c34>)
 800954e:	480d      	ldr	r0, [pc, #52]	; (8009584 <cppLoop+0x1bfc>)
 8009550:	f7fb fb49 	bl	8004be6 <_ZN6Logger9saveLogs2EPKcS1_>
;

			led.LR(0, -1);
 8009554:	f04f 32ff 	mov.w	r2, #4294967295
 8009558:	2100      	movs	r1, #0
 800955a:	4802      	ldr	r0, [pc, #8]	; (8009564 <cppLoop+0x1bdc>)
 800955c:	f7f8 fe86 	bl	800226c <_ZN3LED2LREaa>
		}

		break;
 8009560:	e206      	b.n	8009970 <cppLoop+0x1fe8>
 8009562:	bf00      	nop
 8009564:	20000548 	.word	0x20000548
 8009568:	08018db4 	.word	0x08018db4
 800956c:	08018db8 	.word	0x08018db8
 8009570:	2000053c 	.word	0x2000053c
 8009574:	3ea3d70a 	.word	0x3ea3d70a
 8009578:	20023898 	.word	0x20023898
 800957c:	08018dc0 	.word	0x08018dc0
 8009580:	08018dc4 	.word	0x08018dc4
 8009584:	2000056c 	.word	0x2000056c
 8009588:	2002381c 	.word	0x2002381c
 800958c:	00000000 	.word	0x00000000
 8009590:	08018dd0 	.word	0x08018dd0
 8009594:	08018ddc 	.word	0x08018ddc
 8009598:	08018de8 	.word	0x08018de8
 800959c:	2004815c 	.word	0x2004815c
 80095a0:	08018c8c 	.word	0x08018c8c
 80095a4:	2002389c 	.word	0x2002389c
 80095a8:	2004816c 	.word	0x2004816c
 80095ac:	08018df4 	.word	0x08018df4
 80095b0:	20048154 	.word	0x20048154
 80095b4:	20048164 	.word	0x20048164
 80095b8:	08018cb0 	.word	0x08018cb0
 80095bc:	08018ca4 	.word	0x08018ca4
 80095c0:	08018c98 	.word	0x08018c98

	case 15:
		led.fullColor('W');
 80095c4:	2157      	movs	r1, #87	; 0x57
 80095c6:	48ac      	ldr	r0, [pc, #688]	; (8009878 <cppLoop+0x1ef0>)
 80095c8:	f7f8 fd94 	bl	80020f4 <_ZN3LED9fullColorEc>

		lcd_clear();
 80095cc:	f7f7 fd68 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80095d0:	2100      	movs	r1, #0
 80095d2:	2000      	movs	r0, #0
 80095d4:	f7f7 fd74 	bl	80010c0 <lcd_locate>
		lcd_printf("Fast%4.2lf", abs(line_trace.getKp()*10000));
 80095d8:	48a8      	ldr	r0, [pc, #672]	; (800987c <cppLoop+0x1ef4>)
 80095da:	f7fa faf2 	bl	8003bc2 <_ZN9LineTrace5getKpEv>
 80095de:	eeb0 7a40 	vmov.f32	s14, s0
 80095e2:	eddf 7aa7 	vldr	s15, [pc, #668]	; 8009880 <cppLoop+0x1ef8>
 80095e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095ea:	eeb0 0a67 	vmov.f32	s0, s15
 80095ee:	f7f9 f943 	bl	8002878 <_ZSt3absf>
 80095f2:	ee10 3a10 	vmov	r3, s0
 80095f6:	4618      	mov	r0, r3
 80095f8:	f7f6 ffbe 	bl	8000578 <__aeabi_f2d>
 80095fc:	4603      	mov	r3, r0
 80095fe:	460c      	mov	r4, r1
 8009600:	461a      	mov	r2, r3
 8009602:	4623      	mov	r3, r4
 8009604:	489f      	ldr	r0, [pc, #636]	; (8009884 <cppLoop+0x1efc>)
 8009606:	f7f7 fd85 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800960a:	2101      	movs	r1, #1
 800960c:	2000      	movs	r0, #0
 800960e:	f7f7 fd57 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", abs(line_trace.getKi()*1000), abs(line_trace.getKd()*100000));
 8009612:	489a      	ldr	r0, [pc, #616]	; (800987c <cppLoop+0x1ef4>)
 8009614:	f7fa fae4 	bl	8003be0 <_ZN9LineTrace5getKiEv>
 8009618:	eeb0 7a40 	vmov.f32	s14, s0
 800961c:	eddf 7a9a 	vldr	s15, [pc, #616]	; 8009888 <cppLoop+0x1f00>
 8009620:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009624:	eeb0 0a67 	vmov.f32	s0, s15
 8009628:	f7f9 f926 	bl	8002878 <_ZSt3absf>
 800962c:	ee10 3a10 	vmov	r3, s0
 8009630:	4618      	mov	r0, r3
 8009632:	f7f6 ffa1 	bl	8000578 <__aeabi_f2d>
 8009636:	4605      	mov	r5, r0
 8009638:	460e      	mov	r6, r1
 800963a:	4890      	ldr	r0, [pc, #576]	; (800987c <cppLoop+0x1ef4>)
 800963c:	f7fa fadf 	bl	8003bfe <_ZN9LineTrace5getKdEv>
 8009640:	eeb0 7a40 	vmov.f32	s14, s0
 8009644:	eddf 7a91 	vldr	s15, [pc, #580]	; 800988c <cppLoop+0x1f04>
 8009648:	ee67 7a27 	vmul.f32	s15, s14, s15
 800964c:	eeb0 0a67 	vmov.f32	s0, s15
 8009650:	f7f9 f912 	bl	8002878 <_ZSt3absf>
 8009654:	ee10 3a10 	vmov	r3, s0
 8009658:	4618      	mov	r0, r3
 800965a:	f7f6 ff8d 	bl	8000578 <__aeabi_f2d>
 800965e:	4603      	mov	r3, r0
 8009660:	460c      	mov	r4, r1
 8009662:	e9cd 3400 	strd	r3, r4, [sp]
 8009666:	462a      	mov	r2, r5
 8009668:	4633      	mov	r3, r6
 800966a:	4889      	ldr	r0, [pc, #548]	; (8009890 <cppLoop+0x1f08>)
 800966c:	f7f7 fd52 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 8009670:	4888      	ldr	r0, [pc, #544]	; (8009894 <cppLoop+0x1f0c>)
 8009672:	f7f8 fcdb 	bl	800202c <_ZN8JoyStick8getValueEv>
 8009676:	4603      	mov	r3, r0
 8009678:	2b08      	cmp	r3, #8
 800967a:	bf0c      	ite	eq
 800967c:	2301      	moveq	r3, #1
 800967e:	2300      	movne	r3, #0
 8009680:	b2db      	uxtb	r3, r3
 8009682:	2b00      	cmp	r3, #0
 8009684:	d021      	beq.n	80096ca <cppLoop+0x1d42>
			led.LR(-1, 1);
 8009686:	2201      	movs	r2, #1
 8009688:	f04f 31ff 	mov.w	r1, #4294967295
 800968c:	487a      	ldr	r0, [pc, #488]	; (8009878 <cppLoop+0x1ef0>)
 800968e:	f7f8 fded 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(300);
 8009692:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8009696:	f000 fa97 	bl	8009bc8 <HAL_Delay>

			selector++;
 800969a:	4b7f      	ldr	r3, [pc, #508]	; (8009898 <cppLoop+0x1f10>)
 800969c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80096a0:	b29b      	uxth	r3, r3
 80096a2:	3301      	adds	r3, #1
 80096a4:	b29b      	uxth	r3, r3
 80096a6:	b21a      	sxth	r2, r3
 80096a8:	4b7b      	ldr	r3, [pc, #492]	; (8009898 <cppLoop+0x1f10>)
 80096aa:	801a      	strh	r2, [r3, #0]
			if(selector >= 3) selector = 0;
 80096ac:	4b7a      	ldr	r3, [pc, #488]	; (8009898 <cppLoop+0x1f10>)
 80096ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80096b2:	2b02      	cmp	r3, #2
 80096b4:	dd02      	ble.n	80096bc <cppLoop+0x1d34>
 80096b6:	4b78      	ldr	r3, [pc, #480]	; (8009898 <cppLoop+0x1f10>)
 80096b8:	2200      	movs	r2, #0
 80096ba:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 80096bc:	2200      	movs	r2, #0
 80096be:	f04f 31ff 	mov.w	r1, #4294967295
 80096c2:	486d      	ldr	r0, [pc, #436]	; (8009878 <cppLoop+0x1ef0>)
 80096c4:	f7f8 fdd2 	bl	800226c <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "KD.TXT", 1, &adj_kd, OVER_WRITE);
			line_trace.setGain(adj_kp, adj_ki, adj_kd);

			led.LR(-1, 0);
		}
		break;
 80096c8:	e154      	b.n	8009974 <cppLoop+0x1fec>
		else if(joy_stick.getValue() == JOY_R){
 80096ca:	4872      	ldr	r0, [pc, #456]	; (8009894 <cppLoop+0x1f0c>)
 80096cc:	f7f8 fcae 	bl	800202c <_ZN8JoyStick8getValueEv>
 80096d0:	4603      	mov	r3, r0
 80096d2:	2b10      	cmp	r3, #16
 80096d4:	bf0c      	ite	eq
 80096d6:	2301      	moveq	r3, #1
 80096d8:	2300      	movne	r3, #0
 80096da:	b2db      	uxtb	r3, r3
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d058      	beq.n	8009792 <cppLoop+0x1e0a>
			led.LR(-1, 1);
 80096e0:	2201      	movs	r2, #1
 80096e2:	f04f 31ff 	mov.w	r1, #4294967295
 80096e6:	4864      	ldr	r0, [pc, #400]	; (8009878 <cppLoop+0x1ef0>)
 80096e8:	f7f8 fdc0 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 80096ec:	2064      	movs	r0, #100	; 0x64
 80096ee:	f000 fa6b 	bl	8009bc8 <HAL_Delay>
			if(selector == 0){
 80096f2:	4b69      	ldr	r3, [pc, #420]	; (8009898 <cppLoop+0x1f10>)
 80096f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d113      	bne.n	8009724 <cppLoop+0x1d9c>
				adj_kp = adj_kp + 0.000001;
 80096fc:	4b67      	ldr	r3, [pc, #412]	; (800989c <cppLoop+0x1f14>)
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	4618      	mov	r0, r3
 8009702:	f7f6 ff39 	bl	8000578 <__aeabi_f2d>
 8009706:	a356      	add	r3, pc, #344	; (adr r3, 8009860 <cppLoop+0x1ed8>)
 8009708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800970c:	f7f6 fdd6 	bl	80002bc <__adddf3>
 8009710:	4603      	mov	r3, r0
 8009712:	460c      	mov	r4, r1
 8009714:	4618      	mov	r0, r3
 8009716:	4621      	mov	r1, r4
 8009718:	f7f7 fa7e 	bl	8000c18 <__aeabi_d2f>
 800971c:	4602      	mov	r2, r0
 800971e:	4b5f      	ldr	r3, [pc, #380]	; (800989c <cppLoop+0x1f14>)
 8009720:	601a      	str	r2, [r3, #0]
 8009722:	e02b      	b.n	800977c <cppLoop+0x1df4>
			else if(selector == 1){
 8009724:	4b5c      	ldr	r3, [pc, #368]	; (8009898 <cppLoop+0x1f10>)
 8009726:	f9b3 3000 	ldrsh.w	r3, [r3]
 800972a:	2b01      	cmp	r3, #1
 800972c:	d113      	bne.n	8009756 <cppLoop+0x1dce>
				adj_ki = adj_ki + 0.00001;
 800972e:	4b5c      	ldr	r3, [pc, #368]	; (80098a0 <cppLoop+0x1f18>)
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	4618      	mov	r0, r3
 8009734:	f7f6 ff20 	bl	8000578 <__aeabi_f2d>
 8009738:	a34b      	add	r3, pc, #300	; (adr r3, 8009868 <cppLoop+0x1ee0>)
 800973a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800973e:	f7f6 fdbd 	bl	80002bc <__adddf3>
 8009742:	4603      	mov	r3, r0
 8009744:	460c      	mov	r4, r1
 8009746:	4618      	mov	r0, r3
 8009748:	4621      	mov	r1, r4
 800974a:	f7f7 fa65 	bl	8000c18 <__aeabi_d2f>
 800974e:	4602      	mov	r2, r0
 8009750:	4b53      	ldr	r3, [pc, #332]	; (80098a0 <cppLoop+0x1f18>)
 8009752:	601a      	str	r2, [r3, #0]
 8009754:	e012      	b.n	800977c <cppLoop+0x1df4>
				adj_kd = adj_kd + 0.0000001;
 8009756:	4b53      	ldr	r3, [pc, #332]	; (80098a4 <cppLoop+0x1f1c>)
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	4618      	mov	r0, r3
 800975c:	f7f6 ff0c 	bl	8000578 <__aeabi_f2d>
 8009760:	a343      	add	r3, pc, #268	; (adr r3, 8009870 <cppLoop+0x1ee8>)
 8009762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009766:	f7f6 fda9 	bl	80002bc <__adddf3>
 800976a:	4603      	mov	r3, r0
 800976c:	460c      	mov	r4, r1
 800976e:	4618      	mov	r0, r3
 8009770:	4621      	mov	r1, r4
 8009772:	f7f7 fa51 	bl	8000c18 <__aeabi_d2f>
 8009776:	4602      	mov	r2, r0
 8009778:	4b4a      	ldr	r3, [pc, #296]	; (80098a4 <cppLoop+0x1f1c>)
 800977a:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 800977c:	2152      	movs	r1, #82	; 0x52
 800977e:	483e      	ldr	r0, [pc, #248]	; (8009878 <cppLoop+0x1ef0>)
 8009780:	f7f8 fcb8 	bl	80020f4 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8009784:	2200      	movs	r2, #0
 8009786:	f04f 31ff 	mov.w	r1, #4294967295
 800978a:	483b      	ldr	r0, [pc, #236]	; (8009878 <cppLoop+0x1ef0>)
 800978c:	f7f8 fd6e 	bl	800226c <_ZN3LED2LREaa>
		break;
 8009790:	e0f0      	b.n	8009974 <cppLoop+0x1fec>
		else if(joy_stick.getValue() == JOY_L){
 8009792:	4840      	ldr	r0, [pc, #256]	; (8009894 <cppLoop+0x1f0c>)
 8009794:	f7f8 fc4a 	bl	800202c <_ZN8JoyStick8getValueEv>
 8009798:	4603      	mov	r3, r0
 800979a:	2b01      	cmp	r3, #1
 800979c:	bf0c      	ite	eq
 800979e:	2301      	moveq	r3, #1
 80097a0:	2300      	movne	r3, #0
 80097a2:	b2db      	uxtb	r3, r3
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d07f      	beq.n	80098a8 <cppLoop+0x1f20>
			led.LR(-1, 1);
 80097a8:	2201      	movs	r2, #1
 80097aa:	f04f 31ff 	mov.w	r1, #4294967295
 80097ae:	4832      	ldr	r0, [pc, #200]	; (8009878 <cppLoop+0x1ef0>)
 80097b0:	f7f8 fd5c 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(100);
 80097b4:	2064      	movs	r0, #100	; 0x64
 80097b6:	f000 fa07 	bl	8009bc8 <HAL_Delay>
			if(selector == 0){
 80097ba:	4b37      	ldr	r3, [pc, #220]	; (8009898 <cppLoop+0x1f10>)
 80097bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d113      	bne.n	80097ec <cppLoop+0x1e64>
				adj_kp = adj_kp - 0.000001;
 80097c4:	4b35      	ldr	r3, [pc, #212]	; (800989c <cppLoop+0x1f14>)
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	4618      	mov	r0, r3
 80097ca:	f7f6 fed5 	bl	8000578 <__aeabi_f2d>
 80097ce:	a324      	add	r3, pc, #144	; (adr r3, 8009860 <cppLoop+0x1ed8>)
 80097d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097d4:	f7f6 fd70 	bl	80002b8 <__aeabi_dsub>
 80097d8:	4603      	mov	r3, r0
 80097da:	460c      	mov	r4, r1
 80097dc:	4618      	mov	r0, r3
 80097de:	4621      	mov	r1, r4
 80097e0:	f7f7 fa1a 	bl	8000c18 <__aeabi_d2f>
 80097e4:	4602      	mov	r2, r0
 80097e6:	4b2d      	ldr	r3, [pc, #180]	; (800989c <cppLoop+0x1f14>)
 80097e8:	601a      	str	r2, [r3, #0]
 80097ea:	e02b      	b.n	8009844 <cppLoop+0x1ebc>
			else if(selector == 1){
 80097ec:	4b2a      	ldr	r3, [pc, #168]	; (8009898 <cppLoop+0x1f10>)
 80097ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80097f2:	2b01      	cmp	r3, #1
 80097f4:	d113      	bne.n	800981e <cppLoop+0x1e96>
				adj_ki = adj_ki - 0.00001;
 80097f6:	4b2a      	ldr	r3, [pc, #168]	; (80098a0 <cppLoop+0x1f18>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	4618      	mov	r0, r3
 80097fc:	f7f6 febc 	bl	8000578 <__aeabi_f2d>
 8009800:	a319      	add	r3, pc, #100	; (adr r3, 8009868 <cppLoop+0x1ee0>)
 8009802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009806:	f7f6 fd57 	bl	80002b8 <__aeabi_dsub>
 800980a:	4603      	mov	r3, r0
 800980c:	460c      	mov	r4, r1
 800980e:	4618      	mov	r0, r3
 8009810:	4621      	mov	r1, r4
 8009812:	f7f7 fa01 	bl	8000c18 <__aeabi_d2f>
 8009816:	4602      	mov	r2, r0
 8009818:	4b21      	ldr	r3, [pc, #132]	; (80098a0 <cppLoop+0x1f18>)
 800981a:	601a      	str	r2, [r3, #0]
 800981c:	e012      	b.n	8009844 <cppLoop+0x1ebc>
				adj_kd = adj_kd - 0.0000001;
 800981e:	4b21      	ldr	r3, [pc, #132]	; (80098a4 <cppLoop+0x1f1c>)
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	4618      	mov	r0, r3
 8009824:	f7f6 fea8 	bl	8000578 <__aeabi_f2d>
 8009828:	a311      	add	r3, pc, #68	; (adr r3, 8009870 <cppLoop+0x1ee8>)
 800982a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800982e:	f7f6 fd43 	bl	80002b8 <__aeabi_dsub>
 8009832:	4603      	mov	r3, r0
 8009834:	460c      	mov	r4, r1
 8009836:	4618      	mov	r0, r3
 8009838:	4621      	mov	r1, r4
 800983a:	f7f7 f9ed 	bl	8000c18 <__aeabi_d2f>
 800983e:	4602      	mov	r2, r0
 8009840:	4b18      	ldr	r3, [pc, #96]	; (80098a4 <cppLoop+0x1f1c>)
 8009842:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 8009844:	2152      	movs	r1, #82	; 0x52
 8009846:	480c      	ldr	r0, [pc, #48]	; (8009878 <cppLoop+0x1ef0>)
 8009848:	f7f8 fc54 	bl	80020f4 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 800984c:	2200      	movs	r2, #0
 800984e:	f04f 31ff 	mov.w	r1, #4294967295
 8009852:	4809      	ldr	r0, [pc, #36]	; (8009878 <cppLoop+0x1ef0>)
 8009854:	f7f8 fd0a 	bl	800226c <_ZN3LED2LREaa>
		break;
 8009858:	e08c      	b.n	8009974 <cppLoop+0x1fec>
 800985a:	bf00      	nop
 800985c:	f3af 8000 	nop.w
 8009860:	a0b5ed8d 	.word	0xa0b5ed8d
 8009864:	3eb0c6f7 	.word	0x3eb0c6f7
 8009868:	88e368f1 	.word	0x88e368f1
 800986c:	3ee4f8b5 	.word	0x3ee4f8b5
 8009870:	9abcaf48 	.word	0x9abcaf48
 8009874:	3e7ad7f2 	.word	0x3e7ad7f2
 8009878:	20000548 	.word	0x20000548
 800987c:	2002389c 	.word	0x2002389c
 8009880:	461c4000 	.word	0x461c4000
 8009884:	08018e00 	.word	0x08018e00
 8009888:	447a0000 	.word	0x447a0000
 800988c:	47c35000 	.word	0x47c35000
 8009890:	08018c44 	.word	0x08018c44
 8009894:	2000053c 	.word	0x2000053c
 8009898:	20048110 	.word	0x20048110
 800989c:	2004811c 	.word	0x2004811c
 80098a0:	20048124 	.word	0x20048124
 80098a4:	2004812c 	.word	0x2004812c
		else if(joy_stick.getValue() == JOY_C){
 80098a8:	4836      	ldr	r0, [pc, #216]	; (8009984 <cppLoop+0x1ffc>)
 80098aa:	f7f8 fbbf 	bl	800202c <_ZN8JoyStick8getValueEv>
 80098ae:	4603      	mov	r3, r0
 80098b0:	2b02      	cmp	r3, #2
 80098b2:	bf0c      	ite	eq
 80098b4:	2301      	moveq	r3, #1
 80098b6:	2300      	movne	r3, #0
 80098b8:	b2db      	uxtb	r3, r3
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d05a      	beq.n	8009974 <cppLoop+0x1fec>
			led.LR(-1, 1);
 80098be:	2201      	movs	r2, #1
 80098c0:	f04f 31ff 	mov.w	r1, #4294967295
 80098c4:	4830      	ldr	r0, [pc, #192]	; (8009988 <cppLoop+0x2000>)
 80098c6:	f7f8 fcd1 	bl	800226c <_ZN3LED2LREaa>
			HAL_Delay(300);
 80098ca:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80098ce:	f000 f97b 	bl	8009bc8 <HAL_Delay>
			sd_write_array_float("PARAMS", "KP.TXT", 1, &adj_kp, OVER_WRITE);
 80098d2:	2300      	movs	r3, #0
 80098d4:	9300      	str	r3, [sp, #0]
 80098d6:	4b2d      	ldr	r3, [pc, #180]	; (800998c <cppLoop+0x2004>)
 80098d8:	2201      	movs	r2, #1
 80098da:	492d      	ldr	r1, [pc, #180]	; (8009990 <cppLoop+0x2008>)
 80098dc:	482d      	ldr	r0, [pc, #180]	; (8009994 <cppLoop+0x200c>)
 80098de:	f7f7 ff8f 	bl	8001800 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KI.TXT", 1, &adj_ki, OVER_WRITE);
 80098e2:	2300      	movs	r3, #0
 80098e4:	9300      	str	r3, [sp, #0]
 80098e6:	4b2c      	ldr	r3, [pc, #176]	; (8009998 <cppLoop+0x2010>)
 80098e8:	2201      	movs	r2, #1
 80098ea:	492c      	ldr	r1, [pc, #176]	; (800999c <cppLoop+0x2014>)
 80098ec:	4829      	ldr	r0, [pc, #164]	; (8009994 <cppLoop+0x200c>)
 80098ee:	f7f7 ff87 	bl	8001800 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KD.TXT", 1, &adj_kd, OVER_WRITE);
 80098f2:	2300      	movs	r3, #0
 80098f4:	9300      	str	r3, [sp, #0]
 80098f6:	4b2a      	ldr	r3, [pc, #168]	; (80099a0 <cppLoop+0x2018>)
 80098f8:	2201      	movs	r2, #1
 80098fa:	492a      	ldr	r1, [pc, #168]	; (80099a4 <cppLoop+0x201c>)
 80098fc:	4825      	ldr	r0, [pc, #148]	; (8009994 <cppLoop+0x200c>)
 80098fe:	f7f7 ff7f 	bl	8001800 <sd_write_array_float>
			line_trace.setGain(adj_kp, adj_ki, adj_kd);
 8009902:	4b22      	ldr	r3, [pc, #136]	; (800998c <cppLoop+0x2004>)
 8009904:	edd3 7a00 	vldr	s15, [r3]
 8009908:	4b23      	ldr	r3, [pc, #140]	; (8009998 <cppLoop+0x2010>)
 800990a:	ed93 7a00 	vldr	s14, [r3]
 800990e:	4b24      	ldr	r3, [pc, #144]	; (80099a0 <cppLoop+0x2018>)
 8009910:	edd3 6a00 	vldr	s13, [r3]
 8009914:	eeb0 1a66 	vmov.f32	s2, s13
 8009918:	eef0 0a47 	vmov.f32	s1, s14
 800991c:	eeb0 0a67 	vmov.f32	s0, s15
 8009920:	4821      	ldr	r0, [pc, #132]	; (80099a8 <cppLoop+0x2020>)
 8009922:	f7fa f935 	bl	8003b90 <_ZN9LineTrace7setGainEfff>
			led.LR(-1, 0);
 8009926:	2200      	movs	r2, #0
 8009928:	f04f 31ff 	mov.w	r1, #4294967295
 800992c:	4816      	ldr	r0, [pc, #88]	; (8009988 <cppLoop+0x2000>)
 800992e:	f7f8 fc9d 	bl	800226c <_ZN3LED2LREaa>
		break;
 8009932:	e01f      	b.n	8009974 <cppLoop+0x1fec>

	default:
		break;
 8009934:	bf00      	nop
 8009936:	e01e      	b.n	8009976 <cppLoop+0x1fee>
		break;
 8009938:	bf00      	nop
 800993a:	e01c      	b.n	8009976 <cppLoop+0x1fee>
		break;
 800993c:	bf00      	nop
 800993e:	e01a      	b.n	8009976 <cppLoop+0x1fee>
		break;
 8009940:	bf00      	nop
 8009942:	e018      	b.n	8009976 <cppLoop+0x1fee>
		break;
 8009944:	bf00      	nop
 8009946:	e016      	b.n	8009976 <cppLoop+0x1fee>
		break;
 8009948:	bf00      	nop
 800994a:	e014      	b.n	8009976 <cppLoop+0x1fee>
		break;
 800994c:	bf00      	nop
 800994e:	e012      	b.n	8009976 <cppLoop+0x1fee>
		break;
 8009950:	bf00      	nop
 8009952:	e010      	b.n	8009976 <cppLoop+0x1fee>
		break;
 8009954:	bf00      	nop
 8009956:	e00e      	b.n	8009976 <cppLoop+0x1fee>
		break;
 8009958:	bf00      	nop
 800995a:	e00c      	b.n	8009976 <cppLoop+0x1fee>
		break;
 800995c:	bf00      	nop
 800995e:	e00a      	b.n	8009976 <cppLoop+0x1fee>
		break;
 8009960:	bf00      	nop
 8009962:	e008      	b.n	8009976 <cppLoop+0x1fee>
		break;
 8009964:	bf00      	nop
 8009966:	e006      	b.n	8009976 <cppLoop+0x1fee>
		break;
 8009968:	bf00      	nop
 800996a:	e004      	b.n	8009976 <cppLoop+0x1fee>
		break;
 800996c:	bf00      	nop
 800996e:	e002      	b.n	8009976 <cppLoop+0x1fee>
		break;
 8009970:	bf00      	nop
 8009972:	e000      	b.n	8009976 <cppLoop+0x1fee>
		break;
 8009974:	bf00      	nop

	}

	HAL_Delay(30);
 8009976:	201e      	movs	r0, #30
 8009978:	f000 f926 	bl	8009bc8 <HAL_Delay>

}
 800997c:	bf00      	nop
 800997e:	370c      	adds	r7, #12
 8009980:	46bd      	mov	sp, r7
 8009982:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009984:	2000053c 	.word	0x2000053c
 8009988:	20000548 	.word	0x20000548
 800998c:	2004811c 	.word	0x2004811c
 8009990:	08018e0c 	.word	0x08018e0c
 8009994:	08018c60 	.word	0x08018c60
 8009998:	20048124 	.word	0x20048124
 800999c:	08018e14 	.word	0x08018e14
 80099a0:	2004812c 	.word	0x2004812c
 80099a4:	08018e1c 	.word	0x08018e1c
 80099a8:	2002389c 	.word	0x2002389c

080099ac <_Z41__static_initialization_and_destruction_0ii>:

void prameterSttingMode()
{

}
 80099ac:	b580      	push	{r7, lr}
 80099ae:	b088      	sub	sp, #32
 80099b0:	af06      	add	r7, sp, #24
 80099b2:	6078      	str	r0, [r7, #4]
 80099b4:	6039      	str	r1, [r7, #0]
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	2b01      	cmp	r3, #1
 80099ba:	d142      	bne.n	8009a42 <_Z41__static_initialization_and_destruction_0ii+0x96>
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80099c2:	4293      	cmp	r3, r2
 80099c4:	d13d      	bne.n	8009a42 <_Z41__static_initialization_and_destruction_0ii+0x96>
LineSensor line_sensor;
 80099c6:	4821      	ldr	r0, [pc, #132]	; (8009a4c <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 80099c8:	f7f8 fc88 	bl	80022dc <_ZN10LineSensorC1Ev>
SideSensor side_sensor;
 80099cc:	4820      	ldr	r0, [pc, #128]	; (8009a50 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 80099ce:	f7fb fd2b 	bl	8005428 <_ZN10SideSensorC1Ev>
JoyStick joy_stick;
 80099d2:	4820      	ldr	r0, [pc, #128]	; (8009a54 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 80099d4:	f7f8 fb1e 	bl	8002014 <_ZN8JoyStickC1Ev>
Motor motor;
 80099d8:	481f      	ldr	r0, [pc, #124]	; (8009a58 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 80099da:	f7fb fa25 	bl	8004e28 <_ZN5MotorC1Ev>
IMU imu;
 80099de:	481f      	ldr	r0, [pc, #124]	; (8009a5c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 80099e0:	f7f8 f926 	bl	8001c30 <_ZN3IMUC1Ev>
Logger logger;
 80099e4:	481e      	ldr	r0, [pc, #120]	; (8009a60 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 80099e6:	f7fa ff41 	bl	800486c <_ZN6LoggerC1Ev>
Encoder encoder;
 80099ea:	481e      	ldr	r0, [pc, #120]	; (8009a64 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 80099ec:	f7f7 fcee 	bl	80013cc <_ZN7EncoderC1Ev>
VelocityCtrl velocity_ctrl(&motor, &encoder, &imu);
 80099f0:	4b1a      	ldr	r3, [pc, #104]	; (8009a5c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 80099f2:	4a1c      	ldr	r2, [pc, #112]	; (8009a64 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 80099f4:	4918      	ldr	r1, [pc, #96]	; (8009a58 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 80099f6:	481c      	ldr	r0, [pc, #112]	; (8009a68 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 80099f8:	f7fb ff85 	bl	8005906 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>
Odometry odometry(&encoder, &imu, &velocity_ctrl);
 80099fc:	4b1a      	ldr	r3, [pc, #104]	; (8009a68 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 80099fe:	4a17      	ldr	r2, [pc, #92]	; (8009a5c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8009a00:	4918      	ldr	r1, [pc, #96]	; (8009a64 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8009a02:	481a      	ldr	r0, [pc, #104]	; (8009a6c <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 8009a04:	f7fb faf6 	bl	8004ff4 <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>
ESC esc;
 8009a08:	4819      	ldr	r0, [pc, #100]	; (8009a70 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 8009a0a:	f7f7 fbe3 	bl	80011d4 <_ZN3ESCC1Ev>
LineTrace line_trace(&motor, &line_sensor, &velocity_ctrl, &side_sensor, &encoder, &odometry, &logger, &imu, &esc);
 8009a0e:	4b18      	ldr	r3, [pc, #96]	; (8009a70 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 8009a10:	9305      	str	r3, [sp, #20]
 8009a12:	4b12      	ldr	r3, [pc, #72]	; (8009a5c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8009a14:	9304      	str	r3, [sp, #16]
 8009a16:	4b12      	ldr	r3, [pc, #72]	; (8009a60 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8009a18:	9303      	str	r3, [sp, #12]
 8009a1a:	4b14      	ldr	r3, [pc, #80]	; (8009a6c <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 8009a1c:	9302      	str	r3, [sp, #8]
 8009a1e:	4b11      	ldr	r3, [pc, #68]	; (8009a64 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8009a20:	9301      	str	r3, [sp, #4]
 8009a22:	4b0b      	ldr	r3, [pc, #44]	; (8009a50 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8009a24:	9300      	str	r3, [sp, #0]
 8009a26:	4b10      	ldr	r3, [pc, #64]	; (8009a68 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8009a28:	4a08      	ldr	r2, [pc, #32]	; (8009a4c <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8009a2a:	490b      	ldr	r1, [pc, #44]	; (8009a58 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8009a2c:	4811      	ldr	r0, [pc, #68]	; (8009a74 <_Z41__static_initialization_and_destruction_0ii+0xc8>)
 8009a2e:	f7f8 ff33 	bl	8002898 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC>
SystemIdentification sys_ident(&logger, &motor);
 8009a32:	4a09      	ldr	r2, [pc, #36]	; (8009a58 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8009a34:	490a      	ldr	r1, [pc, #40]	; (8009a60 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8009a36:	4810      	ldr	r0, [pc, #64]	; (8009a78 <_Z41__static_initialization_and_destruction_0ii+0xcc>)
 8009a38:	f7fb fd9d 	bl	8005576 <_ZN20SystemIdentificationC1EP6LoggerP5Motor>
PathFollowing path_following;
 8009a3c:	480f      	ldr	r0, [pc, #60]	; (8009a7c <_Z41__static_initialization_and_destruction_0ii+0xd0>)
 8009a3e:	f7fb fb85 	bl	800514c <_ZN13PathFollowingC1Ev>
}
 8009a42:	bf00      	nop
 8009a44:	3708      	adds	r7, #8
 8009a46:	46bd      	mov	sp, r7
 8009a48:	bd80      	pop	{r7, pc}
 8009a4a:	bf00      	nop
 8009a4c:	20000238 	.word	0x20000238
 8009a50:	20000530 	.word	0x20000530
 8009a54:	2000053c 	.word	0x2000053c
 8009a58:	20000544 	.word	0x20000544
 8009a5c:	20000558 	.word	0x20000558
 8009a60:	2000056c 	.word	0x2000056c
 8009a64:	200237f8 	.word	0x200237f8
 8009a68:	2002381c 	.word	0x2002381c
 8009a6c:	20023858 	.word	0x20023858
 8009a70:	20023898 	.word	0x20023898
 8009a74:	2002389c 	.word	0x2002389c
 8009a78:	200307dc 	.word	0x200307dc
 8009a7c:	200309e8 	.word	0x200309e8

08009a80 <_GLOBAL__sub_I_line_sensor>:
 8009a80:	b580      	push	{r7, lr}
 8009a82:	af00      	add	r7, sp, #0
 8009a84:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009a88:	2001      	movs	r0, #1
 8009a8a:	f7ff ff8f 	bl	80099ac <_Z41__static_initialization_and_destruction_0ii>
 8009a8e:	bd80      	pop	{r7, pc}

08009a90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8009a90:	f8df d034 	ldr.w	sp, [pc, #52]	; 8009ac8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8009a94:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8009a96:	e003      	b.n	8009aa0 <LoopCopyDataInit>

08009a98 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8009a98:	4b0c      	ldr	r3, [pc, #48]	; (8009acc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8009a9a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8009a9c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8009a9e:	3104      	adds	r1, #4

08009aa0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8009aa0:	480b      	ldr	r0, [pc, #44]	; (8009ad0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8009aa2:	4b0c      	ldr	r3, [pc, #48]	; (8009ad4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8009aa4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8009aa6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8009aa8:	d3f6      	bcc.n	8009a98 <CopyDataInit>
  ldr  r2, =_sbss
 8009aaa:	4a0b      	ldr	r2, [pc, #44]	; (8009ad8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8009aac:	e002      	b.n	8009ab4 <LoopFillZerobss>

08009aae <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8009aae:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8009ab0:	f842 3b04 	str.w	r3, [r2], #4

08009ab4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8009ab4:	4b09      	ldr	r3, [pc, #36]	; (8009adc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8009ab6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8009ab8:	d3f9      	bcc.n	8009aae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8009aba:	f7fd fe57 	bl	800776c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8009abe:	f00a fd95 	bl	80145ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8009ac2:	f7fc f96f 	bl	8005da4 <main>
  bx  lr    
 8009ac6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8009ac8:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8009acc:	08019238 	.word	0x08019238
  ldr  r0, =_sdata
 8009ad0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8009ad4:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8009ad8:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8009adc:	2004cb70 	.word	0x2004cb70

08009ae0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8009ae0:	e7fe      	b.n	8009ae0 <ADC_IRQHandler>
	...

08009ae4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009ae4:	b580      	push	{r7, lr}
 8009ae6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8009ae8:	4b0e      	ldr	r3, [pc, #56]	; (8009b24 <HAL_Init+0x40>)
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	4a0d      	ldr	r2, [pc, #52]	; (8009b24 <HAL_Init+0x40>)
 8009aee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009af2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8009af4:	4b0b      	ldr	r3, [pc, #44]	; (8009b24 <HAL_Init+0x40>)
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	4a0a      	ldr	r2, [pc, #40]	; (8009b24 <HAL_Init+0x40>)
 8009afa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009afe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8009b00:	4b08      	ldr	r3, [pc, #32]	; (8009b24 <HAL_Init+0x40>)
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	4a07      	ldr	r2, [pc, #28]	; (8009b24 <HAL_Init+0x40>)
 8009b06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009b0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009b0c:	2003      	movs	r0, #3
 8009b0e:	f000 fd51 	bl	800a5b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8009b12:	2000      	movs	r0, #0
 8009b14:	f000 f808 	bl	8009b28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8009b18:	f7fd f868 	bl	8006bec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8009b1c:	2300      	movs	r3, #0
}
 8009b1e:	4618      	mov	r0, r3
 8009b20:	bd80      	pop	{r7, pc}
 8009b22:	bf00      	nop
 8009b24:	40023c00 	.word	0x40023c00

08009b28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b082      	sub	sp, #8
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8009b30:	4b12      	ldr	r3, [pc, #72]	; (8009b7c <HAL_InitTick+0x54>)
 8009b32:	681a      	ldr	r2, [r3, #0]
 8009b34:	4b12      	ldr	r3, [pc, #72]	; (8009b80 <HAL_InitTick+0x58>)
 8009b36:	781b      	ldrb	r3, [r3, #0]
 8009b38:	4619      	mov	r1, r3
 8009b3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009b3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8009b42:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b46:	4618      	mov	r0, r3
 8009b48:	f000 fd69 	bl	800a61e <HAL_SYSTICK_Config>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d001      	beq.n	8009b56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8009b52:	2301      	movs	r3, #1
 8009b54:	e00e      	b.n	8009b74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	2b0f      	cmp	r3, #15
 8009b5a:	d80a      	bhi.n	8009b72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8009b5c:	2200      	movs	r2, #0
 8009b5e:	6879      	ldr	r1, [r7, #4]
 8009b60:	f04f 30ff 	mov.w	r0, #4294967295
 8009b64:	f000 fd31 	bl	800a5ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8009b68:	4a06      	ldr	r2, [pc, #24]	; (8009b84 <HAL_InitTick+0x5c>)
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8009b6e:	2300      	movs	r3, #0
 8009b70:	e000      	b.n	8009b74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8009b72:	2301      	movs	r3, #1
}
 8009b74:	4618      	mov	r0, r3
 8009b76:	3708      	adds	r7, #8
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	bd80      	pop	{r7, pc}
 8009b7c:	20000000 	.word	0x20000000
 8009b80:	20000008 	.word	0x20000008
 8009b84:	20000004 	.word	0x20000004

08009b88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009b88:	b480      	push	{r7}
 8009b8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8009b8c:	4b06      	ldr	r3, [pc, #24]	; (8009ba8 <HAL_IncTick+0x20>)
 8009b8e:	781b      	ldrb	r3, [r3, #0]
 8009b90:	461a      	mov	r2, r3
 8009b92:	4b06      	ldr	r3, [pc, #24]	; (8009bac <HAL_IncTick+0x24>)
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	4413      	add	r3, r2
 8009b98:	4a04      	ldr	r2, [pc, #16]	; (8009bac <HAL_IncTick+0x24>)
 8009b9a:	6013      	str	r3, [r2, #0]
}
 8009b9c:	bf00      	nop
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba4:	4770      	bx	lr
 8009ba6:	bf00      	nop
 8009ba8:	20000008 	.word	0x20000008
 8009bac:	2004aaf8 	.word	0x2004aaf8

08009bb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009bb0:	b480      	push	{r7}
 8009bb2:	af00      	add	r7, sp, #0
  return uwTick;
 8009bb4:	4b03      	ldr	r3, [pc, #12]	; (8009bc4 <HAL_GetTick+0x14>)
 8009bb6:	681b      	ldr	r3, [r3, #0]
}
 8009bb8:	4618      	mov	r0, r3
 8009bba:	46bd      	mov	sp, r7
 8009bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc0:	4770      	bx	lr
 8009bc2:	bf00      	nop
 8009bc4:	2004aaf8 	.word	0x2004aaf8

08009bc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b084      	sub	sp, #16
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009bd0:	f7ff ffee 	bl	8009bb0 <HAL_GetTick>
 8009bd4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009be0:	d005      	beq.n	8009bee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8009be2:	4b09      	ldr	r3, [pc, #36]	; (8009c08 <HAL_Delay+0x40>)
 8009be4:	781b      	ldrb	r3, [r3, #0]
 8009be6:	461a      	mov	r2, r3
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	4413      	add	r3, r2
 8009bec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8009bee:	bf00      	nop
 8009bf0:	f7ff ffde 	bl	8009bb0 <HAL_GetTick>
 8009bf4:	4602      	mov	r2, r0
 8009bf6:	68bb      	ldr	r3, [r7, #8]
 8009bf8:	1ad3      	subs	r3, r2, r3
 8009bfa:	68fa      	ldr	r2, [r7, #12]
 8009bfc:	429a      	cmp	r2, r3
 8009bfe:	d8f7      	bhi.n	8009bf0 <HAL_Delay+0x28>
  {
  }
}
 8009c00:	bf00      	nop
 8009c02:	3710      	adds	r7, #16
 8009c04:	46bd      	mov	sp, r7
 8009c06:	bd80      	pop	{r7, pc}
 8009c08:	20000008 	.word	0x20000008

08009c0c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	b084      	sub	sp, #16
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009c14:	2300      	movs	r3, #0
 8009c16:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d101      	bne.n	8009c22 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8009c1e:	2301      	movs	r3, #1
 8009c20:	e033      	b.n	8009c8a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d109      	bne.n	8009c3e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8009c2a:	6878      	ldr	r0, [r7, #4]
 8009c2c:	f7fd f806 	bl	8006c3c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	2200      	movs	r2, #0
 8009c34:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	2200      	movs	r2, #0
 8009c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c42:	f003 0310 	and.w	r3, r3, #16
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d118      	bne.n	8009c7c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c4e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8009c52:	f023 0302 	bic.w	r3, r3, #2
 8009c56:	f043 0202 	orr.w	r2, r3, #2
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8009c5e:	6878      	ldr	r0, [r7, #4]
 8009c60:	f000 fa5a 	bl	800a118 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	2200      	movs	r2, #0
 8009c68:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c6e:	f023 0303 	bic.w	r3, r3, #3
 8009c72:	f043 0201 	orr.w	r2, r3, #1
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	641a      	str	r2, [r3, #64]	; 0x40
 8009c7a:	e001      	b.n	8009c80 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8009c7c:	2301      	movs	r3, #1
 8009c7e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	2200      	movs	r2, #0
 8009c84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8009c88:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	3710      	adds	r7, #16
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	bd80      	pop	{r7, pc}
	...

08009c94 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8009c94:	b580      	push	{r7, lr}
 8009c96:	b086      	sub	sp, #24
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	60f8      	str	r0, [r7, #12]
 8009c9c:	60b9      	str	r1, [r7, #8]
 8009c9e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009caa:	2b01      	cmp	r3, #1
 8009cac:	d101      	bne.n	8009cb2 <HAL_ADC_Start_DMA+0x1e>
 8009cae:	2302      	movs	r3, #2
 8009cb0:	e0cc      	b.n	8009e4c <HAL_ADC_Start_DMA+0x1b8>
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	2201      	movs	r2, #1
 8009cb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	689b      	ldr	r3, [r3, #8]
 8009cc0:	f003 0301 	and.w	r3, r3, #1
 8009cc4:	2b01      	cmp	r3, #1
 8009cc6:	d018      	beq.n	8009cfa <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	689a      	ldr	r2, [r3, #8]
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	f042 0201 	orr.w	r2, r2, #1
 8009cd6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8009cd8:	4b5e      	ldr	r3, [pc, #376]	; (8009e54 <HAL_ADC_Start_DMA+0x1c0>)
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	4a5e      	ldr	r2, [pc, #376]	; (8009e58 <HAL_ADC_Start_DMA+0x1c4>)
 8009cde:	fba2 2303 	umull	r2, r3, r2, r3
 8009ce2:	0c9a      	lsrs	r2, r3, #18
 8009ce4:	4613      	mov	r3, r2
 8009ce6:	005b      	lsls	r3, r3, #1
 8009ce8:	4413      	add	r3, r2
 8009cea:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8009cec:	e002      	b.n	8009cf4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8009cee:	693b      	ldr	r3, [r7, #16]
 8009cf0:	3b01      	subs	r3, #1
 8009cf2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8009cf4:	693b      	ldr	r3, [r7, #16]
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d1f9      	bne.n	8009cee <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	689b      	ldr	r3, [r3, #8]
 8009d00:	f003 0301 	and.w	r3, r3, #1
 8009d04:	2b01      	cmp	r3, #1
 8009d06:	f040 80a0 	bne.w	8009e4a <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d0e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8009d12:	f023 0301 	bic.w	r3, r3, #1
 8009d16:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	685b      	ldr	r3, [r3, #4]
 8009d24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d007      	beq.n	8009d3c <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d30:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8009d34:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d40:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009d44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009d48:	d106      	bne.n	8009d58 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d4e:	f023 0206 	bic.w	r2, r3, #6
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	645a      	str	r2, [r3, #68]	; 0x44
 8009d56:	e002      	b.n	8009d5e <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	2200      	movs	r2, #0
 8009d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8009d66:	4b3d      	ldr	r3, [pc, #244]	; (8009e5c <HAL_ADC_Start_DMA+0x1c8>)
 8009d68:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d6e:	4a3c      	ldr	r2, [pc, #240]	; (8009e60 <HAL_ADC_Start_DMA+0x1cc>)
 8009d70:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d76:	4a3b      	ldr	r2, [pc, #236]	; (8009e64 <HAL_ADC_Start_DMA+0x1d0>)
 8009d78:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d7e:	4a3a      	ldr	r2, [pc, #232]	; (8009e68 <HAL_ADC_Start_DMA+0x1d4>)
 8009d80:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8009d8a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	685a      	ldr	r2, [r3, #4]
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8009d9a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	689a      	ldr	r2, [r3, #8]
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009daa:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	334c      	adds	r3, #76	; 0x4c
 8009db6:	4619      	mov	r1, r3
 8009db8:	68ba      	ldr	r2, [r7, #8]
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	f000 fcea 	bl	800a794 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8009dc0:	697b      	ldr	r3, [r7, #20]
 8009dc2:	685b      	ldr	r3, [r3, #4]
 8009dc4:	f003 031f 	and.w	r3, r3, #31
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d12a      	bne.n	8009e22 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	4a26      	ldr	r2, [pc, #152]	; (8009e6c <HAL_ADC_Start_DMA+0x1d8>)
 8009dd2:	4293      	cmp	r3, r2
 8009dd4:	d015      	beq.n	8009e02 <HAL_ADC_Start_DMA+0x16e>
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	4a25      	ldr	r2, [pc, #148]	; (8009e70 <HAL_ADC_Start_DMA+0x1dc>)
 8009ddc:	4293      	cmp	r3, r2
 8009dde:	d105      	bne.n	8009dec <HAL_ADC_Start_DMA+0x158>
 8009de0:	4b1e      	ldr	r3, [pc, #120]	; (8009e5c <HAL_ADC_Start_DMA+0x1c8>)
 8009de2:	685b      	ldr	r3, [r3, #4]
 8009de4:	f003 031f 	and.w	r3, r3, #31
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d00a      	beq.n	8009e02 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	4a20      	ldr	r2, [pc, #128]	; (8009e74 <HAL_ADC_Start_DMA+0x1e0>)
 8009df2:	4293      	cmp	r3, r2
 8009df4:	d129      	bne.n	8009e4a <HAL_ADC_Start_DMA+0x1b6>
 8009df6:	4b19      	ldr	r3, [pc, #100]	; (8009e5c <HAL_ADC_Start_DMA+0x1c8>)
 8009df8:	685b      	ldr	r3, [r3, #4]
 8009dfa:	f003 031f 	and.w	r3, r3, #31
 8009dfe:	2b0f      	cmp	r3, #15
 8009e00:	d823      	bhi.n	8009e4a <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	689b      	ldr	r3, [r3, #8]
 8009e08:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d11c      	bne.n	8009e4a <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	689a      	ldr	r2, [r3, #8]
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8009e1e:	609a      	str	r2, [r3, #8]
 8009e20:	e013      	b.n	8009e4a <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	4a11      	ldr	r2, [pc, #68]	; (8009e6c <HAL_ADC_Start_DMA+0x1d8>)
 8009e28:	4293      	cmp	r3, r2
 8009e2a:	d10e      	bne.n	8009e4a <HAL_ADC_Start_DMA+0x1b6>
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	689b      	ldr	r3, [r3, #8]
 8009e32:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d107      	bne.n	8009e4a <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	689a      	ldr	r2, [r3, #8]
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8009e48:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8009e4a:	2300      	movs	r3, #0
}
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	3718      	adds	r7, #24
 8009e50:	46bd      	mov	sp, r7
 8009e52:	bd80      	pop	{r7, pc}
 8009e54:	20000000 	.word	0x20000000
 8009e58:	431bde83 	.word	0x431bde83
 8009e5c:	40012300 	.word	0x40012300
 8009e60:	0800a311 	.word	0x0800a311
 8009e64:	0800a3cb 	.word	0x0800a3cb
 8009e68:	0800a3e7 	.word	0x0800a3e7
 8009e6c:	40012000 	.word	0x40012000
 8009e70:	40012100 	.word	0x40012100
 8009e74:	40012200 	.word	0x40012200

08009e78 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8009e78:	b480      	push	{r7}
 8009e7a:	b083      	sub	sp, #12
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8009e80:	bf00      	nop
 8009e82:	370c      	adds	r7, #12
 8009e84:	46bd      	mov	sp, r7
 8009e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8a:	4770      	bx	lr

08009e8c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8009e8c:	b480      	push	{r7}
 8009e8e:	b083      	sub	sp, #12
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8009e94:	bf00      	nop
 8009e96:	370c      	adds	r7, #12
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9e:	4770      	bx	lr

08009ea0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8009ea0:	b480      	push	{r7}
 8009ea2:	b083      	sub	sp, #12
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8009ea8:	bf00      	nop
 8009eaa:	370c      	adds	r7, #12
 8009eac:	46bd      	mov	sp, r7
 8009eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb2:	4770      	bx	lr

08009eb4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8009eb4:	b480      	push	{r7}
 8009eb6:	b085      	sub	sp, #20
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
 8009ebc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009ec8:	2b01      	cmp	r3, #1
 8009eca:	d101      	bne.n	8009ed0 <HAL_ADC_ConfigChannel+0x1c>
 8009ecc:	2302      	movs	r3, #2
 8009ece:	e113      	b.n	800a0f8 <HAL_ADC_ConfigChannel+0x244>
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	2201      	movs	r2, #1
 8009ed4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8009ed8:	683b      	ldr	r3, [r7, #0]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	2b09      	cmp	r3, #9
 8009ede:	d925      	bls.n	8009f2c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	68d9      	ldr	r1, [r3, #12]
 8009ee6:	683b      	ldr	r3, [r7, #0]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	b29b      	uxth	r3, r3
 8009eec:	461a      	mov	r2, r3
 8009eee:	4613      	mov	r3, r2
 8009ef0:	005b      	lsls	r3, r3, #1
 8009ef2:	4413      	add	r3, r2
 8009ef4:	3b1e      	subs	r3, #30
 8009ef6:	2207      	movs	r2, #7
 8009ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8009efc:	43da      	mvns	r2, r3
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	400a      	ands	r2, r1
 8009f04:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	68d9      	ldr	r1, [r3, #12]
 8009f0c:	683b      	ldr	r3, [r7, #0]
 8009f0e:	689a      	ldr	r2, [r3, #8]
 8009f10:	683b      	ldr	r3, [r7, #0]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	b29b      	uxth	r3, r3
 8009f16:	4618      	mov	r0, r3
 8009f18:	4603      	mov	r3, r0
 8009f1a:	005b      	lsls	r3, r3, #1
 8009f1c:	4403      	add	r3, r0
 8009f1e:	3b1e      	subs	r3, #30
 8009f20:	409a      	lsls	r2, r3
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	430a      	orrs	r2, r1
 8009f28:	60da      	str	r2, [r3, #12]
 8009f2a:	e022      	b.n	8009f72 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	6919      	ldr	r1, [r3, #16]
 8009f32:	683b      	ldr	r3, [r7, #0]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	b29b      	uxth	r3, r3
 8009f38:	461a      	mov	r2, r3
 8009f3a:	4613      	mov	r3, r2
 8009f3c:	005b      	lsls	r3, r3, #1
 8009f3e:	4413      	add	r3, r2
 8009f40:	2207      	movs	r2, #7
 8009f42:	fa02 f303 	lsl.w	r3, r2, r3
 8009f46:	43da      	mvns	r2, r3
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	400a      	ands	r2, r1
 8009f4e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	6919      	ldr	r1, [r3, #16]
 8009f56:	683b      	ldr	r3, [r7, #0]
 8009f58:	689a      	ldr	r2, [r3, #8]
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	b29b      	uxth	r3, r3
 8009f60:	4618      	mov	r0, r3
 8009f62:	4603      	mov	r3, r0
 8009f64:	005b      	lsls	r3, r3, #1
 8009f66:	4403      	add	r3, r0
 8009f68:	409a      	lsls	r2, r3
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	430a      	orrs	r2, r1
 8009f70:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8009f72:	683b      	ldr	r3, [r7, #0]
 8009f74:	685b      	ldr	r3, [r3, #4]
 8009f76:	2b06      	cmp	r3, #6
 8009f78:	d824      	bhi.n	8009fc4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8009f80:	683b      	ldr	r3, [r7, #0]
 8009f82:	685a      	ldr	r2, [r3, #4]
 8009f84:	4613      	mov	r3, r2
 8009f86:	009b      	lsls	r3, r3, #2
 8009f88:	4413      	add	r3, r2
 8009f8a:	3b05      	subs	r3, #5
 8009f8c:	221f      	movs	r2, #31
 8009f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8009f92:	43da      	mvns	r2, r3
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	400a      	ands	r2, r1
 8009f9a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8009fa2:	683b      	ldr	r3, [r7, #0]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	b29b      	uxth	r3, r3
 8009fa8:	4618      	mov	r0, r3
 8009faa:	683b      	ldr	r3, [r7, #0]
 8009fac:	685a      	ldr	r2, [r3, #4]
 8009fae:	4613      	mov	r3, r2
 8009fb0:	009b      	lsls	r3, r3, #2
 8009fb2:	4413      	add	r3, r2
 8009fb4:	3b05      	subs	r3, #5
 8009fb6:	fa00 f203 	lsl.w	r2, r0, r3
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	430a      	orrs	r2, r1
 8009fc0:	635a      	str	r2, [r3, #52]	; 0x34
 8009fc2:	e04c      	b.n	800a05e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8009fc4:	683b      	ldr	r3, [r7, #0]
 8009fc6:	685b      	ldr	r3, [r3, #4]
 8009fc8:	2b0c      	cmp	r3, #12
 8009fca:	d824      	bhi.n	800a016 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8009fd2:	683b      	ldr	r3, [r7, #0]
 8009fd4:	685a      	ldr	r2, [r3, #4]
 8009fd6:	4613      	mov	r3, r2
 8009fd8:	009b      	lsls	r3, r3, #2
 8009fda:	4413      	add	r3, r2
 8009fdc:	3b23      	subs	r3, #35	; 0x23
 8009fde:	221f      	movs	r2, #31
 8009fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8009fe4:	43da      	mvns	r2, r3
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	400a      	ands	r2, r1
 8009fec:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8009ff4:	683b      	ldr	r3, [r7, #0]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	b29b      	uxth	r3, r3
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	683b      	ldr	r3, [r7, #0]
 8009ffe:	685a      	ldr	r2, [r3, #4]
 800a000:	4613      	mov	r3, r2
 800a002:	009b      	lsls	r3, r3, #2
 800a004:	4413      	add	r3, r2
 800a006:	3b23      	subs	r3, #35	; 0x23
 800a008:	fa00 f203 	lsl.w	r2, r0, r3
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	430a      	orrs	r2, r1
 800a012:	631a      	str	r2, [r3, #48]	; 0x30
 800a014:	e023      	b.n	800a05e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800a01c:	683b      	ldr	r3, [r7, #0]
 800a01e:	685a      	ldr	r2, [r3, #4]
 800a020:	4613      	mov	r3, r2
 800a022:	009b      	lsls	r3, r3, #2
 800a024:	4413      	add	r3, r2
 800a026:	3b41      	subs	r3, #65	; 0x41
 800a028:	221f      	movs	r2, #31
 800a02a:	fa02 f303 	lsl.w	r3, r2, r3
 800a02e:	43da      	mvns	r2, r3
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	400a      	ands	r2, r1
 800a036:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800a03e:	683b      	ldr	r3, [r7, #0]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	b29b      	uxth	r3, r3
 800a044:	4618      	mov	r0, r3
 800a046:	683b      	ldr	r3, [r7, #0]
 800a048:	685a      	ldr	r2, [r3, #4]
 800a04a:	4613      	mov	r3, r2
 800a04c:	009b      	lsls	r3, r3, #2
 800a04e:	4413      	add	r3, r2
 800a050:	3b41      	subs	r3, #65	; 0x41
 800a052:	fa00 f203 	lsl.w	r2, r0, r3
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	430a      	orrs	r2, r1
 800a05c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800a05e:	4b29      	ldr	r3, [pc, #164]	; (800a104 <HAL_ADC_ConfigChannel+0x250>)
 800a060:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	4a28      	ldr	r2, [pc, #160]	; (800a108 <HAL_ADC_ConfigChannel+0x254>)
 800a068:	4293      	cmp	r3, r2
 800a06a:	d10f      	bne.n	800a08c <HAL_ADC_ConfigChannel+0x1d8>
 800a06c:	683b      	ldr	r3, [r7, #0]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	2b12      	cmp	r3, #18
 800a072:	d10b      	bne.n	800a08c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	685b      	ldr	r3, [r3, #4]
 800a078:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	685b      	ldr	r3, [r3, #4]
 800a084:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	4a1d      	ldr	r2, [pc, #116]	; (800a108 <HAL_ADC_ConfigChannel+0x254>)
 800a092:	4293      	cmp	r3, r2
 800a094:	d12b      	bne.n	800a0ee <HAL_ADC_ConfigChannel+0x23a>
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	4a1c      	ldr	r2, [pc, #112]	; (800a10c <HAL_ADC_ConfigChannel+0x258>)
 800a09c:	4293      	cmp	r3, r2
 800a09e:	d003      	beq.n	800a0a8 <HAL_ADC_ConfigChannel+0x1f4>
 800a0a0:	683b      	ldr	r3, [r7, #0]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	2b11      	cmp	r3, #17
 800a0a6:	d122      	bne.n	800a0ee <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	685b      	ldr	r3, [r3, #4]
 800a0ac:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	685b      	ldr	r3, [r3, #4]
 800a0b8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	4a11      	ldr	r2, [pc, #68]	; (800a10c <HAL_ADC_ConfigChannel+0x258>)
 800a0c6:	4293      	cmp	r3, r2
 800a0c8:	d111      	bne.n	800a0ee <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800a0ca:	4b11      	ldr	r3, [pc, #68]	; (800a110 <HAL_ADC_ConfigChannel+0x25c>)
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	4a11      	ldr	r2, [pc, #68]	; (800a114 <HAL_ADC_ConfigChannel+0x260>)
 800a0d0:	fba2 2303 	umull	r2, r3, r2, r3
 800a0d4:	0c9a      	lsrs	r2, r3, #18
 800a0d6:	4613      	mov	r3, r2
 800a0d8:	009b      	lsls	r3, r3, #2
 800a0da:	4413      	add	r3, r2
 800a0dc:	005b      	lsls	r3, r3, #1
 800a0de:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800a0e0:	e002      	b.n	800a0e8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800a0e2:	68bb      	ldr	r3, [r7, #8]
 800a0e4:	3b01      	subs	r3, #1
 800a0e6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800a0e8:	68bb      	ldr	r3, [r7, #8]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d1f9      	bne.n	800a0e2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	2200      	movs	r2, #0
 800a0f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800a0f6:	2300      	movs	r3, #0
}
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	3714      	adds	r7, #20
 800a0fc:	46bd      	mov	sp, r7
 800a0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a102:	4770      	bx	lr
 800a104:	40012300 	.word	0x40012300
 800a108:	40012000 	.word	0x40012000
 800a10c:	10000012 	.word	0x10000012
 800a110:	20000000 	.word	0x20000000
 800a114:	431bde83 	.word	0x431bde83

0800a118 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800a118:	b480      	push	{r7}
 800a11a:	b085      	sub	sp, #20
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800a120:	4b79      	ldr	r3, [pc, #484]	; (800a308 <ADC_Init+0x1f0>)
 800a122:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	685b      	ldr	r3, [r3, #4]
 800a128:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	685a      	ldr	r2, [r3, #4]
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	685b      	ldr	r3, [r3, #4]
 800a138:	431a      	orrs	r2, r3
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	685a      	ldr	r2, [r3, #4]
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a14c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	6859      	ldr	r1, [r3, #4]
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	691b      	ldr	r3, [r3, #16]
 800a158:	021a      	lsls	r2, r3, #8
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	430a      	orrs	r2, r1
 800a160:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	685a      	ldr	r2, [r3, #4]
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800a170:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	6859      	ldr	r1, [r3, #4]
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	689a      	ldr	r2, [r3, #8]
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	430a      	orrs	r2, r1
 800a182:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	689a      	ldr	r2, [r3, #8]
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a192:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	6899      	ldr	r1, [r3, #8]
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	68da      	ldr	r2, [r3, #12]
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	430a      	orrs	r2, r1
 800a1a4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1aa:	4a58      	ldr	r2, [pc, #352]	; (800a30c <ADC_Init+0x1f4>)
 800a1ac:	4293      	cmp	r3, r2
 800a1ae:	d022      	beq.n	800a1f6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	689a      	ldr	r2, [r3, #8]
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800a1be:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	6899      	ldr	r1, [r3, #8]
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	430a      	orrs	r2, r1
 800a1d0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	689a      	ldr	r2, [r3, #8]
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800a1e0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	6899      	ldr	r1, [r3, #8]
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	430a      	orrs	r2, r1
 800a1f2:	609a      	str	r2, [r3, #8]
 800a1f4:	e00f      	b.n	800a216 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	689a      	ldr	r2, [r3, #8]
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800a204:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	689a      	ldr	r2, [r3, #8]
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800a214:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	689a      	ldr	r2, [r3, #8]
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	f022 0202 	bic.w	r2, r2, #2
 800a224:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	6899      	ldr	r1, [r3, #8]
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	7e1b      	ldrb	r3, [r3, #24]
 800a230:	005a      	lsls	r2, r3, #1
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	430a      	orrs	r2, r1
 800a238:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d01b      	beq.n	800a27c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	685a      	ldr	r2, [r3, #4]
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a252:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	685a      	ldr	r2, [r3, #4]
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800a262:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	6859      	ldr	r1, [r3, #4]
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a26e:	3b01      	subs	r3, #1
 800a270:	035a      	lsls	r2, r3, #13
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	430a      	orrs	r2, r1
 800a278:	605a      	str	r2, [r3, #4]
 800a27a:	e007      	b.n	800a28c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	685a      	ldr	r2, [r3, #4]
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a28a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800a29a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	69db      	ldr	r3, [r3, #28]
 800a2a6:	3b01      	subs	r3, #1
 800a2a8:	051a      	lsls	r2, r3, #20
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	430a      	orrs	r2, r1
 800a2b0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	689a      	ldr	r2, [r3, #8]
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800a2c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	6899      	ldr	r1, [r3, #8]
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a2ce:	025a      	lsls	r2, r3, #9
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	430a      	orrs	r2, r1
 800a2d6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	689a      	ldr	r2, [r3, #8]
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a2e6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	6899      	ldr	r1, [r3, #8]
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	695b      	ldr	r3, [r3, #20]
 800a2f2:	029a      	lsls	r2, r3, #10
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	430a      	orrs	r2, r1
 800a2fa:	609a      	str	r2, [r3, #8]
}
 800a2fc:	bf00      	nop
 800a2fe:	3714      	adds	r7, #20
 800a300:	46bd      	mov	sp, r7
 800a302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a306:	4770      	bx	lr
 800a308:	40012300 	.word	0x40012300
 800a30c:	0f000001 	.word	0x0f000001

0800a310 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b084      	sub	sp, #16
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a31c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a322:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a326:	2b00      	cmp	r3, #0
 800a328:	d13c      	bne.n	800a3a4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a32e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	689b      	ldr	r3, [r3, #8]
 800a33c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a340:	2b00      	cmp	r3, #0
 800a342:	d12b      	bne.n	800a39c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d127      	bne.n	800a39c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a352:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800a356:	2b00      	cmp	r3, #0
 800a358:	d006      	beq.n	800a368 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	689b      	ldr	r3, [r3, #8]
 800a360:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800a364:	2b00      	cmp	r3, #0
 800a366:	d119      	bne.n	800a39c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	685a      	ldr	r2, [r3, #4]
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	f022 0220 	bic.w	r2, r2, #32
 800a376:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a37c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a388:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d105      	bne.n	800a39c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a394:	f043 0201 	orr.w	r2, r3, #1
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800a39c:	68f8      	ldr	r0, [r7, #12]
 800a39e:	f7ff fd6b 	bl	8009e78 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800a3a2:	e00e      	b.n	800a3c2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3a8:	f003 0310 	and.w	r3, r3, #16
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d003      	beq.n	800a3b8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800a3b0:	68f8      	ldr	r0, [r7, #12]
 800a3b2:	f7ff fd75 	bl	8009ea0 <HAL_ADC_ErrorCallback>
}
 800a3b6:	e004      	b.n	800a3c2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a3be:	6878      	ldr	r0, [r7, #4]
 800a3c0:	4798      	blx	r3
}
 800a3c2:	bf00      	nop
 800a3c4:	3710      	adds	r7, #16
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	bd80      	pop	{r7, pc}

0800a3ca <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800a3ca:	b580      	push	{r7, lr}
 800a3cc:	b084      	sub	sp, #16
 800a3ce:	af00      	add	r7, sp, #0
 800a3d0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3d6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800a3d8:	68f8      	ldr	r0, [r7, #12]
 800a3da:	f7ff fd57 	bl	8009e8c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a3de:	bf00      	nop
 800a3e0:	3710      	adds	r7, #16
 800a3e2:	46bd      	mov	sp, r7
 800a3e4:	bd80      	pop	{r7, pc}

0800a3e6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800a3e6:	b580      	push	{r7, lr}
 800a3e8:	b084      	sub	sp, #16
 800a3ea:	af00      	add	r7, sp, #0
 800a3ec:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3f2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	2240      	movs	r2, #64	; 0x40
 800a3f8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a3fe:	f043 0204 	orr.w	r2, r3, #4
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800a406:	68f8      	ldr	r0, [r7, #12]
 800a408:	f7ff fd4a 	bl	8009ea0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a40c:	bf00      	nop
 800a40e:	3710      	adds	r7, #16
 800a410:	46bd      	mov	sp, r7
 800a412:	bd80      	pop	{r7, pc}

0800a414 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a414:	b480      	push	{r7}
 800a416:	b085      	sub	sp, #20
 800a418:	af00      	add	r7, sp, #0
 800a41a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	f003 0307 	and.w	r3, r3, #7
 800a422:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a424:	4b0c      	ldr	r3, [pc, #48]	; (800a458 <__NVIC_SetPriorityGrouping+0x44>)
 800a426:	68db      	ldr	r3, [r3, #12]
 800a428:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a42a:	68ba      	ldr	r2, [r7, #8]
 800a42c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800a430:	4013      	ands	r3, r2
 800a432:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a438:	68bb      	ldr	r3, [r7, #8]
 800a43a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a43c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800a440:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a444:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a446:	4a04      	ldr	r2, [pc, #16]	; (800a458 <__NVIC_SetPriorityGrouping+0x44>)
 800a448:	68bb      	ldr	r3, [r7, #8]
 800a44a:	60d3      	str	r3, [r2, #12]
}
 800a44c:	bf00      	nop
 800a44e:	3714      	adds	r7, #20
 800a450:	46bd      	mov	sp, r7
 800a452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a456:	4770      	bx	lr
 800a458:	e000ed00 	.word	0xe000ed00

0800a45c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a45c:	b480      	push	{r7}
 800a45e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a460:	4b04      	ldr	r3, [pc, #16]	; (800a474 <__NVIC_GetPriorityGrouping+0x18>)
 800a462:	68db      	ldr	r3, [r3, #12]
 800a464:	0a1b      	lsrs	r3, r3, #8
 800a466:	f003 0307 	and.w	r3, r3, #7
}
 800a46a:	4618      	mov	r0, r3
 800a46c:	46bd      	mov	sp, r7
 800a46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a472:	4770      	bx	lr
 800a474:	e000ed00 	.word	0xe000ed00

0800a478 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a478:	b480      	push	{r7}
 800a47a:	b083      	sub	sp, #12
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	4603      	mov	r3, r0
 800a480:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a486:	2b00      	cmp	r3, #0
 800a488:	db0b      	blt.n	800a4a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a48a:	79fb      	ldrb	r3, [r7, #7]
 800a48c:	f003 021f 	and.w	r2, r3, #31
 800a490:	4907      	ldr	r1, [pc, #28]	; (800a4b0 <__NVIC_EnableIRQ+0x38>)
 800a492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a496:	095b      	lsrs	r3, r3, #5
 800a498:	2001      	movs	r0, #1
 800a49a:	fa00 f202 	lsl.w	r2, r0, r2
 800a49e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800a4a2:	bf00      	nop
 800a4a4:	370c      	adds	r7, #12
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ac:	4770      	bx	lr
 800a4ae:	bf00      	nop
 800a4b0:	e000e100 	.word	0xe000e100

0800a4b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a4b4:	b480      	push	{r7}
 800a4b6:	b083      	sub	sp, #12
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	4603      	mov	r3, r0
 800a4bc:	6039      	str	r1, [r7, #0]
 800a4be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a4c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	db0a      	blt.n	800a4de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	b2da      	uxtb	r2, r3
 800a4cc:	490c      	ldr	r1, [pc, #48]	; (800a500 <__NVIC_SetPriority+0x4c>)
 800a4ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a4d2:	0112      	lsls	r2, r2, #4
 800a4d4:	b2d2      	uxtb	r2, r2
 800a4d6:	440b      	add	r3, r1
 800a4d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a4dc:	e00a      	b.n	800a4f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a4de:	683b      	ldr	r3, [r7, #0]
 800a4e0:	b2da      	uxtb	r2, r3
 800a4e2:	4908      	ldr	r1, [pc, #32]	; (800a504 <__NVIC_SetPriority+0x50>)
 800a4e4:	79fb      	ldrb	r3, [r7, #7]
 800a4e6:	f003 030f 	and.w	r3, r3, #15
 800a4ea:	3b04      	subs	r3, #4
 800a4ec:	0112      	lsls	r2, r2, #4
 800a4ee:	b2d2      	uxtb	r2, r2
 800a4f0:	440b      	add	r3, r1
 800a4f2:	761a      	strb	r2, [r3, #24]
}
 800a4f4:	bf00      	nop
 800a4f6:	370c      	adds	r7, #12
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fe:	4770      	bx	lr
 800a500:	e000e100 	.word	0xe000e100
 800a504:	e000ed00 	.word	0xe000ed00

0800a508 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a508:	b480      	push	{r7}
 800a50a:	b089      	sub	sp, #36	; 0x24
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	60f8      	str	r0, [r7, #12]
 800a510:	60b9      	str	r1, [r7, #8]
 800a512:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	f003 0307 	and.w	r3, r3, #7
 800a51a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a51c:	69fb      	ldr	r3, [r7, #28]
 800a51e:	f1c3 0307 	rsb	r3, r3, #7
 800a522:	2b04      	cmp	r3, #4
 800a524:	bf28      	it	cs
 800a526:	2304      	movcs	r3, #4
 800a528:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a52a:	69fb      	ldr	r3, [r7, #28]
 800a52c:	3304      	adds	r3, #4
 800a52e:	2b06      	cmp	r3, #6
 800a530:	d902      	bls.n	800a538 <NVIC_EncodePriority+0x30>
 800a532:	69fb      	ldr	r3, [r7, #28]
 800a534:	3b03      	subs	r3, #3
 800a536:	e000      	b.n	800a53a <NVIC_EncodePriority+0x32>
 800a538:	2300      	movs	r3, #0
 800a53a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a53c:	f04f 32ff 	mov.w	r2, #4294967295
 800a540:	69bb      	ldr	r3, [r7, #24]
 800a542:	fa02 f303 	lsl.w	r3, r2, r3
 800a546:	43da      	mvns	r2, r3
 800a548:	68bb      	ldr	r3, [r7, #8]
 800a54a:	401a      	ands	r2, r3
 800a54c:	697b      	ldr	r3, [r7, #20]
 800a54e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a550:	f04f 31ff 	mov.w	r1, #4294967295
 800a554:	697b      	ldr	r3, [r7, #20]
 800a556:	fa01 f303 	lsl.w	r3, r1, r3
 800a55a:	43d9      	mvns	r1, r3
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a560:	4313      	orrs	r3, r2
         );
}
 800a562:	4618      	mov	r0, r3
 800a564:	3724      	adds	r7, #36	; 0x24
 800a566:	46bd      	mov	sp, r7
 800a568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a56c:	4770      	bx	lr
	...

0800a570 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a570:	b580      	push	{r7, lr}
 800a572:	b082      	sub	sp, #8
 800a574:	af00      	add	r7, sp, #0
 800a576:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	3b01      	subs	r3, #1
 800a57c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a580:	d301      	bcc.n	800a586 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a582:	2301      	movs	r3, #1
 800a584:	e00f      	b.n	800a5a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a586:	4a0a      	ldr	r2, [pc, #40]	; (800a5b0 <SysTick_Config+0x40>)
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	3b01      	subs	r3, #1
 800a58c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a58e:	210f      	movs	r1, #15
 800a590:	f04f 30ff 	mov.w	r0, #4294967295
 800a594:	f7ff ff8e 	bl	800a4b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a598:	4b05      	ldr	r3, [pc, #20]	; (800a5b0 <SysTick_Config+0x40>)
 800a59a:	2200      	movs	r2, #0
 800a59c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a59e:	4b04      	ldr	r3, [pc, #16]	; (800a5b0 <SysTick_Config+0x40>)
 800a5a0:	2207      	movs	r2, #7
 800a5a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a5a4:	2300      	movs	r3, #0
}
 800a5a6:	4618      	mov	r0, r3
 800a5a8:	3708      	adds	r7, #8
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	bd80      	pop	{r7, pc}
 800a5ae:	bf00      	nop
 800a5b0:	e000e010 	.word	0xe000e010

0800a5b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	b082      	sub	sp, #8
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a5bc:	6878      	ldr	r0, [r7, #4]
 800a5be:	f7ff ff29 	bl	800a414 <__NVIC_SetPriorityGrouping>
}
 800a5c2:	bf00      	nop
 800a5c4:	3708      	adds	r7, #8
 800a5c6:	46bd      	mov	sp, r7
 800a5c8:	bd80      	pop	{r7, pc}

0800a5ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800a5ca:	b580      	push	{r7, lr}
 800a5cc:	b086      	sub	sp, #24
 800a5ce:	af00      	add	r7, sp, #0
 800a5d0:	4603      	mov	r3, r0
 800a5d2:	60b9      	str	r1, [r7, #8]
 800a5d4:	607a      	str	r2, [r7, #4]
 800a5d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800a5d8:	2300      	movs	r3, #0
 800a5da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800a5dc:	f7ff ff3e 	bl	800a45c <__NVIC_GetPriorityGrouping>
 800a5e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a5e2:	687a      	ldr	r2, [r7, #4]
 800a5e4:	68b9      	ldr	r1, [r7, #8]
 800a5e6:	6978      	ldr	r0, [r7, #20]
 800a5e8:	f7ff ff8e 	bl	800a508 <NVIC_EncodePriority>
 800a5ec:	4602      	mov	r2, r0
 800a5ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a5f2:	4611      	mov	r1, r2
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	f7ff ff5d 	bl	800a4b4 <__NVIC_SetPriority>
}
 800a5fa:	bf00      	nop
 800a5fc:	3718      	adds	r7, #24
 800a5fe:	46bd      	mov	sp, r7
 800a600:	bd80      	pop	{r7, pc}

0800a602 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a602:	b580      	push	{r7, lr}
 800a604:	b082      	sub	sp, #8
 800a606:	af00      	add	r7, sp, #0
 800a608:	4603      	mov	r3, r0
 800a60a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a60c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a610:	4618      	mov	r0, r3
 800a612:	f7ff ff31 	bl	800a478 <__NVIC_EnableIRQ>
}
 800a616:	bf00      	nop
 800a618:	3708      	adds	r7, #8
 800a61a:	46bd      	mov	sp, r7
 800a61c:	bd80      	pop	{r7, pc}

0800a61e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a61e:	b580      	push	{r7, lr}
 800a620:	b082      	sub	sp, #8
 800a622:	af00      	add	r7, sp, #0
 800a624:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a626:	6878      	ldr	r0, [r7, #4]
 800a628:	f7ff ffa2 	bl	800a570 <SysTick_Config>
 800a62c:	4603      	mov	r3, r0
}
 800a62e:	4618      	mov	r0, r3
 800a630:	3708      	adds	r7, #8
 800a632:	46bd      	mov	sp, r7
 800a634:	bd80      	pop	{r7, pc}
	...

0800a638 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a638:	b580      	push	{r7, lr}
 800a63a:	b086      	sub	sp, #24
 800a63c:	af00      	add	r7, sp, #0
 800a63e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800a640:	2300      	movs	r3, #0
 800a642:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800a644:	f7ff fab4 	bl	8009bb0 <HAL_GetTick>
 800a648:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d101      	bne.n	800a654 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800a650:	2301      	movs	r3, #1
 800a652:	e099      	b.n	800a788 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	2200      	movs	r2, #0
 800a658:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	2202      	movs	r2, #2
 800a660:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	681a      	ldr	r2, [r3, #0]
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	f022 0201 	bic.w	r2, r2, #1
 800a672:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a674:	e00f      	b.n	800a696 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800a676:	f7ff fa9b 	bl	8009bb0 <HAL_GetTick>
 800a67a:	4602      	mov	r2, r0
 800a67c:	693b      	ldr	r3, [r7, #16]
 800a67e:	1ad3      	subs	r3, r2, r3
 800a680:	2b05      	cmp	r3, #5
 800a682:	d908      	bls.n	800a696 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	2220      	movs	r2, #32
 800a688:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	2203      	movs	r2, #3
 800a68e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800a692:	2303      	movs	r3, #3
 800a694:	e078      	b.n	800a788 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	f003 0301 	and.w	r3, r3, #1
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d1e8      	bne.n	800a676 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800a6ac:	697a      	ldr	r2, [r7, #20]
 800a6ae:	4b38      	ldr	r3, [pc, #224]	; (800a790 <HAL_DMA_Init+0x158>)
 800a6b0:	4013      	ands	r3, r2
 800a6b2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	685a      	ldr	r2, [r3, #4]
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	689b      	ldr	r3, [r3, #8]
 800a6bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a6c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	691b      	ldr	r3, [r3, #16]
 800a6c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a6ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	699b      	ldr	r3, [r3, #24]
 800a6d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a6da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	6a1b      	ldr	r3, [r3, #32]
 800a6e0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a6e2:	697a      	ldr	r2, [r7, #20]
 800a6e4:	4313      	orrs	r3, r2
 800a6e6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6ec:	2b04      	cmp	r3, #4
 800a6ee:	d107      	bne.n	800a700 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6f8:	4313      	orrs	r3, r2
 800a6fa:	697a      	ldr	r2, [r7, #20]
 800a6fc:	4313      	orrs	r3, r2
 800a6fe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	697a      	ldr	r2, [r7, #20]
 800a706:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	695b      	ldr	r3, [r3, #20]
 800a70e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800a710:	697b      	ldr	r3, [r7, #20]
 800a712:	f023 0307 	bic.w	r3, r3, #7
 800a716:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a71c:	697a      	ldr	r2, [r7, #20]
 800a71e:	4313      	orrs	r3, r2
 800a720:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a726:	2b04      	cmp	r3, #4
 800a728:	d117      	bne.n	800a75a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a72e:	697a      	ldr	r2, [r7, #20]
 800a730:	4313      	orrs	r3, r2
 800a732:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d00e      	beq.n	800a75a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800a73c:	6878      	ldr	r0, [r7, #4]
 800a73e:	f000 fa9d 	bl	800ac7c <DMA_CheckFifoParam>
 800a742:	4603      	mov	r3, r0
 800a744:	2b00      	cmp	r3, #0
 800a746:	d008      	beq.n	800a75a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	2240      	movs	r2, #64	; 0x40
 800a74c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	2201      	movs	r2, #1
 800a752:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800a756:	2301      	movs	r3, #1
 800a758:	e016      	b.n	800a788 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	697a      	ldr	r2, [r7, #20]
 800a760:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800a762:	6878      	ldr	r0, [r7, #4]
 800a764:	f000 fa54 	bl	800ac10 <DMA_CalcBaseAndBitshift>
 800a768:	4603      	mov	r3, r0
 800a76a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a770:	223f      	movs	r2, #63	; 0x3f
 800a772:	409a      	lsls	r2, r3
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	2200      	movs	r2, #0
 800a77c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	2201      	movs	r2, #1
 800a782:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800a786:	2300      	movs	r3, #0
}
 800a788:	4618      	mov	r0, r3
 800a78a:	3718      	adds	r7, #24
 800a78c:	46bd      	mov	sp, r7
 800a78e:	bd80      	pop	{r7, pc}
 800a790:	f010803f 	.word	0xf010803f

0800a794 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a794:	b580      	push	{r7, lr}
 800a796:	b086      	sub	sp, #24
 800a798:	af00      	add	r7, sp, #0
 800a79a:	60f8      	str	r0, [r7, #12]
 800a79c:	60b9      	str	r1, [r7, #8]
 800a79e:	607a      	str	r2, [r7, #4]
 800a7a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a7aa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a7b2:	2b01      	cmp	r3, #1
 800a7b4:	d101      	bne.n	800a7ba <HAL_DMA_Start_IT+0x26>
 800a7b6:	2302      	movs	r3, #2
 800a7b8:	e040      	b.n	800a83c <HAL_DMA_Start_IT+0xa8>
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	2201      	movs	r2, #1
 800a7be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a7c8:	b2db      	uxtb	r3, r3
 800a7ca:	2b01      	cmp	r3, #1
 800a7cc:	d12f      	bne.n	800a82e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	2202      	movs	r2, #2
 800a7d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	2200      	movs	r2, #0
 800a7da:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a7dc:	683b      	ldr	r3, [r7, #0]
 800a7de:	687a      	ldr	r2, [r7, #4]
 800a7e0:	68b9      	ldr	r1, [r7, #8]
 800a7e2:	68f8      	ldr	r0, [r7, #12]
 800a7e4:	f000 f9e6 	bl	800abb4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a7ec:	223f      	movs	r2, #63	; 0x3f
 800a7ee:	409a      	lsls	r2, r3
 800a7f0:	693b      	ldr	r3, [r7, #16]
 800a7f2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	681a      	ldr	r2, [r3, #0]
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	f042 0216 	orr.w	r2, r2, #22
 800a802:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d007      	beq.n	800a81c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	681a      	ldr	r2, [r3, #0]
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	f042 0208 	orr.w	r2, r2, #8
 800a81a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	681a      	ldr	r2, [r3, #0]
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	f042 0201 	orr.w	r2, r2, #1
 800a82a:	601a      	str	r2, [r3, #0]
 800a82c:	e005      	b.n	800a83a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	2200      	movs	r2, #0
 800a832:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800a836:	2302      	movs	r3, #2
 800a838:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800a83a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a83c:	4618      	mov	r0, r3
 800a83e:	3718      	adds	r7, #24
 800a840:	46bd      	mov	sp, r7
 800a842:	bd80      	pop	{r7, pc}

0800a844 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a844:	b480      	push	{r7}
 800a846:	b083      	sub	sp, #12
 800a848:	af00      	add	r7, sp, #0
 800a84a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a852:	b2db      	uxtb	r3, r3
 800a854:	2b02      	cmp	r3, #2
 800a856:	d004      	beq.n	800a862 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	2280      	movs	r2, #128	; 0x80
 800a85c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800a85e:	2301      	movs	r3, #1
 800a860:	e00c      	b.n	800a87c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	2205      	movs	r2, #5
 800a866:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	681a      	ldr	r2, [r3, #0]
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	f022 0201 	bic.w	r2, r2, #1
 800a878:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800a87a:	2300      	movs	r3, #0
}
 800a87c:	4618      	mov	r0, r3
 800a87e:	370c      	adds	r7, #12
 800a880:	46bd      	mov	sp, r7
 800a882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a886:	4770      	bx	lr

0800a888 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a888:	b580      	push	{r7, lr}
 800a88a:	b086      	sub	sp, #24
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800a890:	2300      	movs	r3, #0
 800a892:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800a894:	4b92      	ldr	r3, [pc, #584]	; (800aae0 <HAL_DMA_IRQHandler+0x258>)
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	4a92      	ldr	r2, [pc, #584]	; (800aae4 <HAL_DMA_IRQHandler+0x25c>)
 800a89a:	fba2 2303 	umull	r2, r3, r2, r3
 800a89e:	0a9b      	lsrs	r3, r3, #10
 800a8a0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a8a6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800a8a8:	693b      	ldr	r3, [r7, #16]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a8b2:	2208      	movs	r2, #8
 800a8b4:	409a      	lsls	r2, r3
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	4013      	ands	r3, r2
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d01a      	beq.n	800a8f4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	f003 0304 	and.w	r3, r3, #4
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d013      	beq.n	800a8f4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	681a      	ldr	r2, [r3, #0]
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	f022 0204 	bic.w	r2, r2, #4
 800a8da:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a8e0:	2208      	movs	r2, #8
 800a8e2:	409a      	lsls	r2, r3
 800a8e4:	693b      	ldr	r3, [r7, #16]
 800a8e6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a8ec:	f043 0201 	orr.w	r2, r3, #1
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a8f8:	2201      	movs	r2, #1
 800a8fa:	409a      	lsls	r2, r3
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	4013      	ands	r3, r2
 800a900:	2b00      	cmp	r3, #0
 800a902:	d012      	beq.n	800a92a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	695b      	ldr	r3, [r3, #20]
 800a90a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d00b      	beq.n	800a92a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a916:	2201      	movs	r2, #1
 800a918:	409a      	lsls	r2, r3
 800a91a:	693b      	ldr	r3, [r7, #16]
 800a91c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a922:	f043 0202 	orr.w	r2, r3, #2
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a92e:	2204      	movs	r2, #4
 800a930:	409a      	lsls	r2, r3
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	4013      	ands	r3, r2
 800a936:	2b00      	cmp	r3, #0
 800a938:	d012      	beq.n	800a960 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	f003 0302 	and.w	r3, r3, #2
 800a944:	2b00      	cmp	r3, #0
 800a946:	d00b      	beq.n	800a960 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a94c:	2204      	movs	r2, #4
 800a94e:	409a      	lsls	r2, r3
 800a950:	693b      	ldr	r3, [r7, #16]
 800a952:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a958:	f043 0204 	orr.w	r2, r3, #4
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a964:	2210      	movs	r2, #16
 800a966:	409a      	lsls	r2, r3
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	4013      	ands	r3, r2
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d043      	beq.n	800a9f8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	f003 0308 	and.w	r3, r3, #8
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d03c      	beq.n	800a9f8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a982:	2210      	movs	r2, #16
 800a984:	409a      	lsls	r2, r3
 800a986:	693b      	ldr	r3, [r7, #16]
 800a988:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a994:	2b00      	cmp	r3, #0
 800a996:	d018      	beq.n	800a9ca <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d108      	bne.n	800a9b8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d024      	beq.n	800a9f8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9b2:	6878      	ldr	r0, [r7, #4]
 800a9b4:	4798      	blx	r3
 800a9b6:	e01f      	b.n	800a9f8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d01b      	beq.n	800a9f8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a9c4:	6878      	ldr	r0, [r7, #4]
 800a9c6:	4798      	blx	r3
 800a9c8:	e016      	b.n	800a9f8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d107      	bne.n	800a9e8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	681a      	ldr	r2, [r3, #0]
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	f022 0208 	bic.w	r2, r2, #8
 800a9e6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d003      	beq.n	800a9f8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9f4:	6878      	ldr	r0, [r7, #4]
 800a9f6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a9fc:	2220      	movs	r2, #32
 800a9fe:	409a      	lsls	r2, r3
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	4013      	ands	r3, r2
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	f000 808e 	beq.w	800ab26 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	f003 0310 	and.w	r3, r3, #16
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	f000 8086 	beq.w	800ab26 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aa1e:	2220      	movs	r2, #32
 800aa20:	409a      	lsls	r2, r3
 800aa22:	693b      	ldr	r3, [r7, #16]
 800aa24:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800aa2c:	b2db      	uxtb	r3, r3
 800aa2e:	2b05      	cmp	r3, #5
 800aa30:	d136      	bne.n	800aaa0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	681a      	ldr	r2, [r3, #0]
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	f022 0216 	bic.w	r2, r2, #22
 800aa40:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	695a      	ldr	r2, [r3, #20]
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800aa50:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d103      	bne.n	800aa62 <HAL_DMA_IRQHandler+0x1da>
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d007      	beq.n	800aa72 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	681a      	ldr	r2, [r3, #0]
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	f022 0208 	bic.w	r2, r2, #8
 800aa70:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aa76:	223f      	movs	r2, #63	; 0x3f
 800aa78:	409a      	lsls	r2, r3
 800aa7a:	693b      	ldr	r3, [r7, #16]
 800aa7c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	2200      	movs	r2, #0
 800aa82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	2201      	movs	r2, #1
 800aa8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d07d      	beq.n	800ab92 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aa9a:	6878      	ldr	r0, [r7, #4]
 800aa9c:	4798      	blx	r3
        }
        return;
 800aa9e:	e078      	b.n	800ab92 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d01c      	beq.n	800aae8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d108      	bne.n	800aace <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d030      	beq.n	800ab26 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aac8:	6878      	ldr	r0, [r7, #4]
 800aaca:	4798      	blx	r3
 800aacc:	e02b      	b.n	800ab26 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d027      	beq.n	800ab26 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aada:	6878      	ldr	r0, [r7, #4]
 800aadc:	4798      	blx	r3
 800aade:	e022      	b.n	800ab26 <HAL_DMA_IRQHandler+0x29e>
 800aae0:	20000000 	.word	0x20000000
 800aae4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d10f      	bne.n	800ab16 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	681a      	ldr	r2, [r3, #0]
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	f022 0210 	bic.w	r2, r2, #16
 800ab04:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	2200      	movs	r2, #0
 800ab0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	2201      	movs	r2, #1
 800ab12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d003      	beq.n	800ab26 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab22:	6878      	ldr	r0, [r7, #4]
 800ab24:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d032      	beq.n	800ab94 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab32:	f003 0301 	and.w	r3, r3, #1
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d022      	beq.n	800ab80 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	2205      	movs	r2, #5
 800ab3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	681a      	ldr	r2, [r3, #0]
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	f022 0201 	bic.w	r2, r2, #1
 800ab50:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800ab52:	68bb      	ldr	r3, [r7, #8]
 800ab54:	3301      	adds	r3, #1
 800ab56:	60bb      	str	r3, [r7, #8]
 800ab58:	697a      	ldr	r2, [r7, #20]
 800ab5a:	429a      	cmp	r2, r3
 800ab5c:	d307      	bcc.n	800ab6e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	f003 0301 	and.w	r3, r3, #1
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d1f2      	bne.n	800ab52 <HAL_DMA_IRQHandler+0x2ca>
 800ab6c:	e000      	b.n	800ab70 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800ab6e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	2200      	movs	r2, #0
 800ab74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	2201      	movs	r2, #1
 800ab7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d005      	beq.n	800ab94 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab8c:	6878      	ldr	r0, [r7, #4]
 800ab8e:	4798      	blx	r3
 800ab90:	e000      	b.n	800ab94 <HAL_DMA_IRQHandler+0x30c>
        return;
 800ab92:	bf00      	nop
    }
  }
}
 800ab94:	3718      	adds	r7, #24
 800ab96:	46bd      	mov	sp, r7
 800ab98:	bd80      	pop	{r7, pc}
 800ab9a:	bf00      	nop

0800ab9c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800ab9c:	b480      	push	{r7}
 800ab9e:	b083      	sub	sp, #12
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800aba8:	4618      	mov	r0, r3
 800abaa:	370c      	adds	r7, #12
 800abac:	46bd      	mov	sp, r7
 800abae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb2:	4770      	bx	lr

0800abb4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800abb4:	b480      	push	{r7}
 800abb6:	b085      	sub	sp, #20
 800abb8:	af00      	add	r7, sp, #0
 800abba:	60f8      	str	r0, [r7, #12]
 800abbc:	60b9      	str	r1, [r7, #8]
 800abbe:	607a      	str	r2, [r7, #4]
 800abc0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	681a      	ldr	r2, [r3, #0]
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800abd0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	683a      	ldr	r2, [r7, #0]
 800abd8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	689b      	ldr	r3, [r3, #8]
 800abde:	2b40      	cmp	r3, #64	; 0x40
 800abe0:	d108      	bne.n	800abf4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	687a      	ldr	r2, [r7, #4]
 800abe8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	68ba      	ldr	r2, [r7, #8]
 800abf0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800abf2:	e007      	b.n	800ac04 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	68ba      	ldr	r2, [r7, #8]
 800abfa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	687a      	ldr	r2, [r7, #4]
 800ac02:	60da      	str	r2, [r3, #12]
}
 800ac04:	bf00      	nop
 800ac06:	3714      	adds	r7, #20
 800ac08:	46bd      	mov	sp, r7
 800ac0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0e:	4770      	bx	lr

0800ac10 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800ac10:	b480      	push	{r7}
 800ac12:	b085      	sub	sp, #20
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	b2db      	uxtb	r3, r3
 800ac1e:	3b10      	subs	r3, #16
 800ac20:	4a14      	ldr	r2, [pc, #80]	; (800ac74 <DMA_CalcBaseAndBitshift+0x64>)
 800ac22:	fba2 2303 	umull	r2, r3, r2, r3
 800ac26:	091b      	lsrs	r3, r3, #4
 800ac28:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800ac2a:	4a13      	ldr	r2, [pc, #76]	; (800ac78 <DMA_CalcBaseAndBitshift+0x68>)
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	4413      	add	r3, r2
 800ac30:	781b      	ldrb	r3, [r3, #0]
 800ac32:	461a      	mov	r2, r3
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	2b03      	cmp	r3, #3
 800ac3c:	d909      	bls.n	800ac52 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800ac46:	f023 0303 	bic.w	r3, r3, #3
 800ac4a:	1d1a      	adds	r2, r3, #4
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	659a      	str	r2, [r3, #88]	; 0x58
 800ac50:	e007      	b.n	800ac62 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800ac5a:	f023 0303 	bic.w	r3, r3, #3
 800ac5e:	687a      	ldr	r2, [r7, #4]
 800ac60:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800ac66:	4618      	mov	r0, r3
 800ac68:	3714      	adds	r7, #20
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac70:	4770      	bx	lr
 800ac72:	bf00      	nop
 800ac74:	aaaaaaab 	.word	0xaaaaaaab
 800ac78:	08018e58 	.word	0x08018e58

0800ac7c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800ac7c:	b480      	push	{r7}
 800ac7e:	b085      	sub	sp, #20
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ac84:	2300      	movs	r3, #0
 800ac86:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac8c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	699b      	ldr	r3, [r3, #24]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d11f      	bne.n	800acd6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800ac96:	68bb      	ldr	r3, [r7, #8]
 800ac98:	2b03      	cmp	r3, #3
 800ac9a:	d855      	bhi.n	800ad48 <DMA_CheckFifoParam+0xcc>
 800ac9c:	a201      	add	r2, pc, #4	; (adr r2, 800aca4 <DMA_CheckFifoParam+0x28>)
 800ac9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aca2:	bf00      	nop
 800aca4:	0800acb5 	.word	0x0800acb5
 800aca8:	0800acc7 	.word	0x0800acc7
 800acac:	0800acb5 	.word	0x0800acb5
 800acb0:	0800ad49 	.word	0x0800ad49
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acb8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d045      	beq.n	800ad4c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800acc0:	2301      	movs	r3, #1
 800acc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800acc4:	e042      	b.n	800ad4c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acca:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800acce:	d13f      	bne.n	800ad50 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800acd0:	2301      	movs	r3, #1
 800acd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800acd4:	e03c      	b.n	800ad50 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	699b      	ldr	r3, [r3, #24]
 800acda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800acde:	d121      	bne.n	800ad24 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800ace0:	68bb      	ldr	r3, [r7, #8]
 800ace2:	2b03      	cmp	r3, #3
 800ace4:	d836      	bhi.n	800ad54 <DMA_CheckFifoParam+0xd8>
 800ace6:	a201      	add	r2, pc, #4	; (adr r2, 800acec <DMA_CheckFifoParam+0x70>)
 800ace8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acec:	0800acfd 	.word	0x0800acfd
 800acf0:	0800ad03 	.word	0x0800ad03
 800acf4:	0800acfd 	.word	0x0800acfd
 800acf8:	0800ad15 	.word	0x0800ad15
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800acfc:	2301      	movs	r3, #1
 800acfe:	73fb      	strb	r3, [r7, #15]
      break;
 800ad00:	e02f      	b.n	800ad62 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad06:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d024      	beq.n	800ad58 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800ad0e:	2301      	movs	r3, #1
 800ad10:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ad12:	e021      	b.n	800ad58 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad18:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800ad1c:	d11e      	bne.n	800ad5c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800ad1e:	2301      	movs	r3, #1
 800ad20:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800ad22:	e01b      	b.n	800ad5c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800ad24:	68bb      	ldr	r3, [r7, #8]
 800ad26:	2b02      	cmp	r3, #2
 800ad28:	d902      	bls.n	800ad30 <DMA_CheckFifoParam+0xb4>
 800ad2a:	2b03      	cmp	r3, #3
 800ad2c:	d003      	beq.n	800ad36 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800ad2e:	e018      	b.n	800ad62 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800ad30:	2301      	movs	r3, #1
 800ad32:	73fb      	strb	r3, [r7, #15]
      break;
 800ad34:	e015      	b.n	800ad62 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad3a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d00e      	beq.n	800ad60 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800ad42:	2301      	movs	r3, #1
 800ad44:	73fb      	strb	r3, [r7, #15]
      break;
 800ad46:	e00b      	b.n	800ad60 <DMA_CheckFifoParam+0xe4>
      break;
 800ad48:	bf00      	nop
 800ad4a:	e00a      	b.n	800ad62 <DMA_CheckFifoParam+0xe6>
      break;
 800ad4c:	bf00      	nop
 800ad4e:	e008      	b.n	800ad62 <DMA_CheckFifoParam+0xe6>
      break;
 800ad50:	bf00      	nop
 800ad52:	e006      	b.n	800ad62 <DMA_CheckFifoParam+0xe6>
      break;
 800ad54:	bf00      	nop
 800ad56:	e004      	b.n	800ad62 <DMA_CheckFifoParam+0xe6>
      break;
 800ad58:	bf00      	nop
 800ad5a:	e002      	b.n	800ad62 <DMA_CheckFifoParam+0xe6>
      break;   
 800ad5c:	bf00      	nop
 800ad5e:	e000      	b.n	800ad62 <DMA_CheckFifoParam+0xe6>
      break;
 800ad60:	bf00      	nop
    }
  } 
  
  return status; 
 800ad62:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad64:	4618      	mov	r0, r3
 800ad66:	3714      	adds	r7, #20
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad6e:	4770      	bx	lr

0800ad70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800ad70:	b480      	push	{r7}
 800ad72:	b089      	sub	sp, #36	; 0x24
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	6078      	str	r0, [r7, #4]
 800ad78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800ad7e:	2300      	movs	r3, #0
 800ad80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800ad82:	2300      	movs	r3, #0
 800ad84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800ad86:	2300      	movs	r3, #0
 800ad88:	61fb      	str	r3, [r7, #28]
 800ad8a:	e177      	b.n	800b07c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800ad8c:	2201      	movs	r2, #1
 800ad8e:	69fb      	ldr	r3, [r7, #28]
 800ad90:	fa02 f303 	lsl.w	r3, r2, r3
 800ad94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800ad96:	683b      	ldr	r3, [r7, #0]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	697a      	ldr	r2, [r7, #20]
 800ad9c:	4013      	ands	r3, r2
 800ad9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800ada0:	693a      	ldr	r2, [r7, #16]
 800ada2:	697b      	ldr	r3, [r7, #20]
 800ada4:	429a      	cmp	r2, r3
 800ada6:	f040 8166 	bne.w	800b076 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800adaa:	683b      	ldr	r3, [r7, #0]
 800adac:	685b      	ldr	r3, [r3, #4]
 800adae:	2b01      	cmp	r3, #1
 800adb0:	d00b      	beq.n	800adca <HAL_GPIO_Init+0x5a>
 800adb2:	683b      	ldr	r3, [r7, #0]
 800adb4:	685b      	ldr	r3, [r3, #4]
 800adb6:	2b02      	cmp	r3, #2
 800adb8:	d007      	beq.n	800adca <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800adba:	683b      	ldr	r3, [r7, #0]
 800adbc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800adbe:	2b11      	cmp	r3, #17
 800adc0:	d003      	beq.n	800adca <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800adc2:	683b      	ldr	r3, [r7, #0]
 800adc4:	685b      	ldr	r3, [r3, #4]
 800adc6:	2b12      	cmp	r3, #18
 800adc8:	d130      	bne.n	800ae2c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	689b      	ldr	r3, [r3, #8]
 800adce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800add0:	69fb      	ldr	r3, [r7, #28]
 800add2:	005b      	lsls	r3, r3, #1
 800add4:	2203      	movs	r2, #3
 800add6:	fa02 f303 	lsl.w	r3, r2, r3
 800adda:	43db      	mvns	r3, r3
 800addc:	69ba      	ldr	r2, [r7, #24]
 800adde:	4013      	ands	r3, r2
 800ade0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800ade2:	683b      	ldr	r3, [r7, #0]
 800ade4:	68da      	ldr	r2, [r3, #12]
 800ade6:	69fb      	ldr	r3, [r7, #28]
 800ade8:	005b      	lsls	r3, r3, #1
 800adea:	fa02 f303 	lsl.w	r3, r2, r3
 800adee:	69ba      	ldr	r2, [r7, #24]
 800adf0:	4313      	orrs	r3, r2
 800adf2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	69ba      	ldr	r2, [r7, #24]
 800adf8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	685b      	ldr	r3, [r3, #4]
 800adfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800ae00:	2201      	movs	r2, #1
 800ae02:	69fb      	ldr	r3, [r7, #28]
 800ae04:	fa02 f303 	lsl.w	r3, r2, r3
 800ae08:	43db      	mvns	r3, r3
 800ae0a:	69ba      	ldr	r2, [r7, #24]
 800ae0c:	4013      	ands	r3, r2
 800ae0e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800ae10:	683b      	ldr	r3, [r7, #0]
 800ae12:	685b      	ldr	r3, [r3, #4]
 800ae14:	091b      	lsrs	r3, r3, #4
 800ae16:	f003 0201 	and.w	r2, r3, #1
 800ae1a:	69fb      	ldr	r3, [r7, #28]
 800ae1c:	fa02 f303 	lsl.w	r3, r2, r3
 800ae20:	69ba      	ldr	r2, [r7, #24]
 800ae22:	4313      	orrs	r3, r2
 800ae24:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	69ba      	ldr	r2, [r7, #24]
 800ae2a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	68db      	ldr	r3, [r3, #12]
 800ae30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800ae32:	69fb      	ldr	r3, [r7, #28]
 800ae34:	005b      	lsls	r3, r3, #1
 800ae36:	2203      	movs	r2, #3
 800ae38:	fa02 f303 	lsl.w	r3, r2, r3
 800ae3c:	43db      	mvns	r3, r3
 800ae3e:	69ba      	ldr	r2, [r7, #24]
 800ae40:	4013      	ands	r3, r2
 800ae42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800ae44:	683b      	ldr	r3, [r7, #0]
 800ae46:	689a      	ldr	r2, [r3, #8]
 800ae48:	69fb      	ldr	r3, [r7, #28]
 800ae4a:	005b      	lsls	r3, r3, #1
 800ae4c:	fa02 f303 	lsl.w	r3, r2, r3
 800ae50:	69ba      	ldr	r2, [r7, #24]
 800ae52:	4313      	orrs	r3, r2
 800ae54:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	69ba      	ldr	r2, [r7, #24]
 800ae5a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800ae5c:	683b      	ldr	r3, [r7, #0]
 800ae5e:	685b      	ldr	r3, [r3, #4]
 800ae60:	2b02      	cmp	r3, #2
 800ae62:	d003      	beq.n	800ae6c <HAL_GPIO_Init+0xfc>
 800ae64:	683b      	ldr	r3, [r7, #0]
 800ae66:	685b      	ldr	r3, [r3, #4]
 800ae68:	2b12      	cmp	r3, #18
 800ae6a:	d123      	bne.n	800aeb4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800ae6c:	69fb      	ldr	r3, [r7, #28]
 800ae6e:	08da      	lsrs	r2, r3, #3
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	3208      	adds	r2, #8
 800ae74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae78:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800ae7a:	69fb      	ldr	r3, [r7, #28]
 800ae7c:	f003 0307 	and.w	r3, r3, #7
 800ae80:	009b      	lsls	r3, r3, #2
 800ae82:	220f      	movs	r2, #15
 800ae84:	fa02 f303 	lsl.w	r3, r2, r3
 800ae88:	43db      	mvns	r3, r3
 800ae8a:	69ba      	ldr	r2, [r7, #24]
 800ae8c:	4013      	ands	r3, r2
 800ae8e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800ae90:	683b      	ldr	r3, [r7, #0]
 800ae92:	691a      	ldr	r2, [r3, #16]
 800ae94:	69fb      	ldr	r3, [r7, #28]
 800ae96:	f003 0307 	and.w	r3, r3, #7
 800ae9a:	009b      	lsls	r3, r3, #2
 800ae9c:	fa02 f303 	lsl.w	r3, r2, r3
 800aea0:	69ba      	ldr	r2, [r7, #24]
 800aea2:	4313      	orrs	r3, r2
 800aea4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800aea6:	69fb      	ldr	r3, [r7, #28]
 800aea8:	08da      	lsrs	r2, r3, #3
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	3208      	adds	r2, #8
 800aeae:	69b9      	ldr	r1, [r7, #24]
 800aeb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800aeba:	69fb      	ldr	r3, [r7, #28]
 800aebc:	005b      	lsls	r3, r3, #1
 800aebe:	2203      	movs	r2, #3
 800aec0:	fa02 f303 	lsl.w	r3, r2, r3
 800aec4:	43db      	mvns	r3, r3
 800aec6:	69ba      	ldr	r2, [r7, #24]
 800aec8:	4013      	ands	r3, r2
 800aeca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800aecc:	683b      	ldr	r3, [r7, #0]
 800aece:	685b      	ldr	r3, [r3, #4]
 800aed0:	f003 0203 	and.w	r2, r3, #3
 800aed4:	69fb      	ldr	r3, [r7, #28]
 800aed6:	005b      	lsls	r3, r3, #1
 800aed8:	fa02 f303 	lsl.w	r3, r2, r3
 800aedc:	69ba      	ldr	r2, [r7, #24]
 800aede:	4313      	orrs	r3, r2
 800aee0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	69ba      	ldr	r2, [r7, #24]
 800aee6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800aee8:	683b      	ldr	r3, [r7, #0]
 800aeea:	685b      	ldr	r3, [r3, #4]
 800aeec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	f000 80c0 	beq.w	800b076 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800aef6:	2300      	movs	r3, #0
 800aef8:	60fb      	str	r3, [r7, #12]
 800aefa:	4b65      	ldr	r3, [pc, #404]	; (800b090 <HAL_GPIO_Init+0x320>)
 800aefc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aefe:	4a64      	ldr	r2, [pc, #400]	; (800b090 <HAL_GPIO_Init+0x320>)
 800af00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800af04:	6453      	str	r3, [r2, #68]	; 0x44
 800af06:	4b62      	ldr	r3, [pc, #392]	; (800b090 <HAL_GPIO_Init+0x320>)
 800af08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800af0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800af0e:	60fb      	str	r3, [r7, #12]
 800af10:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800af12:	4a60      	ldr	r2, [pc, #384]	; (800b094 <HAL_GPIO_Init+0x324>)
 800af14:	69fb      	ldr	r3, [r7, #28]
 800af16:	089b      	lsrs	r3, r3, #2
 800af18:	3302      	adds	r3, #2
 800af1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800af1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800af20:	69fb      	ldr	r3, [r7, #28]
 800af22:	f003 0303 	and.w	r3, r3, #3
 800af26:	009b      	lsls	r3, r3, #2
 800af28:	220f      	movs	r2, #15
 800af2a:	fa02 f303 	lsl.w	r3, r2, r3
 800af2e:	43db      	mvns	r3, r3
 800af30:	69ba      	ldr	r2, [r7, #24]
 800af32:	4013      	ands	r3, r2
 800af34:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	4a57      	ldr	r2, [pc, #348]	; (800b098 <HAL_GPIO_Init+0x328>)
 800af3a:	4293      	cmp	r3, r2
 800af3c:	d037      	beq.n	800afae <HAL_GPIO_Init+0x23e>
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	4a56      	ldr	r2, [pc, #344]	; (800b09c <HAL_GPIO_Init+0x32c>)
 800af42:	4293      	cmp	r3, r2
 800af44:	d031      	beq.n	800afaa <HAL_GPIO_Init+0x23a>
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	4a55      	ldr	r2, [pc, #340]	; (800b0a0 <HAL_GPIO_Init+0x330>)
 800af4a:	4293      	cmp	r3, r2
 800af4c:	d02b      	beq.n	800afa6 <HAL_GPIO_Init+0x236>
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	4a54      	ldr	r2, [pc, #336]	; (800b0a4 <HAL_GPIO_Init+0x334>)
 800af52:	4293      	cmp	r3, r2
 800af54:	d025      	beq.n	800afa2 <HAL_GPIO_Init+0x232>
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	4a53      	ldr	r2, [pc, #332]	; (800b0a8 <HAL_GPIO_Init+0x338>)
 800af5a:	4293      	cmp	r3, r2
 800af5c:	d01f      	beq.n	800af9e <HAL_GPIO_Init+0x22e>
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	4a52      	ldr	r2, [pc, #328]	; (800b0ac <HAL_GPIO_Init+0x33c>)
 800af62:	4293      	cmp	r3, r2
 800af64:	d019      	beq.n	800af9a <HAL_GPIO_Init+0x22a>
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	4a51      	ldr	r2, [pc, #324]	; (800b0b0 <HAL_GPIO_Init+0x340>)
 800af6a:	4293      	cmp	r3, r2
 800af6c:	d013      	beq.n	800af96 <HAL_GPIO_Init+0x226>
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	4a50      	ldr	r2, [pc, #320]	; (800b0b4 <HAL_GPIO_Init+0x344>)
 800af72:	4293      	cmp	r3, r2
 800af74:	d00d      	beq.n	800af92 <HAL_GPIO_Init+0x222>
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	4a4f      	ldr	r2, [pc, #316]	; (800b0b8 <HAL_GPIO_Init+0x348>)
 800af7a:	4293      	cmp	r3, r2
 800af7c:	d007      	beq.n	800af8e <HAL_GPIO_Init+0x21e>
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	4a4e      	ldr	r2, [pc, #312]	; (800b0bc <HAL_GPIO_Init+0x34c>)
 800af82:	4293      	cmp	r3, r2
 800af84:	d101      	bne.n	800af8a <HAL_GPIO_Init+0x21a>
 800af86:	2309      	movs	r3, #9
 800af88:	e012      	b.n	800afb0 <HAL_GPIO_Init+0x240>
 800af8a:	230a      	movs	r3, #10
 800af8c:	e010      	b.n	800afb0 <HAL_GPIO_Init+0x240>
 800af8e:	2308      	movs	r3, #8
 800af90:	e00e      	b.n	800afb0 <HAL_GPIO_Init+0x240>
 800af92:	2307      	movs	r3, #7
 800af94:	e00c      	b.n	800afb0 <HAL_GPIO_Init+0x240>
 800af96:	2306      	movs	r3, #6
 800af98:	e00a      	b.n	800afb0 <HAL_GPIO_Init+0x240>
 800af9a:	2305      	movs	r3, #5
 800af9c:	e008      	b.n	800afb0 <HAL_GPIO_Init+0x240>
 800af9e:	2304      	movs	r3, #4
 800afa0:	e006      	b.n	800afb0 <HAL_GPIO_Init+0x240>
 800afa2:	2303      	movs	r3, #3
 800afa4:	e004      	b.n	800afb0 <HAL_GPIO_Init+0x240>
 800afa6:	2302      	movs	r3, #2
 800afa8:	e002      	b.n	800afb0 <HAL_GPIO_Init+0x240>
 800afaa:	2301      	movs	r3, #1
 800afac:	e000      	b.n	800afb0 <HAL_GPIO_Init+0x240>
 800afae:	2300      	movs	r3, #0
 800afb0:	69fa      	ldr	r2, [r7, #28]
 800afb2:	f002 0203 	and.w	r2, r2, #3
 800afb6:	0092      	lsls	r2, r2, #2
 800afb8:	4093      	lsls	r3, r2
 800afba:	69ba      	ldr	r2, [r7, #24]
 800afbc:	4313      	orrs	r3, r2
 800afbe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800afc0:	4934      	ldr	r1, [pc, #208]	; (800b094 <HAL_GPIO_Init+0x324>)
 800afc2:	69fb      	ldr	r3, [r7, #28]
 800afc4:	089b      	lsrs	r3, r3, #2
 800afc6:	3302      	adds	r3, #2
 800afc8:	69ba      	ldr	r2, [r7, #24]
 800afca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800afce:	4b3c      	ldr	r3, [pc, #240]	; (800b0c0 <HAL_GPIO_Init+0x350>)
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800afd4:	693b      	ldr	r3, [r7, #16]
 800afd6:	43db      	mvns	r3, r3
 800afd8:	69ba      	ldr	r2, [r7, #24]
 800afda:	4013      	ands	r3, r2
 800afdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800afde:	683b      	ldr	r3, [r7, #0]
 800afe0:	685b      	ldr	r3, [r3, #4]
 800afe2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d003      	beq.n	800aff2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800afea:	69ba      	ldr	r2, [r7, #24]
 800afec:	693b      	ldr	r3, [r7, #16]
 800afee:	4313      	orrs	r3, r2
 800aff0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800aff2:	4a33      	ldr	r2, [pc, #204]	; (800b0c0 <HAL_GPIO_Init+0x350>)
 800aff4:	69bb      	ldr	r3, [r7, #24]
 800aff6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800aff8:	4b31      	ldr	r3, [pc, #196]	; (800b0c0 <HAL_GPIO_Init+0x350>)
 800affa:	685b      	ldr	r3, [r3, #4]
 800affc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800affe:	693b      	ldr	r3, [r7, #16]
 800b000:	43db      	mvns	r3, r3
 800b002:	69ba      	ldr	r2, [r7, #24]
 800b004:	4013      	ands	r3, r2
 800b006:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800b008:	683b      	ldr	r3, [r7, #0]
 800b00a:	685b      	ldr	r3, [r3, #4]
 800b00c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b010:	2b00      	cmp	r3, #0
 800b012:	d003      	beq.n	800b01c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800b014:	69ba      	ldr	r2, [r7, #24]
 800b016:	693b      	ldr	r3, [r7, #16]
 800b018:	4313      	orrs	r3, r2
 800b01a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800b01c:	4a28      	ldr	r2, [pc, #160]	; (800b0c0 <HAL_GPIO_Init+0x350>)
 800b01e:	69bb      	ldr	r3, [r7, #24]
 800b020:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800b022:	4b27      	ldr	r3, [pc, #156]	; (800b0c0 <HAL_GPIO_Init+0x350>)
 800b024:	689b      	ldr	r3, [r3, #8]
 800b026:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b028:	693b      	ldr	r3, [r7, #16]
 800b02a:	43db      	mvns	r3, r3
 800b02c:	69ba      	ldr	r2, [r7, #24]
 800b02e:	4013      	ands	r3, r2
 800b030:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800b032:	683b      	ldr	r3, [r7, #0]
 800b034:	685b      	ldr	r3, [r3, #4]
 800b036:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d003      	beq.n	800b046 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800b03e:	69ba      	ldr	r2, [r7, #24]
 800b040:	693b      	ldr	r3, [r7, #16]
 800b042:	4313      	orrs	r3, r2
 800b044:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800b046:	4a1e      	ldr	r2, [pc, #120]	; (800b0c0 <HAL_GPIO_Init+0x350>)
 800b048:	69bb      	ldr	r3, [r7, #24]
 800b04a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800b04c:	4b1c      	ldr	r3, [pc, #112]	; (800b0c0 <HAL_GPIO_Init+0x350>)
 800b04e:	68db      	ldr	r3, [r3, #12]
 800b050:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b052:	693b      	ldr	r3, [r7, #16]
 800b054:	43db      	mvns	r3, r3
 800b056:	69ba      	ldr	r2, [r7, #24]
 800b058:	4013      	ands	r3, r2
 800b05a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800b05c:	683b      	ldr	r3, [r7, #0]
 800b05e:	685b      	ldr	r3, [r3, #4]
 800b060:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b064:	2b00      	cmp	r3, #0
 800b066:	d003      	beq.n	800b070 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800b068:	69ba      	ldr	r2, [r7, #24]
 800b06a:	693b      	ldr	r3, [r7, #16]
 800b06c:	4313      	orrs	r3, r2
 800b06e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800b070:	4a13      	ldr	r2, [pc, #76]	; (800b0c0 <HAL_GPIO_Init+0x350>)
 800b072:	69bb      	ldr	r3, [r7, #24]
 800b074:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b076:	69fb      	ldr	r3, [r7, #28]
 800b078:	3301      	adds	r3, #1
 800b07a:	61fb      	str	r3, [r7, #28]
 800b07c:	69fb      	ldr	r3, [r7, #28]
 800b07e:	2b0f      	cmp	r3, #15
 800b080:	f67f ae84 	bls.w	800ad8c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800b084:	bf00      	nop
 800b086:	3724      	adds	r7, #36	; 0x24
 800b088:	46bd      	mov	sp, r7
 800b08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b08e:	4770      	bx	lr
 800b090:	40023800 	.word	0x40023800
 800b094:	40013800 	.word	0x40013800
 800b098:	40020000 	.word	0x40020000
 800b09c:	40020400 	.word	0x40020400
 800b0a0:	40020800 	.word	0x40020800
 800b0a4:	40020c00 	.word	0x40020c00
 800b0a8:	40021000 	.word	0x40021000
 800b0ac:	40021400 	.word	0x40021400
 800b0b0:	40021800 	.word	0x40021800
 800b0b4:	40021c00 	.word	0x40021c00
 800b0b8:	40022000 	.word	0x40022000
 800b0bc:	40022400 	.word	0x40022400
 800b0c0:	40013c00 	.word	0x40013c00

0800b0c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800b0c4:	b480      	push	{r7}
 800b0c6:	b085      	sub	sp, #20
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
 800b0cc:	460b      	mov	r3, r1
 800b0ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	691a      	ldr	r2, [r3, #16]
 800b0d4:	887b      	ldrh	r3, [r7, #2]
 800b0d6:	4013      	ands	r3, r2
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d002      	beq.n	800b0e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b0dc:	2301      	movs	r3, #1
 800b0de:	73fb      	strb	r3, [r7, #15]
 800b0e0:	e001      	b.n	800b0e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b0e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	3714      	adds	r7, #20
 800b0ec:	46bd      	mov	sp, r7
 800b0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f2:	4770      	bx	lr

0800b0f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b0f4:	b480      	push	{r7}
 800b0f6:	b083      	sub	sp, #12
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	6078      	str	r0, [r7, #4]
 800b0fc:	460b      	mov	r3, r1
 800b0fe:	807b      	strh	r3, [r7, #2]
 800b100:	4613      	mov	r3, r2
 800b102:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800b104:	787b      	ldrb	r3, [r7, #1]
 800b106:	2b00      	cmp	r3, #0
 800b108:	d003      	beq.n	800b112 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800b10a:	887a      	ldrh	r2, [r7, #2]
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800b110:	e003      	b.n	800b11a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800b112:	887b      	ldrh	r3, [r7, #2]
 800b114:	041a      	lsls	r2, r3, #16
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	619a      	str	r2, [r3, #24]
}
 800b11a:	bf00      	nop
 800b11c:	370c      	adds	r7, #12
 800b11e:	46bd      	mov	sp, r7
 800b120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b124:	4770      	bx	lr
	...

0800b128 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b082      	sub	sp, #8
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	4603      	mov	r3, r0
 800b130:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800b132:	4b08      	ldr	r3, [pc, #32]	; (800b154 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800b134:	695a      	ldr	r2, [r3, #20]
 800b136:	88fb      	ldrh	r3, [r7, #6]
 800b138:	4013      	ands	r3, r2
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d006      	beq.n	800b14c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800b13e:	4a05      	ldr	r2, [pc, #20]	; (800b154 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800b140:	88fb      	ldrh	r3, [r7, #6]
 800b142:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800b144:	88fb      	ldrh	r3, [r7, #6]
 800b146:	4618      	mov	r0, r3
 800b148:	f7fa fdae 	bl	8005ca8 <HAL_GPIO_EXTI_Callback>
  }
}
 800b14c:	bf00      	nop
 800b14e:	3708      	adds	r7, #8
 800b150:	46bd      	mov	sp, r7
 800b152:	bd80      	pop	{r7, pc}
 800b154:	40013c00 	.word	0x40013c00

0800b158 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b158:	b580      	push	{r7, lr}
 800b15a:	b084      	sub	sp, #16
 800b15c:	af00      	add	r7, sp, #0
 800b15e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d101      	bne.n	800b16a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b166:	2301      	movs	r3, #1
 800b168:	e11f      	b.n	800b3aa <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b170:	b2db      	uxtb	r3, r3
 800b172:	2b00      	cmp	r3, #0
 800b174:	d106      	bne.n	800b184 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	2200      	movs	r2, #0
 800b17a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800b17e:	6878      	ldr	r0, [r7, #4]
 800b180:	f7fb fe0e 	bl	8006da0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	2224      	movs	r2, #36	; 0x24
 800b188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	681a      	ldr	r2, [r3, #0]
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	f022 0201 	bic.w	r2, r2, #1
 800b19a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	681a      	ldr	r2, [r3, #0]
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b1aa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	681a      	ldr	r2, [r3, #0]
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b1ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800b1bc:	f001 f96e 	bl	800c49c <HAL_RCC_GetPCLK1Freq>
 800b1c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	685b      	ldr	r3, [r3, #4]
 800b1c6:	4a7b      	ldr	r2, [pc, #492]	; (800b3b4 <HAL_I2C_Init+0x25c>)
 800b1c8:	4293      	cmp	r3, r2
 800b1ca:	d807      	bhi.n	800b1dc <HAL_I2C_Init+0x84>
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	4a7a      	ldr	r2, [pc, #488]	; (800b3b8 <HAL_I2C_Init+0x260>)
 800b1d0:	4293      	cmp	r3, r2
 800b1d2:	bf94      	ite	ls
 800b1d4:	2301      	movls	r3, #1
 800b1d6:	2300      	movhi	r3, #0
 800b1d8:	b2db      	uxtb	r3, r3
 800b1da:	e006      	b.n	800b1ea <HAL_I2C_Init+0x92>
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	4a77      	ldr	r2, [pc, #476]	; (800b3bc <HAL_I2C_Init+0x264>)
 800b1e0:	4293      	cmp	r3, r2
 800b1e2:	bf94      	ite	ls
 800b1e4:	2301      	movls	r3, #1
 800b1e6:	2300      	movhi	r3, #0
 800b1e8:	b2db      	uxtb	r3, r3
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d001      	beq.n	800b1f2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800b1ee:	2301      	movs	r3, #1
 800b1f0:	e0db      	b.n	800b3aa <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	4a72      	ldr	r2, [pc, #456]	; (800b3c0 <HAL_I2C_Init+0x268>)
 800b1f6:	fba2 2303 	umull	r2, r3, r2, r3
 800b1fa:	0c9b      	lsrs	r3, r3, #18
 800b1fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	685b      	ldr	r3, [r3, #4]
 800b204:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	68ba      	ldr	r2, [r7, #8]
 800b20e:	430a      	orrs	r2, r1
 800b210:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	6a1b      	ldr	r3, [r3, #32]
 800b218:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	685b      	ldr	r3, [r3, #4]
 800b220:	4a64      	ldr	r2, [pc, #400]	; (800b3b4 <HAL_I2C_Init+0x25c>)
 800b222:	4293      	cmp	r3, r2
 800b224:	d802      	bhi.n	800b22c <HAL_I2C_Init+0xd4>
 800b226:	68bb      	ldr	r3, [r7, #8]
 800b228:	3301      	adds	r3, #1
 800b22a:	e009      	b.n	800b240 <HAL_I2C_Init+0xe8>
 800b22c:	68bb      	ldr	r3, [r7, #8]
 800b22e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800b232:	fb02 f303 	mul.w	r3, r2, r3
 800b236:	4a63      	ldr	r2, [pc, #396]	; (800b3c4 <HAL_I2C_Init+0x26c>)
 800b238:	fba2 2303 	umull	r2, r3, r2, r3
 800b23c:	099b      	lsrs	r3, r3, #6
 800b23e:	3301      	adds	r3, #1
 800b240:	687a      	ldr	r2, [r7, #4]
 800b242:	6812      	ldr	r2, [r2, #0]
 800b244:	430b      	orrs	r3, r1
 800b246:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	69db      	ldr	r3, [r3, #28]
 800b24e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800b252:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	685b      	ldr	r3, [r3, #4]
 800b25a:	4956      	ldr	r1, [pc, #344]	; (800b3b4 <HAL_I2C_Init+0x25c>)
 800b25c:	428b      	cmp	r3, r1
 800b25e:	d80d      	bhi.n	800b27c <HAL_I2C_Init+0x124>
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	1e59      	subs	r1, r3, #1
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	685b      	ldr	r3, [r3, #4]
 800b268:	005b      	lsls	r3, r3, #1
 800b26a:	fbb1 f3f3 	udiv	r3, r1, r3
 800b26e:	3301      	adds	r3, #1
 800b270:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b274:	2b04      	cmp	r3, #4
 800b276:	bf38      	it	cc
 800b278:	2304      	movcc	r3, #4
 800b27a:	e04f      	b.n	800b31c <HAL_I2C_Init+0x1c4>
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	689b      	ldr	r3, [r3, #8]
 800b280:	2b00      	cmp	r3, #0
 800b282:	d111      	bne.n	800b2a8 <HAL_I2C_Init+0x150>
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	1e58      	subs	r0, r3, #1
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	6859      	ldr	r1, [r3, #4]
 800b28c:	460b      	mov	r3, r1
 800b28e:	005b      	lsls	r3, r3, #1
 800b290:	440b      	add	r3, r1
 800b292:	fbb0 f3f3 	udiv	r3, r0, r3
 800b296:	3301      	adds	r3, #1
 800b298:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	bf0c      	ite	eq
 800b2a0:	2301      	moveq	r3, #1
 800b2a2:	2300      	movne	r3, #0
 800b2a4:	b2db      	uxtb	r3, r3
 800b2a6:	e012      	b.n	800b2ce <HAL_I2C_Init+0x176>
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	1e58      	subs	r0, r3, #1
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	6859      	ldr	r1, [r3, #4]
 800b2b0:	460b      	mov	r3, r1
 800b2b2:	009b      	lsls	r3, r3, #2
 800b2b4:	440b      	add	r3, r1
 800b2b6:	0099      	lsls	r1, r3, #2
 800b2b8:	440b      	add	r3, r1
 800b2ba:	fbb0 f3f3 	udiv	r3, r0, r3
 800b2be:	3301      	adds	r3, #1
 800b2c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	bf0c      	ite	eq
 800b2c8:	2301      	moveq	r3, #1
 800b2ca:	2300      	movne	r3, #0
 800b2cc:	b2db      	uxtb	r3, r3
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d001      	beq.n	800b2d6 <HAL_I2C_Init+0x17e>
 800b2d2:	2301      	movs	r3, #1
 800b2d4:	e022      	b.n	800b31c <HAL_I2C_Init+0x1c4>
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	689b      	ldr	r3, [r3, #8]
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d10e      	bne.n	800b2fc <HAL_I2C_Init+0x1a4>
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	1e58      	subs	r0, r3, #1
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	6859      	ldr	r1, [r3, #4]
 800b2e6:	460b      	mov	r3, r1
 800b2e8:	005b      	lsls	r3, r3, #1
 800b2ea:	440b      	add	r3, r1
 800b2ec:	fbb0 f3f3 	udiv	r3, r0, r3
 800b2f0:	3301      	adds	r3, #1
 800b2f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b2f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b2fa:	e00f      	b.n	800b31c <HAL_I2C_Init+0x1c4>
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	1e58      	subs	r0, r3, #1
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	6859      	ldr	r1, [r3, #4]
 800b304:	460b      	mov	r3, r1
 800b306:	009b      	lsls	r3, r3, #2
 800b308:	440b      	add	r3, r1
 800b30a:	0099      	lsls	r1, r3, #2
 800b30c:	440b      	add	r3, r1
 800b30e:	fbb0 f3f3 	udiv	r3, r0, r3
 800b312:	3301      	adds	r3, #1
 800b314:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b318:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b31c:	6879      	ldr	r1, [r7, #4]
 800b31e:	6809      	ldr	r1, [r1, #0]
 800b320:	4313      	orrs	r3, r2
 800b322:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	69da      	ldr	r2, [r3, #28]
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	6a1b      	ldr	r3, [r3, #32]
 800b336:	431a      	orrs	r2, r3
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	430a      	orrs	r2, r1
 800b33e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	689b      	ldr	r3, [r3, #8]
 800b346:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800b34a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800b34e:	687a      	ldr	r2, [r7, #4]
 800b350:	6911      	ldr	r1, [r2, #16]
 800b352:	687a      	ldr	r2, [r7, #4]
 800b354:	68d2      	ldr	r2, [r2, #12]
 800b356:	4311      	orrs	r1, r2
 800b358:	687a      	ldr	r2, [r7, #4]
 800b35a:	6812      	ldr	r2, [r2, #0]
 800b35c:	430b      	orrs	r3, r1
 800b35e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	68db      	ldr	r3, [r3, #12]
 800b366:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	695a      	ldr	r2, [r3, #20]
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	699b      	ldr	r3, [r3, #24]
 800b372:	431a      	orrs	r2, r3
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	430a      	orrs	r2, r1
 800b37a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	681a      	ldr	r2, [r3, #0]
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	f042 0201 	orr.w	r2, r2, #1
 800b38a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	2200      	movs	r2, #0
 800b390:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	2220      	movs	r2, #32
 800b396:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	2200      	movs	r2, #0
 800b39e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	2200      	movs	r2, #0
 800b3a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800b3a8:	2300      	movs	r3, #0
}
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	3710      	adds	r7, #16
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	bd80      	pop	{r7, pc}
 800b3b2:	bf00      	nop
 800b3b4:	000186a0 	.word	0x000186a0
 800b3b8:	001e847f 	.word	0x001e847f
 800b3bc:	003d08ff 	.word	0x003d08ff
 800b3c0:	431bde83 	.word	0x431bde83
 800b3c4:	10624dd3 	.word	0x10624dd3

0800b3c8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b088      	sub	sp, #32
 800b3cc:	af02      	add	r7, sp, #8
 800b3ce:	60f8      	str	r0, [r7, #12]
 800b3d0:	607a      	str	r2, [r7, #4]
 800b3d2:	461a      	mov	r2, r3
 800b3d4:	460b      	mov	r3, r1
 800b3d6:	817b      	strh	r3, [r7, #10]
 800b3d8:	4613      	mov	r3, r2
 800b3da:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800b3dc:	f7fe fbe8 	bl	8009bb0 <HAL_GetTick>
 800b3e0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b3e8:	b2db      	uxtb	r3, r3
 800b3ea:	2b20      	cmp	r3, #32
 800b3ec:	f040 80e0 	bne.w	800b5b0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800b3f0:	697b      	ldr	r3, [r7, #20]
 800b3f2:	9300      	str	r3, [sp, #0]
 800b3f4:	2319      	movs	r3, #25
 800b3f6:	2201      	movs	r2, #1
 800b3f8:	4970      	ldr	r1, [pc, #448]	; (800b5bc <HAL_I2C_Master_Transmit+0x1f4>)
 800b3fa:	68f8      	ldr	r0, [r7, #12]
 800b3fc:	f000 fc58 	bl	800bcb0 <I2C_WaitOnFlagUntilTimeout>
 800b400:	4603      	mov	r3, r0
 800b402:	2b00      	cmp	r3, #0
 800b404:	d001      	beq.n	800b40a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800b406:	2302      	movs	r3, #2
 800b408:	e0d3      	b.n	800b5b2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b410:	2b01      	cmp	r3, #1
 800b412:	d101      	bne.n	800b418 <HAL_I2C_Master_Transmit+0x50>
 800b414:	2302      	movs	r3, #2
 800b416:	e0cc      	b.n	800b5b2 <HAL_I2C_Master_Transmit+0x1ea>
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	2201      	movs	r2, #1
 800b41c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	f003 0301 	and.w	r3, r3, #1
 800b42a:	2b01      	cmp	r3, #1
 800b42c:	d007      	beq.n	800b43e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	681a      	ldr	r2, [r3, #0]
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	f042 0201 	orr.w	r2, r2, #1
 800b43c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	681a      	ldr	r2, [r3, #0]
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b44c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	2221      	movs	r2, #33	; 0x21
 800b452:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	2210      	movs	r2, #16
 800b45a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	2200      	movs	r2, #0
 800b462:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	687a      	ldr	r2, [r7, #4]
 800b468:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	893a      	ldrh	r2, [r7, #8]
 800b46e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b474:	b29a      	uxth	r2, r3
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	4a50      	ldr	r2, [pc, #320]	; (800b5c0 <HAL_I2C_Master_Transmit+0x1f8>)
 800b47e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800b480:	8979      	ldrh	r1, [r7, #10]
 800b482:	697b      	ldr	r3, [r7, #20]
 800b484:	6a3a      	ldr	r2, [r7, #32]
 800b486:	68f8      	ldr	r0, [r7, #12]
 800b488:	f000 fac2 	bl	800ba10 <I2C_MasterRequestWrite>
 800b48c:	4603      	mov	r3, r0
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d001      	beq.n	800b496 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800b492:	2301      	movs	r3, #1
 800b494:	e08d      	b.n	800b5b2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b496:	2300      	movs	r3, #0
 800b498:	613b      	str	r3, [r7, #16]
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	695b      	ldr	r3, [r3, #20]
 800b4a0:	613b      	str	r3, [r7, #16]
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	699b      	ldr	r3, [r3, #24]
 800b4a8:	613b      	str	r3, [r7, #16]
 800b4aa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800b4ac:	e066      	b.n	800b57c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b4ae:	697a      	ldr	r2, [r7, #20]
 800b4b0:	6a39      	ldr	r1, [r7, #32]
 800b4b2:	68f8      	ldr	r0, [r7, #12]
 800b4b4:	f000 fcd2 	bl	800be5c <I2C_WaitOnTXEFlagUntilTimeout>
 800b4b8:	4603      	mov	r3, r0
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d00d      	beq.n	800b4da <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4c2:	2b04      	cmp	r3, #4
 800b4c4:	d107      	bne.n	800b4d6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	681a      	ldr	r2, [r3, #0]
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b4d4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800b4d6:	2301      	movs	r3, #1
 800b4d8:	e06b      	b.n	800b5b2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4de:	781a      	ldrb	r2, [r3, #0]
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4ea:	1c5a      	adds	r2, r3, #1
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b4f4:	b29b      	uxth	r3, r3
 800b4f6:	3b01      	subs	r3, #1
 800b4f8:	b29a      	uxth	r2, r3
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b502:	3b01      	subs	r3, #1
 800b504:	b29a      	uxth	r2, r3
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	695b      	ldr	r3, [r3, #20]
 800b510:	f003 0304 	and.w	r3, r3, #4
 800b514:	2b04      	cmp	r3, #4
 800b516:	d11b      	bne.n	800b550 <HAL_I2C_Master_Transmit+0x188>
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d017      	beq.n	800b550 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b524:	781a      	ldrb	r2, [r3, #0]
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b530:	1c5a      	adds	r2, r3, #1
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b53a:	b29b      	uxth	r3, r3
 800b53c:	3b01      	subs	r3, #1
 800b53e:	b29a      	uxth	r2, r3
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b548:	3b01      	subs	r3, #1
 800b54a:	b29a      	uxth	r2, r3
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b550:	697a      	ldr	r2, [r7, #20]
 800b552:	6a39      	ldr	r1, [r7, #32]
 800b554:	68f8      	ldr	r0, [r7, #12]
 800b556:	f000 fcc2 	bl	800bede <I2C_WaitOnBTFFlagUntilTimeout>
 800b55a:	4603      	mov	r3, r0
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d00d      	beq.n	800b57c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b564:	2b04      	cmp	r3, #4
 800b566:	d107      	bne.n	800b578 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	681a      	ldr	r2, [r3, #0]
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b576:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800b578:	2301      	movs	r3, #1
 800b57a:	e01a      	b.n	800b5b2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b580:	2b00      	cmp	r3, #0
 800b582:	d194      	bne.n	800b4ae <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	681a      	ldr	r2, [r3, #0]
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b592:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	2220      	movs	r2, #32
 800b598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	2200      	movs	r2, #0
 800b5a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	2200      	movs	r2, #0
 800b5a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800b5ac:	2300      	movs	r3, #0
 800b5ae:	e000      	b.n	800b5b2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800b5b0:	2302      	movs	r3, #2
  }
}
 800b5b2:	4618      	mov	r0, r3
 800b5b4:	3718      	adds	r7, #24
 800b5b6:	46bd      	mov	sp, r7
 800b5b8:	bd80      	pop	{r7, pc}
 800b5ba:	bf00      	nop
 800b5bc:	00100002 	.word	0x00100002
 800b5c0:	ffff0000 	.word	0xffff0000

0800b5c4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b5c4:	b580      	push	{r7, lr}
 800b5c6:	b08c      	sub	sp, #48	; 0x30
 800b5c8:	af02      	add	r7, sp, #8
 800b5ca:	60f8      	str	r0, [r7, #12]
 800b5cc:	607a      	str	r2, [r7, #4]
 800b5ce:	461a      	mov	r2, r3
 800b5d0:	460b      	mov	r3, r1
 800b5d2:	817b      	strh	r3, [r7, #10]
 800b5d4:	4613      	mov	r3, r2
 800b5d6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800b5d8:	f7fe faea 	bl	8009bb0 <HAL_GetTick>
 800b5dc:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b5e4:	b2db      	uxtb	r3, r3
 800b5e6:	2b20      	cmp	r3, #32
 800b5e8:	f040 820b 	bne.w	800ba02 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800b5ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5ee:	9300      	str	r3, [sp, #0]
 800b5f0:	2319      	movs	r3, #25
 800b5f2:	2201      	movs	r2, #1
 800b5f4:	497c      	ldr	r1, [pc, #496]	; (800b7e8 <HAL_I2C_Master_Receive+0x224>)
 800b5f6:	68f8      	ldr	r0, [r7, #12]
 800b5f8:	f000 fb5a 	bl	800bcb0 <I2C_WaitOnFlagUntilTimeout>
 800b5fc:	4603      	mov	r3, r0
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d001      	beq.n	800b606 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800b602:	2302      	movs	r3, #2
 800b604:	e1fe      	b.n	800ba04 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b60c:	2b01      	cmp	r3, #1
 800b60e:	d101      	bne.n	800b614 <HAL_I2C_Master_Receive+0x50>
 800b610:	2302      	movs	r3, #2
 800b612:	e1f7      	b.n	800ba04 <HAL_I2C_Master_Receive+0x440>
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	2201      	movs	r2, #1
 800b618:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	f003 0301 	and.w	r3, r3, #1
 800b626:	2b01      	cmp	r3, #1
 800b628:	d007      	beq.n	800b63a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	681a      	ldr	r2, [r3, #0]
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	f042 0201 	orr.w	r2, r2, #1
 800b638:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	681a      	ldr	r2, [r3, #0]
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b648:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	2222      	movs	r2, #34	; 0x22
 800b64e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	2210      	movs	r2, #16
 800b656:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	2200      	movs	r2, #0
 800b65e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	687a      	ldr	r2, [r7, #4]
 800b664:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	893a      	ldrh	r2, [r7, #8]
 800b66a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b670:	b29a      	uxth	r2, r3
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	4a5c      	ldr	r2, [pc, #368]	; (800b7ec <HAL_I2C_Master_Receive+0x228>)
 800b67a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800b67c:	8979      	ldrh	r1, [r7, #10]
 800b67e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b680:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b682:	68f8      	ldr	r0, [r7, #12]
 800b684:	f000 fa46 	bl	800bb14 <I2C_MasterRequestRead>
 800b688:	4603      	mov	r3, r0
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d001      	beq.n	800b692 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800b68e:	2301      	movs	r3, #1
 800b690:	e1b8      	b.n	800ba04 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b696:	2b00      	cmp	r3, #0
 800b698:	d113      	bne.n	800b6c2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b69a:	2300      	movs	r3, #0
 800b69c:	623b      	str	r3, [r7, #32]
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	695b      	ldr	r3, [r3, #20]
 800b6a4:	623b      	str	r3, [r7, #32]
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	699b      	ldr	r3, [r3, #24]
 800b6ac:	623b      	str	r3, [r7, #32]
 800b6ae:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	681a      	ldr	r2, [r3, #0]
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b6be:	601a      	str	r2, [r3, #0]
 800b6c0:	e18c      	b.n	800b9dc <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b6c6:	2b01      	cmp	r3, #1
 800b6c8:	d11b      	bne.n	800b702 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	681a      	ldr	r2, [r3, #0]
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b6d8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b6da:	2300      	movs	r3, #0
 800b6dc:	61fb      	str	r3, [r7, #28]
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	695b      	ldr	r3, [r3, #20]
 800b6e4:	61fb      	str	r3, [r7, #28]
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	699b      	ldr	r3, [r3, #24]
 800b6ec:	61fb      	str	r3, [r7, #28]
 800b6ee:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	681a      	ldr	r2, [r3, #0]
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b6fe:	601a      	str	r2, [r3, #0]
 800b700:	e16c      	b.n	800b9dc <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b706:	2b02      	cmp	r3, #2
 800b708:	d11b      	bne.n	800b742 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	681a      	ldr	r2, [r3, #0]
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b718:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	681a      	ldr	r2, [r3, #0]
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b728:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b72a:	2300      	movs	r3, #0
 800b72c:	61bb      	str	r3, [r7, #24]
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	695b      	ldr	r3, [r3, #20]
 800b734:	61bb      	str	r3, [r7, #24]
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	699b      	ldr	r3, [r3, #24]
 800b73c:	61bb      	str	r3, [r7, #24]
 800b73e:	69bb      	ldr	r3, [r7, #24]
 800b740:	e14c      	b.n	800b9dc <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	681a      	ldr	r2, [r3, #0]
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b750:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b752:	2300      	movs	r3, #0
 800b754:	617b      	str	r3, [r7, #20]
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	695b      	ldr	r3, [r3, #20]
 800b75c:	617b      	str	r3, [r7, #20]
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	699b      	ldr	r3, [r3, #24]
 800b764:	617b      	str	r3, [r7, #20]
 800b766:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800b768:	e138      	b.n	800b9dc <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b76e:	2b03      	cmp	r3, #3
 800b770:	f200 80f1 	bhi.w	800b956 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b778:	2b01      	cmp	r3, #1
 800b77a:	d123      	bne.n	800b7c4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b77c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b77e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b780:	68f8      	ldr	r0, [r7, #12]
 800b782:	f000 fbed 	bl	800bf60 <I2C_WaitOnRXNEFlagUntilTimeout>
 800b786:	4603      	mov	r3, r0
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d001      	beq.n	800b790 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800b78c:	2301      	movs	r3, #1
 800b78e:	e139      	b.n	800ba04 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	691a      	ldr	r2, [r3, #16]
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b79a:	b2d2      	uxtb	r2, r2
 800b79c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7a2:	1c5a      	adds	r2, r3, #1
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b7ac:	3b01      	subs	r3, #1
 800b7ae:	b29a      	uxth	r2, r3
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b7b8:	b29b      	uxth	r3, r3
 800b7ba:	3b01      	subs	r3, #1
 800b7bc:	b29a      	uxth	r2, r3
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	855a      	strh	r2, [r3, #42]	; 0x2a
 800b7c2:	e10b      	b.n	800b9dc <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b7c8:	2b02      	cmp	r3, #2
 800b7ca:	d14e      	bne.n	800b86a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800b7cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7ce:	9300      	str	r3, [sp, #0]
 800b7d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7d2:	2200      	movs	r2, #0
 800b7d4:	4906      	ldr	r1, [pc, #24]	; (800b7f0 <HAL_I2C_Master_Receive+0x22c>)
 800b7d6:	68f8      	ldr	r0, [r7, #12]
 800b7d8:	f000 fa6a 	bl	800bcb0 <I2C_WaitOnFlagUntilTimeout>
 800b7dc:	4603      	mov	r3, r0
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d008      	beq.n	800b7f4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800b7e2:	2301      	movs	r3, #1
 800b7e4:	e10e      	b.n	800ba04 <HAL_I2C_Master_Receive+0x440>
 800b7e6:	bf00      	nop
 800b7e8:	00100002 	.word	0x00100002
 800b7ec:	ffff0000 	.word	0xffff0000
 800b7f0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	681a      	ldr	r2, [r3, #0]
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b802:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	691a      	ldr	r2, [r3, #16]
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b80e:	b2d2      	uxtb	r2, r2
 800b810:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b816:	1c5a      	adds	r2, r3, #1
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b820:	3b01      	subs	r3, #1
 800b822:	b29a      	uxth	r2, r3
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b82c:	b29b      	uxth	r3, r3
 800b82e:	3b01      	subs	r3, #1
 800b830:	b29a      	uxth	r2, r3
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	691a      	ldr	r2, [r3, #16]
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b840:	b2d2      	uxtb	r2, r2
 800b842:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b848:	1c5a      	adds	r2, r3, #1
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b852:	3b01      	subs	r3, #1
 800b854:	b29a      	uxth	r2, r3
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b85e:	b29b      	uxth	r3, r3
 800b860:	3b01      	subs	r3, #1
 800b862:	b29a      	uxth	r2, r3
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	855a      	strh	r2, [r3, #42]	; 0x2a
 800b868:	e0b8      	b.n	800b9dc <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800b86a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b86c:	9300      	str	r3, [sp, #0]
 800b86e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b870:	2200      	movs	r2, #0
 800b872:	4966      	ldr	r1, [pc, #408]	; (800ba0c <HAL_I2C_Master_Receive+0x448>)
 800b874:	68f8      	ldr	r0, [r7, #12]
 800b876:	f000 fa1b 	bl	800bcb0 <I2C_WaitOnFlagUntilTimeout>
 800b87a:	4603      	mov	r3, r0
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d001      	beq.n	800b884 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800b880:	2301      	movs	r3, #1
 800b882:	e0bf      	b.n	800ba04 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	681a      	ldr	r2, [r3, #0]
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b892:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	691a      	ldr	r2, [r3, #16]
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b89e:	b2d2      	uxtb	r2, r2
 800b8a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8a6:	1c5a      	adds	r2, r3, #1
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b8b0:	3b01      	subs	r3, #1
 800b8b2:	b29a      	uxth	r2, r3
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b8bc:	b29b      	uxth	r3, r3
 800b8be:	3b01      	subs	r3, #1
 800b8c0:	b29a      	uxth	r2, r3
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800b8c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8c8:	9300      	str	r3, [sp, #0]
 800b8ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8cc:	2200      	movs	r2, #0
 800b8ce:	494f      	ldr	r1, [pc, #316]	; (800ba0c <HAL_I2C_Master_Receive+0x448>)
 800b8d0:	68f8      	ldr	r0, [r7, #12]
 800b8d2:	f000 f9ed 	bl	800bcb0 <I2C_WaitOnFlagUntilTimeout>
 800b8d6:	4603      	mov	r3, r0
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d001      	beq.n	800b8e0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800b8dc:	2301      	movs	r3, #1
 800b8de:	e091      	b.n	800ba04 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	681a      	ldr	r2, [r3, #0]
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b8ee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	691a      	ldr	r2, [r3, #16]
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8fa:	b2d2      	uxtb	r2, r2
 800b8fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b902:	1c5a      	adds	r2, r3, #1
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b90c:	3b01      	subs	r3, #1
 800b90e:	b29a      	uxth	r2, r3
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b918:	b29b      	uxth	r3, r3
 800b91a:	3b01      	subs	r3, #1
 800b91c:	b29a      	uxth	r2, r3
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	691a      	ldr	r2, [r3, #16]
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b92c:	b2d2      	uxtb	r2, r2
 800b92e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b934:	1c5a      	adds	r2, r3, #1
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b93e:	3b01      	subs	r3, #1
 800b940:	b29a      	uxth	r2, r3
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b94a:	b29b      	uxth	r3, r3
 800b94c:	3b01      	subs	r3, #1
 800b94e:	b29a      	uxth	r2, r3
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	855a      	strh	r2, [r3, #42]	; 0x2a
 800b954:	e042      	b.n	800b9dc <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b956:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b958:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b95a:	68f8      	ldr	r0, [r7, #12]
 800b95c:	f000 fb00 	bl	800bf60 <I2C_WaitOnRXNEFlagUntilTimeout>
 800b960:	4603      	mov	r3, r0
 800b962:	2b00      	cmp	r3, #0
 800b964:	d001      	beq.n	800b96a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800b966:	2301      	movs	r3, #1
 800b968:	e04c      	b.n	800ba04 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	691a      	ldr	r2, [r3, #16]
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b974:	b2d2      	uxtb	r2, r2
 800b976:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b97c:	1c5a      	adds	r2, r3, #1
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b986:	3b01      	subs	r3, #1
 800b988:	b29a      	uxth	r2, r3
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800b98e:	68fb      	ldr	r3, [r7, #12]
 800b990:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b992:	b29b      	uxth	r3, r3
 800b994:	3b01      	subs	r3, #1
 800b996:	b29a      	uxth	r2, r3
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	695b      	ldr	r3, [r3, #20]
 800b9a2:	f003 0304 	and.w	r3, r3, #4
 800b9a6:	2b04      	cmp	r3, #4
 800b9a8:	d118      	bne.n	800b9dc <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	691a      	ldr	r2, [r3, #16]
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9b4:	b2d2      	uxtb	r2, r2
 800b9b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9bc:	1c5a      	adds	r2, r3, #1
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b9c6:	3b01      	subs	r3, #1
 800b9c8:	b29a      	uxth	r2, r3
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b9d2:	b29b      	uxth	r3, r3
 800b9d4:	3b01      	subs	r3, #1
 800b9d6:	b29a      	uxth	r2, r3
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	f47f aec2 	bne.w	800b76a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	2220      	movs	r2, #32
 800b9ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	2200      	movs	r2, #0
 800b9f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	2200      	movs	r2, #0
 800b9fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800b9fe:	2300      	movs	r3, #0
 800ba00:	e000      	b.n	800ba04 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800ba02:	2302      	movs	r3, #2
  }
}
 800ba04:	4618      	mov	r0, r3
 800ba06:	3728      	adds	r7, #40	; 0x28
 800ba08:	46bd      	mov	sp, r7
 800ba0a:	bd80      	pop	{r7, pc}
 800ba0c:	00010004 	.word	0x00010004

0800ba10 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800ba10:	b580      	push	{r7, lr}
 800ba12:	b088      	sub	sp, #32
 800ba14:	af02      	add	r7, sp, #8
 800ba16:	60f8      	str	r0, [r7, #12]
 800ba18:	607a      	str	r2, [r7, #4]
 800ba1a:	603b      	str	r3, [r7, #0]
 800ba1c:	460b      	mov	r3, r1
 800ba1e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba24:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800ba26:	697b      	ldr	r3, [r7, #20]
 800ba28:	2b08      	cmp	r3, #8
 800ba2a:	d006      	beq.n	800ba3a <I2C_MasterRequestWrite+0x2a>
 800ba2c:	697b      	ldr	r3, [r7, #20]
 800ba2e:	2b01      	cmp	r3, #1
 800ba30:	d003      	beq.n	800ba3a <I2C_MasterRequestWrite+0x2a>
 800ba32:	697b      	ldr	r3, [r7, #20]
 800ba34:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800ba38:	d108      	bne.n	800ba4c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	681a      	ldr	r2, [r3, #0]
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ba48:	601a      	str	r2, [r3, #0]
 800ba4a:	e00b      	b.n	800ba64 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba50:	2b12      	cmp	r3, #18
 800ba52:	d107      	bne.n	800ba64 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	681a      	ldr	r2, [r3, #0]
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ba62:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800ba64:	683b      	ldr	r3, [r7, #0]
 800ba66:	9300      	str	r3, [sp, #0]
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	2200      	movs	r2, #0
 800ba6c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800ba70:	68f8      	ldr	r0, [r7, #12]
 800ba72:	f000 f91d 	bl	800bcb0 <I2C_WaitOnFlagUntilTimeout>
 800ba76:	4603      	mov	r3, r0
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d00d      	beq.n	800ba98 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ba86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ba8a:	d103      	bne.n	800ba94 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ba92:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800ba94:	2303      	movs	r3, #3
 800ba96:	e035      	b.n	800bb04 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	691b      	ldr	r3, [r3, #16]
 800ba9c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800baa0:	d108      	bne.n	800bab4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800baa2:	897b      	ldrh	r3, [r7, #10]
 800baa4:	b2db      	uxtb	r3, r3
 800baa6:	461a      	mov	r2, r3
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800bab0:	611a      	str	r2, [r3, #16]
 800bab2:	e01b      	b.n	800baec <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800bab4:	897b      	ldrh	r3, [r7, #10]
 800bab6:	11db      	asrs	r3, r3, #7
 800bab8:	b2db      	uxtb	r3, r3
 800baba:	f003 0306 	and.w	r3, r3, #6
 800babe:	b2db      	uxtb	r3, r3
 800bac0:	f063 030f 	orn	r3, r3, #15
 800bac4:	b2da      	uxtb	r2, r3
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800bacc:	683b      	ldr	r3, [r7, #0]
 800bace:	687a      	ldr	r2, [r7, #4]
 800bad0:	490e      	ldr	r1, [pc, #56]	; (800bb0c <I2C_MasterRequestWrite+0xfc>)
 800bad2:	68f8      	ldr	r0, [r7, #12]
 800bad4:	f000 f943 	bl	800bd5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bad8:	4603      	mov	r3, r0
 800bada:	2b00      	cmp	r3, #0
 800badc:	d001      	beq.n	800bae2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800bade:	2301      	movs	r3, #1
 800bae0:	e010      	b.n	800bb04 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800bae2:	897b      	ldrh	r3, [r7, #10]
 800bae4:	b2da      	uxtb	r2, r3
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800baec:	683b      	ldr	r3, [r7, #0]
 800baee:	687a      	ldr	r2, [r7, #4]
 800baf0:	4907      	ldr	r1, [pc, #28]	; (800bb10 <I2C_MasterRequestWrite+0x100>)
 800baf2:	68f8      	ldr	r0, [r7, #12]
 800baf4:	f000 f933 	bl	800bd5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800baf8:	4603      	mov	r3, r0
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d001      	beq.n	800bb02 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800bafe:	2301      	movs	r3, #1
 800bb00:	e000      	b.n	800bb04 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800bb02:	2300      	movs	r3, #0
}
 800bb04:	4618      	mov	r0, r3
 800bb06:	3718      	adds	r7, #24
 800bb08:	46bd      	mov	sp, r7
 800bb0a:	bd80      	pop	{r7, pc}
 800bb0c:	00010008 	.word	0x00010008
 800bb10:	00010002 	.word	0x00010002

0800bb14 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	b088      	sub	sp, #32
 800bb18:	af02      	add	r7, sp, #8
 800bb1a:	60f8      	str	r0, [r7, #12]
 800bb1c:	607a      	str	r2, [r7, #4]
 800bb1e:	603b      	str	r3, [r7, #0]
 800bb20:	460b      	mov	r3, r1
 800bb22:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb28:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	681a      	ldr	r2, [r3, #0]
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800bb38:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800bb3a:	697b      	ldr	r3, [r7, #20]
 800bb3c:	2b08      	cmp	r3, #8
 800bb3e:	d006      	beq.n	800bb4e <I2C_MasterRequestRead+0x3a>
 800bb40:	697b      	ldr	r3, [r7, #20]
 800bb42:	2b01      	cmp	r3, #1
 800bb44:	d003      	beq.n	800bb4e <I2C_MasterRequestRead+0x3a>
 800bb46:	697b      	ldr	r3, [r7, #20]
 800bb48:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800bb4c:	d108      	bne.n	800bb60 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	681a      	ldr	r2, [r3, #0]
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bb5c:	601a      	str	r2, [r3, #0]
 800bb5e:	e00b      	b.n	800bb78 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb64:	2b11      	cmp	r3, #17
 800bb66:	d107      	bne.n	800bb78 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	681a      	ldr	r2, [r3, #0]
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bb76:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800bb78:	683b      	ldr	r3, [r7, #0]
 800bb7a:	9300      	str	r3, [sp, #0]
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	2200      	movs	r2, #0
 800bb80:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800bb84:	68f8      	ldr	r0, [r7, #12]
 800bb86:	f000 f893 	bl	800bcb0 <I2C_WaitOnFlagUntilTimeout>
 800bb8a:	4603      	mov	r3, r0
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d00d      	beq.n	800bbac <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bb9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bb9e:	d103      	bne.n	800bba8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bba6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800bba8:	2303      	movs	r3, #3
 800bbaa:	e079      	b.n	800bca0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	691b      	ldr	r3, [r3, #16]
 800bbb0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bbb4:	d108      	bne.n	800bbc8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800bbb6:	897b      	ldrh	r3, [r7, #10]
 800bbb8:	b2db      	uxtb	r3, r3
 800bbba:	f043 0301 	orr.w	r3, r3, #1
 800bbbe:	b2da      	uxtb	r2, r3
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	611a      	str	r2, [r3, #16]
 800bbc6:	e05f      	b.n	800bc88 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800bbc8:	897b      	ldrh	r3, [r7, #10]
 800bbca:	11db      	asrs	r3, r3, #7
 800bbcc:	b2db      	uxtb	r3, r3
 800bbce:	f003 0306 	and.w	r3, r3, #6
 800bbd2:	b2db      	uxtb	r3, r3
 800bbd4:	f063 030f 	orn	r3, r3, #15
 800bbd8:	b2da      	uxtb	r2, r3
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800bbe0:	683b      	ldr	r3, [r7, #0]
 800bbe2:	687a      	ldr	r2, [r7, #4]
 800bbe4:	4930      	ldr	r1, [pc, #192]	; (800bca8 <I2C_MasterRequestRead+0x194>)
 800bbe6:	68f8      	ldr	r0, [r7, #12]
 800bbe8:	f000 f8b9 	bl	800bd5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bbec:	4603      	mov	r3, r0
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d001      	beq.n	800bbf6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800bbf2:	2301      	movs	r3, #1
 800bbf4:	e054      	b.n	800bca0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800bbf6:	897b      	ldrh	r3, [r7, #10]
 800bbf8:	b2da      	uxtb	r2, r3
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800bc00:	683b      	ldr	r3, [r7, #0]
 800bc02:	687a      	ldr	r2, [r7, #4]
 800bc04:	4929      	ldr	r1, [pc, #164]	; (800bcac <I2C_MasterRequestRead+0x198>)
 800bc06:	68f8      	ldr	r0, [r7, #12]
 800bc08:	f000 f8a9 	bl	800bd5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bc0c:	4603      	mov	r3, r0
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d001      	beq.n	800bc16 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800bc12:	2301      	movs	r3, #1
 800bc14:	e044      	b.n	800bca0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800bc16:	2300      	movs	r3, #0
 800bc18:	613b      	str	r3, [r7, #16]
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	695b      	ldr	r3, [r3, #20]
 800bc20:	613b      	str	r3, [r7, #16]
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	699b      	ldr	r3, [r3, #24]
 800bc28:	613b      	str	r3, [r7, #16]
 800bc2a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	681a      	ldr	r2, [r3, #0]
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bc3a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800bc3c:	683b      	ldr	r3, [r7, #0]
 800bc3e:	9300      	str	r3, [sp, #0]
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	2200      	movs	r2, #0
 800bc44:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800bc48:	68f8      	ldr	r0, [r7, #12]
 800bc4a:	f000 f831 	bl	800bcb0 <I2C_WaitOnFlagUntilTimeout>
 800bc4e:	4603      	mov	r3, r0
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d00d      	beq.n	800bc70 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bc5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bc62:	d103      	bne.n	800bc6c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bc6a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800bc6c:	2303      	movs	r3, #3
 800bc6e:	e017      	b.n	800bca0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800bc70:	897b      	ldrh	r3, [r7, #10]
 800bc72:	11db      	asrs	r3, r3, #7
 800bc74:	b2db      	uxtb	r3, r3
 800bc76:	f003 0306 	and.w	r3, r3, #6
 800bc7a:	b2db      	uxtb	r3, r3
 800bc7c:	f063 030e 	orn	r3, r3, #14
 800bc80:	b2da      	uxtb	r2, r3
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800bc88:	683b      	ldr	r3, [r7, #0]
 800bc8a:	687a      	ldr	r2, [r7, #4]
 800bc8c:	4907      	ldr	r1, [pc, #28]	; (800bcac <I2C_MasterRequestRead+0x198>)
 800bc8e:	68f8      	ldr	r0, [r7, #12]
 800bc90:	f000 f865 	bl	800bd5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bc94:	4603      	mov	r3, r0
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d001      	beq.n	800bc9e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800bc9a:	2301      	movs	r3, #1
 800bc9c:	e000      	b.n	800bca0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800bc9e:	2300      	movs	r3, #0
}
 800bca0:	4618      	mov	r0, r3
 800bca2:	3718      	adds	r7, #24
 800bca4:	46bd      	mov	sp, r7
 800bca6:	bd80      	pop	{r7, pc}
 800bca8:	00010008 	.word	0x00010008
 800bcac:	00010002 	.word	0x00010002

0800bcb0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800bcb0:	b580      	push	{r7, lr}
 800bcb2:	b084      	sub	sp, #16
 800bcb4:	af00      	add	r7, sp, #0
 800bcb6:	60f8      	str	r0, [r7, #12]
 800bcb8:	60b9      	str	r1, [r7, #8]
 800bcba:	603b      	str	r3, [r7, #0]
 800bcbc:	4613      	mov	r3, r2
 800bcbe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bcc0:	e025      	b.n	800bd0e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bcc2:	683b      	ldr	r3, [r7, #0]
 800bcc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcc8:	d021      	beq.n	800bd0e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bcca:	f7fd ff71 	bl	8009bb0 <HAL_GetTick>
 800bcce:	4602      	mov	r2, r0
 800bcd0:	69bb      	ldr	r3, [r7, #24]
 800bcd2:	1ad3      	subs	r3, r2, r3
 800bcd4:	683a      	ldr	r2, [r7, #0]
 800bcd6:	429a      	cmp	r2, r3
 800bcd8:	d302      	bcc.n	800bce0 <I2C_WaitOnFlagUntilTimeout+0x30>
 800bcda:	683b      	ldr	r3, [r7, #0]
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d116      	bne.n	800bd0e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	2200      	movs	r2, #0
 800bce4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	2220      	movs	r2, #32
 800bcea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	2200      	movs	r2, #0
 800bcf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bcfa:	f043 0220 	orr.w	r2, r3, #32
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	2200      	movs	r2, #0
 800bd06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800bd0a:	2301      	movs	r3, #1
 800bd0c:	e023      	b.n	800bd56 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bd0e:	68bb      	ldr	r3, [r7, #8]
 800bd10:	0c1b      	lsrs	r3, r3, #16
 800bd12:	b2db      	uxtb	r3, r3
 800bd14:	2b01      	cmp	r3, #1
 800bd16:	d10d      	bne.n	800bd34 <I2C_WaitOnFlagUntilTimeout+0x84>
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	695b      	ldr	r3, [r3, #20]
 800bd1e:	43da      	mvns	r2, r3
 800bd20:	68bb      	ldr	r3, [r7, #8]
 800bd22:	4013      	ands	r3, r2
 800bd24:	b29b      	uxth	r3, r3
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	bf0c      	ite	eq
 800bd2a:	2301      	moveq	r3, #1
 800bd2c:	2300      	movne	r3, #0
 800bd2e:	b2db      	uxtb	r3, r3
 800bd30:	461a      	mov	r2, r3
 800bd32:	e00c      	b.n	800bd4e <I2C_WaitOnFlagUntilTimeout+0x9e>
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	699b      	ldr	r3, [r3, #24]
 800bd3a:	43da      	mvns	r2, r3
 800bd3c:	68bb      	ldr	r3, [r7, #8]
 800bd3e:	4013      	ands	r3, r2
 800bd40:	b29b      	uxth	r3, r3
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	bf0c      	ite	eq
 800bd46:	2301      	moveq	r3, #1
 800bd48:	2300      	movne	r3, #0
 800bd4a:	b2db      	uxtb	r3, r3
 800bd4c:	461a      	mov	r2, r3
 800bd4e:	79fb      	ldrb	r3, [r7, #7]
 800bd50:	429a      	cmp	r2, r3
 800bd52:	d0b6      	beq.n	800bcc2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800bd54:	2300      	movs	r3, #0
}
 800bd56:	4618      	mov	r0, r3
 800bd58:	3710      	adds	r7, #16
 800bd5a:	46bd      	mov	sp, r7
 800bd5c:	bd80      	pop	{r7, pc}

0800bd5e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800bd5e:	b580      	push	{r7, lr}
 800bd60:	b084      	sub	sp, #16
 800bd62:	af00      	add	r7, sp, #0
 800bd64:	60f8      	str	r0, [r7, #12]
 800bd66:	60b9      	str	r1, [r7, #8]
 800bd68:	607a      	str	r2, [r7, #4]
 800bd6a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800bd6c:	e051      	b.n	800be12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	695b      	ldr	r3, [r3, #20]
 800bd74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bd78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bd7c:	d123      	bne.n	800bdc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	681a      	ldr	r2, [r3, #0]
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bd8c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800bd96:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	2200      	movs	r2, #0
 800bd9c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	2220      	movs	r2, #32
 800bda2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	2200      	movs	r2, #0
 800bdaa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800bdae:	68fb      	ldr	r3, [r7, #12]
 800bdb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdb2:	f043 0204 	orr.w	r2, r3, #4
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	2200      	movs	r2, #0
 800bdbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800bdc2:	2301      	movs	r3, #1
 800bdc4:	e046      	b.n	800be54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdcc:	d021      	beq.n	800be12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bdce:	f7fd feef 	bl	8009bb0 <HAL_GetTick>
 800bdd2:	4602      	mov	r2, r0
 800bdd4:	683b      	ldr	r3, [r7, #0]
 800bdd6:	1ad3      	subs	r3, r2, r3
 800bdd8:	687a      	ldr	r2, [r7, #4]
 800bdda:	429a      	cmp	r2, r3
 800bddc:	d302      	bcc.n	800bde4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d116      	bne.n	800be12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	2200      	movs	r2, #0
 800bde8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	2220      	movs	r2, #32
 800bdee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	2200      	movs	r2, #0
 800bdf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdfe:	f043 0220 	orr.w	r2, r3, #32
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	2200      	movs	r2, #0
 800be0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800be0e:	2301      	movs	r3, #1
 800be10:	e020      	b.n	800be54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800be12:	68bb      	ldr	r3, [r7, #8]
 800be14:	0c1b      	lsrs	r3, r3, #16
 800be16:	b2db      	uxtb	r3, r3
 800be18:	2b01      	cmp	r3, #1
 800be1a:	d10c      	bne.n	800be36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	695b      	ldr	r3, [r3, #20]
 800be22:	43da      	mvns	r2, r3
 800be24:	68bb      	ldr	r3, [r7, #8]
 800be26:	4013      	ands	r3, r2
 800be28:	b29b      	uxth	r3, r3
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	bf14      	ite	ne
 800be2e:	2301      	movne	r3, #1
 800be30:	2300      	moveq	r3, #0
 800be32:	b2db      	uxtb	r3, r3
 800be34:	e00b      	b.n	800be4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	699b      	ldr	r3, [r3, #24]
 800be3c:	43da      	mvns	r2, r3
 800be3e:	68bb      	ldr	r3, [r7, #8]
 800be40:	4013      	ands	r3, r2
 800be42:	b29b      	uxth	r3, r3
 800be44:	2b00      	cmp	r3, #0
 800be46:	bf14      	ite	ne
 800be48:	2301      	movne	r3, #1
 800be4a:	2300      	moveq	r3, #0
 800be4c:	b2db      	uxtb	r3, r3
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d18d      	bne.n	800bd6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800be52:	2300      	movs	r3, #0
}
 800be54:	4618      	mov	r0, r3
 800be56:	3710      	adds	r7, #16
 800be58:	46bd      	mov	sp, r7
 800be5a:	bd80      	pop	{r7, pc}

0800be5c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800be5c:	b580      	push	{r7, lr}
 800be5e:	b084      	sub	sp, #16
 800be60:	af00      	add	r7, sp, #0
 800be62:	60f8      	str	r0, [r7, #12]
 800be64:	60b9      	str	r1, [r7, #8]
 800be66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800be68:	e02d      	b.n	800bec6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800be6a:	68f8      	ldr	r0, [r7, #12]
 800be6c:	f000 f8ce 	bl	800c00c <I2C_IsAcknowledgeFailed>
 800be70:	4603      	mov	r3, r0
 800be72:	2b00      	cmp	r3, #0
 800be74:	d001      	beq.n	800be7a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800be76:	2301      	movs	r3, #1
 800be78:	e02d      	b.n	800bed6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800be7a:	68bb      	ldr	r3, [r7, #8]
 800be7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be80:	d021      	beq.n	800bec6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800be82:	f7fd fe95 	bl	8009bb0 <HAL_GetTick>
 800be86:	4602      	mov	r2, r0
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	1ad3      	subs	r3, r2, r3
 800be8c:	68ba      	ldr	r2, [r7, #8]
 800be8e:	429a      	cmp	r2, r3
 800be90:	d302      	bcc.n	800be98 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800be92:	68bb      	ldr	r3, [r7, #8]
 800be94:	2b00      	cmp	r3, #0
 800be96:	d116      	bne.n	800bec6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	2200      	movs	r2, #0
 800be9c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	2220      	movs	r2, #32
 800bea2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	2200      	movs	r2, #0
 800beaa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800beb2:	f043 0220 	orr.w	r2, r3, #32
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	2200      	movs	r2, #0
 800bebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800bec2:	2301      	movs	r3, #1
 800bec4:	e007      	b.n	800bed6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	695b      	ldr	r3, [r3, #20]
 800becc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bed0:	2b80      	cmp	r3, #128	; 0x80
 800bed2:	d1ca      	bne.n	800be6a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800bed4:	2300      	movs	r3, #0
}
 800bed6:	4618      	mov	r0, r3
 800bed8:	3710      	adds	r7, #16
 800beda:	46bd      	mov	sp, r7
 800bedc:	bd80      	pop	{r7, pc}

0800bede <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800bede:	b580      	push	{r7, lr}
 800bee0:	b084      	sub	sp, #16
 800bee2:	af00      	add	r7, sp, #0
 800bee4:	60f8      	str	r0, [r7, #12]
 800bee6:	60b9      	str	r1, [r7, #8]
 800bee8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800beea:	e02d      	b.n	800bf48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800beec:	68f8      	ldr	r0, [r7, #12]
 800beee:	f000 f88d 	bl	800c00c <I2C_IsAcknowledgeFailed>
 800bef2:	4603      	mov	r3, r0
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d001      	beq.n	800befc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800bef8:	2301      	movs	r3, #1
 800befa:	e02d      	b.n	800bf58 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800befc:	68bb      	ldr	r3, [r7, #8]
 800befe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf02:	d021      	beq.n	800bf48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bf04:	f7fd fe54 	bl	8009bb0 <HAL_GetTick>
 800bf08:	4602      	mov	r2, r0
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	1ad3      	subs	r3, r2, r3
 800bf0e:	68ba      	ldr	r2, [r7, #8]
 800bf10:	429a      	cmp	r2, r3
 800bf12:	d302      	bcc.n	800bf1a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800bf14:	68bb      	ldr	r3, [r7, #8]
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d116      	bne.n	800bf48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	2200      	movs	r2, #0
 800bf1e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	2220      	movs	r2, #32
 800bf24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	2200      	movs	r2, #0
 800bf2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf34:	f043 0220 	orr.w	r2, r3, #32
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	2200      	movs	r2, #0
 800bf40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800bf44:	2301      	movs	r3, #1
 800bf46:	e007      	b.n	800bf58 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	695b      	ldr	r3, [r3, #20]
 800bf4e:	f003 0304 	and.w	r3, r3, #4
 800bf52:	2b04      	cmp	r3, #4
 800bf54:	d1ca      	bne.n	800beec <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800bf56:	2300      	movs	r3, #0
}
 800bf58:	4618      	mov	r0, r3
 800bf5a:	3710      	adds	r7, #16
 800bf5c:	46bd      	mov	sp, r7
 800bf5e:	bd80      	pop	{r7, pc}

0800bf60 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800bf60:	b580      	push	{r7, lr}
 800bf62:	b084      	sub	sp, #16
 800bf64:	af00      	add	r7, sp, #0
 800bf66:	60f8      	str	r0, [r7, #12]
 800bf68:	60b9      	str	r1, [r7, #8]
 800bf6a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800bf6c:	e042      	b.n	800bff4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	695b      	ldr	r3, [r3, #20]
 800bf74:	f003 0310 	and.w	r3, r3, #16
 800bf78:	2b10      	cmp	r3, #16
 800bf7a:	d119      	bne.n	800bfb0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	f06f 0210 	mvn.w	r2, #16
 800bf84:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	2200      	movs	r2, #0
 800bf8a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	2220      	movs	r2, #32
 800bf90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	2200      	movs	r2, #0
 800bf98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	2200      	movs	r2, #0
 800bfa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800bfac:	2301      	movs	r3, #1
 800bfae:	e029      	b.n	800c004 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bfb0:	f7fd fdfe 	bl	8009bb0 <HAL_GetTick>
 800bfb4:	4602      	mov	r2, r0
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	1ad3      	subs	r3, r2, r3
 800bfba:	68ba      	ldr	r2, [r7, #8]
 800bfbc:	429a      	cmp	r2, r3
 800bfbe:	d302      	bcc.n	800bfc6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800bfc0:	68bb      	ldr	r3, [r7, #8]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d116      	bne.n	800bff4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	2200      	movs	r2, #0
 800bfca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	2220      	movs	r2, #32
 800bfd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	2200      	movs	r2, #0
 800bfd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfe0:	f043 0220 	orr.w	r2, r3, #32
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	2200      	movs	r2, #0
 800bfec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800bff0:	2301      	movs	r3, #1
 800bff2:	e007      	b.n	800c004 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	695b      	ldr	r3, [r3, #20]
 800bffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bffe:	2b40      	cmp	r3, #64	; 0x40
 800c000:	d1b5      	bne.n	800bf6e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800c002:	2300      	movs	r3, #0
}
 800c004:	4618      	mov	r0, r3
 800c006:	3710      	adds	r7, #16
 800c008:	46bd      	mov	sp, r7
 800c00a:	bd80      	pop	{r7, pc}

0800c00c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800c00c:	b480      	push	{r7}
 800c00e:	b083      	sub	sp, #12
 800c010:	af00      	add	r7, sp, #0
 800c012:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	695b      	ldr	r3, [r3, #20]
 800c01a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c01e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c022:	d11b      	bne.n	800c05c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800c02c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	2200      	movs	r2, #0
 800c032:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	2220      	movs	r2, #32
 800c038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	2200      	movs	r2, #0
 800c040:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c048:	f043 0204 	orr.w	r2, r3, #4
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	2200      	movs	r2, #0
 800c054:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800c058:	2301      	movs	r3, #1
 800c05a:	e000      	b.n	800c05e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800c05c:	2300      	movs	r3, #0
}
 800c05e:	4618      	mov	r0, r3
 800c060:	370c      	adds	r7, #12
 800c062:	46bd      	mov	sp, r7
 800c064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c068:	4770      	bx	lr
	...

0800c06c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800c06c:	b580      	push	{r7, lr}
 800c06e:	b082      	sub	sp, #8
 800c070:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800c072:	2300      	movs	r3, #0
 800c074:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800c076:	2300      	movs	r3, #0
 800c078:	603b      	str	r3, [r7, #0]
 800c07a:	4b20      	ldr	r3, [pc, #128]	; (800c0fc <HAL_PWREx_EnableOverDrive+0x90>)
 800c07c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c07e:	4a1f      	ldr	r2, [pc, #124]	; (800c0fc <HAL_PWREx_EnableOverDrive+0x90>)
 800c080:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c084:	6413      	str	r3, [r2, #64]	; 0x40
 800c086:	4b1d      	ldr	r3, [pc, #116]	; (800c0fc <HAL_PWREx_EnableOverDrive+0x90>)
 800c088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c08a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c08e:	603b      	str	r3, [r7, #0]
 800c090:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800c092:	4b1b      	ldr	r3, [pc, #108]	; (800c100 <HAL_PWREx_EnableOverDrive+0x94>)
 800c094:	2201      	movs	r2, #1
 800c096:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c098:	f7fd fd8a 	bl	8009bb0 <HAL_GetTick>
 800c09c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800c09e:	e009      	b.n	800c0b4 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800c0a0:	f7fd fd86 	bl	8009bb0 <HAL_GetTick>
 800c0a4:	4602      	mov	r2, r0
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	1ad3      	subs	r3, r2, r3
 800c0aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c0ae:	d901      	bls.n	800c0b4 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800c0b0:	2303      	movs	r3, #3
 800c0b2:	e01f      	b.n	800c0f4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800c0b4:	4b13      	ldr	r3, [pc, #76]	; (800c104 <HAL_PWREx_EnableOverDrive+0x98>)
 800c0b6:	685b      	ldr	r3, [r3, #4]
 800c0b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c0bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c0c0:	d1ee      	bne.n	800c0a0 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800c0c2:	4b11      	ldr	r3, [pc, #68]	; (800c108 <HAL_PWREx_EnableOverDrive+0x9c>)
 800c0c4:	2201      	movs	r2, #1
 800c0c6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c0c8:	f7fd fd72 	bl	8009bb0 <HAL_GetTick>
 800c0cc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800c0ce:	e009      	b.n	800c0e4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800c0d0:	f7fd fd6e 	bl	8009bb0 <HAL_GetTick>
 800c0d4:	4602      	mov	r2, r0
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	1ad3      	subs	r3, r2, r3
 800c0da:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c0de:	d901      	bls.n	800c0e4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800c0e0:	2303      	movs	r3, #3
 800c0e2:	e007      	b.n	800c0f4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800c0e4:	4b07      	ldr	r3, [pc, #28]	; (800c104 <HAL_PWREx_EnableOverDrive+0x98>)
 800c0e6:	685b      	ldr	r3, [r3, #4]
 800c0e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c0ec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c0f0:	d1ee      	bne.n	800c0d0 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800c0f2:	2300      	movs	r3, #0
}
 800c0f4:	4618      	mov	r0, r3
 800c0f6:	3708      	adds	r7, #8
 800c0f8:	46bd      	mov	sp, r7
 800c0fa:	bd80      	pop	{r7, pc}
 800c0fc:	40023800 	.word	0x40023800
 800c100:	420e0040 	.word	0x420e0040
 800c104:	40007000 	.word	0x40007000
 800c108:	420e0044 	.word	0x420e0044

0800c10c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c10c:	b580      	push	{r7, lr}
 800c10e:	b084      	sub	sp, #16
 800c110:	af00      	add	r7, sp, #0
 800c112:	6078      	str	r0, [r7, #4]
 800c114:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d101      	bne.n	800c120 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c11c:	2301      	movs	r3, #1
 800c11e:	e0cc      	b.n	800c2ba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800c120:	4b68      	ldr	r3, [pc, #416]	; (800c2c4 <HAL_RCC_ClockConfig+0x1b8>)
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	f003 030f 	and.w	r3, r3, #15
 800c128:	683a      	ldr	r2, [r7, #0]
 800c12a:	429a      	cmp	r2, r3
 800c12c:	d90c      	bls.n	800c148 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c12e:	4b65      	ldr	r3, [pc, #404]	; (800c2c4 <HAL_RCC_ClockConfig+0x1b8>)
 800c130:	683a      	ldr	r2, [r7, #0]
 800c132:	b2d2      	uxtb	r2, r2
 800c134:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c136:	4b63      	ldr	r3, [pc, #396]	; (800c2c4 <HAL_RCC_ClockConfig+0x1b8>)
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	f003 030f 	and.w	r3, r3, #15
 800c13e:	683a      	ldr	r2, [r7, #0]
 800c140:	429a      	cmp	r2, r3
 800c142:	d001      	beq.n	800c148 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800c144:	2301      	movs	r3, #1
 800c146:	e0b8      	b.n	800c2ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	f003 0302 	and.w	r3, r3, #2
 800c150:	2b00      	cmp	r3, #0
 800c152:	d020      	beq.n	800c196 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	f003 0304 	and.w	r3, r3, #4
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d005      	beq.n	800c16c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800c160:	4b59      	ldr	r3, [pc, #356]	; (800c2c8 <HAL_RCC_ClockConfig+0x1bc>)
 800c162:	689b      	ldr	r3, [r3, #8]
 800c164:	4a58      	ldr	r2, [pc, #352]	; (800c2c8 <HAL_RCC_ClockConfig+0x1bc>)
 800c166:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800c16a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	f003 0308 	and.w	r3, r3, #8
 800c174:	2b00      	cmp	r3, #0
 800c176:	d005      	beq.n	800c184 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800c178:	4b53      	ldr	r3, [pc, #332]	; (800c2c8 <HAL_RCC_ClockConfig+0x1bc>)
 800c17a:	689b      	ldr	r3, [r3, #8]
 800c17c:	4a52      	ldr	r2, [pc, #328]	; (800c2c8 <HAL_RCC_ClockConfig+0x1bc>)
 800c17e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800c182:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c184:	4b50      	ldr	r3, [pc, #320]	; (800c2c8 <HAL_RCC_ClockConfig+0x1bc>)
 800c186:	689b      	ldr	r3, [r3, #8]
 800c188:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	689b      	ldr	r3, [r3, #8]
 800c190:	494d      	ldr	r1, [pc, #308]	; (800c2c8 <HAL_RCC_ClockConfig+0x1bc>)
 800c192:	4313      	orrs	r3, r2
 800c194:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	f003 0301 	and.w	r3, r3, #1
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d044      	beq.n	800c22c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	685b      	ldr	r3, [r3, #4]
 800c1a6:	2b01      	cmp	r3, #1
 800c1a8:	d107      	bne.n	800c1ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c1aa:	4b47      	ldr	r3, [pc, #284]	; (800c2c8 <HAL_RCC_ClockConfig+0x1bc>)
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d119      	bne.n	800c1ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c1b6:	2301      	movs	r3, #1
 800c1b8:	e07f      	b.n	800c2ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	685b      	ldr	r3, [r3, #4]
 800c1be:	2b02      	cmp	r3, #2
 800c1c0:	d003      	beq.n	800c1ca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800c1c6:	2b03      	cmp	r3, #3
 800c1c8:	d107      	bne.n	800c1da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c1ca:	4b3f      	ldr	r3, [pc, #252]	; (800c2c8 <HAL_RCC_ClockConfig+0x1bc>)
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d109      	bne.n	800c1ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c1d6:	2301      	movs	r3, #1
 800c1d8:	e06f      	b.n	800c2ba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c1da:	4b3b      	ldr	r3, [pc, #236]	; (800c2c8 <HAL_RCC_ClockConfig+0x1bc>)
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	f003 0302 	and.w	r3, r3, #2
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d101      	bne.n	800c1ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c1e6:	2301      	movs	r3, #1
 800c1e8:	e067      	b.n	800c2ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800c1ea:	4b37      	ldr	r3, [pc, #220]	; (800c2c8 <HAL_RCC_ClockConfig+0x1bc>)
 800c1ec:	689b      	ldr	r3, [r3, #8]
 800c1ee:	f023 0203 	bic.w	r2, r3, #3
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	685b      	ldr	r3, [r3, #4]
 800c1f6:	4934      	ldr	r1, [pc, #208]	; (800c2c8 <HAL_RCC_ClockConfig+0x1bc>)
 800c1f8:	4313      	orrs	r3, r2
 800c1fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800c1fc:	f7fd fcd8 	bl	8009bb0 <HAL_GetTick>
 800c200:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c202:	e00a      	b.n	800c21a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c204:	f7fd fcd4 	bl	8009bb0 <HAL_GetTick>
 800c208:	4602      	mov	r2, r0
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	1ad3      	subs	r3, r2, r3
 800c20e:	f241 3288 	movw	r2, #5000	; 0x1388
 800c212:	4293      	cmp	r3, r2
 800c214:	d901      	bls.n	800c21a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800c216:	2303      	movs	r3, #3
 800c218:	e04f      	b.n	800c2ba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c21a:	4b2b      	ldr	r3, [pc, #172]	; (800c2c8 <HAL_RCC_ClockConfig+0x1bc>)
 800c21c:	689b      	ldr	r3, [r3, #8]
 800c21e:	f003 020c 	and.w	r2, r3, #12
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	685b      	ldr	r3, [r3, #4]
 800c226:	009b      	lsls	r3, r3, #2
 800c228:	429a      	cmp	r2, r3
 800c22a:	d1eb      	bne.n	800c204 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800c22c:	4b25      	ldr	r3, [pc, #148]	; (800c2c4 <HAL_RCC_ClockConfig+0x1b8>)
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	f003 030f 	and.w	r3, r3, #15
 800c234:	683a      	ldr	r2, [r7, #0]
 800c236:	429a      	cmp	r2, r3
 800c238:	d20c      	bcs.n	800c254 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c23a:	4b22      	ldr	r3, [pc, #136]	; (800c2c4 <HAL_RCC_ClockConfig+0x1b8>)
 800c23c:	683a      	ldr	r2, [r7, #0]
 800c23e:	b2d2      	uxtb	r2, r2
 800c240:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c242:	4b20      	ldr	r3, [pc, #128]	; (800c2c4 <HAL_RCC_ClockConfig+0x1b8>)
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	f003 030f 	and.w	r3, r3, #15
 800c24a:	683a      	ldr	r2, [r7, #0]
 800c24c:	429a      	cmp	r2, r3
 800c24e:	d001      	beq.n	800c254 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800c250:	2301      	movs	r3, #1
 800c252:	e032      	b.n	800c2ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	f003 0304 	and.w	r3, r3, #4
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d008      	beq.n	800c272 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c260:	4b19      	ldr	r3, [pc, #100]	; (800c2c8 <HAL_RCC_ClockConfig+0x1bc>)
 800c262:	689b      	ldr	r3, [r3, #8]
 800c264:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	68db      	ldr	r3, [r3, #12]
 800c26c:	4916      	ldr	r1, [pc, #88]	; (800c2c8 <HAL_RCC_ClockConfig+0x1bc>)
 800c26e:	4313      	orrs	r3, r2
 800c270:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	f003 0308 	and.w	r3, r3, #8
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d009      	beq.n	800c292 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c27e:	4b12      	ldr	r3, [pc, #72]	; (800c2c8 <HAL_RCC_ClockConfig+0x1bc>)
 800c280:	689b      	ldr	r3, [r3, #8]
 800c282:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	691b      	ldr	r3, [r3, #16]
 800c28a:	00db      	lsls	r3, r3, #3
 800c28c:	490e      	ldr	r1, [pc, #56]	; (800c2c8 <HAL_RCC_ClockConfig+0x1bc>)
 800c28e:	4313      	orrs	r3, r2
 800c290:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800c292:	f000 f821 	bl	800c2d8 <HAL_RCC_GetSysClockFreq>
 800c296:	4601      	mov	r1, r0
 800c298:	4b0b      	ldr	r3, [pc, #44]	; (800c2c8 <HAL_RCC_ClockConfig+0x1bc>)
 800c29a:	689b      	ldr	r3, [r3, #8]
 800c29c:	091b      	lsrs	r3, r3, #4
 800c29e:	f003 030f 	and.w	r3, r3, #15
 800c2a2:	4a0a      	ldr	r2, [pc, #40]	; (800c2cc <HAL_RCC_ClockConfig+0x1c0>)
 800c2a4:	5cd3      	ldrb	r3, [r2, r3]
 800c2a6:	fa21 f303 	lsr.w	r3, r1, r3
 800c2aa:	4a09      	ldr	r2, [pc, #36]	; (800c2d0 <HAL_RCC_ClockConfig+0x1c4>)
 800c2ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800c2ae:	4b09      	ldr	r3, [pc, #36]	; (800c2d4 <HAL_RCC_ClockConfig+0x1c8>)
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	4618      	mov	r0, r3
 800c2b4:	f7fd fc38 	bl	8009b28 <HAL_InitTick>

  return HAL_OK;
 800c2b8:	2300      	movs	r3, #0
}
 800c2ba:	4618      	mov	r0, r3
 800c2bc:	3710      	adds	r7, #16
 800c2be:	46bd      	mov	sp, r7
 800c2c0:	bd80      	pop	{r7, pc}
 800c2c2:	bf00      	nop
 800c2c4:	40023c00 	.word	0x40023c00
 800c2c8:	40023800 	.word	0x40023800
 800c2cc:	08018e40 	.word	0x08018e40
 800c2d0:	20000000 	.word	0x20000000
 800c2d4:	20000004 	.word	0x20000004

0800c2d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c2d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c2da:	b085      	sub	sp, #20
 800c2dc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800c2de:	2300      	movs	r3, #0
 800c2e0:	607b      	str	r3, [r7, #4]
 800c2e2:	2300      	movs	r3, #0
 800c2e4:	60fb      	str	r3, [r7, #12]
 800c2e6:	2300      	movs	r3, #0
 800c2e8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800c2ea:	2300      	movs	r3, #0
 800c2ec:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c2ee:	4b63      	ldr	r3, [pc, #396]	; (800c47c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c2f0:	689b      	ldr	r3, [r3, #8]
 800c2f2:	f003 030c 	and.w	r3, r3, #12
 800c2f6:	2b04      	cmp	r3, #4
 800c2f8:	d007      	beq.n	800c30a <HAL_RCC_GetSysClockFreq+0x32>
 800c2fa:	2b08      	cmp	r3, #8
 800c2fc:	d008      	beq.n	800c310 <HAL_RCC_GetSysClockFreq+0x38>
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	f040 80b4 	bne.w	800c46c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800c304:	4b5e      	ldr	r3, [pc, #376]	; (800c480 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800c306:	60bb      	str	r3, [r7, #8]
       break;
 800c308:	e0b3      	b.n	800c472 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800c30a:	4b5d      	ldr	r3, [pc, #372]	; (800c480 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800c30c:	60bb      	str	r3, [r7, #8]
      break;
 800c30e:	e0b0      	b.n	800c472 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800c310:	4b5a      	ldr	r3, [pc, #360]	; (800c47c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c312:	685b      	ldr	r3, [r3, #4]
 800c314:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c318:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800c31a:	4b58      	ldr	r3, [pc, #352]	; (800c47c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c31c:	685b      	ldr	r3, [r3, #4]
 800c31e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c322:	2b00      	cmp	r3, #0
 800c324:	d04a      	beq.n	800c3bc <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c326:	4b55      	ldr	r3, [pc, #340]	; (800c47c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c328:	685b      	ldr	r3, [r3, #4]
 800c32a:	099b      	lsrs	r3, r3, #6
 800c32c:	f04f 0400 	mov.w	r4, #0
 800c330:	f240 11ff 	movw	r1, #511	; 0x1ff
 800c334:	f04f 0200 	mov.w	r2, #0
 800c338:	ea03 0501 	and.w	r5, r3, r1
 800c33c:	ea04 0602 	and.w	r6, r4, r2
 800c340:	4629      	mov	r1, r5
 800c342:	4632      	mov	r2, r6
 800c344:	f04f 0300 	mov.w	r3, #0
 800c348:	f04f 0400 	mov.w	r4, #0
 800c34c:	0154      	lsls	r4, r2, #5
 800c34e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800c352:	014b      	lsls	r3, r1, #5
 800c354:	4619      	mov	r1, r3
 800c356:	4622      	mov	r2, r4
 800c358:	1b49      	subs	r1, r1, r5
 800c35a:	eb62 0206 	sbc.w	r2, r2, r6
 800c35e:	f04f 0300 	mov.w	r3, #0
 800c362:	f04f 0400 	mov.w	r4, #0
 800c366:	0194      	lsls	r4, r2, #6
 800c368:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800c36c:	018b      	lsls	r3, r1, #6
 800c36e:	1a5b      	subs	r3, r3, r1
 800c370:	eb64 0402 	sbc.w	r4, r4, r2
 800c374:	f04f 0100 	mov.w	r1, #0
 800c378:	f04f 0200 	mov.w	r2, #0
 800c37c:	00e2      	lsls	r2, r4, #3
 800c37e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800c382:	00d9      	lsls	r1, r3, #3
 800c384:	460b      	mov	r3, r1
 800c386:	4614      	mov	r4, r2
 800c388:	195b      	adds	r3, r3, r5
 800c38a:	eb44 0406 	adc.w	r4, r4, r6
 800c38e:	f04f 0100 	mov.w	r1, #0
 800c392:	f04f 0200 	mov.w	r2, #0
 800c396:	02a2      	lsls	r2, r4, #10
 800c398:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800c39c:	0299      	lsls	r1, r3, #10
 800c39e:	460b      	mov	r3, r1
 800c3a0:	4614      	mov	r4, r2
 800c3a2:	4618      	mov	r0, r3
 800c3a4:	4621      	mov	r1, r4
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	f04f 0400 	mov.w	r4, #0
 800c3ac:	461a      	mov	r2, r3
 800c3ae:	4623      	mov	r3, r4
 800c3b0:	f7f4 fc82 	bl	8000cb8 <__aeabi_uldivmod>
 800c3b4:	4603      	mov	r3, r0
 800c3b6:	460c      	mov	r4, r1
 800c3b8:	60fb      	str	r3, [r7, #12]
 800c3ba:	e049      	b.n	800c450 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c3bc:	4b2f      	ldr	r3, [pc, #188]	; (800c47c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c3be:	685b      	ldr	r3, [r3, #4]
 800c3c0:	099b      	lsrs	r3, r3, #6
 800c3c2:	f04f 0400 	mov.w	r4, #0
 800c3c6:	f240 11ff 	movw	r1, #511	; 0x1ff
 800c3ca:	f04f 0200 	mov.w	r2, #0
 800c3ce:	ea03 0501 	and.w	r5, r3, r1
 800c3d2:	ea04 0602 	and.w	r6, r4, r2
 800c3d6:	4629      	mov	r1, r5
 800c3d8:	4632      	mov	r2, r6
 800c3da:	f04f 0300 	mov.w	r3, #0
 800c3de:	f04f 0400 	mov.w	r4, #0
 800c3e2:	0154      	lsls	r4, r2, #5
 800c3e4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800c3e8:	014b      	lsls	r3, r1, #5
 800c3ea:	4619      	mov	r1, r3
 800c3ec:	4622      	mov	r2, r4
 800c3ee:	1b49      	subs	r1, r1, r5
 800c3f0:	eb62 0206 	sbc.w	r2, r2, r6
 800c3f4:	f04f 0300 	mov.w	r3, #0
 800c3f8:	f04f 0400 	mov.w	r4, #0
 800c3fc:	0194      	lsls	r4, r2, #6
 800c3fe:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800c402:	018b      	lsls	r3, r1, #6
 800c404:	1a5b      	subs	r3, r3, r1
 800c406:	eb64 0402 	sbc.w	r4, r4, r2
 800c40a:	f04f 0100 	mov.w	r1, #0
 800c40e:	f04f 0200 	mov.w	r2, #0
 800c412:	00e2      	lsls	r2, r4, #3
 800c414:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800c418:	00d9      	lsls	r1, r3, #3
 800c41a:	460b      	mov	r3, r1
 800c41c:	4614      	mov	r4, r2
 800c41e:	195b      	adds	r3, r3, r5
 800c420:	eb44 0406 	adc.w	r4, r4, r6
 800c424:	f04f 0100 	mov.w	r1, #0
 800c428:	f04f 0200 	mov.w	r2, #0
 800c42c:	02a2      	lsls	r2, r4, #10
 800c42e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800c432:	0299      	lsls	r1, r3, #10
 800c434:	460b      	mov	r3, r1
 800c436:	4614      	mov	r4, r2
 800c438:	4618      	mov	r0, r3
 800c43a:	4621      	mov	r1, r4
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	f04f 0400 	mov.w	r4, #0
 800c442:	461a      	mov	r2, r3
 800c444:	4623      	mov	r3, r4
 800c446:	f7f4 fc37 	bl	8000cb8 <__aeabi_uldivmod>
 800c44a:	4603      	mov	r3, r0
 800c44c:	460c      	mov	r4, r1
 800c44e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800c450:	4b0a      	ldr	r3, [pc, #40]	; (800c47c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c452:	685b      	ldr	r3, [r3, #4]
 800c454:	0c1b      	lsrs	r3, r3, #16
 800c456:	f003 0303 	and.w	r3, r3, #3
 800c45a:	3301      	adds	r3, #1
 800c45c:	005b      	lsls	r3, r3, #1
 800c45e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800c460:	68fa      	ldr	r2, [r7, #12]
 800c462:	683b      	ldr	r3, [r7, #0]
 800c464:	fbb2 f3f3 	udiv	r3, r2, r3
 800c468:	60bb      	str	r3, [r7, #8]
      break;
 800c46a:	e002      	b.n	800c472 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800c46c:	4b04      	ldr	r3, [pc, #16]	; (800c480 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800c46e:	60bb      	str	r3, [r7, #8]
      break;
 800c470:	bf00      	nop
    }
  }
  return sysclockfreq;
 800c472:	68bb      	ldr	r3, [r7, #8]
}
 800c474:	4618      	mov	r0, r3
 800c476:	3714      	adds	r7, #20
 800c478:	46bd      	mov	sp, r7
 800c47a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c47c:	40023800 	.word	0x40023800
 800c480:	00f42400 	.word	0x00f42400

0800c484 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c484:	b480      	push	{r7}
 800c486:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c488:	4b03      	ldr	r3, [pc, #12]	; (800c498 <HAL_RCC_GetHCLKFreq+0x14>)
 800c48a:	681b      	ldr	r3, [r3, #0]
}
 800c48c:	4618      	mov	r0, r3
 800c48e:	46bd      	mov	sp, r7
 800c490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c494:	4770      	bx	lr
 800c496:	bf00      	nop
 800c498:	20000000 	.word	0x20000000

0800c49c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c49c:	b580      	push	{r7, lr}
 800c49e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800c4a0:	f7ff fff0 	bl	800c484 <HAL_RCC_GetHCLKFreq>
 800c4a4:	4601      	mov	r1, r0
 800c4a6:	4b05      	ldr	r3, [pc, #20]	; (800c4bc <HAL_RCC_GetPCLK1Freq+0x20>)
 800c4a8:	689b      	ldr	r3, [r3, #8]
 800c4aa:	0a9b      	lsrs	r3, r3, #10
 800c4ac:	f003 0307 	and.w	r3, r3, #7
 800c4b0:	4a03      	ldr	r2, [pc, #12]	; (800c4c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c4b2:	5cd3      	ldrb	r3, [r2, r3]
 800c4b4:	fa21 f303 	lsr.w	r3, r1, r3
}
 800c4b8:	4618      	mov	r0, r3
 800c4ba:	bd80      	pop	{r7, pc}
 800c4bc:	40023800 	.word	0x40023800
 800c4c0:	08018e50 	.word	0x08018e50

0800c4c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c4c4:	b580      	push	{r7, lr}
 800c4c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800c4c8:	f7ff ffdc 	bl	800c484 <HAL_RCC_GetHCLKFreq>
 800c4cc:	4601      	mov	r1, r0
 800c4ce:	4b05      	ldr	r3, [pc, #20]	; (800c4e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 800c4d0:	689b      	ldr	r3, [r3, #8]
 800c4d2:	0b5b      	lsrs	r3, r3, #13
 800c4d4:	f003 0307 	and.w	r3, r3, #7
 800c4d8:	4a03      	ldr	r2, [pc, #12]	; (800c4e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c4da:	5cd3      	ldrb	r3, [r2, r3]
 800c4dc:	fa21 f303 	lsr.w	r3, r1, r3
}
 800c4e0:	4618      	mov	r0, r3
 800c4e2:	bd80      	pop	{r7, pc}
 800c4e4:	40023800 	.word	0x40023800
 800c4e8:	08018e50 	.word	0x08018e50

0800c4ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c4ec:	b580      	push	{r7, lr}
 800c4ee:	b088      	sub	sp, #32
 800c4f0:	af00      	add	r7, sp, #0
 800c4f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c4f4:	2300      	movs	r3, #0
 800c4f6:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 800c4f8:	2300      	movs	r3, #0
 800c4fa:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 800c4fc:	2300      	movs	r3, #0
 800c4fe:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 800c500:	2300      	movs	r3, #0
 800c502:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 800c504:	2300      	movs	r3, #0
 800c506:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c510:	2b00      	cmp	r3, #0
 800c512:	d00a      	beq.n	800c52a <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800c514:	4b66      	ldr	r3, [pc, #408]	; (800c6b0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c516:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c51a:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c522:	4963      	ldr	r1, [pc, #396]	; (800c6b0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c524:	4313      	orrs	r3, r2
 800c526:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c532:	2b00      	cmp	r3, #0
 800c534:	d00a      	beq.n	800c54c <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800c536:	4b5e      	ldr	r3, [pc, #376]	; (800c6b0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c538:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c53c:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c544:	495a      	ldr	r1, [pc, #360]	; (800c6b0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c546:	4313      	orrs	r3, r2
 800c548:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	f003 0301 	and.w	r3, r3, #1
 800c554:	2b00      	cmp	r3, #0
 800c556:	d10b      	bne.n	800c570 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800c560:	2b00      	cmp	r3, #0
 800c562:	d105      	bne.n	800c570 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d075      	beq.n	800c65c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800c570:	4b50      	ldr	r3, [pc, #320]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800c572:	2200      	movs	r2, #0
 800c574:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c576:	f7fd fb1b 	bl	8009bb0 <HAL_GetTick>
 800c57a:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c57c:	e008      	b.n	800c590 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800c57e:	f7fd fb17 	bl	8009bb0 <HAL_GetTick>
 800c582:	4602      	mov	r2, r0
 800c584:	69fb      	ldr	r3, [r7, #28]
 800c586:	1ad3      	subs	r3, r2, r3
 800c588:	2b02      	cmp	r3, #2
 800c58a:	d901      	bls.n	800c590 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c58c:	2303      	movs	r3, #3
 800c58e:	e1dc      	b.n	800c94a <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c590:	4b47      	ldr	r3, [pc, #284]	; (800c6b0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d1f0      	bne.n	800c57e <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	f003 0301 	and.w	r3, r3, #1
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d009      	beq.n	800c5bc <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	685b      	ldr	r3, [r3, #4]
 800c5ac:	019a      	lsls	r2, r3, #6
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	689b      	ldr	r3, [r3, #8]
 800c5b2:	071b      	lsls	r3, r3, #28
 800c5b4:	493e      	ldr	r1, [pc, #248]	; (800c6b0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c5b6:	4313      	orrs	r3, r2
 800c5b8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	f003 0302 	and.w	r3, r3, #2
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d01f      	beq.n	800c608 <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800c5c8:	4b39      	ldr	r3, [pc, #228]	; (800c6b0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c5ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c5ce:	0f1b      	lsrs	r3, r3, #28
 800c5d0:	f003 0307 	and.w	r3, r3, #7
 800c5d4:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	685b      	ldr	r3, [r3, #4]
 800c5da:	019a      	lsls	r2, r3, #6
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	68db      	ldr	r3, [r3, #12]
 800c5e0:	061b      	lsls	r3, r3, #24
 800c5e2:	431a      	orrs	r2, r3
 800c5e4:	69bb      	ldr	r3, [r7, #24]
 800c5e6:	071b      	lsls	r3, r3, #28
 800c5e8:	4931      	ldr	r1, [pc, #196]	; (800c6b0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c5ea:	4313      	orrs	r3, r2
 800c5ec:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800c5f0:	4b2f      	ldr	r3, [pc, #188]	; (800c6b0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c5f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c5f6:	f023 021f 	bic.w	r2, r3, #31
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	6a1b      	ldr	r3, [r3, #32]
 800c5fe:	3b01      	subs	r3, #1
 800c600:	492b      	ldr	r1, [pc, #172]	; (800c6b0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c602:	4313      	orrs	r3, r2
 800c604:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c610:	2b00      	cmp	r3, #0
 800c612:	d00d      	beq.n	800c630 <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	685b      	ldr	r3, [r3, #4]
 800c618:	019a      	lsls	r2, r3, #6
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	68db      	ldr	r3, [r3, #12]
 800c61e:	061b      	lsls	r3, r3, #24
 800c620:	431a      	orrs	r2, r3
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	689b      	ldr	r3, [r3, #8]
 800c626:	071b      	lsls	r3, r3, #28
 800c628:	4921      	ldr	r1, [pc, #132]	; (800c6b0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c62a:	4313      	orrs	r3, r2
 800c62c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800c630:	4b20      	ldr	r3, [pc, #128]	; (800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800c632:	2201      	movs	r2, #1
 800c634:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c636:	f7fd fabb 	bl	8009bb0 <HAL_GetTick>
 800c63a:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c63c:	e008      	b.n	800c650 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800c63e:	f7fd fab7 	bl	8009bb0 <HAL_GetTick>
 800c642:	4602      	mov	r2, r0
 800c644:	69fb      	ldr	r3, [r7, #28]
 800c646:	1ad3      	subs	r3, r2, r3
 800c648:	2b02      	cmp	r3, #2
 800c64a:	d901      	bls.n	800c650 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c64c:	2303      	movs	r3, #3
 800c64e:	e17c      	b.n	800c94a <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c650:	4b17      	ldr	r3, [pc, #92]	; (800c6b0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d0f0      	beq.n	800c63e <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	f003 0304 	and.w	r3, r3, #4
 800c664:	2b00      	cmp	r3, #0
 800c666:	d112      	bne.n	800c68e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800c670:	2b00      	cmp	r3, #0
 800c672:	d10c      	bne.n	800c68e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	f003 0380 	and.w	r3, r3, #128	; 0x80
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	f000 80ce 	beq.w	800c81e <HAL_RCCEx_PeriphCLKConfig+0x332>
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800c686:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c68a:	f040 80c8 	bne.w	800c81e <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800c68e:	4b0a      	ldr	r3, [pc, #40]	; (800c6b8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800c690:	2200      	movs	r2, #0
 800c692:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c694:	f7fd fa8c 	bl	8009bb0 <HAL_GetTick>
 800c698:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c69a:	e00f      	b.n	800c6bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800c69c:	f7fd fa88 	bl	8009bb0 <HAL_GetTick>
 800c6a0:	4602      	mov	r2, r0
 800c6a2:	69fb      	ldr	r3, [r7, #28]
 800c6a4:	1ad3      	subs	r3, r2, r3
 800c6a6:	2b02      	cmp	r3, #2
 800c6a8:	d908      	bls.n	800c6bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c6aa:	2303      	movs	r3, #3
 800c6ac:	e14d      	b.n	800c94a <HAL_RCCEx_PeriphCLKConfig+0x45e>
 800c6ae:	bf00      	nop
 800c6b0:	40023800 	.word	0x40023800
 800c6b4:	42470068 	.word	0x42470068
 800c6b8:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c6bc:	4ba5      	ldr	r3, [pc, #660]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c6c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c6c8:	d0e8      	beq.n	800c69c <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	f003 0304 	and.w	r3, r3, #4
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d02e      	beq.n	800c734 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800c6d6:	4b9f      	ldr	r3, [pc, #636]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c6d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c6dc:	0c1b      	lsrs	r3, r3, #16
 800c6de:	f003 0303 	and.w	r3, r3, #3
 800c6e2:	3301      	adds	r3, #1
 800c6e4:	005b      	lsls	r3, r3, #1
 800c6e6:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c6e8:	4b9a      	ldr	r3, [pc, #616]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c6ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c6ee:	0f1b      	lsrs	r3, r3, #28
 800c6f0:	f003 0307 	and.w	r3, r3, #7
 800c6f4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	691b      	ldr	r3, [r3, #16]
 800c6fa:	019a      	lsls	r2, r3, #6
 800c6fc:	697b      	ldr	r3, [r7, #20]
 800c6fe:	085b      	lsrs	r3, r3, #1
 800c700:	3b01      	subs	r3, #1
 800c702:	041b      	lsls	r3, r3, #16
 800c704:	431a      	orrs	r2, r3
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	699b      	ldr	r3, [r3, #24]
 800c70a:	061b      	lsls	r3, r3, #24
 800c70c:	431a      	orrs	r2, r3
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	071b      	lsls	r3, r3, #28
 800c712:	4990      	ldr	r1, [pc, #576]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c714:	4313      	orrs	r3, r2
 800c716:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800c71a:	4b8e      	ldr	r3, [pc, #568]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c71c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c720:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c728:	3b01      	subs	r3, #1
 800c72a:	021b      	lsls	r3, r3, #8
 800c72c:	4989      	ldr	r1, [pc, #548]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c72e:	4313      	orrs	r3, r2
 800c730:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	f003 0308 	and.w	r3, r3, #8
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d02c      	beq.n	800c79a <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800c740:	4b84      	ldr	r3, [pc, #528]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c742:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c746:	0c1b      	lsrs	r3, r3, #16
 800c748:	f003 0303 	and.w	r3, r3, #3
 800c74c:	3301      	adds	r3, #1
 800c74e:	005b      	lsls	r3, r3, #1
 800c750:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c752:	4b80      	ldr	r3, [pc, #512]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c754:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c758:	0e1b      	lsrs	r3, r3, #24
 800c75a:	f003 030f 	and.w	r3, r3, #15
 800c75e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	691b      	ldr	r3, [r3, #16]
 800c764:	019a      	lsls	r2, r3, #6
 800c766:	697b      	ldr	r3, [r7, #20]
 800c768:	085b      	lsrs	r3, r3, #1
 800c76a:	3b01      	subs	r3, #1
 800c76c:	041b      	lsls	r3, r3, #16
 800c76e:	431a      	orrs	r2, r3
 800c770:	693b      	ldr	r3, [r7, #16]
 800c772:	061b      	lsls	r3, r3, #24
 800c774:	431a      	orrs	r2, r3
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	69db      	ldr	r3, [r3, #28]
 800c77a:	071b      	lsls	r3, r3, #28
 800c77c:	4975      	ldr	r1, [pc, #468]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c77e:	4313      	orrs	r3, r2
 800c780:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800c784:	4b73      	ldr	r3, [pc, #460]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c786:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c78a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c792:	4970      	ldr	r1, [pc, #448]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c794:	4313      	orrs	r3, r2
 800c796:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d024      	beq.n	800c7f0 <HAL_RCCEx_PeriphCLKConfig+0x304>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800c7aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c7ae:	d11f      	bne.n	800c7f0 <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c7b0:	4b68      	ldr	r3, [pc, #416]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c7b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c7b6:	0e1b      	lsrs	r3, r3, #24
 800c7b8:	f003 030f 	and.w	r3, r3, #15
 800c7bc:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c7be:	4b65      	ldr	r3, [pc, #404]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c7c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c7c4:	0f1b      	lsrs	r3, r3, #28
 800c7c6:	f003 0307 	and.w	r3, r3, #7
 800c7ca:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	691b      	ldr	r3, [r3, #16]
 800c7d0:	019a      	lsls	r2, r3, #6
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	695b      	ldr	r3, [r3, #20]
 800c7d6:	085b      	lsrs	r3, r3, #1
 800c7d8:	3b01      	subs	r3, #1
 800c7da:	041b      	lsls	r3, r3, #16
 800c7dc:	431a      	orrs	r2, r3
 800c7de:	693b      	ldr	r3, [r7, #16]
 800c7e0:	061b      	lsls	r3, r3, #24
 800c7e2:	431a      	orrs	r2, r3
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	071b      	lsls	r3, r3, #28
 800c7e8:	495a      	ldr	r1, [pc, #360]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c7ea:	4313      	orrs	r3, r2
 800c7ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800c7f0:	4b59      	ldr	r3, [pc, #356]	; (800c958 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800c7f2:	2201      	movs	r2, #1
 800c7f4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c7f6:	f7fd f9db 	bl	8009bb0 <HAL_GetTick>
 800c7fa:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c7fc:	e008      	b.n	800c810 <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800c7fe:	f7fd f9d7 	bl	8009bb0 <HAL_GetTick>
 800c802:	4602      	mov	r2, r0
 800c804:	69fb      	ldr	r3, [r7, #28]
 800c806:	1ad3      	subs	r3, r2, r3
 800c808:	2b02      	cmp	r3, #2
 800c80a:	d901      	bls.n	800c810 <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c80c:	2303      	movs	r3, #3
 800c80e:	e09c      	b.n	800c94a <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c810:	4b50      	ldr	r3, [pc, #320]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c818:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c81c:	d1ef      	bne.n	800c7fe <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	f003 0320 	and.w	r3, r3, #32
 800c826:	2b00      	cmp	r3, #0
 800c828:	f000 8083 	beq.w	800c932 <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800c82c:	2300      	movs	r3, #0
 800c82e:	60bb      	str	r3, [r7, #8]
 800c830:	4b48      	ldr	r3, [pc, #288]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c834:	4a47      	ldr	r2, [pc, #284]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c836:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c83a:	6413      	str	r3, [r2, #64]	; 0x40
 800c83c:	4b45      	ldr	r3, [pc, #276]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c83e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c840:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c844:	60bb      	str	r3, [r7, #8]
 800c846:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800c848:	4b44      	ldr	r3, [pc, #272]	; (800c95c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	4a43      	ldr	r2, [pc, #268]	; (800c95c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800c84e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c852:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c854:	f7fd f9ac 	bl	8009bb0 <HAL_GetTick>
 800c858:	61f8      	str	r0, [r7, #28]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800c85a:	e008      	b.n	800c86e <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800c85c:	f7fd f9a8 	bl	8009bb0 <HAL_GetTick>
 800c860:	4602      	mov	r2, r0
 800c862:	69fb      	ldr	r3, [r7, #28]
 800c864:	1ad3      	subs	r3, r2, r3
 800c866:	2b02      	cmp	r3, #2
 800c868:	d901      	bls.n	800c86e <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 800c86a:	2303      	movs	r3, #3
 800c86c:	e06d      	b.n	800c94a <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800c86e:	4b3b      	ldr	r3, [pc, #236]	; (800c95c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c876:	2b00      	cmp	r3, #0
 800c878:	d0f0      	beq.n	800c85c <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800c87a:	4b36      	ldr	r3, [pc, #216]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c87c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c87e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c882:	61bb      	str	r3, [r7, #24]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800c884:	69bb      	ldr	r3, [r7, #24]
 800c886:	2b00      	cmp	r3, #0
 800c888:	d02f      	beq.n	800c8ea <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c88e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c892:	69ba      	ldr	r2, [r7, #24]
 800c894:	429a      	cmp	r2, r3
 800c896:	d028      	beq.n	800c8ea <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c898:	4b2e      	ldr	r3, [pc, #184]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c89a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c89c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c8a0:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800c8a2:	4b2f      	ldr	r3, [pc, #188]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800c8a4:	2201      	movs	r2, #1
 800c8a6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800c8a8:	4b2d      	ldr	r3, [pc, #180]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800c8aa:	2200      	movs	r2, #0
 800c8ac:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800c8ae:	4a29      	ldr	r2, [pc, #164]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c8b0:	69bb      	ldr	r3, [r7, #24]
 800c8b2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800c8b4:	4b27      	ldr	r3, [pc, #156]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c8b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c8b8:	f003 0301 	and.w	r3, r3, #1
 800c8bc:	2b01      	cmp	r3, #1
 800c8be:	d114      	bne.n	800c8ea <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800c8c0:	f7fd f976 	bl	8009bb0 <HAL_GetTick>
 800c8c4:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c8c6:	e00a      	b.n	800c8de <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800c8c8:	f7fd f972 	bl	8009bb0 <HAL_GetTick>
 800c8cc:	4602      	mov	r2, r0
 800c8ce:	69fb      	ldr	r3, [r7, #28]
 800c8d0:	1ad3      	subs	r3, r2, r3
 800c8d2:	f241 3288 	movw	r2, #5000	; 0x1388
 800c8d6:	4293      	cmp	r3, r2
 800c8d8:	d901      	bls.n	800c8de <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 800c8da:	2303      	movs	r3, #3
 800c8dc:	e035      	b.n	800c94a <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c8de:	4b1d      	ldr	r3, [pc, #116]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c8e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c8e2:	f003 0302 	and.w	r3, r3, #2
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d0ee      	beq.n	800c8c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c8f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c8f6:	d10d      	bne.n	800c914 <HAL_RCCEx_PeriphCLKConfig+0x428>
 800c8f8:	4b16      	ldr	r3, [pc, #88]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c8fa:	689b      	ldr	r3, [r3, #8]
 800c8fc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c904:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800c908:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c90c:	4911      	ldr	r1, [pc, #68]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c90e:	4313      	orrs	r3, r2
 800c910:	608b      	str	r3, [r1, #8]
 800c912:	e005      	b.n	800c920 <HAL_RCCEx_PeriphCLKConfig+0x434>
 800c914:	4b0f      	ldr	r3, [pc, #60]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c916:	689b      	ldr	r3, [r3, #8]
 800c918:	4a0e      	ldr	r2, [pc, #56]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c91a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800c91e:	6093      	str	r3, [r2, #8]
 800c920:	4b0c      	ldr	r3, [pc, #48]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c922:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c928:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c92c:	4909      	ldr	r1, [pc, #36]	; (800c954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c92e:	4313      	orrs	r3, r2
 800c930:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	f003 0310 	and.w	r3, r3, #16
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d004      	beq.n	800c948 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800c944:	4b07      	ldr	r3, [pc, #28]	; (800c964 <HAL_RCCEx_PeriphCLKConfig+0x478>)
 800c946:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800c948:	2300      	movs	r3, #0
}
 800c94a:	4618      	mov	r0, r3
 800c94c:	3720      	adds	r7, #32
 800c94e:	46bd      	mov	sp, r7
 800c950:	bd80      	pop	{r7, pc}
 800c952:	bf00      	nop
 800c954:	40023800 	.word	0x40023800
 800c958:	42470070 	.word	0x42470070
 800c95c:	40007000 	.word	0x40007000
 800c960:	42470e40 	.word	0x42470e40
 800c964:	424711e0 	.word	0x424711e0

0800c968 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c968:	b580      	push	{r7, lr}
 800c96a:	b086      	sub	sp, #24
 800c96c:	af00      	add	r7, sp, #0
 800c96e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c970:	2300      	movs	r3, #0
 800c972:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	f003 0301 	and.w	r3, r3, #1
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d075      	beq.n	800ca6c <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800c980:	4ba2      	ldr	r3, [pc, #648]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800c982:	689b      	ldr	r3, [r3, #8]
 800c984:	f003 030c 	and.w	r3, r3, #12
 800c988:	2b04      	cmp	r3, #4
 800c98a:	d00c      	beq.n	800c9a6 <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c98c:	4b9f      	ldr	r3, [pc, #636]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800c98e:	689b      	ldr	r3, [r3, #8]
 800c990:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800c994:	2b08      	cmp	r3, #8
 800c996:	d112      	bne.n	800c9be <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c998:	4b9c      	ldr	r3, [pc, #624]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800c99a:	685b      	ldr	r3, [r3, #4]
 800c99c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c9a0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c9a4:	d10b      	bne.n	800c9be <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c9a6:	4b99      	ldr	r3, [pc, #612]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d05b      	beq.n	800ca6a <HAL_RCC_OscConfig+0x102>
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	685b      	ldr	r3, [r3, #4]
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d157      	bne.n	800ca6a <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 800c9ba:	2301      	movs	r3, #1
 800c9bc:	e20b      	b.n	800cdd6 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	685b      	ldr	r3, [r3, #4]
 800c9c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c9c6:	d106      	bne.n	800c9d6 <HAL_RCC_OscConfig+0x6e>
 800c9c8:	4b90      	ldr	r3, [pc, #576]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	4a8f      	ldr	r2, [pc, #572]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800c9ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c9d2:	6013      	str	r3, [r2, #0]
 800c9d4:	e01d      	b.n	800ca12 <HAL_RCC_OscConfig+0xaa>
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	685b      	ldr	r3, [r3, #4]
 800c9da:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c9de:	d10c      	bne.n	800c9fa <HAL_RCC_OscConfig+0x92>
 800c9e0:	4b8a      	ldr	r3, [pc, #552]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	4a89      	ldr	r2, [pc, #548]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800c9e6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800c9ea:	6013      	str	r3, [r2, #0]
 800c9ec:	4b87      	ldr	r3, [pc, #540]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	4a86      	ldr	r2, [pc, #536]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800c9f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c9f6:	6013      	str	r3, [r2, #0]
 800c9f8:	e00b      	b.n	800ca12 <HAL_RCC_OscConfig+0xaa>
 800c9fa:	4b84      	ldr	r3, [pc, #528]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	4a83      	ldr	r2, [pc, #524]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800ca00:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ca04:	6013      	str	r3, [r2, #0]
 800ca06:	4b81      	ldr	r3, [pc, #516]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	4a80      	ldr	r2, [pc, #512]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800ca0c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ca10:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	685b      	ldr	r3, [r3, #4]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d013      	beq.n	800ca42 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ca1a:	f7fd f8c9 	bl	8009bb0 <HAL_GetTick>
 800ca1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ca20:	e008      	b.n	800ca34 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800ca22:	f7fd f8c5 	bl	8009bb0 <HAL_GetTick>
 800ca26:	4602      	mov	r2, r0
 800ca28:	693b      	ldr	r3, [r7, #16]
 800ca2a:	1ad3      	subs	r3, r2, r3
 800ca2c:	2b64      	cmp	r3, #100	; 0x64
 800ca2e:	d901      	bls.n	800ca34 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 800ca30:	2303      	movs	r3, #3
 800ca32:	e1d0      	b.n	800cdd6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ca34:	4b75      	ldr	r3, [pc, #468]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d0f0      	beq.n	800ca22 <HAL_RCC_OscConfig+0xba>
 800ca40:	e014      	b.n	800ca6c <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ca42:	f7fd f8b5 	bl	8009bb0 <HAL_GetTick>
 800ca46:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ca48:	e008      	b.n	800ca5c <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800ca4a:	f7fd f8b1 	bl	8009bb0 <HAL_GetTick>
 800ca4e:	4602      	mov	r2, r0
 800ca50:	693b      	ldr	r3, [r7, #16]
 800ca52:	1ad3      	subs	r3, r2, r3
 800ca54:	2b64      	cmp	r3, #100	; 0x64
 800ca56:	d901      	bls.n	800ca5c <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 800ca58:	2303      	movs	r3, #3
 800ca5a:	e1bc      	b.n	800cdd6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ca5c:	4b6b      	ldr	r3, [pc, #428]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d1f0      	bne.n	800ca4a <HAL_RCC_OscConfig+0xe2>
 800ca68:	e000      	b.n	800ca6c <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ca6a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	f003 0302 	and.w	r3, r3, #2
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d063      	beq.n	800cb40 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800ca78:	4b64      	ldr	r3, [pc, #400]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800ca7a:	689b      	ldr	r3, [r3, #8]
 800ca7c:	f003 030c 	and.w	r3, r3, #12
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d00b      	beq.n	800ca9c <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ca84:	4b61      	ldr	r3, [pc, #388]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800ca86:	689b      	ldr	r3, [r3, #8]
 800ca88:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800ca8c:	2b08      	cmp	r3, #8
 800ca8e:	d11c      	bne.n	800caca <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ca90:	4b5e      	ldr	r3, [pc, #376]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800ca92:	685b      	ldr	r3, [r3, #4]
 800ca94:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d116      	bne.n	800caca <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ca9c:	4b5b      	ldr	r3, [pc, #364]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	f003 0302 	and.w	r3, r3, #2
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d005      	beq.n	800cab4 <HAL_RCC_OscConfig+0x14c>
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	68db      	ldr	r3, [r3, #12]
 800caac:	2b01      	cmp	r3, #1
 800caae:	d001      	beq.n	800cab4 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 800cab0:	2301      	movs	r3, #1
 800cab2:	e190      	b.n	800cdd6 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cab4:	4b55      	ldr	r3, [pc, #340]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	691b      	ldr	r3, [r3, #16]
 800cac0:	00db      	lsls	r3, r3, #3
 800cac2:	4952      	ldr	r1, [pc, #328]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800cac4:	4313      	orrs	r3, r2
 800cac6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800cac8:	e03a      	b.n	800cb40 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	68db      	ldr	r3, [r3, #12]
 800cace:	2b00      	cmp	r3, #0
 800cad0:	d020      	beq.n	800cb14 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800cad2:	4b4f      	ldr	r3, [pc, #316]	; (800cc10 <HAL_RCC_OscConfig+0x2a8>)
 800cad4:	2201      	movs	r2, #1
 800cad6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cad8:	f7fd f86a 	bl	8009bb0 <HAL_GetTick>
 800cadc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800cade:	e008      	b.n	800caf2 <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800cae0:	f7fd f866 	bl	8009bb0 <HAL_GetTick>
 800cae4:	4602      	mov	r2, r0
 800cae6:	693b      	ldr	r3, [r7, #16]
 800cae8:	1ad3      	subs	r3, r2, r3
 800caea:	2b02      	cmp	r3, #2
 800caec:	d901      	bls.n	800caf2 <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 800caee:	2303      	movs	r3, #3
 800caf0:	e171      	b.n	800cdd6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800caf2:	4b46      	ldr	r3, [pc, #280]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	f003 0302 	and.w	r3, r3, #2
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d0f0      	beq.n	800cae0 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cafe:	4b43      	ldr	r3, [pc, #268]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	691b      	ldr	r3, [r3, #16]
 800cb0a:	00db      	lsls	r3, r3, #3
 800cb0c:	493f      	ldr	r1, [pc, #252]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800cb0e:	4313      	orrs	r3, r2
 800cb10:	600b      	str	r3, [r1, #0]
 800cb12:	e015      	b.n	800cb40 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800cb14:	4b3e      	ldr	r3, [pc, #248]	; (800cc10 <HAL_RCC_OscConfig+0x2a8>)
 800cb16:	2200      	movs	r2, #0
 800cb18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cb1a:	f7fd f849 	bl	8009bb0 <HAL_GetTick>
 800cb1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800cb20:	e008      	b.n	800cb34 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800cb22:	f7fd f845 	bl	8009bb0 <HAL_GetTick>
 800cb26:	4602      	mov	r2, r0
 800cb28:	693b      	ldr	r3, [r7, #16]
 800cb2a:	1ad3      	subs	r3, r2, r3
 800cb2c:	2b02      	cmp	r3, #2
 800cb2e:	d901      	bls.n	800cb34 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800cb30:	2303      	movs	r3, #3
 800cb32:	e150      	b.n	800cdd6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800cb34:	4b35      	ldr	r3, [pc, #212]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	f003 0302 	and.w	r3, r3, #2
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d1f0      	bne.n	800cb22 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	f003 0308 	and.w	r3, r3, #8
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d030      	beq.n	800cbae <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	695b      	ldr	r3, [r3, #20]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d016      	beq.n	800cb82 <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800cb54:	4b2f      	ldr	r3, [pc, #188]	; (800cc14 <HAL_RCC_OscConfig+0x2ac>)
 800cb56:	2201      	movs	r2, #1
 800cb58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cb5a:	f7fd f829 	bl	8009bb0 <HAL_GetTick>
 800cb5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800cb60:	e008      	b.n	800cb74 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800cb62:	f7fd f825 	bl	8009bb0 <HAL_GetTick>
 800cb66:	4602      	mov	r2, r0
 800cb68:	693b      	ldr	r3, [r7, #16]
 800cb6a:	1ad3      	subs	r3, r2, r3
 800cb6c:	2b02      	cmp	r3, #2
 800cb6e:	d901      	bls.n	800cb74 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 800cb70:	2303      	movs	r3, #3
 800cb72:	e130      	b.n	800cdd6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800cb74:	4b25      	ldr	r3, [pc, #148]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800cb76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cb78:	f003 0302 	and.w	r3, r3, #2
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d0f0      	beq.n	800cb62 <HAL_RCC_OscConfig+0x1fa>
 800cb80:	e015      	b.n	800cbae <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800cb82:	4b24      	ldr	r3, [pc, #144]	; (800cc14 <HAL_RCC_OscConfig+0x2ac>)
 800cb84:	2200      	movs	r2, #0
 800cb86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cb88:	f7fd f812 	bl	8009bb0 <HAL_GetTick>
 800cb8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800cb8e:	e008      	b.n	800cba2 <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800cb90:	f7fd f80e 	bl	8009bb0 <HAL_GetTick>
 800cb94:	4602      	mov	r2, r0
 800cb96:	693b      	ldr	r3, [r7, #16]
 800cb98:	1ad3      	subs	r3, r2, r3
 800cb9a:	2b02      	cmp	r3, #2
 800cb9c:	d901      	bls.n	800cba2 <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 800cb9e:	2303      	movs	r3, #3
 800cba0:	e119      	b.n	800cdd6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800cba2:	4b1a      	ldr	r3, [pc, #104]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800cba4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cba6:	f003 0302 	and.w	r3, r3, #2
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d1f0      	bne.n	800cb90 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	f003 0304 	and.w	r3, r3, #4
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	f000 809f 	beq.w	800ccfa <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 800cbbc:	2300      	movs	r3, #0
 800cbbe:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800cbc0:	4b12      	ldr	r3, [pc, #72]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800cbc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d10f      	bne.n	800cbec <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800cbcc:	2300      	movs	r3, #0
 800cbce:	60fb      	str	r3, [r7, #12]
 800cbd0:	4b0e      	ldr	r3, [pc, #56]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800cbd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbd4:	4a0d      	ldr	r2, [pc, #52]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800cbd6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cbda:	6413      	str	r3, [r2, #64]	; 0x40
 800cbdc:	4b0b      	ldr	r3, [pc, #44]	; (800cc0c <HAL_RCC_OscConfig+0x2a4>)
 800cbde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbe0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cbe4:	60fb      	str	r3, [r7, #12]
 800cbe6:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800cbe8:	2301      	movs	r3, #1
 800cbea:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cbec:	4b0a      	ldr	r3, [pc, #40]	; (800cc18 <HAL_RCC_OscConfig+0x2b0>)
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d120      	bne.n	800cc3a <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800cbf8:	4b07      	ldr	r3, [pc, #28]	; (800cc18 <HAL_RCC_OscConfig+0x2b0>)
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	4a06      	ldr	r2, [pc, #24]	; (800cc18 <HAL_RCC_OscConfig+0x2b0>)
 800cbfe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cc02:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800cc04:	f7fc ffd4 	bl	8009bb0 <HAL_GetTick>
 800cc08:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cc0a:	e010      	b.n	800cc2e <HAL_RCC_OscConfig+0x2c6>
 800cc0c:	40023800 	.word	0x40023800
 800cc10:	42470000 	.word	0x42470000
 800cc14:	42470e80 	.word	0x42470e80
 800cc18:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cc1c:	f7fc ffc8 	bl	8009bb0 <HAL_GetTick>
 800cc20:	4602      	mov	r2, r0
 800cc22:	693b      	ldr	r3, [r7, #16]
 800cc24:	1ad3      	subs	r3, r2, r3
 800cc26:	2b02      	cmp	r3, #2
 800cc28:	d901      	bls.n	800cc2e <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 800cc2a:	2303      	movs	r3, #3
 800cc2c:	e0d3      	b.n	800cdd6 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cc2e:	4b6c      	ldr	r3, [pc, #432]	; (800cde0 <HAL_RCC_OscConfig+0x478>)
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d0f0      	beq.n	800cc1c <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	689b      	ldr	r3, [r3, #8]
 800cc3e:	2b01      	cmp	r3, #1
 800cc40:	d106      	bne.n	800cc50 <HAL_RCC_OscConfig+0x2e8>
 800cc42:	4b68      	ldr	r3, [pc, #416]	; (800cde4 <HAL_RCC_OscConfig+0x47c>)
 800cc44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cc46:	4a67      	ldr	r2, [pc, #412]	; (800cde4 <HAL_RCC_OscConfig+0x47c>)
 800cc48:	f043 0301 	orr.w	r3, r3, #1
 800cc4c:	6713      	str	r3, [r2, #112]	; 0x70
 800cc4e:	e01c      	b.n	800cc8a <HAL_RCC_OscConfig+0x322>
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	689b      	ldr	r3, [r3, #8]
 800cc54:	2b05      	cmp	r3, #5
 800cc56:	d10c      	bne.n	800cc72 <HAL_RCC_OscConfig+0x30a>
 800cc58:	4b62      	ldr	r3, [pc, #392]	; (800cde4 <HAL_RCC_OscConfig+0x47c>)
 800cc5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cc5c:	4a61      	ldr	r2, [pc, #388]	; (800cde4 <HAL_RCC_OscConfig+0x47c>)
 800cc5e:	f043 0304 	orr.w	r3, r3, #4
 800cc62:	6713      	str	r3, [r2, #112]	; 0x70
 800cc64:	4b5f      	ldr	r3, [pc, #380]	; (800cde4 <HAL_RCC_OscConfig+0x47c>)
 800cc66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cc68:	4a5e      	ldr	r2, [pc, #376]	; (800cde4 <HAL_RCC_OscConfig+0x47c>)
 800cc6a:	f043 0301 	orr.w	r3, r3, #1
 800cc6e:	6713      	str	r3, [r2, #112]	; 0x70
 800cc70:	e00b      	b.n	800cc8a <HAL_RCC_OscConfig+0x322>
 800cc72:	4b5c      	ldr	r3, [pc, #368]	; (800cde4 <HAL_RCC_OscConfig+0x47c>)
 800cc74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cc76:	4a5b      	ldr	r2, [pc, #364]	; (800cde4 <HAL_RCC_OscConfig+0x47c>)
 800cc78:	f023 0301 	bic.w	r3, r3, #1
 800cc7c:	6713      	str	r3, [r2, #112]	; 0x70
 800cc7e:	4b59      	ldr	r3, [pc, #356]	; (800cde4 <HAL_RCC_OscConfig+0x47c>)
 800cc80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cc82:	4a58      	ldr	r2, [pc, #352]	; (800cde4 <HAL_RCC_OscConfig+0x47c>)
 800cc84:	f023 0304 	bic.w	r3, r3, #4
 800cc88:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	689b      	ldr	r3, [r3, #8]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d015      	beq.n	800ccbe <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cc92:	f7fc ff8d 	bl	8009bb0 <HAL_GetTick>
 800cc96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cc98:	e00a      	b.n	800ccb0 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800cc9a:	f7fc ff89 	bl	8009bb0 <HAL_GetTick>
 800cc9e:	4602      	mov	r2, r0
 800cca0:	693b      	ldr	r3, [r7, #16]
 800cca2:	1ad3      	subs	r3, r2, r3
 800cca4:	f241 3288 	movw	r2, #5000	; 0x1388
 800cca8:	4293      	cmp	r3, r2
 800ccaa:	d901      	bls.n	800ccb0 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 800ccac:	2303      	movs	r3, #3
 800ccae:	e092      	b.n	800cdd6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ccb0:	4b4c      	ldr	r3, [pc, #304]	; (800cde4 <HAL_RCC_OscConfig+0x47c>)
 800ccb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ccb4:	f003 0302 	and.w	r3, r3, #2
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d0ee      	beq.n	800cc9a <HAL_RCC_OscConfig+0x332>
 800ccbc:	e014      	b.n	800cce8 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ccbe:	f7fc ff77 	bl	8009bb0 <HAL_GetTick>
 800ccc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800ccc4:	e00a      	b.n	800ccdc <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800ccc6:	f7fc ff73 	bl	8009bb0 <HAL_GetTick>
 800ccca:	4602      	mov	r2, r0
 800cccc:	693b      	ldr	r3, [r7, #16]
 800ccce:	1ad3      	subs	r3, r2, r3
 800ccd0:	f241 3288 	movw	r2, #5000	; 0x1388
 800ccd4:	4293      	cmp	r3, r2
 800ccd6:	d901      	bls.n	800ccdc <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 800ccd8:	2303      	movs	r3, #3
 800ccda:	e07c      	b.n	800cdd6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800ccdc:	4b41      	ldr	r3, [pc, #260]	; (800cde4 <HAL_RCC_OscConfig+0x47c>)
 800ccde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cce0:	f003 0302 	and.w	r3, r3, #2
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d1ee      	bne.n	800ccc6 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800cce8:	7dfb      	ldrb	r3, [r7, #23]
 800ccea:	2b01      	cmp	r3, #1
 800ccec:	d105      	bne.n	800ccfa <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ccee:	4b3d      	ldr	r3, [pc, #244]	; (800cde4 <HAL_RCC_OscConfig+0x47c>)
 800ccf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ccf2:	4a3c      	ldr	r2, [pc, #240]	; (800cde4 <HAL_RCC_OscConfig+0x47c>)
 800ccf4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ccf8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	699b      	ldr	r3, [r3, #24]
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d068      	beq.n	800cdd4 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800cd02:	4b38      	ldr	r3, [pc, #224]	; (800cde4 <HAL_RCC_OscConfig+0x47c>)
 800cd04:	689b      	ldr	r3, [r3, #8]
 800cd06:	f003 030c 	and.w	r3, r3, #12
 800cd0a:	2b08      	cmp	r3, #8
 800cd0c:	d060      	beq.n	800cdd0 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	699b      	ldr	r3, [r3, #24]
 800cd12:	2b02      	cmp	r3, #2
 800cd14:	d145      	bne.n	800cda2 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cd16:	4b34      	ldr	r3, [pc, #208]	; (800cde8 <HAL_RCC_OscConfig+0x480>)
 800cd18:	2200      	movs	r2, #0
 800cd1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cd1c:	f7fc ff48 	bl	8009bb0 <HAL_GetTick>
 800cd20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cd22:	e008      	b.n	800cd36 <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800cd24:	f7fc ff44 	bl	8009bb0 <HAL_GetTick>
 800cd28:	4602      	mov	r2, r0
 800cd2a:	693b      	ldr	r3, [r7, #16]
 800cd2c:	1ad3      	subs	r3, r2, r3
 800cd2e:	2b02      	cmp	r3, #2
 800cd30:	d901      	bls.n	800cd36 <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 800cd32:	2303      	movs	r3, #3
 800cd34:	e04f      	b.n	800cdd6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cd36:	4b2b      	ldr	r3, [pc, #172]	; (800cde4 <HAL_RCC_OscConfig+0x47c>)
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	d1f0      	bne.n	800cd24 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	69da      	ldr	r2, [r3, #28]
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	6a1b      	ldr	r3, [r3, #32]
 800cd4a:	431a      	orrs	r2, r3
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd50:	019b      	lsls	r3, r3, #6
 800cd52:	431a      	orrs	r2, r3
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cd58:	085b      	lsrs	r3, r3, #1
 800cd5a:	3b01      	subs	r3, #1
 800cd5c:	041b      	lsls	r3, r3, #16
 800cd5e:	431a      	orrs	r2, r3
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd64:	061b      	lsls	r3, r3, #24
 800cd66:	431a      	orrs	r2, r3
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd6c:	071b      	lsls	r3, r3, #28
 800cd6e:	491d      	ldr	r1, [pc, #116]	; (800cde4 <HAL_RCC_OscConfig+0x47c>)
 800cd70:	4313      	orrs	r3, r2
 800cd72:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800cd74:	4b1c      	ldr	r3, [pc, #112]	; (800cde8 <HAL_RCC_OscConfig+0x480>)
 800cd76:	2201      	movs	r2, #1
 800cd78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cd7a:	f7fc ff19 	bl	8009bb0 <HAL_GetTick>
 800cd7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800cd80:	e008      	b.n	800cd94 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800cd82:	f7fc ff15 	bl	8009bb0 <HAL_GetTick>
 800cd86:	4602      	mov	r2, r0
 800cd88:	693b      	ldr	r3, [r7, #16]
 800cd8a:	1ad3      	subs	r3, r2, r3
 800cd8c:	2b02      	cmp	r3, #2
 800cd8e:	d901      	bls.n	800cd94 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800cd90:	2303      	movs	r3, #3
 800cd92:	e020      	b.n	800cdd6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800cd94:	4b13      	ldr	r3, [pc, #76]	; (800cde4 <HAL_RCC_OscConfig+0x47c>)
 800cd96:	681b      	ldr	r3, [r3, #0]
 800cd98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d0f0      	beq.n	800cd82 <HAL_RCC_OscConfig+0x41a>
 800cda0:	e018      	b.n	800cdd4 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cda2:	4b11      	ldr	r3, [pc, #68]	; (800cde8 <HAL_RCC_OscConfig+0x480>)
 800cda4:	2200      	movs	r2, #0
 800cda6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cda8:	f7fc ff02 	bl	8009bb0 <HAL_GetTick>
 800cdac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cdae:	e008      	b.n	800cdc2 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800cdb0:	f7fc fefe 	bl	8009bb0 <HAL_GetTick>
 800cdb4:	4602      	mov	r2, r0
 800cdb6:	693b      	ldr	r3, [r7, #16]
 800cdb8:	1ad3      	subs	r3, r2, r3
 800cdba:	2b02      	cmp	r3, #2
 800cdbc:	d901      	bls.n	800cdc2 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800cdbe:	2303      	movs	r3, #3
 800cdc0:	e009      	b.n	800cdd6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cdc2:	4b08      	ldr	r3, [pc, #32]	; (800cde4 <HAL_RCC_OscConfig+0x47c>)
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d1f0      	bne.n	800cdb0 <HAL_RCC_OscConfig+0x448>
 800cdce:	e001      	b.n	800cdd4 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800cdd0:	2301      	movs	r3, #1
 800cdd2:	e000      	b.n	800cdd6 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800cdd4:	2300      	movs	r3, #0
}
 800cdd6:	4618      	mov	r0, r3
 800cdd8:	3718      	adds	r7, #24
 800cdda:	46bd      	mov	sp, r7
 800cddc:	bd80      	pop	{r7, pc}
 800cdde:	bf00      	nop
 800cde0:	40007000 	.word	0x40007000
 800cde4:	40023800 	.word	0x40023800
 800cde8:	42470060 	.word	0x42470060

0800cdec <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800cdec:	b580      	push	{r7, lr}
 800cdee:	b082      	sub	sp, #8
 800cdf0:	af00      	add	r7, sp, #0
 800cdf2:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d101      	bne.n	800cdfe <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800cdfa:	2301      	movs	r3, #1
 800cdfc:	e022      	b.n	800ce44 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ce04:	b2db      	uxtb	r3, r3
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d105      	bne.n	800ce16 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	2200      	movs	r2, #0
 800ce0e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800ce10:	6878      	ldr	r0, [r7, #4]
 800ce12:	f7fa f841 	bl	8006e98 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	2203      	movs	r2, #3
 800ce1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800ce1e:	6878      	ldr	r0, [r7, #4]
 800ce20:	f000 f814 	bl	800ce4c <HAL_SD_InitCard>
 800ce24:	4603      	mov	r3, r0
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d001      	beq.n	800ce2e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800ce2a:	2301      	movs	r3, #1
 800ce2c:	e00a      	b.n	800ce44 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	2200      	movs	r2, #0
 800ce32:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	2200      	movs	r2, #0
 800ce38:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	2201      	movs	r2, #1
 800ce3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800ce42:	2300      	movs	r3, #0
}
 800ce44:	4618      	mov	r0, r3
 800ce46:	3708      	adds	r7, #8
 800ce48:	46bd      	mov	sp, r7
 800ce4a:	bd80      	pop	{r7, pc}

0800ce4c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800ce4c:	b5b0      	push	{r4, r5, r7, lr}
 800ce4e:	b08e      	sub	sp, #56	; 0x38
 800ce50:	af04      	add	r7, sp, #16
 800ce52:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800ce54:	2300      	movs	r3, #0
 800ce56:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800ce58:	2300      	movs	r3, #0
 800ce5a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800ce5c:	2300      	movs	r3, #0
 800ce5e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800ce60:	2300      	movs	r3, #0
 800ce62:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800ce64:	2300      	movs	r3, #0
 800ce66:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800ce68:	2376      	movs	r3, #118	; 0x76
 800ce6a:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	681d      	ldr	r5, [r3, #0]
 800ce70:	466c      	mov	r4, sp
 800ce72:	f107 0314 	add.w	r3, r7, #20
 800ce76:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ce7a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ce7e:	f107 0308 	add.w	r3, r7, #8
 800ce82:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ce84:	4628      	mov	r0, r5
 800ce86:	f003 fa87 	bl	8010398 <SDIO_Init>
 800ce8a:	4603      	mov	r3, r0
 800ce8c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800ce90:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d001      	beq.n	800ce9c <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800ce98:	2301      	movs	r3, #1
 800ce9a:	e031      	b.n	800cf00 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800ce9c:	4b1a      	ldr	r3, [pc, #104]	; (800cf08 <HAL_SD_InitCard+0xbc>)
 800ce9e:	2200      	movs	r2, #0
 800cea0:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	4618      	mov	r0, r3
 800cea8:	f003 fabf 	bl	801042a <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800ceac:	4b16      	ldr	r3, [pc, #88]	; (800cf08 <HAL_SD_InitCard+0xbc>)
 800ceae:	2201      	movs	r2, #1
 800ceb0:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800ceb2:	6878      	ldr	r0, [r7, #4]
 800ceb4:	f000 ffc6 	bl	800de44 <SD_PowerON>
 800ceb8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ceba:	6a3b      	ldr	r3, [r7, #32]
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d00b      	beq.n	800ced8 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	2201      	movs	r2, #1
 800cec4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cecc:	6a3b      	ldr	r3, [r7, #32]
 800cece:	431a      	orrs	r2, r3
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800ced4:	2301      	movs	r3, #1
 800ced6:	e013      	b.n	800cf00 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800ced8:	6878      	ldr	r0, [r7, #4]
 800ceda:	f000 fee5 	bl	800dca8 <SD_InitCard>
 800cede:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800cee0:	6a3b      	ldr	r3, [r7, #32]
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d00b      	beq.n	800cefe <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	2201      	movs	r2, #1
 800ceea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cef2:	6a3b      	ldr	r3, [r7, #32]
 800cef4:	431a      	orrs	r2, r3
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800cefa:	2301      	movs	r3, #1
 800cefc:	e000      	b.n	800cf00 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800cefe:	2300      	movs	r3, #0
}
 800cf00:	4618      	mov	r0, r3
 800cf02:	3728      	adds	r7, #40	; 0x28
 800cf04:	46bd      	mov	sp, r7
 800cf06:	bdb0      	pop	{r4, r5, r7, pc}
 800cf08:	422580a0 	.word	0x422580a0

0800cf0c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800cf0c:	b580      	push	{r7, lr}
 800cf0e:	b08c      	sub	sp, #48	; 0x30
 800cf10:	af00      	add	r7, sp, #0
 800cf12:	60f8      	str	r0, [r7, #12]
 800cf14:	60b9      	str	r1, [r7, #8]
 800cf16:	607a      	str	r2, [r7, #4]
 800cf18:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800cf1e:	68bb      	ldr	r3, [r7, #8]
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d107      	bne.n	800cf34 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800cf24:	68fb      	ldr	r3, [r7, #12]
 800cf26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf28:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800cf30:	2301      	movs	r3, #1
 800cf32:	e0c7      	b.n	800d0c4 <HAL_SD_ReadBlocks_DMA+0x1b8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cf3a:	b2db      	uxtb	r3, r3
 800cf3c:	2b01      	cmp	r3, #1
 800cf3e:	f040 80c0 	bne.w	800d0c2 <HAL_SD_ReadBlocks_DMA+0x1b6>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	2200      	movs	r2, #0
 800cf46:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800cf48:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cf4a:	683b      	ldr	r3, [r7, #0]
 800cf4c:	441a      	add	r2, r3
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cf52:	429a      	cmp	r2, r3
 800cf54:	d907      	bls.n	800cf66 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf5a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800cf62:	2301      	movs	r3, #1
 800cf64:	e0ae      	b.n	800d0c4 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	2203      	movs	r2, #3
 800cf6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	2200      	movs	r2, #0
 800cf74:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800cf84:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf8a:	4a50      	ldr	r2, [pc, #320]	; (800d0cc <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800cf8c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf92:	4a4f      	ldr	r2, [pc, #316]	; (800d0d0 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 800cf94:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800cf96:	68fb      	ldr	r3, [r7, #12]
 800cf98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf9a:	2200      	movs	r2, #0
 800cf9c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800cf9e:	68fb      	ldr	r3, [r7, #12]
 800cfa0:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	681b      	ldr	r3, [r3, #0]
 800cfa6:	3380      	adds	r3, #128	; 0x80
 800cfa8:	4619      	mov	r1, r3
 800cfaa:	68ba      	ldr	r2, [r7, #8]
 800cfac:	683b      	ldr	r3, [r7, #0]
 800cfae:	025b      	lsls	r3, r3, #9
 800cfb0:	089b      	lsrs	r3, r3, #2
 800cfb2:	f7fd fbef 	bl	800a794 <HAL_DMA_Start_IT>
 800cfb6:	4603      	mov	r3, r0
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	d017      	beq.n	800cfec <HAL_SD_ReadBlocks_DMA+0xe0>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800cfca:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	681b      	ldr	r3, [r3, #0]
 800cfd0:	4a40      	ldr	r2, [pc, #256]	; (800d0d4 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800cfd2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfd8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800cfe0:	68fb      	ldr	r3, [r7, #12]
 800cfe2:	2201      	movs	r2, #1
 800cfe4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800cfe8:	2301      	movs	r3, #1
 800cfea:	e06b      	b.n	800d0c4 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800cfec:	4b3a      	ldr	r3, [pc, #232]	; (800d0d8 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800cfee:	2201      	movs	r2, #1
 800cff0:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cff6:	2b01      	cmp	r3, #1
 800cff8:	d002      	beq.n	800d000 <HAL_SD_ReadBlocks_DMA+0xf4>
      {
        add *= 512U;
 800cffa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cffc:	025b      	lsls	r3, r3, #9
 800cffe:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d008:	4618      	mov	r0, r3
 800d00a:	f003 faa1 	bl	8010550 <SDMMC_CmdBlockLength>
 800d00e:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 800d010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d012:	2b00      	cmp	r3, #0
 800d014:	d00f      	beq.n	800d036 <HAL_SD_ReadBlocks_DMA+0x12a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	4a2e      	ldr	r2, [pc, #184]	; (800d0d4 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800d01c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d024:	431a      	orrs	r2, r3
 800d026:	68fb      	ldr	r3, [r7, #12]
 800d028:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	2201      	movs	r2, #1
 800d02e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800d032:	2301      	movs	r3, #1
 800d034:	e046      	b.n	800d0c4 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d036:	f04f 33ff 	mov.w	r3, #4294967295
 800d03a:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800d03c:	683b      	ldr	r3, [r7, #0]
 800d03e:	025b      	lsls	r3, r3, #9
 800d040:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800d042:	2390      	movs	r3, #144	; 0x90
 800d044:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800d046:	2302      	movs	r3, #2
 800d048:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800d04a:	2300      	movs	r3, #0
 800d04c:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800d04e:	2301      	movs	r3, #1
 800d050:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800d052:	68fb      	ldr	r3, [r7, #12]
 800d054:	681b      	ldr	r3, [r3, #0]
 800d056:	f107 0210 	add.w	r2, r7, #16
 800d05a:	4611      	mov	r1, r2
 800d05c:	4618      	mov	r0, r3
 800d05e:	f003 fa4b 	bl	80104f8 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800d062:	683b      	ldr	r3, [r7, #0]
 800d064:	2b01      	cmp	r3, #1
 800d066:	d90a      	bls.n	800d07e <HAL_SD_ReadBlocks_DMA+0x172>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800d068:	68fb      	ldr	r3, [r7, #12]
 800d06a:	2282      	movs	r2, #130	; 0x82
 800d06c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d074:	4618      	mov	r0, r3
 800d076:	f003 faaf 	bl	80105d8 <SDMMC_CmdReadMultiBlock>
 800d07a:	62f8      	str	r0, [r7, #44]	; 0x2c
 800d07c:	e009      	b.n	800d092 <HAL_SD_ReadBlocks_DMA+0x186>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800d07e:	68fb      	ldr	r3, [r7, #12]
 800d080:	2281      	movs	r2, #129	; 0x81
 800d082:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d08a:	4618      	mov	r0, r3
 800d08c:	f003 fa82 	bl	8010594 <SDMMC_CmdReadSingleBlock>
 800d090:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800d092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d094:	2b00      	cmp	r3, #0
 800d096:	d012      	beq.n	800d0be <HAL_SD_ReadBlocks_DMA+0x1b2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	4a0d      	ldr	r2, [pc, #52]	; (800d0d4 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800d09e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800d0a0:	68fb      	ldr	r3, [r7, #12]
 800d0a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d0a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0a6:	431a      	orrs	r2, r3
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	2201      	movs	r2, #1
 800d0b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	2200      	movs	r2, #0
 800d0b8:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800d0ba:	2301      	movs	r3, #1
 800d0bc:	e002      	b.n	800d0c4 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      return HAL_OK;
 800d0be:	2300      	movs	r3, #0
 800d0c0:	e000      	b.n	800d0c4 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
  }
  else
  {
    return HAL_BUSY;
 800d0c2:	2302      	movs	r3, #2
  }
}
 800d0c4:	4618      	mov	r0, r3
 800d0c6:	3730      	adds	r7, #48	; 0x30
 800d0c8:	46bd      	mov	sp, r7
 800d0ca:	bd80      	pop	{r7, pc}
 800d0cc:	0800dab7 	.word	0x0800dab7
 800d0d0:	0800db29 	.word	0x0800db29
 800d0d4:	004005ff 	.word	0x004005ff
 800d0d8:	4225858c 	.word	0x4225858c

0800d0dc <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800d0dc:	b580      	push	{r7, lr}
 800d0de:	b08c      	sub	sp, #48	; 0x30
 800d0e0:	af00      	add	r7, sp, #0
 800d0e2:	60f8      	str	r0, [r7, #12]
 800d0e4:	60b9      	str	r1, [r7, #8]
 800d0e6:	607a      	str	r2, [r7, #4]
 800d0e8:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800d0ee:	68bb      	ldr	r3, [r7, #8]
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	d107      	bne.n	800d104 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d0f8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800d100:	2301      	movs	r3, #1
 800d102:	e0ca      	b.n	800d29a <HAL_SD_WriteBlocks_DMA+0x1be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d10a:	b2db      	uxtb	r3, r3
 800d10c:	2b01      	cmp	r3, #1
 800d10e:	f040 80c3 	bne.w	800d298 <HAL_SD_WriteBlocks_DMA+0x1bc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	2200      	movs	r2, #0
 800d116:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800d118:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d11a:	683b      	ldr	r3, [r7, #0]
 800d11c:	441a      	add	r2, r3
 800d11e:	68fb      	ldr	r3, [r7, #12]
 800d120:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d122:	429a      	cmp	r2, r3
 800d124:	d907      	bls.n	800d136 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d12a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800d132:	2301      	movs	r3, #1
 800d134:	e0b1      	b.n	800d29a <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800d136:	68fb      	ldr	r3, [r7, #12]
 800d138:	2203      	movs	r2, #3
 800d13a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	2200      	movs	r2, #0
 800d144:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	f042 021a 	orr.w	r2, r2, #26
 800d154:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d15a:	4a52      	ldr	r2, [pc, #328]	; (800d2a4 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800d15c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d162:	4a51      	ldr	r2, [pc, #324]	; (800d2a8 <HAL_SD_WriteBlocks_DMA+0x1cc>)
 800d164:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d16a:	2200      	movs	r2, #0
 800d16c:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d172:	2b01      	cmp	r3, #1
 800d174:	d002      	beq.n	800d17c <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800d176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d178:	025b      	lsls	r3, r3, #9
 800d17a:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d184:	4618      	mov	r0, r3
 800d186:	f003 f9e3 	bl	8010550 <SDMMC_CmdBlockLength>
 800d18a:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 800d18c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d00f      	beq.n	800d1b2 <HAL_SD_WriteBlocks_DMA+0xd6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	4a45      	ldr	r2, [pc, #276]	; (800d2ac <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800d198:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d19e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1a0:	431a      	orrs	r2, r3
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d1a6:	68fb      	ldr	r3, [r7, #12]
 800d1a8:	2201      	movs	r2, #1
 800d1aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800d1ae:	2301      	movs	r3, #1
 800d1b0:	e073      	b.n	800d29a <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800d1b2:	683b      	ldr	r3, [r7, #0]
 800d1b4:	2b01      	cmp	r3, #1
 800d1b6:	d90a      	bls.n	800d1ce <HAL_SD_WriteBlocks_DMA+0xf2>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	22a0      	movs	r2, #160	; 0xa0
 800d1bc:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	f003 fa4b 	bl	8010660 <SDMMC_CmdWriteMultiBlock>
 800d1ca:	62f8      	str	r0, [r7, #44]	; 0x2c
 800d1cc:	e009      	b.n	800d1e2 <HAL_SD_WriteBlocks_DMA+0x106>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	2290      	movs	r2, #144	; 0x90
 800d1d2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d1da:	4618      	mov	r0, r3
 800d1dc:	f003 fa1e 	bl	801061c <SDMMC_CmdWriteSingleBlock>
 800d1e0:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800d1e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d012      	beq.n	800d20e <HAL_SD_WriteBlocks_DMA+0x132>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d1e8:	68fb      	ldr	r3, [r7, #12]
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	4a2f      	ldr	r2, [pc, #188]	; (800d2ac <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800d1ee:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d1f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1f6:	431a      	orrs	r2, r3
 800d1f8:	68fb      	ldr	r3, [r7, #12]
 800d1fa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	2201      	movs	r2, #1
 800d200:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	2200      	movs	r2, #0
 800d208:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d20a:	2301      	movs	r3, #1
 800d20c:	e045      	b.n	800d29a <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800d20e:	4b28      	ldr	r3, [pc, #160]	; (800d2b0 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 800d210:	2201      	movs	r2, #1
 800d212:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800d218:	68b9      	ldr	r1, [r7, #8]
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	3380      	adds	r3, #128	; 0x80
 800d220:	461a      	mov	r2, r3
 800d222:	683b      	ldr	r3, [r7, #0]
 800d224:	025b      	lsls	r3, r3, #9
 800d226:	089b      	lsrs	r3, r3, #2
 800d228:	f7fd fab4 	bl	800a794 <HAL_DMA_Start_IT>
 800d22c:	4603      	mov	r3, r0
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d01a      	beq.n	800d268 <HAL_SD_WriteBlocks_DMA+0x18c>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	f022 021a 	bic.w	r2, r2, #26
 800d240:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	4a19      	ldr	r2, [pc, #100]	; (800d2ac <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800d248:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d24e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	2201      	movs	r2, #1
 800d25a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	2200      	movs	r2, #0
 800d262:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d264:	2301      	movs	r3, #1
 800d266:	e018      	b.n	800d29a <HAL_SD_WriteBlocks_DMA+0x1be>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d268:	f04f 33ff 	mov.w	r3, #4294967295
 800d26c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800d26e:	683b      	ldr	r3, [r7, #0]
 800d270:	025b      	lsls	r3, r3, #9
 800d272:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800d274:	2390      	movs	r3, #144	; 0x90
 800d276:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800d278:	2300      	movs	r3, #0
 800d27a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800d27c:	2300      	movs	r3, #0
 800d27e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800d280:	2301      	movs	r3, #1
 800d282:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	f107 0210 	add.w	r2, r7, #16
 800d28c:	4611      	mov	r1, r2
 800d28e:	4618      	mov	r0, r3
 800d290:	f003 f932 	bl	80104f8 <SDIO_ConfigData>

      return HAL_OK;
 800d294:	2300      	movs	r3, #0
 800d296:	e000      	b.n	800d29a <HAL_SD_WriteBlocks_DMA+0x1be>
    }
  }
  else
  {
    return HAL_BUSY;
 800d298:	2302      	movs	r3, #2
  }
}
 800d29a:	4618      	mov	r0, r3
 800d29c:	3730      	adds	r7, #48	; 0x30
 800d29e:	46bd      	mov	sp, r7
 800d2a0:	bd80      	pop	{r7, pc}
 800d2a2:	bf00      	nop
 800d2a4:	0800da8d 	.word	0x0800da8d
 800d2a8:	0800db29 	.word	0x0800db29
 800d2ac:	004005ff 	.word	0x004005ff
 800d2b0:	4225858c 	.word	0x4225858c

0800d2b4 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800d2b4:	b580      	push	{r7, lr}
 800d2b6:	b084      	sub	sp, #16
 800d2b8:	af00      	add	r7, sp, #0
 800d2ba:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d2c0:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d2c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d008      	beq.n	800d2e2 <HAL_SD_IRQHandler+0x2e>
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	f003 0308 	and.w	r3, r3, #8
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d003      	beq.n	800d2e2 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800d2da:	6878      	ldr	r0, [r7, #4]
 800d2dc:	f000 ffc8 	bl	800e270 <SD_Read_IT>
 800d2e0:	e155      	b.n	800d58e <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d2e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	f000 808f 	beq.w	800d410 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	681b      	ldr	r3, [r3, #0]
 800d2f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d2fa:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d302:	687a      	ldr	r2, [r7, #4]
 800d304:	6812      	ldr	r2, [r2, #0]
 800d306:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800d30a:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800d30e:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	f022 0201 	bic.w	r2, r2, #1
 800d31e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	f003 0308 	and.w	r3, r3, #8
 800d326:	2b00      	cmp	r3, #0
 800d328:	d039      	beq.n	800d39e <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d32a:	68fb      	ldr	r3, [r7, #12]
 800d32c:	f003 0302 	and.w	r3, r3, #2
 800d330:	2b00      	cmp	r3, #0
 800d332:	d104      	bne.n	800d33e <HAL_SD_IRQHandler+0x8a>
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	f003 0320 	and.w	r3, r3, #32
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d011      	beq.n	800d362 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	4618      	mov	r0, r3
 800d344:	f003 f9ae 	bl	80106a4 <SDMMC_CmdStopTransfer>
 800d348:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800d34a:	68bb      	ldr	r3, [r7, #8]
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	d008      	beq.n	800d362 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d354:	68bb      	ldr	r3, [r7, #8]
 800d356:	431a      	orrs	r2, r3
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800d35c:	6878      	ldr	r0, [r7, #4]
 800d35e:	f000 f91f 	bl	800d5a0 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	f240 523a 	movw	r2, #1338	; 0x53a
 800d36a:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	2201      	movs	r2, #1
 800d370:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	2200      	movs	r2, #0
 800d378:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800d37a:	68fb      	ldr	r3, [r7, #12]
 800d37c:	f003 0301 	and.w	r3, r3, #1
 800d380:	2b00      	cmp	r3, #0
 800d382:	d104      	bne.n	800d38e <HAL_SD_IRQHandler+0xda>
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	f003 0302 	and.w	r3, r3, #2
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d003      	beq.n	800d396 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800d38e:	6878      	ldr	r0, [r7, #4]
 800d390:	f003 fe04 	bl	8010f9c <HAL_SD_RxCpltCallback>
 800d394:	e0fb      	b.n	800d58e <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800d396:	6878      	ldr	r0, [r7, #4]
 800d398:	f003 fdf6 	bl	8010f88 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800d39c:	e0f7      	b.n	800d58e <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	f000 80f2 	beq.w	800d58e <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	f003 0320 	and.w	r3, r3, #32
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d011      	beq.n	800d3d8 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	4618      	mov	r0, r3
 800d3ba:	f003 f973 	bl	80106a4 <SDMMC_CmdStopTransfer>
 800d3be:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800d3c0:	68bb      	ldr	r3, [r7, #8]
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d008      	beq.n	800d3d8 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d3ca:	68bb      	ldr	r3, [r7, #8]
 800d3cc:	431a      	orrs	r2, r3
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800d3d2:	6878      	ldr	r0, [r7, #4]
 800d3d4:	f000 f8e4 	bl	800d5a0 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	f003 0301 	and.w	r3, r3, #1
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	f040 80d5 	bne.w	800d58e <HAL_SD_IRQHandler+0x2da>
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	f003 0302 	and.w	r3, r3, #2
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	f040 80cf 	bne.w	800d58e <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	f022 0208 	bic.w	r2, r2, #8
 800d3fe:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	2201      	movs	r2, #1
 800d404:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800d408:	6878      	ldr	r0, [r7, #4]
 800d40a:	f003 fdbd 	bl	8010f88 <HAL_SD_TxCpltCallback>
}
 800d40e:	e0be      	b.n	800d58e <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d416:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d008      	beq.n	800d430 <HAL_SD_IRQHandler+0x17c>
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	f003 0308 	and.w	r3, r3, #8
 800d424:	2b00      	cmp	r3, #0
 800d426:	d003      	beq.n	800d430 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800d428:	6878      	ldr	r0, [r7, #4]
 800d42a:	f000 ff72 	bl	800e312 <SD_Write_IT>
 800d42e:	e0ae      	b.n	800d58e <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d436:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	f000 80a7 	beq.w	800d58e <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d446:	f003 0302 	and.w	r3, r3, #2
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d005      	beq.n	800d45a <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d452:	f043 0202 	orr.w	r2, r3, #2
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d460:	f003 0308 	and.w	r3, r3, #8
 800d464:	2b00      	cmp	r3, #0
 800d466:	d005      	beq.n	800d474 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d46c:	f043 0208 	orr.w	r2, r3, #8
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d47a:	f003 0320 	and.w	r3, r3, #32
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d005      	beq.n	800d48e <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d486:	f043 0220 	orr.w	r2, r3, #32
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d494:	f003 0310 	and.w	r3, r3, #16
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d005      	beq.n	800d4a8 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d4a0:	f043 0210 	orr.w	r2, r3, #16
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	f240 523a 	movw	r2, #1338	; 0x53a
 800d4b0:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800d4c0:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	4618      	mov	r0, r3
 800d4c8:	f003 f8ec 	bl	80106a4 <SDMMC_CmdStopTransfer>
 800d4cc:	4602      	mov	r2, r0
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d4d2:	431a      	orrs	r2, r3
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	f003 0308 	and.w	r3, r3, #8
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d00a      	beq.n	800d4f8 <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	2201      	movs	r2, #1
 800d4e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	2200      	movs	r2, #0
 800d4ee:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800d4f0:	6878      	ldr	r0, [r7, #4]
 800d4f2:	f000 f855 	bl	800d5a0 <HAL_SD_ErrorCallback>
}
 800d4f6:	e04a      	b.n	800d58e <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d045      	beq.n	800d58e <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	f003 0310 	and.w	r3, r3, #16
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d104      	bne.n	800d516 <HAL_SD_IRQHandler+0x262>
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	f003 0320 	and.w	r3, r3, #32
 800d512:	2b00      	cmp	r3, #0
 800d514:	d011      	beq.n	800d53a <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d51a:	4a1f      	ldr	r2, [pc, #124]	; (800d598 <HAL_SD_IRQHandler+0x2e4>)
 800d51c:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d522:	4618      	mov	r0, r3
 800d524:	f7fd f98e 	bl	800a844 <HAL_DMA_Abort_IT>
 800d528:	4603      	mov	r3, r0
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d02f      	beq.n	800d58e <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d532:	4618      	mov	r0, r3
 800d534:	f000 fb4a 	bl	800dbcc <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800d538:	e029      	b.n	800d58e <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	f003 0301 	and.w	r3, r3, #1
 800d540:	2b00      	cmp	r3, #0
 800d542:	d104      	bne.n	800d54e <HAL_SD_IRQHandler+0x29a>
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	f003 0302 	and.w	r3, r3, #2
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d011      	beq.n	800d572 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d552:	4a12      	ldr	r2, [pc, #72]	; (800d59c <HAL_SD_IRQHandler+0x2e8>)
 800d554:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d55a:	4618      	mov	r0, r3
 800d55c:	f7fd f972 	bl	800a844 <HAL_DMA_Abort_IT>
 800d560:	4603      	mov	r3, r0
 800d562:	2b00      	cmp	r3, #0
 800d564:	d013      	beq.n	800d58e <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d56a:	4618      	mov	r0, r3
 800d56c:	f000 fb65 	bl	800dc3a <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800d570:	e00d      	b.n	800d58e <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	2200      	movs	r2, #0
 800d576:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	2201      	movs	r2, #1
 800d57c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	2200      	movs	r2, #0
 800d584:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800d586:	6878      	ldr	r0, [r7, #4]
 800d588:	f003 fcf4 	bl	8010f74 <HAL_SD_AbortCallback>
}
 800d58c:	e7ff      	b.n	800d58e <HAL_SD_IRQHandler+0x2da>
 800d58e:	bf00      	nop
 800d590:	3710      	adds	r7, #16
 800d592:	46bd      	mov	sp, r7
 800d594:	bd80      	pop	{r7, pc}
 800d596:	bf00      	nop
 800d598:	0800dbcd 	.word	0x0800dbcd
 800d59c:	0800dc3b 	.word	0x0800dc3b

0800d5a0 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800d5a0:	b480      	push	{r7}
 800d5a2:	b083      	sub	sp, #12
 800d5a4:	af00      	add	r7, sp, #0
 800d5a6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800d5a8:	bf00      	nop
 800d5aa:	370c      	adds	r7, #12
 800d5ac:	46bd      	mov	sp, r7
 800d5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5b2:	4770      	bx	lr

0800d5b4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800d5b4:	b480      	push	{r7}
 800d5b6:	b083      	sub	sp, #12
 800d5b8:	af00      	add	r7, sp, #0
 800d5ba:	6078      	str	r0, [r7, #4]
 800d5bc:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d5c2:	0f9b      	lsrs	r3, r3, #30
 800d5c4:	b2da      	uxtb	r2, r3
 800d5c6:	683b      	ldr	r3, [r7, #0]
 800d5c8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d5ce:	0e9b      	lsrs	r3, r3, #26
 800d5d0:	b2db      	uxtb	r3, r3
 800d5d2:	f003 030f 	and.w	r3, r3, #15
 800d5d6:	b2da      	uxtb	r2, r3
 800d5d8:	683b      	ldr	r3, [r7, #0]
 800d5da:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d5e0:	0e1b      	lsrs	r3, r3, #24
 800d5e2:	b2db      	uxtb	r3, r3
 800d5e4:	f003 0303 	and.w	r3, r3, #3
 800d5e8:	b2da      	uxtb	r2, r3
 800d5ea:	683b      	ldr	r3, [r7, #0]
 800d5ec:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d5f2:	0c1b      	lsrs	r3, r3, #16
 800d5f4:	b2da      	uxtb	r2, r3
 800d5f6:	683b      	ldr	r3, [r7, #0]
 800d5f8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d5fe:	0a1b      	lsrs	r3, r3, #8
 800d600:	b2da      	uxtb	r2, r3
 800d602:	683b      	ldr	r3, [r7, #0]
 800d604:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d60a:	b2da      	uxtb	r2, r3
 800d60c:	683b      	ldr	r3, [r7, #0]
 800d60e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d614:	0d1b      	lsrs	r3, r3, #20
 800d616:	b29a      	uxth	r2, r3
 800d618:	683b      	ldr	r3, [r7, #0]
 800d61a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d620:	0c1b      	lsrs	r3, r3, #16
 800d622:	b2db      	uxtb	r3, r3
 800d624:	f003 030f 	and.w	r3, r3, #15
 800d628:	b2da      	uxtb	r2, r3
 800d62a:	683b      	ldr	r3, [r7, #0]
 800d62c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d632:	0bdb      	lsrs	r3, r3, #15
 800d634:	b2db      	uxtb	r3, r3
 800d636:	f003 0301 	and.w	r3, r3, #1
 800d63a:	b2da      	uxtb	r2, r3
 800d63c:	683b      	ldr	r3, [r7, #0]
 800d63e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d644:	0b9b      	lsrs	r3, r3, #14
 800d646:	b2db      	uxtb	r3, r3
 800d648:	f003 0301 	and.w	r3, r3, #1
 800d64c:	b2da      	uxtb	r2, r3
 800d64e:	683b      	ldr	r3, [r7, #0]
 800d650:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d656:	0b5b      	lsrs	r3, r3, #13
 800d658:	b2db      	uxtb	r3, r3
 800d65a:	f003 0301 	and.w	r3, r3, #1
 800d65e:	b2da      	uxtb	r2, r3
 800d660:	683b      	ldr	r3, [r7, #0]
 800d662:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d668:	0b1b      	lsrs	r3, r3, #12
 800d66a:	b2db      	uxtb	r3, r3
 800d66c:	f003 0301 	and.w	r3, r3, #1
 800d670:	b2da      	uxtb	r2, r3
 800d672:	683b      	ldr	r3, [r7, #0]
 800d674:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800d676:	683b      	ldr	r3, [r7, #0]
 800d678:	2200      	movs	r2, #0
 800d67a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d680:	2b00      	cmp	r3, #0
 800d682:	d163      	bne.n	800d74c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d688:	009a      	lsls	r2, r3, #2
 800d68a:	f640 73fc 	movw	r3, #4092	; 0xffc
 800d68e:	4013      	ands	r3, r2
 800d690:	687a      	ldr	r2, [r7, #4]
 800d692:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800d694:	0f92      	lsrs	r2, r2, #30
 800d696:	431a      	orrs	r2, r3
 800d698:	683b      	ldr	r3, [r7, #0]
 800d69a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d6a0:	0edb      	lsrs	r3, r3, #27
 800d6a2:	b2db      	uxtb	r3, r3
 800d6a4:	f003 0307 	and.w	r3, r3, #7
 800d6a8:	b2da      	uxtb	r2, r3
 800d6aa:	683b      	ldr	r3, [r7, #0]
 800d6ac:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d6b2:	0e1b      	lsrs	r3, r3, #24
 800d6b4:	b2db      	uxtb	r3, r3
 800d6b6:	f003 0307 	and.w	r3, r3, #7
 800d6ba:	b2da      	uxtb	r2, r3
 800d6bc:	683b      	ldr	r3, [r7, #0]
 800d6be:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d6c4:	0d5b      	lsrs	r3, r3, #21
 800d6c6:	b2db      	uxtb	r3, r3
 800d6c8:	f003 0307 	and.w	r3, r3, #7
 800d6cc:	b2da      	uxtb	r2, r3
 800d6ce:	683b      	ldr	r3, [r7, #0]
 800d6d0:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d6d6:	0c9b      	lsrs	r3, r3, #18
 800d6d8:	b2db      	uxtb	r3, r3
 800d6da:	f003 0307 	and.w	r3, r3, #7
 800d6de:	b2da      	uxtb	r2, r3
 800d6e0:	683b      	ldr	r3, [r7, #0]
 800d6e2:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d6e8:	0bdb      	lsrs	r3, r3, #15
 800d6ea:	b2db      	uxtb	r3, r3
 800d6ec:	f003 0307 	and.w	r3, r3, #7
 800d6f0:	b2da      	uxtb	r2, r3
 800d6f2:	683b      	ldr	r3, [r7, #0]
 800d6f4:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800d6f6:	683b      	ldr	r3, [r7, #0]
 800d6f8:	691b      	ldr	r3, [r3, #16]
 800d6fa:	1c5a      	adds	r2, r3, #1
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800d700:	683b      	ldr	r3, [r7, #0]
 800d702:	7e1b      	ldrb	r3, [r3, #24]
 800d704:	b2db      	uxtb	r3, r3
 800d706:	f003 0307 	and.w	r3, r3, #7
 800d70a:	3302      	adds	r3, #2
 800d70c:	2201      	movs	r2, #1
 800d70e:	fa02 f303 	lsl.w	r3, r2, r3
 800d712:	687a      	ldr	r2, [r7, #4]
 800d714:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800d716:	fb02 f203 	mul.w	r2, r2, r3
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800d71e:	683b      	ldr	r3, [r7, #0]
 800d720:	7a1b      	ldrb	r3, [r3, #8]
 800d722:	b2db      	uxtb	r3, r3
 800d724:	f003 030f 	and.w	r3, r3, #15
 800d728:	2201      	movs	r2, #1
 800d72a:	409a      	lsls	r2, r3
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d734:	687a      	ldr	r2, [r7, #4]
 800d736:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800d738:	0a52      	lsrs	r2, r2, #9
 800d73a:	fb02 f203 	mul.w	r2, r2, r3
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d748:	661a      	str	r2, [r3, #96]	; 0x60
 800d74a:	e031      	b.n	800d7b0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d750:	2b01      	cmp	r3, #1
 800d752:	d11d      	bne.n	800d790 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d758:	041b      	lsls	r3, r3, #16
 800d75a:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d762:	0c1b      	lsrs	r3, r3, #16
 800d764:	431a      	orrs	r2, r3
 800d766:	683b      	ldr	r3, [r7, #0]
 800d768:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800d76a:	683b      	ldr	r3, [r7, #0]
 800d76c:	691b      	ldr	r3, [r3, #16]
 800d76e:	3301      	adds	r3, #1
 800d770:	029a      	lsls	r2, r3, #10
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d784:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	661a      	str	r2, [r3, #96]	; 0x60
 800d78e:	e00f      	b.n	800d7b0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	681b      	ldr	r3, [r3, #0]
 800d794:	4a58      	ldr	r2, [pc, #352]	; (800d8f8 <HAL_SD_GetCardCSD+0x344>)
 800d796:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d79c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	2201      	movs	r2, #1
 800d7a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d7ac:	2301      	movs	r3, #1
 800d7ae:	e09d      	b.n	800d8ec <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d7b4:	0b9b      	lsrs	r3, r3, #14
 800d7b6:	b2db      	uxtb	r3, r3
 800d7b8:	f003 0301 	and.w	r3, r3, #1
 800d7bc:	b2da      	uxtb	r2, r3
 800d7be:	683b      	ldr	r3, [r7, #0]
 800d7c0:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d7c6:	09db      	lsrs	r3, r3, #7
 800d7c8:	b2db      	uxtb	r3, r3
 800d7ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d7ce:	b2da      	uxtb	r2, r3
 800d7d0:	683b      	ldr	r3, [r7, #0]
 800d7d2:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d7d8:	b2db      	uxtb	r3, r3
 800d7da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d7de:	b2da      	uxtb	r2, r3
 800d7e0:	683b      	ldr	r3, [r7, #0]
 800d7e2:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d7e8:	0fdb      	lsrs	r3, r3, #31
 800d7ea:	b2da      	uxtb	r2, r3
 800d7ec:	683b      	ldr	r3, [r7, #0]
 800d7ee:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d7f4:	0f5b      	lsrs	r3, r3, #29
 800d7f6:	b2db      	uxtb	r3, r3
 800d7f8:	f003 0303 	and.w	r3, r3, #3
 800d7fc:	b2da      	uxtb	r2, r3
 800d7fe:	683b      	ldr	r3, [r7, #0]
 800d800:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d806:	0e9b      	lsrs	r3, r3, #26
 800d808:	b2db      	uxtb	r3, r3
 800d80a:	f003 0307 	and.w	r3, r3, #7
 800d80e:	b2da      	uxtb	r2, r3
 800d810:	683b      	ldr	r3, [r7, #0]
 800d812:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d818:	0d9b      	lsrs	r3, r3, #22
 800d81a:	b2db      	uxtb	r3, r3
 800d81c:	f003 030f 	and.w	r3, r3, #15
 800d820:	b2da      	uxtb	r2, r3
 800d822:	683b      	ldr	r3, [r7, #0]
 800d824:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d82a:	0d5b      	lsrs	r3, r3, #21
 800d82c:	b2db      	uxtb	r3, r3
 800d82e:	f003 0301 	and.w	r3, r3, #1
 800d832:	b2da      	uxtb	r2, r3
 800d834:	683b      	ldr	r3, [r7, #0]
 800d836:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800d83a:	683b      	ldr	r3, [r7, #0]
 800d83c:	2200      	movs	r2, #0
 800d83e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d846:	0c1b      	lsrs	r3, r3, #16
 800d848:	b2db      	uxtb	r3, r3
 800d84a:	f003 0301 	and.w	r3, r3, #1
 800d84e:	b2da      	uxtb	r2, r3
 800d850:	683b      	ldr	r3, [r7, #0]
 800d852:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d85a:	0bdb      	lsrs	r3, r3, #15
 800d85c:	b2db      	uxtb	r3, r3
 800d85e:	f003 0301 	and.w	r3, r3, #1
 800d862:	b2da      	uxtb	r2, r3
 800d864:	683b      	ldr	r3, [r7, #0]
 800d866:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d86e:	0b9b      	lsrs	r3, r3, #14
 800d870:	b2db      	uxtb	r3, r3
 800d872:	f003 0301 	and.w	r3, r3, #1
 800d876:	b2da      	uxtb	r2, r3
 800d878:	683b      	ldr	r3, [r7, #0]
 800d87a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d882:	0b5b      	lsrs	r3, r3, #13
 800d884:	b2db      	uxtb	r3, r3
 800d886:	f003 0301 	and.w	r3, r3, #1
 800d88a:	b2da      	uxtb	r2, r3
 800d88c:	683b      	ldr	r3, [r7, #0]
 800d88e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d896:	0b1b      	lsrs	r3, r3, #12
 800d898:	b2db      	uxtb	r3, r3
 800d89a:	f003 0301 	and.w	r3, r3, #1
 800d89e:	b2da      	uxtb	r2, r3
 800d8a0:	683b      	ldr	r3, [r7, #0]
 800d8a2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d8aa:	0a9b      	lsrs	r3, r3, #10
 800d8ac:	b2db      	uxtb	r3, r3
 800d8ae:	f003 0303 	and.w	r3, r3, #3
 800d8b2:	b2da      	uxtb	r2, r3
 800d8b4:	683b      	ldr	r3, [r7, #0]
 800d8b6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d8be:	0a1b      	lsrs	r3, r3, #8
 800d8c0:	b2db      	uxtb	r3, r3
 800d8c2:	f003 0303 	and.w	r3, r3, #3
 800d8c6:	b2da      	uxtb	r2, r3
 800d8c8:	683b      	ldr	r3, [r7, #0]
 800d8ca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d8d2:	085b      	lsrs	r3, r3, #1
 800d8d4:	b2db      	uxtb	r3, r3
 800d8d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d8da:	b2da      	uxtb	r2, r3
 800d8dc:	683b      	ldr	r3, [r7, #0]
 800d8de:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800d8e2:	683b      	ldr	r3, [r7, #0]
 800d8e4:	2201      	movs	r2, #1
 800d8e6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800d8ea:	2300      	movs	r3, #0
}
 800d8ec:	4618      	mov	r0, r3
 800d8ee:	370c      	adds	r7, #12
 800d8f0:	46bd      	mov	sp, r7
 800d8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8f6:	4770      	bx	lr
 800d8f8:	004005ff 	.word	0x004005ff

0800d8fc <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800d8fc:	b480      	push	{r7}
 800d8fe:	b083      	sub	sp, #12
 800d900:	af00      	add	r7, sp, #0
 800d902:	6078      	str	r0, [r7, #4]
 800d904:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d90a:	683b      	ldr	r3, [r7, #0]
 800d90c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d912:	683b      	ldr	r3, [r7, #0]
 800d914:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d91a:	683b      	ldr	r3, [r7, #0]
 800d91c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d922:	683b      	ldr	r3, [r7, #0]
 800d924:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d92a:	683b      	ldr	r3, [r7, #0]
 800d92c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800d932:	683b      	ldr	r3, [r7, #0]
 800d934:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800d93a:	683b      	ldr	r3, [r7, #0]
 800d93c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800d942:	683b      	ldr	r3, [r7, #0]
 800d944:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800d946:	2300      	movs	r3, #0
}
 800d948:	4618      	mov	r0, r3
 800d94a:	370c      	adds	r7, #12
 800d94c:	46bd      	mov	sp, r7
 800d94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d952:	4770      	bx	lr

0800d954 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800d954:	b5b0      	push	{r4, r5, r7, lr}
 800d956:	b08e      	sub	sp, #56	; 0x38
 800d958:	af04      	add	r7, sp, #16
 800d95a:	6078      	str	r0, [r7, #4]
 800d95c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	2203      	movs	r2, #3
 800d962:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d96a:	2b03      	cmp	r3, #3
 800d96c:	d02e      	beq.n	800d9cc <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800d96e:	683b      	ldr	r3, [r7, #0]
 800d970:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d974:	d106      	bne.n	800d984 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d97a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	639a      	str	r2, [r3, #56]	; 0x38
 800d982:	e029      	b.n	800d9d8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800d984:	683b      	ldr	r3, [r7, #0]
 800d986:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d98a:	d10a      	bne.n	800d9a2 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800d98c:	6878      	ldr	r0, [r7, #4]
 800d98e:	f000 fb0f 	bl	800dfb0 <SD_WideBus_Enable>
 800d992:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d99a:	431a      	orrs	r2, r3
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	639a      	str	r2, [r3, #56]	; 0x38
 800d9a0:	e01a      	b.n	800d9d8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800d9a2:	683b      	ldr	r3, [r7, #0]
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d10a      	bne.n	800d9be <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800d9a8:	6878      	ldr	r0, [r7, #4]
 800d9aa:	f000 fb4c 	bl	800e046 <SD_WideBus_Disable>
 800d9ae:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d9b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9b6:	431a      	orrs	r2, r3
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	639a      	str	r2, [r3, #56]	; 0x38
 800d9bc:	e00c      	b.n	800d9d8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9c2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	639a      	str	r2, [r3, #56]	; 0x38
 800d9ca:	e005      	b.n	800d9d8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9d0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d009      	beq.n	800d9f4 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	4a18      	ldr	r2, [pc, #96]	; (800da48 <HAL_SD_ConfigWideBusOperation+0xf4>)
 800d9e6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	2201      	movs	r2, #1
 800d9ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d9f0:	2301      	movs	r3, #1
 800d9f2:	e024      	b.n	800da3e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	685b      	ldr	r3, [r3, #4]
 800d9f8:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	689b      	ldr	r3, [r3, #8]
 800d9fe:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	68db      	ldr	r3, [r3, #12]
 800da04:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800da06:	683b      	ldr	r3, [r7, #0]
 800da08:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	695b      	ldr	r3, [r3, #20]
 800da0e:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	699b      	ldr	r3, [r3, #24]
 800da14:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	681d      	ldr	r5, [r3, #0]
 800da1a:	466c      	mov	r4, sp
 800da1c:	f107 0318 	add.w	r3, r7, #24
 800da20:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800da24:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800da28:	f107 030c 	add.w	r3, r7, #12
 800da2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800da2e:	4628      	mov	r0, r5
 800da30:	f002 fcb2 	bl	8010398 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	2201      	movs	r2, #1
 800da38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800da3c:	2300      	movs	r3, #0
}
 800da3e:	4618      	mov	r0, r3
 800da40:	3728      	adds	r7, #40	; 0x28
 800da42:	46bd      	mov	sp, r7
 800da44:	bdb0      	pop	{r4, r5, r7, pc}
 800da46:	bf00      	nop
 800da48:	004005ff 	.word	0x004005ff

0800da4c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800da4c:	b580      	push	{r7, lr}
 800da4e:	b086      	sub	sp, #24
 800da50:	af00      	add	r7, sp, #0
 800da52:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800da54:	2300      	movs	r3, #0
 800da56:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800da58:	f107 030c 	add.w	r3, r7, #12
 800da5c:	4619      	mov	r1, r3
 800da5e:	6878      	ldr	r0, [r7, #4]
 800da60:	f000 fa7e 	bl	800df60 <SD_SendStatus>
 800da64:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800da66:	697b      	ldr	r3, [r7, #20]
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d005      	beq.n	800da78 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800da70:	697b      	ldr	r3, [r7, #20]
 800da72:	431a      	orrs	r2, r3
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	0a5b      	lsrs	r3, r3, #9
 800da7c:	f003 030f 	and.w	r3, r3, #15
 800da80:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800da82:	693b      	ldr	r3, [r7, #16]
}
 800da84:	4618      	mov	r0, r3
 800da86:	3718      	adds	r7, #24
 800da88:	46bd      	mov	sp, r7
 800da8a:	bd80      	pop	{r7, pc}

0800da8c <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800da8c:	b480      	push	{r7}
 800da8e:	b085      	sub	sp, #20
 800da90:	af00      	add	r7, sp, #0
 800da92:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da98:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800da9a:	68fb      	ldr	r3, [r7, #12]
 800da9c:	681b      	ldr	r3, [r3, #0]
 800da9e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800daa0:	68fb      	ldr	r3, [r7, #12]
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800daa8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800daaa:	bf00      	nop
 800daac:	3714      	adds	r7, #20
 800daae:	46bd      	mov	sp, r7
 800dab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dab4:	4770      	bx	lr

0800dab6 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800dab6:	b580      	push	{r7, lr}
 800dab8:	b084      	sub	sp, #16
 800daba:	af00      	add	r7, sp, #0
 800dabc:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dac2:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dac8:	2b82      	cmp	r3, #130	; 0x82
 800daca:	d111      	bne.n	800daf0 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	4618      	mov	r0, r3
 800dad2:	f002 fde7 	bl	80106a4 <SDMMC_CmdStopTransfer>
 800dad6:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800dad8:	68bb      	ldr	r3, [r7, #8]
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d008      	beq.n	800daf0 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dae2:	68bb      	ldr	r3, [r7, #8]
 800dae4:	431a      	orrs	r2, r3
 800dae6:	68fb      	ldr	r3, [r7, #12]
 800dae8:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800daea:	68f8      	ldr	r0, [r7, #12]
 800daec:	f7ff fd58 	bl	800d5a0 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800daf0:	68fb      	ldr	r3, [r7, #12]
 800daf2:	681b      	ldr	r3, [r3, #0]
 800daf4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800daf6:	68fb      	ldr	r3, [r7, #12]
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	f022 0208 	bic.w	r2, r2, #8
 800dafe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	681b      	ldr	r3, [r3, #0]
 800db04:	f240 523a 	movw	r2, #1338	; 0x53a
 800db08:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	2201      	movs	r2, #1
 800db0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	2200      	movs	r2, #0
 800db16:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800db18:	68f8      	ldr	r0, [r7, #12]
 800db1a:	f003 fa3f 	bl	8010f9c <HAL_SD_RxCpltCallback>
#endif
}
 800db1e:	bf00      	nop
 800db20:	3710      	adds	r7, #16
 800db22:	46bd      	mov	sp, r7
 800db24:	bd80      	pop	{r7, pc}
	...

0800db28 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800db28:	b580      	push	{r7, lr}
 800db2a:	b086      	sub	sp, #24
 800db2c:	af00      	add	r7, sp, #0
 800db2e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db34:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800db36:	6878      	ldr	r0, [r7, #4]
 800db38:	f7fd f830 	bl	800ab9c <HAL_DMA_GetError>
 800db3c:	4603      	mov	r3, r0
 800db3e:	2b02      	cmp	r3, #2
 800db40:	d03e      	beq.n	800dbc0 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800db42:	697b      	ldr	r3, [r7, #20]
 800db44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800db48:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800db4a:	697b      	ldr	r3, [r7, #20]
 800db4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800db4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800db50:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800db52:	693b      	ldr	r3, [r7, #16]
 800db54:	2b01      	cmp	r3, #1
 800db56:	d002      	beq.n	800db5e <SD_DMAError+0x36>
 800db58:	68fb      	ldr	r3, [r7, #12]
 800db5a:	2b01      	cmp	r3, #1
 800db5c:	d12d      	bne.n	800dbba <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800db5e:	697b      	ldr	r3, [r7, #20]
 800db60:	681b      	ldr	r3, [r3, #0]
 800db62:	4a19      	ldr	r2, [pc, #100]	; (800dbc8 <SD_DMAError+0xa0>)
 800db64:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800db66:	697b      	ldr	r3, [r7, #20]
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800db6c:	697b      	ldr	r3, [r7, #20]
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800db74:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800db76:	697b      	ldr	r3, [r7, #20]
 800db78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db7a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800db7e:	697b      	ldr	r3, [r7, #20]
 800db80:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800db82:	6978      	ldr	r0, [r7, #20]
 800db84:	f7ff ff62 	bl	800da4c <HAL_SD_GetCardState>
 800db88:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800db8a:	68bb      	ldr	r3, [r7, #8]
 800db8c:	2b06      	cmp	r3, #6
 800db8e:	d002      	beq.n	800db96 <SD_DMAError+0x6e>
 800db90:	68bb      	ldr	r3, [r7, #8]
 800db92:	2b05      	cmp	r3, #5
 800db94:	d10a      	bne.n	800dbac <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800db96:	697b      	ldr	r3, [r7, #20]
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	4618      	mov	r0, r3
 800db9c:	f002 fd82 	bl	80106a4 <SDMMC_CmdStopTransfer>
 800dba0:	4602      	mov	r2, r0
 800dba2:	697b      	ldr	r3, [r7, #20]
 800dba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dba6:	431a      	orrs	r2, r3
 800dba8:	697b      	ldr	r3, [r7, #20]
 800dbaa:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800dbac:	697b      	ldr	r3, [r7, #20]
 800dbae:	2201      	movs	r2, #1
 800dbb0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800dbb4:	697b      	ldr	r3, [r7, #20]
 800dbb6:	2200      	movs	r2, #0
 800dbb8:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800dbba:	6978      	ldr	r0, [r7, #20]
 800dbbc:	f7ff fcf0 	bl	800d5a0 <HAL_SD_ErrorCallback>
#endif
  }
}
 800dbc0:	bf00      	nop
 800dbc2:	3718      	adds	r7, #24
 800dbc4:	46bd      	mov	sp, r7
 800dbc6:	bd80      	pop	{r7, pc}
 800dbc8:	004005ff 	.word	0x004005ff

0800dbcc <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800dbcc:	b580      	push	{r7, lr}
 800dbce:	b084      	sub	sp, #16
 800dbd0:	af00      	add	r7, sp, #0
 800dbd2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dbd8:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800dbda:	68fb      	ldr	r3, [r7, #12]
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	f240 523a 	movw	r2, #1338	; 0x53a
 800dbe2:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800dbe4:	68f8      	ldr	r0, [r7, #12]
 800dbe6:	f7ff ff31 	bl	800da4c <HAL_SD_GetCardState>
 800dbea:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	2201      	movs	r2, #1
 800dbf0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	2200      	movs	r2, #0
 800dbf8:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800dbfa:	68bb      	ldr	r3, [r7, #8]
 800dbfc:	2b06      	cmp	r3, #6
 800dbfe:	d002      	beq.n	800dc06 <SD_DMATxAbort+0x3a>
 800dc00:	68bb      	ldr	r3, [r7, #8]
 800dc02:	2b05      	cmp	r3, #5
 800dc04:	d10a      	bne.n	800dc1c <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	4618      	mov	r0, r3
 800dc0c:	f002 fd4a 	bl	80106a4 <SDMMC_CmdStopTransfer>
 800dc10:	4602      	mov	r2, r0
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc16:	431a      	orrs	r2, r3
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d103      	bne.n	800dc2c <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800dc24:	68f8      	ldr	r0, [r7, #12]
 800dc26:	f003 f9a5 	bl	8010f74 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800dc2a:	e002      	b.n	800dc32 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800dc2c:	68f8      	ldr	r0, [r7, #12]
 800dc2e:	f7ff fcb7 	bl	800d5a0 <HAL_SD_ErrorCallback>
}
 800dc32:	bf00      	nop
 800dc34:	3710      	adds	r7, #16
 800dc36:	46bd      	mov	sp, r7
 800dc38:	bd80      	pop	{r7, pc}

0800dc3a <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800dc3a:	b580      	push	{r7, lr}
 800dc3c:	b084      	sub	sp, #16
 800dc3e:	af00      	add	r7, sp, #0
 800dc40:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc46:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800dc48:	68fb      	ldr	r3, [r7, #12]
 800dc4a:	681b      	ldr	r3, [r3, #0]
 800dc4c:	f240 523a 	movw	r2, #1338	; 0x53a
 800dc50:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800dc52:	68f8      	ldr	r0, [r7, #12]
 800dc54:	f7ff fefa 	bl	800da4c <HAL_SD_GetCardState>
 800dc58:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	2201      	movs	r2, #1
 800dc5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800dc62:	68fb      	ldr	r3, [r7, #12]
 800dc64:	2200      	movs	r2, #0
 800dc66:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800dc68:	68bb      	ldr	r3, [r7, #8]
 800dc6a:	2b06      	cmp	r3, #6
 800dc6c:	d002      	beq.n	800dc74 <SD_DMARxAbort+0x3a>
 800dc6e:	68bb      	ldr	r3, [r7, #8]
 800dc70:	2b05      	cmp	r3, #5
 800dc72:	d10a      	bne.n	800dc8a <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	4618      	mov	r0, r3
 800dc7a:	f002 fd13 	bl	80106a4 <SDMMC_CmdStopTransfer>
 800dc7e:	4602      	mov	r2, r0
 800dc80:	68fb      	ldr	r3, [r7, #12]
 800dc82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc84:	431a      	orrs	r2, r3
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d103      	bne.n	800dc9a <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800dc92:	68f8      	ldr	r0, [r7, #12]
 800dc94:	f003 f96e 	bl	8010f74 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800dc98:	e002      	b.n	800dca0 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800dc9a:	68f8      	ldr	r0, [r7, #12]
 800dc9c:	f7ff fc80 	bl	800d5a0 <HAL_SD_ErrorCallback>
}
 800dca0:	bf00      	nop
 800dca2:	3710      	adds	r7, #16
 800dca4:	46bd      	mov	sp, r7
 800dca6:	bd80      	pop	{r7, pc}

0800dca8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800dca8:	b5b0      	push	{r4, r5, r7, lr}
 800dcaa:	b094      	sub	sp, #80	; 0x50
 800dcac:	af04      	add	r7, sp, #16
 800dcae:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800dcb0:	2301      	movs	r3, #1
 800dcb2:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	4618      	mov	r0, r3
 800dcba:	f002 fbc5 	bl	8010448 <SDIO_GetPowerState>
 800dcbe:	4603      	mov	r3, r0
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	d102      	bne.n	800dcca <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800dcc4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800dcc8:	e0b7      	b.n	800de3a <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dcce:	2b03      	cmp	r3, #3
 800dcd0:	d02f      	beq.n	800dd32 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	4618      	mov	r0, r3
 800dcd8:	f002 fdee 	bl	80108b8 <SDMMC_CmdSendCID>
 800dcdc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800dcde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d001      	beq.n	800dce8 <SD_InitCard+0x40>
    {
      return errorstate;
 800dce4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dce6:	e0a8      	b.n	800de3a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	2100      	movs	r1, #0
 800dcee:	4618      	mov	r0, r3
 800dcf0:	f002 fbef 	bl	80104d2 <SDIO_GetResponse>
 800dcf4:	4602      	mov	r2, r0
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	681b      	ldr	r3, [r3, #0]
 800dcfe:	2104      	movs	r1, #4
 800dd00:	4618      	mov	r0, r3
 800dd02:	f002 fbe6 	bl	80104d2 <SDIO_GetResponse>
 800dd06:	4602      	mov	r2, r0
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	2108      	movs	r1, #8
 800dd12:	4618      	mov	r0, r3
 800dd14:	f002 fbdd 	bl	80104d2 <SDIO_GetResponse>
 800dd18:	4602      	mov	r2, r0
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	210c      	movs	r1, #12
 800dd24:	4618      	mov	r0, r3
 800dd26:	f002 fbd4 	bl	80104d2 <SDIO_GetResponse>
 800dd2a:	4602      	mov	r2, r0
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dd36:	2b03      	cmp	r3, #3
 800dd38:	d00d      	beq.n	800dd56 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	f107 020e 	add.w	r2, r7, #14
 800dd42:	4611      	mov	r1, r2
 800dd44:	4618      	mov	r0, r3
 800dd46:	f002 fdf4 	bl	8010932 <SDMMC_CmdSetRelAdd>
 800dd4a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800dd4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d001      	beq.n	800dd56 <SD_InitCard+0xae>
    {
      return errorstate;
 800dd52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd54:	e071      	b.n	800de3a <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dd5a:	2b03      	cmp	r3, #3
 800dd5c:	d036      	beq.n	800ddcc <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800dd5e:	89fb      	ldrh	r3, [r7, #14]
 800dd60:	461a      	mov	r2, r3
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	681a      	ldr	r2, [r3, #0]
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dd6e:	041b      	lsls	r3, r3, #16
 800dd70:	4619      	mov	r1, r3
 800dd72:	4610      	mov	r0, r2
 800dd74:	f002 fdbe 	bl	80108f4 <SDMMC_CmdSendCSD>
 800dd78:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800dd7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd7c:	2b00      	cmp	r3, #0
 800dd7e:	d001      	beq.n	800dd84 <SD_InitCard+0xdc>
    {
      return errorstate;
 800dd80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd82:	e05a      	b.n	800de3a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	2100      	movs	r1, #0
 800dd8a:	4618      	mov	r0, r3
 800dd8c:	f002 fba1 	bl	80104d2 <SDIO_GetResponse>
 800dd90:	4602      	mov	r2, r0
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	681b      	ldr	r3, [r3, #0]
 800dd9a:	2104      	movs	r1, #4
 800dd9c:	4618      	mov	r0, r3
 800dd9e:	f002 fb98 	bl	80104d2 <SDIO_GetResponse>
 800dda2:	4602      	mov	r2, r0
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	2108      	movs	r1, #8
 800ddae:	4618      	mov	r0, r3
 800ddb0:	f002 fb8f 	bl	80104d2 <SDIO_GetResponse>
 800ddb4:	4602      	mov	r2, r0
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	210c      	movs	r1, #12
 800ddc0:	4618      	mov	r0, r3
 800ddc2:	f002 fb86 	bl	80104d2 <SDIO_GetResponse>
 800ddc6:	4602      	mov	r2, r0
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	681b      	ldr	r3, [r3, #0]
 800ddd0:	2104      	movs	r1, #4
 800ddd2:	4618      	mov	r0, r3
 800ddd4:	f002 fb7d 	bl	80104d2 <SDIO_GetResponse>
 800ddd8:	4603      	mov	r3, r0
 800ddda:	0d1a      	lsrs	r2, r3, #20
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800dde0:	f107 0310 	add.w	r3, r7, #16
 800dde4:	4619      	mov	r1, r3
 800dde6:	6878      	ldr	r0, [r7, #4]
 800dde8:	f7ff fbe4 	bl	800d5b4 <HAL_SD_GetCardCSD>
 800ddec:	4603      	mov	r3, r0
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	d002      	beq.n	800ddf8 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ddf2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800ddf6:	e020      	b.n	800de3a <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	6819      	ldr	r1, [r3, #0]
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800de00:	041b      	lsls	r3, r3, #16
 800de02:	f04f 0400 	mov.w	r4, #0
 800de06:	461a      	mov	r2, r3
 800de08:	4623      	mov	r3, r4
 800de0a:	4608      	mov	r0, r1
 800de0c:	f002 fc6c 	bl	80106e8 <SDMMC_CmdSelDesel>
 800de10:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800de12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800de14:	2b00      	cmp	r3, #0
 800de16:	d001      	beq.n	800de1c <SD_InitCard+0x174>
  {
    return errorstate;
 800de18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800de1a:	e00e      	b.n	800de3a <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	681d      	ldr	r5, [r3, #0]
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	466c      	mov	r4, sp
 800de24:	f103 0210 	add.w	r2, r3, #16
 800de28:	ca07      	ldmia	r2, {r0, r1, r2}
 800de2a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800de2e:	3304      	adds	r3, #4
 800de30:	cb0e      	ldmia	r3, {r1, r2, r3}
 800de32:	4628      	mov	r0, r5
 800de34:	f002 fab0 	bl	8010398 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800de38:	2300      	movs	r3, #0
}
 800de3a:	4618      	mov	r0, r3
 800de3c:	3740      	adds	r7, #64	; 0x40
 800de3e:	46bd      	mov	sp, r7
 800de40:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800de44 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800de44:	b580      	push	{r7, lr}
 800de46:	b086      	sub	sp, #24
 800de48:	af00      	add	r7, sp, #0
 800de4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800de4c:	2300      	movs	r3, #0
 800de4e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800de50:	2300      	movs	r3, #0
 800de52:	617b      	str	r3, [r7, #20]
 800de54:	2300      	movs	r3, #0
 800de56:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	4618      	mov	r0, r3
 800de5e:	f002 fc66 	bl	801072e <SDMMC_CmdGoIdleState>
 800de62:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800de64:	68fb      	ldr	r3, [r7, #12]
 800de66:	2b00      	cmp	r3, #0
 800de68:	d001      	beq.n	800de6e <SD_PowerON+0x2a>
  {
    return errorstate;
 800de6a:	68fb      	ldr	r3, [r7, #12]
 800de6c:	e072      	b.n	800df54 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	4618      	mov	r0, r3
 800de74:	f002 fc79 	bl	801076a <SDMMC_CmdOperCond>
 800de78:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800de7a:	68fb      	ldr	r3, [r7, #12]
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d00d      	beq.n	800de9c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	2200      	movs	r2, #0
 800de84:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	4618      	mov	r0, r3
 800de8c:	f002 fc4f 	bl	801072e <SDMMC_CmdGoIdleState>
 800de90:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	2b00      	cmp	r3, #0
 800de96:	d004      	beq.n	800dea2 <SD_PowerON+0x5e>
    {
      return errorstate;
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	e05b      	b.n	800df54 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	2201      	movs	r2, #1
 800dea0:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800dea6:	2b01      	cmp	r3, #1
 800dea8:	d137      	bne.n	800df1a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	2100      	movs	r1, #0
 800deb0:	4618      	mov	r0, r3
 800deb2:	f002 fc79 	bl	80107a8 <SDMMC_CmdAppCommand>
 800deb6:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800deb8:	68fb      	ldr	r3, [r7, #12]
 800deba:	2b00      	cmp	r3, #0
 800debc:	d02d      	beq.n	800df1a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800debe:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800dec2:	e047      	b.n	800df54 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	2100      	movs	r1, #0
 800deca:	4618      	mov	r0, r3
 800decc:	f002 fc6c 	bl	80107a8 <SDMMC_CmdAppCommand>
 800ded0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d001      	beq.n	800dedc <SD_PowerON+0x98>
    {
      return errorstate;
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	e03b      	b.n	800df54 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	681b      	ldr	r3, [r3, #0]
 800dee0:	491e      	ldr	r1, [pc, #120]	; (800df5c <SD_PowerON+0x118>)
 800dee2:	4618      	mov	r0, r3
 800dee4:	f002 fc82 	bl	80107ec <SDMMC_CmdAppOperCommand>
 800dee8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	2b00      	cmp	r3, #0
 800deee:	d002      	beq.n	800def6 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800def0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800def4:	e02e      	b.n	800df54 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	2100      	movs	r1, #0
 800defc:	4618      	mov	r0, r3
 800defe:	f002 fae8 	bl	80104d2 <SDIO_GetResponse>
 800df02:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800df04:	697b      	ldr	r3, [r7, #20]
 800df06:	0fdb      	lsrs	r3, r3, #31
 800df08:	2b01      	cmp	r3, #1
 800df0a:	d101      	bne.n	800df10 <SD_PowerON+0xcc>
 800df0c:	2301      	movs	r3, #1
 800df0e:	e000      	b.n	800df12 <SD_PowerON+0xce>
 800df10:	2300      	movs	r3, #0
 800df12:	613b      	str	r3, [r7, #16]

    count++;
 800df14:	68bb      	ldr	r3, [r7, #8]
 800df16:	3301      	adds	r3, #1
 800df18:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800df1a:	68bb      	ldr	r3, [r7, #8]
 800df1c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800df20:	4293      	cmp	r3, r2
 800df22:	d802      	bhi.n	800df2a <SD_PowerON+0xe6>
 800df24:	693b      	ldr	r3, [r7, #16]
 800df26:	2b00      	cmp	r3, #0
 800df28:	d0cc      	beq.n	800dec4 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800df2a:	68bb      	ldr	r3, [r7, #8]
 800df2c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800df30:	4293      	cmp	r3, r2
 800df32:	d902      	bls.n	800df3a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800df34:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800df38:	e00c      	b.n	800df54 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800df3a:	697b      	ldr	r3, [r7, #20]
 800df3c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800df40:	2b00      	cmp	r3, #0
 800df42:	d003      	beq.n	800df4c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	2201      	movs	r2, #1
 800df48:	645a      	str	r2, [r3, #68]	; 0x44
 800df4a:	e002      	b.n	800df52 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	2200      	movs	r2, #0
 800df50:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800df52:	2300      	movs	r3, #0
}
 800df54:	4618      	mov	r0, r3
 800df56:	3718      	adds	r7, #24
 800df58:	46bd      	mov	sp, r7
 800df5a:	bd80      	pop	{r7, pc}
 800df5c:	c1100000 	.word	0xc1100000

0800df60 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800df60:	b580      	push	{r7, lr}
 800df62:	b084      	sub	sp, #16
 800df64:	af00      	add	r7, sp, #0
 800df66:	6078      	str	r0, [r7, #4]
 800df68:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800df6a:	683b      	ldr	r3, [r7, #0]
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d102      	bne.n	800df76 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800df70:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800df74:	e018      	b.n	800dfa8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	681a      	ldr	r2, [r3, #0]
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800df7e:	041b      	lsls	r3, r3, #16
 800df80:	4619      	mov	r1, r3
 800df82:	4610      	mov	r0, r2
 800df84:	f002 fcf6 	bl	8010974 <SDMMC_CmdSendStatus>
 800df88:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800df8a:	68fb      	ldr	r3, [r7, #12]
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	d001      	beq.n	800df94 <SD_SendStatus+0x34>
  {
    return errorstate;
 800df90:	68fb      	ldr	r3, [r7, #12]
 800df92:	e009      	b.n	800dfa8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	2100      	movs	r1, #0
 800df9a:	4618      	mov	r0, r3
 800df9c:	f002 fa99 	bl	80104d2 <SDIO_GetResponse>
 800dfa0:	4602      	mov	r2, r0
 800dfa2:	683b      	ldr	r3, [r7, #0]
 800dfa4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800dfa6:	2300      	movs	r3, #0
}
 800dfa8:	4618      	mov	r0, r3
 800dfaa:	3710      	adds	r7, #16
 800dfac:	46bd      	mov	sp, r7
 800dfae:	bd80      	pop	{r7, pc}

0800dfb0 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800dfb0:	b580      	push	{r7, lr}
 800dfb2:	b086      	sub	sp, #24
 800dfb4:	af00      	add	r7, sp, #0
 800dfb6:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800dfb8:	2300      	movs	r3, #0
 800dfba:	60fb      	str	r3, [r7, #12]
 800dfbc:	2300      	movs	r3, #0
 800dfbe:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	2100      	movs	r1, #0
 800dfc6:	4618      	mov	r0, r3
 800dfc8:	f002 fa83 	bl	80104d2 <SDIO_GetResponse>
 800dfcc:	4603      	mov	r3, r0
 800dfce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800dfd2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800dfd6:	d102      	bne.n	800dfde <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800dfd8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800dfdc:	e02f      	b.n	800e03e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800dfde:	f107 030c 	add.w	r3, r7, #12
 800dfe2:	4619      	mov	r1, r3
 800dfe4:	6878      	ldr	r0, [r7, #4]
 800dfe6:	f000 f879 	bl	800e0dc <SD_FindSCR>
 800dfea:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dfec:	697b      	ldr	r3, [r7, #20]
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d001      	beq.n	800dff6 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800dff2:	697b      	ldr	r3, [r7, #20]
 800dff4:	e023      	b.n	800e03e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800dff6:	693b      	ldr	r3, [r7, #16]
 800dff8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d01c      	beq.n	800e03a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	681a      	ldr	r2, [r3, #0]
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e008:	041b      	lsls	r3, r3, #16
 800e00a:	4619      	mov	r1, r3
 800e00c:	4610      	mov	r0, r2
 800e00e:	f002 fbcb 	bl	80107a8 <SDMMC_CmdAppCommand>
 800e012:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e014:	697b      	ldr	r3, [r7, #20]
 800e016:	2b00      	cmp	r3, #0
 800e018:	d001      	beq.n	800e01e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800e01a:	697b      	ldr	r3, [r7, #20]
 800e01c:	e00f      	b.n	800e03e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	681b      	ldr	r3, [r3, #0]
 800e022:	2102      	movs	r1, #2
 800e024:	4618      	mov	r0, r3
 800e026:	f002 fc04 	bl	8010832 <SDMMC_CmdBusWidth>
 800e02a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e02c:	697b      	ldr	r3, [r7, #20]
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d001      	beq.n	800e036 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800e032:	697b      	ldr	r3, [r7, #20]
 800e034:	e003      	b.n	800e03e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e036:	2300      	movs	r3, #0
 800e038:	e001      	b.n	800e03e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e03a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800e03e:	4618      	mov	r0, r3
 800e040:	3718      	adds	r7, #24
 800e042:	46bd      	mov	sp, r7
 800e044:	bd80      	pop	{r7, pc}

0800e046 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800e046:	b580      	push	{r7, lr}
 800e048:	b086      	sub	sp, #24
 800e04a:	af00      	add	r7, sp, #0
 800e04c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800e04e:	2300      	movs	r3, #0
 800e050:	60fb      	str	r3, [r7, #12]
 800e052:	2300      	movs	r3, #0
 800e054:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	2100      	movs	r1, #0
 800e05c:	4618      	mov	r0, r3
 800e05e:	f002 fa38 	bl	80104d2 <SDIO_GetResponse>
 800e062:	4603      	mov	r3, r0
 800e064:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e068:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e06c:	d102      	bne.n	800e074 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e06e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e072:	e02f      	b.n	800e0d4 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e074:	f107 030c 	add.w	r3, r7, #12
 800e078:	4619      	mov	r1, r3
 800e07a:	6878      	ldr	r0, [r7, #4]
 800e07c:	f000 f82e 	bl	800e0dc <SD_FindSCR>
 800e080:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e082:	697b      	ldr	r3, [r7, #20]
 800e084:	2b00      	cmp	r3, #0
 800e086:	d001      	beq.n	800e08c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800e088:	697b      	ldr	r3, [r7, #20]
 800e08a:	e023      	b.n	800e0d4 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e08c:	693b      	ldr	r3, [r7, #16]
 800e08e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e092:	2b00      	cmp	r3, #0
 800e094:	d01c      	beq.n	800e0d0 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	681a      	ldr	r2, [r3, #0]
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e09e:	041b      	lsls	r3, r3, #16
 800e0a0:	4619      	mov	r1, r3
 800e0a2:	4610      	mov	r0, r2
 800e0a4:	f002 fb80 	bl	80107a8 <SDMMC_CmdAppCommand>
 800e0a8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e0aa:	697b      	ldr	r3, [r7, #20]
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	d001      	beq.n	800e0b4 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800e0b0:	697b      	ldr	r3, [r7, #20]
 800e0b2:	e00f      	b.n	800e0d4 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	681b      	ldr	r3, [r3, #0]
 800e0b8:	2100      	movs	r1, #0
 800e0ba:	4618      	mov	r0, r3
 800e0bc:	f002 fbb9 	bl	8010832 <SDMMC_CmdBusWidth>
 800e0c0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e0c2:	697b      	ldr	r3, [r7, #20]
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d001      	beq.n	800e0cc <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800e0c8:	697b      	ldr	r3, [r7, #20]
 800e0ca:	e003      	b.n	800e0d4 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e0cc:	2300      	movs	r3, #0
 800e0ce:	e001      	b.n	800e0d4 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e0d0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800e0d4:	4618      	mov	r0, r3
 800e0d6:	3718      	adds	r7, #24
 800e0d8:	46bd      	mov	sp, r7
 800e0da:	bd80      	pop	{r7, pc}

0800e0dc <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800e0dc:	b590      	push	{r4, r7, lr}
 800e0de:	b08f      	sub	sp, #60	; 0x3c
 800e0e0:	af00      	add	r7, sp, #0
 800e0e2:	6078      	str	r0, [r7, #4]
 800e0e4:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800e0e6:	f7fb fd63 	bl	8009bb0 <HAL_GetTick>
 800e0ea:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800e0ec:	2300      	movs	r3, #0
 800e0ee:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800e0f0:	2300      	movs	r3, #0
 800e0f2:	60bb      	str	r3, [r7, #8]
 800e0f4:	2300      	movs	r3, #0
 800e0f6:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800e0f8:	683b      	ldr	r3, [r7, #0]
 800e0fa:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	681b      	ldr	r3, [r3, #0]
 800e100:	2108      	movs	r1, #8
 800e102:	4618      	mov	r0, r3
 800e104:	f002 fa24 	bl	8010550 <SDMMC_CmdBlockLength>
 800e108:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e10a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d001      	beq.n	800e114 <SD_FindSCR+0x38>
  {
    return errorstate;
 800e110:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e112:	e0a9      	b.n	800e268 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	681a      	ldr	r2, [r3, #0]
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e11c:	041b      	lsls	r3, r3, #16
 800e11e:	4619      	mov	r1, r3
 800e120:	4610      	mov	r0, r2
 800e122:	f002 fb41 	bl	80107a8 <SDMMC_CmdAppCommand>
 800e126:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d001      	beq.n	800e132 <SD_FindSCR+0x56>
  {
    return errorstate;
 800e12e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e130:	e09a      	b.n	800e268 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e132:	f04f 33ff 	mov.w	r3, #4294967295
 800e136:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800e138:	2308      	movs	r3, #8
 800e13a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800e13c:	2330      	movs	r3, #48	; 0x30
 800e13e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800e140:	2302      	movs	r3, #2
 800e142:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800e144:	2300      	movs	r3, #0
 800e146:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800e148:	2301      	movs	r3, #1
 800e14a:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	f107 0210 	add.w	r2, r7, #16
 800e154:	4611      	mov	r1, r2
 800e156:	4618      	mov	r0, r3
 800e158:	f002 f9ce 	bl	80104f8 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	681b      	ldr	r3, [r3, #0]
 800e160:	4618      	mov	r0, r3
 800e162:	f002 fb88 	bl	8010876 <SDMMC_CmdSendSCR>
 800e166:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d022      	beq.n	800e1b4 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800e16e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e170:	e07a      	b.n	800e268 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e178:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d00e      	beq.n	800e19e <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	6819      	ldr	r1, [r3, #0]
 800e184:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e186:	009b      	lsls	r3, r3, #2
 800e188:	f107 0208 	add.w	r2, r7, #8
 800e18c:	18d4      	adds	r4, r2, r3
 800e18e:	4608      	mov	r0, r1
 800e190:	f002 f92d 	bl	80103ee <SDIO_ReadFIFO>
 800e194:	4603      	mov	r3, r0
 800e196:	6023      	str	r3, [r4, #0]
      index++;
 800e198:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e19a:	3301      	adds	r3, #1
 800e19c:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e19e:	f7fb fd07 	bl	8009bb0 <HAL_GetTick>
 800e1a2:	4602      	mov	r2, r0
 800e1a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1a6:	1ad3      	subs	r3, r2, r3
 800e1a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1ac:	d102      	bne.n	800e1b4 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e1ae:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e1b2:	e059      	b.n	800e268 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e1ba:	f240 432a 	movw	r3, #1066	; 0x42a
 800e1be:	4013      	ands	r3, r2
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d0d6      	beq.n	800e172 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	681b      	ldr	r3, [r3, #0]
 800e1c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e1ca:	f003 0308 	and.w	r3, r3, #8
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d005      	beq.n	800e1de <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	2208      	movs	r2, #8
 800e1d8:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e1da:	2308      	movs	r3, #8
 800e1dc:	e044      	b.n	800e268 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e1e4:	f003 0302 	and.w	r3, r3, #2
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	d005      	beq.n	800e1f8 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	681b      	ldr	r3, [r3, #0]
 800e1f0:	2202      	movs	r2, #2
 800e1f2:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e1f4:	2302      	movs	r3, #2
 800e1f6:	e037      	b.n	800e268 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	681b      	ldr	r3, [r3, #0]
 800e1fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e1fe:	f003 0320 	and.w	r3, r3, #32
 800e202:	2b00      	cmp	r3, #0
 800e204:	d005      	beq.n	800e212 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	681b      	ldr	r3, [r3, #0]
 800e20a:	2220      	movs	r2, #32
 800e20c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800e20e:	2320      	movs	r3, #32
 800e210:	e02a      	b.n	800e268 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	f240 523a 	movw	r2, #1338	; 0x53a
 800e21a:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	061a      	lsls	r2, r3, #24
 800e220:	68fb      	ldr	r3, [r7, #12]
 800e222:	021b      	lsls	r3, r3, #8
 800e224:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e228:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	0a1b      	lsrs	r3, r3, #8
 800e22e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e232:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	0e1b      	lsrs	r3, r3, #24
 800e238:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e23a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e23c:	601a      	str	r2, [r3, #0]
    scr++;
 800e23e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e240:	3304      	adds	r3, #4
 800e242:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e244:	68bb      	ldr	r3, [r7, #8]
 800e246:	061a      	lsls	r2, r3, #24
 800e248:	68bb      	ldr	r3, [r7, #8]
 800e24a:	021b      	lsls	r3, r3, #8
 800e24c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e250:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e252:	68bb      	ldr	r3, [r7, #8]
 800e254:	0a1b      	lsrs	r3, r3, #8
 800e256:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e25a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e25c:	68bb      	ldr	r3, [r7, #8]
 800e25e:	0e1b      	lsrs	r3, r3, #24
 800e260:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e264:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800e266:	2300      	movs	r3, #0
}
 800e268:	4618      	mov	r0, r3
 800e26a:	373c      	adds	r7, #60	; 0x3c
 800e26c:	46bd      	mov	sp, r7
 800e26e:	bd90      	pop	{r4, r7, pc}

0800e270 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800e270:	b580      	push	{r7, lr}
 800e272:	b086      	sub	sp, #24
 800e274:	af00      	add	r7, sp, #0
 800e276:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e27c:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e282:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800e284:	693b      	ldr	r3, [r7, #16]
 800e286:	2b00      	cmp	r3, #0
 800e288:	d03f      	beq.n	800e30a <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800e28a:	2300      	movs	r3, #0
 800e28c:	617b      	str	r3, [r7, #20]
 800e28e:	e033      	b.n	800e2f8 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	681b      	ldr	r3, [r3, #0]
 800e294:	4618      	mov	r0, r3
 800e296:	f002 f8aa 	bl	80103ee <SDIO_ReadFIFO>
 800e29a:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800e29c:	68bb      	ldr	r3, [r7, #8]
 800e29e:	b2da      	uxtb	r2, r3
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	3301      	adds	r3, #1
 800e2a8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e2aa:	693b      	ldr	r3, [r7, #16]
 800e2ac:	3b01      	subs	r3, #1
 800e2ae:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800e2b0:	68bb      	ldr	r3, [r7, #8]
 800e2b2:	0a1b      	lsrs	r3, r3, #8
 800e2b4:	b2da      	uxtb	r2, r3
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e2ba:	68fb      	ldr	r3, [r7, #12]
 800e2bc:	3301      	adds	r3, #1
 800e2be:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e2c0:	693b      	ldr	r3, [r7, #16]
 800e2c2:	3b01      	subs	r3, #1
 800e2c4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800e2c6:	68bb      	ldr	r3, [r7, #8]
 800e2c8:	0c1b      	lsrs	r3, r3, #16
 800e2ca:	b2da      	uxtb	r2, r3
 800e2cc:	68fb      	ldr	r3, [r7, #12]
 800e2ce:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	3301      	adds	r3, #1
 800e2d4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e2d6:	693b      	ldr	r3, [r7, #16]
 800e2d8:	3b01      	subs	r3, #1
 800e2da:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800e2dc:	68bb      	ldr	r3, [r7, #8]
 800e2de:	0e1b      	lsrs	r3, r3, #24
 800e2e0:	b2da      	uxtb	r2, r3
 800e2e2:	68fb      	ldr	r3, [r7, #12]
 800e2e4:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	3301      	adds	r3, #1
 800e2ea:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e2ec:	693b      	ldr	r3, [r7, #16]
 800e2ee:	3b01      	subs	r3, #1
 800e2f0:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800e2f2:	697b      	ldr	r3, [r7, #20]
 800e2f4:	3301      	adds	r3, #1
 800e2f6:	617b      	str	r3, [r7, #20]
 800e2f8:	697b      	ldr	r3, [r7, #20]
 800e2fa:	2b07      	cmp	r3, #7
 800e2fc:	d9c8      	bls.n	800e290 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	68fa      	ldr	r2, [r7, #12]
 800e302:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	693a      	ldr	r2, [r7, #16]
 800e308:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800e30a:	bf00      	nop
 800e30c:	3718      	adds	r7, #24
 800e30e:	46bd      	mov	sp, r7
 800e310:	bd80      	pop	{r7, pc}

0800e312 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800e312:	b580      	push	{r7, lr}
 800e314:	b086      	sub	sp, #24
 800e316:	af00      	add	r7, sp, #0
 800e318:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	6a1b      	ldr	r3, [r3, #32]
 800e31e:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e324:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800e326:	693b      	ldr	r3, [r7, #16]
 800e328:	2b00      	cmp	r3, #0
 800e32a:	d043      	beq.n	800e3b4 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800e32c:	2300      	movs	r3, #0
 800e32e:	617b      	str	r3, [r7, #20]
 800e330:	e037      	b.n	800e3a2 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800e332:	68fb      	ldr	r3, [r7, #12]
 800e334:	781b      	ldrb	r3, [r3, #0]
 800e336:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	3301      	adds	r3, #1
 800e33c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e33e:	693b      	ldr	r3, [r7, #16]
 800e340:	3b01      	subs	r3, #1
 800e342:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	781b      	ldrb	r3, [r3, #0]
 800e348:	021a      	lsls	r2, r3, #8
 800e34a:	68bb      	ldr	r3, [r7, #8]
 800e34c:	4313      	orrs	r3, r2
 800e34e:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e350:	68fb      	ldr	r3, [r7, #12]
 800e352:	3301      	adds	r3, #1
 800e354:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e356:	693b      	ldr	r3, [r7, #16]
 800e358:	3b01      	subs	r3, #1
 800e35a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	781b      	ldrb	r3, [r3, #0]
 800e360:	041a      	lsls	r2, r3, #16
 800e362:	68bb      	ldr	r3, [r7, #8]
 800e364:	4313      	orrs	r3, r2
 800e366:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	3301      	adds	r3, #1
 800e36c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e36e:	693b      	ldr	r3, [r7, #16]
 800e370:	3b01      	subs	r3, #1
 800e372:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800e374:	68fb      	ldr	r3, [r7, #12]
 800e376:	781b      	ldrb	r3, [r3, #0]
 800e378:	061a      	lsls	r2, r3, #24
 800e37a:	68bb      	ldr	r3, [r7, #8]
 800e37c:	4313      	orrs	r3, r2
 800e37e:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e380:	68fb      	ldr	r3, [r7, #12]
 800e382:	3301      	adds	r3, #1
 800e384:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e386:	693b      	ldr	r3, [r7, #16]
 800e388:	3b01      	subs	r3, #1
 800e38a:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	f107 0208 	add.w	r2, r7, #8
 800e394:	4611      	mov	r1, r2
 800e396:	4618      	mov	r0, r3
 800e398:	f002 f836 	bl	8010408 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800e39c:	697b      	ldr	r3, [r7, #20]
 800e39e:	3301      	adds	r3, #1
 800e3a0:	617b      	str	r3, [r7, #20]
 800e3a2:	697b      	ldr	r3, [r7, #20]
 800e3a4:	2b07      	cmp	r3, #7
 800e3a6:	d9c4      	bls.n	800e332 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	68fa      	ldr	r2, [r7, #12]
 800e3ac:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	693a      	ldr	r2, [r7, #16]
 800e3b2:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800e3b4:	bf00      	nop
 800e3b6:	3718      	adds	r7, #24
 800e3b8:	46bd      	mov	sp, r7
 800e3ba:	bd80      	pop	{r7, pc}

0800e3bc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e3bc:	b580      	push	{r7, lr}
 800e3be:	b082      	sub	sp, #8
 800e3c0:	af00      	add	r7, sp, #0
 800e3c2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	d101      	bne.n	800e3ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e3ca:	2301      	movs	r3, #1
 800e3cc:	e056      	b.n	800e47c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	2200      	movs	r2, #0
 800e3d2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e3da:	b2db      	uxtb	r3, r3
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	d106      	bne.n	800e3ee <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	2200      	movs	r2, #0
 800e3e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e3e8:	6878      	ldr	r0, [r7, #4]
 800e3ea:	f7f8 fe47 	bl	800707c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	2202      	movs	r2, #2
 800e3f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	681b      	ldr	r3, [r3, #0]
 800e3fa:	681a      	ldr	r2, [r3, #0]
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e404:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	685a      	ldr	r2, [r3, #4]
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	689b      	ldr	r3, [r3, #8]
 800e40e:	431a      	orrs	r2, r3
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	68db      	ldr	r3, [r3, #12]
 800e414:	431a      	orrs	r2, r3
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	691b      	ldr	r3, [r3, #16]
 800e41a:	431a      	orrs	r2, r3
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	695b      	ldr	r3, [r3, #20]
 800e420:	431a      	orrs	r2, r3
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	699b      	ldr	r3, [r3, #24]
 800e426:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e42a:	431a      	orrs	r2, r3
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	69db      	ldr	r3, [r3, #28]
 800e430:	431a      	orrs	r2, r3
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	6a1b      	ldr	r3, [r3, #32]
 800e436:	ea42 0103 	orr.w	r1, r2, r3
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	681b      	ldr	r3, [r3, #0]
 800e442:	430a      	orrs	r2, r1
 800e444:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	699b      	ldr	r3, [r3, #24]
 800e44a:	0c1b      	lsrs	r3, r3, #16
 800e44c:	f003 0104 	and.w	r1, r3, #4
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	430a      	orrs	r2, r1
 800e45a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	681b      	ldr	r3, [r3, #0]
 800e460:	69da      	ldr	r2, [r3, #28]
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e46a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	2200      	movs	r2, #0
 800e470:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	2201      	movs	r2, #1
 800e476:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800e47a:	2300      	movs	r3, #0
}
 800e47c:	4618      	mov	r0, r3
 800e47e:	3708      	adds	r7, #8
 800e480:	46bd      	mov	sp, r7
 800e482:	bd80      	pop	{r7, pc}

0800e484 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e484:	b580      	push	{r7, lr}
 800e486:	b088      	sub	sp, #32
 800e488:	af00      	add	r7, sp, #0
 800e48a:	60f8      	str	r0, [r7, #12]
 800e48c:	60b9      	str	r1, [r7, #8]
 800e48e:	603b      	str	r3, [r7, #0]
 800e490:	4613      	mov	r3, r2
 800e492:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e494:	2300      	movs	r3, #0
 800e496:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e498:	68fb      	ldr	r3, [r7, #12]
 800e49a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e49e:	2b01      	cmp	r3, #1
 800e4a0:	d101      	bne.n	800e4a6 <HAL_SPI_Transmit+0x22>
 800e4a2:	2302      	movs	r3, #2
 800e4a4:	e11e      	b.n	800e6e4 <HAL_SPI_Transmit+0x260>
 800e4a6:	68fb      	ldr	r3, [r7, #12]
 800e4a8:	2201      	movs	r2, #1
 800e4aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e4ae:	f7fb fb7f 	bl	8009bb0 <HAL_GetTick>
 800e4b2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800e4b4:	88fb      	ldrh	r3, [r7, #6]
 800e4b6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e4be:	b2db      	uxtb	r3, r3
 800e4c0:	2b01      	cmp	r3, #1
 800e4c2:	d002      	beq.n	800e4ca <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800e4c4:	2302      	movs	r3, #2
 800e4c6:	77fb      	strb	r3, [r7, #31]
    goto error;
 800e4c8:	e103      	b.n	800e6d2 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800e4ca:	68bb      	ldr	r3, [r7, #8]
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d002      	beq.n	800e4d6 <HAL_SPI_Transmit+0x52>
 800e4d0:	88fb      	ldrh	r3, [r7, #6]
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d102      	bne.n	800e4dc <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800e4d6:	2301      	movs	r3, #1
 800e4d8:	77fb      	strb	r3, [r7, #31]
    goto error;
 800e4da:	e0fa      	b.n	800e6d2 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e4dc:	68fb      	ldr	r3, [r7, #12]
 800e4de:	2203      	movs	r2, #3
 800e4e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	2200      	movs	r2, #0
 800e4e8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	68ba      	ldr	r2, [r7, #8]
 800e4ee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800e4f0:	68fb      	ldr	r3, [r7, #12]
 800e4f2:	88fa      	ldrh	r2, [r7, #6]
 800e4f4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	88fa      	ldrh	r2, [r7, #6]
 800e4fa:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	2200      	movs	r2, #0
 800e500:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800e502:	68fb      	ldr	r3, [r7, #12]
 800e504:	2200      	movs	r2, #0
 800e506:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	2200      	movs	r2, #0
 800e50c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	2200      	movs	r2, #0
 800e512:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	2200      	movs	r2, #0
 800e518:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e51a:	68fb      	ldr	r3, [r7, #12]
 800e51c:	689b      	ldr	r3, [r3, #8]
 800e51e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e522:	d107      	bne.n	800e534 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	681a      	ldr	r2, [r3, #0]
 800e52a:	68fb      	ldr	r3, [r7, #12]
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800e532:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	681b      	ldr	r3, [r3, #0]
 800e538:	681b      	ldr	r3, [r3, #0]
 800e53a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e53e:	2b40      	cmp	r3, #64	; 0x40
 800e540:	d007      	beq.n	800e552 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e542:	68fb      	ldr	r3, [r7, #12]
 800e544:	681b      	ldr	r3, [r3, #0]
 800e546:	681a      	ldr	r2, [r3, #0]
 800e548:	68fb      	ldr	r3, [r7, #12]
 800e54a:	681b      	ldr	r3, [r3, #0]
 800e54c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e550:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800e552:	68fb      	ldr	r3, [r7, #12]
 800e554:	68db      	ldr	r3, [r3, #12]
 800e556:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e55a:	d14b      	bne.n	800e5f4 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e55c:	68fb      	ldr	r3, [r7, #12]
 800e55e:	685b      	ldr	r3, [r3, #4]
 800e560:	2b00      	cmp	r3, #0
 800e562:	d002      	beq.n	800e56a <HAL_SPI_Transmit+0xe6>
 800e564:	8afb      	ldrh	r3, [r7, #22]
 800e566:	2b01      	cmp	r3, #1
 800e568:	d13e      	bne.n	800e5e8 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e56e:	881a      	ldrh	r2, [r3, #0]
 800e570:	68fb      	ldr	r3, [r7, #12]
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e57a:	1c9a      	adds	r2, r3, #2
 800e57c:	68fb      	ldr	r3, [r7, #12]
 800e57e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e584:	b29b      	uxth	r3, r3
 800e586:	3b01      	subs	r3, #1
 800e588:	b29a      	uxth	r2, r3
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800e58e:	e02b      	b.n	800e5e8 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	689b      	ldr	r3, [r3, #8]
 800e596:	f003 0302 	and.w	r3, r3, #2
 800e59a:	2b02      	cmp	r3, #2
 800e59c:	d112      	bne.n	800e5c4 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e5a2:	881a      	ldrh	r2, [r3, #0]
 800e5a4:	68fb      	ldr	r3, [r7, #12]
 800e5a6:	681b      	ldr	r3, [r3, #0]
 800e5a8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e5aa:	68fb      	ldr	r3, [r7, #12]
 800e5ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e5ae:	1c9a      	adds	r2, r3, #2
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e5b8:	b29b      	uxth	r3, r3
 800e5ba:	3b01      	subs	r3, #1
 800e5bc:	b29a      	uxth	r2, r3
 800e5be:	68fb      	ldr	r3, [r7, #12]
 800e5c0:	86da      	strh	r2, [r3, #54]	; 0x36
 800e5c2:	e011      	b.n	800e5e8 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e5c4:	f7fb faf4 	bl	8009bb0 <HAL_GetTick>
 800e5c8:	4602      	mov	r2, r0
 800e5ca:	69bb      	ldr	r3, [r7, #24]
 800e5cc:	1ad3      	subs	r3, r2, r3
 800e5ce:	683a      	ldr	r2, [r7, #0]
 800e5d0:	429a      	cmp	r2, r3
 800e5d2:	d803      	bhi.n	800e5dc <HAL_SPI_Transmit+0x158>
 800e5d4:	683b      	ldr	r3, [r7, #0]
 800e5d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5da:	d102      	bne.n	800e5e2 <HAL_SPI_Transmit+0x15e>
 800e5dc:	683b      	ldr	r3, [r7, #0]
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d102      	bne.n	800e5e8 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800e5e2:	2303      	movs	r3, #3
 800e5e4:	77fb      	strb	r3, [r7, #31]
          goto error;
 800e5e6:	e074      	b.n	800e6d2 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e5ec:	b29b      	uxth	r3, r3
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d1ce      	bne.n	800e590 <HAL_SPI_Transmit+0x10c>
 800e5f2:	e04c      	b.n	800e68e <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	685b      	ldr	r3, [r3, #4]
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d002      	beq.n	800e602 <HAL_SPI_Transmit+0x17e>
 800e5fc:	8afb      	ldrh	r3, [r7, #22]
 800e5fe:	2b01      	cmp	r3, #1
 800e600:	d140      	bne.n	800e684 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e602:	68fb      	ldr	r3, [r7, #12]
 800e604:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	330c      	adds	r3, #12
 800e60c:	7812      	ldrb	r2, [r2, #0]
 800e60e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800e610:	68fb      	ldr	r3, [r7, #12]
 800e612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e614:	1c5a      	adds	r2, r3, #1
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800e61a:	68fb      	ldr	r3, [r7, #12]
 800e61c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e61e:	b29b      	uxth	r3, r3
 800e620:	3b01      	subs	r3, #1
 800e622:	b29a      	uxth	r2, r3
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800e628:	e02c      	b.n	800e684 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e62a:	68fb      	ldr	r3, [r7, #12]
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	689b      	ldr	r3, [r3, #8]
 800e630:	f003 0302 	and.w	r3, r3, #2
 800e634:	2b02      	cmp	r3, #2
 800e636:	d113      	bne.n	800e660 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	330c      	adds	r3, #12
 800e642:	7812      	ldrb	r2, [r2, #0]
 800e644:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e64a:	1c5a      	adds	r2, r3, #1
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800e650:	68fb      	ldr	r3, [r7, #12]
 800e652:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e654:	b29b      	uxth	r3, r3
 800e656:	3b01      	subs	r3, #1
 800e658:	b29a      	uxth	r2, r3
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	86da      	strh	r2, [r3, #54]	; 0x36
 800e65e:	e011      	b.n	800e684 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e660:	f7fb faa6 	bl	8009bb0 <HAL_GetTick>
 800e664:	4602      	mov	r2, r0
 800e666:	69bb      	ldr	r3, [r7, #24]
 800e668:	1ad3      	subs	r3, r2, r3
 800e66a:	683a      	ldr	r2, [r7, #0]
 800e66c:	429a      	cmp	r2, r3
 800e66e:	d803      	bhi.n	800e678 <HAL_SPI_Transmit+0x1f4>
 800e670:	683b      	ldr	r3, [r7, #0]
 800e672:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e676:	d102      	bne.n	800e67e <HAL_SPI_Transmit+0x1fa>
 800e678:	683b      	ldr	r3, [r7, #0]
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	d102      	bne.n	800e684 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800e67e:	2303      	movs	r3, #3
 800e680:	77fb      	strb	r3, [r7, #31]
          goto error;
 800e682:	e026      	b.n	800e6d2 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e688:	b29b      	uxth	r3, r3
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	d1cd      	bne.n	800e62a <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e68e:	69ba      	ldr	r2, [r7, #24]
 800e690:	6839      	ldr	r1, [r7, #0]
 800e692:	68f8      	ldr	r0, [r7, #12]
 800e694:	f000 fba4 	bl	800ede0 <SPI_EndRxTxTransaction>
 800e698:	4603      	mov	r3, r0
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d002      	beq.n	800e6a4 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e69e:	68fb      	ldr	r3, [r7, #12]
 800e6a0:	2220      	movs	r2, #32
 800e6a2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	689b      	ldr	r3, [r3, #8]
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d10a      	bne.n	800e6c2 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e6ac:	2300      	movs	r3, #0
 800e6ae:	613b      	str	r3, [r7, #16]
 800e6b0:	68fb      	ldr	r3, [r7, #12]
 800e6b2:	681b      	ldr	r3, [r3, #0]
 800e6b4:	68db      	ldr	r3, [r3, #12]
 800e6b6:	613b      	str	r3, [r7, #16]
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	681b      	ldr	r3, [r3, #0]
 800e6bc:	689b      	ldr	r3, [r3, #8]
 800e6be:	613b      	str	r3, [r7, #16]
 800e6c0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e6c2:	68fb      	ldr	r3, [r7, #12]
 800e6c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	d002      	beq.n	800e6d0 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800e6ca:	2301      	movs	r3, #1
 800e6cc:	77fb      	strb	r3, [r7, #31]
 800e6ce:	e000      	b.n	800e6d2 <HAL_SPI_Transmit+0x24e>
  }

error:
 800e6d0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800e6d2:	68fb      	ldr	r3, [r7, #12]
 800e6d4:	2201      	movs	r2, #1
 800e6d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e6da:	68fb      	ldr	r3, [r7, #12]
 800e6dc:	2200      	movs	r2, #0
 800e6de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800e6e2:	7ffb      	ldrb	r3, [r7, #31]
}
 800e6e4:	4618      	mov	r0, r3
 800e6e6:	3720      	adds	r7, #32
 800e6e8:	46bd      	mov	sp, r7
 800e6ea:	bd80      	pop	{r7, pc}

0800e6ec <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e6ec:	b580      	push	{r7, lr}
 800e6ee:	b088      	sub	sp, #32
 800e6f0:	af02      	add	r7, sp, #8
 800e6f2:	60f8      	str	r0, [r7, #12]
 800e6f4:	60b9      	str	r1, [r7, #8]
 800e6f6:	603b      	str	r3, [r7, #0]
 800e6f8:	4613      	mov	r3, r2
 800e6fa:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e6fc:	2300      	movs	r3, #0
 800e6fe:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	685b      	ldr	r3, [r3, #4]
 800e704:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e708:	d112      	bne.n	800e730 <HAL_SPI_Receive+0x44>
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	689b      	ldr	r3, [r3, #8]
 800e70e:	2b00      	cmp	r3, #0
 800e710:	d10e      	bne.n	800e730 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	2204      	movs	r2, #4
 800e716:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800e71a:	88fa      	ldrh	r2, [r7, #6]
 800e71c:	683b      	ldr	r3, [r7, #0]
 800e71e:	9300      	str	r3, [sp, #0]
 800e720:	4613      	mov	r3, r2
 800e722:	68ba      	ldr	r2, [r7, #8]
 800e724:	68b9      	ldr	r1, [r7, #8]
 800e726:	68f8      	ldr	r0, [r7, #12]
 800e728:	f000 f8e9 	bl	800e8fe <HAL_SPI_TransmitReceive>
 800e72c:	4603      	mov	r3, r0
 800e72e:	e0e2      	b.n	800e8f6 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e730:	68fb      	ldr	r3, [r7, #12]
 800e732:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e736:	2b01      	cmp	r3, #1
 800e738:	d101      	bne.n	800e73e <HAL_SPI_Receive+0x52>
 800e73a:	2302      	movs	r3, #2
 800e73c:	e0db      	b.n	800e8f6 <HAL_SPI_Receive+0x20a>
 800e73e:	68fb      	ldr	r3, [r7, #12]
 800e740:	2201      	movs	r2, #1
 800e742:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e746:	f7fb fa33 	bl	8009bb0 <HAL_GetTick>
 800e74a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e752:	b2db      	uxtb	r3, r3
 800e754:	2b01      	cmp	r3, #1
 800e756:	d002      	beq.n	800e75e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800e758:	2302      	movs	r3, #2
 800e75a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800e75c:	e0c2      	b.n	800e8e4 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800e75e:	68bb      	ldr	r3, [r7, #8]
 800e760:	2b00      	cmp	r3, #0
 800e762:	d002      	beq.n	800e76a <HAL_SPI_Receive+0x7e>
 800e764:	88fb      	ldrh	r3, [r7, #6]
 800e766:	2b00      	cmp	r3, #0
 800e768:	d102      	bne.n	800e770 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800e76a:	2301      	movs	r3, #1
 800e76c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800e76e:	e0b9      	b.n	800e8e4 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800e770:	68fb      	ldr	r3, [r7, #12]
 800e772:	2204      	movs	r2, #4
 800e774:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e778:	68fb      	ldr	r3, [r7, #12]
 800e77a:	2200      	movs	r2, #0
 800e77c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800e77e:	68fb      	ldr	r3, [r7, #12]
 800e780:	68ba      	ldr	r2, [r7, #8]
 800e782:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800e784:	68fb      	ldr	r3, [r7, #12]
 800e786:	88fa      	ldrh	r2, [r7, #6]
 800e788:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800e78a:	68fb      	ldr	r3, [r7, #12]
 800e78c:	88fa      	ldrh	r2, [r7, #6]
 800e78e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800e790:	68fb      	ldr	r3, [r7, #12]
 800e792:	2200      	movs	r2, #0
 800e794:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800e796:	68fb      	ldr	r3, [r7, #12]
 800e798:	2200      	movs	r2, #0
 800e79a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800e79c:	68fb      	ldr	r3, [r7, #12]
 800e79e:	2200      	movs	r2, #0
 800e7a0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800e7a2:	68fb      	ldr	r3, [r7, #12]
 800e7a4:	2200      	movs	r2, #0
 800e7a6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800e7a8:	68fb      	ldr	r3, [r7, #12]
 800e7aa:	2200      	movs	r2, #0
 800e7ac:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e7ae:	68fb      	ldr	r3, [r7, #12]
 800e7b0:	689b      	ldr	r3, [r3, #8]
 800e7b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e7b6:	d107      	bne.n	800e7c8 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800e7b8:	68fb      	ldr	r3, [r7, #12]
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	681a      	ldr	r2, [r3, #0]
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	681b      	ldr	r3, [r3, #0]
 800e7c2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800e7c6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	681b      	ldr	r3, [r3, #0]
 800e7cc:	681b      	ldr	r3, [r3, #0]
 800e7ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e7d2:	2b40      	cmp	r3, #64	; 0x40
 800e7d4:	d007      	beq.n	800e7e6 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	681b      	ldr	r3, [r3, #0]
 800e7da:	681a      	ldr	r2, [r3, #0]
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e7e4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800e7e6:	68fb      	ldr	r3, [r7, #12]
 800e7e8:	68db      	ldr	r3, [r3, #12]
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	d162      	bne.n	800e8b4 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800e7ee:	e02e      	b.n	800e84e <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e7f0:	68fb      	ldr	r3, [r7, #12]
 800e7f2:	681b      	ldr	r3, [r3, #0]
 800e7f4:	689b      	ldr	r3, [r3, #8]
 800e7f6:	f003 0301 	and.w	r3, r3, #1
 800e7fa:	2b01      	cmp	r3, #1
 800e7fc:	d115      	bne.n	800e82a <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800e7fe:	68fb      	ldr	r3, [r7, #12]
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	f103 020c 	add.w	r2, r3, #12
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e80a:	7812      	ldrb	r2, [r2, #0]
 800e80c:	b2d2      	uxtb	r2, r2
 800e80e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e810:	68fb      	ldr	r3, [r7, #12]
 800e812:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e814:	1c5a      	adds	r2, r3, #1
 800e816:	68fb      	ldr	r3, [r7, #12]
 800e818:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e81e:	b29b      	uxth	r3, r3
 800e820:	3b01      	subs	r3, #1
 800e822:	b29a      	uxth	r2, r3
 800e824:	68fb      	ldr	r3, [r7, #12]
 800e826:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e828:	e011      	b.n	800e84e <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e82a:	f7fb f9c1 	bl	8009bb0 <HAL_GetTick>
 800e82e:	4602      	mov	r2, r0
 800e830:	693b      	ldr	r3, [r7, #16]
 800e832:	1ad3      	subs	r3, r2, r3
 800e834:	683a      	ldr	r2, [r7, #0]
 800e836:	429a      	cmp	r2, r3
 800e838:	d803      	bhi.n	800e842 <HAL_SPI_Receive+0x156>
 800e83a:	683b      	ldr	r3, [r7, #0]
 800e83c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e840:	d102      	bne.n	800e848 <HAL_SPI_Receive+0x15c>
 800e842:	683b      	ldr	r3, [r7, #0]
 800e844:	2b00      	cmp	r3, #0
 800e846:	d102      	bne.n	800e84e <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800e848:	2303      	movs	r3, #3
 800e84a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800e84c:	e04a      	b.n	800e8e4 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e852:	b29b      	uxth	r3, r3
 800e854:	2b00      	cmp	r3, #0
 800e856:	d1cb      	bne.n	800e7f0 <HAL_SPI_Receive+0x104>
 800e858:	e031      	b.n	800e8be <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e85a:	68fb      	ldr	r3, [r7, #12]
 800e85c:	681b      	ldr	r3, [r3, #0]
 800e85e:	689b      	ldr	r3, [r3, #8]
 800e860:	f003 0301 	and.w	r3, r3, #1
 800e864:	2b01      	cmp	r3, #1
 800e866:	d113      	bne.n	800e890 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	681b      	ldr	r3, [r3, #0]
 800e86c:	68da      	ldr	r2, [r3, #12]
 800e86e:	68fb      	ldr	r3, [r7, #12]
 800e870:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e872:	b292      	uxth	r2, r2
 800e874:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e87a:	1c9a      	adds	r2, r3, #2
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e884:	b29b      	uxth	r3, r3
 800e886:	3b01      	subs	r3, #1
 800e888:	b29a      	uxth	r2, r3
 800e88a:	68fb      	ldr	r3, [r7, #12]
 800e88c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e88e:	e011      	b.n	800e8b4 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e890:	f7fb f98e 	bl	8009bb0 <HAL_GetTick>
 800e894:	4602      	mov	r2, r0
 800e896:	693b      	ldr	r3, [r7, #16]
 800e898:	1ad3      	subs	r3, r2, r3
 800e89a:	683a      	ldr	r2, [r7, #0]
 800e89c:	429a      	cmp	r2, r3
 800e89e:	d803      	bhi.n	800e8a8 <HAL_SPI_Receive+0x1bc>
 800e8a0:	683b      	ldr	r3, [r7, #0]
 800e8a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8a6:	d102      	bne.n	800e8ae <HAL_SPI_Receive+0x1c2>
 800e8a8:	683b      	ldr	r3, [r7, #0]
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	d102      	bne.n	800e8b4 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800e8ae:	2303      	movs	r3, #3
 800e8b0:	75fb      	strb	r3, [r7, #23]
          goto error;
 800e8b2:	e017      	b.n	800e8e4 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800e8b4:	68fb      	ldr	r3, [r7, #12]
 800e8b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e8b8:	b29b      	uxth	r3, r3
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	d1cd      	bne.n	800e85a <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e8be:	693a      	ldr	r2, [r7, #16]
 800e8c0:	6839      	ldr	r1, [r7, #0]
 800e8c2:	68f8      	ldr	r0, [r7, #12]
 800e8c4:	f000 fa27 	bl	800ed16 <SPI_EndRxTransaction>
 800e8c8:	4603      	mov	r3, r0
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	d002      	beq.n	800e8d4 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	2220      	movs	r2, #32
 800e8d2:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e8d4:	68fb      	ldr	r3, [r7, #12]
 800e8d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	d002      	beq.n	800e8e2 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800e8dc:	2301      	movs	r3, #1
 800e8de:	75fb      	strb	r3, [r7, #23]
 800e8e0:	e000      	b.n	800e8e4 <HAL_SPI_Receive+0x1f8>
  }

error :
 800e8e2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	2201      	movs	r2, #1
 800e8e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800e8ec:	68fb      	ldr	r3, [r7, #12]
 800e8ee:	2200      	movs	r2, #0
 800e8f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800e8f4:	7dfb      	ldrb	r3, [r7, #23]
}
 800e8f6:	4618      	mov	r0, r3
 800e8f8:	3718      	adds	r7, #24
 800e8fa:	46bd      	mov	sp, r7
 800e8fc:	bd80      	pop	{r7, pc}

0800e8fe <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800e8fe:	b580      	push	{r7, lr}
 800e900:	b08c      	sub	sp, #48	; 0x30
 800e902:	af00      	add	r7, sp, #0
 800e904:	60f8      	str	r0, [r7, #12]
 800e906:	60b9      	str	r1, [r7, #8]
 800e908:	607a      	str	r2, [r7, #4]
 800e90a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800e90c:	2301      	movs	r3, #1
 800e90e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800e910:	2300      	movs	r3, #0
 800e912:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e916:	68fb      	ldr	r3, [r7, #12]
 800e918:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e91c:	2b01      	cmp	r3, #1
 800e91e:	d101      	bne.n	800e924 <HAL_SPI_TransmitReceive+0x26>
 800e920:	2302      	movs	r3, #2
 800e922:	e18a      	b.n	800ec3a <HAL_SPI_TransmitReceive+0x33c>
 800e924:	68fb      	ldr	r3, [r7, #12]
 800e926:	2201      	movs	r2, #1
 800e928:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e92c:	f7fb f940 	bl	8009bb0 <HAL_GetTick>
 800e930:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800e932:	68fb      	ldr	r3, [r7, #12]
 800e934:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e938:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800e93c:	68fb      	ldr	r3, [r7, #12]
 800e93e:	685b      	ldr	r3, [r3, #4]
 800e940:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800e942:	887b      	ldrh	r3, [r7, #2]
 800e944:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800e946:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e94a:	2b01      	cmp	r3, #1
 800e94c:	d00f      	beq.n	800e96e <HAL_SPI_TransmitReceive+0x70>
 800e94e:	69fb      	ldr	r3, [r7, #28]
 800e950:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e954:	d107      	bne.n	800e966 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800e956:	68fb      	ldr	r3, [r7, #12]
 800e958:	689b      	ldr	r3, [r3, #8]
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	d103      	bne.n	800e966 <HAL_SPI_TransmitReceive+0x68>
 800e95e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e962:	2b04      	cmp	r3, #4
 800e964:	d003      	beq.n	800e96e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800e966:	2302      	movs	r3, #2
 800e968:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800e96c:	e15b      	b.n	800ec26 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800e96e:	68bb      	ldr	r3, [r7, #8]
 800e970:	2b00      	cmp	r3, #0
 800e972:	d005      	beq.n	800e980 <HAL_SPI_TransmitReceive+0x82>
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	2b00      	cmp	r3, #0
 800e978:	d002      	beq.n	800e980 <HAL_SPI_TransmitReceive+0x82>
 800e97a:	887b      	ldrh	r3, [r7, #2]
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d103      	bne.n	800e988 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800e980:	2301      	movs	r3, #1
 800e982:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800e986:	e14e      	b.n	800ec26 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e988:	68fb      	ldr	r3, [r7, #12]
 800e98a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e98e:	b2db      	uxtb	r3, r3
 800e990:	2b04      	cmp	r3, #4
 800e992:	d003      	beq.n	800e99c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800e994:	68fb      	ldr	r3, [r7, #12]
 800e996:	2205      	movs	r2, #5
 800e998:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e99c:	68fb      	ldr	r3, [r7, #12]
 800e99e:	2200      	movs	r2, #0
 800e9a0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e9a2:	68fb      	ldr	r3, [r7, #12]
 800e9a4:	687a      	ldr	r2, [r7, #4]
 800e9a6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800e9a8:	68fb      	ldr	r3, [r7, #12]
 800e9aa:	887a      	ldrh	r2, [r7, #2]
 800e9ac:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800e9ae:	68fb      	ldr	r3, [r7, #12]
 800e9b0:	887a      	ldrh	r2, [r7, #2]
 800e9b2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800e9b4:	68fb      	ldr	r3, [r7, #12]
 800e9b6:	68ba      	ldr	r2, [r7, #8]
 800e9b8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	887a      	ldrh	r2, [r7, #2]
 800e9be:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800e9c0:	68fb      	ldr	r3, [r7, #12]
 800e9c2:	887a      	ldrh	r2, [r7, #2]
 800e9c4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e9c6:	68fb      	ldr	r3, [r7, #12]
 800e9c8:	2200      	movs	r2, #0
 800e9ca:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800e9cc:	68fb      	ldr	r3, [r7, #12]
 800e9ce:	2200      	movs	r2, #0
 800e9d0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e9d2:	68fb      	ldr	r3, [r7, #12]
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	681b      	ldr	r3, [r3, #0]
 800e9d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e9dc:	2b40      	cmp	r3, #64	; 0x40
 800e9de:	d007      	beq.n	800e9f0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e9e0:	68fb      	ldr	r3, [r7, #12]
 800e9e2:	681b      	ldr	r3, [r3, #0]
 800e9e4:	681a      	ldr	r2, [r3, #0]
 800e9e6:	68fb      	ldr	r3, [r7, #12]
 800e9e8:	681b      	ldr	r3, [r3, #0]
 800e9ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e9ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800e9f0:	68fb      	ldr	r3, [r7, #12]
 800e9f2:	68db      	ldr	r3, [r3, #12]
 800e9f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e9f8:	d178      	bne.n	800eaec <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e9fa:	68fb      	ldr	r3, [r7, #12]
 800e9fc:	685b      	ldr	r3, [r3, #4]
 800e9fe:	2b00      	cmp	r3, #0
 800ea00:	d002      	beq.n	800ea08 <HAL_SPI_TransmitReceive+0x10a>
 800ea02:	8b7b      	ldrh	r3, [r7, #26]
 800ea04:	2b01      	cmp	r3, #1
 800ea06:	d166      	bne.n	800ead6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ea08:	68fb      	ldr	r3, [r7, #12]
 800ea0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea0c:	881a      	ldrh	r2, [r3, #0]
 800ea0e:	68fb      	ldr	r3, [r7, #12]
 800ea10:	681b      	ldr	r3, [r3, #0]
 800ea12:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ea14:	68fb      	ldr	r3, [r7, #12]
 800ea16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea18:	1c9a      	adds	r2, r3, #2
 800ea1a:	68fb      	ldr	r3, [r7, #12]
 800ea1c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ea1e:	68fb      	ldr	r3, [r7, #12]
 800ea20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ea22:	b29b      	uxth	r3, r3
 800ea24:	3b01      	subs	r3, #1
 800ea26:	b29a      	uxth	r2, r3
 800ea28:	68fb      	ldr	r3, [r7, #12]
 800ea2a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ea2c:	e053      	b.n	800ead6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ea2e:	68fb      	ldr	r3, [r7, #12]
 800ea30:	681b      	ldr	r3, [r3, #0]
 800ea32:	689b      	ldr	r3, [r3, #8]
 800ea34:	f003 0302 	and.w	r3, r3, #2
 800ea38:	2b02      	cmp	r3, #2
 800ea3a:	d11b      	bne.n	800ea74 <HAL_SPI_TransmitReceive+0x176>
 800ea3c:	68fb      	ldr	r3, [r7, #12]
 800ea3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ea40:	b29b      	uxth	r3, r3
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	d016      	beq.n	800ea74 <HAL_SPI_TransmitReceive+0x176>
 800ea46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea48:	2b01      	cmp	r3, #1
 800ea4a:	d113      	bne.n	800ea74 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ea4c:	68fb      	ldr	r3, [r7, #12]
 800ea4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea50:	881a      	ldrh	r2, [r3, #0]
 800ea52:	68fb      	ldr	r3, [r7, #12]
 800ea54:	681b      	ldr	r3, [r3, #0]
 800ea56:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea5c:	1c9a      	adds	r2, r3, #2
 800ea5e:	68fb      	ldr	r3, [r7, #12]
 800ea60:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800ea62:	68fb      	ldr	r3, [r7, #12]
 800ea64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ea66:	b29b      	uxth	r3, r3
 800ea68:	3b01      	subs	r3, #1
 800ea6a:	b29a      	uxth	r2, r3
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ea70:	2300      	movs	r3, #0
 800ea72:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ea74:	68fb      	ldr	r3, [r7, #12]
 800ea76:	681b      	ldr	r3, [r3, #0]
 800ea78:	689b      	ldr	r3, [r3, #8]
 800ea7a:	f003 0301 	and.w	r3, r3, #1
 800ea7e:	2b01      	cmp	r3, #1
 800ea80:	d119      	bne.n	800eab6 <HAL_SPI_TransmitReceive+0x1b8>
 800ea82:	68fb      	ldr	r3, [r7, #12]
 800ea84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ea86:	b29b      	uxth	r3, r3
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d014      	beq.n	800eab6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	68da      	ldr	r2, [r3, #12]
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea96:	b292      	uxth	r2, r2
 800ea98:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea9e:	1c9a      	adds	r2, r3, #2
 800eaa0:	68fb      	ldr	r3, [r7, #12]
 800eaa2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800eaa4:	68fb      	ldr	r3, [r7, #12]
 800eaa6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eaa8:	b29b      	uxth	r3, r3
 800eaaa:	3b01      	subs	r3, #1
 800eaac:	b29a      	uxth	r2, r3
 800eaae:	68fb      	ldr	r3, [r7, #12]
 800eab0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800eab2:	2301      	movs	r3, #1
 800eab4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800eab6:	f7fb f87b 	bl	8009bb0 <HAL_GetTick>
 800eaba:	4602      	mov	r2, r0
 800eabc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eabe:	1ad3      	subs	r3, r2, r3
 800eac0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800eac2:	429a      	cmp	r2, r3
 800eac4:	d807      	bhi.n	800ead6 <HAL_SPI_TransmitReceive+0x1d8>
 800eac6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eacc:	d003      	beq.n	800ead6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800eace:	2303      	movs	r3, #3
 800ead0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800ead4:	e0a7      	b.n	800ec26 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ead6:	68fb      	ldr	r3, [r7, #12]
 800ead8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800eada:	b29b      	uxth	r3, r3
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d1a6      	bne.n	800ea2e <HAL_SPI_TransmitReceive+0x130>
 800eae0:	68fb      	ldr	r3, [r7, #12]
 800eae2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eae4:	b29b      	uxth	r3, r3
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	d1a1      	bne.n	800ea2e <HAL_SPI_TransmitReceive+0x130>
 800eaea:	e07c      	b.n	800ebe6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800eaec:	68fb      	ldr	r3, [r7, #12]
 800eaee:	685b      	ldr	r3, [r3, #4]
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	d002      	beq.n	800eafa <HAL_SPI_TransmitReceive+0x1fc>
 800eaf4:	8b7b      	ldrh	r3, [r7, #26]
 800eaf6:	2b01      	cmp	r3, #1
 800eaf8:	d16b      	bne.n	800ebd2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800eafa:	68fb      	ldr	r3, [r7, #12]
 800eafc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	681b      	ldr	r3, [r3, #0]
 800eb02:	330c      	adds	r3, #12
 800eb04:	7812      	ldrb	r2, [r2, #0]
 800eb06:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800eb08:	68fb      	ldr	r3, [r7, #12]
 800eb0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eb0c:	1c5a      	adds	r2, r3, #1
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800eb12:	68fb      	ldr	r3, [r7, #12]
 800eb14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800eb16:	b29b      	uxth	r3, r3
 800eb18:	3b01      	subs	r3, #1
 800eb1a:	b29a      	uxth	r2, r3
 800eb1c:	68fb      	ldr	r3, [r7, #12]
 800eb1e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800eb20:	e057      	b.n	800ebd2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	681b      	ldr	r3, [r3, #0]
 800eb26:	689b      	ldr	r3, [r3, #8]
 800eb28:	f003 0302 	and.w	r3, r3, #2
 800eb2c:	2b02      	cmp	r3, #2
 800eb2e:	d11c      	bne.n	800eb6a <HAL_SPI_TransmitReceive+0x26c>
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800eb34:	b29b      	uxth	r3, r3
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d017      	beq.n	800eb6a <HAL_SPI_TransmitReceive+0x26c>
 800eb3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb3c:	2b01      	cmp	r3, #1
 800eb3e:	d114      	bne.n	800eb6a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800eb40:	68fb      	ldr	r3, [r7, #12]
 800eb42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	681b      	ldr	r3, [r3, #0]
 800eb48:	330c      	adds	r3, #12
 800eb4a:	7812      	ldrb	r2, [r2, #0]
 800eb4c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800eb4e:	68fb      	ldr	r3, [r7, #12]
 800eb50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eb52:	1c5a      	adds	r2, r3, #1
 800eb54:	68fb      	ldr	r3, [r7, #12]
 800eb56:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800eb58:	68fb      	ldr	r3, [r7, #12]
 800eb5a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800eb5c:	b29b      	uxth	r3, r3
 800eb5e:	3b01      	subs	r3, #1
 800eb60:	b29a      	uxth	r2, r3
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800eb66:	2300      	movs	r3, #0
 800eb68:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	681b      	ldr	r3, [r3, #0]
 800eb6e:	689b      	ldr	r3, [r3, #8]
 800eb70:	f003 0301 	and.w	r3, r3, #1
 800eb74:	2b01      	cmp	r3, #1
 800eb76:	d119      	bne.n	800ebac <HAL_SPI_TransmitReceive+0x2ae>
 800eb78:	68fb      	ldr	r3, [r7, #12]
 800eb7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eb7c:	b29b      	uxth	r3, r3
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d014      	beq.n	800ebac <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800eb82:	68fb      	ldr	r3, [r7, #12]
 800eb84:	681b      	ldr	r3, [r3, #0]
 800eb86:	68da      	ldr	r2, [r3, #12]
 800eb88:	68fb      	ldr	r3, [r7, #12]
 800eb8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb8c:	b2d2      	uxtb	r2, r2
 800eb8e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb94:	1c5a      	adds	r2, r3, #1
 800eb96:	68fb      	ldr	r3, [r7, #12]
 800eb98:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800eb9a:	68fb      	ldr	r3, [r7, #12]
 800eb9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eb9e:	b29b      	uxth	r3, r3
 800eba0:	3b01      	subs	r3, #1
 800eba2:	b29a      	uxth	r2, r3
 800eba4:	68fb      	ldr	r3, [r7, #12]
 800eba6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800eba8:	2301      	movs	r3, #1
 800ebaa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800ebac:	f7fb f800 	bl	8009bb0 <HAL_GetTick>
 800ebb0:	4602      	mov	r2, r0
 800ebb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebb4:	1ad3      	subs	r3, r2, r3
 800ebb6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ebb8:	429a      	cmp	r2, r3
 800ebba:	d803      	bhi.n	800ebc4 <HAL_SPI_TransmitReceive+0x2c6>
 800ebbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ebc2:	d102      	bne.n	800ebca <HAL_SPI_TransmitReceive+0x2cc>
 800ebc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebc6:	2b00      	cmp	r3, #0
 800ebc8:	d103      	bne.n	800ebd2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800ebca:	2303      	movs	r3, #3
 800ebcc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800ebd0:	e029      	b.n	800ec26 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ebd6:	b29b      	uxth	r3, r3
 800ebd8:	2b00      	cmp	r3, #0
 800ebda:	d1a2      	bne.n	800eb22 <HAL_SPI_TransmitReceive+0x224>
 800ebdc:	68fb      	ldr	r3, [r7, #12]
 800ebde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ebe0:	b29b      	uxth	r3, r3
 800ebe2:	2b00      	cmp	r3, #0
 800ebe4:	d19d      	bne.n	800eb22 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ebe6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ebe8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ebea:	68f8      	ldr	r0, [r7, #12]
 800ebec:	f000 f8f8 	bl	800ede0 <SPI_EndRxTxTransaction>
 800ebf0:	4603      	mov	r3, r0
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d006      	beq.n	800ec04 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800ebf6:	2301      	movs	r3, #1
 800ebf8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ebfc:	68fb      	ldr	r3, [r7, #12]
 800ebfe:	2220      	movs	r2, #32
 800ec00:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800ec02:	e010      	b.n	800ec26 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ec04:	68fb      	ldr	r3, [r7, #12]
 800ec06:	689b      	ldr	r3, [r3, #8]
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	d10b      	bne.n	800ec24 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ec0c:	2300      	movs	r3, #0
 800ec0e:	617b      	str	r3, [r7, #20]
 800ec10:	68fb      	ldr	r3, [r7, #12]
 800ec12:	681b      	ldr	r3, [r3, #0]
 800ec14:	68db      	ldr	r3, [r3, #12]
 800ec16:	617b      	str	r3, [r7, #20]
 800ec18:	68fb      	ldr	r3, [r7, #12]
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	689b      	ldr	r3, [r3, #8]
 800ec1e:	617b      	str	r3, [r7, #20]
 800ec20:	697b      	ldr	r3, [r7, #20]
 800ec22:	e000      	b.n	800ec26 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800ec24:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	2201      	movs	r2, #1
 800ec2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800ec2e:	68fb      	ldr	r3, [r7, #12]
 800ec30:	2200      	movs	r2, #0
 800ec32:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ec36:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800ec3a:	4618      	mov	r0, r3
 800ec3c:	3730      	adds	r7, #48	; 0x30
 800ec3e:	46bd      	mov	sp, r7
 800ec40:	bd80      	pop	{r7, pc}

0800ec42 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ec42:	b580      	push	{r7, lr}
 800ec44:	b084      	sub	sp, #16
 800ec46:	af00      	add	r7, sp, #0
 800ec48:	60f8      	str	r0, [r7, #12]
 800ec4a:	60b9      	str	r1, [r7, #8]
 800ec4c:	603b      	str	r3, [r7, #0]
 800ec4e:	4613      	mov	r3, r2
 800ec50:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ec52:	e04c      	b.n	800ecee <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ec54:	683b      	ldr	r3, [r7, #0]
 800ec56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec5a:	d048      	beq.n	800ecee <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800ec5c:	f7fa ffa8 	bl	8009bb0 <HAL_GetTick>
 800ec60:	4602      	mov	r2, r0
 800ec62:	69bb      	ldr	r3, [r7, #24]
 800ec64:	1ad3      	subs	r3, r2, r3
 800ec66:	683a      	ldr	r2, [r7, #0]
 800ec68:	429a      	cmp	r2, r3
 800ec6a:	d902      	bls.n	800ec72 <SPI_WaitFlagStateUntilTimeout+0x30>
 800ec6c:	683b      	ldr	r3, [r7, #0]
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	d13d      	bne.n	800ecee <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	685a      	ldr	r2, [r3, #4]
 800ec78:	68fb      	ldr	r3, [r7, #12]
 800ec7a:	681b      	ldr	r3, [r3, #0]
 800ec7c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ec80:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ec82:	68fb      	ldr	r3, [r7, #12]
 800ec84:	685b      	ldr	r3, [r3, #4]
 800ec86:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ec8a:	d111      	bne.n	800ecb0 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800ec8c:	68fb      	ldr	r3, [r7, #12]
 800ec8e:	689b      	ldr	r3, [r3, #8]
 800ec90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ec94:	d004      	beq.n	800eca0 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ec96:	68fb      	ldr	r3, [r7, #12]
 800ec98:	689b      	ldr	r3, [r3, #8]
 800ec9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ec9e:	d107      	bne.n	800ecb0 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800eca0:	68fb      	ldr	r3, [r7, #12]
 800eca2:	681b      	ldr	r3, [r3, #0]
 800eca4:	681a      	ldr	r2, [r3, #0]
 800eca6:	68fb      	ldr	r3, [r7, #12]
 800eca8:	681b      	ldr	r3, [r3, #0]
 800ecaa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ecae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ecb0:	68fb      	ldr	r3, [r7, #12]
 800ecb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ecb4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ecb8:	d10f      	bne.n	800ecda <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	681b      	ldr	r3, [r3, #0]
 800ecbe:	681a      	ldr	r2, [r3, #0]
 800ecc0:	68fb      	ldr	r3, [r7, #12]
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ecc8:	601a      	str	r2, [r3, #0]
 800ecca:	68fb      	ldr	r3, [r7, #12]
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	681a      	ldr	r2, [r3, #0]
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	681b      	ldr	r3, [r3, #0]
 800ecd4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ecd8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ecda:	68fb      	ldr	r3, [r7, #12]
 800ecdc:	2201      	movs	r2, #1
 800ecde:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	2200      	movs	r2, #0
 800ece6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800ecea:	2303      	movs	r3, #3
 800ecec:	e00f      	b.n	800ed0e <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ecee:	68fb      	ldr	r3, [r7, #12]
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	689a      	ldr	r2, [r3, #8]
 800ecf4:	68bb      	ldr	r3, [r7, #8]
 800ecf6:	4013      	ands	r3, r2
 800ecf8:	68ba      	ldr	r2, [r7, #8]
 800ecfa:	429a      	cmp	r2, r3
 800ecfc:	bf0c      	ite	eq
 800ecfe:	2301      	moveq	r3, #1
 800ed00:	2300      	movne	r3, #0
 800ed02:	b2db      	uxtb	r3, r3
 800ed04:	461a      	mov	r2, r3
 800ed06:	79fb      	ldrb	r3, [r7, #7]
 800ed08:	429a      	cmp	r2, r3
 800ed0a:	d1a3      	bne.n	800ec54 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800ed0c:	2300      	movs	r3, #0
}
 800ed0e:	4618      	mov	r0, r3
 800ed10:	3710      	adds	r7, #16
 800ed12:	46bd      	mov	sp, r7
 800ed14:	bd80      	pop	{r7, pc}

0800ed16 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ed16:	b580      	push	{r7, lr}
 800ed18:	b086      	sub	sp, #24
 800ed1a:	af02      	add	r7, sp, #8
 800ed1c:	60f8      	str	r0, [r7, #12]
 800ed1e:	60b9      	str	r1, [r7, #8]
 800ed20:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ed22:	68fb      	ldr	r3, [r7, #12]
 800ed24:	685b      	ldr	r3, [r3, #4]
 800ed26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ed2a:	d111      	bne.n	800ed50 <SPI_EndRxTransaction+0x3a>
 800ed2c:	68fb      	ldr	r3, [r7, #12]
 800ed2e:	689b      	ldr	r3, [r3, #8]
 800ed30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ed34:	d004      	beq.n	800ed40 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ed36:	68fb      	ldr	r3, [r7, #12]
 800ed38:	689b      	ldr	r3, [r3, #8]
 800ed3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ed3e:	d107      	bne.n	800ed50 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ed40:	68fb      	ldr	r3, [r7, #12]
 800ed42:	681b      	ldr	r3, [r3, #0]
 800ed44:	681a      	ldr	r2, [r3, #0]
 800ed46:	68fb      	ldr	r3, [r7, #12]
 800ed48:	681b      	ldr	r3, [r3, #0]
 800ed4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ed4e:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ed50:	68fb      	ldr	r3, [r7, #12]
 800ed52:	685b      	ldr	r3, [r3, #4]
 800ed54:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ed58:	d12a      	bne.n	800edb0 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800ed5a:	68fb      	ldr	r3, [r7, #12]
 800ed5c:	689b      	ldr	r3, [r3, #8]
 800ed5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ed62:	d012      	beq.n	800ed8a <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	9300      	str	r3, [sp, #0]
 800ed68:	68bb      	ldr	r3, [r7, #8]
 800ed6a:	2200      	movs	r2, #0
 800ed6c:	2180      	movs	r1, #128	; 0x80
 800ed6e:	68f8      	ldr	r0, [r7, #12]
 800ed70:	f7ff ff67 	bl	800ec42 <SPI_WaitFlagStateUntilTimeout>
 800ed74:	4603      	mov	r3, r0
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d02d      	beq.n	800edd6 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ed7e:	f043 0220 	orr.w	r2, r3, #32
 800ed82:	68fb      	ldr	r3, [r7, #12]
 800ed84:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800ed86:	2303      	movs	r3, #3
 800ed88:	e026      	b.n	800edd8 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	9300      	str	r3, [sp, #0]
 800ed8e:	68bb      	ldr	r3, [r7, #8]
 800ed90:	2200      	movs	r2, #0
 800ed92:	2101      	movs	r1, #1
 800ed94:	68f8      	ldr	r0, [r7, #12]
 800ed96:	f7ff ff54 	bl	800ec42 <SPI_WaitFlagStateUntilTimeout>
 800ed9a:	4603      	mov	r3, r0
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	d01a      	beq.n	800edd6 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800eda4:	f043 0220 	orr.w	r2, r3, #32
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800edac:	2303      	movs	r3, #3
 800edae:	e013      	b.n	800edd8 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	9300      	str	r3, [sp, #0]
 800edb4:	68bb      	ldr	r3, [r7, #8]
 800edb6:	2200      	movs	r2, #0
 800edb8:	2101      	movs	r1, #1
 800edba:	68f8      	ldr	r0, [r7, #12]
 800edbc:	f7ff ff41 	bl	800ec42 <SPI_WaitFlagStateUntilTimeout>
 800edc0:	4603      	mov	r3, r0
 800edc2:	2b00      	cmp	r3, #0
 800edc4:	d007      	beq.n	800edd6 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800edc6:	68fb      	ldr	r3, [r7, #12]
 800edc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800edca:	f043 0220 	orr.w	r2, r3, #32
 800edce:	68fb      	ldr	r3, [r7, #12]
 800edd0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800edd2:	2303      	movs	r3, #3
 800edd4:	e000      	b.n	800edd8 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800edd6:	2300      	movs	r3, #0
}
 800edd8:	4618      	mov	r0, r3
 800edda:	3710      	adds	r7, #16
 800eddc:	46bd      	mov	sp, r7
 800edde:	bd80      	pop	{r7, pc}

0800ede0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ede0:	b580      	push	{r7, lr}
 800ede2:	b088      	sub	sp, #32
 800ede4:	af02      	add	r7, sp, #8
 800ede6:	60f8      	str	r0, [r7, #12]
 800ede8:	60b9      	str	r1, [r7, #8]
 800edea:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800edec:	4b1b      	ldr	r3, [pc, #108]	; (800ee5c <SPI_EndRxTxTransaction+0x7c>)
 800edee:	681b      	ldr	r3, [r3, #0]
 800edf0:	4a1b      	ldr	r2, [pc, #108]	; (800ee60 <SPI_EndRxTxTransaction+0x80>)
 800edf2:	fba2 2303 	umull	r2, r3, r2, r3
 800edf6:	0d5b      	lsrs	r3, r3, #21
 800edf8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800edfc:	fb02 f303 	mul.w	r3, r2, r3
 800ee00:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ee02:	68fb      	ldr	r3, [r7, #12]
 800ee04:	685b      	ldr	r3, [r3, #4]
 800ee06:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ee0a:	d112      	bne.n	800ee32 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	9300      	str	r3, [sp, #0]
 800ee10:	68bb      	ldr	r3, [r7, #8]
 800ee12:	2200      	movs	r2, #0
 800ee14:	2180      	movs	r1, #128	; 0x80
 800ee16:	68f8      	ldr	r0, [r7, #12]
 800ee18:	f7ff ff13 	bl	800ec42 <SPI_WaitFlagStateUntilTimeout>
 800ee1c:	4603      	mov	r3, r0
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	d016      	beq.n	800ee50 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ee22:	68fb      	ldr	r3, [r7, #12]
 800ee24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ee26:	f043 0220 	orr.w	r2, r3, #32
 800ee2a:	68fb      	ldr	r3, [r7, #12]
 800ee2c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800ee2e:	2303      	movs	r3, #3
 800ee30:	e00f      	b.n	800ee52 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800ee32:	697b      	ldr	r3, [r7, #20]
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d00a      	beq.n	800ee4e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800ee38:	697b      	ldr	r3, [r7, #20]
 800ee3a:	3b01      	subs	r3, #1
 800ee3c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800ee3e:	68fb      	ldr	r3, [r7, #12]
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	689b      	ldr	r3, [r3, #8]
 800ee44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ee48:	2b80      	cmp	r3, #128	; 0x80
 800ee4a:	d0f2      	beq.n	800ee32 <SPI_EndRxTxTransaction+0x52>
 800ee4c:	e000      	b.n	800ee50 <SPI_EndRxTxTransaction+0x70>
        break;
 800ee4e:	bf00      	nop
  }

  return HAL_OK;
 800ee50:	2300      	movs	r3, #0
}
 800ee52:	4618      	mov	r0, r3
 800ee54:	3718      	adds	r7, #24
 800ee56:	46bd      	mov	sp, r7
 800ee58:	bd80      	pop	{r7, pc}
 800ee5a:	bf00      	nop
 800ee5c:	20000000 	.word	0x20000000
 800ee60:	165e9f81 	.word	0x165e9f81

0800ee64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ee64:	b580      	push	{r7, lr}
 800ee66:	b082      	sub	sp, #8
 800ee68:	af00      	add	r7, sp, #0
 800ee6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d101      	bne.n	800ee76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ee72:	2301      	movs	r3, #1
 800ee74:	e01d      	b.n	800eeb2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ee7c:	b2db      	uxtb	r3, r3
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	d106      	bne.n	800ee90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	2200      	movs	r2, #0
 800ee86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ee8a:	6878      	ldr	r0, [r7, #4]
 800ee8c:	f7f8 f9b2 	bl	80071f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	2202      	movs	r2, #2
 800ee94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	681a      	ldr	r2, [r3, #0]
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	3304      	adds	r3, #4
 800eea0:	4619      	mov	r1, r3
 800eea2:	4610      	mov	r0, r2
 800eea4:	f000 fb56 	bl	800f554 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	2201      	movs	r2, #1
 800eeac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800eeb0:	2300      	movs	r3, #0
}
 800eeb2:	4618      	mov	r0, r3
 800eeb4:	3708      	adds	r7, #8
 800eeb6:	46bd      	mov	sp, r7
 800eeb8:	bd80      	pop	{r7, pc}

0800eeba <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800eeba:	b480      	push	{r7}
 800eebc:	b085      	sub	sp, #20
 800eebe:	af00      	add	r7, sp, #0
 800eec0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	681b      	ldr	r3, [r3, #0]
 800eec6:	68da      	ldr	r2, [r3, #12]
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	681b      	ldr	r3, [r3, #0]
 800eecc:	f042 0201 	orr.w	r2, r2, #1
 800eed0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	681b      	ldr	r3, [r3, #0]
 800eed6:	689b      	ldr	r3, [r3, #8]
 800eed8:	f003 0307 	and.w	r3, r3, #7
 800eedc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eede:	68fb      	ldr	r3, [r7, #12]
 800eee0:	2b06      	cmp	r3, #6
 800eee2:	d007      	beq.n	800eef4 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	681b      	ldr	r3, [r3, #0]
 800eee8:	681a      	ldr	r2, [r3, #0]
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	681b      	ldr	r3, [r3, #0]
 800eeee:	f042 0201 	orr.w	r2, r2, #1
 800eef2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800eef4:	2300      	movs	r3, #0
}
 800eef6:	4618      	mov	r0, r3
 800eef8:	3714      	adds	r7, #20
 800eefa:	46bd      	mov	sp, r7
 800eefc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef00:	4770      	bx	lr

0800ef02 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ef02:	b580      	push	{r7, lr}
 800ef04:	b082      	sub	sp, #8
 800ef06:	af00      	add	r7, sp, #0
 800ef08:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	d101      	bne.n	800ef14 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ef10:	2301      	movs	r3, #1
 800ef12:	e01d      	b.n	800ef50 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ef1a:	b2db      	uxtb	r3, r3
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d106      	bne.n	800ef2e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	2200      	movs	r2, #0
 800ef24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ef28:	6878      	ldr	r0, [r7, #4]
 800ef2a:	f7f8 f8ef 	bl	800710c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	2202      	movs	r2, #2
 800ef32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	681a      	ldr	r2, [r3, #0]
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	3304      	adds	r3, #4
 800ef3e:	4619      	mov	r1, r3
 800ef40:	4610      	mov	r0, r2
 800ef42:	f000 fb07 	bl	800f554 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	2201      	movs	r2, #1
 800ef4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ef4e:	2300      	movs	r3, #0
}
 800ef50:	4618      	mov	r0, r3
 800ef52:	3708      	adds	r7, #8
 800ef54:	46bd      	mov	sp, r7
 800ef56:	bd80      	pop	{r7, pc}

0800ef58 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ef58:	b580      	push	{r7, lr}
 800ef5a:	b084      	sub	sp, #16
 800ef5c:	af00      	add	r7, sp, #0
 800ef5e:	6078      	str	r0, [r7, #4]
 800ef60:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	681b      	ldr	r3, [r3, #0]
 800ef66:	2201      	movs	r2, #1
 800ef68:	6839      	ldr	r1, [r7, #0]
 800ef6a:	4618      	mov	r0, r3
 800ef6c:	f000 fd42 	bl	800f9f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	681b      	ldr	r3, [r3, #0]
 800ef74:	4a15      	ldr	r2, [pc, #84]	; (800efcc <HAL_TIM_PWM_Start+0x74>)
 800ef76:	4293      	cmp	r3, r2
 800ef78:	d004      	beq.n	800ef84 <HAL_TIM_PWM_Start+0x2c>
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	4a14      	ldr	r2, [pc, #80]	; (800efd0 <HAL_TIM_PWM_Start+0x78>)
 800ef80:	4293      	cmp	r3, r2
 800ef82:	d101      	bne.n	800ef88 <HAL_TIM_PWM_Start+0x30>
 800ef84:	2301      	movs	r3, #1
 800ef86:	e000      	b.n	800ef8a <HAL_TIM_PWM_Start+0x32>
 800ef88:	2300      	movs	r3, #0
 800ef8a:	2b00      	cmp	r3, #0
 800ef8c:	d007      	beq.n	800ef9e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	681b      	ldr	r3, [r3, #0]
 800ef92:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	681b      	ldr	r3, [r3, #0]
 800ef98:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ef9c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	681b      	ldr	r3, [r3, #0]
 800efa2:	689b      	ldr	r3, [r3, #8]
 800efa4:	f003 0307 	and.w	r3, r3, #7
 800efa8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800efaa:	68fb      	ldr	r3, [r7, #12]
 800efac:	2b06      	cmp	r3, #6
 800efae:	d007      	beq.n	800efc0 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	681a      	ldr	r2, [r3, #0]
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	f042 0201 	orr.w	r2, r2, #1
 800efbe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800efc0:	2300      	movs	r3, #0
}
 800efc2:	4618      	mov	r0, r3
 800efc4:	3710      	adds	r7, #16
 800efc6:	46bd      	mov	sp, r7
 800efc8:	bd80      	pop	{r7, pc}
 800efca:	bf00      	nop
 800efcc:	40010000 	.word	0x40010000
 800efd0:	40010400 	.word	0x40010400

0800efd4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800efd4:	b580      	push	{r7, lr}
 800efd6:	b086      	sub	sp, #24
 800efd8:	af00      	add	r7, sp, #0
 800efda:	6078      	str	r0, [r7, #4]
 800efdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	2b00      	cmp	r3, #0
 800efe2:	d101      	bne.n	800efe8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800efe4:	2301      	movs	r3, #1
 800efe6:	e083      	b.n	800f0f0 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800efee:	b2db      	uxtb	r3, r3
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d106      	bne.n	800f002 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	2200      	movs	r2, #0
 800eff8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800effc:	6878      	ldr	r0, [r7, #4]
 800effe:	f7f8 f989 	bl	8007314 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	2202      	movs	r2, #2
 800f006:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	689b      	ldr	r3, [r3, #8]
 800f010:	687a      	ldr	r2, [r7, #4]
 800f012:	6812      	ldr	r2, [r2, #0]
 800f014:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f018:	f023 0307 	bic.w	r3, r3, #7
 800f01c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	681a      	ldr	r2, [r3, #0]
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	3304      	adds	r3, #4
 800f026:	4619      	mov	r1, r3
 800f028:	4610      	mov	r0, r2
 800f02a:	f000 fa93 	bl	800f554 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	681b      	ldr	r3, [r3, #0]
 800f032:	689b      	ldr	r3, [r3, #8]
 800f034:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	699b      	ldr	r3, [r3, #24]
 800f03c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	681b      	ldr	r3, [r3, #0]
 800f042:	6a1b      	ldr	r3, [r3, #32]
 800f044:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800f046:	683b      	ldr	r3, [r7, #0]
 800f048:	681b      	ldr	r3, [r3, #0]
 800f04a:	697a      	ldr	r2, [r7, #20]
 800f04c:	4313      	orrs	r3, r2
 800f04e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800f050:	693b      	ldr	r3, [r7, #16]
 800f052:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f056:	f023 0303 	bic.w	r3, r3, #3
 800f05a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800f05c:	683b      	ldr	r3, [r7, #0]
 800f05e:	689a      	ldr	r2, [r3, #8]
 800f060:	683b      	ldr	r3, [r7, #0]
 800f062:	699b      	ldr	r3, [r3, #24]
 800f064:	021b      	lsls	r3, r3, #8
 800f066:	4313      	orrs	r3, r2
 800f068:	693a      	ldr	r2, [r7, #16]
 800f06a:	4313      	orrs	r3, r2
 800f06c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800f06e:	693b      	ldr	r3, [r7, #16]
 800f070:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800f074:	f023 030c 	bic.w	r3, r3, #12
 800f078:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800f07a:	693b      	ldr	r3, [r7, #16]
 800f07c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800f080:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800f084:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800f086:	683b      	ldr	r3, [r7, #0]
 800f088:	68da      	ldr	r2, [r3, #12]
 800f08a:	683b      	ldr	r3, [r7, #0]
 800f08c:	69db      	ldr	r3, [r3, #28]
 800f08e:	021b      	lsls	r3, r3, #8
 800f090:	4313      	orrs	r3, r2
 800f092:	693a      	ldr	r2, [r7, #16]
 800f094:	4313      	orrs	r3, r2
 800f096:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800f098:	683b      	ldr	r3, [r7, #0]
 800f09a:	691b      	ldr	r3, [r3, #16]
 800f09c:	011a      	lsls	r2, r3, #4
 800f09e:	683b      	ldr	r3, [r7, #0]
 800f0a0:	6a1b      	ldr	r3, [r3, #32]
 800f0a2:	031b      	lsls	r3, r3, #12
 800f0a4:	4313      	orrs	r3, r2
 800f0a6:	693a      	ldr	r2, [r7, #16]
 800f0a8:	4313      	orrs	r3, r2
 800f0aa:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800f0ac:	68fb      	ldr	r3, [r7, #12]
 800f0ae:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800f0b2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800f0b4:	68fb      	ldr	r3, [r7, #12]
 800f0b6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800f0ba:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800f0bc:	683b      	ldr	r3, [r7, #0]
 800f0be:	685a      	ldr	r2, [r3, #4]
 800f0c0:	683b      	ldr	r3, [r7, #0]
 800f0c2:	695b      	ldr	r3, [r3, #20]
 800f0c4:	011b      	lsls	r3, r3, #4
 800f0c6:	4313      	orrs	r3, r2
 800f0c8:	68fa      	ldr	r2, [r7, #12]
 800f0ca:	4313      	orrs	r3, r2
 800f0cc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	681b      	ldr	r3, [r3, #0]
 800f0d2:	697a      	ldr	r2, [r7, #20]
 800f0d4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	681b      	ldr	r3, [r3, #0]
 800f0da:	693a      	ldr	r2, [r7, #16]
 800f0dc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	681b      	ldr	r3, [r3, #0]
 800f0e2:	68fa      	ldr	r2, [r7, #12]
 800f0e4:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	2201      	movs	r2, #1
 800f0ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f0ee:	2300      	movs	r3, #0
}
 800f0f0:	4618      	mov	r0, r3
 800f0f2:	3718      	adds	r7, #24
 800f0f4:	46bd      	mov	sp, r7
 800f0f6:	bd80      	pop	{r7, pc}

0800f0f8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800f0f8:	b580      	push	{r7, lr}
 800f0fa:	b082      	sub	sp, #8
 800f0fc:	af00      	add	r7, sp, #0
 800f0fe:	6078      	str	r0, [r7, #4]
 800f100:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800f102:	683b      	ldr	r3, [r7, #0]
 800f104:	2b00      	cmp	r3, #0
 800f106:	d002      	beq.n	800f10e <HAL_TIM_Encoder_Start+0x16>
 800f108:	2b04      	cmp	r3, #4
 800f10a:	d008      	beq.n	800f11e <HAL_TIM_Encoder_Start+0x26>
 800f10c:	e00f      	b.n	800f12e <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	681b      	ldr	r3, [r3, #0]
 800f112:	2201      	movs	r2, #1
 800f114:	2100      	movs	r1, #0
 800f116:	4618      	mov	r0, r3
 800f118:	f000 fc6c 	bl	800f9f4 <TIM_CCxChannelCmd>
      break;
 800f11c:	e016      	b.n	800f14c <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	681b      	ldr	r3, [r3, #0]
 800f122:	2201      	movs	r2, #1
 800f124:	2104      	movs	r1, #4
 800f126:	4618      	mov	r0, r3
 800f128:	f000 fc64 	bl	800f9f4 <TIM_CCxChannelCmd>
      break;
 800f12c:	e00e      	b.n	800f14c <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	681b      	ldr	r3, [r3, #0]
 800f132:	2201      	movs	r2, #1
 800f134:	2100      	movs	r1, #0
 800f136:	4618      	mov	r0, r3
 800f138:	f000 fc5c 	bl	800f9f4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	681b      	ldr	r3, [r3, #0]
 800f140:	2201      	movs	r2, #1
 800f142:	2104      	movs	r1, #4
 800f144:	4618      	mov	r0, r3
 800f146:	f000 fc55 	bl	800f9f4 <TIM_CCxChannelCmd>
      break;
 800f14a:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	681b      	ldr	r3, [r3, #0]
 800f150:	681a      	ldr	r2, [r3, #0]
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	681b      	ldr	r3, [r3, #0]
 800f156:	f042 0201 	orr.w	r2, r2, #1
 800f15a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800f15c:	2300      	movs	r3, #0
}
 800f15e:	4618      	mov	r0, r3
 800f160:	3708      	adds	r7, #8
 800f162:	46bd      	mov	sp, r7
 800f164:	bd80      	pop	{r7, pc}

0800f166 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f166:	b580      	push	{r7, lr}
 800f168:	b082      	sub	sp, #8
 800f16a:	af00      	add	r7, sp, #0
 800f16c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	681b      	ldr	r3, [r3, #0]
 800f172:	691b      	ldr	r3, [r3, #16]
 800f174:	f003 0302 	and.w	r3, r3, #2
 800f178:	2b02      	cmp	r3, #2
 800f17a:	d122      	bne.n	800f1c2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	681b      	ldr	r3, [r3, #0]
 800f180:	68db      	ldr	r3, [r3, #12]
 800f182:	f003 0302 	and.w	r3, r3, #2
 800f186:	2b02      	cmp	r3, #2
 800f188:	d11b      	bne.n	800f1c2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	681b      	ldr	r3, [r3, #0]
 800f18e:	f06f 0202 	mvn.w	r2, #2
 800f192:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	2201      	movs	r2, #1
 800f198:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	681b      	ldr	r3, [r3, #0]
 800f19e:	699b      	ldr	r3, [r3, #24]
 800f1a0:	f003 0303 	and.w	r3, r3, #3
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	d003      	beq.n	800f1b0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f1a8:	6878      	ldr	r0, [r7, #4]
 800f1aa:	f000 f9b5 	bl	800f518 <HAL_TIM_IC_CaptureCallback>
 800f1ae:	e005      	b.n	800f1bc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f1b0:	6878      	ldr	r0, [r7, #4]
 800f1b2:	f000 f9a7 	bl	800f504 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f1b6:	6878      	ldr	r0, [r7, #4]
 800f1b8:	f000 f9b8 	bl	800f52c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	2200      	movs	r2, #0
 800f1c0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	681b      	ldr	r3, [r3, #0]
 800f1c6:	691b      	ldr	r3, [r3, #16]
 800f1c8:	f003 0304 	and.w	r3, r3, #4
 800f1cc:	2b04      	cmp	r3, #4
 800f1ce:	d122      	bne.n	800f216 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	681b      	ldr	r3, [r3, #0]
 800f1d4:	68db      	ldr	r3, [r3, #12]
 800f1d6:	f003 0304 	and.w	r3, r3, #4
 800f1da:	2b04      	cmp	r3, #4
 800f1dc:	d11b      	bne.n	800f216 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	681b      	ldr	r3, [r3, #0]
 800f1e2:	f06f 0204 	mvn.w	r2, #4
 800f1e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	2202      	movs	r2, #2
 800f1ec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	681b      	ldr	r3, [r3, #0]
 800f1f2:	699b      	ldr	r3, [r3, #24]
 800f1f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d003      	beq.n	800f204 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f1fc:	6878      	ldr	r0, [r7, #4]
 800f1fe:	f000 f98b 	bl	800f518 <HAL_TIM_IC_CaptureCallback>
 800f202:	e005      	b.n	800f210 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f204:	6878      	ldr	r0, [r7, #4]
 800f206:	f000 f97d 	bl	800f504 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f20a:	6878      	ldr	r0, [r7, #4]
 800f20c:	f000 f98e 	bl	800f52c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	2200      	movs	r2, #0
 800f214:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	681b      	ldr	r3, [r3, #0]
 800f21a:	691b      	ldr	r3, [r3, #16]
 800f21c:	f003 0308 	and.w	r3, r3, #8
 800f220:	2b08      	cmp	r3, #8
 800f222:	d122      	bne.n	800f26a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	68db      	ldr	r3, [r3, #12]
 800f22a:	f003 0308 	and.w	r3, r3, #8
 800f22e:	2b08      	cmp	r3, #8
 800f230:	d11b      	bne.n	800f26a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	681b      	ldr	r3, [r3, #0]
 800f236:	f06f 0208 	mvn.w	r2, #8
 800f23a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	2204      	movs	r2, #4
 800f240:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	69db      	ldr	r3, [r3, #28]
 800f248:	f003 0303 	and.w	r3, r3, #3
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d003      	beq.n	800f258 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f250:	6878      	ldr	r0, [r7, #4]
 800f252:	f000 f961 	bl	800f518 <HAL_TIM_IC_CaptureCallback>
 800f256:	e005      	b.n	800f264 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f258:	6878      	ldr	r0, [r7, #4]
 800f25a:	f000 f953 	bl	800f504 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f25e:	6878      	ldr	r0, [r7, #4]
 800f260:	f000 f964 	bl	800f52c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	2200      	movs	r2, #0
 800f268:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	681b      	ldr	r3, [r3, #0]
 800f26e:	691b      	ldr	r3, [r3, #16]
 800f270:	f003 0310 	and.w	r3, r3, #16
 800f274:	2b10      	cmp	r3, #16
 800f276:	d122      	bne.n	800f2be <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	68db      	ldr	r3, [r3, #12]
 800f27e:	f003 0310 	and.w	r3, r3, #16
 800f282:	2b10      	cmp	r3, #16
 800f284:	d11b      	bne.n	800f2be <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	681b      	ldr	r3, [r3, #0]
 800f28a:	f06f 0210 	mvn.w	r2, #16
 800f28e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	2208      	movs	r2, #8
 800f294:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	681b      	ldr	r3, [r3, #0]
 800f29a:	69db      	ldr	r3, [r3, #28]
 800f29c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d003      	beq.n	800f2ac <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f2a4:	6878      	ldr	r0, [r7, #4]
 800f2a6:	f000 f937 	bl	800f518 <HAL_TIM_IC_CaptureCallback>
 800f2aa:	e005      	b.n	800f2b8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f2ac:	6878      	ldr	r0, [r7, #4]
 800f2ae:	f000 f929 	bl	800f504 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f2b2:	6878      	ldr	r0, [r7, #4]
 800f2b4:	f000 f93a 	bl	800f52c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	2200      	movs	r2, #0
 800f2bc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	691b      	ldr	r3, [r3, #16]
 800f2c4:	f003 0301 	and.w	r3, r3, #1
 800f2c8:	2b01      	cmp	r3, #1
 800f2ca:	d10e      	bne.n	800f2ea <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	681b      	ldr	r3, [r3, #0]
 800f2d0:	68db      	ldr	r3, [r3, #12]
 800f2d2:	f003 0301 	and.w	r3, r3, #1
 800f2d6:	2b01      	cmp	r3, #1
 800f2d8:	d107      	bne.n	800f2ea <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	681b      	ldr	r3, [r3, #0]
 800f2de:	f06f 0201 	mvn.w	r2, #1
 800f2e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f2e4:	6878      	ldr	r0, [r7, #4]
 800f2e6:	f7f6 fced 	bl	8005cc4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	681b      	ldr	r3, [r3, #0]
 800f2ee:	691b      	ldr	r3, [r3, #16]
 800f2f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f2f4:	2b80      	cmp	r3, #128	; 0x80
 800f2f6:	d10e      	bne.n	800f316 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	681b      	ldr	r3, [r3, #0]
 800f2fc:	68db      	ldr	r3, [r3, #12]
 800f2fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f302:	2b80      	cmp	r3, #128	; 0x80
 800f304:	d107      	bne.n	800f316 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	681b      	ldr	r3, [r3, #0]
 800f30a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800f30e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f310:	6878      	ldr	r0, [r7, #4]
 800f312:	f000 fc6d 	bl	800fbf0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	681b      	ldr	r3, [r3, #0]
 800f31a:	691b      	ldr	r3, [r3, #16]
 800f31c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f320:	2b40      	cmp	r3, #64	; 0x40
 800f322:	d10e      	bne.n	800f342 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	681b      	ldr	r3, [r3, #0]
 800f328:	68db      	ldr	r3, [r3, #12]
 800f32a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f32e:	2b40      	cmp	r3, #64	; 0x40
 800f330:	d107      	bne.n	800f342 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	681b      	ldr	r3, [r3, #0]
 800f336:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800f33a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f33c:	6878      	ldr	r0, [r7, #4]
 800f33e:	f000 f8ff 	bl	800f540 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	681b      	ldr	r3, [r3, #0]
 800f346:	691b      	ldr	r3, [r3, #16]
 800f348:	f003 0320 	and.w	r3, r3, #32
 800f34c:	2b20      	cmp	r3, #32
 800f34e:	d10e      	bne.n	800f36e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	68db      	ldr	r3, [r3, #12]
 800f356:	f003 0320 	and.w	r3, r3, #32
 800f35a:	2b20      	cmp	r3, #32
 800f35c:	d107      	bne.n	800f36e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	681b      	ldr	r3, [r3, #0]
 800f362:	f06f 0220 	mvn.w	r2, #32
 800f366:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f368:	6878      	ldr	r0, [r7, #4]
 800f36a:	f000 fc37 	bl	800fbdc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f36e:	bf00      	nop
 800f370:	3708      	adds	r7, #8
 800f372:	46bd      	mov	sp, r7
 800f374:	bd80      	pop	{r7, pc}
	...

0800f378 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f378:	b580      	push	{r7, lr}
 800f37a:	b084      	sub	sp, #16
 800f37c:	af00      	add	r7, sp, #0
 800f37e:	60f8      	str	r0, [r7, #12]
 800f380:	60b9      	str	r1, [r7, #8]
 800f382:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f384:	68fb      	ldr	r3, [r7, #12]
 800f386:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f38a:	2b01      	cmp	r3, #1
 800f38c:	d101      	bne.n	800f392 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800f38e:	2302      	movs	r3, #2
 800f390:	e0b4      	b.n	800f4fc <HAL_TIM_PWM_ConfigChannel+0x184>
 800f392:	68fb      	ldr	r3, [r7, #12]
 800f394:	2201      	movs	r2, #1
 800f396:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	2202      	movs	r2, #2
 800f39e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	2b0c      	cmp	r3, #12
 800f3a6:	f200 809f 	bhi.w	800f4e8 <HAL_TIM_PWM_ConfigChannel+0x170>
 800f3aa:	a201      	add	r2, pc, #4	; (adr r2, 800f3b0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800f3ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f3b0:	0800f3e5 	.word	0x0800f3e5
 800f3b4:	0800f4e9 	.word	0x0800f4e9
 800f3b8:	0800f4e9 	.word	0x0800f4e9
 800f3bc:	0800f4e9 	.word	0x0800f4e9
 800f3c0:	0800f425 	.word	0x0800f425
 800f3c4:	0800f4e9 	.word	0x0800f4e9
 800f3c8:	0800f4e9 	.word	0x0800f4e9
 800f3cc:	0800f4e9 	.word	0x0800f4e9
 800f3d0:	0800f467 	.word	0x0800f467
 800f3d4:	0800f4e9 	.word	0x0800f4e9
 800f3d8:	0800f4e9 	.word	0x0800f4e9
 800f3dc:	0800f4e9 	.word	0x0800f4e9
 800f3e0:	0800f4a7 	.word	0x0800f4a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f3e4:	68fb      	ldr	r3, [r7, #12]
 800f3e6:	681b      	ldr	r3, [r3, #0]
 800f3e8:	68b9      	ldr	r1, [r7, #8]
 800f3ea:	4618      	mov	r0, r3
 800f3ec:	f000 f952 	bl	800f694 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f3f0:	68fb      	ldr	r3, [r7, #12]
 800f3f2:	681b      	ldr	r3, [r3, #0]
 800f3f4:	699a      	ldr	r2, [r3, #24]
 800f3f6:	68fb      	ldr	r3, [r7, #12]
 800f3f8:	681b      	ldr	r3, [r3, #0]
 800f3fa:	f042 0208 	orr.w	r2, r2, #8
 800f3fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f400:	68fb      	ldr	r3, [r7, #12]
 800f402:	681b      	ldr	r3, [r3, #0]
 800f404:	699a      	ldr	r2, [r3, #24]
 800f406:	68fb      	ldr	r3, [r7, #12]
 800f408:	681b      	ldr	r3, [r3, #0]
 800f40a:	f022 0204 	bic.w	r2, r2, #4
 800f40e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f410:	68fb      	ldr	r3, [r7, #12]
 800f412:	681b      	ldr	r3, [r3, #0]
 800f414:	6999      	ldr	r1, [r3, #24]
 800f416:	68bb      	ldr	r3, [r7, #8]
 800f418:	691a      	ldr	r2, [r3, #16]
 800f41a:	68fb      	ldr	r3, [r7, #12]
 800f41c:	681b      	ldr	r3, [r3, #0]
 800f41e:	430a      	orrs	r2, r1
 800f420:	619a      	str	r2, [r3, #24]
      break;
 800f422:	e062      	b.n	800f4ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f424:	68fb      	ldr	r3, [r7, #12]
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	68b9      	ldr	r1, [r7, #8]
 800f42a:	4618      	mov	r0, r3
 800f42c:	f000 f9a2 	bl	800f774 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f430:	68fb      	ldr	r3, [r7, #12]
 800f432:	681b      	ldr	r3, [r3, #0]
 800f434:	699a      	ldr	r2, [r3, #24]
 800f436:	68fb      	ldr	r3, [r7, #12]
 800f438:	681b      	ldr	r3, [r3, #0]
 800f43a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f43e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f440:	68fb      	ldr	r3, [r7, #12]
 800f442:	681b      	ldr	r3, [r3, #0]
 800f444:	699a      	ldr	r2, [r3, #24]
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	681b      	ldr	r3, [r3, #0]
 800f44a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f44e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f450:	68fb      	ldr	r3, [r7, #12]
 800f452:	681b      	ldr	r3, [r3, #0]
 800f454:	6999      	ldr	r1, [r3, #24]
 800f456:	68bb      	ldr	r3, [r7, #8]
 800f458:	691b      	ldr	r3, [r3, #16]
 800f45a:	021a      	lsls	r2, r3, #8
 800f45c:	68fb      	ldr	r3, [r7, #12]
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	430a      	orrs	r2, r1
 800f462:	619a      	str	r2, [r3, #24]
      break;
 800f464:	e041      	b.n	800f4ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f466:	68fb      	ldr	r3, [r7, #12]
 800f468:	681b      	ldr	r3, [r3, #0]
 800f46a:	68b9      	ldr	r1, [r7, #8]
 800f46c:	4618      	mov	r0, r3
 800f46e:	f000 f9f7 	bl	800f860 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f472:	68fb      	ldr	r3, [r7, #12]
 800f474:	681b      	ldr	r3, [r3, #0]
 800f476:	69da      	ldr	r2, [r3, #28]
 800f478:	68fb      	ldr	r3, [r7, #12]
 800f47a:	681b      	ldr	r3, [r3, #0]
 800f47c:	f042 0208 	orr.w	r2, r2, #8
 800f480:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f482:	68fb      	ldr	r3, [r7, #12]
 800f484:	681b      	ldr	r3, [r3, #0]
 800f486:	69da      	ldr	r2, [r3, #28]
 800f488:	68fb      	ldr	r3, [r7, #12]
 800f48a:	681b      	ldr	r3, [r3, #0]
 800f48c:	f022 0204 	bic.w	r2, r2, #4
 800f490:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f492:	68fb      	ldr	r3, [r7, #12]
 800f494:	681b      	ldr	r3, [r3, #0]
 800f496:	69d9      	ldr	r1, [r3, #28]
 800f498:	68bb      	ldr	r3, [r7, #8]
 800f49a:	691a      	ldr	r2, [r3, #16]
 800f49c:	68fb      	ldr	r3, [r7, #12]
 800f49e:	681b      	ldr	r3, [r3, #0]
 800f4a0:	430a      	orrs	r2, r1
 800f4a2:	61da      	str	r2, [r3, #28]
      break;
 800f4a4:	e021      	b.n	800f4ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f4a6:	68fb      	ldr	r3, [r7, #12]
 800f4a8:	681b      	ldr	r3, [r3, #0]
 800f4aa:	68b9      	ldr	r1, [r7, #8]
 800f4ac:	4618      	mov	r0, r3
 800f4ae:	f000 fa4b 	bl	800f948 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f4b2:	68fb      	ldr	r3, [r7, #12]
 800f4b4:	681b      	ldr	r3, [r3, #0]
 800f4b6:	69da      	ldr	r2, [r3, #28]
 800f4b8:	68fb      	ldr	r3, [r7, #12]
 800f4ba:	681b      	ldr	r3, [r3, #0]
 800f4bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f4c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f4c2:	68fb      	ldr	r3, [r7, #12]
 800f4c4:	681b      	ldr	r3, [r3, #0]
 800f4c6:	69da      	ldr	r2, [r3, #28]
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f4d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f4d2:	68fb      	ldr	r3, [r7, #12]
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	69d9      	ldr	r1, [r3, #28]
 800f4d8:	68bb      	ldr	r3, [r7, #8]
 800f4da:	691b      	ldr	r3, [r3, #16]
 800f4dc:	021a      	lsls	r2, r3, #8
 800f4de:	68fb      	ldr	r3, [r7, #12]
 800f4e0:	681b      	ldr	r3, [r3, #0]
 800f4e2:	430a      	orrs	r2, r1
 800f4e4:	61da      	str	r2, [r3, #28]
      break;
 800f4e6:	e000      	b.n	800f4ea <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800f4e8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800f4ea:	68fb      	ldr	r3, [r7, #12]
 800f4ec:	2201      	movs	r2, #1
 800f4ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f4f2:	68fb      	ldr	r3, [r7, #12]
 800f4f4:	2200      	movs	r2, #0
 800f4f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f4fa:	2300      	movs	r3, #0
}
 800f4fc:	4618      	mov	r0, r3
 800f4fe:	3710      	adds	r7, #16
 800f500:	46bd      	mov	sp, r7
 800f502:	bd80      	pop	{r7, pc}

0800f504 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f504:	b480      	push	{r7}
 800f506:	b083      	sub	sp, #12
 800f508:	af00      	add	r7, sp, #0
 800f50a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f50c:	bf00      	nop
 800f50e:	370c      	adds	r7, #12
 800f510:	46bd      	mov	sp, r7
 800f512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f516:	4770      	bx	lr

0800f518 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f518:	b480      	push	{r7}
 800f51a:	b083      	sub	sp, #12
 800f51c:	af00      	add	r7, sp, #0
 800f51e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f520:	bf00      	nop
 800f522:	370c      	adds	r7, #12
 800f524:	46bd      	mov	sp, r7
 800f526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f52a:	4770      	bx	lr

0800f52c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f52c:	b480      	push	{r7}
 800f52e:	b083      	sub	sp, #12
 800f530:	af00      	add	r7, sp, #0
 800f532:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f534:	bf00      	nop
 800f536:	370c      	adds	r7, #12
 800f538:	46bd      	mov	sp, r7
 800f53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f53e:	4770      	bx	lr

0800f540 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f540:	b480      	push	{r7}
 800f542:	b083      	sub	sp, #12
 800f544:	af00      	add	r7, sp, #0
 800f546:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f548:	bf00      	nop
 800f54a:	370c      	adds	r7, #12
 800f54c:	46bd      	mov	sp, r7
 800f54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f552:	4770      	bx	lr

0800f554 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800f554:	b480      	push	{r7}
 800f556:	b085      	sub	sp, #20
 800f558:	af00      	add	r7, sp, #0
 800f55a:	6078      	str	r0, [r7, #4]
 800f55c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	681b      	ldr	r3, [r3, #0]
 800f562:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	4a40      	ldr	r2, [pc, #256]	; (800f668 <TIM_Base_SetConfig+0x114>)
 800f568:	4293      	cmp	r3, r2
 800f56a:	d013      	beq.n	800f594 <TIM_Base_SetConfig+0x40>
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f572:	d00f      	beq.n	800f594 <TIM_Base_SetConfig+0x40>
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	4a3d      	ldr	r2, [pc, #244]	; (800f66c <TIM_Base_SetConfig+0x118>)
 800f578:	4293      	cmp	r3, r2
 800f57a:	d00b      	beq.n	800f594 <TIM_Base_SetConfig+0x40>
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	4a3c      	ldr	r2, [pc, #240]	; (800f670 <TIM_Base_SetConfig+0x11c>)
 800f580:	4293      	cmp	r3, r2
 800f582:	d007      	beq.n	800f594 <TIM_Base_SetConfig+0x40>
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	4a3b      	ldr	r2, [pc, #236]	; (800f674 <TIM_Base_SetConfig+0x120>)
 800f588:	4293      	cmp	r3, r2
 800f58a:	d003      	beq.n	800f594 <TIM_Base_SetConfig+0x40>
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	4a3a      	ldr	r2, [pc, #232]	; (800f678 <TIM_Base_SetConfig+0x124>)
 800f590:	4293      	cmp	r3, r2
 800f592:	d108      	bne.n	800f5a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f594:	68fb      	ldr	r3, [r7, #12]
 800f596:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f59a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f59c:	683b      	ldr	r3, [r7, #0]
 800f59e:	685b      	ldr	r3, [r3, #4]
 800f5a0:	68fa      	ldr	r2, [r7, #12]
 800f5a2:	4313      	orrs	r3, r2
 800f5a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	4a2f      	ldr	r2, [pc, #188]	; (800f668 <TIM_Base_SetConfig+0x114>)
 800f5aa:	4293      	cmp	r3, r2
 800f5ac:	d02b      	beq.n	800f606 <TIM_Base_SetConfig+0xb2>
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f5b4:	d027      	beq.n	800f606 <TIM_Base_SetConfig+0xb2>
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	4a2c      	ldr	r2, [pc, #176]	; (800f66c <TIM_Base_SetConfig+0x118>)
 800f5ba:	4293      	cmp	r3, r2
 800f5bc:	d023      	beq.n	800f606 <TIM_Base_SetConfig+0xb2>
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	4a2b      	ldr	r2, [pc, #172]	; (800f670 <TIM_Base_SetConfig+0x11c>)
 800f5c2:	4293      	cmp	r3, r2
 800f5c4:	d01f      	beq.n	800f606 <TIM_Base_SetConfig+0xb2>
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	4a2a      	ldr	r2, [pc, #168]	; (800f674 <TIM_Base_SetConfig+0x120>)
 800f5ca:	4293      	cmp	r3, r2
 800f5cc:	d01b      	beq.n	800f606 <TIM_Base_SetConfig+0xb2>
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	4a29      	ldr	r2, [pc, #164]	; (800f678 <TIM_Base_SetConfig+0x124>)
 800f5d2:	4293      	cmp	r3, r2
 800f5d4:	d017      	beq.n	800f606 <TIM_Base_SetConfig+0xb2>
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	4a28      	ldr	r2, [pc, #160]	; (800f67c <TIM_Base_SetConfig+0x128>)
 800f5da:	4293      	cmp	r3, r2
 800f5dc:	d013      	beq.n	800f606 <TIM_Base_SetConfig+0xb2>
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	4a27      	ldr	r2, [pc, #156]	; (800f680 <TIM_Base_SetConfig+0x12c>)
 800f5e2:	4293      	cmp	r3, r2
 800f5e4:	d00f      	beq.n	800f606 <TIM_Base_SetConfig+0xb2>
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	4a26      	ldr	r2, [pc, #152]	; (800f684 <TIM_Base_SetConfig+0x130>)
 800f5ea:	4293      	cmp	r3, r2
 800f5ec:	d00b      	beq.n	800f606 <TIM_Base_SetConfig+0xb2>
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	4a25      	ldr	r2, [pc, #148]	; (800f688 <TIM_Base_SetConfig+0x134>)
 800f5f2:	4293      	cmp	r3, r2
 800f5f4:	d007      	beq.n	800f606 <TIM_Base_SetConfig+0xb2>
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	4a24      	ldr	r2, [pc, #144]	; (800f68c <TIM_Base_SetConfig+0x138>)
 800f5fa:	4293      	cmp	r3, r2
 800f5fc:	d003      	beq.n	800f606 <TIM_Base_SetConfig+0xb2>
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	4a23      	ldr	r2, [pc, #140]	; (800f690 <TIM_Base_SetConfig+0x13c>)
 800f602:	4293      	cmp	r3, r2
 800f604:	d108      	bne.n	800f618 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f606:	68fb      	ldr	r3, [r7, #12]
 800f608:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f60c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f60e:	683b      	ldr	r3, [r7, #0]
 800f610:	68db      	ldr	r3, [r3, #12]
 800f612:	68fa      	ldr	r2, [r7, #12]
 800f614:	4313      	orrs	r3, r2
 800f616:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f618:	68fb      	ldr	r3, [r7, #12]
 800f61a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800f61e:	683b      	ldr	r3, [r7, #0]
 800f620:	695b      	ldr	r3, [r3, #20]
 800f622:	4313      	orrs	r3, r2
 800f624:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	68fa      	ldr	r2, [r7, #12]
 800f62a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f62c:	683b      	ldr	r3, [r7, #0]
 800f62e:	689a      	ldr	r2, [r3, #8]
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f634:	683b      	ldr	r3, [r7, #0]
 800f636:	681a      	ldr	r2, [r3, #0]
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	4a0a      	ldr	r2, [pc, #40]	; (800f668 <TIM_Base_SetConfig+0x114>)
 800f640:	4293      	cmp	r3, r2
 800f642:	d003      	beq.n	800f64c <TIM_Base_SetConfig+0xf8>
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	4a0c      	ldr	r2, [pc, #48]	; (800f678 <TIM_Base_SetConfig+0x124>)
 800f648:	4293      	cmp	r3, r2
 800f64a:	d103      	bne.n	800f654 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f64c:	683b      	ldr	r3, [r7, #0]
 800f64e:	691a      	ldr	r2, [r3, #16]
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	2201      	movs	r2, #1
 800f658:	615a      	str	r2, [r3, #20]
}
 800f65a:	bf00      	nop
 800f65c:	3714      	adds	r7, #20
 800f65e:	46bd      	mov	sp, r7
 800f660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f664:	4770      	bx	lr
 800f666:	bf00      	nop
 800f668:	40010000 	.word	0x40010000
 800f66c:	40000400 	.word	0x40000400
 800f670:	40000800 	.word	0x40000800
 800f674:	40000c00 	.word	0x40000c00
 800f678:	40010400 	.word	0x40010400
 800f67c:	40014000 	.word	0x40014000
 800f680:	40014400 	.word	0x40014400
 800f684:	40014800 	.word	0x40014800
 800f688:	40001800 	.word	0x40001800
 800f68c:	40001c00 	.word	0x40001c00
 800f690:	40002000 	.word	0x40002000

0800f694 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f694:	b480      	push	{r7}
 800f696:	b087      	sub	sp, #28
 800f698:	af00      	add	r7, sp, #0
 800f69a:	6078      	str	r0, [r7, #4]
 800f69c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	6a1b      	ldr	r3, [r3, #32]
 800f6a2:	f023 0201 	bic.w	r2, r3, #1
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f6aa:	687b      	ldr	r3, [r7, #4]
 800f6ac:	6a1b      	ldr	r3, [r3, #32]
 800f6ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	685b      	ldr	r3, [r3, #4]
 800f6b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	699b      	ldr	r3, [r3, #24]
 800f6ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f6bc:	68fb      	ldr	r3, [r7, #12]
 800f6be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f6c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f6c4:	68fb      	ldr	r3, [r7, #12]
 800f6c6:	f023 0303 	bic.w	r3, r3, #3
 800f6ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f6cc:	683b      	ldr	r3, [r7, #0]
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	68fa      	ldr	r2, [r7, #12]
 800f6d2:	4313      	orrs	r3, r2
 800f6d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f6d6:	697b      	ldr	r3, [r7, #20]
 800f6d8:	f023 0302 	bic.w	r3, r3, #2
 800f6dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f6de:	683b      	ldr	r3, [r7, #0]
 800f6e0:	689b      	ldr	r3, [r3, #8]
 800f6e2:	697a      	ldr	r2, [r7, #20]
 800f6e4:	4313      	orrs	r3, r2
 800f6e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	4a20      	ldr	r2, [pc, #128]	; (800f76c <TIM_OC1_SetConfig+0xd8>)
 800f6ec:	4293      	cmp	r3, r2
 800f6ee:	d003      	beq.n	800f6f8 <TIM_OC1_SetConfig+0x64>
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	4a1f      	ldr	r2, [pc, #124]	; (800f770 <TIM_OC1_SetConfig+0xdc>)
 800f6f4:	4293      	cmp	r3, r2
 800f6f6:	d10c      	bne.n	800f712 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f6f8:	697b      	ldr	r3, [r7, #20]
 800f6fa:	f023 0308 	bic.w	r3, r3, #8
 800f6fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f700:	683b      	ldr	r3, [r7, #0]
 800f702:	68db      	ldr	r3, [r3, #12]
 800f704:	697a      	ldr	r2, [r7, #20]
 800f706:	4313      	orrs	r3, r2
 800f708:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f70a:	697b      	ldr	r3, [r7, #20]
 800f70c:	f023 0304 	bic.w	r3, r3, #4
 800f710:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	4a15      	ldr	r2, [pc, #84]	; (800f76c <TIM_OC1_SetConfig+0xd8>)
 800f716:	4293      	cmp	r3, r2
 800f718:	d003      	beq.n	800f722 <TIM_OC1_SetConfig+0x8e>
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	4a14      	ldr	r2, [pc, #80]	; (800f770 <TIM_OC1_SetConfig+0xdc>)
 800f71e:	4293      	cmp	r3, r2
 800f720:	d111      	bne.n	800f746 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f722:	693b      	ldr	r3, [r7, #16]
 800f724:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f728:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f72a:	693b      	ldr	r3, [r7, #16]
 800f72c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f730:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f732:	683b      	ldr	r3, [r7, #0]
 800f734:	695b      	ldr	r3, [r3, #20]
 800f736:	693a      	ldr	r2, [r7, #16]
 800f738:	4313      	orrs	r3, r2
 800f73a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f73c:	683b      	ldr	r3, [r7, #0]
 800f73e:	699b      	ldr	r3, [r3, #24]
 800f740:	693a      	ldr	r2, [r7, #16]
 800f742:	4313      	orrs	r3, r2
 800f744:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	693a      	ldr	r2, [r7, #16]
 800f74a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	68fa      	ldr	r2, [r7, #12]
 800f750:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f752:	683b      	ldr	r3, [r7, #0]
 800f754:	685a      	ldr	r2, [r3, #4]
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	697a      	ldr	r2, [r7, #20]
 800f75e:	621a      	str	r2, [r3, #32]
}
 800f760:	bf00      	nop
 800f762:	371c      	adds	r7, #28
 800f764:	46bd      	mov	sp, r7
 800f766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f76a:	4770      	bx	lr
 800f76c:	40010000 	.word	0x40010000
 800f770:	40010400 	.word	0x40010400

0800f774 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f774:	b480      	push	{r7}
 800f776:	b087      	sub	sp, #28
 800f778:	af00      	add	r7, sp, #0
 800f77a:	6078      	str	r0, [r7, #4]
 800f77c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	6a1b      	ldr	r3, [r3, #32]
 800f782:	f023 0210 	bic.w	r2, r3, #16
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	6a1b      	ldr	r3, [r3, #32]
 800f78e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	685b      	ldr	r3, [r3, #4]
 800f794:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	699b      	ldr	r3, [r3, #24]
 800f79a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f79c:	68fb      	ldr	r3, [r7, #12]
 800f79e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f7a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f7a4:	68fb      	ldr	r3, [r7, #12]
 800f7a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f7aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f7ac:	683b      	ldr	r3, [r7, #0]
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	021b      	lsls	r3, r3, #8
 800f7b2:	68fa      	ldr	r2, [r7, #12]
 800f7b4:	4313      	orrs	r3, r2
 800f7b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f7b8:	697b      	ldr	r3, [r7, #20]
 800f7ba:	f023 0320 	bic.w	r3, r3, #32
 800f7be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f7c0:	683b      	ldr	r3, [r7, #0]
 800f7c2:	689b      	ldr	r3, [r3, #8]
 800f7c4:	011b      	lsls	r3, r3, #4
 800f7c6:	697a      	ldr	r2, [r7, #20]
 800f7c8:	4313      	orrs	r3, r2
 800f7ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	4a22      	ldr	r2, [pc, #136]	; (800f858 <TIM_OC2_SetConfig+0xe4>)
 800f7d0:	4293      	cmp	r3, r2
 800f7d2:	d003      	beq.n	800f7dc <TIM_OC2_SetConfig+0x68>
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	4a21      	ldr	r2, [pc, #132]	; (800f85c <TIM_OC2_SetConfig+0xe8>)
 800f7d8:	4293      	cmp	r3, r2
 800f7da:	d10d      	bne.n	800f7f8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f7dc:	697b      	ldr	r3, [r7, #20]
 800f7de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f7e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f7e4:	683b      	ldr	r3, [r7, #0]
 800f7e6:	68db      	ldr	r3, [r3, #12]
 800f7e8:	011b      	lsls	r3, r3, #4
 800f7ea:	697a      	ldr	r2, [r7, #20]
 800f7ec:	4313      	orrs	r3, r2
 800f7ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f7f0:	697b      	ldr	r3, [r7, #20]
 800f7f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f7f6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	4a17      	ldr	r2, [pc, #92]	; (800f858 <TIM_OC2_SetConfig+0xe4>)
 800f7fc:	4293      	cmp	r3, r2
 800f7fe:	d003      	beq.n	800f808 <TIM_OC2_SetConfig+0x94>
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	4a16      	ldr	r2, [pc, #88]	; (800f85c <TIM_OC2_SetConfig+0xe8>)
 800f804:	4293      	cmp	r3, r2
 800f806:	d113      	bne.n	800f830 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f808:	693b      	ldr	r3, [r7, #16]
 800f80a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f80e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f810:	693b      	ldr	r3, [r7, #16]
 800f812:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f816:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f818:	683b      	ldr	r3, [r7, #0]
 800f81a:	695b      	ldr	r3, [r3, #20]
 800f81c:	009b      	lsls	r3, r3, #2
 800f81e:	693a      	ldr	r2, [r7, #16]
 800f820:	4313      	orrs	r3, r2
 800f822:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f824:	683b      	ldr	r3, [r7, #0]
 800f826:	699b      	ldr	r3, [r3, #24]
 800f828:	009b      	lsls	r3, r3, #2
 800f82a:	693a      	ldr	r2, [r7, #16]
 800f82c:	4313      	orrs	r3, r2
 800f82e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	693a      	ldr	r2, [r7, #16]
 800f834:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	68fa      	ldr	r2, [r7, #12]
 800f83a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f83c:	683b      	ldr	r3, [r7, #0]
 800f83e:	685a      	ldr	r2, [r3, #4]
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	697a      	ldr	r2, [r7, #20]
 800f848:	621a      	str	r2, [r3, #32]
}
 800f84a:	bf00      	nop
 800f84c:	371c      	adds	r7, #28
 800f84e:	46bd      	mov	sp, r7
 800f850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f854:	4770      	bx	lr
 800f856:	bf00      	nop
 800f858:	40010000 	.word	0x40010000
 800f85c:	40010400 	.word	0x40010400

0800f860 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f860:	b480      	push	{r7}
 800f862:	b087      	sub	sp, #28
 800f864:	af00      	add	r7, sp, #0
 800f866:	6078      	str	r0, [r7, #4]
 800f868:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	6a1b      	ldr	r3, [r3, #32]
 800f86e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	6a1b      	ldr	r3, [r3, #32]
 800f87a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	685b      	ldr	r3, [r3, #4]
 800f880:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	69db      	ldr	r3, [r3, #28]
 800f886:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f888:	68fb      	ldr	r3, [r7, #12]
 800f88a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f88e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f890:	68fb      	ldr	r3, [r7, #12]
 800f892:	f023 0303 	bic.w	r3, r3, #3
 800f896:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f898:	683b      	ldr	r3, [r7, #0]
 800f89a:	681b      	ldr	r3, [r3, #0]
 800f89c:	68fa      	ldr	r2, [r7, #12]
 800f89e:	4313      	orrs	r3, r2
 800f8a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f8a2:	697b      	ldr	r3, [r7, #20]
 800f8a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f8a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f8aa:	683b      	ldr	r3, [r7, #0]
 800f8ac:	689b      	ldr	r3, [r3, #8]
 800f8ae:	021b      	lsls	r3, r3, #8
 800f8b0:	697a      	ldr	r2, [r7, #20]
 800f8b2:	4313      	orrs	r3, r2
 800f8b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	4a21      	ldr	r2, [pc, #132]	; (800f940 <TIM_OC3_SetConfig+0xe0>)
 800f8ba:	4293      	cmp	r3, r2
 800f8bc:	d003      	beq.n	800f8c6 <TIM_OC3_SetConfig+0x66>
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	4a20      	ldr	r2, [pc, #128]	; (800f944 <TIM_OC3_SetConfig+0xe4>)
 800f8c2:	4293      	cmp	r3, r2
 800f8c4:	d10d      	bne.n	800f8e2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f8c6:	697b      	ldr	r3, [r7, #20]
 800f8c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f8cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f8ce:	683b      	ldr	r3, [r7, #0]
 800f8d0:	68db      	ldr	r3, [r3, #12]
 800f8d2:	021b      	lsls	r3, r3, #8
 800f8d4:	697a      	ldr	r2, [r7, #20]
 800f8d6:	4313      	orrs	r3, r2
 800f8d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f8da:	697b      	ldr	r3, [r7, #20]
 800f8dc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f8e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	4a16      	ldr	r2, [pc, #88]	; (800f940 <TIM_OC3_SetConfig+0xe0>)
 800f8e6:	4293      	cmp	r3, r2
 800f8e8:	d003      	beq.n	800f8f2 <TIM_OC3_SetConfig+0x92>
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	4a15      	ldr	r2, [pc, #84]	; (800f944 <TIM_OC3_SetConfig+0xe4>)
 800f8ee:	4293      	cmp	r3, r2
 800f8f0:	d113      	bne.n	800f91a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f8f2:	693b      	ldr	r3, [r7, #16]
 800f8f4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f8f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f8fa:	693b      	ldr	r3, [r7, #16]
 800f8fc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f900:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f902:	683b      	ldr	r3, [r7, #0]
 800f904:	695b      	ldr	r3, [r3, #20]
 800f906:	011b      	lsls	r3, r3, #4
 800f908:	693a      	ldr	r2, [r7, #16]
 800f90a:	4313      	orrs	r3, r2
 800f90c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f90e:	683b      	ldr	r3, [r7, #0]
 800f910:	699b      	ldr	r3, [r3, #24]
 800f912:	011b      	lsls	r3, r3, #4
 800f914:	693a      	ldr	r2, [r7, #16]
 800f916:	4313      	orrs	r3, r2
 800f918:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	693a      	ldr	r2, [r7, #16]
 800f91e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	68fa      	ldr	r2, [r7, #12]
 800f924:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f926:	683b      	ldr	r3, [r7, #0]
 800f928:	685a      	ldr	r2, [r3, #4]
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	697a      	ldr	r2, [r7, #20]
 800f932:	621a      	str	r2, [r3, #32]
}
 800f934:	bf00      	nop
 800f936:	371c      	adds	r7, #28
 800f938:	46bd      	mov	sp, r7
 800f93a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f93e:	4770      	bx	lr
 800f940:	40010000 	.word	0x40010000
 800f944:	40010400 	.word	0x40010400

0800f948 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f948:	b480      	push	{r7}
 800f94a:	b087      	sub	sp, #28
 800f94c:	af00      	add	r7, sp, #0
 800f94e:	6078      	str	r0, [r7, #4]
 800f950:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	6a1b      	ldr	r3, [r3, #32]
 800f956:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	6a1b      	ldr	r3, [r3, #32]
 800f962:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	685b      	ldr	r3, [r3, #4]
 800f968:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	69db      	ldr	r3, [r3, #28]
 800f96e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f970:	68fb      	ldr	r3, [r7, #12]
 800f972:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f976:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f978:	68fb      	ldr	r3, [r7, #12]
 800f97a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f97e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f980:	683b      	ldr	r3, [r7, #0]
 800f982:	681b      	ldr	r3, [r3, #0]
 800f984:	021b      	lsls	r3, r3, #8
 800f986:	68fa      	ldr	r2, [r7, #12]
 800f988:	4313      	orrs	r3, r2
 800f98a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f98c:	693b      	ldr	r3, [r7, #16]
 800f98e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f992:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f994:	683b      	ldr	r3, [r7, #0]
 800f996:	689b      	ldr	r3, [r3, #8]
 800f998:	031b      	lsls	r3, r3, #12
 800f99a:	693a      	ldr	r2, [r7, #16]
 800f99c:	4313      	orrs	r3, r2
 800f99e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	4a12      	ldr	r2, [pc, #72]	; (800f9ec <TIM_OC4_SetConfig+0xa4>)
 800f9a4:	4293      	cmp	r3, r2
 800f9a6:	d003      	beq.n	800f9b0 <TIM_OC4_SetConfig+0x68>
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	4a11      	ldr	r2, [pc, #68]	; (800f9f0 <TIM_OC4_SetConfig+0xa8>)
 800f9ac:	4293      	cmp	r3, r2
 800f9ae:	d109      	bne.n	800f9c4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f9b0:	697b      	ldr	r3, [r7, #20]
 800f9b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f9b6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f9b8:	683b      	ldr	r3, [r7, #0]
 800f9ba:	695b      	ldr	r3, [r3, #20]
 800f9bc:	019b      	lsls	r3, r3, #6
 800f9be:	697a      	ldr	r2, [r7, #20]
 800f9c0:	4313      	orrs	r3, r2
 800f9c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	697a      	ldr	r2, [r7, #20]
 800f9c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	68fa      	ldr	r2, [r7, #12]
 800f9ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f9d0:	683b      	ldr	r3, [r7, #0]
 800f9d2:	685a      	ldr	r2, [r3, #4]
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	693a      	ldr	r2, [r7, #16]
 800f9dc:	621a      	str	r2, [r3, #32]
}
 800f9de:	bf00      	nop
 800f9e0:	371c      	adds	r7, #28
 800f9e2:	46bd      	mov	sp, r7
 800f9e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9e8:	4770      	bx	lr
 800f9ea:	bf00      	nop
 800f9ec:	40010000 	.word	0x40010000
 800f9f0:	40010400 	.word	0x40010400

0800f9f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800f9f4:	b480      	push	{r7}
 800f9f6:	b087      	sub	sp, #28
 800f9f8:	af00      	add	r7, sp, #0
 800f9fa:	60f8      	str	r0, [r7, #12]
 800f9fc:	60b9      	str	r1, [r7, #8]
 800f9fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800fa00:	68bb      	ldr	r3, [r7, #8]
 800fa02:	f003 031f 	and.w	r3, r3, #31
 800fa06:	2201      	movs	r2, #1
 800fa08:	fa02 f303 	lsl.w	r3, r2, r3
 800fa0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800fa0e:	68fb      	ldr	r3, [r7, #12]
 800fa10:	6a1a      	ldr	r2, [r3, #32]
 800fa12:	697b      	ldr	r3, [r7, #20]
 800fa14:	43db      	mvns	r3, r3
 800fa16:	401a      	ands	r2, r3
 800fa18:	68fb      	ldr	r3, [r7, #12]
 800fa1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800fa1c:	68fb      	ldr	r3, [r7, #12]
 800fa1e:	6a1a      	ldr	r2, [r3, #32]
 800fa20:	68bb      	ldr	r3, [r7, #8]
 800fa22:	f003 031f 	and.w	r3, r3, #31
 800fa26:	6879      	ldr	r1, [r7, #4]
 800fa28:	fa01 f303 	lsl.w	r3, r1, r3
 800fa2c:	431a      	orrs	r2, r3
 800fa2e:	68fb      	ldr	r3, [r7, #12]
 800fa30:	621a      	str	r2, [r3, #32]
}
 800fa32:	bf00      	nop
 800fa34:	371c      	adds	r7, #28
 800fa36:	46bd      	mov	sp, r7
 800fa38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa3c:	4770      	bx	lr
	...

0800fa40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fa40:	b480      	push	{r7}
 800fa42:	b085      	sub	sp, #20
 800fa44:	af00      	add	r7, sp, #0
 800fa46:	6078      	str	r0, [r7, #4]
 800fa48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fa50:	2b01      	cmp	r3, #1
 800fa52:	d101      	bne.n	800fa58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800fa54:	2302      	movs	r3, #2
 800fa56:	e05a      	b.n	800fb0e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	2201      	movs	r2, #1
 800fa5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	2202      	movs	r2, #2
 800fa64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	681b      	ldr	r3, [r3, #0]
 800fa6c:	685b      	ldr	r3, [r3, #4]
 800fa6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	681b      	ldr	r3, [r3, #0]
 800fa74:	689b      	ldr	r3, [r3, #8]
 800fa76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fa78:	68fb      	ldr	r3, [r7, #12]
 800fa7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fa7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fa80:	683b      	ldr	r3, [r7, #0]
 800fa82:	681b      	ldr	r3, [r3, #0]
 800fa84:	68fa      	ldr	r2, [r7, #12]
 800fa86:	4313      	orrs	r3, r2
 800fa88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	681b      	ldr	r3, [r3, #0]
 800fa8e:	68fa      	ldr	r2, [r7, #12]
 800fa90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	681b      	ldr	r3, [r3, #0]
 800fa96:	4a21      	ldr	r2, [pc, #132]	; (800fb1c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800fa98:	4293      	cmp	r3, r2
 800fa9a:	d022      	beq.n	800fae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	681b      	ldr	r3, [r3, #0]
 800faa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800faa4:	d01d      	beq.n	800fae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	681b      	ldr	r3, [r3, #0]
 800faaa:	4a1d      	ldr	r2, [pc, #116]	; (800fb20 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800faac:	4293      	cmp	r3, r2
 800faae:	d018      	beq.n	800fae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	681b      	ldr	r3, [r3, #0]
 800fab4:	4a1b      	ldr	r2, [pc, #108]	; (800fb24 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800fab6:	4293      	cmp	r3, r2
 800fab8:	d013      	beq.n	800fae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	681b      	ldr	r3, [r3, #0]
 800fabe:	4a1a      	ldr	r2, [pc, #104]	; (800fb28 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800fac0:	4293      	cmp	r3, r2
 800fac2:	d00e      	beq.n	800fae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	681b      	ldr	r3, [r3, #0]
 800fac8:	4a18      	ldr	r2, [pc, #96]	; (800fb2c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800faca:	4293      	cmp	r3, r2
 800facc:	d009      	beq.n	800fae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	681b      	ldr	r3, [r3, #0]
 800fad2:	4a17      	ldr	r2, [pc, #92]	; (800fb30 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800fad4:	4293      	cmp	r3, r2
 800fad6:	d004      	beq.n	800fae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	681b      	ldr	r3, [r3, #0]
 800fadc:	4a15      	ldr	r2, [pc, #84]	; (800fb34 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800fade:	4293      	cmp	r3, r2
 800fae0:	d10c      	bne.n	800fafc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fae2:	68bb      	ldr	r3, [r7, #8]
 800fae4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fae8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800faea:	683b      	ldr	r3, [r7, #0]
 800faec:	685b      	ldr	r3, [r3, #4]
 800faee:	68ba      	ldr	r2, [r7, #8]
 800faf0:	4313      	orrs	r3, r2
 800faf2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	681b      	ldr	r3, [r3, #0]
 800faf8:	68ba      	ldr	r2, [r7, #8]
 800fafa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	2201      	movs	r2, #1
 800fb00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	2200      	movs	r2, #0
 800fb08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800fb0c:	2300      	movs	r3, #0
}
 800fb0e:	4618      	mov	r0, r3
 800fb10:	3714      	adds	r7, #20
 800fb12:	46bd      	mov	sp, r7
 800fb14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb18:	4770      	bx	lr
 800fb1a:	bf00      	nop
 800fb1c:	40010000 	.word	0x40010000
 800fb20:	40000400 	.word	0x40000400
 800fb24:	40000800 	.word	0x40000800
 800fb28:	40000c00 	.word	0x40000c00
 800fb2c:	40010400 	.word	0x40010400
 800fb30:	40014000 	.word	0x40014000
 800fb34:	40001800 	.word	0x40001800

0800fb38 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800fb38:	b480      	push	{r7}
 800fb3a:	b085      	sub	sp, #20
 800fb3c:	af00      	add	r7, sp, #0
 800fb3e:	6078      	str	r0, [r7, #4]
 800fb40:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800fb42:	2300      	movs	r3, #0
 800fb44:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800fb46:	687b      	ldr	r3, [r7, #4]
 800fb48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fb4c:	2b01      	cmp	r3, #1
 800fb4e:	d101      	bne.n	800fb54 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800fb50:	2302      	movs	r3, #2
 800fb52:	e03d      	b.n	800fbd0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	2201      	movs	r2, #1
 800fb58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800fb5c:	68fb      	ldr	r3, [r7, #12]
 800fb5e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800fb62:	683b      	ldr	r3, [r7, #0]
 800fb64:	68db      	ldr	r3, [r3, #12]
 800fb66:	4313      	orrs	r3, r2
 800fb68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800fb6a:	68fb      	ldr	r3, [r7, #12]
 800fb6c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800fb70:	683b      	ldr	r3, [r7, #0]
 800fb72:	689b      	ldr	r3, [r3, #8]
 800fb74:	4313      	orrs	r3, r2
 800fb76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800fb78:	68fb      	ldr	r3, [r7, #12]
 800fb7a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800fb7e:	683b      	ldr	r3, [r7, #0]
 800fb80:	685b      	ldr	r3, [r3, #4]
 800fb82:	4313      	orrs	r3, r2
 800fb84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800fb86:	68fb      	ldr	r3, [r7, #12]
 800fb88:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800fb8c:	683b      	ldr	r3, [r7, #0]
 800fb8e:	681b      	ldr	r3, [r3, #0]
 800fb90:	4313      	orrs	r3, r2
 800fb92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800fb94:	68fb      	ldr	r3, [r7, #12]
 800fb96:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800fb9a:	683b      	ldr	r3, [r7, #0]
 800fb9c:	691b      	ldr	r3, [r3, #16]
 800fb9e:	4313      	orrs	r3, r2
 800fba0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800fba8:	683b      	ldr	r3, [r7, #0]
 800fbaa:	695b      	ldr	r3, [r3, #20]
 800fbac:	4313      	orrs	r3, r2
 800fbae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800fbb6:	683b      	ldr	r3, [r7, #0]
 800fbb8:	69db      	ldr	r3, [r3, #28]
 800fbba:	4313      	orrs	r3, r2
 800fbbc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	681b      	ldr	r3, [r3, #0]
 800fbc2:	68fa      	ldr	r2, [r7, #12]
 800fbc4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	2200      	movs	r2, #0
 800fbca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800fbce:	2300      	movs	r3, #0
}
 800fbd0:	4618      	mov	r0, r3
 800fbd2:	3714      	adds	r7, #20
 800fbd4:	46bd      	mov	sp, r7
 800fbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbda:	4770      	bx	lr

0800fbdc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800fbdc:	b480      	push	{r7}
 800fbde:	b083      	sub	sp, #12
 800fbe0:	af00      	add	r7, sp, #0
 800fbe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fbe4:	bf00      	nop
 800fbe6:	370c      	adds	r7, #12
 800fbe8:	46bd      	mov	sp, r7
 800fbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbee:	4770      	bx	lr

0800fbf0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fbf0:	b480      	push	{r7}
 800fbf2:	b083      	sub	sp, #12
 800fbf4:	af00      	add	r7, sp, #0
 800fbf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fbf8:	bf00      	nop
 800fbfa:	370c      	adds	r7, #12
 800fbfc:	46bd      	mov	sp, r7
 800fbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc02:	4770      	bx	lr

0800fc04 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fc04:	b580      	push	{r7, lr}
 800fc06:	b082      	sub	sp, #8
 800fc08:	af00      	add	r7, sp, #0
 800fc0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d101      	bne.n	800fc16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fc12:	2301      	movs	r3, #1
 800fc14:	e03f      	b.n	800fc96 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800fc1c:	b2db      	uxtb	r3, r3
 800fc1e:	2b00      	cmp	r3, #0
 800fc20:	d106      	bne.n	800fc30 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fc22:	687b      	ldr	r3, [r7, #4]
 800fc24:	2200      	movs	r2, #0
 800fc26:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fc2a:	6878      	ldr	r0, [r7, #4]
 800fc2c:	f7f7 fc9c 	bl	8007568 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	2224      	movs	r2, #36	; 0x24
 800fc34:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	681b      	ldr	r3, [r3, #0]
 800fc3c:	68da      	ldr	r2, [r3, #12]
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	681b      	ldr	r3, [r3, #0]
 800fc42:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800fc46:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800fc48:	6878      	ldr	r0, [r7, #4]
 800fc4a:	f000 f829 	bl	800fca0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	691a      	ldr	r2, [r3, #16]
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	681b      	ldr	r3, [r3, #0]
 800fc58:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800fc5c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fc5e:	687b      	ldr	r3, [r7, #4]
 800fc60:	681b      	ldr	r3, [r3, #0]
 800fc62:	695a      	ldr	r2, [r3, #20]
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	681b      	ldr	r3, [r3, #0]
 800fc68:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800fc6c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800fc6e:	687b      	ldr	r3, [r7, #4]
 800fc70:	681b      	ldr	r3, [r3, #0]
 800fc72:	68da      	ldr	r2, [r3, #12]
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	681b      	ldr	r3, [r3, #0]
 800fc78:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800fc7c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	2200      	movs	r2, #0
 800fc82:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	2220      	movs	r2, #32
 800fc88:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	2220      	movs	r2, #32
 800fc90:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800fc94:	2300      	movs	r3, #0
}
 800fc96:	4618      	mov	r0, r3
 800fc98:	3708      	adds	r7, #8
 800fc9a:	46bd      	mov	sp, r7
 800fc9c:	bd80      	pop	{r7, pc}
	...

0800fca0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fca4:	b085      	sub	sp, #20
 800fca6:	af00      	add	r7, sp, #0
 800fca8:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	681b      	ldr	r3, [r3, #0]
 800fcae:	691b      	ldr	r3, [r3, #16]
 800fcb0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	68da      	ldr	r2, [r3, #12]
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	681b      	ldr	r3, [r3, #0]
 800fcbc:	430a      	orrs	r2, r1
 800fcbe:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	689a      	ldr	r2, [r3, #8]
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	691b      	ldr	r3, [r3, #16]
 800fcc8:	431a      	orrs	r2, r3
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	695b      	ldr	r3, [r3, #20]
 800fcce:	431a      	orrs	r2, r3
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	69db      	ldr	r3, [r3, #28]
 800fcd4:	4313      	orrs	r3, r2
 800fcd6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	681b      	ldr	r3, [r3, #0]
 800fcdc:	68db      	ldr	r3, [r3, #12]
 800fcde:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800fce2:	f023 030c 	bic.w	r3, r3, #12
 800fce6:	687a      	ldr	r2, [r7, #4]
 800fce8:	6812      	ldr	r2, [r2, #0]
 800fcea:	68f9      	ldr	r1, [r7, #12]
 800fcec:	430b      	orrs	r3, r1
 800fcee:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	681b      	ldr	r3, [r3, #0]
 800fcf4:	695b      	ldr	r3, [r3, #20]
 800fcf6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	699a      	ldr	r2, [r3, #24]
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	681b      	ldr	r3, [r3, #0]
 800fd02:	430a      	orrs	r2, r1
 800fd04:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	69db      	ldr	r3, [r3, #28]
 800fd0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fd0e:	f040 818b 	bne.w	8010028 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	681b      	ldr	r3, [r3, #0]
 800fd16:	4ac1      	ldr	r2, [pc, #772]	; (801001c <UART_SetConfig+0x37c>)
 800fd18:	4293      	cmp	r3, r2
 800fd1a:	d005      	beq.n	800fd28 <UART_SetConfig+0x88>
 800fd1c:	687b      	ldr	r3, [r7, #4]
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	4abf      	ldr	r2, [pc, #764]	; (8010020 <UART_SetConfig+0x380>)
 800fd22:	4293      	cmp	r3, r2
 800fd24:	f040 80bd 	bne.w	800fea2 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800fd28:	f7fc fbcc 	bl	800c4c4 <HAL_RCC_GetPCLK2Freq>
 800fd2c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800fd2e:	68bb      	ldr	r3, [r7, #8]
 800fd30:	461d      	mov	r5, r3
 800fd32:	f04f 0600 	mov.w	r6, #0
 800fd36:	46a8      	mov	r8, r5
 800fd38:	46b1      	mov	r9, r6
 800fd3a:	eb18 0308 	adds.w	r3, r8, r8
 800fd3e:	eb49 0409 	adc.w	r4, r9, r9
 800fd42:	4698      	mov	r8, r3
 800fd44:	46a1      	mov	r9, r4
 800fd46:	eb18 0805 	adds.w	r8, r8, r5
 800fd4a:	eb49 0906 	adc.w	r9, r9, r6
 800fd4e:	f04f 0100 	mov.w	r1, #0
 800fd52:	f04f 0200 	mov.w	r2, #0
 800fd56:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800fd5a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800fd5e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800fd62:	4688      	mov	r8, r1
 800fd64:	4691      	mov	r9, r2
 800fd66:	eb18 0005 	adds.w	r0, r8, r5
 800fd6a:	eb49 0106 	adc.w	r1, r9, r6
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	685b      	ldr	r3, [r3, #4]
 800fd72:	461d      	mov	r5, r3
 800fd74:	f04f 0600 	mov.w	r6, #0
 800fd78:	196b      	adds	r3, r5, r5
 800fd7a:	eb46 0406 	adc.w	r4, r6, r6
 800fd7e:	461a      	mov	r2, r3
 800fd80:	4623      	mov	r3, r4
 800fd82:	f7f0 ff99 	bl	8000cb8 <__aeabi_uldivmod>
 800fd86:	4603      	mov	r3, r0
 800fd88:	460c      	mov	r4, r1
 800fd8a:	461a      	mov	r2, r3
 800fd8c:	4ba5      	ldr	r3, [pc, #660]	; (8010024 <UART_SetConfig+0x384>)
 800fd8e:	fba3 2302 	umull	r2, r3, r3, r2
 800fd92:	095b      	lsrs	r3, r3, #5
 800fd94:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800fd98:	68bb      	ldr	r3, [r7, #8]
 800fd9a:	461d      	mov	r5, r3
 800fd9c:	f04f 0600 	mov.w	r6, #0
 800fda0:	46a9      	mov	r9, r5
 800fda2:	46b2      	mov	sl, r6
 800fda4:	eb19 0309 	adds.w	r3, r9, r9
 800fda8:	eb4a 040a 	adc.w	r4, sl, sl
 800fdac:	4699      	mov	r9, r3
 800fdae:	46a2      	mov	sl, r4
 800fdb0:	eb19 0905 	adds.w	r9, r9, r5
 800fdb4:	eb4a 0a06 	adc.w	sl, sl, r6
 800fdb8:	f04f 0100 	mov.w	r1, #0
 800fdbc:	f04f 0200 	mov.w	r2, #0
 800fdc0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800fdc4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800fdc8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800fdcc:	4689      	mov	r9, r1
 800fdce:	4692      	mov	sl, r2
 800fdd0:	eb19 0005 	adds.w	r0, r9, r5
 800fdd4:	eb4a 0106 	adc.w	r1, sl, r6
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	685b      	ldr	r3, [r3, #4]
 800fddc:	461d      	mov	r5, r3
 800fdde:	f04f 0600 	mov.w	r6, #0
 800fde2:	196b      	adds	r3, r5, r5
 800fde4:	eb46 0406 	adc.w	r4, r6, r6
 800fde8:	461a      	mov	r2, r3
 800fdea:	4623      	mov	r3, r4
 800fdec:	f7f0 ff64 	bl	8000cb8 <__aeabi_uldivmod>
 800fdf0:	4603      	mov	r3, r0
 800fdf2:	460c      	mov	r4, r1
 800fdf4:	461a      	mov	r2, r3
 800fdf6:	4b8b      	ldr	r3, [pc, #556]	; (8010024 <UART_SetConfig+0x384>)
 800fdf8:	fba3 1302 	umull	r1, r3, r3, r2
 800fdfc:	095b      	lsrs	r3, r3, #5
 800fdfe:	2164      	movs	r1, #100	; 0x64
 800fe00:	fb01 f303 	mul.w	r3, r1, r3
 800fe04:	1ad3      	subs	r3, r2, r3
 800fe06:	00db      	lsls	r3, r3, #3
 800fe08:	3332      	adds	r3, #50	; 0x32
 800fe0a:	4a86      	ldr	r2, [pc, #536]	; (8010024 <UART_SetConfig+0x384>)
 800fe0c:	fba2 2303 	umull	r2, r3, r2, r3
 800fe10:	095b      	lsrs	r3, r3, #5
 800fe12:	005b      	lsls	r3, r3, #1
 800fe14:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800fe18:	4498      	add	r8, r3
 800fe1a:	68bb      	ldr	r3, [r7, #8]
 800fe1c:	461d      	mov	r5, r3
 800fe1e:	f04f 0600 	mov.w	r6, #0
 800fe22:	46a9      	mov	r9, r5
 800fe24:	46b2      	mov	sl, r6
 800fe26:	eb19 0309 	adds.w	r3, r9, r9
 800fe2a:	eb4a 040a 	adc.w	r4, sl, sl
 800fe2e:	4699      	mov	r9, r3
 800fe30:	46a2      	mov	sl, r4
 800fe32:	eb19 0905 	adds.w	r9, r9, r5
 800fe36:	eb4a 0a06 	adc.w	sl, sl, r6
 800fe3a:	f04f 0100 	mov.w	r1, #0
 800fe3e:	f04f 0200 	mov.w	r2, #0
 800fe42:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800fe46:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800fe4a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800fe4e:	4689      	mov	r9, r1
 800fe50:	4692      	mov	sl, r2
 800fe52:	eb19 0005 	adds.w	r0, r9, r5
 800fe56:	eb4a 0106 	adc.w	r1, sl, r6
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	685b      	ldr	r3, [r3, #4]
 800fe5e:	461d      	mov	r5, r3
 800fe60:	f04f 0600 	mov.w	r6, #0
 800fe64:	196b      	adds	r3, r5, r5
 800fe66:	eb46 0406 	adc.w	r4, r6, r6
 800fe6a:	461a      	mov	r2, r3
 800fe6c:	4623      	mov	r3, r4
 800fe6e:	f7f0 ff23 	bl	8000cb8 <__aeabi_uldivmod>
 800fe72:	4603      	mov	r3, r0
 800fe74:	460c      	mov	r4, r1
 800fe76:	461a      	mov	r2, r3
 800fe78:	4b6a      	ldr	r3, [pc, #424]	; (8010024 <UART_SetConfig+0x384>)
 800fe7a:	fba3 1302 	umull	r1, r3, r3, r2
 800fe7e:	095b      	lsrs	r3, r3, #5
 800fe80:	2164      	movs	r1, #100	; 0x64
 800fe82:	fb01 f303 	mul.w	r3, r1, r3
 800fe86:	1ad3      	subs	r3, r2, r3
 800fe88:	00db      	lsls	r3, r3, #3
 800fe8a:	3332      	adds	r3, #50	; 0x32
 800fe8c:	4a65      	ldr	r2, [pc, #404]	; (8010024 <UART_SetConfig+0x384>)
 800fe8e:	fba2 2303 	umull	r2, r3, r2, r3
 800fe92:	095b      	lsrs	r3, r3, #5
 800fe94:	f003 0207 	and.w	r2, r3, #7
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	681b      	ldr	r3, [r3, #0]
 800fe9c:	4442      	add	r2, r8
 800fe9e:	609a      	str	r2, [r3, #8]
 800fea0:	e26f      	b.n	8010382 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800fea2:	f7fc fafb 	bl	800c49c <HAL_RCC_GetPCLK1Freq>
 800fea6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800fea8:	68bb      	ldr	r3, [r7, #8]
 800feaa:	461d      	mov	r5, r3
 800feac:	f04f 0600 	mov.w	r6, #0
 800feb0:	46a8      	mov	r8, r5
 800feb2:	46b1      	mov	r9, r6
 800feb4:	eb18 0308 	adds.w	r3, r8, r8
 800feb8:	eb49 0409 	adc.w	r4, r9, r9
 800febc:	4698      	mov	r8, r3
 800febe:	46a1      	mov	r9, r4
 800fec0:	eb18 0805 	adds.w	r8, r8, r5
 800fec4:	eb49 0906 	adc.w	r9, r9, r6
 800fec8:	f04f 0100 	mov.w	r1, #0
 800fecc:	f04f 0200 	mov.w	r2, #0
 800fed0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800fed4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800fed8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800fedc:	4688      	mov	r8, r1
 800fede:	4691      	mov	r9, r2
 800fee0:	eb18 0005 	adds.w	r0, r8, r5
 800fee4:	eb49 0106 	adc.w	r1, r9, r6
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	685b      	ldr	r3, [r3, #4]
 800feec:	461d      	mov	r5, r3
 800feee:	f04f 0600 	mov.w	r6, #0
 800fef2:	196b      	adds	r3, r5, r5
 800fef4:	eb46 0406 	adc.w	r4, r6, r6
 800fef8:	461a      	mov	r2, r3
 800fefa:	4623      	mov	r3, r4
 800fefc:	f7f0 fedc 	bl	8000cb8 <__aeabi_uldivmod>
 800ff00:	4603      	mov	r3, r0
 800ff02:	460c      	mov	r4, r1
 800ff04:	461a      	mov	r2, r3
 800ff06:	4b47      	ldr	r3, [pc, #284]	; (8010024 <UART_SetConfig+0x384>)
 800ff08:	fba3 2302 	umull	r2, r3, r3, r2
 800ff0c:	095b      	lsrs	r3, r3, #5
 800ff0e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800ff12:	68bb      	ldr	r3, [r7, #8]
 800ff14:	461d      	mov	r5, r3
 800ff16:	f04f 0600 	mov.w	r6, #0
 800ff1a:	46a9      	mov	r9, r5
 800ff1c:	46b2      	mov	sl, r6
 800ff1e:	eb19 0309 	adds.w	r3, r9, r9
 800ff22:	eb4a 040a 	adc.w	r4, sl, sl
 800ff26:	4699      	mov	r9, r3
 800ff28:	46a2      	mov	sl, r4
 800ff2a:	eb19 0905 	adds.w	r9, r9, r5
 800ff2e:	eb4a 0a06 	adc.w	sl, sl, r6
 800ff32:	f04f 0100 	mov.w	r1, #0
 800ff36:	f04f 0200 	mov.w	r2, #0
 800ff3a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ff3e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ff42:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ff46:	4689      	mov	r9, r1
 800ff48:	4692      	mov	sl, r2
 800ff4a:	eb19 0005 	adds.w	r0, r9, r5
 800ff4e:	eb4a 0106 	adc.w	r1, sl, r6
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	685b      	ldr	r3, [r3, #4]
 800ff56:	461d      	mov	r5, r3
 800ff58:	f04f 0600 	mov.w	r6, #0
 800ff5c:	196b      	adds	r3, r5, r5
 800ff5e:	eb46 0406 	adc.w	r4, r6, r6
 800ff62:	461a      	mov	r2, r3
 800ff64:	4623      	mov	r3, r4
 800ff66:	f7f0 fea7 	bl	8000cb8 <__aeabi_uldivmod>
 800ff6a:	4603      	mov	r3, r0
 800ff6c:	460c      	mov	r4, r1
 800ff6e:	461a      	mov	r2, r3
 800ff70:	4b2c      	ldr	r3, [pc, #176]	; (8010024 <UART_SetConfig+0x384>)
 800ff72:	fba3 1302 	umull	r1, r3, r3, r2
 800ff76:	095b      	lsrs	r3, r3, #5
 800ff78:	2164      	movs	r1, #100	; 0x64
 800ff7a:	fb01 f303 	mul.w	r3, r1, r3
 800ff7e:	1ad3      	subs	r3, r2, r3
 800ff80:	00db      	lsls	r3, r3, #3
 800ff82:	3332      	adds	r3, #50	; 0x32
 800ff84:	4a27      	ldr	r2, [pc, #156]	; (8010024 <UART_SetConfig+0x384>)
 800ff86:	fba2 2303 	umull	r2, r3, r2, r3
 800ff8a:	095b      	lsrs	r3, r3, #5
 800ff8c:	005b      	lsls	r3, r3, #1
 800ff8e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ff92:	4498      	add	r8, r3
 800ff94:	68bb      	ldr	r3, [r7, #8]
 800ff96:	461d      	mov	r5, r3
 800ff98:	f04f 0600 	mov.w	r6, #0
 800ff9c:	46a9      	mov	r9, r5
 800ff9e:	46b2      	mov	sl, r6
 800ffa0:	eb19 0309 	adds.w	r3, r9, r9
 800ffa4:	eb4a 040a 	adc.w	r4, sl, sl
 800ffa8:	4699      	mov	r9, r3
 800ffaa:	46a2      	mov	sl, r4
 800ffac:	eb19 0905 	adds.w	r9, r9, r5
 800ffb0:	eb4a 0a06 	adc.w	sl, sl, r6
 800ffb4:	f04f 0100 	mov.w	r1, #0
 800ffb8:	f04f 0200 	mov.w	r2, #0
 800ffbc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ffc0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ffc4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ffc8:	4689      	mov	r9, r1
 800ffca:	4692      	mov	sl, r2
 800ffcc:	eb19 0005 	adds.w	r0, r9, r5
 800ffd0:	eb4a 0106 	adc.w	r1, sl, r6
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	685b      	ldr	r3, [r3, #4]
 800ffd8:	461d      	mov	r5, r3
 800ffda:	f04f 0600 	mov.w	r6, #0
 800ffde:	196b      	adds	r3, r5, r5
 800ffe0:	eb46 0406 	adc.w	r4, r6, r6
 800ffe4:	461a      	mov	r2, r3
 800ffe6:	4623      	mov	r3, r4
 800ffe8:	f7f0 fe66 	bl	8000cb8 <__aeabi_uldivmod>
 800ffec:	4603      	mov	r3, r0
 800ffee:	460c      	mov	r4, r1
 800fff0:	461a      	mov	r2, r3
 800fff2:	4b0c      	ldr	r3, [pc, #48]	; (8010024 <UART_SetConfig+0x384>)
 800fff4:	fba3 1302 	umull	r1, r3, r3, r2
 800fff8:	095b      	lsrs	r3, r3, #5
 800fffa:	2164      	movs	r1, #100	; 0x64
 800fffc:	fb01 f303 	mul.w	r3, r1, r3
 8010000:	1ad3      	subs	r3, r2, r3
 8010002:	00db      	lsls	r3, r3, #3
 8010004:	3332      	adds	r3, #50	; 0x32
 8010006:	4a07      	ldr	r2, [pc, #28]	; (8010024 <UART_SetConfig+0x384>)
 8010008:	fba2 2303 	umull	r2, r3, r2, r3
 801000c:	095b      	lsrs	r3, r3, #5
 801000e:	f003 0207 	and.w	r2, r3, #7
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	681b      	ldr	r3, [r3, #0]
 8010016:	4442      	add	r2, r8
 8010018:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 801001a:	e1b2      	b.n	8010382 <UART_SetConfig+0x6e2>
 801001c:	40011000 	.word	0x40011000
 8010020:	40011400 	.word	0x40011400
 8010024:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	681b      	ldr	r3, [r3, #0]
 801002c:	4ad7      	ldr	r2, [pc, #860]	; (801038c <UART_SetConfig+0x6ec>)
 801002e:	4293      	cmp	r3, r2
 8010030:	d005      	beq.n	801003e <UART_SetConfig+0x39e>
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	681b      	ldr	r3, [r3, #0]
 8010036:	4ad6      	ldr	r2, [pc, #856]	; (8010390 <UART_SetConfig+0x6f0>)
 8010038:	4293      	cmp	r3, r2
 801003a:	f040 80d1 	bne.w	80101e0 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 801003e:	f7fc fa41 	bl	800c4c4 <HAL_RCC_GetPCLK2Freq>
 8010042:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8010044:	68bb      	ldr	r3, [r7, #8]
 8010046:	469a      	mov	sl, r3
 8010048:	f04f 0b00 	mov.w	fp, #0
 801004c:	46d0      	mov	r8, sl
 801004e:	46d9      	mov	r9, fp
 8010050:	eb18 0308 	adds.w	r3, r8, r8
 8010054:	eb49 0409 	adc.w	r4, r9, r9
 8010058:	4698      	mov	r8, r3
 801005a:	46a1      	mov	r9, r4
 801005c:	eb18 080a 	adds.w	r8, r8, sl
 8010060:	eb49 090b 	adc.w	r9, r9, fp
 8010064:	f04f 0100 	mov.w	r1, #0
 8010068:	f04f 0200 	mov.w	r2, #0
 801006c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8010070:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8010074:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8010078:	4688      	mov	r8, r1
 801007a:	4691      	mov	r9, r2
 801007c:	eb1a 0508 	adds.w	r5, sl, r8
 8010080:	eb4b 0609 	adc.w	r6, fp, r9
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	685b      	ldr	r3, [r3, #4]
 8010088:	4619      	mov	r1, r3
 801008a:	f04f 0200 	mov.w	r2, #0
 801008e:	f04f 0300 	mov.w	r3, #0
 8010092:	f04f 0400 	mov.w	r4, #0
 8010096:	0094      	lsls	r4, r2, #2
 8010098:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 801009c:	008b      	lsls	r3, r1, #2
 801009e:	461a      	mov	r2, r3
 80100a0:	4623      	mov	r3, r4
 80100a2:	4628      	mov	r0, r5
 80100a4:	4631      	mov	r1, r6
 80100a6:	f7f0 fe07 	bl	8000cb8 <__aeabi_uldivmod>
 80100aa:	4603      	mov	r3, r0
 80100ac:	460c      	mov	r4, r1
 80100ae:	461a      	mov	r2, r3
 80100b0:	4bb8      	ldr	r3, [pc, #736]	; (8010394 <UART_SetConfig+0x6f4>)
 80100b2:	fba3 2302 	umull	r2, r3, r3, r2
 80100b6:	095b      	lsrs	r3, r3, #5
 80100b8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80100bc:	68bb      	ldr	r3, [r7, #8]
 80100be:	469b      	mov	fp, r3
 80100c0:	f04f 0c00 	mov.w	ip, #0
 80100c4:	46d9      	mov	r9, fp
 80100c6:	46e2      	mov	sl, ip
 80100c8:	eb19 0309 	adds.w	r3, r9, r9
 80100cc:	eb4a 040a 	adc.w	r4, sl, sl
 80100d0:	4699      	mov	r9, r3
 80100d2:	46a2      	mov	sl, r4
 80100d4:	eb19 090b 	adds.w	r9, r9, fp
 80100d8:	eb4a 0a0c 	adc.w	sl, sl, ip
 80100dc:	f04f 0100 	mov.w	r1, #0
 80100e0:	f04f 0200 	mov.w	r2, #0
 80100e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80100e8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80100ec:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80100f0:	4689      	mov	r9, r1
 80100f2:	4692      	mov	sl, r2
 80100f4:	eb1b 0509 	adds.w	r5, fp, r9
 80100f8:	eb4c 060a 	adc.w	r6, ip, sl
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	685b      	ldr	r3, [r3, #4]
 8010100:	4619      	mov	r1, r3
 8010102:	f04f 0200 	mov.w	r2, #0
 8010106:	f04f 0300 	mov.w	r3, #0
 801010a:	f04f 0400 	mov.w	r4, #0
 801010e:	0094      	lsls	r4, r2, #2
 8010110:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8010114:	008b      	lsls	r3, r1, #2
 8010116:	461a      	mov	r2, r3
 8010118:	4623      	mov	r3, r4
 801011a:	4628      	mov	r0, r5
 801011c:	4631      	mov	r1, r6
 801011e:	f7f0 fdcb 	bl	8000cb8 <__aeabi_uldivmod>
 8010122:	4603      	mov	r3, r0
 8010124:	460c      	mov	r4, r1
 8010126:	461a      	mov	r2, r3
 8010128:	4b9a      	ldr	r3, [pc, #616]	; (8010394 <UART_SetConfig+0x6f4>)
 801012a:	fba3 1302 	umull	r1, r3, r3, r2
 801012e:	095b      	lsrs	r3, r3, #5
 8010130:	2164      	movs	r1, #100	; 0x64
 8010132:	fb01 f303 	mul.w	r3, r1, r3
 8010136:	1ad3      	subs	r3, r2, r3
 8010138:	011b      	lsls	r3, r3, #4
 801013a:	3332      	adds	r3, #50	; 0x32
 801013c:	4a95      	ldr	r2, [pc, #596]	; (8010394 <UART_SetConfig+0x6f4>)
 801013e:	fba2 2303 	umull	r2, r3, r2, r3
 8010142:	095b      	lsrs	r3, r3, #5
 8010144:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010148:	4498      	add	r8, r3
 801014a:	68bb      	ldr	r3, [r7, #8]
 801014c:	469b      	mov	fp, r3
 801014e:	f04f 0c00 	mov.w	ip, #0
 8010152:	46d9      	mov	r9, fp
 8010154:	46e2      	mov	sl, ip
 8010156:	eb19 0309 	adds.w	r3, r9, r9
 801015a:	eb4a 040a 	adc.w	r4, sl, sl
 801015e:	4699      	mov	r9, r3
 8010160:	46a2      	mov	sl, r4
 8010162:	eb19 090b 	adds.w	r9, r9, fp
 8010166:	eb4a 0a0c 	adc.w	sl, sl, ip
 801016a:	f04f 0100 	mov.w	r1, #0
 801016e:	f04f 0200 	mov.w	r2, #0
 8010172:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8010176:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801017a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 801017e:	4689      	mov	r9, r1
 8010180:	4692      	mov	sl, r2
 8010182:	eb1b 0509 	adds.w	r5, fp, r9
 8010186:	eb4c 060a 	adc.w	r6, ip, sl
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	685b      	ldr	r3, [r3, #4]
 801018e:	4619      	mov	r1, r3
 8010190:	f04f 0200 	mov.w	r2, #0
 8010194:	f04f 0300 	mov.w	r3, #0
 8010198:	f04f 0400 	mov.w	r4, #0
 801019c:	0094      	lsls	r4, r2, #2
 801019e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80101a2:	008b      	lsls	r3, r1, #2
 80101a4:	461a      	mov	r2, r3
 80101a6:	4623      	mov	r3, r4
 80101a8:	4628      	mov	r0, r5
 80101aa:	4631      	mov	r1, r6
 80101ac:	f7f0 fd84 	bl	8000cb8 <__aeabi_uldivmod>
 80101b0:	4603      	mov	r3, r0
 80101b2:	460c      	mov	r4, r1
 80101b4:	461a      	mov	r2, r3
 80101b6:	4b77      	ldr	r3, [pc, #476]	; (8010394 <UART_SetConfig+0x6f4>)
 80101b8:	fba3 1302 	umull	r1, r3, r3, r2
 80101bc:	095b      	lsrs	r3, r3, #5
 80101be:	2164      	movs	r1, #100	; 0x64
 80101c0:	fb01 f303 	mul.w	r3, r1, r3
 80101c4:	1ad3      	subs	r3, r2, r3
 80101c6:	011b      	lsls	r3, r3, #4
 80101c8:	3332      	adds	r3, #50	; 0x32
 80101ca:	4a72      	ldr	r2, [pc, #456]	; (8010394 <UART_SetConfig+0x6f4>)
 80101cc:	fba2 2303 	umull	r2, r3, r2, r3
 80101d0:	095b      	lsrs	r3, r3, #5
 80101d2:	f003 020f 	and.w	r2, r3, #15
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	4442      	add	r2, r8
 80101dc:	609a      	str	r2, [r3, #8]
 80101de:	e0d0      	b.n	8010382 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80101e0:	f7fc f95c 	bl	800c49c <HAL_RCC_GetPCLK1Freq>
 80101e4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80101e6:	68bb      	ldr	r3, [r7, #8]
 80101e8:	469a      	mov	sl, r3
 80101ea:	f04f 0b00 	mov.w	fp, #0
 80101ee:	46d0      	mov	r8, sl
 80101f0:	46d9      	mov	r9, fp
 80101f2:	eb18 0308 	adds.w	r3, r8, r8
 80101f6:	eb49 0409 	adc.w	r4, r9, r9
 80101fa:	4698      	mov	r8, r3
 80101fc:	46a1      	mov	r9, r4
 80101fe:	eb18 080a 	adds.w	r8, r8, sl
 8010202:	eb49 090b 	adc.w	r9, r9, fp
 8010206:	f04f 0100 	mov.w	r1, #0
 801020a:	f04f 0200 	mov.w	r2, #0
 801020e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8010212:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8010216:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 801021a:	4688      	mov	r8, r1
 801021c:	4691      	mov	r9, r2
 801021e:	eb1a 0508 	adds.w	r5, sl, r8
 8010222:	eb4b 0609 	adc.w	r6, fp, r9
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	685b      	ldr	r3, [r3, #4]
 801022a:	4619      	mov	r1, r3
 801022c:	f04f 0200 	mov.w	r2, #0
 8010230:	f04f 0300 	mov.w	r3, #0
 8010234:	f04f 0400 	mov.w	r4, #0
 8010238:	0094      	lsls	r4, r2, #2
 801023a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 801023e:	008b      	lsls	r3, r1, #2
 8010240:	461a      	mov	r2, r3
 8010242:	4623      	mov	r3, r4
 8010244:	4628      	mov	r0, r5
 8010246:	4631      	mov	r1, r6
 8010248:	f7f0 fd36 	bl	8000cb8 <__aeabi_uldivmod>
 801024c:	4603      	mov	r3, r0
 801024e:	460c      	mov	r4, r1
 8010250:	461a      	mov	r2, r3
 8010252:	4b50      	ldr	r3, [pc, #320]	; (8010394 <UART_SetConfig+0x6f4>)
 8010254:	fba3 2302 	umull	r2, r3, r3, r2
 8010258:	095b      	lsrs	r3, r3, #5
 801025a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 801025e:	68bb      	ldr	r3, [r7, #8]
 8010260:	469b      	mov	fp, r3
 8010262:	f04f 0c00 	mov.w	ip, #0
 8010266:	46d9      	mov	r9, fp
 8010268:	46e2      	mov	sl, ip
 801026a:	eb19 0309 	adds.w	r3, r9, r9
 801026e:	eb4a 040a 	adc.w	r4, sl, sl
 8010272:	4699      	mov	r9, r3
 8010274:	46a2      	mov	sl, r4
 8010276:	eb19 090b 	adds.w	r9, r9, fp
 801027a:	eb4a 0a0c 	adc.w	sl, sl, ip
 801027e:	f04f 0100 	mov.w	r1, #0
 8010282:	f04f 0200 	mov.w	r2, #0
 8010286:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801028a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801028e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8010292:	4689      	mov	r9, r1
 8010294:	4692      	mov	sl, r2
 8010296:	eb1b 0509 	adds.w	r5, fp, r9
 801029a:	eb4c 060a 	adc.w	r6, ip, sl
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	685b      	ldr	r3, [r3, #4]
 80102a2:	4619      	mov	r1, r3
 80102a4:	f04f 0200 	mov.w	r2, #0
 80102a8:	f04f 0300 	mov.w	r3, #0
 80102ac:	f04f 0400 	mov.w	r4, #0
 80102b0:	0094      	lsls	r4, r2, #2
 80102b2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80102b6:	008b      	lsls	r3, r1, #2
 80102b8:	461a      	mov	r2, r3
 80102ba:	4623      	mov	r3, r4
 80102bc:	4628      	mov	r0, r5
 80102be:	4631      	mov	r1, r6
 80102c0:	f7f0 fcfa 	bl	8000cb8 <__aeabi_uldivmod>
 80102c4:	4603      	mov	r3, r0
 80102c6:	460c      	mov	r4, r1
 80102c8:	461a      	mov	r2, r3
 80102ca:	4b32      	ldr	r3, [pc, #200]	; (8010394 <UART_SetConfig+0x6f4>)
 80102cc:	fba3 1302 	umull	r1, r3, r3, r2
 80102d0:	095b      	lsrs	r3, r3, #5
 80102d2:	2164      	movs	r1, #100	; 0x64
 80102d4:	fb01 f303 	mul.w	r3, r1, r3
 80102d8:	1ad3      	subs	r3, r2, r3
 80102da:	011b      	lsls	r3, r3, #4
 80102dc:	3332      	adds	r3, #50	; 0x32
 80102de:	4a2d      	ldr	r2, [pc, #180]	; (8010394 <UART_SetConfig+0x6f4>)
 80102e0:	fba2 2303 	umull	r2, r3, r2, r3
 80102e4:	095b      	lsrs	r3, r3, #5
 80102e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80102ea:	4498      	add	r8, r3
 80102ec:	68bb      	ldr	r3, [r7, #8]
 80102ee:	469b      	mov	fp, r3
 80102f0:	f04f 0c00 	mov.w	ip, #0
 80102f4:	46d9      	mov	r9, fp
 80102f6:	46e2      	mov	sl, ip
 80102f8:	eb19 0309 	adds.w	r3, r9, r9
 80102fc:	eb4a 040a 	adc.w	r4, sl, sl
 8010300:	4699      	mov	r9, r3
 8010302:	46a2      	mov	sl, r4
 8010304:	eb19 090b 	adds.w	r9, r9, fp
 8010308:	eb4a 0a0c 	adc.w	sl, sl, ip
 801030c:	f04f 0100 	mov.w	r1, #0
 8010310:	f04f 0200 	mov.w	r2, #0
 8010314:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8010318:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801031c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8010320:	4689      	mov	r9, r1
 8010322:	4692      	mov	sl, r2
 8010324:	eb1b 0509 	adds.w	r5, fp, r9
 8010328:	eb4c 060a 	adc.w	r6, ip, sl
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	685b      	ldr	r3, [r3, #4]
 8010330:	4619      	mov	r1, r3
 8010332:	f04f 0200 	mov.w	r2, #0
 8010336:	f04f 0300 	mov.w	r3, #0
 801033a:	f04f 0400 	mov.w	r4, #0
 801033e:	0094      	lsls	r4, r2, #2
 8010340:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8010344:	008b      	lsls	r3, r1, #2
 8010346:	461a      	mov	r2, r3
 8010348:	4623      	mov	r3, r4
 801034a:	4628      	mov	r0, r5
 801034c:	4631      	mov	r1, r6
 801034e:	f7f0 fcb3 	bl	8000cb8 <__aeabi_uldivmod>
 8010352:	4603      	mov	r3, r0
 8010354:	460c      	mov	r4, r1
 8010356:	461a      	mov	r2, r3
 8010358:	4b0e      	ldr	r3, [pc, #56]	; (8010394 <UART_SetConfig+0x6f4>)
 801035a:	fba3 1302 	umull	r1, r3, r3, r2
 801035e:	095b      	lsrs	r3, r3, #5
 8010360:	2164      	movs	r1, #100	; 0x64
 8010362:	fb01 f303 	mul.w	r3, r1, r3
 8010366:	1ad3      	subs	r3, r2, r3
 8010368:	011b      	lsls	r3, r3, #4
 801036a:	3332      	adds	r3, #50	; 0x32
 801036c:	4a09      	ldr	r2, [pc, #36]	; (8010394 <UART_SetConfig+0x6f4>)
 801036e:	fba2 2303 	umull	r2, r3, r2, r3
 8010372:	095b      	lsrs	r3, r3, #5
 8010374:	f003 020f 	and.w	r2, r3, #15
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	681b      	ldr	r3, [r3, #0]
 801037c:	4442      	add	r2, r8
 801037e:	609a      	str	r2, [r3, #8]
}
 8010380:	e7ff      	b.n	8010382 <UART_SetConfig+0x6e2>
 8010382:	bf00      	nop
 8010384:	3714      	adds	r7, #20
 8010386:	46bd      	mov	sp, r7
 8010388:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801038c:	40011000 	.word	0x40011000
 8010390:	40011400 	.word	0x40011400
 8010394:	51eb851f 	.word	0x51eb851f

08010398 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8010398:	b084      	sub	sp, #16
 801039a:	b480      	push	{r7}
 801039c:	b085      	sub	sp, #20
 801039e:	af00      	add	r7, sp, #0
 80103a0:	6078      	str	r0, [r7, #4]
 80103a2:	f107 001c 	add.w	r0, r7, #28
 80103a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80103aa:	2300      	movs	r3, #0
 80103ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80103ae:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80103b0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80103b2:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80103b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80103b6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80103b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80103ba:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80103bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80103be:	431a      	orrs	r2, r3
             Init.ClockDiv
 80103c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80103c2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80103c4:	68fa      	ldr	r2, [r7, #12]
 80103c6:	4313      	orrs	r3, r2
 80103c8:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	685b      	ldr	r3, [r3, #4]
 80103ce:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80103d2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80103d6:	68fa      	ldr	r2, [r7, #12]
 80103d8:	431a      	orrs	r2, r3
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80103de:	2300      	movs	r3, #0
}
 80103e0:	4618      	mov	r0, r3
 80103e2:	3714      	adds	r7, #20
 80103e4:	46bd      	mov	sp, r7
 80103e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103ea:	b004      	add	sp, #16
 80103ec:	4770      	bx	lr

080103ee <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80103ee:	b480      	push	{r7}
 80103f0:	b083      	sub	sp, #12
 80103f2:	af00      	add	r7, sp, #0
 80103f4:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80103fc:	4618      	mov	r0, r3
 80103fe:	370c      	adds	r7, #12
 8010400:	46bd      	mov	sp, r7
 8010402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010406:	4770      	bx	lr

08010408 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8010408:	b480      	push	{r7}
 801040a:	b083      	sub	sp, #12
 801040c:	af00      	add	r7, sp, #0
 801040e:	6078      	str	r0, [r7, #4]
 8010410:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8010412:	683b      	ldr	r3, [r7, #0]
 8010414:	681a      	ldr	r2, [r3, #0]
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 801041c:	2300      	movs	r3, #0
}
 801041e:	4618      	mov	r0, r3
 8010420:	370c      	adds	r7, #12
 8010422:	46bd      	mov	sp, r7
 8010424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010428:	4770      	bx	lr

0801042a <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 801042a:	b580      	push	{r7, lr}
 801042c:	b082      	sub	sp, #8
 801042e:	af00      	add	r7, sp, #0
 8010430:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8010432:	687b      	ldr	r3, [r7, #4]
 8010434:	2203      	movs	r2, #3
 8010436:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8010438:	2002      	movs	r0, #2
 801043a:	f7f9 fbc5 	bl	8009bc8 <HAL_Delay>
  
  return HAL_OK;
 801043e:	2300      	movs	r3, #0
}
 8010440:	4618      	mov	r0, r3
 8010442:	3708      	adds	r7, #8
 8010444:	46bd      	mov	sp, r7
 8010446:	bd80      	pop	{r7, pc}

08010448 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8010448:	b480      	push	{r7}
 801044a:	b083      	sub	sp, #12
 801044c:	af00      	add	r7, sp, #0
 801044e:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8010450:	687b      	ldr	r3, [r7, #4]
 8010452:	681b      	ldr	r3, [r3, #0]
 8010454:	f003 0303 	and.w	r3, r3, #3
}
 8010458:	4618      	mov	r0, r3
 801045a:	370c      	adds	r7, #12
 801045c:	46bd      	mov	sp, r7
 801045e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010462:	4770      	bx	lr

08010464 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8010464:	b480      	push	{r7}
 8010466:	b085      	sub	sp, #20
 8010468:	af00      	add	r7, sp, #0
 801046a:	6078      	str	r0, [r7, #4]
 801046c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 801046e:	2300      	movs	r3, #0
 8010470:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8010472:	683b      	ldr	r3, [r7, #0]
 8010474:	681a      	ldr	r2, [r3, #0]
 8010476:	687b      	ldr	r3, [r7, #4]
 8010478:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 801047a:	683b      	ldr	r3, [r7, #0]
 801047c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 801047e:	683b      	ldr	r3, [r7, #0]
 8010480:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8010482:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8010484:	683b      	ldr	r3, [r7, #0]
 8010486:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8010488:	431a      	orrs	r2, r3
                       Command->CPSM);
 801048a:	683b      	ldr	r3, [r7, #0]
 801048c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 801048e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8010490:	68fa      	ldr	r2, [r7, #12]
 8010492:	4313      	orrs	r3, r2
 8010494:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	68db      	ldr	r3, [r3, #12]
 801049a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 801049e:	f023 030f 	bic.w	r3, r3, #15
 80104a2:	68fa      	ldr	r2, [r7, #12]
 80104a4:	431a      	orrs	r2, r3
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80104aa:	2300      	movs	r3, #0
}
 80104ac:	4618      	mov	r0, r3
 80104ae:	3714      	adds	r7, #20
 80104b0:	46bd      	mov	sp, r7
 80104b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104b6:	4770      	bx	lr

080104b8 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80104b8:	b480      	push	{r7}
 80104ba:	b083      	sub	sp, #12
 80104bc:	af00      	add	r7, sp, #0
 80104be:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	691b      	ldr	r3, [r3, #16]
 80104c4:	b2db      	uxtb	r3, r3
}
 80104c6:	4618      	mov	r0, r3
 80104c8:	370c      	adds	r7, #12
 80104ca:	46bd      	mov	sp, r7
 80104cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104d0:	4770      	bx	lr

080104d2 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80104d2:	b480      	push	{r7}
 80104d4:	b085      	sub	sp, #20
 80104d6:	af00      	add	r7, sp, #0
 80104d8:	6078      	str	r0, [r7, #4]
 80104da:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	3314      	adds	r3, #20
 80104e0:	461a      	mov	r2, r3
 80104e2:	683b      	ldr	r3, [r7, #0]
 80104e4:	4413      	add	r3, r2
 80104e6:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80104e8:	68fb      	ldr	r3, [r7, #12]
 80104ea:	681b      	ldr	r3, [r3, #0]
}  
 80104ec:	4618      	mov	r0, r3
 80104ee:	3714      	adds	r7, #20
 80104f0:	46bd      	mov	sp, r7
 80104f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104f6:	4770      	bx	lr

080104f8 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80104f8:	b480      	push	{r7}
 80104fa:	b085      	sub	sp, #20
 80104fc:	af00      	add	r7, sp, #0
 80104fe:	6078      	str	r0, [r7, #4]
 8010500:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010502:	2300      	movs	r3, #0
 8010504:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8010506:	683b      	ldr	r3, [r7, #0]
 8010508:	681a      	ldr	r2, [r3, #0]
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 801050e:	683b      	ldr	r3, [r7, #0]
 8010510:	685a      	ldr	r2, [r3, #4]
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010516:	683b      	ldr	r3, [r7, #0]
 8010518:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 801051a:	683b      	ldr	r3, [r7, #0]
 801051c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 801051e:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8010520:	683b      	ldr	r3, [r7, #0]
 8010522:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8010524:	431a      	orrs	r2, r3
                       Data->DPSM);
 8010526:	683b      	ldr	r3, [r7, #0]
 8010528:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 801052a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 801052c:	68fa      	ldr	r2, [r7, #12]
 801052e:	4313      	orrs	r3, r2
 8010530:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010536:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 801053a:	68fb      	ldr	r3, [r7, #12]
 801053c:	431a      	orrs	r2, r3
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8010542:	2300      	movs	r3, #0

}
 8010544:	4618      	mov	r0, r3
 8010546:	3714      	adds	r7, #20
 8010548:	46bd      	mov	sp, r7
 801054a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801054e:	4770      	bx	lr

08010550 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8010550:	b580      	push	{r7, lr}
 8010552:	b088      	sub	sp, #32
 8010554:	af00      	add	r7, sp, #0
 8010556:	6078      	str	r0, [r7, #4]
 8010558:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 801055a:	683b      	ldr	r3, [r7, #0]
 801055c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 801055e:	2310      	movs	r3, #16
 8010560:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010562:	2340      	movs	r3, #64	; 0x40
 8010564:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010566:	2300      	movs	r3, #0
 8010568:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801056a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801056e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010570:	f107 0308 	add.w	r3, r7, #8
 8010574:	4619      	mov	r1, r3
 8010576:	6878      	ldr	r0, [r7, #4]
 8010578:	f7ff ff74 	bl	8010464 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 801057c:	f241 3288 	movw	r2, #5000	; 0x1388
 8010580:	2110      	movs	r1, #16
 8010582:	6878      	ldr	r0, [r7, #4]
 8010584:	f000 fa40 	bl	8010a08 <SDMMC_GetCmdResp1>
 8010588:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801058a:	69fb      	ldr	r3, [r7, #28]
}
 801058c:	4618      	mov	r0, r3
 801058e:	3720      	adds	r7, #32
 8010590:	46bd      	mov	sp, r7
 8010592:	bd80      	pop	{r7, pc}

08010594 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8010594:	b580      	push	{r7, lr}
 8010596:	b088      	sub	sp, #32
 8010598:	af00      	add	r7, sp, #0
 801059a:	6078      	str	r0, [r7, #4]
 801059c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 801059e:	683b      	ldr	r3, [r7, #0]
 80105a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80105a2:	2311      	movs	r3, #17
 80105a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80105a6:	2340      	movs	r3, #64	; 0x40
 80105a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80105aa:	2300      	movs	r3, #0
 80105ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80105ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80105b2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80105b4:	f107 0308 	add.w	r3, r7, #8
 80105b8:	4619      	mov	r1, r3
 80105ba:	6878      	ldr	r0, [r7, #4]
 80105bc:	f7ff ff52 	bl	8010464 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80105c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80105c4:	2111      	movs	r1, #17
 80105c6:	6878      	ldr	r0, [r7, #4]
 80105c8:	f000 fa1e 	bl	8010a08 <SDMMC_GetCmdResp1>
 80105cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80105ce:	69fb      	ldr	r3, [r7, #28]
}
 80105d0:	4618      	mov	r0, r3
 80105d2:	3720      	adds	r7, #32
 80105d4:	46bd      	mov	sp, r7
 80105d6:	bd80      	pop	{r7, pc}

080105d8 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80105d8:	b580      	push	{r7, lr}
 80105da:	b088      	sub	sp, #32
 80105dc:	af00      	add	r7, sp, #0
 80105de:	6078      	str	r0, [r7, #4]
 80105e0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80105e2:	683b      	ldr	r3, [r7, #0]
 80105e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80105e6:	2312      	movs	r3, #18
 80105e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80105ea:	2340      	movs	r3, #64	; 0x40
 80105ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80105ee:	2300      	movs	r3, #0
 80105f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80105f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80105f6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80105f8:	f107 0308 	add.w	r3, r7, #8
 80105fc:	4619      	mov	r1, r3
 80105fe:	6878      	ldr	r0, [r7, #4]
 8010600:	f7ff ff30 	bl	8010464 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8010604:	f241 3288 	movw	r2, #5000	; 0x1388
 8010608:	2112      	movs	r1, #18
 801060a:	6878      	ldr	r0, [r7, #4]
 801060c:	f000 f9fc 	bl	8010a08 <SDMMC_GetCmdResp1>
 8010610:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010612:	69fb      	ldr	r3, [r7, #28]
}
 8010614:	4618      	mov	r0, r3
 8010616:	3720      	adds	r7, #32
 8010618:	46bd      	mov	sp, r7
 801061a:	bd80      	pop	{r7, pc}

0801061c <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 801061c:	b580      	push	{r7, lr}
 801061e:	b088      	sub	sp, #32
 8010620:	af00      	add	r7, sp, #0
 8010622:	6078      	str	r0, [r7, #4]
 8010624:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8010626:	683b      	ldr	r3, [r7, #0]
 8010628:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 801062a:	2318      	movs	r3, #24
 801062c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 801062e:	2340      	movs	r3, #64	; 0x40
 8010630:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010632:	2300      	movs	r3, #0
 8010634:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010636:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801063a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801063c:	f107 0308 	add.w	r3, r7, #8
 8010640:	4619      	mov	r1, r3
 8010642:	6878      	ldr	r0, [r7, #4]
 8010644:	f7ff ff0e 	bl	8010464 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8010648:	f241 3288 	movw	r2, #5000	; 0x1388
 801064c:	2118      	movs	r1, #24
 801064e:	6878      	ldr	r0, [r7, #4]
 8010650:	f000 f9da 	bl	8010a08 <SDMMC_GetCmdResp1>
 8010654:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010656:	69fb      	ldr	r3, [r7, #28]
}
 8010658:	4618      	mov	r0, r3
 801065a:	3720      	adds	r7, #32
 801065c:	46bd      	mov	sp, r7
 801065e:	bd80      	pop	{r7, pc}

08010660 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8010660:	b580      	push	{r7, lr}
 8010662:	b088      	sub	sp, #32
 8010664:	af00      	add	r7, sp, #0
 8010666:	6078      	str	r0, [r7, #4]
 8010668:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 801066a:	683b      	ldr	r3, [r7, #0]
 801066c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 801066e:	2319      	movs	r3, #25
 8010670:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010672:	2340      	movs	r3, #64	; 0x40
 8010674:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010676:	2300      	movs	r3, #0
 8010678:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801067a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801067e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010680:	f107 0308 	add.w	r3, r7, #8
 8010684:	4619      	mov	r1, r3
 8010686:	6878      	ldr	r0, [r7, #4]
 8010688:	f7ff feec 	bl	8010464 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 801068c:	f241 3288 	movw	r2, #5000	; 0x1388
 8010690:	2119      	movs	r1, #25
 8010692:	6878      	ldr	r0, [r7, #4]
 8010694:	f000 f9b8 	bl	8010a08 <SDMMC_GetCmdResp1>
 8010698:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801069a:	69fb      	ldr	r3, [r7, #28]
}
 801069c:	4618      	mov	r0, r3
 801069e:	3720      	adds	r7, #32
 80106a0:	46bd      	mov	sp, r7
 80106a2:	bd80      	pop	{r7, pc}

080106a4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80106a4:	b580      	push	{r7, lr}
 80106a6:	b088      	sub	sp, #32
 80106a8:	af00      	add	r7, sp, #0
 80106aa:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80106ac:	2300      	movs	r3, #0
 80106ae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80106b0:	230c      	movs	r3, #12
 80106b2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80106b4:	2340      	movs	r3, #64	; 0x40
 80106b6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80106b8:	2300      	movs	r3, #0
 80106ba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80106bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80106c0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80106c2:	f107 0308 	add.w	r3, r7, #8
 80106c6:	4619      	mov	r1, r3
 80106c8:	6878      	ldr	r0, [r7, #4]
 80106ca:	f7ff fecb 	bl	8010464 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80106ce:	4a05      	ldr	r2, [pc, #20]	; (80106e4 <SDMMC_CmdStopTransfer+0x40>)
 80106d0:	210c      	movs	r1, #12
 80106d2:	6878      	ldr	r0, [r7, #4]
 80106d4:	f000 f998 	bl	8010a08 <SDMMC_GetCmdResp1>
 80106d8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80106da:	69fb      	ldr	r3, [r7, #28]
}
 80106dc:	4618      	mov	r0, r3
 80106de:	3720      	adds	r7, #32
 80106e0:	46bd      	mov	sp, r7
 80106e2:	bd80      	pop	{r7, pc}
 80106e4:	05f5e100 	.word	0x05f5e100

080106e8 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80106e8:	b580      	push	{r7, lr}
 80106ea:	b08a      	sub	sp, #40	; 0x28
 80106ec:	af00      	add	r7, sp, #0
 80106ee:	60f8      	str	r0, [r7, #12]
 80106f0:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80106f4:	683b      	ldr	r3, [r7, #0]
 80106f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80106f8:	2307      	movs	r3, #7
 80106fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80106fc:	2340      	movs	r3, #64	; 0x40
 80106fe:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010700:	2300      	movs	r3, #0
 8010702:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010704:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010708:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801070a:	f107 0310 	add.w	r3, r7, #16
 801070e:	4619      	mov	r1, r3
 8010710:	68f8      	ldr	r0, [r7, #12]
 8010712:	f7ff fea7 	bl	8010464 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8010716:	f241 3288 	movw	r2, #5000	; 0x1388
 801071a:	2107      	movs	r1, #7
 801071c:	68f8      	ldr	r0, [r7, #12]
 801071e:	f000 f973 	bl	8010a08 <SDMMC_GetCmdResp1>
 8010722:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8010724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8010726:	4618      	mov	r0, r3
 8010728:	3728      	adds	r7, #40	; 0x28
 801072a:	46bd      	mov	sp, r7
 801072c:	bd80      	pop	{r7, pc}

0801072e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 801072e:	b580      	push	{r7, lr}
 8010730:	b088      	sub	sp, #32
 8010732:	af00      	add	r7, sp, #0
 8010734:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8010736:	2300      	movs	r3, #0
 8010738:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 801073a:	2300      	movs	r3, #0
 801073c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 801073e:	2300      	movs	r3, #0
 8010740:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010742:	2300      	movs	r3, #0
 8010744:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010746:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801074a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801074c:	f107 0308 	add.w	r3, r7, #8
 8010750:	4619      	mov	r1, r3
 8010752:	6878      	ldr	r0, [r7, #4]
 8010754:	f7ff fe86 	bl	8010464 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8010758:	6878      	ldr	r0, [r7, #4]
 801075a:	f000 f92d 	bl	80109b8 <SDMMC_GetCmdError>
 801075e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010760:	69fb      	ldr	r3, [r7, #28]
}
 8010762:	4618      	mov	r0, r3
 8010764:	3720      	adds	r7, #32
 8010766:	46bd      	mov	sp, r7
 8010768:	bd80      	pop	{r7, pc}

0801076a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 801076a:	b580      	push	{r7, lr}
 801076c:	b088      	sub	sp, #32
 801076e:	af00      	add	r7, sp, #0
 8010770:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8010772:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8010776:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8010778:	2308      	movs	r3, #8
 801077a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 801077c:	2340      	movs	r3, #64	; 0x40
 801077e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010780:	2300      	movs	r3, #0
 8010782:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010784:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010788:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801078a:	f107 0308 	add.w	r3, r7, #8
 801078e:	4619      	mov	r1, r3
 8010790:	6878      	ldr	r0, [r7, #4]
 8010792:	f7ff fe67 	bl	8010464 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8010796:	6878      	ldr	r0, [r7, #4]
 8010798:	f000 fb16 	bl	8010dc8 <SDMMC_GetCmdResp7>
 801079c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801079e:	69fb      	ldr	r3, [r7, #28]
}
 80107a0:	4618      	mov	r0, r3
 80107a2:	3720      	adds	r7, #32
 80107a4:	46bd      	mov	sp, r7
 80107a6:	bd80      	pop	{r7, pc}

080107a8 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80107a8:	b580      	push	{r7, lr}
 80107aa:	b088      	sub	sp, #32
 80107ac:	af00      	add	r7, sp, #0
 80107ae:	6078      	str	r0, [r7, #4]
 80107b0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80107b2:	683b      	ldr	r3, [r7, #0]
 80107b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80107b6:	2337      	movs	r3, #55	; 0x37
 80107b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80107ba:	2340      	movs	r3, #64	; 0x40
 80107bc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80107be:	2300      	movs	r3, #0
 80107c0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80107c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80107c6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80107c8:	f107 0308 	add.w	r3, r7, #8
 80107cc:	4619      	mov	r1, r3
 80107ce:	6878      	ldr	r0, [r7, #4]
 80107d0:	f7ff fe48 	bl	8010464 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80107d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80107d8:	2137      	movs	r1, #55	; 0x37
 80107da:	6878      	ldr	r0, [r7, #4]
 80107dc:	f000 f914 	bl	8010a08 <SDMMC_GetCmdResp1>
 80107e0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80107e2:	69fb      	ldr	r3, [r7, #28]
}
 80107e4:	4618      	mov	r0, r3
 80107e6:	3720      	adds	r7, #32
 80107e8:	46bd      	mov	sp, r7
 80107ea:	bd80      	pop	{r7, pc}

080107ec <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80107ec:	b580      	push	{r7, lr}
 80107ee:	b088      	sub	sp, #32
 80107f0:	af00      	add	r7, sp, #0
 80107f2:	6078      	str	r0, [r7, #4]
 80107f4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80107f6:	683b      	ldr	r3, [r7, #0]
 80107f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80107fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010800:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8010802:	2329      	movs	r3, #41	; 0x29
 8010804:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010806:	2340      	movs	r3, #64	; 0x40
 8010808:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801080a:	2300      	movs	r3, #0
 801080c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801080e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010812:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010814:	f107 0308 	add.w	r3, r7, #8
 8010818:	4619      	mov	r1, r3
 801081a:	6878      	ldr	r0, [r7, #4]
 801081c:	f7ff fe22 	bl	8010464 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8010820:	6878      	ldr	r0, [r7, #4]
 8010822:	f000 fa23 	bl	8010c6c <SDMMC_GetCmdResp3>
 8010826:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010828:	69fb      	ldr	r3, [r7, #28]
}
 801082a:	4618      	mov	r0, r3
 801082c:	3720      	adds	r7, #32
 801082e:	46bd      	mov	sp, r7
 8010830:	bd80      	pop	{r7, pc}

08010832 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8010832:	b580      	push	{r7, lr}
 8010834:	b088      	sub	sp, #32
 8010836:	af00      	add	r7, sp, #0
 8010838:	6078      	str	r0, [r7, #4]
 801083a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 801083c:	683b      	ldr	r3, [r7, #0]
 801083e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8010840:	2306      	movs	r3, #6
 8010842:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010844:	2340      	movs	r3, #64	; 0x40
 8010846:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010848:	2300      	movs	r3, #0
 801084a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801084c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010850:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010852:	f107 0308 	add.w	r3, r7, #8
 8010856:	4619      	mov	r1, r3
 8010858:	6878      	ldr	r0, [r7, #4]
 801085a:	f7ff fe03 	bl	8010464 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 801085e:	f241 3288 	movw	r2, #5000	; 0x1388
 8010862:	2106      	movs	r1, #6
 8010864:	6878      	ldr	r0, [r7, #4]
 8010866:	f000 f8cf 	bl	8010a08 <SDMMC_GetCmdResp1>
 801086a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801086c:	69fb      	ldr	r3, [r7, #28]
}
 801086e:	4618      	mov	r0, r3
 8010870:	3720      	adds	r7, #32
 8010872:	46bd      	mov	sp, r7
 8010874:	bd80      	pop	{r7, pc}

08010876 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8010876:	b580      	push	{r7, lr}
 8010878:	b088      	sub	sp, #32
 801087a:	af00      	add	r7, sp, #0
 801087c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 801087e:	2300      	movs	r3, #0
 8010880:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8010882:	2333      	movs	r3, #51	; 0x33
 8010884:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010886:	2340      	movs	r3, #64	; 0x40
 8010888:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801088a:	2300      	movs	r3, #0
 801088c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801088e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010892:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010894:	f107 0308 	add.w	r3, r7, #8
 8010898:	4619      	mov	r1, r3
 801089a:	6878      	ldr	r0, [r7, #4]
 801089c:	f7ff fde2 	bl	8010464 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80108a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80108a4:	2133      	movs	r1, #51	; 0x33
 80108a6:	6878      	ldr	r0, [r7, #4]
 80108a8:	f000 f8ae 	bl	8010a08 <SDMMC_GetCmdResp1>
 80108ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80108ae:	69fb      	ldr	r3, [r7, #28]
}
 80108b0:	4618      	mov	r0, r3
 80108b2:	3720      	adds	r7, #32
 80108b4:	46bd      	mov	sp, r7
 80108b6:	bd80      	pop	{r7, pc}

080108b8 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80108b8:	b580      	push	{r7, lr}
 80108ba:	b088      	sub	sp, #32
 80108bc:	af00      	add	r7, sp, #0
 80108be:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80108c0:	2300      	movs	r3, #0
 80108c2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80108c4:	2302      	movs	r3, #2
 80108c6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80108c8:	23c0      	movs	r3, #192	; 0xc0
 80108ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80108cc:	2300      	movs	r3, #0
 80108ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80108d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80108d4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80108d6:	f107 0308 	add.w	r3, r7, #8
 80108da:	4619      	mov	r1, r3
 80108dc:	6878      	ldr	r0, [r7, #4]
 80108de:	f7ff fdc1 	bl	8010464 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80108e2:	6878      	ldr	r0, [r7, #4]
 80108e4:	f000 f97c 	bl	8010be0 <SDMMC_GetCmdResp2>
 80108e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80108ea:	69fb      	ldr	r3, [r7, #28]
}
 80108ec:	4618      	mov	r0, r3
 80108ee:	3720      	adds	r7, #32
 80108f0:	46bd      	mov	sp, r7
 80108f2:	bd80      	pop	{r7, pc}

080108f4 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80108f4:	b580      	push	{r7, lr}
 80108f6:	b088      	sub	sp, #32
 80108f8:	af00      	add	r7, sp, #0
 80108fa:	6078      	str	r0, [r7, #4]
 80108fc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80108fe:	683b      	ldr	r3, [r7, #0]
 8010900:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8010902:	2309      	movs	r3, #9
 8010904:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8010906:	23c0      	movs	r3, #192	; 0xc0
 8010908:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801090a:	2300      	movs	r3, #0
 801090c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801090e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010912:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010914:	f107 0308 	add.w	r3, r7, #8
 8010918:	4619      	mov	r1, r3
 801091a:	6878      	ldr	r0, [r7, #4]
 801091c:	f7ff fda2 	bl	8010464 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8010920:	6878      	ldr	r0, [r7, #4]
 8010922:	f000 f95d 	bl	8010be0 <SDMMC_GetCmdResp2>
 8010926:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010928:	69fb      	ldr	r3, [r7, #28]
}
 801092a:	4618      	mov	r0, r3
 801092c:	3720      	adds	r7, #32
 801092e:	46bd      	mov	sp, r7
 8010930:	bd80      	pop	{r7, pc}

08010932 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8010932:	b580      	push	{r7, lr}
 8010934:	b088      	sub	sp, #32
 8010936:	af00      	add	r7, sp, #0
 8010938:	6078      	str	r0, [r7, #4]
 801093a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 801093c:	2300      	movs	r3, #0
 801093e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8010940:	2303      	movs	r3, #3
 8010942:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010944:	2340      	movs	r3, #64	; 0x40
 8010946:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010948:	2300      	movs	r3, #0
 801094a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801094c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010950:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010952:	f107 0308 	add.w	r3, r7, #8
 8010956:	4619      	mov	r1, r3
 8010958:	6878      	ldr	r0, [r7, #4]
 801095a:	f7ff fd83 	bl	8010464 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 801095e:	683a      	ldr	r2, [r7, #0]
 8010960:	2103      	movs	r1, #3
 8010962:	6878      	ldr	r0, [r7, #4]
 8010964:	f000 f9bc 	bl	8010ce0 <SDMMC_GetCmdResp6>
 8010968:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801096a:	69fb      	ldr	r3, [r7, #28]
}
 801096c:	4618      	mov	r0, r3
 801096e:	3720      	adds	r7, #32
 8010970:	46bd      	mov	sp, r7
 8010972:	bd80      	pop	{r7, pc}

08010974 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8010974:	b580      	push	{r7, lr}
 8010976:	b088      	sub	sp, #32
 8010978:	af00      	add	r7, sp, #0
 801097a:	6078      	str	r0, [r7, #4]
 801097c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 801097e:	683b      	ldr	r3, [r7, #0]
 8010980:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8010982:	230d      	movs	r3, #13
 8010984:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010986:	2340      	movs	r3, #64	; 0x40
 8010988:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801098a:	2300      	movs	r3, #0
 801098c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801098e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010992:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010994:	f107 0308 	add.w	r3, r7, #8
 8010998:	4619      	mov	r1, r3
 801099a:	6878      	ldr	r0, [r7, #4]
 801099c:	f7ff fd62 	bl	8010464 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80109a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80109a4:	210d      	movs	r1, #13
 80109a6:	6878      	ldr	r0, [r7, #4]
 80109a8:	f000 f82e 	bl	8010a08 <SDMMC_GetCmdResp1>
 80109ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80109ae:	69fb      	ldr	r3, [r7, #28]
}
 80109b0:	4618      	mov	r0, r3
 80109b2:	3720      	adds	r7, #32
 80109b4:	46bd      	mov	sp, r7
 80109b6:	bd80      	pop	{r7, pc}

080109b8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 80109b8:	b490      	push	{r4, r7}
 80109ba:	b082      	sub	sp, #8
 80109bc:	af00      	add	r7, sp, #0
 80109be:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80109c0:	4b0f      	ldr	r3, [pc, #60]	; (8010a00 <SDMMC_GetCmdError+0x48>)
 80109c2:	681b      	ldr	r3, [r3, #0]
 80109c4:	4a0f      	ldr	r2, [pc, #60]	; (8010a04 <SDMMC_GetCmdError+0x4c>)
 80109c6:	fba2 2303 	umull	r2, r3, r2, r3
 80109ca:	0a5b      	lsrs	r3, r3, #9
 80109cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80109d0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80109d4:	4623      	mov	r3, r4
 80109d6:	1e5c      	subs	r4, r3, #1
 80109d8:	2b00      	cmp	r3, #0
 80109da:	d102      	bne.n	80109e2 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80109dc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80109e0:	e009      	b.n	80109f6 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80109e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80109ea:	2b00      	cmp	r3, #0
 80109ec:	d0f2      	beq.n	80109d4 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80109ee:	687b      	ldr	r3, [r7, #4]
 80109f0:	22c5      	movs	r2, #197	; 0xc5
 80109f2:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 80109f4:	2300      	movs	r3, #0
}
 80109f6:	4618      	mov	r0, r3
 80109f8:	3708      	adds	r7, #8
 80109fa:	46bd      	mov	sp, r7
 80109fc:	bc90      	pop	{r4, r7}
 80109fe:	4770      	bx	lr
 8010a00:	20000000 	.word	0x20000000
 8010a04:	10624dd3 	.word	0x10624dd3

08010a08 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8010a08:	b590      	push	{r4, r7, lr}
 8010a0a:	b087      	sub	sp, #28
 8010a0c:	af00      	add	r7, sp, #0
 8010a0e:	60f8      	str	r0, [r7, #12]
 8010a10:	460b      	mov	r3, r1
 8010a12:	607a      	str	r2, [r7, #4]
 8010a14:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8010a16:	4b6f      	ldr	r3, [pc, #444]	; (8010bd4 <SDMMC_GetCmdResp1+0x1cc>)
 8010a18:	681b      	ldr	r3, [r3, #0]
 8010a1a:	4a6f      	ldr	r2, [pc, #444]	; (8010bd8 <SDMMC_GetCmdResp1+0x1d0>)
 8010a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8010a20:	0a5b      	lsrs	r3, r3, #9
 8010a22:	687a      	ldr	r2, [r7, #4]
 8010a24:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010a28:	4623      	mov	r3, r4
 8010a2a:	1e5c      	subs	r4, r3, #1
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	d102      	bne.n	8010a36 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010a30:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010a34:	e0c9      	b.n	8010bca <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8010a36:	68fb      	ldr	r3, [r7, #12]
 8010a38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010a3a:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010a3c:	697b      	ldr	r3, [r7, #20]
 8010a3e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010a42:	2b00      	cmp	r3, #0
 8010a44:	d0f0      	beq.n	8010a28 <SDMMC_GetCmdResp1+0x20>
 8010a46:	697b      	ldr	r3, [r7, #20]
 8010a48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	d1eb      	bne.n	8010a28 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010a50:	68fb      	ldr	r3, [r7, #12]
 8010a52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010a54:	f003 0304 	and.w	r3, r3, #4
 8010a58:	2b00      	cmp	r3, #0
 8010a5a:	d004      	beq.n	8010a66 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8010a5c:	68fb      	ldr	r3, [r7, #12]
 8010a5e:	2204      	movs	r2, #4
 8010a60:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010a62:	2304      	movs	r3, #4
 8010a64:	e0b1      	b.n	8010bca <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8010a66:	68fb      	ldr	r3, [r7, #12]
 8010a68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010a6a:	f003 0301 	and.w	r3, r3, #1
 8010a6e:	2b00      	cmp	r3, #0
 8010a70:	d004      	beq.n	8010a7c <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8010a72:	68fb      	ldr	r3, [r7, #12]
 8010a74:	2201      	movs	r2, #1
 8010a76:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010a78:	2301      	movs	r3, #1
 8010a7a:	e0a6      	b.n	8010bca <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8010a7c:	68fb      	ldr	r3, [r7, #12]
 8010a7e:	22c5      	movs	r2, #197	; 0xc5
 8010a80:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8010a82:	68f8      	ldr	r0, [r7, #12]
 8010a84:	f7ff fd18 	bl	80104b8 <SDIO_GetCommandResponse>
 8010a88:	4603      	mov	r3, r0
 8010a8a:	461a      	mov	r2, r3
 8010a8c:	7afb      	ldrb	r3, [r7, #11]
 8010a8e:	4293      	cmp	r3, r2
 8010a90:	d001      	beq.n	8010a96 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010a92:	2301      	movs	r3, #1
 8010a94:	e099      	b.n	8010bca <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8010a96:	2100      	movs	r1, #0
 8010a98:	68f8      	ldr	r0, [r7, #12]
 8010a9a:	f7ff fd1a 	bl	80104d2 <SDIO_GetResponse>
 8010a9e:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8010aa0:	693a      	ldr	r2, [r7, #16]
 8010aa2:	4b4e      	ldr	r3, [pc, #312]	; (8010bdc <SDMMC_GetCmdResp1+0x1d4>)
 8010aa4:	4013      	ands	r3, r2
 8010aa6:	2b00      	cmp	r3, #0
 8010aa8:	d101      	bne.n	8010aae <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8010aaa:	2300      	movs	r3, #0
 8010aac:	e08d      	b.n	8010bca <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8010aae:	693b      	ldr	r3, [r7, #16]
 8010ab0:	2b00      	cmp	r3, #0
 8010ab2:	da02      	bge.n	8010aba <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8010ab4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8010ab8:	e087      	b.n	8010bca <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8010aba:	693b      	ldr	r3, [r7, #16]
 8010abc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d001      	beq.n	8010ac8 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8010ac4:	2340      	movs	r3, #64	; 0x40
 8010ac6:	e080      	b.n	8010bca <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8010ac8:	693b      	ldr	r3, [r7, #16]
 8010aca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8010ace:	2b00      	cmp	r3, #0
 8010ad0:	d001      	beq.n	8010ad6 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8010ad2:	2380      	movs	r3, #128	; 0x80
 8010ad4:	e079      	b.n	8010bca <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8010ad6:	693b      	ldr	r3, [r7, #16]
 8010ad8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010adc:	2b00      	cmp	r3, #0
 8010ade:	d002      	beq.n	8010ae6 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8010ae0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010ae4:	e071      	b.n	8010bca <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8010ae6:	693b      	ldr	r3, [r7, #16]
 8010ae8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010aec:	2b00      	cmp	r3, #0
 8010aee:	d002      	beq.n	8010af6 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8010af0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010af4:	e069      	b.n	8010bca <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8010af6:	693b      	ldr	r3, [r7, #16]
 8010af8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8010afc:	2b00      	cmp	r3, #0
 8010afe:	d002      	beq.n	8010b06 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8010b00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010b04:	e061      	b.n	8010bca <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8010b06:	693b      	ldr	r3, [r7, #16]
 8010b08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8010b0c:	2b00      	cmp	r3, #0
 8010b0e:	d002      	beq.n	8010b16 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8010b10:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010b14:	e059      	b.n	8010bca <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8010b16:	693b      	ldr	r3, [r7, #16]
 8010b18:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010b1c:	2b00      	cmp	r3, #0
 8010b1e:	d002      	beq.n	8010b26 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8010b20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010b24:	e051      	b.n	8010bca <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8010b26:	693b      	ldr	r3, [r7, #16]
 8010b28:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010b2c:	2b00      	cmp	r3, #0
 8010b2e:	d002      	beq.n	8010b36 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8010b30:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8010b34:	e049      	b.n	8010bca <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8010b36:	693b      	ldr	r3, [r7, #16]
 8010b38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8010b3c:	2b00      	cmp	r3, #0
 8010b3e:	d002      	beq.n	8010b46 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8010b40:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8010b44:	e041      	b.n	8010bca <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8010b46:	693b      	ldr	r3, [r7, #16]
 8010b48:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	d002      	beq.n	8010b56 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8010b50:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010b54:	e039      	b.n	8010bca <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8010b56:	693b      	ldr	r3, [r7, #16]
 8010b58:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8010b5c:	2b00      	cmp	r3, #0
 8010b5e:	d002      	beq.n	8010b66 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8010b60:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8010b64:	e031      	b.n	8010bca <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8010b66:	693b      	ldr	r3, [r7, #16]
 8010b68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d002      	beq.n	8010b76 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8010b70:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8010b74:	e029      	b.n	8010bca <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8010b76:	693b      	ldr	r3, [r7, #16]
 8010b78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8010b7c:	2b00      	cmp	r3, #0
 8010b7e:	d002      	beq.n	8010b86 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8010b80:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8010b84:	e021      	b.n	8010bca <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8010b86:	693b      	ldr	r3, [r7, #16]
 8010b88:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	d002      	beq.n	8010b96 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8010b90:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8010b94:	e019      	b.n	8010bca <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8010b96:	693b      	ldr	r3, [r7, #16]
 8010b98:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	d002      	beq.n	8010ba6 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8010ba0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8010ba4:	e011      	b.n	8010bca <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8010ba6:	693b      	ldr	r3, [r7, #16]
 8010ba8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8010bac:	2b00      	cmp	r3, #0
 8010bae:	d002      	beq.n	8010bb6 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8010bb0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8010bb4:	e009      	b.n	8010bca <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8010bb6:	693b      	ldr	r3, [r7, #16]
 8010bb8:	f003 0308 	and.w	r3, r3, #8
 8010bbc:	2b00      	cmp	r3, #0
 8010bbe:	d002      	beq.n	8010bc6 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8010bc0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8010bc4:	e001      	b.n	8010bca <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8010bc6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8010bca:	4618      	mov	r0, r3
 8010bcc:	371c      	adds	r7, #28
 8010bce:	46bd      	mov	sp, r7
 8010bd0:	bd90      	pop	{r4, r7, pc}
 8010bd2:	bf00      	nop
 8010bd4:	20000000 	.word	0x20000000
 8010bd8:	10624dd3 	.word	0x10624dd3
 8010bdc:	fdffe008 	.word	0xfdffe008

08010be0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8010be0:	b490      	push	{r4, r7}
 8010be2:	b084      	sub	sp, #16
 8010be4:	af00      	add	r7, sp, #0
 8010be6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010be8:	4b1e      	ldr	r3, [pc, #120]	; (8010c64 <SDMMC_GetCmdResp2+0x84>)
 8010bea:	681b      	ldr	r3, [r3, #0]
 8010bec:	4a1e      	ldr	r2, [pc, #120]	; (8010c68 <SDMMC_GetCmdResp2+0x88>)
 8010bee:	fba2 2303 	umull	r2, r3, r2, r3
 8010bf2:	0a5b      	lsrs	r3, r3, #9
 8010bf4:	f241 3288 	movw	r2, #5000	; 0x1388
 8010bf8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010bfc:	4623      	mov	r3, r4
 8010bfe:	1e5c      	subs	r4, r3, #1
 8010c00:	2b00      	cmp	r3, #0
 8010c02:	d102      	bne.n	8010c0a <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010c04:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010c08:	e026      	b.n	8010c58 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8010c0a:	687b      	ldr	r3, [r7, #4]
 8010c0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010c0e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010c10:	68fb      	ldr	r3, [r7, #12]
 8010c12:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	d0f0      	beq.n	8010bfc <SDMMC_GetCmdResp2+0x1c>
 8010c1a:	68fb      	ldr	r3, [r7, #12]
 8010c1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010c20:	2b00      	cmp	r3, #0
 8010c22:	d1eb      	bne.n	8010bfc <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010c24:	687b      	ldr	r3, [r7, #4]
 8010c26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010c28:	f003 0304 	and.w	r3, r3, #4
 8010c2c:	2b00      	cmp	r3, #0
 8010c2e:	d004      	beq.n	8010c3a <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8010c30:	687b      	ldr	r3, [r7, #4]
 8010c32:	2204      	movs	r2, #4
 8010c34:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010c36:	2304      	movs	r3, #4
 8010c38:	e00e      	b.n	8010c58 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8010c3a:	687b      	ldr	r3, [r7, #4]
 8010c3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010c3e:	f003 0301 	and.w	r3, r3, #1
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	d004      	beq.n	8010c50 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	2201      	movs	r2, #1
 8010c4a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010c4c:	2301      	movs	r3, #1
 8010c4e:	e003      	b.n	8010c58 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8010c50:	687b      	ldr	r3, [r7, #4]
 8010c52:	22c5      	movs	r2, #197	; 0xc5
 8010c54:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8010c56:	2300      	movs	r3, #0
}
 8010c58:	4618      	mov	r0, r3
 8010c5a:	3710      	adds	r7, #16
 8010c5c:	46bd      	mov	sp, r7
 8010c5e:	bc90      	pop	{r4, r7}
 8010c60:	4770      	bx	lr
 8010c62:	bf00      	nop
 8010c64:	20000000 	.word	0x20000000
 8010c68:	10624dd3 	.word	0x10624dd3

08010c6c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8010c6c:	b490      	push	{r4, r7}
 8010c6e:	b084      	sub	sp, #16
 8010c70:	af00      	add	r7, sp, #0
 8010c72:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010c74:	4b18      	ldr	r3, [pc, #96]	; (8010cd8 <SDMMC_GetCmdResp3+0x6c>)
 8010c76:	681b      	ldr	r3, [r3, #0]
 8010c78:	4a18      	ldr	r2, [pc, #96]	; (8010cdc <SDMMC_GetCmdResp3+0x70>)
 8010c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8010c7e:	0a5b      	lsrs	r3, r3, #9
 8010c80:	f241 3288 	movw	r2, #5000	; 0x1388
 8010c84:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010c88:	4623      	mov	r3, r4
 8010c8a:	1e5c      	subs	r4, r3, #1
 8010c8c:	2b00      	cmp	r3, #0
 8010c8e:	d102      	bne.n	8010c96 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010c90:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010c94:	e01b      	b.n	8010cce <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010c9a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010c9c:	68fb      	ldr	r3, [r7, #12]
 8010c9e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010ca2:	2b00      	cmp	r3, #0
 8010ca4:	d0f0      	beq.n	8010c88 <SDMMC_GetCmdResp3+0x1c>
 8010ca6:	68fb      	ldr	r3, [r7, #12]
 8010ca8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010cac:	2b00      	cmp	r3, #0
 8010cae:	d1eb      	bne.n	8010c88 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010cb0:	687b      	ldr	r3, [r7, #4]
 8010cb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010cb4:	f003 0304 	and.w	r3, r3, #4
 8010cb8:	2b00      	cmp	r3, #0
 8010cba:	d004      	beq.n	8010cc6 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8010cbc:	687b      	ldr	r3, [r7, #4]
 8010cbe:	2204      	movs	r2, #4
 8010cc0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010cc2:	2304      	movs	r3, #4
 8010cc4:	e003      	b.n	8010cce <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8010cc6:	687b      	ldr	r3, [r7, #4]
 8010cc8:	22c5      	movs	r2, #197	; 0xc5
 8010cca:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8010ccc:	2300      	movs	r3, #0
}
 8010cce:	4618      	mov	r0, r3
 8010cd0:	3710      	adds	r7, #16
 8010cd2:	46bd      	mov	sp, r7
 8010cd4:	bc90      	pop	{r4, r7}
 8010cd6:	4770      	bx	lr
 8010cd8:	20000000 	.word	0x20000000
 8010cdc:	10624dd3 	.word	0x10624dd3

08010ce0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8010ce0:	b590      	push	{r4, r7, lr}
 8010ce2:	b087      	sub	sp, #28
 8010ce4:	af00      	add	r7, sp, #0
 8010ce6:	60f8      	str	r0, [r7, #12]
 8010ce8:	460b      	mov	r3, r1
 8010cea:	607a      	str	r2, [r7, #4]
 8010cec:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010cee:	4b34      	ldr	r3, [pc, #208]	; (8010dc0 <SDMMC_GetCmdResp6+0xe0>)
 8010cf0:	681b      	ldr	r3, [r3, #0]
 8010cf2:	4a34      	ldr	r2, [pc, #208]	; (8010dc4 <SDMMC_GetCmdResp6+0xe4>)
 8010cf4:	fba2 2303 	umull	r2, r3, r2, r3
 8010cf8:	0a5b      	lsrs	r3, r3, #9
 8010cfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8010cfe:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010d02:	4623      	mov	r3, r4
 8010d04:	1e5c      	subs	r4, r3, #1
 8010d06:	2b00      	cmp	r3, #0
 8010d08:	d102      	bne.n	8010d10 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010d0a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010d0e:	e052      	b.n	8010db6 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8010d10:	68fb      	ldr	r3, [r7, #12]
 8010d12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010d14:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010d16:	697b      	ldr	r3, [r7, #20]
 8010d18:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010d1c:	2b00      	cmp	r3, #0
 8010d1e:	d0f0      	beq.n	8010d02 <SDMMC_GetCmdResp6+0x22>
 8010d20:	697b      	ldr	r3, [r7, #20]
 8010d22:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010d26:	2b00      	cmp	r3, #0
 8010d28:	d1eb      	bne.n	8010d02 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010d2a:	68fb      	ldr	r3, [r7, #12]
 8010d2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010d2e:	f003 0304 	and.w	r3, r3, #4
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	d004      	beq.n	8010d40 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8010d36:	68fb      	ldr	r3, [r7, #12]
 8010d38:	2204      	movs	r2, #4
 8010d3a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010d3c:	2304      	movs	r3, #4
 8010d3e:	e03a      	b.n	8010db6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8010d40:	68fb      	ldr	r3, [r7, #12]
 8010d42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010d44:	f003 0301 	and.w	r3, r3, #1
 8010d48:	2b00      	cmp	r3, #0
 8010d4a:	d004      	beq.n	8010d56 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8010d4c:	68fb      	ldr	r3, [r7, #12]
 8010d4e:	2201      	movs	r2, #1
 8010d50:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010d52:	2301      	movs	r3, #1
 8010d54:	e02f      	b.n	8010db6 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8010d56:	68f8      	ldr	r0, [r7, #12]
 8010d58:	f7ff fbae 	bl	80104b8 <SDIO_GetCommandResponse>
 8010d5c:	4603      	mov	r3, r0
 8010d5e:	461a      	mov	r2, r3
 8010d60:	7afb      	ldrb	r3, [r7, #11]
 8010d62:	4293      	cmp	r3, r2
 8010d64:	d001      	beq.n	8010d6a <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010d66:	2301      	movs	r3, #1
 8010d68:	e025      	b.n	8010db6 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8010d6a:	68fb      	ldr	r3, [r7, #12]
 8010d6c:	22c5      	movs	r2, #197	; 0xc5
 8010d6e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8010d70:	2100      	movs	r1, #0
 8010d72:	68f8      	ldr	r0, [r7, #12]
 8010d74:	f7ff fbad 	bl	80104d2 <SDIO_GetResponse>
 8010d78:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8010d7a:	693b      	ldr	r3, [r7, #16]
 8010d7c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8010d80:	2b00      	cmp	r3, #0
 8010d82:	d106      	bne.n	8010d92 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8010d84:	693b      	ldr	r3, [r7, #16]
 8010d86:	0c1b      	lsrs	r3, r3, #16
 8010d88:	b29a      	uxth	r2, r3
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8010d8e:	2300      	movs	r3, #0
 8010d90:	e011      	b.n	8010db6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8010d92:	693b      	ldr	r3, [r7, #16]
 8010d94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010d98:	2b00      	cmp	r3, #0
 8010d9a:	d002      	beq.n	8010da2 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8010d9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8010da0:	e009      	b.n	8010db6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8010da2:	693b      	ldr	r3, [r7, #16]
 8010da4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8010da8:	2b00      	cmp	r3, #0
 8010daa:	d002      	beq.n	8010db2 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8010dac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010db0:	e001      	b.n	8010db6 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8010db2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8010db6:	4618      	mov	r0, r3
 8010db8:	371c      	adds	r7, #28
 8010dba:	46bd      	mov	sp, r7
 8010dbc:	bd90      	pop	{r4, r7, pc}
 8010dbe:	bf00      	nop
 8010dc0:	20000000 	.word	0x20000000
 8010dc4:	10624dd3 	.word	0x10624dd3

08010dc8 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8010dc8:	b490      	push	{r4, r7}
 8010dca:	b084      	sub	sp, #16
 8010dcc:	af00      	add	r7, sp, #0
 8010dce:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010dd0:	4b21      	ldr	r3, [pc, #132]	; (8010e58 <SDMMC_GetCmdResp7+0x90>)
 8010dd2:	681b      	ldr	r3, [r3, #0]
 8010dd4:	4a21      	ldr	r2, [pc, #132]	; (8010e5c <SDMMC_GetCmdResp7+0x94>)
 8010dd6:	fba2 2303 	umull	r2, r3, r2, r3
 8010dda:	0a5b      	lsrs	r3, r3, #9
 8010ddc:	f241 3288 	movw	r2, #5000	; 0x1388
 8010de0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010de4:	4623      	mov	r3, r4
 8010de6:	1e5c      	subs	r4, r3, #1
 8010de8:	2b00      	cmp	r3, #0
 8010dea:	d102      	bne.n	8010df2 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010dec:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010df0:	e02c      	b.n	8010e4c <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 8010df2:	687b      	ldr	r3, [r7, #4]
 8010df4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010df6:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010df8:	68fb      	ldr	r3, [r7, #12]
 8010dfa:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010dfe:	2b00      	cmp	r3, #0
 8010e00:	d0f0      	beq.n	8010de4 <SDMMC_GetCmdResp7+0x1c>
 8010e02:	68fb      	ldr	r3, [r7, #12]
 8010e04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	d1eb      	bne.n	8010de4 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010e0c:	687b      	ldr	r3, [r7, #4]
 8010e0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010e10:	f003 0304 	and.w	r3, r3, #4
 8010e14:	2b00      	cmp	r3, #0
 8010e16:	d004      	beq.n	8010e22 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8010e18:	687b      	ldr	r3, [r7, #4]
 8010e1a:	2204      	movs	r2, #4
 8010e1c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010e1e:	2304      	movs	r3, #4
 8010e20:	e014      	b.n	8010e4c <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8010e22:	687b      	ldr	r3, [r7, #4]
 8010e24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010e26:	f003 0301 	and.w	r3, r3, #1
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	d004      	beq.n	8010e38 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8010e2e:	687b      	ldr	r3, [r7, #4]
 8010e30:	2201      	movs	r2, #1
 8010e32:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010e34:	2301      	movs	r3, #1
 8010e36:	e009      	b.n	8010e4c <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8010e38:	687b      	ldr	r3, [r7, #4]
 8010e3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010e3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	d002      	beq.n	8010e4a <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	2240      	movs	r2, #64	; 0x40
 8010e48:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8010e4a:	2300      	movs	r3, #0
  
}
 8010e4c:	4618      	mov	r0, r3
 8010e4e:	3710      	adds	r7, #16
 8010e50:	46bd      	mov	sp, r7
 8010e52:	bc90      	pop	{r4, r7}
 8010e54:	4770      	bx	lr
 8010e56:	bf00      	nop
 8010e58:	20000000 	.word	0x20000000
 8010e5c:	10624dd3 	.word	0x10624dd3

08010e60 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8010e60:	b580      	push	{r7, lr}
 8010e62:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8010e64:	4904      	ldr	r1, [pc, #16]	; (8010e78 <MX_FATFS_Init+0x18>)
 8010e66:	4805      	ldr	r0, [pc, #20]	; (8010e7c <MX_FATFS_Init+0x1c>)
 8010e68:	f003 fb9c 	bl	80145a4 <FATFS_LinkDriver>
 8010e6c:	4603      	mov	r3, r0
 8010e6e:	461a      	mov	r2, r3
 8010e70:	4b03      	ldr	r3, [pc, #12]	; (8010e80 <MX_FATFS_Init+0x20>)
 8010e72:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8010e74:	bf00      	nop
 8010e76:	bd80      	pop	{r7, pc}
 8010e78:	2004ab00 	.word	0x2004ab00
 8010e7c:	08018e60 	.word	0x08018e60
 8010e80:	2004aafc 	.word	0x2004aafc

08010e84 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8010e84:	b580      	push	{r7, lr}
 8010e86:	b082      	sub	sp, #8
 8010e88:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8010e8a:	2300      	movs	r3, #0
 8010e8c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8010e8e:	f000 f896 	bl	8010fbe <BSP_SD_IsDetected>
 8010e92:	4603      	mov	r3, r0
 8010e94:	2b01      	cmp	r3, #1
 8010e96:	d001      	beq.n	8010e9c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8010e98:	2301      	movs	r3, #1
 8010e9a:	e012      	b.n	8010ec2 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8010e9c:	480b      	ldr	r0, [pc, #44]	; (8010ecc <BSP_SD_Init+0x48>)
 8010e9e:	f7fb ffa5 	bl	800cdec <HAL_SD_Init>
 8010ea2:	4603      	mov	r3, r0
 8010ea4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8010ea6:	79fb      	ldrb	r3, [r7, #7]
 8010ea8:	2b00      	cmp	r3, #0
 8010eaa:	d109      	bne.n	8010ec0 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8010eac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8010eb0:	4806      	ldr	r0, [pc, #24]	; (8010ecc <BSP_SD_Init+0x48>)
 8010eb2:	f7fc fd4f 	bl	800d954 <HAL_SD_ConfigWideBusOperation>
 8010eb6:	4603      	mov	r3, r0
 8010eb8:	2b00      	cmp	r3, #0
 8010eba:	d001      	beq.n	8010ec0 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8010ebc:	2301      	movs	r3, #1
 8010ebe:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8010ec0:	79fb      	ldrb	r3, [r7, #7]
}
 8010ec2:	4618      	mov	r0, r3
 8010ec4:	3708      	adds	r7, #8
 8010ec6:	46bd      	mov	sp, r7
 8010ec8:	bd80      	pop	{r7, pc}
 8010eca:	bf00      	nop
 8010ecc:	2004a8fc 	.word	0x2004a8fc

08010ed0 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8010ed0:	b580      	push	{r7, lr}
 8010ed2:	b086      	sub	sp, #24
 8010ed4:	af00      	add	r7, sp, #0
 8010ed6:	60f8      	str	r0, [r7, #12]
 8010ed8:	60b9      	str	r1, [r7, #8]
 8010eda:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8010edc:	2300      	movs	r3, #0
 8010ede:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	68ba      	ldr	r2, [r7, #8]
 8010ee4:	68f9      	ldr	r1, [r7, #12]
 8010ee6:	4806      	ldr	r0, [pc, #24]	; (8010f00 <BSP_SD_ReadBlocks_DMA+0x30>)
 8010ee8:	f7fc f810 	bl	800cf0c <HAL_SD_ReadBlocks_DMA>
 8010eec:	4603      	mov	r3, r0
 8010eee:	2b00      	cmp	r3, #0
 8010ef0:	d001      	beq.n	8010ef6 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8010ef2:	2301      	movs	r3, #1
 8010ef4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8010ef6:	7dfb      	ldrb	r3, [r7, #23]
}
 8010ef8:	4618      	mov	r0, r3
 8010efa:	3718      	adds	r7, #24
 8010efc:	46bd      	mov	sp, r7
 8010efe:	bd80      	pop	{r7, pc}
 8010f00:	2004a8fc 	.word	0x2004a8fc

08010f04 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8010f04:	b580      	push	{r7, lr}
 8010f06:	b086      	sub	sp, #24
 8010f08:	af00      	add	r7, sp, #0
 8010f0a:	60f8      	str	r0, [r7, #12]
 8010f0c:	60b9      	str	r1, [r7, #8]
 8010f0e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8010f10:	2300      	movs	r3, #0
 8010f12:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	68ba      	ldr	r2, [r7, #8]
 8010f18:	68f9      	ldr	r1, [r7, #12]
 8010f1a:	4806      	ldr	r0, [pc, #24]	; (8010f34 <BSP_SD_WriteBlocks_DMA+0x30>)
 8010f1c:	f7fc f8de 	bl	800d0dc <HAL_SD_WriteBlocks_DMA>
 8010f20:	4603      	mov	r3, r0
 8010f22:	2b00      	cmp	r3, #0
 8010f24:	d001      	beq.n	8010f2a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8010f26:	2301      	movs	r3, #1
 8010f28:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8010f2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8010f2c:	4618      	mov	r0, r3
 8010f2e:	3718      	adds	r7, #24
 8010f30:	46bd      	mov	sp, r7
 8010f32:	bd80      	pop	{r7, pc}
 8010f34:	2004a8fc 	.word	0x2004a8fc

08010f38 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8010f38:	b580      	push	{r7, lr}
 8010f3a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8010f3c:	4805      	ldr	r0, [pc, #20]	; (8010f54 <BSP_SD_GetCardState+0x1c>)
 8010f3e:	f7fc fd85 	bl	800da4c <HAL_SD_GetCardState>
 8010f42:	4603      	mov	r3, r0
 8010f44:	2b04      	cmp	r3, #4
 8010f46:	bf14      	ite	ne
 8010f48:	2301      	movne	r3, #1
 8010f4a:	2300      	moveq	r3, #0
 8010f4c:	b2db      	uxtb	r3, r3
}
 8010f4e:	4618      	mov	r0, r3
 8010f50:	bd80      	pop	{r7, pc}
 8010f52:	bf00      	nop
 8010f54:	2004a8fc 	.word	0x2004a8fc

08010f58 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8010f58:	b580      	push	{r7, lr}
 8010f5a:	b082      	sub	sp, #8
 8010f5c:	af00      	add	r7, sp, #0
 8010f5e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8010f60:	6879      	ldr	r1, [r7, #4]
 8010f62:	4803      	ldr	r0, [pc, #12]	; (8010f70 <BSP_SD_GetCardInfo+0x18>)
 8010f64:	f7fc fcca 	bl	800d8fc <HAL_SD_GetCardInfo>
}
 8010f68:	bf00      	nop
 8010f6a:	3708      	adds	r7, #8
 8010f6c:	46bd      	mov	sp, r7
 8010f6e:	bd80      	pop	{r7, pc}
 8010f70:	2004a8fc 	.word	0x2004a8fc

08010f74 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8010f74:	b580      	push	{r7, lr}
 8010f76:	b082      	sub	sp, #8
 8010f78:	af00      	add	r7, sp, #0
 8010f7a:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8010f7c:	f000 f818 	bl	8010fb0 <BSP_SD_AbortCallback>
}
 8010f80:	bf00      	nop
 8010f82:	3708      	adds	r7, #8
 8010f84:	46bd      	mov	sp, r7
 8010f86:	bd80      	pop	{r7, pc}

08010f88 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8010f88:	b580      	push	{r7, lr}
 8010f8a:	b082      	sub	sp, #8
 8010f8c:	af00      	add	r7, sp, #0
 8010f8e:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8010f90:	f000 f9a8 	bl	80112e4 <BSP_SD_WriteCpltCallback>
}
 8010f94:	bf00      	nop
 8010f96:	3708      	adds	r7, #8
 8010f98:	46bd      	mov	sp, r7
 8010f9a:	bd80      	pop	{r7, pc}

08010f9c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8010f9c:	b580      	push	{r7, lr}
 8010f9e:	b082      	sub	sp, #8
 8010fa0:	af00      	add	r7, sp, #0
 8010fa2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8010fa4:	f000 f9aa 	bl	80112fc <BSP_SD_ReadCpltCallback>
}
 8010fa8:	bf00      	nop
 8010faa:	3708      	adds	r7, #8
 8010fac:	46bd      	mov	sp, r7
 8010fae:	bd80      	pop	{r7, pc}

08010fb0 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8010fb0:	b480      	push	{r7}
 8010fb2:	af00      	add	r7, sp, #0

}
 8010fb4:	bf00      	nop
 8010fb6:	46bd      	mov	sp, r7
 8010fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fbc:	4770      	bx	lr

08010fbe <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8010fbe:	b580      	push	{r7, lr}
 8010fc0:	b082      	sub	sp, #8
 8010fc2:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8010fc4:	2301      	movs	r3, #1
 8010fc6:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8010fc8:	f000 f80c 	bl	8010fe4 <BSP_PlatformIsDetected>
 8010fcc:	4603      	mov	r3, r0
 8010fce:	2b00      	cmp	r3, #0
 8010fd0:	d101      	bne.n	8010fd6 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8010fd2:	2300      	movs	r3, #0
 8010fd4:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8010fd6:	79fb      	ldrb	r3, [r7, #7]
 8010fd8:	b2db      	uxtb	r3, r3
}
 8010fda:	4618      	mov	r0, r3
 8010fdc:	3708      	adds	r7, #8
 8010fde:	46bd      	mov	sp, r7
 8010fe0:	bd80      	pop	{r7, pc}
	...

08010fe4 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8010fe4:	b580      	push	{r7, lr}
 8010fe6:	b082      	sub	sp, #8
 8010fe8:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8010fea:	2301      	movs	r3, #1
 8010fec:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8010fee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8010ff2:	4806      	ldr	r0, [pc, #24]	; (801100c <BSP_PlatformIsDetected+0x28>)
 8010ff4:	f7fa f866 	bl	800b0c4 <HAL_GPIO_ReadPin>
 8010ff8:	4603      	mov	r3, r0
 8010ffa:	2b00      	cmp	r3, #0
 8010ffc:	d001      	beq.n	8011002 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8010ffe:	2300      	movs	r3, #0
 8011000:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8011002:	79fb      	ldrb	r3, [r7, #7]
}
 8011004:	4618      	mov	r0, r3
 8011006:	3708      	adds	r7, #8
 8011008:	46bd      	mov	sp, r7
 801100a:	bd80      	pop	{r7, pc}
 801100c:	40020000 	.word	0x40020000

08011010 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8011010:	b580      	push	{r7, lr}
 8011012:	b084      	sub	sp, #16
 8011014:	af00      	add	r7, sp, #0
 8011016:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8011018:	f7f8 fdca 	bl	8009bb0 <HAL_GetTick>
 801101c:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 801101e:	e006      	b.n	801102e <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8011020:	f7ff ff8a 	bl	8010f38 <BSP_SD_GetCardState>
 8011024:	4603      	mov	r3, r0
 8011026:	2b00      	cmp	r3, #0
 8011028:	d101      	bne.n	801102e <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 801102a:	2300      	movs	r3, #0
 801102c:	e009      	b.n	8011042 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 801102e:	f7f8 fdbf 	bl	8009bb0 <HAL_GetTick>
 8011032:	4602      	mov	r2, r0
 8011034:	68fb      	ldr	r3, [r7, #12]
 8011036:	1ad3      	subs	r3, r2, r3
 8011038:	687a      	ldr	r2, [r7, #4]
 801103a:	429a      	cmp	r2, r3
 801103c:	d8f0      	bhi.n	8011020 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 801103e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011042:	4618      	mov	r0, r3
 8011044:	3710      	adds	r7, #16
 8011046:	46bd      	mov	sp, r7
 8011048:	bd80      	pop	{r7, pc}
	...

0801104c <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 801104c:	b580      	push	{r7, lr}
 801104e:	b082      	sub	sp, #8
 8011050:	af00      	add	r7, sp, #0
 8011052:	4603      	mov	r3, r0
 8011054:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8011056:	4b0b      	ldr	r3, [pc, #44]	; (8011084 <SD_CheckStatus+0x38>)
 8011058:	2201      	movs	r2, #1
 801105a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 801105c:	f7ff ff6c 	bl	8010f38 <BSP_SD_GetCardState>
 8011060:	4603      	mov	r3, r0
 8011062:	2b00      	cmp	r3, #0
 8011064:	d107      	bne.n	8011076 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8011066:	4b07      	ldr	r3, [pc, #28]	; (8011084 <SD_CheckStatus+0x38>)
 8011068:	781b      	ldrb	r3, [r3, #0]
 801106a:	b2db      	uxtb	r3, r3
 801106c:	f023 0301 	bic.w	r3, r3, #1
 8011070:	b2da      	uxtb	r2, r3
 8011072:	4b04      	ldr	r3, [pc, #16]	; (8011084 <SD_CheckStatus+0x38>)
 8011074:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8011076:	4b03      	ldr	r3, [pc, #12]	; (8011084 <SD_CheckStatus+0x38>)
 8011078:	781b      	ldrb	r3, [r3, #0]
 801107a:	b2db      	uxtb	r3, r3
}
 801107c:	4618      	mov	r0, r3
 801107e:	3708      	adds	r7, #8
 8011080:	46bd      	mov	sp, r7
 8011082:	bd80      	pop	{r7, pc}
 8011084:	20000009 	.word	0x20000009

08011088 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8011088:	b580      	push	{r7, lr}
 801108a:	b082      	sub	sp, #8
 801108c:	af00      	add	r7, sp, #0
 801108e:	4603      	mov	r3, r0
 8011090:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8011092:	f7ff fef7 	bl	8010e84 <BSP_SD_Init>
 8011096:	4603      	mov	r3, r0
 8011098:	2b00      	cmp	r3, #0
 801109a:	d107      	bne.n	80110ac <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 801109c:	79fb      	ldrb	r3, [r7, #7]
 801109e:	4618      	mov	r0, r3
 80110a0:	f7ff ffd4 	bl	801104c <SD_CheckStatus>
 80110a4:	4603      	mov	r3, r0
 80110a6:	461a      	mov	r2, r3
 80110a8:	4b04      	ldr	r3, [pc, #16]	; (80110bc <SD_initialize+0x34>)
 80110aa:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80110ac:	4b03      	ldr	r3, [pc, #12]	; (80110bc <SD_initialize+0x34>)
 80110ae:	781b      	ldrb	r3, [r3, #0]
 80110b0:	b2db      	uxtb	r3, r3
}
 80110b2:	4618      	mov	r0, r3
 80110b4:	3708      	adds	r7, #8
 80110b6:	46bd      	mov	sp, r7
 80110b8:	bd80      	pop	{r7, pc}
 80110ba:	bf00      	nop
 80110bc:	20000009 	.word	0x20000009

080110c0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80110c0:	b580      	push	{r7, lr}
 80110c2:	b082      	sub	sp, #8
 80110c4:	af00      	add	r7, sp, #0
 80110c6:	4603      	mov	r3, r0
 80110c8:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 80110ca:	79fb      	ldrb	r3, [r7, #7]
 80110cc:	4618      	mov	r0, r3
 80110ce:	f7ff ffbd 	bl	801104c <SD_CheckStatus>
 80110d2:	4603      	mov	r3, r0
}
 80110d4:	4618      	mov	r0, r3
 80110d6:	3708      	adds	r7, #8
 80110d8:	46bd      	mov	sp, r7
 80110da:	bd80      	pop	{r7, pc}

080110dc <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80110dc:	b580      	push	{r7, lr}
 80110de:	b086      	sub	sp, #24
 80110e0:	af00      	add	r7, sp, #0
 80110e2:	60b9      	str	r1, [r7, #8]
 80110e4:	607a      	str	r2, [r7, #4]
 80110e6:	603b      	str	r3, [r7, #0]
 80110e8:	4603      	mov	r3, r0
 80110ea:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80110ec:	2301      	movs	r3, #1
 80110ee:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80110f0:	f247 5030 	movw	r0, #30000	; 0x7530
 80110f4:	f7ff ff8c 	bl	8011010 <SD_CheckStatusWithTimeout>
 80110f8:	4603      	mov	r3, r0
 80110fa:	2b00      	cmp	r3, #0
 80110fc:	da01      	bge.n	8011102 <SD_read+0x26>
  {
    return res;
 80110fe:	7dfb      	ldrb	r3, [r7, #23]
 8011100:	e03b      	b.n	801117a <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8011102:	683a      	ldr	r2, [r7, #0]
 8011104:	6879      	ldr	r1, [r7, #4]
 8011106:	68b8      	ldr	r0, [r7, #8]
 8011108:	f7ff fee2 	bl	8010ed0 <BSP_SD_ReadBlocks_DMA>
 801110c:	4603      	mov	r3, r0
 801110e:	2b00      	cmp	r3, #0
 8011110:	d132      	bne.n	8011178 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8011112:	4b1c      	ldr	r3, [pc, #112]	; (8011184 <SD_read+0xa8>)
 8011114:	2200      	movs	r2, #0
 8011116:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8011118:	f7f8 fd4a 	bl	8009bb0 <HAL_GetTick>
 801111c:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 801111e:	bf00      	nop
 8011120:	4b18      	ldr	r3, [pc, #96]	; (8011184 <SD_read+0xa8>)
 8011122:	681b      	ldr	r3, [r3, #0]
 8011124:	2b00      	cmp	r3, #0
 8011126:	d108      	bne.n	801113a <SD_read+0x5e>
 8011128:	f7f8 fd42 	bl	8009bb0 <HAL_GetTick>
 801112c:	4602      	mov	r2, r0
 801112e:	693b      	ldr	r3, [r7, #16]
 8011130:	1ad3      	subs	r3, r2, r3
 8011132:	f247 522f 	movw	r2, #29999	; 0x752f
 8011136:	4293      	cmp	r3, r2
 8011138:	d9f2      	bls.n	8011120 <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 801113a:	4b12      	ldr	r3, [pc, #72]	; (8011184 <SD_read+0xa8>)
 801113c:	681b      	ldr	r3, [r3, #0]
 801113e:	2b00      	cmp	r3, #0
 8011140:	d102      	bne.n	8011148 <SD_read+0x6c>
      {
        res = RES_ERROR;
 8011142:	2301      	movs	r3, #1
 8011144:	75fb      	strb	r3, [r7, #23]
 8011146:	e017      	b.n	8011178 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8011148:	4b0e      	ldr	r3, [pc, #56]	; (8011184 <SD_read+0xa8>)
 801114a:	2200      	movs	r2, #0
 801114c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 801114e:	f7f8 fd2f 	bl	8009bb0 <HAL_GetTick>
 8011152:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8011154:	e007      	b.n	8011166 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8011156:	f7ff feef 	bl	8010f38 <BSP_SD_GetCardState>
 801115a:	4603      	mov	r3, r0
 801115c:	2b00      	cmp	r3, #0
 801115e:	d102      	bne.n	8011166 <SD_read+0x8a>
          {
            res = RES_OK;
 8011160:	2300      	movs	r3, #0
 8011162:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8011164:	e008      	b.n	8011178 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8011166:	f7f8 fd23 	bl	8009bb0 <HAL_GetTick>
 801116a:	4602      	mov	r2, r0
 801116c:	693b      	ldr	r3, [r7, #16]
 801116e:	1ad3      	subs	r3, r2, r3
 8011170:	f247 522f 	movw	r2, #29999	; 0x752f
 8011174:	4293      	cmp	r3, r2
 8011176:	d9ee      	bls.n	8011156 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8011178:	7dfb      	ldrb	r3, [r7, #23]
}
 801117a:	4618      	mov	r0, r3
 801117c:	3718      	adds	r7, #24
 801117e:	46bd      	mov	sp, r7
 8011180:	bd80      	pop	{r7, pc}
 8011182:	bf00      	nop
 8011184:	20048198 	.word	0x20048198

08011188 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8011188:	b580      	push	{r7, lr}
 801118a:	b086      	sub	sp, #24
 801118c:	af00      	add	r7, sp, #0
 801118e:	60b9      	str	r1, [r7, #8]
 8011190:	607a      	str	r2, [r7, #4]
 8011192:	603b      	str	r3, [r7, #0]
 8011194:	4603      	mov	r3, r0
 8011196:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8011198:	2301      	movs	r3, #1
 801119a:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 801119c:	4b24      	ldr	r3, [pc, #144]	; (8011230 <SD_write+0xa8>)
 801119e:	2200      	movs	r2, #0
 80111a0:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80111a2:	f247 5030 	movw	r0, #30000	; 0x7530
 80111a6:	f7ff ff33 	bl	8011010 <SD_CheckStatusWithTimeout>
 80111aa:	4603      	mov	r3, r0
 80111ac:	2b00      	cmp	r3, #0
 80111ae:	da01      	bge.n	80111b4 <SD_write+0x2c>
  {
    return res;
 80111b0:	7dfb      	ldrb	r3, [r7, #23]
 80111b2:	e038      	b.n	8011226 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 80111b4:	683a      	ldr	r2, [r7, #0]
 80111b6:	6879      	ldr	r1, [r7, #4]
 80111b8:	68b8      	ldr	r0, [r7, #8]
 80111ba:	f7ff fea3 	bl	8010f04 <BSP_SD_WriteBlocks_DMA>
 80111be:	4603      	mov	r3, r0
 80111c0:	2b00      	cmp	r3, #0
 80111c2:	d12f      	bne.n	8011224 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 80111c4:	f7f8 fcf4 	bl	8009bb0 <HAL_GetTick>
 80111c8:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80111ca:	bf00      	nop
 80111cc:	4b18      	ldr	r3, [pc, #96]	; (8011230 <SD_write+0xa8>)
 80111ce:	681b      	ldr	r3, [r3, #0]
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	d108      	bne.n	80111e6 <SD_write+0x5e>
 80111d4:	f7f8 fcec 	bl	8009bb0 <HAL_GetTick>
 80111d8:	4602      	mov	r2, r0
 80111da:	693b      	ldr	r3, [r7, #16]
 80111dc:	1ad3      	subs	r3, r2, r3
 80111de:	f247 522f 	movw	r2, #29999	; 0x752f
 80111e2:	4293      	cmp	r3, r2
 80111e4:	d9f2      	bls.n	80111cc <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 80111e6:	4b12      	ldr	r3, [pc, #72]	; (8011230 <SD_write+0xa8>)
 80111e8:	681b      	ldr	r3, [r3, #0]
 80111ea:	2b00      	cmp	r3, #0
 80111ec:	d102      	bne.n	80111f4 <SD_write+0x6c>
      {
        res = RES_ERROR;
 80111ee:	2301      	movs	r3, #1
 80111f0:	75fb      	strb	r3, [r7, #23]
 80111f2:	e017      	b.n	8011224 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 80111f4:	4b0e      	ldr	r3, [pc, #56]	; (8011230 <SD_write+0xa8>)
 80111f6:	2200      	movs	r2, #0
 80111f8:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 80111fa:	f7f8 fcd9 	bl	8009bb0 <HAL_GetTick>
 80111fe:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8011200:	e007      	b.n	8011212 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8011202:	f7ff fe99 	bl	8010f38 <BSP_SD_GetCardState>
 8011206:	4603      	mov	r3, r0
 8011208:	2b00      	cmp	r3, #0
 801120a:	d102      	bne.n	8011212 <SD_write+0x8a>
          {
            res = RES_OK;
 801120c:	2300      	movs	r3, #0
 801120e:	75fb      	strb	r3, [r7, #23]
            break;
 8011210:	e008      	b.n	8011224 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8011212:	f7f8 fccd 	bl	8009bb0 <HAL_GetTick>
 8011216:	4602      	mov	r2, r0
 8011218:	693b      	ldr	r3, [r7, #16]
 801121a:	1ad3      	subs	r3, r2, r3
 801121c:	f247 522f 	movw	r2, #29999	; 0x752f
 8011220:	4293      	cmp	r3, r2
 8011222:	d9ee      	bls.n	8011202 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8011224:	7dfb      	ldrb	r3, [r7, #23]
}
 8011226:	4618      	mov	r0, r3
 8011228:	3718      	adds	r7, #24
 801122a:	46bd      	mov	sp, r7
 801122c:	bd80      	pop	{r7, pc}
 801122e:	bf00      	nop
 8011230:	20048194 	.word	0x20048194

08011234 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8011234:	b580      	push	{r7, lr}
 8011236:	b08c      	sub	sp, #48	; 0x30
 8011238:	af00      	add	r7, sp, #0
 801123a:	4603      	mov	r3, r0
 801123c:	603a      	str	r2, [r7, #0]
 801123e:	71fb      	strb	r3, [r7, #7]
 8011240:	460b      	mov	r3, r1
 8011242:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8011244:	2301      	movs	r3, #1
 8011246:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 801124a:	4b25      	ldr	r3, [pc, #148]	; (80112e0 <SD_ioctl+0xac>)
 801124c:	781b      	ldrb	r3, [r3, #0]
 801124e:	b2db      	uxtb	r3, r3
 8011250:	f003 0301 	and.w	r3, r3, #1
 8011254:	2b00      	cmp	r3, #0
 8011256:	d001      	beq.n	801125c <SD_ioctl+0x28>
 8011258:	2303      	movs	r3, #3
 801125a:	e03c      	b.n	80112d6 <SD_ioctl+0xa2>

  switch (cmd)
 801125c:	79bb      	ldrb	r3, [r7, #6]
 801125e:	2b03      	cmp	r3, #3
 8011260:	d834      	bhi.n	80112cc <SD_ioctl+0x98>
 8011262:	a201      	add	r2, pc, #4	; (adr r2, 8011268 <SD_ioctl+0x34>)
 8011264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011268:	08011279 	.word	0x08011279
 801126c:	08011281 	.word	0x08011281
 8011270:	08011299 	.word	0x08011299
 8011274:	080112b3 	.word	0x080112b3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8011278:	2300      	movs	r3, #0
 801127a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801127e:	e028      	b.n	80112d2 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8011280:	f107 030c 	add.w	r3, r7, #12
 8011284:	4618      	mov	r0, r3
 8011286:	f7ff fe67 	bl	8010f58 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 801128a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801128c:	683b      	ldr	r3, [r7, #0]
 801128e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8011290:	2300      	movs	r3, #0
 8011292:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8011296:	e01c      	b.n	80112d2 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8011298:	f107 030c 	add.w	r3, r7, #12
 801129c:	4618      	mov	r0, r3
 801129e:	f7ff fe5b 	bl	8010f58 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80112a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80112a4:	b29a      	uxth	r2, r3
 80112a6:	683b      	ldr	r3, [r7, #0]
 80112a8:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80112aa:	2300      	movs	r3, #0
 80112ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80112b0:	e00f      	b.n	80112d2 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80112b2:	f107 030c 	add.w	r3, r7, #12
 80112b6:	4618      	mov	r0, r3
 80112b8:	f7ff fe4e 	bl	8010f58 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80112bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80112be:	0a5a      	lsrs	r2, r3, #9
 80112c0:	683b      	ldr	r3, [r7, #0]
 80112c2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80112c4:	2300      	movs	r3, #0
 80112c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80112ca:	e002      	b.n	80112d2 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 80112cc:	2304      	movs	r3, #4
 80112ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 80112d2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80112d6:	4618      	mov	r0, r3
 80112d8:	3730      	adds	r7, #48	; 0x30
 80112da:	46bd      	mov	sp, r7
 80112dc:	bd80      	pop	{r7, pc}
 80112de:	bf00      	nop
 80112e0:	20000009 	.word	0x20000009

080112e4 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 80112e4:	b480      	push	{r7}
 80112e6:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 80112e8:	4b03      	ldr	r3, [pc, #12]	; (80112f8 <BSP_SD_WriteCpltCallback+0x14>)
 80112ea:	2201      	movs	r2, #1
 80112ec:	601a      	str	r2, [r3, #0]
}
 80112ee:	bf00      	nop
 80112f0:	46bd      	mov	sp, r7
 80112f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112f6:	4770      	bx	lr
 80112f8:	20048194 	.word	0x20048194

080112fc <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 80112fc:	b480      	push	{r7}
 80112fe:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8011300:	4b03      	ldr	r3, [pc, #12]	; (8011310 <BSP_SD_ReadCpltCallback+0x14>)
 8011302:	2201      	movs	r2, #1
 8011304:	601a      	str	r2, [r3, #0]
}
 8011306:	bf00      	nop
 8011308:	46bd      	mov	sp, r7
 801130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801130e:	4770      	bx	lr
 8011310:	20048198 	.word	0x20048198

08011314 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8011314:	b580      	push	{r7, lr}
 8011316:	b084      	sub	sp, #16
 8011318:	af00      	add	r7, sp, #0
 801131a:	4603      	mov	r3, r0
 801131c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 801131e:	79fb      	ldrb	r3, [r7, #7]
 8011320:	4a08      	ldr	r2, [pc, #32]	; (8011344 <disk_status+0x30>)
 8011322:	009b      	lsls	r3, r3, #2
 8011324:	4413      	add	r3, r2
 8011326:	685b      	ldr	r3, [r3, #4]
 8011328:	685b      	ldr	r3, [r3, #4]
 801132a:	79fa      	ldrb	r2, [r7, #7]
 801132c:	4905      	ldr	r1, [pc, #20]	; (8011344 <disk_status+0x30>)
 801132e:	440a      	add	r2, r1
 8011330:	7a12      	ldrb	r2, [r2, #8]
 8011332:	4610      	mov	r0, r2
 8011334:	4798      	blx	r3
 8011336:	4603      	mov	r3, r0
 8011338:	73fb      	strb	r3, [r7, #15]
  return stat;
 801133a:	7bfb      	ldrb	r3, [r7, #15]
}
 801133c:	4618      	mov	r0, r3
 801133e:	3710      	adds	r7, #16
 8011340:	46bd      	mov	sp, r7
 8011342:	bd80      	pop	{r7, pc}
 8011344:	200481c4 	.word	0x200481c4

08011348 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8011348:	b580      	push	{r7, lr}
 801134a:	b084      	sub	sp, #16
 801134c:	af00      	add	r7, sp, #0
 801134e:	4603      	mov	r3, r0
 8011350:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8011352:	2300      	movs	r3, #0
 8011354:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8011356:	79fb      	ldrb	r3, [r7, #7]
 8011358:	4a0d      	ldr	r2, [pc, #52]	; (8011390 <disk_initialize+0x48>)
 801135a:	5cd3      	ldrb	r3, [r2, r3]
 801135c:	2b00      	cmp	r3, #0
 801135e:	d111      	bne.n	8011384 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8011360:	79fb      	ldrb	r3, [r7, #7]
 8011362:	4a0b      	ldr	r2, [pc, #44]	; (8011390 <disk_initialize+0x48>)
 8011364:	2101      	movs	r1, #1
 8011366:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8011368:	79fb      	ldrb	r3, [r7, #7]
 801136a:	4a09      	ldr	r2, [pc, #36]	; (8011390 <disk_initialize+0x48>)
 801136c:	009b      	lsls	r3, r3, #2
 801136e:	4413      	add	r3, r2
 8011370:	685b      	ldr	r3, [r3, #4]
 8011372:	681b      	ldr	r3, [r3, #0]
 8011374:	79fa      	ldrb	r2, [r7, #7]
 8011376:	4906      	ldr	r1, [pc, #24]	; (8011390 <disk_initialize+0x48>)
 8011378:	440a      	add	r2, r1
 801137a:	7a12      	ldrb	r2, [r2, #8]
 801137c:	4610      	mov	r0, r2
 801137e:	4798      	blx	r3
 8011380:	4603      	mov	r3, r0
 8011382:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8011384:	7bfb      	ldrb	r3, [r7, #15]
}
 8011386:	4618      	mov	r0, r3
 8011388:	3710      	adds	r7, #16
 801138a:	46bd      	mov	sp, r7
 801138c:	bd80      	pop	{r7, pc}
 801138e:	bf00      	nop
 8011390:	200481c4 	.word	0x200481c4

08011394 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8011394:	b590      	push	{r4, r7, lr}
 8011396:	b087      	sub	sp, #28
 8011398:	af00      	add	r7, sp, #0
 801139a:	60b9      	str	r1, [r7, #8]
 801139c:	607a      	str	r2, [r7, #4]
 801139e:	603b      	str	r3, [r7, #0]
 80113a0:	4603      	mov	r3, r0
 80113a2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80113a4:	7bfb      	ldrb	r3, [r7, #15]
 80113a6:	4a0a      	ldr	r2, [pc, #40]	; (80113d0 <disk_read+0x3c>)
 80113a8:	009b      	lsls	r3, r3, #2
 80113aa:	4413      	add	r3, r2
 80113ac:	685b      	ldr	r3, [r3, #4]
 80113ae:	689c      	ldr	r4, [r3, #8]
 80113b0:	7bfb      	ldrb	r3, [r7, #15]
 80113b2:	4a07      	ldr	r2, [pc, #28]	; (80113d0 <disk_read+0x3c>)
 80113b4:	4413      	add	r3, r2
 80113b6:	7a18      	ldrb	r0, [r3, #8]
 80113b8:	683b      	ldr	r3, [r7, #0]
 80113ba:	687a      	ldr	r2, [r7, #4]
 80113bc:	68b9      	ldr	r1, [r7, #8]
 80113be:	47a0      	blx	r4
 80113c0:	4603      	mov	r3, r0
 80113c2:	75fb      	strb	r3, [r7, #23]
  return res;
 80113c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80113c6:	4618      	mov	r0, r3
 80113c8:	371c      	adds	r7, #28
 80113ca:	46bd      	mov	sp, r7
 80113cc:	bd90      	pop	{r4, r7, pc}
 80113ce:	bf00      	nop
 80113d0:	200481c4 	.word	0x200481c4

080113d4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80113d4:	b590      	push	{r4, r7, lr}
 80113d6:	b087      	sub	sp, #28
 80113d8:	af00      	add	r7, sp, #0
 80113da:	60b9      	str	r1, [r7, #8]
 80113dc:	607a      	str	r2, [r7, #4]
 80113de:	603b      	str	r3, [r7, #0]
 80113e0:	4603      	mov	r3, r0
 80113e2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80113e4:	7bfb      	ldrb	r3, [r7, #15]
 80113e6:	4a0a      	ldr	r2, [pc, #40]	; (8011410 <disk_write+0x3c>)
 80113e8:	009b      	lsls	r3, r3, #2
 80113ea:	4413      	add	r3, r2
 80113ec:	685b      	ldr	r3, [r3, #4]
 80113ee:	68dc      	ldr	r4, [r3, #12]
 80113f0:	7bfb      	ldrb	r3, [r7, #15]
 80113f2:	4a07      	ldr	r2, [pc, #28]	; (8011410 <disk_write+0x3c>)
 80113f4:	4413      	add	r3, r2
 80113f6:	7a18      	ldrb	r0, [r3, #8]
 80113f8:	683b      	ldr	r3, [r7, #0]
 80113fa:	687a      	ldr	r2, [r7, #4]
 80113fc:	68b9      	ldr	r1, [r7, #8]
 80113fe:	47a0      	blx	r4
 8011400:	4603      	mov	r3, r0
 8011402:	75fb      	strb	r3, [r7, #23]
  return res;
 8011404:	7dfb      	ldrb	r3, [r7, #23]
}
 8011406:	4618      	mov	r0, r3
 8011408:	371c      	adds	r7, #28
 801140a:	46bd      	mov	sp, r7
 801140c:	bd90      	pop	{r4, r7, pc}
 801140e:	bf00      	nop
 8011410:	200481c4 	.word	0x200481c4

08011414 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8011414:	b580      	push	{r7, lr}
 8011416:	b084      	sub	sp, #16
 8011418:	af00      	add	r7, sp, #0
 801141a:	4603      	mov	r3, r0
 801141c:	603a      	str	r2, [r7, #0]
 801141e:	71fb      	strb	r3, [r7, #7]
 8011420:	460b      	mov	r3, r1
 8011422:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8011424:	79fb      	ldrb	r3, [r7, #7]
 8011426:	4a09      	ldr	r2, [pc, #36]	; (801144c <disk_ioctl+0x38>)
 8011428:	009b      	lsls	r3, r3, #2
 801142a:	4413      	add	r3, r2
 801142c:	685b      	ldr	r3, [r3, #4]
 801142e:	691b      	ldr	r3, [r3, #16]
 8011430:	79fa      	ldrb	r2, [r7, #7]
 8011432:	4906      	ldr	r1, [pc, #24]	; (801144c <disk_ioctl+0x38>)
 8011434:	440a      	add	r2, r1
 8011436:	7a10      	ldrb	r0, [r2, #8]
 8011438:	79b9      	ldrb	r1, [r7, #6]
 801143a:	683a      	ldr	r2, [r7, #0]
 801143c:	4798      	blx	r3
 801143e:	4603      	mov	r3, r0
 8011440:	73fb      	strb	r3, [r7, #15]
  return res;
 8011442:	7bfb      	ldrb	r3, [r7, #15]
}
 8011444:	4618      	mov	r0, r3
 8011446:	3710      	adds	r7, #16
 8011448:	46bd      	mov	sp, r7
 801144a:	bd80      	pop	{r7, pc}
 801144c:	200481c4 	.word	0x200481c4

08011450 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8011450:	b480      	push	{r7}
 8011452:	b085      	sub	sp, #20
 8011454:	af00      	add	r7, sp, #0
 8011456:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	3301      	adds	r3, #1
 801145c:	781b      	ldrb	r3, [r3, #0]
 801145e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8011460:	89fb      	ldrh	r3, [r7, #14]
 8011462:	021b      	lsls	r3, r3, #8
 8011464:	b21a      	sxth	r2, r3
 8011466:	687b      	ldr	r3, [r7, #4]
 8011468:	781b      	ldrb	r3, [r3, #0]
 801146a:	b21b      	sxth	r3, r3
 801146c:	4313      	orrs	r3, r2
 801146e:	b21b      	sxth	r3, r3
 8011470:	81fb      	strh	r3, [r7, #14]
	return rv;
 8011472:	89fb      	ldrh	r3, [r7, #14]
}
 8011474:	4618      	mov	r0, r3
 8011476:	3714      	adds	r7, #20
 8011478:	46bd      	mov	sp, r7
 801147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801147e:	4770      	bx	lr

08011480 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8011480:	b480      	push	{r7}
 8011482:	b085      	sub	sp, #20
 8011484:	af00      	add	r7, sp, #0
 8011486:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8011488:	687b      	ldr	r3, [r7, #4]
 801148a:	3303      	adds	r3, #3
 801148c:	781b      	ldrb	r3, [r3, #0]
 801148e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8011490:	68fb      	ldr	r3, [r7, #12]
 8011492:	021b      	lsls	r3, r3, #8
 8011494:	687a      	ldr	r2, [r7, #4]
 8011496:	3202      	adds	r2, #2
 8011498:	7812      	ldrb	r2, [r2, #0]
 801149a:	4313      	orrs	r3, r2
 801149c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 801149e:	68fb      	ldr	r3, [r7, #12]
 80114a0:	021b      	lsls	r3, r3, #8
 80114a2:	687a      	ldr	r2, [r7, #4]
 80114a4:	3201      	adds	r2, #1
 80114a6:	7812      	ldrb	r2, [r2, #0]
 80114a8:	4313      	orrs	r3, r2
 80114aa:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80114ac:	68fb      	ldr	r3, [r7, #12]
 80114ae:	021b      	lsls	r3, r3, #8
 80114b0:	687a      	ldr	r2, [r7, #4]
 80114b2:	7812      	ldrb	r2, [r2, #0]
 80114b4:	4313      	orrs	r3, r2
 80114b6:	60fb      	str	r3, [r7, #12]
	return rv;
 80114b8:	68fb      	ldr	r3, [r7, #12]
}
 80114ba:	4618      	mov	r0, r3
 80114bc:	3714      	adds	r7, #20
 80114be:	46bd      	mov	sp, r7
 80114c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114c4:	4770      	bx	lr

080114c6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80114c6:	b480      	push	{r7}
 80114c8:	b083      	sub	sp, #12
 80114ca:	af00      	add	r7, sp, #0
 80114cc:	6078      	str	r0, [r7, #4]
 80114ce:	460b      	mov	r3, r1
 80114d0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80114d2:	687b      	ldr	r3, [r7, #4]
 80114d4:	1c5a      	adds	r2, r3, #1
 80114d6:	607a      	str	r2, [r7, #4]
 80114d8:	887a      	ldrh	r2, [r7, #2]
 80114da:	b2d2      	uxtb	r2, r2
 80114dc:	701a      	strb	r2, [r3, #0]
 80114de:	887b      	ldrh	r3, [r7, #2]
 80114e0:	0a1b      	lsrs	r3, r3, #8
 80114e2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80114e4:	687b      	ldr	r3, [r7, #4]
 80114e6:	1c5a      	adds	r2, r3, #1
 80114e8:	607a      	str	r2, [r7, #4]
 80114ea:	887a      	ldrh	r2, [r7, #2]
 80114ec:	b2d2      	uxtb	r2, r2
 80114ee:	701a      	strb	r2, [r3, #0]
}
 80114f0:	bf00      	nop
 80114f2:	370c      	adds	r7, #12
 80114f4:	46bd      	mov	sp, r7
 80114f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114fa:	4770      	bx	lr

080114fc <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80114fc:	b480      	push	{r7}
 80114fe:	b083      	sub	sp, #12
 8011500:	af00      	add	r7, sp, #0
 8011502:	6078      	str	r0, [r7, #4]
 8011504:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8011506:	687b      	ldr	r3, [r7, #4]
 8011508:	1c5a      	adds	r2, r3, #1
 801150a:	607a      	str	r2, [r7, #4]
 801150c:	683a      	ldr	r2, [r7, #0]
 801150e:	b2d2      	uxtb	r2, r2
 8011510:	701a      	strb	r2, [r3, #0]
 8011512:	683b      	ldr	r3, [r7, #0]
 8011514:	0a1b      	lsrs	r3, r3, #8
 8011516:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	1c5a      	adds	r2, r3, #1
 801151c:	607a      	str	r2, [r7, #4]
 801151e:	683a      	ldr	r2, [r7, #0]
 8011520:	b2d2      	uxtb	r2, r2
 8011522:	701a      	strb	r2, [r3, #0]
 8011524:	683b      	ldr	r3, [r7, #0]
 8011526:	0a1b      	lsrs	r3, r3, #8
 8011528:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801152a:	687b      	ldr	r3, [r7, #4]
 801152c:	1c5a      	adds	r2, r3, #1
 801152e:	607a      	str	r2, [r7, #4]
 8011530:	683a      	ldr	r2, [r7, #0]
 8011532:	b2d2      	uxtb	r2, r2
 8011534:	701a      	strb	r2, [r3, #0]
 8011536:	683b      	ldr	r3, [r7, #0]
 8011538:	0a1b      	lsrs	r3, r3, #8
 801153a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 801153c:	687b      	ldr	r3, [r7, #4]
 801153e:	1c5a      	adds	r2, r3, #1
 8011540:	607a      	str	r2, [r7, #4]
 8011542:	683a      	ldr	r2, [r7, #0]
 8011544:	b2d2      	uxtb	r2, r2
 8011546:	701a      	strb	r2, [r3, #0]
}
 8011548:	bf00      	nop
 801154a:	370c      	adds	r7, #12
 801154c:	46bd      	mov	sp, r7
 801154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011552:	4770      	bx	lr

08011554 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8011554:	b480      	push	{r7}
 8011556:	b087      	sub	sp, #28
 8011558:	af00      	add	r7, sp, #0
 801155a:	60f8      	str	r0, [r7, #12]
 801155c:	60b9      	str	r1, [r7, #8]
 801155e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8011560:	68fb      	ldr	r3, [r7, #12]
 8011562:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8011564:	68bb      	ldr	r3, [r7, #8]
 8011566:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8011568:	687b      	ldr	r3, [r7, #4]
 801156a:	2b00      	cmp	r3, #0
 801156c:	d00d      	beq.n	801158a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 801156e:	693a      	ldr	r2, [r7, #16]
 8011570:	1c53      	adds	r3, r2, #1
 8011572:	613b      	str	r3, [r7, #16]
 8011574:	697b      	ldr	r3, [r7, #20]
 8011576:	1c59      	adds	r1, r3, #1
 8011578:	6179      	str	r1, [r7, #20]
 801157a:	7812      	ldrb	r2, [r2, #0]
 801157c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 801157e:	687b      	ldr	r3, [r7, #4]
 8011580:	3b01      	subs	r3, #1
 8011582:	607b      	str	r3, [r7, #4]
 8011584:	687b      	ldr	r3, [r7, #4]
 8011586:	2b00      	cmp	r3, #0
 8011588:	d1f1      	bne.n	801156e <mem_cpy+0x1a>
	}
}
 801158a:	bf00      	nop
 801158c:	371c      	adds	r7, #28
 801158e:	46bd      	mov	sp, r7
 8011590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011594:	4770      	bx	lr

08011596 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8011596:	b480      	push	{r7}
 8011598:	b087      	sub	sp, #28
 801159a:	af00      	add	r7, sp, #0
 801159c:	60f8      	str	r0, [r7, #12]
 801159e:	60b9      	str	r1, [r7, #8]
 80115a0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80115a2:	68fb      	ldr	r3, [r7, #12]
 80115a4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80115a6:	697b      	ldr	r3, [r7, #20]
 80115a8:	1c5a      	adds	r2, r3, #1
 80115aa:	617a      	str	r2, [r7, #20]
 80115ac:	68ba      	ldr	r2, [r7, #8]
 80115ae:	b2d2      	uxtb	r2, r2
 80115b0:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80115b2:	687b      	ldr	r3, [r7, #4]
 80115b4:	3b01      	subs	r3, #1
 80115b6:	607b      	str	r3, [r7, #4]
 80115b8:	687b      	ldr	r3, [r7, #4]
 80115ba:	2b00      	cmp	r3, #0
 80115bc:	d1f3      	bne.n	80115a6 <mem_set+0x10>
}
 80115be:	bf00      	nop
 80115c0:	371c      	adds	r7, #28
 80115c2:	46bd      	mov	sp, r7
 80115c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115c8:	4770      	bx	lr

080115ca <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80115ca:	b480      	push	{r7}
 80115cc:	b089      	sub	sp, #36	; 0x24
 80115ce:	af00      	add	r7, sp, #0
 80115d0:	60f8      	str	r0, [r7, #12]
 80115d2:	60b9      	str	r1, [r7, #8]
 80115d4:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80115d6:	68fb      	ldr	r3, [r7, #12]
 80115d8:	61fb      	str	r3, [r7, #28]
 80115da:	68bb      	ldr	r3, [r7, #8]
 80115dc:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80115de:	2300      	movs	r3, #0
 80115e0:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80115e2:	69fb      	ldr	r3, [r7, #28]
 80115e4:	1c5a      	adds	r2, r3, #1
 80115e6:	61fa      	str	r2, [r7, #28]
 80115e8:	781b      	ldrb	r3, [r3, #0]
 80115ea:	4619      	mov	r1, r3
 80115ec:	69bb      	ldr	r3, [r7, #24]
 80115ee:	1c5a      	adds	r2, r3, #1
 80115f0:	61ba      	str	r2, [r7, #24]
 80115f2:	781b      	ldrb	r3, [r3, #0]
 80115f4:	1acb      	subs	r3, r1, r3
 80115f6:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80115f8:	687b      	ldr	r3, [r7, #4]
 80115fa:	3b01      	subs	r3, #1
 80115fc:	607b      	str	r3, [r7, #4]
 80115fe:	687b      	ldr	r3, [r7, #4]
 8011600:	2b00      	cmp	r3, #0
 8011602:	d002      	beq.n	801160a <mem_cmp+0x40>
 8011604:	697b      	ldr	r3, [r7, #20]
 8011606:	2b00      	cmp	r3, #0
 8011608:	d0eb      	beq.n	80115e2 <mem_cmp+0x18>

	return r;
 801160a:	697b      	ldr	r3, [r7, #20]
}
 801160c:	4618      	mov	r0, r3
 801160e:	3724      	adds	r7, #36	; 0x24
 8011610:	46bd      	mov	sp, r7
 8011612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011616:	4770      	bx	lr

08011618 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8011618:	b480      	push	{r7}
 801161a:	b083      	sub	sp, #12
 801161c:	af00      	add	r7, sp, #0
 801161e:	6078      	str	r0, [r7, #4]
 8011620:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8011622:	e002      	b.n	801162a <chk_chr+0x12>
 8011624:	687b      	ldr	r3, [r7, #4]
 8011626:	3301      	adds	r3, #1
 8011628:	607b      	str	r3, [r7, #4]
 801162a:	687b      	ldr	r3, [r7, #4]
 801162c:	781b      	ldrb	r3, [r3, #0]
 801162e:	2b00      	cmp	r3, #0
 8011630:	d005      	beq.n	801163e <chk_chr+0x26>
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	781b      	ldrb	r3, [r3, #0]
 8011636:	461a      	mov	r2, r3
 8011638:	683b      	ldr	r3, [r7, #0]
 801163a:	4293      	cmp	r3, r2
 801163c:	d1f2      	bne.n	8011624 <chk_chr+0xc>
	return *str;
 801163e:	687b      	ldr	r3, [r7, #4]
 8011640:	781b      	ldrb	r3, [r3, #0]
}
 8011642:	4618      	mov	r0, r3
 8011644:	370c      	adds	r7, #12
 8011646:	46bd      	mov	sp, r7
 8011648:	f85d 7b04 	ldr.w	r7, [sp], #4
 801164c:	4770      	bx	lr
	...

08011650 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8011650:	b480      	push	{r7}
 8011652:	b085      	sub	sp, #20
 8011654:	af00      	add	r7, sp, #0
 8011656:	6078      	str	r0, [r7, #4]
 8011658:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 801165a:	2300      	movs	r3, #0
 801165c:	60bb      	str	r3, [r7, #8]
 801165e:	68bb      	ldr	r3, [r7, #8]
 8011660:	60fb      	str	r3, [r7, #12]
 8011662:	e029      	b.n	80116b8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8011664:	4a27      	ldr	r2, [pc, #156]	; (8011704 <chk_lock+0xb4>)
 8011666:	68fb      	ldr	r3, [r7, #12]
 8011668:	011b      	lsls	r3, r3, #4
 801166a:	4413      	add	r3, r2
 801166c:	681b      	ldr	r3, [r3, #0]
 801166e:	2b00      	cmp	r3, #0
 8011670:	d01d      	beq.n	80116ae <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8011672:	4a24      	ldr	r2, [pc, #144]	; (8011704 <chk_lock+0xb4>)
 8011674:	68fb      	ldr	r3, [r7, #12]
 8011676:	011b      	lsls	r3, r3, #4
 8011678:	4413      	add	r3, r2
 801167a:	681a      	ldr	r2, [r3, #0]
 801167c:	687b      	ldr	r3, [r7, #4]
 801167e:	681b      	ldr	r3, [r3, #0]
 8011680:	429a      	cmp	r2, r3
 8011682:	d116      	bne.n	80116b2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8011684:	4a1f      	ldr	r2, [pc, #124]	; (8011704 <chk_lock+0xb4>)
 8011686:	68fb      	ldr	r3, [r7, #12]
 8011688:	011b      	lsls	r3, r3, #4
 801168a:	4413      	add	r3, r2
 801168c:	3304      	adds	r3, #4
 801168e:	681a      	ldr	r2, [r3, #0]
 8011690:	687b      	ldr	r3, [r7, #4]
 8011692:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8011694:	429a      	cmp	r2, r3
 8011696:	d10c      	bne.n	80116b2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8011698:	4a1a      	ldr	r2, [pc, #104]	; (8011704 <chk_lock+0xb4>)
 801169a:	68fb      	ldr	r3, [r7, #12]
 801169c:	011b      	lsls	r3, r3, #4
 801169e:	4413      	add	r3, r2
 80116a0:	3308      	adds	r3, #8
 80116a2:	681a      	ldr	r2, [r3, #0]
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80116a8:	429a      	cmp	r2, r3
 80116aa:	d102      	bne.n	80116b2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80116ac:	e007      	b.n	80116be <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80116ae:	2301      	movs	r3, #1
 80116b0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80116b2:	68fb      	ldr	r3, [r7, #12]
 80116b4:	3301      	adds	r3, #1
 80116b6:	60fb      	str	r3, [r7, #12]
 80116b8:	68fb      	ldr	r3, [r7, #12]
 80116ba:	2b01      	cmp	r3, #1
 80116bc:	d9d2      	bls.n	8011664 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80116be:	68fb      	ldr	r3, [r7, #12]
 80116c0:	2b02      	cmp	r3, #2
 80116c2:	d109      	bne.n	80116d8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80116c4:	68bb      	ldr	r3, [r7, #8]
 80116c6:	2b00      	cmp	r3, #0
 80116c8:	d102      	bne.n	80116d0 <chk_lock+0x80>
 80116ca:	683b      	ldr	r3, [r7, #0]
 80116cc:	2b02      	cmp	r3, #2
 80116ce:	d101      	bne.n	80116d4 <chk_lock+0x84>
 80116d0:	2300      	movs	r3, #0
 80116d2:	e010      	b.n	80116f6 <chk_lock+0xa6>
 80116d4:	2312      	movs	r3, #18
 80116d6:	e00e      	b.n	80116f6 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80116d8:	683b      	ldr	r3, [r7, #0]
 80116da:	2b00      	cmp	r3, #0
 80116dc:	d108      	bne.n	80116f0 <chk_lock+0xa0>
 80116de:	4a09      	ldr	r2, [pc, #36]	; (8011704 <chk_lock+0xb4>)
 80116e0:	68fb      	ldr	r3, [r7, #12]
 80116e2:	011b      	lsls	r3, r3, #4
 80116e4:	4413      	add	r3, r2
 80116e6:	330c      	adds	r3, #12
 80116e8:	881b      	ldrh	r3, [r3, #0]
 80116ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80116ee:	d101      	bne.n	80116f4 <chk_lock+0xa4>
 80116f0:	2310      	movs	r3, #16
 80116f2:	e000      	b.n	80116f6 <chk_lock+0xa6>
 80116f4:	2300      	movs	r3, #0
}
 80116f6:	4618      	mov	r0, r3
 80116f8:	3714      	adds	r7, #20
 80116fa:	46bd      	mov	sp, r7
 80116fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011700:	4770      	bx	lr
 8011702:	bf00      	nop
 8011704:	200481a4 	.word	0x200481a4

08011708 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8011708:	b480      	push	{r7}
 801170a:	b083      	sub	sp, #12
 801170c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 801170e:	2300      	movs	r3, #0
 8011710:	607b      	str	r3, [r7, #4]
 8011712:	e002      	b.n	801171a <enq_lock+0x12>
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	3301      	adds	r3, #1
 8011718:	607b      	str	r3, [r7, #4]
 801171a:	687b      	ldr	r3, [r7, #4]
 801171c:	2b01      	cmp	r3, #1
 801171e:	d806      	bhi.n	801172e <enq_lock+0x26>
 8011720:	4a09      	ldr	r2, [pc, #36]	; (8011748 <enq_lock+0x40>)
 8011722:	687b      	ldr	r3, [r7, #4]
 8011724:	011b      	lsls	r3, r3, #4
 8011726:	4413      	add	r3, r2
 8011728:	681b      	ldr	r3, [r3, #0]
 801172a:	2b00      	cmp	r3, #0
 801172c:	d1f2      	bne.n	8011714 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 801172e:	687b      	ldr	r3, [r7, #4]
 8011730:	2b02      	cmp	r3, #2
 8011732:	bf14      	ite	ne
 8011734:	2301      	movne	r3, #1
 8011736:	2300      	moveq	r3, #0
 8011738:	b2db      	uxtb	r3, r3
}
 801173a:	4618      	mov	r0, r3
 801173c:	370c      	adds	r7, #12
 801173e:	46bd      	mov	sp, r7
 8011740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011744:	4770      	bx	lr
 8011746:	bf00      	nop
 8011748:	200481a4 	.word	0x200481a4

0801174c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 801174c:	b480      	push	{r7}
 801174e:	b085      	sub	sp, #20
 8011750:	af00      	add	r7, sp, #0
 8011752:	6078      	str	r0, [r7, #4]
 8011754:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8011756:	2300      	movs	r3, #0
 8011758:	60fb      	str	r3, [r7, #12]
 801175a:	e01f      	b.n	801179c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 801175c:	4a41      	ldr	r2, [pc, #260]	; (8011864 <inc_lock+0x118>)
 801175e:	68fb      	ldr	r3, [r7, #12]
 8011760:	011b      	lsls	r3, r3, #4
 8011762:	4413      	add	r3, r2
 8011764:	681a      	ldr	r2, [r3, #0]
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	681b      	ldr	r3, [r3, #0]
 801176a:	429a      	cmp	r2, r3
 801176c:	d113      	bne.n	8011796 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 801176e:	4a3d      	ldr	r2, [pc, #244]	; (8011864 <inc_lock+0x118>)
 8011770:	68fb      	ldr	r3, [r7, #12]
 8011772:	011b      	lsls	r3, r3, #4
 8011774:	4413      	add	r3, r2
 8011776:	3304      	adds	r3, #4
 8011778:	681a      	ldr	r2, [r3, #0]
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 801177e:	429a      	cmp	r2, r3
 8011780:	d109      	bne.n	8011796 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8011782:	4a38      	ldr	r2, [pc, #224]	; (8011864 <inc_lock+0x118>)
 8011784:	68fb      	ldr	r3, [r7, #12]
 8011786:	011b      	lsls	r3, r3, #4
 8011788:	4413      	add	r3, r2
 801178a:	3308      	adds	r3, #8
 801178c:	681a      	ldr	r2, [r3, #0]
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8011792:	429a      	cmp	r2, r3
 8011794:	d006      	beq.n	80117a4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8011796:	68fb      	ldr	r3, [r7, #12]
 8011798:	3301      	adds	r3, #1
 801179a:	60fb      	str	r3, [r7, #12]
 801179c:	68fb      	ldr	r3, [r7, #12]
 801179e:	2b01      	cmp	r3, #1
 80117a0:	d9dc      	bls.n	801175c <inc_lock+0x10>
 80117a2:	e000      	b.n	80117a6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80117a4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80117a6:	68fb      	ldr	r3, [r7, #12]
 80117a8:	2b02      	cmp	r3, #2
 80117aa:	d132      	bne.n	8011812 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80117ac:	2300      	movs	r3, #0
 80117ae:	60fb      	str	r3, [r7, #12]
 80117b0:	e002      	b.n	80117b8 <inc_lock+0x6c>
 80117b2:	68fb      	ldr	r3, [r7, #12]
 80117b4:	3301      	adds	r3, #1
 80117b6:	60fb      	str	r3, [r7, #12]
 80117b8:	68fb      	ldr	r3, [r7, #12]
 80117ba:	2b01      	cmp	r3, #1
 80117bc:	d806      	bhi.n	80117cc <inc_lock+0x80>
 80117be:	4a29      	ldr	r2, [pc, #164]	; (8011864 <inc_lock+0x118>)
 80117c0:	68fb      	ldr	r3, [r7, #12]
 80117c2:	011b      	lsls	r3, r3, #4
 80117c4:	4413      	add	r3, r2
 80117c6:	681b      	ldr	r3, [r3, #0]
 80117c8:	2b00      	cmp	r3, #0
 80117ca:	d1f2      	bne.n	80117b2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80117cc:	68fb      	ldr	r3, [r7, #12]
 80117ce:	2b02      	cmp	r3, #2
 80117d0:	d101      	bne.n	80117d6 <inc_lock+0x8a>
 80117d2:	2300      	movs	r3, #0
 80117d4:	e040      	b.n	8011858 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80117d6:	687b      	ldr	r3, [r7, #4]
 80117d8:	681a      	ldr	r2, [r3, #0]
 80117da:	4922      	ldr	r1, [pc, #136]	; (8011864 <inc_lock+0x118>)
 80117dc:	68fb      	ldr	r3, [r7, #12]
 80117de:	011b      	lsls	r3, r3, #4
 80117e0:	440b      	add	r3, r1
 80117e2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80117e4:	687b      	ldr	r3, [r7, #4]
 80117e6:	689a      	ldr	r2, [r3, #8]
 80117e8:	491e      	ldr	r1, [pc, #120]	; (8011864 <inc_lock+0x118>)
 80117ea:	68fb      	ldr	r3, [r7, #12]
 80117ec:	011b      	lsls	r3, r3, #4
 80117ee:	440b      	add	r3, r1
 80117f0:	3304      	adds	r3, #4
 80117f2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	695a      	ldr	r2, [r3, #20]
 80117f8:	491a      	ldr	r1, [pc, #104]	; (8011864 <inc_lock+0x118>)
 80117fa:	68fb      	ldr	r3, [r7, #12]
 80117fc:	011b      	lsls	r3, r3, #4
 80117fe:	440b      	add	r3, r1
 8011800:	3308      	adds	r3, #8
 8011802:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8011804:	4a17      	ldr	r2, [pc, #92]	; (8011864 <inc_lock+0x118>)
 8011806:	68fb      	ldr	r3, [r7, #12]
 8011808:	011b      	lsls	r3, r3, #4
 801180a:	4413      	add	r3, r2
 801180c:	330c      	adds	r3, #12
 801180e:	2200      	movs	r2, #0
 8011810:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8011812:	683b      	ldr	r3, [r7, #0]
 8011814:	2b00      	cmp	r3, #0
 8011816:	d009      	beq.n	801182c <inc_lock+0xe0>
 8011818:	4a12      	ldr	r2, [pc, #72]	; (8011864 <inc_lock+0x118>)
 801181a:	68fb      	ldr	r3, [r7, #12]
 801181c:	011b      	lsls	r3, r3, #4
 801181e:	4413      	add	r3, r2
 8011820:	330c      	adds	r3, #12
 8011822:	881b      	ldrh	r3, [r3, #0]
 8011824:	2b00      	cmp	r3, #0
 8011826:	d001      	beq.n	801182c <inc_lock+0xe0>
 8011828:	2300      	movs	r3, #0
 801182a:	e015      	b.n	8011858 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 801182c:	683b      	ldr	r3, [r7, #0]
 801182e:	2b00      	cmp	r3, #0
 8011830:	d108      	bne.n	8011844 <inc_lock+0xf8>
 8011832:	4a0c      	ldr	r2, [pc, #48]	; (8011864 <inc_lock+0x118>)
 8011834:	68fb      	ldr	r3, [r7, #12]
 8011836:	011b      	lsls	r3, r3, #4
 8011838:	4413      	add	r3, r2
 801183a:	330c      	adds	r3, #12
 801183c:	881b      	ldrh	r3, [r3, #0]
 801183e:	3301      	adds	r3, #1
 8011840:	b29a      	uxth	r2, r3
 8011842:	e001      	b.n	8011848 <inc_lock+0xfc>
 8011844:	f44f 7280 	mov.w	r2, #256	; 0x100
 8011848:	4906      	ldr	r1, [pc, #24]	; (8011864 <inc_lock+0x118>)
 801184a:	68fb      	ldr	r3, [r7, #12]
 801184c:	011b      	lsls	r3, r3, #4
 801184e:	440b      	add	r3, r1
 8011850:	330c      	adds	r3, #12
 8011852:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8011854:	68fb      	ldr	r3, [r7, #12]
 8011856:	3301      	adds	r3, #1
}
 8011858:	4618      	mov	r0, r3
 801185a:	3714      	adds	r7, #20
 801185c:	46bd      	mov	sp, r7
 801185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011862:	4770      	bx	lr
 8011864:	200481a4 	.word	0x200481a4

08011868 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8011868:	b480      	push	{r7}
 801186a:	b085      	sub	sp, #20
 801186c:	af00      	add	r7, sp, #0
 801186e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8011870:	687b      	ldr	r3, [r7, #4]
 8011872:	3b01      	subs	r3, #1
 8011874:	607b      	str	r3, [r7, #4]
 8011876:	687b      	ldr	r3, [r7, #4]
 8011878:	2b01      	cmp	r3, #1
 801187a:	d825      	bhi.n	80118c8 <dec_lock+0x60>
		n = Files[i].ctr;
 801187c:	4a17      	ldr	r2, [pc, #92]	; (80118dc <dec_lock+0x74>)
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	011b      	lsls	r3, r3, #4
 8011882:	4413      	add	r3, r2
 8011884:	330c      	adds	r3, #12
 8011886:	881b      	ldrh	r3, [r3, #0]
 8011888:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 801188a:	89fb      	ldrh	r3, [r7, #14]
 801188c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011890:	d101      	bne.n	8011896 <dec_lock+0x2e>
 8011892:	2300      	movs	r3, #0
 8011894:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8011896:	89fb      	ldrh	r3, [r7, #14]
 8011898:	2b00      	cmp	r3, #0
 801189a:	d002      	beq.n	80118a2 <dec_lock+0x3a>
 801189c:	89fb      	ldrh	r3, [r7, #14]
 801189e:	3b01      	subs	r3, #1
 80118a0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80118a2:	4a0e      	ldr	r2, [pc, #56]	; (80118dc <dec_lock+0x74>)
 80118a4:	687b      	ldr	r3, [r7, #4]
 80118a6:	011b      	lsls	r3, r3, #4
 80118a8:	4413      	add	r3, r2
 80118aa:	330c      	adds	r3, #12
 80118ac:	89fa      	ldrh	r2, [r7, #14]
 80118ae:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80118b0:	89fb      	ldrh	r3, [r7, #14]
 80118b2:	2b00      	cmp	r3, #0
 80118b4:	d105      	bne.n	80118c2 <dec_lock+0x5a>
 80118b6:	4a09      	ldr	r2, [pc, #36]	; (80118dc <dec_lock+0x74>)
 80118b8:	687b      	ldr	r3, [r7, #4]
 80118ba:	011b      	lsls	r3, r3, #4
 80118bc:	4413      	add	r3, r2
 80118be:	2200      	movs	r2, #0
 80118c0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80118c2:	2300      	movs	r3, #0
 80118c4:	737b      	strb	r3, [r7, #13]
 80118c6:	e001      	b.n	80118cc <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80118c8:	2302      	movs	r3, #2
 80118ca:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80118cc:	7b7b      	ldrb	r3, [r7, #13]
}
 80118ce:	4618      	mov	r0, r3
 80118d0:	3714      	adds	r7, #20
 80118d2:	46bd      	mov	sp, r7
 80118d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118d8:	4770      	bx	lr
 80118da:	bf00      	nop
 80118dc:	200481a4 	.word	0x200481a4

080118e0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80118e0:	b480      	push	{r7}
 80118e2:	b085      	sub	sp, #20
 80118e4:	af00      	add	r7, sp, #0
 80118e6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80118e8:	2300      	movs	r3, #0
 80118ea:	60fb      	str	r3, [r7, #12]
 80118ec:	e010      	b.n	8011910 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80118ee:	4a0d      	ldr	r2, [pc, #52]	; (8011924 <clear_lock+0x44>)
 80118f0:	68fb      	ldr	r3, [r7, #12]
 80118f2:	011b      	lsls	r3, r3, #4
 80118f4:	4413      	add	r3, r2
 80118f6:	681b      	ldr	r3, [r3, #0]
 80118f8:	687a      	ldr	r2, [r7, #4]
 80118fa:	429a      	cmp	r2, r3
 80118fc:	d105      	bne.n	801190a <clear_lock+0x2a>
 80118fe:	4a09      	ldr	r2, [pc, #36]	; (8011924 <clear_lock+0x44>)
 8011900:	68fb      	ldr	r3, [r7, #12]
 8011902:	011b      	lsls	r3, r3, #4
 8011904:	4413      	add	r3, r2
 8011906:	2200      	movs	r2, #0
 8011908:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 801190a:	68fb      	ldr	r3, [r7, #12]
 801190c:	3301      	adds	r3, #1
 801190e:	60fb      	str	r3, [r7, #12]
 8011910:	68fb      	ldr	r3, [r7, #12]
 8011912:	2b01      	cmp	r3, #1
 8011914:	d9eb      	bls.n	80118ee <clear_lock+0xe>
	}
}
 8011916:	bf00      	nop
 8011918:	3714      	adds	r7, #20
 801191a:	46bd      	mov	sp, r7
 801191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011920:	4770      	bx	lr
 8011922:	bf00      	nop
 8011924:	200481a4 	.word	0x200481a4

08011928 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8011928:	b580      	push	{r7, lr}
 801192a:	b086      	sub	sp, #24
 801192c:	af00      	add	r7, sp, #0
 801192e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8011930:	2300      	movs	r3, #0
 8011932:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	78db      	ldrb	r3, [r3, #3]
 8011938:	2b00      	cmp	r3, #0
 801193a:	d034      	beq.n	80119a6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 801193c:	687b      	ldr	r3, [r7, #4]
 801193e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011940:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8011942:	687b      	ldr	r3, [r7, #4]
 8011944:	7858      	ldrb	r0, [r3, #1]
 8011946:	687b      	ldr	r3, [r7, #4]
 8011948:	f103 0138 	add.w	r1, r3, #56	; 0x38
 801194c:	2301      	movs	r3, #1
 801194e:	697a      	ldr	r2, [r7, #20]
 8011950:	f7ff fd40 	bl	80113d4 <disk_write>
 8011954:	4603      	mov	r3, r0
 8011956:	2b00      	cmp	r3, #0
 8011958:	d002      	beq.n	8011960 <sync_window+0x38>
			res = FR_DISK_ERR;
 801195a:	2301      	movs	r3, #1
 801195c:	73fb      	strb	r3, [r7, #15]
 801195e:	e022      	b.n	80119a6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	2200      	movs	r2, #0
 8011964:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8011966:	687b      	ldr	r3, [r7, #4]
 8011968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801196a:	697a      	ldr	r2, [r7, #20]
 801196c:	1ad2      	subs	r2, r2, r3
 801196e:	687b      	ldr	r3, [r7, #4]
 8011970:	6a1b      	ldr	r3, [r3, #32]
 8011972:	429a      	cmp	r2, r3
 8011974:	d217      	bcs.n	80119a6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8011976:	687b      	ldr	r3, [r7, #4]
 8011978:	789b      	ldrb	r3, [r3, #2]
 801197a:	613b      	str	r3, [r7, #16]
 801197c:	e010      	b.n	80119a0 <sync_window+0x78>
					wsect += fs->fsize;
 801197e:	687b      	ldr	r3, [r7, #4]
 8011980:	6a1b      	ldr	r3, [r3, #32]
 8011982:	697a      	ldr	r2, [r7, #20]
 8011984:	4413      	add	r3, r2
 8011986:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8011988:	687b      	ldr	r3, [r7, #4]
 801198a:	7858      	ldrb	r0, [r3, #1]
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011992:	2301      	movs	r3, #1
 8011994:	697a      	ldr	r2, [r7, #20]
 8011996:	f7ff fd1d 	bl	80113d4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801199a:	693b      	ldr	r3, [r7, #16]
 801199c:	3b01      	subs	r3, #1
 801199e:	613b      	str	r3, [r7, #16]
 80119a0:	693b      	ldr	r3, [r7, #16]
 80119a2:	2b01      	cmp	r3, #1
 80119a4:	d8eb      	bhi.n	801197e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80119a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80119a8:	4618      	mov	r0, r3
 80119aa:	3718      	adds	r7, #24
 80119ac:	46bd      	mov	sp, r7
 80119ae:	bd80      	pop	{r7, pc}

080119b0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80119b0:	b580      	push	{r7, lr}
 80119b2:	b084      	sub	sp, #16
 80119b4:	af00      	add	r7, sp, #0
 80119b6:	6078      	str	r0, [r7, #4]
 80119b8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80119ba:	2300      	movs	r3, #0
 80119bc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80119be:	687b      	ldr	r3, [r7, #4]
 80119c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80119c2:	683a      	ldr	r2, [r7, #0]
 80119c4:	429a      	cmp	r2, r3
 80119c6:	d01b      	beq.n	8011a00 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80119c8:	6878      	ldr	r0, [r7, #4]
 80119ca:	f7ff ffad 	bl	8011928 <sync_window>
 80119ce:	4603      	mov	r3, r0
 80119d0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80119d2:	7bfb      	ldrb	r3, [r7, #15]
 80119d4:	2b00      	cmp	r3, #0
 80119d6:	d113      	bne.n	8011a00 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80119d8:	687b      	ldr	r3, [r7, #4]
 80119da:	7858      	ldrb	r0, [r3, #1]
 80119dc:	687b      	ldr	r3, [r7, #4]
 80119de:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80119e2:	2301      	movs	r3, #1
 80119e4:	683a      	ldr	r2, [r7, #0]
 80119e6:	f7ff fcd5 	bl	8011394 <disk_read>
 80119ea:	4603      	mov	r3, r0
 80119ec:	2b00      	cmp	r3, #0
 80119ee:	d004      	beq.n	80119fa <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80119f0:	f04f 33ff 	mov.w	r3, #4294967295
 80119f4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80119f6:	2301      	movs	r3, #1
 80119f8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80119fa:	687b      	ldr	r3, [r7, #4]
 80119fc:	683a      	ldr	r2, [r7, #0]
 80119fe:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8011a00:	7bfb      	ldrb	r3, [r7, #15]
}
 8011a02:	4618      	mov	r0, r3
 8011a04:	3710      	adds	r7, #16
 8011a06:	46bd      	mov	sp, r7
 8011a08:	bd80      	pop	{r7, pc}
	...

08011a0c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8011a0c:	b580      	push	{r7, lr}
 8011a0e:	b084      	sub	sp, #16
 8011a10:	af00      	add	r7, sp, #0
 8011a12:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8011a14:	6878      	ldr	r0, [r7, #4]
 8011a16:	f7ff ff87 	bl	8011928 <sync_window>
 8011a1a:	4603      	mov	r3, r0
 8011a1c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8011a1e:	7bfb      	ldrb	r3, [r7, #15]
 8011a20:	2b00      	cmp	r3, #0
 8011a22:	d159      	bne.n	8011ad8 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8011a24:	687b      	ldr	r3, [r7, #4]
 8011a26:	781b      	ldrb	r3, [r3, #0]
 8011a28:	2b03      	cmp	r3, #3
 8011a2a:	d149      	bne.n	8011ac0 <sync_fs+0xb4>
 8011a2c:	687b      	ldr	r3, [r7, #4]
 8011a2e:	791b      	ldrb	r3, [r3, #4]
 8011a30:	2b01      	cmp	r3, #1
 8011a32:	d145      	bne.n	8011ac0 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	899b      	ldrh	r3, [r3, #12]
 8011a3e:	461a      	mov	r2, r3
 8011a40:	2100      	movs	r1, #0
 8011a42:	f7ff fda8 	bl	8011596 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	3338      	adds	r3, #56	; 0x38
 8011a4a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8011a4e:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8011a52:	4618      	mov	r0, r3
 8011a54:	f7ff fd37 	bl	80114c6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8011a58:	687b      	ldr	r3, [r7, #4]
 8011a5a:	3338      	adds	r3, #56	; 0x38
 8011a5c:	4921      	ldr	r1, [pc, #132]	; (8011ae4 <sync_fs+0xd8>)
 8011a5e:	4618      	mov	r0, r3
 8011a60:	f7ff fd4c 	bl	80114fc <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8011a64:	687b      	ldr	r3, [r7, #4]
 8011a66:	3338      	adds	r3, #56	; 0x38
 8011a68:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8011a6c:	491e      	ldr	r1, [pc, #120]	; (8011ae8 <sync_fs+0xdc>)
 8011a6e:	4618      	mov	r0, r3
 8011a70:	f7ff fd44 	bl	80114fc <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8011a74:	687b      	ldr	r3, [r7, #4]
 8011a76:	3338      	adds	r3, #56	; 0x38
 8011a78:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8011a7c:	687b      	ldr	r3, [r7, #4]
 8011a7e:	695b      	ldr	r3, [r3, #20]
 8011a80:	4619      	mov	r1, r3
 8011a82:	4610      	mov	r0, r2
 8011a84:	f7ff fd3a 	bl	80114fc <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8011a88:	687b      	ldr	r3, [r7, #4]
 8011a8a:	3338      	adds	r3, #56	; 0x38
 8011a8c:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8011a90:	687b      	ldr	r3, [r7, #4]
 8011a92:	691b      	ldr	r3, [r3, #16]
 8011a94:	4619      	mov	r1, r3
 8011a96:	4610      	mov	r0, r2
 8011a98:	f7ff fd30 	bl	80114fc <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8011a9c:	687b      	ldr	r3, [r7, #4]
 8011a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011aa0:	1c5a      	adds	r2, r3, #1
 8011aa2:	687b      	ldr	r3, [r7, #4]
 8011aa4:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8011aa6:	687b      	ldr	r3, [r7, #4]
 8011aa8:	7858      	ldrb	r0, [r3, #1]
 8011aaa:	687b      	ldr	r3, [r7, #4]
 8011aac:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011ab0:	687b      	ldr	r3, [r7, #4]
 8011ab2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8011ab4:	2301      	movs	r3, #1
 8011ab6:	f7ff fc8d 	bl	80113d4 <disk_write>
			fs->fsi_flag = 0;
 8011aba:	687b      	ldr	r3, [r7, #4]
 8011abc:	2200      	movs	r2, #0
 8011abe:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8011ac0:	687b      	ldr	r3, [r7, #4]
 8011ac2:	785b      	ldrb	r3, [r3, #1]
 8011ac4:	2200      	movs	r2, #0
 8011ac6:	2100      	movs	r1, #0
 8011ac8:	4618      	mov	r0, r3
 8011aca:	f7ff fca3 	bl	8011414 <disk_ioctl>
 8011ace:	4603      	mov	r3, r0
 8011ad0:	2b00      	cmp	r3, #0
 8011ad2:	d001      	beq.n	8011ad8 <sync_fs+0xcc>
 8011ad4:	2301      	movs	r3, #1
 8011ad6:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8011ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8011ada:	4618      	mov	r0, r3
 8011adc:	3710      	adds	r7, #16
 8011ade:	46bd      	mov	sp, r7
 8011ae0:	bd80      	pop	{r7, pc}
 8011ae2:	bf00      	nop
 8011ae4:	41615252 	.word	0x41615252
 8011ae8:	61417272 	.word	0x61417272

08011aec <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8011aec:	b480      	push	{r7}
 8011aee:	b083      	sub	sp, #12
 8011af0:	af00      	add	r7, sp, #0
 8011af2:	6078      	str	r0, [r7, #4]
 8011af4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8011af6:	683b      	ldr	r3, [r7, #0]
 8011af8:	3b02      	subs	r3, #2
 8011afa:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8011afc:	687b      	ldr	r3, [r7, #4]
 8011afe:	69db      	ldr	r3, [r3, #28]
 8011b00:	3b02      	subs	r3, #2
 8011b02:	683a      	ldr	r2, [r7, #0]
 8011b04:	429a      	cmp	r2, r3
 8011b06:	d301      	bcc.n	8011b0c <clust2sect+0x20>
 8011b08:	2300      	movs	r3, #0
 8011b0a:	e008      	b.n	8011b1e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8011b0c:	687b      	ldr	r3, [r7, #4]
 8011b0e:	895b      	ldrh	r3, [r3, #10]
 8011b10:	461a      	mov	r2, r3
 8011b12:	683b      	ldr	r3, [r7, #0]
 8011b14:	fb03 f202 	mul.w	r2, r3, r2
 8011b18:	687b      	ldr	r3, [r7, #4]
 8011b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011b1c:	4413      	add	r3, r2
}
 8011b1e:	4618      	mov	r0, r3
 8011b20:	370c      	adds	r7, #12
 8011b22:	46bd      	mov	sp, r7
 8011b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b28:	4770      	bx	lr

08011b2a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8011b2a:	b580      	push	{r7, lr}
 8011b2c:	b086      	sub	sp, #24
 8011b2e:	af00      	add	r7, sp, #0
 8011b30:	6078      	str	r0, [r7, #4]
 8011b32:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8011b34:	687b      	ldr	r3, [r7, #4]
 8011b36:	681b      	ldr	r3, [r3, #0]
 8011b38:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8011b3a:	683b      	ldr	r3, [r7, #0]
 8011b3c:	2b01      	cmp	r3, #1
 8011b3e:	d904      	bls.n	8011b4a <get_fat+0x20>
 8011b40:	693b      	ldr	r3, [r7, #16]
 8011b42:	69db      	ldr	r3, [r3, #28]
 8011b44:	683a      	ldr	r2, [r7, #0]
 8011b46:	429a      	cmp	r2, r3
 8011b48:	d302      	bcc.n	8011b50 <get_fat+0x26>
		val = 1;	/* Internal error */
 8011b4a:	2301      	movs	r3, #1
 8011b4c:	617b      	str	r3, [r7, #20]
 8011b4e:	e0b7      	b.n	8011cc0 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8011b50:	f04f 33ff 	mov.w	r3, #4294967295
 8011b54:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8011b56:	693b      	ldr	r3, [r7, #16]
 8011b58:	781b      	ldrb	r3, [r3, #0]
 8011b5a:	2b02      	cmp	r3, #2
 8011b5c:	d05a      	beq.n	8011c14 <get_fat+0xea>
 8011b5e:	2b03      	cmp	r3, #3
 8011b60:	d07d      	beq.n	8011c5e <get_fat+0x134>
 8011b62:	2b01      	cmp	r3, #1
 8011b64:	f040 80a2 	bne.w	8011cac <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8011b68:	683b      	ldr	r3, [r7, #0]
 8011b6a:	60fb      	str	r3, [r7, #12]
 8011b6c:	68fb      	ldr	r3, [r7, #12]
 8011b6e:	085b      	lsrs	r3, r3, #1
 8011b70:	68fa      	ldr	r2, [r7, #12]
 8011b72:	4413      	add	r3, r2
 8011b74:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011b76:	693b      	ldr	r3, [r7, #16]
 8011b78:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011b7a:	693b      	ldr	r3, [r7, #16]
 8011b7c:	899b      	ldrh	r3, [r3, #12]
 8011b7e:	4619      	mov	r1, r3
 8011b80:	68fb      	ldr	r3, [r7, #12]
 8011b82:	fbb3 f3f1 	udiv	r3, r3, r1
 8011b86:	4413      	add	r3, r2
 8011b88:	4619      	mov	r1, r3
 8011b8a:	6938      	ldr	r0, [r7, #16]
 8011b8c:	f7ff ff10 	bl	80119b0 <move_window>
 8011b90:	4603      	mov	r3, r0
 8011b92:	2b00      	cmp	r3, #0
 8011b94:	f040 808d 	bne.w	8011cb2 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 8011b98:	68fb      	ldr	r3, [r7, #12]
 8011b9a:	1c5a      	adds	r2, r3, #1
 8011b9c:	60fa      	str	r2, [r7, #12]
 8011b9e:	693a      	ldr	r2, [r7, #16]
 8011ba0:	8992      	ldrh	r2, [r2, #12]
 8011ba2:	fbb3 f1f2 	udiv	r1, r3, r2
 8011ba6:	fb02 f201 	mul.w	r2, r2, r1
 8011baa:	1a9b      	subs	r3, r3, r2
 8011bac:	693a      	ldr	r2, [r7, #16]
 8011bae:	4413      	add	r3, r2
 8011bb0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8011bb4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011bb6:	693b      	ldr	r3, [r7, #16]
 8011bb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011bba:	693b      	ldr	r3, [r7, #16]
 8011bbc:	899b      	ldrh	r3, [r3, #12]
 8011bbe:	4619      	mov	r1, r3
 8011bc0:	68fb      	ldr	r3, [r7, #12]
 8011bc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8011bc6:	4413      	add	r3, r2
 8011bc8:	4619      	mov	r1, r3
 8011bca:	6938      	ldr	r0, [r7, #16]
 8011bcc:	f7ff fef0 	bl	80119b0 <move_window>
 8011bd0:	4603      	mov	r3, r0
 8011bd2:	2b00      	cmp	r3, #0
 8011bd4:	d16f      	bne.n	8011cb6 <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8011bd6:	693b      	ldr	r3, [r7, #16]
 8011bd8:	899b      	ldrh	r3, [r3, #12]
 8011bda:	461a      	mov	r2, r3
 8011bdc:	68fb      	ldr	r3, [r7, #12]
 8011bde:	fbb3 f1f2 	udiv	r1, r3, r2
 8011be2:	fb02 f201 	mul.w	r2, r2, r1
 8011be6:	1a9b      	subs	r3, r3, r2
 8011be8:	693a      	ldr	r2, [r7, #16]
 8011bea:	4413      	add	r3, r2
 8011bec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8011bf0:	021b      	lsls	r3, r3, #8
 8011bf2:	461a      	mov	r2, r3
 8011bf4:	68bb      	ldr	r3, [r7, #8]
 8011bf6:	4313      	orrs	r3, r2
 8011bf8:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8011bfa:	683b      	ldr	r3, [r7, #0]
 8011bfc:	f003 0301 	and.w	r3, r3, #1
 8011c00:	2b00      	cmp	r3, #0
 8011c02:	d002      	beq.n	8011c0a <get_fat+0xe0>
 8011c04:	68bb      	ldr	r3, [r7, #8]
 8011c06:	091b      	lsrs	r3, r3, #4
 8011c08:	e002      	b.n	8011c10 <get_fat+0xe6>
 8011c0a:	68bb      	ldr	r3, [r7, #8]
 8011c0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011c10:	617b      	str	r3, [r7, #20]
			break;
 8011c12:	e055      	b.n	8011cc0 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8011c14:	693b      	ldr	r3, [r7, #16]
 8011c16:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011c18:	693b      	ldr	r3, [r7, #16]
 8011c1a:	899b      	ldrh	r3, [r3, #12]
 8011c1c:	085b      	lsrs	r3, r3, #1
 8011c1e:	b29b      	uxth	r3, r3
 8011c20:	4619      	mov	r1, r3
 8011c22:	683b      	ldr	r3, [r7, #0]
 8011c24:	fbb3 f3f1 	udiv	r3, r3, r1
 8011c28:	4413      	add	r3, r2
 8011c2a:	4619      	mov	r1, r3
 8011c2c:	6938      	ldr	r0, [r7, #16]
 8011c2e:	f7ff febf 	bl	80119b0 <move_window>
 8011c32:	4603      	mov	r3, r0
 8011c34:	2b00      	cmp	r3, #0
 8011c36:	d140      	bne.n	8011cba <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8011c38:	693b      	ldr	r3, [r7, #16]
 8011c3a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011c3e:	683b      	ldr	r3, [r7, #0]
 8011c40:	005b      	lsls	r3, r3, #1
 8011c42:	693a      	ldr	r2, [r7, #16]
 8011c44:	8992      	ldrh	r2, [r2, #12]
 8011c46:	fbb3 f0f2 	udiv	r0, r3, r2
 8011c4a:	fb02 f200 	mul.w	r2, r2, r0
 8011c4e:	1a9b      	subs	r3, r3, r2
 8011c50:	440b      	add	r3, r1
 8011c52:	4618      	mov	r0, r3
 8011c54:	f7ff fbfc 	bl	8011450 <ld_word>
 8011c58:	4603      	mov	r3, r0
 8011c5a:	617b      	str	r3, [r7, #20]
			break;
 8011c5c:	e030      	b.n	8011cc0 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8011c5e:	693b      	ldr	r3, [r7, #16]
 8011c60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011c62:	693b      	ldr	r3, [r7, #16]
 8011c64:	899b      	ldrh	r3, [r3, #12]
 8011c66:	089b      	lsrs	r3, r3, #2
 8011c68:	b29b      	uxth	r3, r3
 8011c6a:	4619      	mov	r1, r3
 8011c6c:	683b      	ldr	r3, [r7, #0]
 8011c6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8011c72:	4413      	add	r3, r2
 8011c74:	4619      	mov	r1, r3
 8011c76:	6938      	ldr	r0, [r7, #16]
 8011c78:	f7ff fe9a 	bl	80119b0 <move_window>
 8011c7c:	4603      	mov	r3, r0
 8011c7e:	2b00      	cmp	r3, #0
 8011c80:	d11d      	bne.n	8011cbe <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8011c82:	693b      	ldr	r3, [r7, #16]
 8011c84:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011c88:	683b      	ldr	r3, [r7, #0]
 8011c8a:	009b      	lsls	r3, r3, #2
 8011c8c:	693a      	ldr	r2, [r7, #16]
 8011c8e:	8992      	ldrh	r2, [r2, #12]
 8011c90:	fbb3 f0f2 	udiv	r0, r3, r2
 8011c94:	fb02 f200 	mul.w	r2, r2, r0
 8011c98:	1a9b      	subs	r3, r3, r2
 8011c9a:	440b      	add	r3, r1
 8011c9c:	4618      	mov	r0, r3
 8011c9e:	f7ff fbef 	bl	8011480 <ld_dword>
 8011ca2:	4603      	mov	r3, r0
 8011ca4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8011ca8:	617b      	str	r3, [r7, #20]
			break;
 8011caa:	e009      	b.n	8011cc0 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8011cac:	2301      	movs	r3, #1
 8011cae:	617b      	str	r3, [r7, #20]
 8011cb0:	e006      	b.n	8011cc0 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011cb2:	bf00      	nop
 8011cb4:	e004      	b.n	8011cc0 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011cb6:	bf00      	nop
 8011cb8:	e002      	b.n	8011cc0 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8011cba:	bf00      	nop
 8011cbc:	e000      	b.n	8011cc0 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8011cbe:	bf00      	nop
		}
	}

	return val;
 8011cc0:	697b      	ldr	r3, [r7, #20]
}
 8011cc2:	4618      	mov	r0, r3
 8011cc4:	3718      	adds	r7, #24
 8011cc6:	46bd      	mov	sp, r7
 8011cc8:	bd80      	pop	{r7, pc}

08011cca <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8011cca:	b590      	push	{r4, r7, lr}
 8011ccc:	b089      	sub	sp, #36	; 0x24
 8011cce:	af00      	add	r7, sp, #0
 8011cd0:	60f8      	str	r0, [r7, #12]
 8011cd2:	60b9      	str	r1, [r7, #8]
 8011cd4:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8011cd6:	2302      	movs	r3, #2
 8011cd8:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8011cda:	68bb      	ldr	r3, [r7, #8]
 8011cdc:	2b01      	cmp	r3, #1
 8011cde:	f240 8106 	bls.w	8011eee <put_fat+0x224>
 8011ce2:	68fb      	ldr	r3, [r7, #12]
 8011ce4:	69db      	ldr	r3, [r3, #28]
 8011ce6:	68ba      	ldr	r2, [r7, #8]
 8011ce8:	429a      	cmp	r2, r3
 8011cea:	f080 8100 	bcs.w	8011eee <put_fat+0x224>
		switch (fs->fs_type) {
 8011cee:	68fb      	ldr	r3, [r7, #12]
 8011cf0:	781b      	ldrb	r3, [r3, #0]
 8011cf2:	2b02      	cmp	r3, #2
 8011cf4:	f000 8088 	beq.w	8011e08 <put_fat+0x13e>
 8011cf8:	2b03      	cmp	r3, #3
 8011cfa:	f000 80b0 	beq.w	8011e5e <put_fat+0x194>
 8011cfe:	2b01      	cmp	r3, #1
 8011d00:	f040 80f5 	bne.w	8011eee <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8011d04:	68bb      	ldr	r3, [r7, #8]
 8011d06:	61bb      	str	r3, [r7, #24]
 8011d08:	69bb      	ldr	r3, [r7, #24]
 8011d0a:	085b      	lsrs	r3, r3, #1
 8011d0c:	69ba      	ldr	r2, [r7, #24]
 8011d0e:	4413      	add	r3, r2
 8011d10:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8011d12:	68fb      	ldr	r3, [r7, #12]
 8011d14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011d16:	68fb      	ldr	r3, [r7, #12]
 8011d18:	899b      	ldrh	r3, [r3, #12]
 8011d1a:	4619      	mov	r1, r3
 8011d1c:	69bb      	ldr	r3, [r7, #24]
 8011d1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8011d22:	4413      	add	r3, r2
 8011d24:	4619      	mov	r1, r3
 8011d26:	68f8      	ldr	r0, [r7, #12]
 8011d28:	f7ff fe42 	bl	80119b0 <move_window>
 8011d2c:	4603      	mov	r3, r0
 8011d2e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011d30:	7ffb      	ldrb	r3, [r7, #31]
 8011d32:	2b00      	cmp	r3, #0
 8011d34:	f040 80d4 	bne.w	8011ee0 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 8011d38:	68fb      	ldr	r3, [r7, #12]
 8011d3a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011d3e:	69bb      	ldr	r3, [r7, #24]
 8011d40:	1c5a      	adds	r2, r3, #1
 8011d42:	61ba      	str	r2, [r7, #24]
 8011d44:	68fa      	ldr	r2, [r7, #12]
 8011d46:	8992      	ldrh	r2, [r2, #12]
 8011d48:	fbb3 f0f2 	udiv	r0, r3, r2
 8011d4c:	fb02 f200 	mul.w	r2, r2, r0
 8011d50:	1a9b      	subs	r3, r3, r2
 8011d52:	440b      	add	r3, r1
 8011d54:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8011d56:	68bb      	ldr	r3, [r7, #8]
 8011d58:	f003 0301 	and.w	r3, r3, #1
 8011d5c:	2b00      	cmp	r3, #0
 8011d5e:	d00d      	beq.n	8011d7c <put_fat+0xb2>
 8011d60:	697b      	ldr	r3, [r7, #20]
 8011d62:	781b      	ldrb	r3, [r3, #0]
 8011d64:	b25b      	sxtb	r3, r3
 8011d66:	f003 030f 	and.w	r3, r3, #15
 8011d6a:	b25a      	sxtb	r2, r3
 8011d6c:	687b      	ldr	r3, [r7, #4]
 8011d6e:	b2db      	uxtb	r3, r3
 8011d70:	011b      	lsls	r3, r3, #4
 8011d72:	b25b      	sxtb	r3, r3
 8011d74:	4313      	orrs	r3, r2
 8011d76:	b25b      	sxtb	r3, r3
 8011d78:	b2db      	uxtb	r3, r3
 8011d7a:	e001      	b.n	8011d80 <put_fat+0xb6>
 8011d7c:	687b      	ldr	r3, [r7, #4]
 8011d7e:	b2db      	uxtb	r3, r3
 8011d80:	697a      	ldr	r2, [r7, #20]
 8011d82:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8011d84:	68fb      	ldr	r3, [r7, #12]
 8011d86:	2201      	movs	r2, #1
 8011d88:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8011d8a:	68fb      	ldr	r3, [r7, #12]
 8011d8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011d8e:	68fb      	ldr	r3, [r7, #12]
 8011d90:	899b      	ldrh	r3, [r3, #12]
 8011d92:	4619      	mov	r1, r3
 8011d94:	69bb      	ldr	r3, [r7, #24]
 8011d96:	fbb3 f3f1 	udiv	r3, r3, r1
 8011d9a:	4413      	add	r3, r2
 8011d9c:	4619      	mov	r1, r3
 8011d9e:	68f8      	ldr	r0, [r7, #12]
 8011da0:	f7ff fe06 	bl	80119b0 <move_window>
 8011da4:	4603      	mov	r3, r0
 8011da6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011da8:	7ffb      	ldrb	r3, [r7, #31]
 8011daa:	2b00      	cmp	r3, #0
 8011dac:	f040 809a 	bne.w	8011ee4 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 8011db0:	68fb      	ldr	r3, [r7, #12]
 8011db2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011db6:	68fb      	ldr	r3, [r7, #12]
 8011db8:	899b      	ldrh	r3, [r3, #12]
 8011dba:	461a      	mov	r2, r3
 8011dbc:	69bb      	ldr	r3, [r7, #24]
 8011dbe:	fbb3 f0f2 	udiv	r0, r3, r2
 8011dc2:	fb02 f200 	mul.w	r2, r2, r0
 8011dc6:	1a9b      	subs	r3, r3, r2
 8011dc8:	440b      	add	r3, r1
 8011dca:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8011dcc:	68bb      	ldr	r3, [r7, #8]
 8011dce:	f003 0301 	and.w	r3, r3, #1
 8011dd2:	2b00      	cmp	r3, #0
 8011dd4:	d003      	beq.n	8011dde <put_fat+0x114>
 8011dd6:	687b      	ldr	r3, [r7, #4]
 8011dd8:	091b      	lsrs	r3, r3, #4
 8011dda:	b2db      	uxtb	r3, r3
 8011ddc:	e00e      	b.n	8011dfc <put_fat+0x132>
 8011dde:	697b      	ldr	r3, [r7, #20]
 8011de0:	781b      	ldrb	r3, [r3, #0]
 8011de2:	b25b      	sxtb	r3, r3
 8011de4:	f023 030f 	bic.w	r3, r3, #15
 8011de8:	b25a      	sxtb	r2, r3
 8011dea:	687b      	ldr	r3, [r7, #4]
 8011dec:	0a1b      	lsrs	r3, r3, #8
 8011dee:	b25b      	sxtb	r3, r3
 8011df0:	f003 030f 	and.w	r3, r3, #15
 8011df4:	b25b      	sxtb	r3, r3
 8011df6:	4313      	orrs	r3, r2
 8011df8:	b25b      	sxtb	r3, r3
 8011dfa:	b2db      	uxtb	r3, r3
 8011dfc:	697a      	ldr	r2, [r7, #20]
 8011dfe:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8011e00:	68fb      	ldr	r3, [r7, #12]
 8011e02:	2201      	movs	r2, #1
 8011e04:	70da      	strb	r2, [r3, #3]
			break;
 8011e06:	e072      	b.n	8011eee <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8011e08:	68fb      	ldr	r3, [r7, #12]
 8011e0a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011e0c:	68fb      	ldr	r3, [r7, #12]
 8011e0e:	899b      	ldrh	r3, [r3, #12]
 8011e10:	085b      	lsrs	r3, r3, #1
 8011e12:	b29b      	uxth	r3, r3
 8011e14:	4619      	mov	r1, r3
 8011e16:	68bb      	ldr	r3, [r7, #8]
 8011e18:	fbb3 f3f1 	udiv	r3, r3, r1
 8011e1c:	4413      	add	r3, r2
 8011e1e:	4619      	mov	r1, r3
 8011e20:	68f8      	ldr	r0, [r7, #12]
 8011e22:	f7ff fdc5 	bl	80119b0 <move_window>
 8011e26:	4603      	mov	r3, r0
 8011e28:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011e2a:	7ffb      	ldrb	r3, [r7, #31]
 8011e2c:	2b00      	cmp	r3, #0
 8011e2e:	d15b      	bne.n	8011ee8 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8011e30:	68fb      	ldr	r3, [r7, #12]
 8011e32:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011e36:	68bb      	ldr	r3, [r7, #8]
 8011e38:	005b      	lsls	r3, r3, #1
 8011e3a:	68fa      	ldr	r2, [r7, #12]
 8011e3c:	8992      	ldrh	r2, [r2, #12]
 8011e3e:	fbb3 f0f2 	udiv	r0, r3, r2
 8011e42:	fb02 f200 	mul.w	r2, r2, r0
 8011e46:	1a9b      	subs	r3, r3, r2
 8011e48:	440b      	add	r3, r1
 8011e4a:	687a      	ldr	r2, [r7, #4]
 8011e4c:	b292      	uxth	r2, r2
 8011e4e:	4611      	mov	r1, r2
 8011e50:	4618      	mov	r0, r3
 8011e52:	f7ff fb38 	bl	80114c6 <st_word>
			fs->wflag = 1;
 8011e56:	68fb      	ldr	r3, [r7, #12]
 8011e58:	2201      	movs	r2, #1
 8011e5a:	70da      	strb	r2, [r3, #3]
			break;
 8011e5c:	e047      	b.n	8011eee <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8011e5e:	68fb      	ldr	r3, [r7, #12]
 8011e60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011e62:	68fb      	ldr	r3, [r7, #12]
 8011e64:	899b      	ldrh	r3, [r3, #12]
 8011e66:	089b      	lsrs	r3, r3, #2
 8011e68:	b29b      	uxth	r3, r3
 8011e6a:	4619      	mov	r1, r3
 8011e6c:	68bb      	ldr	r3, [r7, #8]
 8011e6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8011e72:	4413      	add	r3, r2
 8011e74:	4619      	mov	r1, r3
 8011e76:	68f8      	ldr	r0, [r7, #12]
 8011e78:	f7ff fd9a 	bl	80119b0 <move_window>
 8011e7c:	4603      	mov	r3, r0
 8011e7e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011e80:	7ffb      	ldrb	r3, [r7, #31]
 8011e82:	2b00      	cmp	r3, #0
 8011e84:	d132      	bne.n	8011eec <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8011e8c:	68fb      	ldr	r3, [r7, #12]
 8011e8e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011e92:	68bb      	ldr	r3, [r7, #8]
 8011e94:	009b      	lsls	r3, r3, #2
 8011e96:	68fa      	ldr	r2, [r7, #12]
 8011e98:	8992      	ldrh	r2, [r2, #12]
 8011e9a:	fbb3 f0f2 	udiv	r0, r3, r2
 8011e9e:	fb02 f200 	mul.w	r2, r2, r0
 8011ea2:	1a9b      	subs	r3, r3, r2
 8011ea4:	440b      	add	r3, r1
 8011ea6:	4618      	mov	r0, r3
 8011ea8:	f7ff faea 	bl	8011480 <ld_dword>
 8011eac:	4603      	mov	r3, r0
 8011eae:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8011eb2:	4323      	orrs	r3, r4
 8011eb4:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8011eb6:	68fb      	ldr	r3, [r7, #12]
 8011eb8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011ebc:	68bb      	ldr	r3, [r7, #8]
 8011ebe:	009b      	lsls	r3, r3, #2
 8011ec0:	68fa      	ldr	r2, [r7, #12]
 8011ec2:	8992      	ldrh	r2, [r2, #12]
 8011ec4:	fbb3 f0f2 	udiv	r0, r3, r2
 8011ec8:	fb02 f200 	mul.w	r2, r2, r0
 8011ecc:	1a9b      	subs	r3, r3, r2
 8011ece:	440b      	add	r3, r1
 8011ed0:	6879      	ldr	r1, [r7, #4]
 8011ed2:	4618      	mov	r0, r3
 8011ed4:	f7ff fb12 	bl	80114fc <st_dword>
			fs->wflag = 1;
 8011ed8:	68fb      	ldr	r3, [r7, #12]
 8011eda:	2201      	movs	r2, #1
 8011edc:	70da      	strb	r2, [r3, #3]
			break;
 8011ede:	e006      	b.n	8011eee <put_fat+0x224>
			if (res != FR_OK) break;
 8011ee0:	bf00      	nop
 8011ee2:	e004      	b.n	8011eee <put_fat+0x224>
			if (res != FR_OK) break;
 8011ee4:	bf00      	nop
 8011ee6:	e002      	b.n	8011eee <put_fat+0x224>
			if (res != FR_OK) break;
 8011ee8:	bf00      	nop
 8011eea:	e000      	b.n	8011eee <put_fat+0x224>
			if (res != FR_OK) break;
 8011eec:	bf00      	nop
		}
	}
	return res;
 8011eee:	7ffb      	ldrb	r3, [r7, #31]
}
 8011ef0:	4618      	mov	r0, r3
 8011ef2:	3724      	adds	r7, #36	; 0x24
 8011ef4:	46bd      	mov	sp, r7
 8011ef6:	bd90      	pop	{r4, r7, pc}

08011ef8 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8011ef8:	b580      	push	{r7, lr}
 8011efa:	b088      	sub	sp, #32
 8011efc:	af00      	add	r7, sp, #0
 8011efe:	60f8      	str	r0, [r7, #12]
 8011f00:	60b9      	str	r1, [r7, #8]
 8011f02:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8011f04:	2300      	movs	r3, #0
 8011f06:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8011f08:	68fb      	ldr	r3, [r7, #12]
 8011f0a:	681b      	ldr	r3, [r3, #0]
 8011f0c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8011f0e:	68bb      	ldr	r3, [r7, #8]
 8011f10:	2b01      	cmp	r3, #1
 8011f12:	d904      	bls.n	8011f1e <remove_chain+0x26>
 8011f14:	69bb      	ldr	r3, [r7, #24]
 8011f16:	69db      	ldr	r3, [r3, #28]
 8011f18:	68ba      	ldr	r2, [r7, #8]
 8011f1a:	429a      	cmp	r2, r3
 8011f1c:	d301      	bcc.n	8011f22 <remove_chain+0x2a>
 8011f1e:	2302      	movs	r3, #2
 8011f20:	e04b      	b.n	8011fba <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8011f22:	687b      	ldr	r3, [r7, #4]
 8011f24:	2b00      	cmp	r3, #0
 8011f26:	d00c      	beq.n	8011f42 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8011f28:	f04f 32ff 	mov.w	r2, #4294967295
 8011f2c:	6879      	ldr	r1, [r7, #4]
 8011f2e:	69b8      	ldr	r0, [r7, #24]
 8011f30:	f7ff fecb 	bl	8011cca <put_fat>
 8011f34:	4603      	mov	r3, r0
 8011f36:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8011f38:	7ffb      	ldrb	r3, [r7, #31]
 8011f3a:	2b00      	cmp	r3, #0
 8011f3c:	d001      	beq.n	8011f42 <remove_chain+0x4a>
 8011f3e:	7ffb      	ldrb	r3, [r7, #31]
 8011f40:	e03b      	b.n	8011fba <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8011f42:	68b9      	ldr	r1, [r7, #8]
 8011f44:	68f8      	ldr	r0, [r7, #12]
 8011f46:	f7ff fdf0 	bl	8011b2a <get_fat>
 8011f4a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8011f4c:	697b      	ldr	r3, [r7, #20]
 8011f4e:	2b00      	cmp	r3, #0
 8011f50:	d031      	beq.n	8011fb6 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8011f52:	697b      	ldr	r3, [r7, #20]
 8011f54:	2b01      	cmp	r3, #1
 8011f56:	d101      	bne.n	8011f5c <remove_chain+0x64>
 8011f58:	2302      	movs	r3, #2
 8011f5a:	e02e      	b.n	8011fba <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8011f5c:	697b      	ldr	r3, [r7, #20]
 8011f5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f62:	d101      	bne.n	8011f68 <remove_chain+0x70>
 8011f64:	2301      	movs	r3, #1
 8011f66:	e028      	b.n	8011fba <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8011f68:	2200      	movs	r2, #0
 8011f6a:	68b9      	ldr	r1, [r7, #8]
 8011f6c:	69b8      	ldr	r0, [r7, #24]
 8011f6e:	f7ff feac 	bl	8011cca <put_fat>
 8011f72:	4603      	mov	r3, r0
 8011f74:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8011f76:	7ffb      	ldrb	r3, [r7, #31]
 8011f78:	2b00      	cmp	r3, #0
 8011f7a:	d001      	beq.n	8011f80 <remove_chain+0x88>
 8011f7c:	7ffb      	ldrb	r3, [r7, #31]
 8011f7e:	e01c      	b.n	8011fba <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8011f80:	69bb      	ldr	r3, [r7, #24]
 8011f82:	695a      	ldr	r2, [r3, #20]
 8011f84:	69bb      	ldr	r3, [r7, #24]
 8011f86:	69db      	ldr	r3, [r3, #28]
 8011f88:	3b02      	subs	r3, #2
 8011f8a:	429a      	cmp	r2, r3
 8011f8c:	d20b      	bcs.n	8011fa6 <remove_chain+0xae>
			fs->free_clst++;
 8011f8e:	69bb      	ldr	r3, [r7, #24]
 8011f90:	695b      	ldr	r3, [r3, #20]
 8011f92:	1c5a      	adds	r2, r3, #1
 8011f94:	69bb      	ldr	r3, [r7, #24]
 8011f96:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8011f98:	69bb      	ldr	r3, [r7, #24]
 8011f9a:	791b      	ldrb	r3, [r3, #4]
 8011f9c:	f043 0301 	orr.w	r3, r3, #1
 8011fa0:	b2da      	uxtb	r2, r3
 8011fa2:	69bb      	ldr	r3, [r7, #24]
 8011fa4:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8011fa6:	697b      	ldr	r3, [r7, #20]
 8011fa8:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8011faa:	69bb      	ldr	r3, [r7, #24]
 8011fac:	69db      	ldr	r3, [r3, #28]
 8011fae:	68ba      	ldr	r2, [r7, #8]
 8011fb0:	429a      	cmp	r2, r3
 8011fb2:	d3c6      	bcc.n	8011f42 <remove_chain+0x4a>
 8011fb4:	e000      	b.n	8011fb8 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8011fb6:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8011fb8:	2300      	movs	r3, #0
}
 8011fba:	4618      	mov	r0, r3
 8011fbc:	3720      	adds	r7, #32
 8011fbe:	46bd      	mov	sp, r7
 8011fc0:	bd80      	pop	{r7, pc}

08011fc2 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8011fc2:	b580      	push	{r7, lr}
 8011fc4:	b088      	sub	sp, #32
 8011fc6:	af00      	add	r7, sp, #0
 8011fc8:	6078      	str	r0, [r7, #4]
 8011fca:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8011fcc:	687b      	ldr	r3, [r7, #4]
 8011fce:	681b      	ldr	r3, [r3, #0]
 8011fd0:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8011fd2:	683b      	ldr	r3, [r7, #0]
 8011fd4:	2b00      	cmp	r3, #0
 8011fd6:	d10d      	bne.n	8011ff4 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8011fd8:	693b      	ldr	r3, [r7, #16]
 8011fda:	691b      	ldr	r3, [r3, #16]
 8011fdc:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8011fde:	69bb      	ldr	r3, [r7, #24]
 8011fe0:	2b00      	cmp	r3, #0
 8011fe2:	d004      	beq.n	8011fee <create_chain+0x2c>
 8011fe4:	693b      	ldr	r3, [r7, #16]
 8011fe6:	69db      	ldr	r3, [r3, #28]
 8011fe8:	69ba      	ldr	r2, [r7, #24]
 8011fea:	429a      	cmp	r2, r3
 8011fec:	d31b      	bcc.n	8012026 <create_chain+0x64>
 8011fee:	2301      	movs	r3, #1
 8011ff0:	61bb      	str	r3, [r7, #24]
 8011ff2:	e018      	b.n	8012026 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8011ff4:	6839      	ldr	r1, [r7, #0]
 8011ff6:	6878      	ldr	r0, [r7, #4]
 8011ff8:	f7ff fd97 	bl	8011b2a <get_fat>
 8011ffc:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8011ffe:	68fb      	ldr	r3, [r7, #12]
 8012000:	2b01      	cmp	r3, #1
 8012002:	d801      	bhi.n	8012008 <create_chain+0x46>
 8012004:	2301      	movs	r3, #1
 8012006:	e070      	b.n	80120ea <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8012008:	68fb      	ldr	r3, [r7, #12]
 801200a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801200e:	d101      	bne.n	8012014 <create_chain+0x52>
 8012010:	68fb      	ldr	r3, [r7, #12]
 8012012:	e06a      	b.n	80120ea <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8012014:	693b      	ldr	r3, [r7, #16]
 8012016:	69db      	ldr	r3, [r3, #28]
 8012018:	68fa      	ldr	r2, [r7, #12]
 801201a:	429a      	cmp	r2, r3
 801201c:	d201      	bcs.n	8012022 <create_chain+0x60>
 801201e:	68fb      	ldr	r3, [r7, #12]
 8012020:	e063      	b.n	80120ea <create_chain+0x128>
		scl = clst;
 8012022:	683b      	ldr	r3, [r7, #0]
 8012024:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8012026:	69bb      	ldr	r3, [r7, #24]
 8012028:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 801202a:	69fb      	ldr	r3, [r7, #28]
 801202c:	3301      	adds	r3, #1
 801202e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8012030:	693b      	ldr	r3, [r7, #16]
 8012032:	69db      	ldr	r3, [r3, #28]
 8012034:	69fa      	ldr	r2, [r7, #28]
 8012036:	429a      	cmp	r2, r3
 8012038:	d307      	bcc.n	801204a <create_chain+0x88>
				ncl = 2;
 801203a:	2302      	movs	r3, #2
 801203c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 801203e:	69fa      	ldr	r2, [r7, #28]
 8012040:	69bb      	ldr	r3, [r7, #24]
 8012042:	429a      	cmp	r2, r3
 8012044:	d901      	bls.n	801204a <create_chain+0x88>
 8012046:	2300      	movs	r3, #0
 8012048:	e04f      	b.n	80120ea <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 801204a:	69f9      	ldr	r1, [r7, #28]
 801204c:	6878      	ldr	r0, [r7, #4]
 801204e:	f7ff fd6c 	bl	8011b2a <get_fat>
 8012052:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8012054:	68fb      	ldr	r3, [r7, #12]
 8012056:	2b00      	cmp	r3, #0
 8012058:	d00e      	beq.n	8012078 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 801205a:	68fb      	ldr	r3, [r7, #12]
 801205c:	2b01      	cmp	r3, #1
 801205e:	d003      	beq.n	8012068 <create_chain+0xa6>
 8012060:	68fb      	ldr	r3, [r7, #12]
 8012062:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012066:	d101      	bne.n	801206c <create_chain+0xaa>
 8012068:	68fb      	ldr	r3, [r7, #12]
 801206a:	e03e      	b.n	80120ea <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 801206c:	69fa      	ldr	r2, [r7, #28]
 801206e:	69bb      	ldr	r3, [r7, #24]
 8012070:	429a      	cmp	r2, r3
 8012072:	d1da      	bne.n	801202a <create_chain+0x68>
 8012074:	2300      	movs	r3, #0
 8012076:	e038      	b.n	80120ea <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8012078:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 801207a:	f04f 32ff 	mov.w	r2, #4294967295
 801207e:	69f9      	ldr	r1, [r7, #28]
 8012080:	6938      	ldr	r0, [r7, #16]
 8012082:	f7ff fe22 	bl	8011cca <put_fat>
 8012086:	4603      	mov	r3, r0
 8012088:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 801208a:	7dfb      	ldrb	r3, [r7, #23]
 801208c:	2b00      	cmp	r3, #0
 801208e:	d109      	bne.n	80120a4 <create_chain+0xe2>
 8012090:	683b      	ldr	r3, [r7, #0]
 8012092:	2b00      	cmp	r3, #0
 8012094:	d006      	beq.n	80120a4 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8012096:	69fa      	ldr	r2, [r7, #28]
 8012098:	6839      	ldr	r1, [r7, #0]
 801209a:	6938      	ldr	r0, [r7, #16]
 801209c:	f7ff fe15 	bl	8011cca <put_fat>
 80120a0:	4603      	mov	r3, r0
 80120a2:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80120a4:	7dfb      	ldrb	r3, [r7, #23]
 80120a6:	2b00      	cmp	r3, #0
 80120a8:	d116      	bne.n	80120d8 <create_chain+0x116>
		fs->last_clst = ncl;
 80120aa:	693b      	ldr	r3, [r7, #16]
 80120ac:	69fa      	ldr	r2, [r7, #28]
 80120ae:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80120b0:	693b      	ldr	r3, [r7, #16]
 80120b2:	695a      	ldr	r2, [r3, #20]
 80120b4:	693b      	ldr	r3, [r7, #16]
 80120b6:	69db      	ldr	r3, [r3, #28]
 80120b8:	3b02      	subs	r3, #2
 80120ba:	429a      	cmp	r2, r3
 80120bc:	d804      	bhi.n	80120c8 <create_chain+0x106>
 80120be:	693b      	ldr	r3, [r7, #16]
 80120c0:	695b      	ldr	r3, [r3, #20]
 80120c2:	1e5a      	subs	r2, r3, #1
 80120c4:	693b      	ldr	r3, [r7, #16]
 80120c6:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 80120c8:	693b      	ldr	r3, [r7, #16]
 80120ca:	791b      	ldrb	r3, [r3, #4]
 80120cc:	f043 0301 	orr.w	r3, r3, #1
 80120d0:	b2da      	uxtb	r2, r3
 80120d2:	693b      	ldr	r3, [r7, #16]
 80120d4:	711a      	strb	r2, [r3, #4]
 80120d6:	e007      	b.n	80120e8 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80120d8:	7dfb      	ldrb	r3, [r7, #23]
 80120da:	2b01      	cmp	r3, #1
 80120dc:	d102      	bne.n	80120e4 <create_chain+0x122>
 80120de:	f04f 33ff 	mov.w	r3, #4294967295
 80120e2:	e000      	b.n	80120e6 <create_chain+0x124>
 80120e4:	2301      	movs	r3, #1
 80120e6:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80120e8:	69fb      	ldr	r3, [r7, #28]
}
 80120ea:	4618      	mov	r0, r3
 80120ec:	3720      	adds	r7, #32
 80120ee:	46bd      	mov	sp, r7
 80120f0:	bd80      	pop	{r7, pc}

080120f2 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80120f2:	b480      	push	{r7}
 80120f4:	b087      	sub	sp, #28
 80120f6:	af00      	add	r7, sp, #0
 80120f8:	6078      	str	r0, [r7, #4]
 80120fa:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80120fc:	687b      	ldr	r3, [r7, #4]
 80120fe:	681b      	ldr	r3, [r3, #0]
 8012100:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8012102:	687b      	ldr	r3, [r7, #4]
 8012104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012106:	3304      	adds	r3, #4
 8012108:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 801210a:	68fb      	ldr	r3, [r7, #12]
 801210c:	899b      	ldrh	r3, [r3, #12]
 801210e:	461a      	mov	r2, r3
 8012110:	683b      	ldr	r3, [r7, #0]
 8012112:	fbb3 f3f2 	udiv	r3, r3, r2
 8012116:	68fa      	ldr	r2, [r7, #12]
 8012118:	8952      	ldrh	r2, [r2, #10]
 801211a:	fbb3 f3f2 	udiv	r3, r3, r2
 801211e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8012120:	693b      	ldr	r3, [r7, #16]
 8012122:	1d1a      	adds	r2, r3, #4
 8012124:	613a      	str	r2, [r7, #16]
 8012126:	681b      	ldr	r3, [r3, #0]
 8012128:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 801212a:	68bb      	ldr	r3, [r7, #8]
 801212c:	2b00      	cmp	r3, #0
 801212e:	d101      	bne.n	8012134 <clmt_clust+0x42>
 8012130:	2300      	movs	r3, #0
 8012132:	e010      	b.n	8012156 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8012134:	697a      	ldr	r2, [r7, #20]
 8012136:	68bb      	ldr	r3, [r7, #8]
 8012138:	429a      	cmp	r2, r3
 801213a:	d307      	bcc.n	801214c <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 801213c:	697a      	ldr	r2, [r7, #20]
 801213e:	68bb      	ldr	r3, [r7, #8]
 8012140:	1ad3      	subs	r3, r2, r3
 8012142:	617b      	str	r3, [r7, #20]
 8012144:	693b      	ldr	r3, [r7, #16]
 8012146:	3304      	adds	r3, #4
 8012148:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 801214a:	e7e9      	b.n	8012120 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 801214c:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 801214e:	693b      	ldr	r3, [r7, #16]
 8012150:	681a      	ldr	r2, [r3, #0]
 8012152:	697b      	ldr	r3, [r7, #20]
 8012154:	4413      	add	r3, r2
}
 8012156:	4618      	mov	r0, r3
 8012158:	371c      	adds	r7, #28
 801215a:	46bd      	mov	sp, r7
 801215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012160:	4770      	bx	lr

08012162 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8012162:	b580      	push	{r7, lr}
 8012164:	b086      	sub	sp, #24
 8012166:	af00      	add	r7, sp, #0
 8012168:	6078      	str	r0, [r7, #4]
 801216a:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 801216c:	687b      	ldr	r3, [r7, #4]
 801216e:	681b      	ldr	r3, [r3, #0]
 8012170:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8012172:	683b      	ldr	r3, [r7, #0]
 8012174:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8012178:	d204      	bcs.n	8012184 <dir_sdi+0x22>
 801217a:	683b      	ldr	r3, [r7, #0]
 801217c:	f003 031f 	and.w	r3, r3, #31
 8012180:	2b00      	cmp	r3, #0
 8012182:	d001      	beq.n	8012188 <dir_sdi+0x26>
		return FR_INT_ERR;
 8012184:	2302      	movs	r3, #2
 8012186:	e071      	b.n	801226c <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8012188:	687b      	ldr	r3, [r7, #4]
 801218a:	683a      	ldr	r2, [r7, #0]
 801218c:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 801218e:	687b      	ldr	r3, [r7, #4]
 8012190:	689b      	ldr	r3, [r3, #8]
 8012192:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8012194:	697b      	ldr	r3, [r7, #20]
 8012196:	2b00      	cmp	r3, #0
 8012198:	d106      	bne.n	80121a8 <dir_sdi+0x46>
 801219a:	693b      	ldr	r3, [r7, #16]
 801219c:	781b      	ldrb	r3, [r3, #0]
 801219e:	2b02      	cmp	r3, #2
 80121a0:	d902      	bls.n	80121a8 <dir_sdi+0x46>
		clst = fs->dirbase;
 80121a2:	693b      	ldr	r3, [r7, #16]
 80121a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80121a6:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80121a8:	697b      	ldr	r3, [r7, #20]
 80121aa:	2b00      	cmp	r3, #0
 80121ac:	d10c      	bne.n	80121c8 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80121ae:	683b      	ldr	r3, [r7, #0]
 80121b0:	095b      	lsrs	r3, r3, #5
 80121b2:	693a      	ldr	r2, [r7, #16]
 80121b4:	8912      	ldrh	r2, [r2, #8]
 80121b6:	4293      	cmp	r3, r2
 80121b8:	d301      	bcc.n	80121be <dir_sdi+0x5c>
 80121ba:	2302      	movs	r3, #2
 80121bc:	e056      	b.n	801226c <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 80121be:	693b      	ldr	r3, [r7, #16]
 80121c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80121c2:	687b      	ldr	r3, [r7, #4]
 80121c4:	61da      	str	r2, [r3, #28]
 80121c6:	e02d      	b.n	8012224 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80121c8:	693b      	ldr	r3, [r7, #16]
 80121ca:	895b      	ldrh	r3, [r3, #10]
 80121cc:	461a      	mov	r2, r3
 80121ce:	693b      	ldr	r3, [r7, #16]
 80121d0:	899b      	ldrh	r3, [r3, #12]
 80121d2:	fb03 f302 	mul.w	r3, r3, r2
 80121d6:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80121d8:	e019      	b.n	801220e <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	6979      	ldr	r1, [r7, #20]
 80121de:	4618      	mov	r0, r3
 80121e0:	f7ff fca3 	bl	8011b2a <get_fat>
 80121e4:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80121e6:	697b      	ldr	r3, [r7, #20]
 80121e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80121ec:	d101      	bne.n	80121f2 <dir_sdi+0x90>
 80121ee:	2301      	movs	r3, #1
 80121f0:	e03c      	b.n	801226c <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80121f2:	697b      	ldr	r3, [r7, #20]
 80121f4:	2b01      	cmp	r3, #1
 80121f6:	d904      	bls.n	8012202 <dir_sdi+0xa0>
 80121f8:	693b      	ldr	r3, [r7, #16]
 80121fa:	69db      	ldr	r3, [r3, #28]
 80121fc:	697a      	ldr	r2, [r7, #20]
 80121fe:	429a      	cmp	r2, r3
 8012200:	d301      	bcc.n	8012206 <dir_sdi+0xa4>
 8012202:	2302      	movs	r3, #2
 8012204:	e032      	b.n	801226c <dir_sdi+0x10a>
			ofs -= csz;
 8012206:	683a      	ldr	r2, [r7, #0]
 8012208:	68fb      	ldr	r3, [r7, #12]
 801220a:	1ad3      	subs	r3, r2, r3
 801220c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 801220e:	683a      	ldr	r2, [r7, #0]
 8012210:	68fb      	ldr	r3, [r7, #12]
 8012212:	429a      	cmp	r2, r3
 8012214:	d2e1      	bcs.n	80121da <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8012216:	6979      	ldr	r1, [r7, #20]
 8012218:	6938      	ldr	r0, [r7, #16]
 801221a:	f7ff fc67 	bl	8011aec <clust2sect>
 801221e:	4602      	mov	r2, r0
 8012220:	687b      	ldr	r3, [r7, #4]
 8012222:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	697a      	ldr	r2, [r7, #20]
 8012228:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 801222a:	687b      	ldr	r3, [r7, #4]
 801222c:	69db      	ldr	r3, [r3, #28]
 801222e:	2b00      	cmp	r3, #0
 8012230:	d101      	bne.n	8012236 <dir_sdi+0xd4>
 8012232:	2302      	movs	r3, #2
 8012234:	e01a      	b.n	801226c <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8012236:	687b      	ldr	r3, [r7, #4]
 8012238:	69da      	ldr	r2, [r3, #28]
 801223a:	693b      	ldr	r3, [r7, #16]
 801223c:	899b      	ldrh	r3, [r3, #12]
 801223e:	4619      	mov	r1, r3
 8012240:	683b      	ldr	r3, [r7, #0]
 8012242:	fbb3 f3f1 	udiv	r3, r3, r1
 8012246:	441a      	add	r2, r3
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 801224c:	693b      	ldr	r3, [r7, #16]
 801224e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8012252:	693b      	ldr	r3, [r7, #16]
 8012254:	899b      	ldrh	r3, [r3, #12]
 8012256:	461a      	mov	r2, r3
 8012258:	683b      	ldr	r3, [r7, #0]
 801225a:	fbb3 f0f2 	udiv	r0, r3, r2
 801225e:	fb02 f200 	mul.w	r2, r2, r0
 8012262:	1a9b      	subs	r3, r3, r2
 8012264:	18ca      	adds	r2, r1, r3
 8012266:	687b      	ldr	r3, [r7, #4]
 8012268:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801226a:	2300      	movs	r3, #0
}
 801226c:	4618      	mov	r0, r3
 801226e:	3718      	adds	r7, #24
 8012270:	46bd      	mov	sp, r7
 8012272:	bd80      	pop	{r7, pc}

08012274 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8012274:	b580      	push	{r7, lr}
 8012276:	b086      	sub	sp, #24
 8012278:	af00      	add	r7, sp, #0
 801227a:	6078      	str	r0, [r7, #4]
 801227c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 801227e:	687b      	ldr	r3, [r7, #4]
 8012280:	681b      	ldr	r3, [r3, #0]
 8012282:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8012284:	687b      	ldr	r3, [r7, #4]
 8012286:	695b      	ldr	r3, [r3, #20]
 8012288:	3320      	adds	r3, #32
 801228a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 801228c:	687b      	ldr	r3, [r7, #4]
 801228e:	69db      	ldr	r3, [r3, #28]
 8012290:	2b00      	cmp	r3, #0
 8012292:	d003      	beq.n	801229c <dir_next+0x28>
 8012294:	68bb      	ldr	r3, [r7, #8]
 8012296:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 801229a:	d301      	bcc.n	80122a0 <dir_next+0x2c>
 801229c:	2304      	movs	r3, #4
 801229e:	e0bb      	b.n	8012418 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80122a0:	68fb      	ldr	r3, [r7, #12]
 80122a2:	899b      	ldrh	r3, [r3, #12]
 80122a4:	461a      	mov	r2, r3
 80122a6:	68bb      	ldr	r3, [r7, #8]
 80122a8:	fbb3 f1f2 	udiv	r1, r3, r2
 80122ac:	fb02 f201 	mul.w	r2, r2, r1
 80122b0:	1a9b      	subs	r3, r3, r2
 80122b2:	2b00      	cmp	r3, #0
 80122b4:	f040 809d 	bne.w	80123f2 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	69db      	ldr	r3, [r3, #28]
 80122bc:	1c5a      	adds	r2, r3, #1
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80122c2:	687b      	ldr	r3, [r7, #4]
 80122c4:	699b      	ldr	r3, [r3, #24]
 80122c6:	2b00      	cmp	r3, #0
 80122c8:	d10b      	bne.n	80122e2 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80122ca:	68bb      	ldr	r3, [r7, #8]
 80122cc:	095b      	lsrs	r3, r3, #5
 80122ce:	68fa      	ldr	r2, [r7, #12]
 80122d0:	8912      	ldrh	r2, [r2, #8]
 80122d2:	4293      	cmp	r3, r2
 80122d4:	f0c0 808d 	bcc.w	80123f2 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	2200      	movs	r2, #0
 80122dc:	61da      	str	r2, [r3, #28]
 80122de:	2304      	movs	r3, #4
 80122e0:	e09a      	b.n	8012418 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80122e2:	68fb      	ldr	r3, [r7, #12]
 80122e4:	899b      	ldrh	r3, [r3, #12]
 80122e6:	461a      	mov	r2, r3
 80122e8:	68bb      	ldr	r3, [r7, #8]
 80122ea:	fbb3 f3f2 	udiv	r3, r3, r2
 80122ee:	68fa      	ldr	r2, [r7, #12]
 80122f0:	8952      	ldrh	r2, [r2, #10]
 80122f2:	3a01      	subs	r2, #1
 80122f4:	4013      	ands	r3, r2
 80122f6:	2b00      	cmp	r3, #0
 80122f8:	d17b      	bne.n	80123f2 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80122fa:	687a      	ldr	r2, [r7, #4]
 80122fc:	687b      	ldr	r3, [r7, #4]
 80122fe:	699b      	ldr	r3, [r3, #24]
 8012300:	4619      	mov	r1, r3
 8012302:	4610      	mov	r0, r2
 8012304:	f7ff fc11 	bl	8011b2a <get_fat>
 8012308:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 801230a:	697b      	ldr	r3, [r7, #20]
 801230c:	2b01      	cmp	r3, #1
 801230e:	d801      	bhi.n	8012314 <dir_next+0xa0>
 8012310:	2302      	movs	r3, #2
 8012312:	e081      	b.n	8012418 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8012314:	697b      	ldr	r3, [r7, #20]
 8012316:	f1b3 3fff 	cmp.w	r3, #4294967295
 801231a:	d101      	bne.n	8012320 <dir_next+0xac>
 801231c:	2301      	movs	r3, #1
 801231e:	e07b      	b.n	8012418 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8012320:	68fb      	ldr	r3, [r7, #12]
 8012322:	69db      	ldr	r3, [r3, #28]
 8012324:	697a      	ldr	r2, [r7, #20]
 8012326:	429a      	cmp	r2, r3
 8012328:	d359      	bcc.n	80123de <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 801232a:	683b      	ldr	r3, [r7, #0]
 801232c:	2b00      	cmp	r3, #0
 801232e:	d104      	bne.n	801233a <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8012330:	687b      	ldr	r3, [r7, #4]
 8012332:	2200      	movs	r2, #0
 8012334:	61da      	str	r2, [r3, #28]
 8012336:	2304      	movs	r3, #4
 8012338:	e06e      	b.n	8012418 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 801233a:	687a      	ldr	r2, [r7, #4]
 801233c:	687b      	ldr	r3, [r7, #4]
 801233e:	699b      	ldr	r3, [r3, #24]
 8012340:	4619      	mov	r1, r3
 8012342:	4610      	mov	r0, r2
 8012344:	f7ff fe3d 	bl	8011fc2 <create_chain>
 8012348:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 801234a:	697b      	ldr	r3, [r7, #20]
 801234c:	2b00      	cmp	r3, #0
 801234e:	d101      	bne.n	8012354 <dir_next+0xe0>
 8012350:	2307      	movs	r3, #7
 8012352:	e061      	b.n	8012418 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8012354:	697b      	ldr	r3, [r7, #20]
 8012356:	2b01      	cmp	r3, #1
 8012358:	d101      	bne.n	801235e <dir_next+0xea>
 801235a:	2302      	movs	r3, #2
 801235c:	e05c      	b.n	8012418 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801235e:	697b      	ldr	r3, [r7, #20]
 8012360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012364:	d101      	bne.n	801236a <dir_next+0xf6>
 8012366:	2301      	movs	r3, #1
 8012368:	e056      	b.n	8012418 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 801236a:	68f8      	ldr	r0, [r7, #12]
 801236c:	f7ff fadc 	bl	8011928 <sync_window>
 8012370:	4603      	mov	r3, r0
 8012372:	2b00      	cmp	r3, #0
 8012374:	d001      	beq.n	801237a <dir_next+0x106>
 8012376:	2301      	movs	r3, #1
 8012378:	e04e      	b.n	8012418 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 801237a:	68fb      	ldr	r3, [r7, #12]
 801237c:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8012380:	68fb      	ldr	r3, [r7, #12]
 8012382:	899b      	ldrh	r3, [r3, #12]
 8012384:	461a      	mov	r2, r3
 8012386:	2100      	movs	r1, #0
 8012388:	f7ff f905 	bl	8011596 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801238c:	2300      	movs	r3, #0
 801238e:	613b      	str	r3, [r7, #16]
 8012390:	6979      	ldr	r1, [r7, #20]
 8012392:	68f8      	ldr	r0, [r7, #12]
 8012394:	f7ff fbaa 	bl	8011aec <clust2sect>
 8012398:	4602      	mov	r2, r0
 801239a:	68fb      	ldr	r3, [r7, #12]
 801239c:	635a      	str	r2, [r3, #52]	; 0x34
 801239e:	e012      	b.n	80123c6 <dir_next+0x152>
						fs->wflag = 1;
 80123a0:	68fb      	ldr	r3, [r7, #12]
 80123a2:	2201      	movs	r2, #1
 80123a4:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80123a6:	68f8      	ldr	r0, [r7, #12]
 80123a8:	f7ff fabe 	bl	8011928 <sync_window>
 80123ac:	4603      	mov	r3, r0
 80123ae:	2b00      	cmp	r3, #0
 80123b0:	d001      	beq.n	80123b6 <dir_next+0x142>
 80123b2:	2301      	movs	r3, #1
 80123b4:	e030      	b.n	8012418 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80123b6:	693b      	ldr	r3, [r7, #16]
 80123b8:	3301      	adds	r3, #1
 80123ba:	613b      	str	r3, [r7, #16]
 80123bc:	68fb      	ldr	r3, [r7, #12]
 80123be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80123c0:	1c5a      	adds	r2, r3, #1
 80123c2:	68fb      	ldr	r3, [r7, #12]
 80123c4:	635a      	str	r2, [r3, #52]	; 0x34
 80123c6:	68fb      	ldr	r3, [r7, #12]
 80123c8:	895b      	ldrh	r3, [r3, #10]
 80123ca:	461a      	mov	r2, r3
 80123cc:	693b      	ldr	r3, [r7, #16]
 80123ce:	4293      	cmp	r3, r2
 80123d0:	d3e6      	bcc.n	80123a0 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 80123d2:	68fb      	ldr	r3, [r7, #12]
 80123d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80123d6:	693b      	ldr	r3, [r7, #16]
 80123d8:	1ad2      	subs	r2, r2, r3
 80123da:	68fb      	ldr	r3, [r7, #12]
 80123dc:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80123de:	687b      	ldr	r3, [r7, #4]
 80123e0:	697a      	ldr	r2, [r7, #20]
 80123e2:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80123e4:	6979      	ldr	r1, [r7, #20]
 80123e6:	68f8      	ldr	r0, [r7, #12]
 80123e8:	f7ff fb80 	bl	8011aec <clust2sect>
 80123ec:	4602      	mov	r2, r0
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80123f2:	687b      	ldr	r3, [r7, #4]
 80123f4:	68ba      	ldr	r2, [r7, #8]
 80123f6:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80123f8:	68fb      	ldr	r3, [r7, #12]
 80123fa:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80123fe:	68fb      	ldr	r3, [r7, #12]
 8012400:	899b      	ldrh	r3, [r3, #12]
 8012402:	461a      	mov	r2, r3
 8012404:	68bb      	ldr	r3, [r7, #8]
 8012406:	fbb3 f0f2 	udiv	r0, r3, r2
 801240a:	fb02 f200 	mul.w	r2, r2, r0
 801240e:	1a9b      	subs	r3, r3, r2
 8012410:	18ca      	adds	r2, r1, r3
 8012412:	687b      	ldr	r3, [r7, #4]
 8012414:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8012416:	2300      	movs	r3, #0
}
 8012418:	4618      	mov	r0, r3
 801241a:	3718      	adds	r7, #24
 801241c:	46bd      	mov	sp, r7
 801241e:	bd80      	pop	{r7, pc}

08012420 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8012420:	b580      	push	{r7, lr}
 8012422:	b086      	sub	sp, #24
 8012424:	af00      	add	r7, sp, #0
 8012426:	6078      	str	r0, [r7, #4]
 8012428:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	681b      	ldr	r3, [r3, #0]
 801242e:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8012430:	2100      	movs	r1, #0
 8012432:	6878      	ldr	r0, [r7, #4]
 8012434:	f7ff fe95 	bl	8012162 <dir_sdi>
 8012438:	4603      	mov	r3, r0
 801243a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801243c:	7dfb      	ldrb	r3, [r7, #23]
 801243e:	2b00      	cmp	r3, #0
 8012440:	d12b      	bne.n	801249a <dir_alloc+0x7a>
		n = 0;
 8012442:	2300      	movs	r3, #0
 8012444:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8012446:	687b      	ldr	r3, [r7, #4]
 8012448:	69db      	ldr	r3, [r3, #28]
 801244a:	4619      	mov	r1, r3
 801244c:	68f8      	ldr	r0, [r7, #12]
 801244e:	f7ff faaf 	bl	80119b0 <move_window>
 8012452:	4603      	mov	r3, r0
 8012454:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8012456:	7dfb      	ldrb	r3, [r7, #23]
 8012458:	2b00      	cmp	r3, #0
 801245a:	d11d      	bne.n	8012498 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 801245c:	687b      	ldr	r3, [r7, #4]
 801245e:	6a1b      	ldr	r3, [r3, #32]
 8012460:	781b      	ldrb	r3, [r3, #0]
 8012462:	2be5      	cmp	r3, #229	; 0xe5
 8012464:	d004      	beq.n	8012470 <dir_alloc+0x50>
 8012466:	687b      	ldr	r3, [r7, #4]
 8012468:	6a1b      	ldr	r3, [r3, #32]
 801246a:	781b      	ldrb	r3, [r3, #0]
 801246c:	2b00      	cmp	r3, #0
 801246e:	d107      	bne.n	8012480 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8012470:	693b      	ldr	r3, [r7, #16]
 8012472:	3301      	adds	r3, #1
 8012474:	613b      	str	r3, [r7, #16]
 8012476:	693a      	ldr	r2, [r7, #16]
 8012478:	683b      	ldr	r3, [r7, #0]
 801247a:	429a      	cmp	r2, r3
 801247c:	d102      	bne.n	8012484 <dir_alloc+0x64>
 801247e:	e00c      	b.n	801249a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8012480:	2300      	movs	r3, #0
 8012482:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8012484:	2101      	movs	r1, #1
 8012486:	6878      	ldr	r0, [r7, #4]
 8012488:	f7ff fef4 	bl	8012274 <dir_next>
 801248c:	4603      	mov	r3, r0
 801248e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8012490:	7dfb      	ldrb	r3, [r7, #23]
 8012492:	2b00      	cmp	r3, #0
 8012494:	d0d7      	beq.n	8012446 <dir_alloc+0x26>
 8012496:	e000      	b.n	801249a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8012498:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 801249a:	7dfb      	ldrb	r3, [r7, #23]
 801249c:	2b04      	cmp	r3, #4
 801249e:	d101      	bne.n	80124a4 <dir_alloc+0x84>
 80124a0:	2307      	movs	r3, #7
 80124a2:	75fb      	strb	r3, [r7, #23]
	return res;
 80124a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80124a6:	4618      	mov	r0, r3
 80124a8:	3718      	adds	r7, #24
 80124aa:	46bd      	mov	sp, r7
 80124ac:	bd80      	pop	{r7, pc}

080124ae <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80124ae:	b580      	push	{r7, lr}
 80124b0:	b084      	sub	sp, #16
 80124b2:	af00      	add	r7, sp, #0
 80124b4:	6078      	str	r0, [r7, #4]
 80124b6:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80124b8:	683b      	ldr	r3, [r7, #0]
 80124ba:	331a      	adds	r3, #26
 80124bc:	4618      	mov	r0, r3
 80124be:	f7fe ffc7 	bl	8011450 <ld_word>
 80124c2:	4603      	mov	r3, r0
 80124c4:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80124c6:	687b      	ldr	r3, [r7, #4]
 80124c8:	781b      	ldrb	r3, [r3, #0]
 80124ca:	2b03      	cmp	r3, #3
 80124cc:	d109      	bne.n	80124e2 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80124ce:	683b      	ldr	r3, [r7, #0]
 80124d0:	3314      	adds	r3, #20
 80124d2:	4618      	mov	r0, r3
 80124d4:	f7fe ffbc 	bl	8011450 <ld_word>
 80124d8:	4603      	mov	r3, r0
 80124da:	041b      	lsls	r3, r3, #16
 80124dc:	68fa      	ldr	r2, [r7, #12]
 80124de:	4313      	orrs	r3, r2
 80124e0:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80124e2:	68fb      	ldr	r3, [r7, #12]
}
 80124e4:	4618      	mov	r0, r3
 80124e6:	3710      	adds	r7, #16
 80124e8:	46bd      	mov	sp, r7
 80124ea:	bd80      	pop	{r7, pc}

080124ec <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80124ec:	b580      	push	{r7, lr}
 80124ee:	b084      	sub	sp, #16
 80124f0:	af00      	add	r7, sp, #0
 80124f2:	60f8      	str	r0, [r7, #12]
 80124f4:	60b9      	str	r1, [r7, #8]
 80124f6:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80124f8:	68bb      	ldr	r3, [r7, #8]
 80124fa:	331a      	adds	r3, #26
 80124fc:	687a      	ldr	r2, [r7, #4]
 80124fe:	b292      	uxth	r2, r2
 8012500:	4611      	mov	r1, r2
 8012502:	4618      	mov	r0, r3
 8012504:	f7fe ffdf 	bl	80114c6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8012508:	68fb      	ldr	r3, [r7, #12]
 801250a:	781b      	ldrb	r3, [r3, #0]
 801250c:	2b03      	cmp	r3, #3
 801250e:	d109      	bne.n	8012524 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8012510:	68bb      	ldr	r3, [r7, #8]
 8012512:	f103 0214 	add.w	r2, r3, #20
 8012516:	687b      	ldr	r3, [r7, #4]
 8012518:	0c1b      	lsrs	r3, r3, #16
 801251a:	b29b      	uxth	r3, r3
 801251c:	4619      	mov	r1, r3
 801251e:	4610      	mov	r0, r2
 8012520:	f7fe ffd1 	bl	80114c6 <st_word>
	}
}
 8012524:	bf00      	nop
 8012526:	3710      	adds	r7, #16
 8012528:	46bd      	mov	sp, r7
 801252a:	bd80      	pop	{r7, pc}

0801252c <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 801252c:	b580      	push	{r7, lr}
 801252e:	b086      	sub	sp, #24
 8012530:	af00      	add	r7, sp, #0
 8012532:	6078      	str	r0, [r7, #4]
 8012534:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8012536:	2304      	movs	r3, #4
 8012538:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 801253a:	687b      	ldr	r3, [r7, #4]
 801253c:	681b      	ldr	r3, [r3, #0]
 801253e:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 8012540:	e03c      	b.n	80125bc <dir_read+0x90>
		res = move_window(fs, dp->sect);
 8012542:	687b      	ldr	r3, [r7, #4]
 8012544:	69db      	ldr	r3, [r3, #28]
 8012546:	4619      	mov	r1, r3
 8012548:	6938      	ldr	r0, [r7, #16]
 801254a:	f7ff fa31 	bl	80119b0 <move_window>
 801254e:	4603      	mov	r3, r0
 8012550:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8012552:	7dfb      	ldrb	r3, [r7, #23]
 8012554:	2b00      	cmp	r3, #0
 8012556:	d136      	bne.n	80125c6 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8012558:	687b      	ldr	r3, [r7, #4]
 801255a:	6a1b      	ldr	r3, [r3, #32]
 801255c:	781b      	ldrb	r3, [r3, #0]
 801255e:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 8012560:	7bfb      	ldrb	r3, [r7, #15]
 8012562:	2b00      	cmp	r3, #0
 8012564:	d102      	bne.n	801256c <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8012566:	2304      	movs	r3, #4
 8012568:	75fb      	strb	r3, [r7, #23]
 801256a:	e031      	b.n	80125d0 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 801256c:	687b      	ldr	r3, [r7, #4]
 801256e:	6a1b      	ldr	r3, [r3, #32]
 8012570:	330b      	adds	r3, #11
 8012572:	781b      	ldrb	r3, [r3, #0]
 8012574:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012578:	73bb      	strb	r3, [r7, #14]
 801257a:	687b      	ldr	r3, [r7, #4]
 801257c:	7bba      	ldrb	r2, [r7, #14]
 801257e:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8012580:	7bfb      	ldrb	r3, [r7, #15]
 8012582:	2be5      	cmp	r3, #229	; 0xe5
 8012584:	d011      	beq.n	80125aa <dir_read+0x7e>
 8012586:	7bfb      	ldrb	r3, [r7, #15]
 8012588:	2b2e      	cmp	r3, #46	; 0x2e
 801258a:	d00e      	beq.n	80125aa <dir_read+0x7e>
 801258c:	7bbb      	ldrb	r3, [r7, #14]
 801258e:	2b0f      	cmp	r3, #15
 8012590:	d00b      	beq.n	80125aa <dir_read+0x7e>
 8012592:	7bbb      	ldrb	r3, [r7, #14]
 8012594:	f023 0320 	bic.w	r3, r3, #32
 8012598:	2b08      	cmp	r3, #8
 801259a:	bf0c      	ite	eq
 801259c:	2301      	moveq	r3, #1
 801259e:	2300      	movne	r3, #0
 80125a0:	b2db      	uxtb	r3, r3
 80125a2:	461a      	mov	r2, r3
 80125a4:	683b      	ldr	r3, [r7, #0]
 80125a6:	4293      	cmp	r3, r2
 80125a8:	d00f      	beq.n	80125ca <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 80125aa:	2100      	movs	r1, #0
 80125ac:	6878      	ldr	r0, [r7, #4]
 80125ae:	f7ff fe61 	bl	8012274 <dir_next>
 80125b2:	4603      	mov	r3, r0
 80125b4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80125b6:	7dfb      	ldrb	r3, [r7, #23]
 80125b8:	2b00      	cmp	r3, #0
 80125ba:	d108      	bne.n	80125ce <dir_read+0xa2>
	while (dp->sect) {
 80125bc:	687b      	ldr	r3, [r7, #4]
 80125be:	69db      	ldr	r3, [r3, #28]
 80125c0:	2b00      	cmp	r3, #0
 80125c2:	d1be      	bne.n	8012542 <dir_read+0x16>
 80125c4:	e004      	b.n	80125d0 <dir_read+0xa4>
		if (res != FR_OK) break;
 80125c6:	bf00      	nop
 80125c8:	e002      	b.n	80125d0 <dir_read+0xa4>
				break;
 80125ca:	bf00      	nop
 80125cc:	e000      	b.n	80125d0 <dir_read+0xa4>
		if (res != FR_OK) break;
 80125ce:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 80125d0:	7dfb      	ldrb	r3, [r7, #23]
 80125d2:	2b00      	cmp	r3, #0
 80125d4:	d002      	beq.n	80125dc <dir_read+0xb0>
 80125d6:	687b      	ldr	r3, [r7, #4]
 80125d8:	2200      	movs	r2, #0
 80125da:	61da      	str	r2, [r3, #28]
	return res;
 80125dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80125de:	4618      	mov	r0, r3
 80125e0:	3718      	adds	r7, #24
 80125e2:	46bd      	mov	sp, r7
 80125e4:	bd80      	pop	{r7, pc}

080125e6 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80125e6:	b580      	push	{r7, lr}
 80125e8:	b086      	sub	sp, #24
 80125ea:	af00      	add	r7, sp, #0
 80125ec:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	681b      	ldr	r3, [r3, #0]
 80125f2:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80125f4:	2100      	movs	r1, #0
 80125f6:	6878      	ldr	r0, [r7, #4]
 80125f8:	f7ff fdb3 	bl	8012162 <dir_sdi>
 80125fc:	4603      	mov	r3, r0
 80125fe:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8012600:	7dfb      	ldrb	r3, [r7, #23]
 8012602:	2b00      	cmp	r3, #0
 8012604:	d001      	beq.n	801260a <dir_find+0x24>
 8012606:	7dfb      	ldrb	r3, [r7, #23]
 8012608:	e03e      	b.n	8012688 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	69db      	ldr	r3, [r3, #28]
 801260e:	4619      	mov	r1, r3
 8012610:	6938      	ldr	r0, [r7, #16]
 8012612:	f7ff f9cd 	bl	80119b0 <move_window>
 8012616:	4603      	mov	r3, r0
 8012618:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 801261a:	7dfb      	ldrb	r3, [r7, #23]
 801261c:	2b00      	cmp	r3, #0
 801261e:	d12f      	bne.n	8012680 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8012620:	687b      	ldr	r3, [r7, #4]
 8012622:	6a1b      	ldr	r3, [r3, #32]
 8012624:	781b      	ldrb	r3, [r3, #0]
 8012626:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8012628:	7bfb      	ldrb	r3, [r7, #15]
 801262a:	2b00      	cmp	r3, #0
 801262c:	d102      	bne.n	8012634 <dir_find+0x4e>
 801262e:	2304      	movs	r3, #4
 8012630:	75fb      	strb	r3, [r7, #23]
 8012632:	e028      	b.n	8012686 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8012634:	687b      	ldr	r3, [r7, #4]
 8012636:	6a1b      	ldr	r3, [r3, #32]
 8012638:	330b      	adds	r3, #11
 801263a:	781b      	ldrb	r3, [r3, #0]
 801263c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012640:	b2da      	uxtb	r2, r3
 8012642:	687b      	ldr	r3, [r7, #4]
 8012644:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8012646:	687b      	ldr	r3, [r7, #4]
 8012648:	6a1b      	ldr	r3, [r3, #32]
 801264a:	330b      	adds	r3, #11
 801264c:	781b      	ldrb	r3, [r3, #0]
 801264e:	f003 0308 	and.w	r3, r3, #8
 8012652:	2b00      	cmp	r3, #0
 8012654:	d10a      	bne.n	801266c <dir_find+0x86>
 8012656:	687b      	ldr	r3, [r7, #4]
 8012658:	6a18      	ldr	r0, [r3, #32]
 801265a:	687b      	ldr	r3, [r7, #4]
 801265c:	3324      	adds	r3, #36	; 0x24
 801265e:	220b      	movs	r2, #11
 8012660:	4619      	mov	r1, r3
 8012662:	f7fe ffb2 	bl	80115ca <mem_cmp>
 8012666:	4603      	mov	r3, r0
 8012668:	2b00      	cmp	r3, #0
 801266a:	d00b      	beq.n	8012684 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 801266c:	2100      	movs	r1, #0
 801266e:	6878      	ldr	r0, [r7, #4]
 8012670:	f7ff fe00 	bl	8012274 <dir_next>
 8012674:	4603      	mov	r3, r0
 8012676:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8012678:	7dfb      	ldrb	r3, [r7, #23]
 801267a:	2b00      	cmp	r3, #0
 801267c:	d0c5      	beq.n	801260a <dir_find+0x24>
 801267e:	e002      	b.n	8012686 <dir_find+0xa0>
		if (res != FR_OK) break;
 8012680:	bf00      	nop
 8012682:	e000      	b.n	8012686 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8012684:	bf00      	nop

	return res;
 8012686:	7dfb      	ldrb	r3, [r7, #23]
}
 8012688:	4618      	mov	r0, r3
 801268a:	3718      	adds	r7, #24
 801268c:	46bd      	mov	sp, r7
 801268e:	bd80      	pop	{r7, pc}

08012690 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8012690:	b580      	push	{r7, lr}
 8012692:	b084      	sub	sp, #16
 8012694:	af00      	add	r7, sp, #0
 8012696:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8012698:	687b      	ldr	r3, [r7, #4]
 801269a:	681b      	ldr	r3, [r3, #0]
 801269c:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 801269e:	2101      	movs	r1, #1
 80126a0:	6878      	ldr	r0, [r7, #4]
 80126a2:	f7ff febd 	bl	8012420 <dir_alloc>
 80126a6:	4603      	mov	r3, r0
 80126a8:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80126aa:	7bfb      	ldrb	r3, [r7, #15]
 80126ac:	2b00      	cmp	r3, #0
 80126ae:	d11c      	bne.n	80126ea <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80126b0:	687b      	ldr	r3, [r7, #4]
 80126b2:	69db      	ldr	r3, [r3, #28]
 80126b4:	4619      	mov	r1, r3
 80126b6:	68b8      	ldr	r0, [r7, #8]
 80126b8:	f7ff f97a 	bl	80119b0 <move_window>
 80126bc:	4603      	mov	r3, r0
 80126be:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80126c0:	7bfb      	ldrb	r3, [r7, #15]
 80126c2:	2b00      	cmp	r3, #0
 80126c4:	d111      	bne.n	80126ea <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80126c6:	687b      	ldr	r3, [r7, #4]
 80126c8:	6a1b      	ldr	r3, [r3, #32]
 80126ca:	2220      	movs	r2, #32
 80126cc:	2100      	movs	r1, #0
 80126ce:	4618      	mov	r0, r3
 80126d0:	f7fe ff61 	bl	8011596 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80126d4:	687b      	ldr	r3, [r7, #4]
 80126d6:	6a18      	ldr	r0, [r3, #32]
 80126d8:	687b      	ldr	r3, [r7, #4]
 80126da:	3324      	adds	r3, #36	; 0x24
 80126dc:	220b      	movs	r2, #11
 80126de:	4619      	mov	r1, r3
 80126e0:	f7fe ff38 	bl	8011554 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80126e4:	68bb      	ldr	r3, [r7, #8]
 80126e6:	2201      	movs	r2, #1
 80126e8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80126ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80126ec:	4618      	mov	r0, r3
 80126ee:	3710      	adds	r7, #16
 80126f0:	46bd      	mov	sp, r7
 80126f2:	bd80      	pop	{r7, pc}

080126f4 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 80126f4:	b580      	push	{r7, lr}
 80126f6:	b084      	sub	sp, #16
 80126f8:	af00      	add	r7, sp, #0
 80126fa:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80126fc:	687b      	ldr	r3, [r7, #4]
 80126fe:	681b      	ldr	r3, [r3, #0]
 8012700:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 8012702:	687b      	ldr	r3, [r7, #4]
 8012704:	69db      	ldr	r3, [r3, #28]
 8012706:	4619      	mov	r1, r3
 8012708:	68f8      	ldr	r0, [r7, #12]
 801270a:	f7ff f951 	bl	80119b0 <move_window>
 801270e:	4603      	mov	r3, r0
 8012710:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 8012712:	7afb      	ldrb	r3, [r7, #11]
 8012714:	2b00      	cmp	r3, #0
 8012716:	d106      	bne.n	8012726 <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 8012718:	687b      	ldr	r3, [r7, #4]
 801271a:	6a1b      	ldr	r3, [r3, #32]
 801271c:	22e5      	movs	r2, #229	; 0xe5
 801271e:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 8012720:	68fb      	ldr	r3, [r7, #12]
 8012722:	2201      	movs	r2, #1
 8012724:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 8012726:	7afb      	ldrb	r3, [r7, #11]
}
 8012728:	4618      	mov	r0, r3
 801272a:	3710      	adds	r7, #16
 801272c:	46bd      	mov	sp, r7
 801272e:	bd80      	pop	{r7, pc}

08012730 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8012730:	b580      	push	{r7, lr}
 8012732:	b088      	sub	sp, #32
 8012734:	af00      	add	r7, sp, #0
 8012736:	6078      	str	r0, [r7, #4]
 8012738:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 801273a:	683b      	ldr	r3, [r7, #0]
 801273c:	681b      	ldr	r3, [r3, #0]
 801273e:	60fb      	str	r3, [r7, #12]
 8012740:	687b      	ldr	r3, [r7, #4]
 8012742:	3324      	adds	r3, #36	; 0x24
 8012744:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8012746:	220b      	movs	r2, #11
 8012748:	2120      	movs	r1, #32
 801274a:	68b8      	ldr	r0, [r7, #8]
 801274c:	f7fe ff23 	bl	8011596 <mem_set>
	si = i = 0; ni = 8;
 8012750:	2300      	movs	r3, #0
 8012752:	613b      	str	r3, [r7, #16]
 8012754:	693b      	ldr	r3, [r7, #16]
 8012756:	617b      	str	r3, [r7, #20]
 8012758:	2308      	movs	r3, #8
 801275a:	61bb      	str	r3, [r7, #24]
#if _FS_RPATH != 0
	if (p[si] == '.') { /* Is this a dot entry? */
 801275c:	68fa      	ldr	r2, [r7, #12]
 801275e:	697b      	ldr	r3, [r7, #20]
 8012760:	4413      	add	r3, r2
 8012762:	781b      	ldrb	r3, [r3, #0]
 8012764:	2b2e      	cmp	r3, #46	; 0x2e
 8012766:	d12f      	bne.n	80127c8 <create_name+0x98>
		for (;;) {
			c = (BYTE)p[si++];
 8012768:	697b      	ldr	r3, [r7, #20]
 801276a:	1c5a      	adds	r2, r3, #1
 801276c:	617a      	str	r2, [r7, #20]
 801276e:	68fa      	ldr	r2, [r7, #12]
 8012770:	4413      	add	r3, r2
 8012772:	781b      	ldrb	r3, [r3, #0]
 8012774:	77fb      	strb	r3, [r7, #31]
			if (c != '.' || si >= 3) break;
 8012776:	7ffb      	ldrb	r3, [r7, #31]
 8012778:	2b2e      	cmp	r3, #46	; 0x2e
 801277a:	d10a      	bne.n	8012792 <create_name+0x62>
 801277c:	697b      	ldr	r3, [r7, #20]
 801277e:	2b02      	cmp	r3, #2
 8012780:	d807      	bhi.n	8012792 <create_name+0x62>
			sfn[i++] = c;
 8012782:	693b      	ldr	r3, [r7, #16]
 8012784:	1c5a      	adds	r2, r3, #1
 8012786:	613a      	str	r2, [r7, #16]
 8012788:	68ba      	ldr	r2, [r7, #8]
 801278a:	4413      	add	r3, r2
 801278c:	7ffa      	ldrb	r2, [r7, #31]
 801278e:	701a      	strb	r2, [r3, #0]
			c = (BYTE)p[si++];
 8012790:	e7ea      	b.n	8012768 <create_name+0x38>
		}
		if (c != '/' && c != '\\' && c > ' ') return FR_INVALID_NAME;
 8012792:	7ffb      	ldrb	r3, [r7, #31]
 8012794:	2b2f      	cmp	r3, #47	; 0x2f
 8012796:	d007      	beq.n	80127a8 <create_name+0x78>
 8012798:	7ffb      	ldrb	r3, [r7, #31]
 801279a:	2b5c      	cmp	r3, #92	; 0x5c
 801279c:	d004      	beq.n	80127a8 <create_name+0x78>
 801279e:	7ffb      	ldrb	r3, [r7, #31]
 80127a0:	2b20      	cmp	r3, #32
 80127a2:	d901      	bls.n	80127a8 <create_name+0x78>
 80127a4:	2306      	movs	r3, #6
 80127a6:	e084      	b.n	80128b2 <create_name+0x182>
		*path = p + si;								/* Return pointer to the next segment */
 80127a8:	68fa      	ldr	r2, [r7, #12]
 80127aa:	697b      	ldr	r3, [r7, #20]
 80127ac:	441a      	add	r2, r3
 80127ae:	683b      	ldr	r3, [r7, #0]
 80127b0:	601a      	str	r2, [r3, #0]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
 80127b2:	7ffb      	ldrb	r3, [r7, #31]
 80127b4:	2b20      	cmp	r3, #32
 80127b6:	d801      	bhi.n	80127bc <create_name+0x8c>
 80127b8:	2224      	movs	r2, #36	; 0x24
 80127ba:	e000      	b.n	80127be <create_name+0x8e>
 80127bc:	2220      	movs	r2, #32
 80127be:	68bb      	ldr	r3, [r7, #8]
 80127c0:	330b      	adds	r3, #11
 80127c2:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 80127c4:	2300      	movs	r3, #0
 80127c6:	e074      	b.n	80128b2 <create_name+0x182>
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80127c8:	697b      	ldr	r3, [r7, #20]
 80127ca:	1c5a      	adds	r2, r3, #1
 80127cc:	617a      	str	r2, [r7, #20]
 80127ce:	68fa      	ldr	r2, [r7, #12]
 80127d0:	4413      	add	r3, r2
 80127d2:	781b      	ldrb	r3, [r3, #0]
 80127d4:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80127d6:	7ffb      	ldrb	r3, [r7, #31]
 80127d8:	2b20      	cmp	r3, #32
 80127da:	d94e      	bls.n	801287a <create_name+0x14a>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80127dc:	7ffb      	ldrb	r3, [r7, #31]
 80127de:	2b2f      	cmp	r3, #47	; 0x2f
 80127e0:	d006      	beq.n	80127f0 <create_name+0xc0>
 80127e2:	7ffb      	ldrb	r3, [r7, #31]
 80127e4:	2b5c      	cmp	r3, #92	; 0x5c
 80127e6:	d110      	bne.n	801280a <create_name+0xda>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80127e8:	e002      	b.n	80127f0 <create_name+0xc0>
 80127ea:	697b      	ldr	r3, [r7, #20]
 80127ec:	3301      	adds	r3, #1
 80127ee:	617b      	str	r3, [r7, #20]
 80127f0:	68fa      	ldr	r2, [r7, #12]
 80127f2:	697b      	ldr	r3, [r7, #20]
 80127f4:	4413      	add	r3, r2
 80127f6:	781b      	ldrb	r3, [r3, #0]
 80127f8:	2b2f      	cmp	r3, #47	; 0x2f
 80127fa:	d0f6      	beq.n	80127ea <create_name+0xba>
 80127fc:	68fa      	ldr	r2, [r7, #12]
 80127fe:	697b      	ldr	r3, [r7, #20]
 8012800:	4413      	add	r3, r2
 8012802:	781b      	ldrb	r3, [r3, #0]
 8012804:	2b5c      	cmp	r3, #92	; 0x5c
 8012806:	d0f0      	beq.n	80127ea <create_name+0xba>
			break;
 8012808:	e038      	b.n	801287c <create_name+0x14c>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 801280a:	7ffb      	ldrb	r3, [r7, #31]
 801280c:	2b2e      	cmp	r3, #46	; 0x2e
 801280e:	d003      	beq.n	8012818 <create_name+0xe8>
 8012810:	693a      	ldr	r2, [r7, #16]
 8012812:	69bb      	ldr	r3, [r7, #24]
 8012814:	429a      	cmp	r2, r3
 8012816:	d30c      	bcc.n	8012832 <create_name+0x102>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8012818:	69bb      	ldr	r3, [r7, #24]
 801281a:	2b0b      	cmp	r3, #11
 801281c:	d002      	beq.n	8012824 <create_name+0xf4>
 801281e:	7ffb      	ldrb	r3, [r7, #31]
 8012820:	2b2e      	cmp	r3, #46	; 0x2e
 8012822:	d001      	beq.n	8012828 <create_name+0xf8>
 8012824:	2306      	movs	r3, #6
 8012826:	e044      	b.n	80128b2 <create_name+0x182>
			i = 8; ni = 11;				/* Goto extension */
 8012828:	2308      	movs	r3, #8
 801282a:	613b      	str	r3, [r7, #16]
 801282c:	230b      	movs	r3, #11
 801282e:	61bb      	str	r3, [r7, #24]
			continue;
 8012830:	e022      	b.n	8012878 <create_name+0x148>
		}
		if (c >= 0x80) {				/* Extended character? */
 8012832:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012836:	2b00      	cmp	r3, #0
 8012838:	da04      	bge.n	8012844 <create_name+0x114>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 801283a:	7ffb      	ldrb	r3, [r7, #31]
 801283c:	3b80      	subs	r3, #128	; 0x80
 801283e:	4a1f      	ldr	r2, [pc, #124]	; (80128bc <create_name+0x18c>)
 8012840:	5cd3      	ldrb	r3, [r2, r3]
 8012842:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8012844:	7ffb      	ldrb	r3, [r7, #31]
 8012846:	4619      	mov	r1, r3
 8012848:	481d      	ldr	r0, [pc, #116]	; (80128c0 <create_name+0x190>)
 801284a:	f7fe fee5 	bl	8011618 <chk_chr>
 801284e:	4603      	mov	r3, r0
 8012850:	2b00      	cmp	r3, #0
 8012852:	d001      	beq.n	8012858 <create_name+0x128>
 8012854:	2306      	movs	r3, #6
 8012856:	e02c      	b.n	80128b2 <create_name+0x182>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8012858:	7ffb      	ldrb	r3, [r7, #31]
 801285a:	2b60      	cmp	r3, #96	; 0x60
 801285c:	d905      	bls.n	801286a <create_name+0x13a>
 801285e:	7ffb      	ldrb	r3, [r7, #31]
 8012860:	2b7a      	cmp	r3, #122	; 0x7a
 8012862:	d802      	bhi.n	801286a <create_name+0x13a>
 8012864:	7ffb      	ldrb	r3, [r7, #31]
 8012866:	3b20      	subs	r3, #32
 8012868:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 801286a:	693b      	ldr	r3, [r7, #16]
 801286c:	1c5a      	adds	r2, r3, #1
 801286e:	613a      	str	r2, [r7, #16]
 8012870:	68ba      	ldr	r2, [r7, #8]
 8012872:	4413      	add	r3, r2
 8012874:	7ffa      	ldrb	r2, [r7, #31]
 8012876:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8012878:	e7a6      	b.n	80127c8 <create_name+0x98>
		if (c <= ' ') break; 			/* Break if end of the path name */
 801287a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 801287c:	68fa      	ldr	r2, [r7, #12]
 801287e:	697b      	ldr	r3, [r7, #20]
 8012880:	441a      	add	r2, r3
 8012882:	683b      	ldr	r3, [r7, #0]
 8012884:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8012886:	693b      	ldr	r3, [r7, #16]
 8012888:	2b00      	cmp	r3, #0
 801288a:	d101      	bne.n	8012890 <create_name+0x160>
 801288c:	2306      	movs	r3, #6
 801288e:	e010      	b.n	80128b2 <create_name+0x182>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8012890:	68bb      	ldr	r3, [r7, #8]
 8012892:	781b      	ldrb	r3, [r3, #0]
 8012894:	2be5      	cmp	r3, #229	; 0xe5
 8012896:	d102      	bne.n	801289e <create_name+0x16e>
 8012898:	68bb      	ldr	r3, [r7, #8]
 801289a:	2205      	movs	r2, #5
 801289c:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 801289e:	7ffb      	ldrb	r3, [r7, #31]
 80128a0:	2b20      	cmp	r3, #32
 80128a2:	d801      	bhi.n	80128a8 <create_name+0x178>
 80128a4:	2204      	movs	r2, #4
 80128a6:	e000      	b.n	80128aa <create_name+0x17a>
 80128a8:	2200      	movs	r2, #0
 80128aa:	68bb      	ldr	r3, [r7, #8]
 80128ac:	330b      	adds	r3, #11
 80128ae:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80128b0:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80128b2:	4618      	mov	r0, r3
 80128b4:	3720      	adds	r7, #32
 80128b6:	46bd      	mov	sp, r7
 80128b8:	bd80      	pop	{r7, pc}
 80128ba:	bf00      	nop
 80128bc:	08018e74 	.word	0x08018e74
 80128c0:	08018e24 	.word	0x08018e24

080128c4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80128c4:	b580      	push	{r7, lr}
 80128c6:	b086      	sub	sp, #24
 80128c8:	af00      	add	r7, sp, #0
 80128ca:	6078      	str	r0, [r7, #4]
 80128cc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80128ce:	687b      	ldr	r3, [r7, #4]
 80128d0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80128d2:	693b      	ldr	r3, [r7, #16]
 80128d4:	681b      	ldr	r3, [r3, #0]
 80128d6:	60fb      	str	r3, [r7, #12]


#if _FS_RPATH != 0
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
 80128d8:	683b      	ldr	r3, [r7, #0]
 80128da:	781b      	ldrb	r3, [r3, #0]
 80128dc:	2b2f      	cmp	r3, #47	; 0x2f
 80128de:	d00b      	beq.n	80128f8 <follow_path+0x34>
 80128e0:	683b      	ldr	r3, [r7, #0]
 80128e2:	781b      	ldrb	r3, [r3, #0]
 80128e4:	2b5c      	cmp	r3, #92	; 0x5c
 80128e6:	d007      	beq.n	80128f8 <follow_path+0x34>
		obj->sclust = fs->cdir;				/* Start from current directory */
 80128e8:	68fb      	ldr	r3, [r7, #12]
 80128ea:	699a      	ldr	r2, [r3, #24]
 80128ec:	693b      	ldr	r3, [r7, #16]
 80128ee:	609a      	str	r2, [r3, #8]
 80128f0:	e00d      	b.n	801290e <follow_path+0x4a>
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80128f2:	683b      	ldr	r3, [r7, #0]
 80128f4:	3301      	adds	r3, #1
 80128f6:	603b      	str	r3, [r7, #0]
 80128f8:	683b      	ldr	r3, [r7, #0]
 80128fa:	781b      	ldrb	r3, [r3, #0]
 80128fc:	2b2f      	cmp	r3, #47	; 0x2f
 80128fe:	d0f8      	beq.n	80128f2 <follow_path+0x2e>
 8012900:	683b      	ldr	r3, [r7, #0]
 8012902:	781b      	ldrb	r3, [r3, #0]
 8012904:	2b5c      	cmp	r3, #92	; 0x5c
 8012906:	d0f4      	beq.n	80128f2 <follow_path+0x2e>
		obj->sclust = 0;					/* Start from root directory */
 8012908:	693b      	ldr	r3, [r7, #16]
 801290a:	2200      	movs	r2, #0
 801290c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 801290e:	683b      	ldr	r3, [r7, #0]
 8012910:	781b      	ldrb	r3, [r3, #0]
 8012912:	2b1f      	cmp	r3, #31
 8012914:	d80a      	bhi.n	801292c <follow_path+0x68>
		dp->fn[NSFLAG] = NS_NONAME;
 8012916:	687b      	ldr	r3, [r7, #4]
 8012918:	2280      	movs	r2, #128	; 0x80
 801291a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 801291e:	2100      	movs	r1, #0
 8012920:	6878      	ldr	r0, [r7, #4]
 8012922:	f7ff fc1e 	bl	8012162 <dir_sdi>
 8012926:	4603      	mov	r3, r0
 8012928:	75fb      	strb	r3, [r7, #23]
 801292a:	e05b      	b.n	80129e4 <follow_path+0x120>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801292c:	463b      	mov	r3, r7
 801292e:	4619      	mov	r1, r3
 8012930:	6878      	ldr	r0, [r7, #4]
 8012932:	f7ff fefd 	bl	8012730 <create_name>
 8012936:	4603      	mov	r3, r0
 8012938:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801293a:	7dfb      	ldrb	r3, [r7, #23]
 801293c:	2b00      	cmp	r3, #0
 801293e:	d14c      	bne.n	80129da <follow_path+0x116>
			res = dir_find(dp);				/* Find an object with the segment name */
 8012940:	6878      	ldr	r0, [r7, #4]
 8012942:	f7ff fe50 	bl	80125e6 <dir_find>
 8012946:	4603      	mov	r3, r0
 8012948:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801294a:	687b      	ldr	r3, [r7, #4]
 801294c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012950:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8012952:	7dfb      	ldrb	r3, [r7, #23]
 8012954:	2b00      	cmp	r3, #0
 8012956:	d01b      	beq.n	8012990 <follow_path+0xcc>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8012958:	7dfb      	ldrb	r3, [r7, #23]
 801295a:	2b04      	cmp	r3, #4
 801295c:	d13f      	bne.n	80129de <follow_path+0x11a>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 801295e:	7afb      	ldrb	r3, [r7, #11]
 8012960:	f003 0320 	and.w	r3, r3, #32
 8012964:	2b00      	cmp	r3, #0
 8012966:	d00b      	beq.n	8012980 <follow_path+0xbc>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 8012968:	7afb      	ldrb	r3, [r7, #11]
 801296a:	f003 0304 	and.w	r3, r3, #4
 801296e:	2b00      	cmp	r3, #0
 8012970:	d031      	beq.n	80129d6 <follow_path+0x112>
						dp->fn[NSFLAG] = NS_NONAME;
 8012972:	687b      	ldr	r3, [r7, #4]
 8012974:	2280      	movs	r2, #128	; 0x80
 8012976:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
						res = FR_OK;
 801297a:	2300      	movs	r3, #0
 801297c:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 801297e:	e02e      	b.n	80129de <follow_path+0x11a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8012980:	7afb      	ldrb	r3, [r7, #11]
 8012982:	f003 0304 	and.w	r3, r3, #4
 8012986:	2b00      	cmp	r3, #0
 8012988:	d129      	bne.n	80129de <follow_path+0x11a>
 801298a:	2305      	movs	r3, #5
 801298c:	75fb      	strb	r3, [r7, #23]
				break;
 801298e:	e026      	b.n	80129de <follow_path+0x11a>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8012990:	7afb      	ldrb	r3, [r7, #11]
 8012992:	f003 0304 	and.w	r3, r3, #4
 8012996:	2b00      	cmp	r3, #0
 8012998:	d123      	bne.n	80129e2 <follow_path+0x11e>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 801299a:	693b      	ldr	r3, [r7, #16]
 801299c:	799b      	ldrb	r3, [r3, #6]
 801299e:	f003 0310 	and.w	r3, r3, #16
 80129a2:	2b00      	cmp	r3, #0
 80129a4:	d102      	bne.n	80129ac <follow_path+0xe8>
				res = FR_NO_PATH; break;
 80129a6:	2305      	movs	r3, #5
 80129a8:	75fb      	strb	r3, [r7, #23]
 80129aa:	e01b      	b.n	80129e4 <follow_path+0x120>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80129ac:	68fb      	ldr	r3, [r7, #12]
 80129ae:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	695b      	ldr	r3, [r3, #20]
 80129b6:	68fa      	ldr	r2, [r7, #12]
 80129b8:	8992      	ldrh	r2, [r2, #12]
 80129ba:	fbb3 f0f2 	udiv	r0, r3, r2
 80129be:	fb02 f200 	mul.w	r2, r2, r0
 80129c2:	1a9b      	subs	r3, r3, r2
 80129c4:	440b      	add	r3, r1
 80129c6:	4619      	mov	r1, r3
 80129c8:	68f8      	ldr	r0, [r7, #12]
 80129ca:	f7ff fd70 	bl	80124ae <ld_clust>
 80129ce:	4602      	mov	r2, r0
 80129d0:	693b      	ldr	r3, [r7, #16]
 80129d2:	609a      	str	r2, [r3, #8]
 80129d4:	e7aa      	b.n	801292c <follow_path+0x68>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 80129d6:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80129d8:	e7a8      	b.n	801292c <follow_path+0x68>
			if (res != FR_OK) break;
 80129da:	bf00      	nop
 80129dc:	e002      	b.n	80129e4 <follow_path+0x120>
				break;
 80129de:	bf00      	nop
 80129e0:	e000      	b.n	80129e4 <follow_path+0x120>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80129e2:	bf00      	nop
			}
		}
	}

	return res;
 80129e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80129e6:	4618      	mov	r0, r3
 80129e8:	3718      	adds	r7, #24
 80129ea:	46bd      	mov	sp, r7
 80129ec:	bd80      	pop	{r7, pc}

080129ee <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80129ee:	b480      	push	{r7}
 80129f0:	b087      	sub	sp, #28
 80129f2:	af00      	add	r7, sp, #0
 80129f4:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80129f6:	f04f 33ff 	mov.w	r3, #4294967295
 80129fa:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80129fc:	687b      	ldr	r3, [r7, #4]
 80129fe:	681b      	ldr	r3, [r3, #0]
 8012a00:	2b00      	cmp	r3, #0
 8012a02:	d031      	beq.n	8012a68 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8012a04:	687b      	ldr	r3, [r7, #4]
 8012a06:	681b      	ldr	r3, [r3, #0]
 8012a08:	617b      	str	r3, [r7, #20]
 8012a0a:	e002      	b.n	8012a12 <get_ldnumber+0x24>
 8012a0c:	697b      	ldr	r3, [r7, #20]
 8012a0e:	3301      	adds	r3, #1
 8012a10:	617b      	str	r3, [r7, #20]
 8012a12:	697b      	ldr	r3, [r7, #20]
 8012a14:	781b      	ldrb	r3, [r3, #0]
 8012a16:	2b20      	cmp	r3, #32
 8012a18:	d903      	bls.n	8012a22 <get_ldnumber+0x34>
 8012a1a:	697b      	ldr	r3, [r7, #20]
 8012a1c:	781b      	ldrb	r3, [r3, #0]
 8012a1e:	2b3a      	cmp	r3, #58	; 0x3a
 8012a20:	d1f4      	bne.n	8012a0c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8012a22:	697b      	ldr	r3, [r7, #20]
 8012a24:	781b      	ldrb	r3, [r3, #0]
 8012a26:	2b3a      	cmp	r3, #58	; 0x3a
 8012a28:	d11c      	bne.n	8012a64 <get_ldnumber+0x76>
			tp = *path;
 8012a2a:	687b      	ldr	r3, [r7, #4]
 8012a2c:	681b      	ldr	r3, [r3, #0]
 8012a2e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8012a30:	68fb      	ldr	r3, [r7, #12]
 8012a32:	1c5a      	adds	r2, r3, #1
 8012a34:	60fa      	str	r2, [r7, #12]
 8012a36:	781b      	ldrb	r3, [r3, #0]
 8012a38:	3b30      	subs	r3, #48	; 0x30
 8012a3a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8012a3c:	68bb      	ldr	r3, [r7, #8]
 8012a3e:	2b09      	cmp	r3, #9
 8012a40:	d80e      	bhi.n	8012a60 <get_ldnumber+0x72>
 8012a42:	68fa      	ldr	r2, [r7, #12]
 8012a44:	697b      	ldr	r3, [r7, #20]
 8012a46:	429a      	cmp	r2, r3
 8012a48:	d10a      	bne.n	8012a60 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8012a4a:	68bb      	ldr	r3, [r7, #8]
 8012a4c:	2b00      	cmp	r3, #0
 8012a4e:	d107      	bne.n	8012a60 <get_ldnumber+0x72>
					vol = (int)i;
 8012a50:	68bb      	ldr	r3, [r7, #8]
 8012a52:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8012a54:	697b      	ldr	r3, [r7, #20]
 8012a56:	3301      	adds	r3, #1
 8012a58:	617b      	str	r3, [r7, #20]
 8012a5a:	687b      	ldr	r3, [r7, #4]
 8012a5c:	697a      	ldr	r2, [r7, #20]
 8012a5e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8012a60:	693b      	ldr	r3, [r7, #16]
 8012a62:	e002      	b.n	8012a6a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8012a64:	2300      	movs	r3, #0
 8012a66:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8012a68:	693b      	ldr	r3, [r7, #16]
}
 8012a6a:	4618      	mov	r0, r3
 8012a6c:	371c      	adds	r7, #28
 8012a6e:	46bd      	mov	sp, r7
 8012a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a74:	4770      	bx	lr
	...

08012a78 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8012a78:	b580      	push	{r7, lr}
 8012a7a:	b082      	sub	sp, #8
 8012a7c:	af00      	add	r7, sp, #0
 8012a7e:	6078      	str	r0, [r7, #4]
 8012a80:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8012a82:	687b      	ldr	r3, [r7, #4]
 8012a84:	2200      	movs	r2, #0
 8012a86:	70da      	strb	r2, [r3, #3]
 8012a88:	687b      	ldr	r3, [r7, #4]
 8012a8a:	f04f 32ff 	mov.w	r2, #4294967295
 8012a8e:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8012a90:	6839      	ldr	r1, [r7, #0]
 8012a92:	6878      	ldr	r0, [r7, #4]
 8012a94:	f7fe ff8c 	bl	80119b0 <move_window>
 8012a98:	4603      	mov	r3, r0
 8012a9a:	2b00      	cmp	r3, #0
 8012a9c:	d001      	beq.n	8012aa2 <check_fs+0x2a>
 8012a9e:	2304      	movs	r3, #4
 8012aa0:	e038      	b.n	8012b14 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	3338      	adds	r3, #56	; 0x38
 8012aa6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8012aaa:	4618      	mov	r0, r3
 8012aac:	f7fe fcd0 	bl	8011450 <ld_word>
 8012ab0:	4603      	mov	r3, r0
 8012ab2:	461a      	mov	r2, r3
 8012ab4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8012ab8:	429a      	cmp	r2, r3
 8012aba:	d001      	beq.n	8012ac0 <check_fs+0x48>
 8012abc:	2303      	movs	r3, #3
 8012abe:	e029      	b.n	8012b14 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8012ac0:	687b      	ldr	r3, [r7, #4]
 8012ac2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8012ac6:	2be9      	cmp	r3, #233	; 0xe9
 8012ac8:	d009      	beq.n	8012ade <check_fs+0x66>
 8012aca:	687b      	ldr	r3, [r7, #4]
 8012acc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8012ad0:	2beb      	cmp	r3, #235	; 0xeb
 8012ad2:	d11e      	bne.n	8012b12 <check_fs+0x9a>
 8012ad4:	687b      	ldr	r3, [r7, #4]
 8012ad6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8012ada:	2b90      	cmp	r3, #144	; 0x90
 8012adc:	d119      	bne.n	8012b12 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8012ade:	687b      	ldr	r3, [r7, #4]
 8012ae0:	3338      	adds	r3, #56	; 0x38
 8012ae2:	3336      	adds	r3, #54	; 0x36
 8012ae4:	4618      	mov	r0, r3
 8012ae6:	f7fe fccb 	bl	8011480 <ld_dword>
 8012aea:	4603      	mov	r3, r0
 8012aec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8012af0:	4a0a      	ldr	r2, [pc, #40]	; (8012b1c <check_fs+0xa4>)
 8012af2:	4293      	cmp	r3, r2
 8012af4:	d101      	bne.n	8012afa <check_fs+0x82>
 8012af6:	2300      	movs	r3, #0
 8012af8:	e00c      	b.n	8012b14 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8012afa:	687b      	ldr	r3, [r7, #4]
 8012afc:	3338      	adds	r3, #56	; 0x38
 8012afe:	3352      	adds	r3, #82	; 0x52
 8012b00:	4618      	mov	r0, r3
 8012b02:	f7fe fcbd 	bl	8011480 <ld_dword>
 8012b06:	4602      	mov	r2, r0
 8012b08:	4b05      	ldr	r3, [pc, #20]	; (8012b20 <check_fs+0xa8>)
 8012b0a:	429a      	cmp	r2, r3
 8012b0c:	d101      	bne.n	8012b12 <check_fs+0x9a>
 8012b0e:	2300      	movs	r3, #0
 8012b10:	e000      	b.n	8012b14 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8012b12:	2302      	movs	r3, #2
}
 8012b14:	4618      	mov	r0, r3
 8012b16:	3708      	adds	r7, #8
 8012b18:	46bd      	mov	sp, r7
 8012b1a:	bd80      	pop	{r7, pc}
 8012b1c:	00544146 	.word	0x00544146
 8012b20:	33544146 	.word	0x33544146

08012b24 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8012b24:	b580      	push	{r7, lr}
 8012b26:	b096      	sub	sp, #88	; 0x58
 8012b28:	af00      	add	r7, sp, #0
 8012b2a:	60f8      	str	r0, [r7, #12]
 8012b2c:	60b9      	str	r1, [r7, #8]
 8012b2e:	4613      	mov	r3, r2
 8012b30:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8012b32:	68bb      	ldr	r3, [r7, #8]
 8012b34:	2200      	movs	r2, #0
 8012b36:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8012b38:	68f8      	ldr	r0, [r7, #12]
 8012b3a:	f7ff ff58 	bl	80129ee <get_ldnumber>
 8012b3e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8012b40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012b42:	2b00      	cmp	r3, #0
 8012b44:	da01      	bge.n	8012b4a <find_volume+0x26>
 8012b46:	230b      	movs	r3, #11
 8012b48:	e268      	b.n	801301c <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8012b4a:	4ab0      	ldr	r2, [pc, #704]	; (8012e0c <find_volume+0x2e8>)
 8012b4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012b4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012b52:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8012b54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b56:	2b00      	cmp	r3, #0
 8012b58:	d101      	bne.n	8012b5e <find_volume+0x3a>
 8012b5a:	230c      	movs	r3, #12
 8012b5c:	e25e      	b.n	801301c <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8012b5e:	68bb      	ldr	r3, [r7, #8]
 8012b60:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012b62:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8012b64:	79fb      	ldrb	r3, [r7, #7]
 8012b66:	f023 0301 	bic.w	r3, r3, #1
 8012b6a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8012b6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b6e:	781b      	ldrb	r3, [r3, #0]
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	d01a      	beq.n	8012baa <find_volume+0x86>
		stat = disk_status(fs->drv);
 8012b74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b76:	785b      	ldrb	r3, [r3, #1]
 8012b78:	4618      	mov	r0, r3
 8012b7a:	f7fe fbcb 	bl	8011314 <disk_status>
 8012b7e:	4603      	mov	r3, r0
 8012b80:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8012b84:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012b88:	f003 0301 	and.w	r3, r3, #1
 8012b8c:	2b00      	cmp	r3, #0
 8012b8e:	d10c      	bne.n	8012baa <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8012b90:	79fb      	ldrb	r3, [r7, #7]
 8012b92:	2b00      	cmp	r3, #0
 8012b94:	d007      	beq.n	8012ba6 <find_volume+0x82>
 8012b96:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012b9a:	f003 0304 	and.w	r3, r3, #4
 8012b9e:	2b00      	cmp	r3, #0
 8012ba0:	d001      	beq.n	8012ba6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8012ba2:	230a      	movs	r3, #10
 8012ba4:	e23a      	b.n	801301c <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 8012ba6:	2300      	movs	r3, #0
 8012ba8:	e238      	b.n	801301c <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8012baa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012bac:	2200      	movs	r2, #0
 8012bae:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8012bb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012bb2:	b2da      	uxtb	r2, r3
 8012bb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012bb6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8012bb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012bba:	785b      	ldrb	r3, [r3, #1]
 8012bbc:	4618      	mov	r0, r3
 8012bbe:	f7fe fbc3 	bl	8011348 <disk_initialize>
 8012bc2:	4603      	mov	r3, r0
 8012bc4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8012bc8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012bcc:	f003 0301 	and.w	r3, r3, #1
 8012bd0:	2b00      	cmp	r3, #0
 8012bd2:	d001      	beq.n	8012bd8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8012bd4:	2303      	movs	r3, #3
 8012bd6:	e221      	b.n	801301c <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8012bd8:	79fb      	ldrb	r3, [r7, #7]
 8012bda:	2b00      	cmp	r3, #0
 8012bdc:	d007      	beq.n	8012bee <find_volume+0xca>
 8012bde:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012be2:	f003 0304 	and.w	r3, r3, #4
 8012be6:	2b00      	cmp	r3, #0
 8012be8:	d001      	beq.n	8012bee <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8012bea:	230a      	movs	r3, #10
 8012bec:	e216      	b.n	801301c <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8012bee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012bf0:	7858      	ldrb	r0, [r3, #1]
 8012bf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012bf4:	330c      	adds	r3, #12
 8012bf6:	461a      	mov	r2, r3
 8012bf8:	2102      	movs	r1, #2
 8012bfa:	f7fe fc0b 	bl	8011414 <disk_ioctl>
 8012bfe:	4603      	mov	r3, r0
 8012c00:	2b00      	cmp	r3, #0
 8012c02:	d001      	beq.n	8012c08 <find_volume+0xe4>
 8012c04:	2301      	movs	r3, #1
 8012c06:	e209      	b.n	801301c <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8012c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c0a:	899b      	ldrh	r3, [r3, #12]
 8012c0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8012c10:	d80d      	bhi.n	8012c2e <find_volume+0x10a>
 8012c12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c14:	899b      	ldrh	r3, [r3, #12]
 8012c16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012c1a:	d308      	bcc.n	8012c2e <find_volume+0x10a>
 8012c1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c1e:	899b      	ldrh	r3, [r3, #12]
 8012c20:	461a      	mov	r2, r3
 8012c22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c24:	899b      	ldrh	r3, [r3, #12]
 8012c26:	3b01      	subs	r3, #1
 8012c28:	4013      	ands	r3, r2
 8012c2a:	2b00      	cmp	r3, #0
 8012c2c:	d001      	beq.n	8012c32 <find_volume+0x10e>
 8012c2e:	2301      	movs	r3, #1
 8012c30:	e1f4      	b.n	801301c <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8012c32:	2300      	movs	r3, #0
 8012c34:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8012c36:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8012c38:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012c3a:	f7ff ff1d 	bl	8012a78 <check_fs>
 8012c3e:	4603      	mov	r3, r0
 8012c40:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8012c44:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012c48:	2b02      	cmp	r3, #2
 8012c4a:	d14b      	bne.n	8012ce4 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8012c4c:	2300      	movs	r3, #0
 8012c4e:	643b      	str	r3, [r7, #64]	; 0x40
 8012c50:	e01f      	b.n	8012c92 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8012c52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c54:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8012c58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012c5a:	011b      	lsls	r3, r3, #4
 8012c5c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8012c60:	4413      	add	r3, r2
 8012c62:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8012c64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012c66:	3304      	adds	r3, #4
 8012c68:	781b      	ldrb	r3, [r3, #0]
 8012c6a:	2b00      	cmp	r3, #0
 8012c6c:	d006      	beq.n	8012c7c <find_volume+0x158>
 8012c6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012c70:	3308      	adds	r3, #8
 8012c72:	4618      	mov	r0, r3
 8012c74:	f7fe fc04 	bl	8011480 <ld_dword>
 8012c78:	4602      	mov	r2, r0
 8012c7a:	e000      	b.n	8012c7e <find_volume+0x15a>
 8012c7c:	2200      	movs	r2, #0
 8012c7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012c80:	009b      	lsls	r3, r3, #2
 8012c82:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8012c86:	440b      	add	r3, r1
 8012c88:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8012c8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012c8e:	3301      	adds	r3, #1
 8012c90:	643b      	str	r3, [r7, #64]	; 0x40
 8012c92:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012c94:	2b03      	cmp	r3, #3
 8012c96:	d9dc      	bls.n	8012c52 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8012c98:	2300      	movs	r3, #0
 8012c9a:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8012c9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012c9e:	2b00      	cmp	r3, #0
 8012ca0:	d002      	beq.n	8012ca8 <find_volume+0x184>
 8012ca2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012ca4:	3b01      	subs	r3, #1
 8012ca6:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8012ca8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012caa:	009b      	lsls	r3, r3, #2
 8012cac:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8012cb0:	4413      	add	r3, r2
 8012cb2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8012cb6:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8012cb8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012cba:	2b00      	cmp	r3, #0
 8012cbc:	d005      	beq.n	8012cca <find_volume+0x1a6>
 8012cbe:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8012cc0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012cc2:	f7ff fed9 	bl	8012a78 <check_fs>
 8012cc6:	4603      	mov	r3, r0
 8012cc8:	e000      	b.n	8012ccc <find_volume+0x1a8>
 8012cca:	2303      	movs	r3, #3
 8012ccc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8012cd0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012cd4:	2b01      	cmp	r3, #1
 8012cd6:	d905      	bls.n	8012ce4 <find_volume+0x1c0>
 8012cd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012cda:	3301      	adds	r3, #1
 8012cdc:	643b      	str	r3, [r7, #64]	; 0x40
 8012cde:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012ce0:	2b03      	cmp	r3, #3
 8012ce2:	d9e1      	bls.n	8012ca8 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8012ce4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012ce8:	2b04      	cmp	r3, #4
 8012cea:	d101      	bne.n	8012cf0 <find_volume+0x1cc>
 8012cec:	2301      	movs	r3, #1
 8012cee:	e195      	b.n	801301c <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8012cf0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012cf4:	2b01      	cmp	r3, #1
 8012cf6:	d901      	bls.n	8012cfc <find_volume+0x1d8>
 8012cf8:	230d      	movs	r3, #13
 8012cfa:	e18f      	b.n	801301c <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8012cfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012cfe:	3338      	adds	r3, #56	; 0x38
 8012d00:	330b      	adds	r3, #11
 8012d02:	4618      	mov	r0, r3
 8012d04:	f7fe fba4 	bl	8011450 <ld_word>
 8012d08:	4603      	mov	r3, r0
 8012d0a:	461a      	mov	r2, r3
 8012d0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d0e:	899b      	ldrh	r3, [r3, #12]
 8012d10:	429a      	cmp	r2, r3
 8012d12:	d001      	beq.n	8012d18 <find_volume+0x1f4>
 8012d14:	230d      	movs	r3, #13
 8012d16:	e181      	b.n	801301c <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8012d18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d1a:	3338      	adds	r3, #56	; 0x38
 8012d1c:	3316      	adds	r3, #22
 8012d1e:	4618      	mov	r0, r3
 8012d20:	f7fe fb96 	bl	8011450 <ld_word>
 8012d24:	4603      	mov	r3, r0
 8012d26:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8012d28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012d2a:	2b00      	cmp	r3, #0
 8012d2c:	d106      	bne.n	8012d3c <find_volume+0x218>
 8012d2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d30:	3338      	adds	r3, #56	; 0x38
 8012d32:	3324      	adds	r3, #36	; 0x24
 8012d34:	4618      	mov	r0, r3
 8012d36:	f7fe fba3 	bl	8011480 <ld_dword>
 8012d3a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8012d3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d3e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8012d40:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8012d42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d44:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8012d48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d4a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8012d4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d4e:	789b      	ldrb	r3, [r3, #2]
 8012d50:	2b01      	cmp	r3, #1
 8012d52:	d005      	beq.n	8012d60 <find_volume+0x23c>
 8012d54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d56:	789b      	ldrb	r3, [r3, #2]
 8012d58:	2b02      	cmp	r3, #2
 8012d5a:	d001      	beq.n	8012d60 <find_volume+0x23c>
 8012d5c:	230d      	movs	r3, #13
 8012d5e:	e15d      	b.n	801301c <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8012d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d62:	789b      	ldrb	r3, [r3, #2]
 8012d64:	461a      	mov	r2, r3
 8012d66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012d68:	fb02 f303 	mul.w	r3, r2, r3
 8012d6c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8012d6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d70:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012d74:	b29a      	uxth	r2, r3
 8012d76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d78:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8012d7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d7c:	895b      	ldrh	r3, [r3, #10]
 8012d7e:	2b00      	cmp	r3, #0
 8012d80:	d008      	beq.n	8012d94 <find_volume+0x270>
 8012d82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d84:	895b      	ldrh	r3, [r3, #10]
 8012d86:	461a      	mov	r2, r3
 8012d88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d8a:	895b      	ldrh	r3, [r3, #10]
 8012d8c:	3b01      	subs	r3, #1
 8012d8e:	4013      	ands	r3, r2
 8012d90:	2b00      	cmp	r3, #0
 8012d92:	d001      	beq.n	8012d98 <find_volume+0x274>
 8012d94:	230d      	movs	r3, #13
 8012d96:	e141      	b.n	801301c <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8012d98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d9a:	3338      	adds	r3, #56	; 0x38
 8012d9c:	3311      	adds	r3, #17
 8012d9e:	4618      	mov	r0, r3
 8012da0:	f7fe fb56 	bl	8011450 <ld_word>
 8012da4:	4603      	mov	r3, r0
 8012da6:	461a      	mov	r2, r3
 8012da8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012daa:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8012dac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dae:	891b      	ldrh	r3, [r3, #8]
 8012db0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012db2:	8992      	ldrh	r2, [r2, #12]
 8012db4:	0952      	lsrs	r2, r2, #5
 8012db6:	b292      	uxth	r2, r2
 8012db8:	fbb3 f1f2 	udiv	r1, r3, r2
 8012dbc:	fb02 f201 	mul.w	r2, r2, r1
 8012dc0:	1a9b      	subs	r3, r3, r2
 8012dc2:	b29b      	uxth	r3, r3
 8012dc4:	2b00      	cmp	r3, #0
 8012dc6:	d001      	beq.n	8012dcc <find_volume+0x2a8>
 8012dc8:	230d      	movs	r3, #13
 8012dca:	e127      	b.n	801301c <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8012dcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dce:	3338      	adds	r3, #56	; 0x38
 8012dd0:	3313      	adds	r3, #19
 8012dd2:	4618      	mov	r0, r3
 8012dd4:	f7fe fb3c 	bl	8011450 <ld_word>
 8012dd8:	4603      	mov	r3, r0
 8012dda:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8012ddc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012dde:	2b00      	cmp	r3, #0
 8012de0:	d106      	bne.n	8012df0 <find_volume+0x2cc>
 8012de2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012de4:	3338      	adds	r3, #56	; 0x38
 8012de6:	3320      	adds	r3, #32
 8012de8:	4618      	mov	r0, r3
 8012dea:	f7fe fb49 	bl	8011480 <ld_dword>
 8012dee:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8012df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012df2:	3338      	adds	r3, #56	; 0x38
 8012df4:	330e      	adds	r3, #14
 8012df6:	4618      	mov	r0, r3
 8012df8:	f7fe fb2a 	bl	8011450 <ld_word>
 8012dfc:	4603      	mov	r3, r0
 8012dfe:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8012e00:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8012e02:	2b00      	cmp	r3, #0
 8012e04:	d104      	bne.n	8012e10 <find_volume+0x2ec>
 8012e06:	230d      	movs	r3, #13
 8012e08:	e108      	b.n	801301c <find_volume+0x4f8>
 8012e0a:	bf00      	nop
 8012e0c:	2004819c 	.word	0x2004819c

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8012e10:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8012e12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012e14:	4413      	add	r3, r2
 8012e16:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012e18:	8911      	ldrh	r1, [r2, #8]
 8012e1a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012e1c:	8992      	ldrh	r2, [r2, #12]
 8012e1e:	0952      	lsrs	r2, r2, #5
 8012e20:	b292      	uxth	r2, r2
 8012e22:	fbb1 f2f2 	udiv	r2, r1, r2
 8012e26:	b292      	uxth	r2, r2
 8012e28:	4413      	add	r3, r2
 8012e2a:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8012e2c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012e2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e30:	429a      	cmp	r2, r3
 8012e32:	d201      	bcs.n	8012e38 <find_volume+0x314>
 8012e34:	230d      	movs	r3, #13
 8012e36:	e0f1      	b.n	801301c <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8012e38:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e3c:	1ad3      	subs	r3, r2, r3
 8012e3e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012e40:	8952      	ldrh	r2, [r2, #10]
 8012e42:	fbb3 f3f2 	udiv	r3, r3, r2
 8012e46:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8012e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012e4a:	2b00      	cmp	r3, #0
 8012e4c:	d101      	bne.n	8012e52 <find_volume+0x32e>
 8012e4e:	230d      	movs	r3, #13
 8012e50:	e0e4      	b.n	801301c <find_volume+0x4f8>
		fmt = FS_FAT32;
 8012e52:	2303      	movs	r3, #3
 8012e54:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8012e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012e5a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8012e5e:	4293      	cmp	r3, r2
 8012e60:	d802      	bhi.n	8012e68 <find_volume+0x344>
 8012e62:	2302      	movs	r3, #2
 8012e64:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8012e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012e6a:	f640 72f5 	movw	r2, #4085	; 0xff5
 8012e6e:	4293      	cmp	r3, r2
 8012e70:	d802      	bhi.n	8012e78 <find_volume+0x354>
 8012e72:	2301      	movs	r3, #1
 8012e74:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8012e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012e7a:	1c9a      	adds	r2, r3, #2
 8012e7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e7e:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8012e80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e82:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8012e84:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8012e86:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8012e88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012e8a:	441a      	add	r2, r3
 8012e8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e8e:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8012e90:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8012e92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e94:	441a      	add	r2, r3
 8012e96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e98:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8012e9a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012e9e:	2b03      	cmp	r3, #3
 8012ea0:	d11e      	bne.n	8012ee0 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8012ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ea4:	3338      	adds	r3, #56	; 0x38
 8012ea6:	332a      	adds	r3, #42	; 0x2a
 8012ea8:	4618      	mov	r0, r3
 8012eaa:	f7fe fad1 	bl	8011450 <ld_word>
 8012eae:	4603      	mov	r3, r0
 8012eb0:	2b00      	cmp	r3, #0
 8012eb2:	d001      	beq.n	8012eb8 <find_volume+0x394>
 8012eb4:	230d      	movs	r3, #13
 8012eb6:	e0b1      	b.n	801301c <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8012eb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012eba:	891b      	ldrh	r3, [r3, #8]
 8012ebc:	2b00      	cmp	r3, #0
 8012ebe:	d001      	beq.n	8012ec4 <find_volume+0x3a0>
 8012ec0:	230d      	movs	r3, #13
 8012ec2:	e0ab      	b.n	801301c <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8012ec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ec6:	3338      	adds	r3, #56	; 0x38
 8012ec8:	332c      	adds	r3, #44	; 0x2c
 8012eca:	4618      	mov	r0, r3
 8012ecc:	f7fe fad8 	bl	8011480 <ld_dword>
 8012ed0:	4602      	mov	r2, r0
 8012ed2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ed4:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8012ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ed8:	69db      	ldr	r3, [r3, #28]
 8012eda:	009b      	lsls	r3, r3, #2
 8012edc:	647b      	str	r3, [r7, #68]	; 0x44
 8012ede:	e01f      	b.n	8012f20 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8012ee0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ee2:	891b      	ldrh	r3, [r3, #8]
 8012ee4:	2b00      	cmp	r3, #0
 8012ee6:	d101      	bne.n	8012eec <find_volume+0x3c8>
 8012ee8:	230d      	movs	r3, #13
 8012eea:	e097      	b.n	801301c <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8012eec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012eee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8012ef0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012ef2:	441a      	add	r2, r3
 8012ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ef6:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8012ef8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012efc:	2b02      	cmp	r3, #2
 8012efe:	d103      	bne.n	8012f08 <find_volume+0x3e4>
 8012f00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f02:	69db      	ldr	r3, [r3, #28]
 8012f04:	005b      	lsls	r3, r3, #1
 8012f06:	e00a      	b.n	8012f1e <find_volume+0x3fa>
 8012f08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f0a:	69da      	ldr	r2, [r3, #28]
 8012f0c:	4613      	mov	r3, r2
 8012f0e:	005b      	lsls	r3, r3, #1
 8012f10:	4413      	add	r3, r2
 8012f12:	085a      	lsrs	r2, r3, #1
 8012f14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f16:	69db      	ldr	r3, [r3, #28]
 8012f18:	f003 0301 	and.w	r3, r3, #1
 8012f1c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8012f1e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8012f20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f22:	6a1a      	ldr	r2, [r3, #32]
 8012f24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f26:	899b      	ldrh	r3, [r3, #12]
 8012f28:	4619      	mov	r1, r3
 8012f2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012f2c:	440b      	add	r3, r1
 8012f2e:	3b01      	subs	r3, #1
 8012f30:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8012f32:	8989      	ldrh	r1, [r1, #12]
 8012f34:	fbb3 f3f1 	udiv	r3, r3, r1
 8012f38:	429a      	cmp	r2, r3
 8012f3a:	d201      	bcs.n	8012f40 <find_volume+0x41c>
 8012f3c:	230d      	movs	r3, #13
 8012f3e:	e06d      	b.n	801301c <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8012f40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f42:	f04f 32ff 	mov.w	r2, #4294967295
 8012f46:	615a      	str	r2, [r3, #20]
 8012f48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f4a:	695a      	ldr	r2, [r3, #20]
 8012f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f4e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8012f50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f52:	2280      	movs	r2, #128	; 0x80
 8012f54:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8012f56:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012f5a:	2b03      	cmp	r3, #3
 8012f5c:	d149      	bne.n	8012ff2 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8012f5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f60:	3338      	adds	r3, #56	; 0x38
 8012f62:	3330      	adds	r3, #48	; 0x30
 8012f64:	4618      	mov	r0, r3
 8012f66:	f7fe fa73 	bl	8011450 <ld_word>
 8012f6a:	4603      	mov	r3, r0
 8012f6c:	2b01      	cmp	r3, #1
 8012f6e:	d140      	bne.n	8012ff2 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 8012f70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012f72:	3301      	adds	r3, #1
 8012f74:	4619      	mov	r1, r3
 8012f76:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012f78:	f7fe fd1a 	bl	80119b0 <move_window>
 8012f7c:	4603      	mov	r3, r0
 8012f7e:	2b00      	cmp	r3, #0
 8012f80:	d137      	bne.n	8012ff2 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 8012f82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f84:	2200      	movs	r2, #0
 8012f86:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8012f88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f8a:	3338      	adds	r3, #56	; 0x38
 8012f8c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8012f90:	4618      	mov	r0, r3
 8012f92:	f7fe fa5d 	bl	8011450 <ld_word>
 8012f96:	4603      	mov	r3, r0
 8012f98:	461a      	mov	r2, r3
 8012f9a:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8012f9e:	429a      	cmp	r2, r3
 8012fa0:	d127      	bne.n	8012ff2 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8012fa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012fa4:	3338      	adds	r3, #56	; 0x38
 8012fa6:	4618      	mov	r0, r3
 8012fa8:	f7fe fa6a 	bl	8011480 <ld_dword>
 8012fac:	4602      	mov	r2, r0
 8012fae:	4b1d      	ldr	r3, [pc, #116]	; (8013024 <find_volume+0x500>)
 8012fb0:	429a      	cmp	r2, r3
 8012fb2:	d11e      	bne.n	8012ff2 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8012fb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012fb6:	3338      	adds	r3, #56	; 0x38
 8012fb8:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8012fbc:	4618      	mov	r0, r3
 8012fbe:	f7fe fa5f 	bl	8011480 <ld_dword>
 8012fc2:	4602      	mov	r2, r0
 8012fc4:	4b18      	ldr	r3, [pc, #96]	; (8013028 <find_volume+0x504>)
 8012fc6:	429a      	cmp	r2, r3
 8012fc8:	d113      	bne.n	8012ff2 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8012fca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012fcc:	3338      	adds	r3, #56	; 0x38
 8012fce:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8012fd2:	4618      	mov	r0, r3
 8012fd4:	f7fe fa54 	bl	8011480 <ld_dword>
 8012fd8:	4602      	mov	r2, r0
 8012fda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012fdc:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8012fde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012fe0:	3338      	adds	r3, #56	; 0x38
 8012fe2:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8012fe6:	4618      	mov	r0, r3
 8012fe8:	f7fe fa4a 	bl	8011480 <ld_dword>
 8012fec:	4602      	mov	r2, r0
 8012fee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ff0:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8012ff2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ff4:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8012ff8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8012ffa:	4b0c      	ldr	r3, [pc, #48]	; (801302c <find_volume+0x508>)
 8012ffc:	881b      	ldrh	r3, [r3, #0]
 8012ffe:	3301      	adds	r3, #1
 8013000:	b29a      	uxth	r2, r3
 8013002:	4b0a      	ldr	r3, [pc, #40]	; (801302c <find_volume+0x508>)
 8013004:	801a      	strh	r2, [r3, #0]
 8013006:	4b09      	ldr	r3, [pc, #36]	; (801302c <find_volume+0x508>)
 8013008:	881a      	ldrh	r2, [r3, #0]
 801300a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801300c:	80da      	strh	r2, [r3, #6]
#if _FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
#endif
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 801300e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013010:	2200      	movs	r2, #0
 8013012:	619a      	str	r2, [r3, #24]
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8013014:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8013016:	f7fe fc63 	bl	80118e0 <clear_lock>
#endif
	return FR_OK;
 801301a:	2300      	movs	r3, #0
}
 801301c:	4618      	mov	r0, r3
 801301e:	3758      	adds	r7, #88	; 0x58
 8013020:	46bd      	mov	sp, r7
 8013022:	bd80      	pop	{r7, pc}
 8013024:	41615252 	.word	0x41615252
 8013028:	61417272 	.word	0x61417272
 801302c:	200481a0 	.word	0x200481a0

08013030 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8013030:	b580      	push	{r7, lr}
 8013032:	b084      	sub	sp, #16
 8013034:	af00      	add	r7, sp, #0
 8013036:	6078      	str	r0, [r7, #4]
 8013038:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801303a:	2309      	movs	r3, #9
 801303c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 801303e:	687b      	ldr	r3, [r7, #4]
 8013040:	2b00      	cmp	r3, #0
 8013042:	d01c      	beq.n	801307e <validate+0x4e>
 8013044:	687b      	ldr	r3, [r7, #4]
 8013046:	681b      	ldr	r3, [r3, #0]
 8013048:	2b00      	cmp	r3, #0
 801304a:	d018      	beq.n	801307e <validate+0x4e>
 801304c:	687b      	ldr	r3, [r7, #4]
 801304e:	681b      	ldr	r3, [r3, #0]
 8013050:	781b      	ldrb	r3, [r3, #0]
 8013052:	2b00      	cmp	r3, #0
 8013054:	d013      	beq.n	801307e <validate+0x4e>
 8013056:	687b      	ldr	r3, [r7, #4]
 8013058:	889a      	ldrh	r2, [r3, #4]
 801305a:	687b      	ldr	r3, [r7, #4]
 801305c:	681b      	ldr	r3, [r3, #0]
 801305e:	88db      	ldrh	r3, [r3, #6]
 8013060:	429a      	cmp	r2, r3
 8013062:	d10c      	bne.n	801307e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8013064:	687b      	ldr	r3, [r7, #4]
 8013066:	681b      	ldr	r3, [r3, #0]
 8013068:	785b      	ldrb	r3, [r3, #1]
 801306a:	4618      	mov	r0, r3
 801306c:	f7fe f952 	bl	8011314 <disk_status>
 8013070:	4603      	mov	r3, r0
 8013072:	f003 0301 	and.w	r3, r3, #1
 8013076:	2b00      	cmp	r3, #0
 8013078:	d101      	bne.n	801307e <validate+0x4e>
			res = FR_OK;
 801307a:	2300      	movs	r3, #0
 801307c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 801307e:	7bfb      	ldrb	r3, [r7, #15]
 8013080:	2b00      	cmp	r3, #0
 8013082:	d102      	bne.n	801308a <validate+0x5a>
 8013084:	687b      	ldr	r3, [r7, #4]
 8013086:	681b      	ldr	r3, [r3, #0]
 8013088:	e000      	b.n	801308c <validate+0x5c>
 801308a:	2300      	movs	r3, #0
 801308c:	683a      	ldr	r2, [r7, #0]
 801308e:	6013      	str	r3, [r2, #0]
	return res;
 8013090:	7bfb      	ldrb	r3, [r7, #15]
}
 8013092:	4618      	mov	r0, r3
 8013094:	3710      	adds	r7, #16
 8013096:	46bd      	mov	sp, r7
 8013098:	bd80      	pop	{r7, pc}
	...

0801309c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 801309c:	b580      	push	{r7, lr}
 801309e:	b088      	sub	sp, #32
 80130a0:	af00      	add	r7, sp, #0
 80130a2:	60f8      	str	r0, [r7, #12]
 80130a4:	60b9      	str	r1, [r7, #8]
 80130a6:	4613      	mov	r3, r2
 80130a8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80130aa:	68bb      	ldr	r3, [r7, #8]
 80130ac:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80130ae:	f107 0310 	add.w	r3, r7, #16
 80130b2:	4618      	mov	r0, r3
 80130b4:	f7ff fc9b 	bl	80129ee <get_ldnumber>
 80130b8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80130ba:	69fb      	ldr	r3, [r7, #28]
 80130bc:	2b00      	cmp	r3, #0
 80130be:	da01      	bge.n	80130c4 <f_mount+0x28>
 80130c0:	230b      	movs	r3, #11
 80130c2:	e02b      	b.n	801311c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80130c4:	4a17      	ldr	r2, [pc, #92]	; (8013124 <f_mount+0x88>)
 80130c6:	69fb      	ldr	r3, [r7, #28]
 80130c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80130cc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80130ce:	69bb      	ldr	r3, [r7, #24]
 80130d0:	2b00      	cmp	r3, #0
 80130d2:	d005      	beq.n	80130e0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80130d4:	69b8      	ldr	r0, [r7, #24]
 80130d6:	f7fe fc03 	bl	80118e0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80130da:	69bb      	ldr	r3, [r7, #24]
 80130dc:	2200      	movs	r2, #0
 80130de:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80130e0:	68fb      	ldr	r3, [r7, #12]
 80130e2:	2b00      	cmp	r3, #0
 80130e4:	d002      	beq.n	80130ec <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80130e6:	68fb      	ldr	r3, [r7, #12]
 80130e8:	2200      	movs	r2, #0
 80130ea:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80130ec:	68fa      	ldr	r2, [r7, #12]
 80130ee:	490d      	ldr	r1, [pc, #52]	; (8013124 <f_mount+0x88>)
 80130f0:	69fb      	ldr	r3, [r7, #28]
 80130f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80130f6:	68fb      	ldr	r3, [r7, #12]
 80130f8:	2b00      	cmp	r3, #0
 80130fa:	d002      	beq.n	8013102 <f_mount+0x66>
 80130fc:	79fb      	ldrb	r3, [r7, #7]
 80130fe:	2b01      	cmp	r3, #1
 8013100:	d001      	beq.n	8013106 <f_mount+0x6a>
 8013102:	2300      	movs	r3, #0
 8013104:	e00a      	b.n	801311c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8013106:	f107 010c 	add.w	r1, r7, #12
 801310a:	f107 0308 	add.w	r3, r7, #8
 801310e:	2200      	movs	r2, #0
 8013110:	4618      	mov	r0, r3
 8013112:	f7ff fd07 	bl	8012b24 <find_volume>
 8013116:	4603      	mov	r3, r0
 8013118:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 801311a:	7dfb      	ldrb	r3, [r7, #23]
}
 801311c:	4618      	mov	r0, r3
 801311e:	3720      	adds	r7, #32
 8013120:	46bd      	mov	sp, r7
 8013122:	bd80      	pop	{r7, pc}
 8013124:	2004819c 	.word	0x2004819c

08013128 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8013128:	b580      	push	{r7, lr}
 801312a:	b098      	sub	sp, #96	; 0x60
 801312c:	af00      	add	r7, sp, #0
 801312e:	60f8      	str	r0, [r7, #12]
 8013130:	60b9      	str	r1, [r7, #8]
 8013132:	4613      	mov	r3, r2
 8013134:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8013136:	68fb      	ldr	r3, [r7, #12]
 8013138:	2b00      	cmp	r3, #0
 801313a:	d101      	bne.n	8013140 <f_open+0x18>
 801313c:	2309      	movs	r3, #9
 801313e:	e1ba      	b.n	80134b6 <f_open+0x38e>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8013140:	79fb      	ldrb	r3, [r7, #7]
 8013142:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8013146:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8013148:	79fa      	ldrb	r2, [r7, #7]
 801314a:	f107 0110 	add.w	r1, r7, #16
 801314e:	f107 0308 	add.w	r3, r7, #8
 8013152:	4618      	mov	r0, r3
 8013154:	f7ff fce6 	bl	8012b24 <find_volume>
 8013158:	4603      	mov	r3, r0
 801315a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 801315e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013162:	2b00      	cmp	r3, #0
 8013164:	f040 819e 	bne.w	80134a4 <f_open+0x37c>
		dj.obj.fs = fs;
 8013168:	693b      	ldr	r3, [r7, #16]
 801316a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 801316c:	68ba      	ldr	r2, [r7, #8]
 801316e:	f107 0314 	add.w	r3, r7, #20
 8013172:	4611      	mov	r1, r2
 8013174:	4618      	mov	r0, r3
 8013176:	f7ff fba5 	bl	80128c4 <follow_path>
 801317a:	4603      	mov	r3, r0
 801317c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8013180:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013184:	2b00      	cmp	r3, #0
 8013186:	d11a      	bne.n	80131be <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8013188:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 801318c:	b25b      	sxtb	r3, r3
 801318e:	2b00      	cmp	r3, #0
 8013190:	da03      	bge.n	801319a <f_open+0x72>
				res = FR_INVALID_NAME;
 8013192:	2306      	movs	r3, #6
 8013194:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8013198:	e011      	b.n	80131be <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801319a:	79fb      	ldrb	r3, [r7, #7]
 801319c:	f023 0301 	bic.w	r3, r3, #1
 80131a0:	2b00      	cmp	r3, #0
 80131a2:	bf14      	ite	ne
 80131a4:	2301      	movne	r3, #1
 80131a6:	2300      	moveq	r3, #0
 80131a8:	b2db      	uxtb	r3, r3
 80131aa:	461a      	mov	r2, r3
 80131ac:	f107 0314 	add.w	r3, r7, #20
 80131b0:	4611      	mov	r1, r2
 80131b2:	4618      	mov	r0, r3
 80131b4:	f7fe fa4c 	bl	8011650 <chk_lock>
 80131b8:	4603      	mov	r3, r0
 80131ba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80131be:	79fb      	ldrb	r3, [r7, #7]
 80131c0:	f003 031c 	and.w	r3, r3, #28
 80131c4:	2b00      	cmp	r3, #0
 80131c6:	d07e      	beq.n	80132c6 <f_open+0x19e>
			if (res != FR_OK) {					/* No file, create new */
 80131c8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80131cc:	2b00      	cmp	r3, #0
 80131ce:	d017      	beq.n	8013200 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80131d0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80131d4:	2b04      	cmp	r3, #4
 80131d6:	d10e      	bne.n	80131f6 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80131d8:	f7fe fa96 	bl	8011708 <enq_lock>
 80131dc:	4603      	mov	r3, r0
 80131de:	2b00      	cmp	r3, #0
 80131e0:	d006      	beq.n	80131f0 <f_open+0xc8>
 80131e2:	f107 0314 	add.w	r3, r7, #20
 80131e6:	4618      	mov	r0, r3
 80131e8:	f7ff fa52 	bl	8012690 <dir_register>
 80131ec:	4603      	mov	r3, r0
 80131ee:	e000      	b.n	80131f2 <f_open+0xca>
 80131f0:	2312      	movs	r3, #18
 80131f2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80131f6:	79fb      	ldrb	r3, [r7, #7]
 80131f8:	f043 0308 	orr.w	r3, r3, #8
 80131fc:	71fb      	strb	r3, [r7, #7]
 80131fe:	e010      	b.n	8013222 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8013200:	7ebb      	ldrb	r3, [r7, #26]
 8013202:	f003 0311 	and.w	r3, r3, #17
 8013206:	2b00      	cmp	r3, #0
 8013208:	d003      	beq.n	8013212 <f_open+0xea>
					res = FR_DENIED;
 801320a:	2307      	movs	r3, #7
 801320c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8013210:	e007      	b.n	8013222 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8013212:	79fb      	ldrb	r3, [r7, #7]
 8013214:	f003 0304 	and.w	r3, r3, #4
 8013218:	2b00      	cmp	r3, #0
 801321a:	d002      	beq.n	8013222 <f_open+0xfa>
 801321c:	2308      	movs	r3, #8
 801321e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8013222:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013226:	2b00      	cmp	r3, #0
 8013228:	d167      	bne.n	80132fa <f_open+0x1d2>
 801322a:	79fb      	ldrb	r3, [r7, #7]
 801322c:	f003 0308 	and.w	r3, r3, #8
 8013230:	2b00      	cmp	r3, #0
 8013232:	d062      	beq.n	80132fa <f_open+0x1d2>
				dw = GET_FATTIME();
 8013234:	4ba2      	ldr	r3, [pc, #648]	; (80134c0 <f_open+0x398>)
 8013236:	653b      	str	r3, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8013238:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801323a:	330e      	adds	r3, #14
 801323c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801323e:	4618      	mov	r0, r3
 8013240:	f7fe f95c 	bl	80114fc <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8013244:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013246:	3316      	adds	r3, #22
 8013248:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801324a:	4618      	mov	r0, r3
 801324c:	f7fe f956 	bl	80114fc <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8013250:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013252:	330b      	adds	r3, #11
 8013254:	2220      	movs	r2, #32
 8013256:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8013258:	693b      	ldr	r3, [r7, #16]
 801325a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801325c:	4611      	mov	r1, r2
 801325e:	4618      	mov	r0, r3
 8013260:	f7ff f925 	bl	80124ae <ld_clust>
 8013264:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8013266:	693b      	ldr	r3, [r7, #16]
 8013268:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801326a:	2200      	movs	r2, #0
 801326c:	4618      	mov	r0, r3
 801326e:	f7ff f93d 	bl	80124ec <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8013272:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013274:	331c      	adds	r3, #28
 8013276:	2100      	movs	r1, #0
 8013278:	4618      	mov	r0, r3
 801327a:	f7fe f93f 	bl	80114fc <st_dword>
					fs->wflag = 1;
 801327e:	693b      	ldr	r3, [r7, #16]
 8013280:	2201      	movs	r2, #1
 8013282:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8013284:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013286:	2b00      	cmp	r3, #0
 8013288:	d037      	beq.n	80132fa <f_open+0x1d2>
						dw = fs->winsect;
 801328a:	693b      	ldr	r3, [r7, #16]
 801328c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801328e:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8013290:	f107 0314 	add.w	r3, r7, #20
 8013294:	2200      	movs	r2, #0
 8013296:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8013298:	4618      	mov	r0, r3
 801329a:	f7fe fe2d 	bl	8011ef8 <remove_chain>
 801329e:	4603      	mov	r3, r0
 80132a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 80132a4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80132a8:	2b00      	cmp	r3, #0
 80132aa:	d126      	bne.n	80132fa <f_open+0x1d2>
							res = move_window(fs, dw);
 80132ac:	693b      	ldr	r3, [r7, #16]
 80132ae:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80132b0:	4618      	mov	r0, r3
 80132b2:	f7fe fb7d 	bl	80119b0 <move_window>
 80132b6:	4603      	mov	r3, r0
 80132b8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80132bc:	693b      	ldr	r3, [r7, #16]
 80132be:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80132c0:	3a01      	subs	r2, #1
 80132c2:	611a      	str	r2, [r3, #16]
 80132c4:	e019      	b.n	80132fa <f_open+0x1d2>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80132c6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80132ca:	2b00      	cmp	r3, #0
 80132cc:	d115      	bne.n	80132fa <f_open+0x1d2>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80132ce:	7ebb      	ldrb	r3, [r7, #26]
 80132d0:	f003 0310 	and.w	r3, r3, #16
 80132d4:	2b00      	cmp	r3, #0
 80132d6:	d003      	beq.n	80132e0 <f_open+0x1b8>
					res = FR_NO_FILE;
 80132d8:	2304      	movs	r3, #4
 80132da:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80132de:	e00c      	b.n	80132fa <f_open+0x1d2>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80132e0:	79fb      	ldrb	r3, [r7, #7]
 80132e2:	f003 0302 	and.w	r3, r3, #2
 80132e6:	2b00      	cmp	r3, #0
 80132e8:	d007      	beq.n	80132fa <f_open+0x1d2>
 80132ea:	7ebb      	ldrb	r3, [r7, #26]
 80132ec:	f003 0301 	and.w	r3, r3, #1
 80132f0:	2b00      	cmp	r3, #0
 80132f2:	d002      	beq.n	80132fa <f_open+0x1d2>
						res = FR_DENIED;
 80132f4:	2307      	movs	r3, #7
 80132f6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 80132fa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80132fe:	2b00      	cmp	r3, #0
 8013300:	d128      	bne.n	8013354 <f_open+0x22c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8013302:	79fb      	ldrb	r3, [r7, #7]
 8013304:	f003 0308 	and.w	r3, r3, #8
 8013308:	2b00      	cmp	r3, #0
 801330a:	d003      	beq.n	8013314 <f_open+0x1ec>
				mode |= FA_MODIFIED;
 801330c:	79fb      	ldrb	r3, [r7, #7]
 801330e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013312:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8013314:	693b      	ldr	r3, [r7, #16]
 8013316:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013318:	68fb      	ldr	r3, [r7, #12]
 801331a:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 801331c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801331e:	68fb      	ldr	r3, [r7, #12]
 8013320:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8013322:	79fb      	ldrb	r3, [r7, #7]
 8013324:	f023 0301 	bic.w	r3, r3, #1
 8013328:	2b00      	cmp	r3, #0
 801332a:	bf14      	ite	ne
 801332c:	2301      	movne	r3, #1
 801332e:	2300      	moveq	r3, #0
 8013330:	b2db      	uxtb	r3, r3
 8013332:	461a      	mov	r2, r3
 8013334:	f107 0314 	add.w	r3, r7, #20
 8013338:	4611      	mov	r1, r2
 801333a:	4618      	mov	r0, r3
 801333c:	f7fe fa06 	bl	801174c <inc_lock>
 8013340:	4602      	mov	r2, r0
 8013342:	68fb      	ldr	r3, [r7, #12]
 8013344:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8013346:	68fb      	ldr	r3, [r7, #12]
 8013348:	691b      	ldr	r3, [r3, #16]
 801334a:	2b00      	cmp	r3, #0
 801334c:	d102      	bne.n	8013354 <f_open+0x22c>
 801334e:	2302      	movs	r3, #2
 8013350:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8013354:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013358:	2b00      	cmp	r3, #0
 801335a:	f040 80a3 	bne.w	80134a4 <f_open+0x37c>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 801335e:	693b      	ldr	r3, [r7, #16]
 8013360:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013362:	4611      	mov	r1, r2
 8013364:	4618      	mov	r0, r3
 8013366:	f7ff f8a2 	bl	80124ae <ld_clust>
 801336a:	4602      	mov	r2, r0
 801336c:	68fb      	ldr	r3, [r7, #12]
 801336e:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8013370:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013372:	331c      	adds	r3, #28
 8013374:	4618      	mov	r0, r3
 8013376:	f7fe f883 	bl	8011480 <ld_dword>
 801337a:	4602      	mov	r2, r0
 801337c:	68fb      	ldr	r3, [r7, #12]
 801337e:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8013380:	68fb      	ldr	r3, [r7, #12]
 8013382:	2200      	movs	r2, #0
 8013384:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8013386:	693a      	ldr	r2, [r7, #16]
 8013388:	68fb      	ldr	r3, [r7, #12]
 801338a:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 801338c:	693b      	ldr	r3, [r7, #16]
 801338e:	88da      	ldrh	r2, [r3, #6]
 8013390:	68fb      	ldr	r3, [r7, #12]
 8013392:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8013394:	68fb      	ldr	r3, [r7, #12]
 8013396:	79fa      	ldrb	r2, [r7, #7]
 8013398:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 801339a:	68fb      	ldr	r3, [r7, #12]
 801339c:	2200      	movs	r2, #0
 801339e:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80133a0:	68fb      	ldr	r3, [r7, #12]
 80133a2:	2200      	movs	r2, #0
 80133a4:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80133a6:	68fb      	ldr	r3, [r7, #12]
 80133a8:	2200      	movs	r2, #0
 80133aa:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80133ac:	68fb      	ldr	r3, [r7, #12]
 80133ae:	3330      	adds	r3, #48	; 0x30
 80133b0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80133b4:	2100      	movs	r1, #0
 80133b6:	4618      	mov	r0, r3
 80133b8:	f7fe f8ed 	bl	8011596 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80133bc:	79fb      	ldrb	r3, [r7, #7]
 80133be:	f003 0320 	and.w	r3, r3, #32
 80133c2:	2b00      	cmp	r3, #0
 80133c4:	d06e      	beq.n	80134a4 <f_open+0x37c>
 80133c6:	68fb      	ldr	r3, [r7, #12]
 80133c8:	68db      	ldr	r3, [r3, #12]
 80133ca:	2b00      	cmp	r3, #0
 80133cc:	d06a      	beq.n	80134a4 <f_open+0x37c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80133ce:	68fb      	ldr	r3, [r7, #12]
 80133d0:	68da      	ldr	r2, [r3, #12]
 80133d2:	68fb      	ldr	r3, [r7, #12]
 80133d4:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80133d6:	693b      	ldr	r3, [r7, #16]
 80133d8:	895b      	ldrh	r3, [r3, #10]
 80133da:	461a      	mov	r2, r3
 80133dc:	693b      	ldr	r3, [r7, #16]
 80133de:	899b      	ldrh	r3, [r3, #12]
 80133e0:	fb03 f302 	mul.w	r3, r3, r2
 80133e4:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80133e6:	68fb      	ldr	r3, [r7, #12]
 80133e8:	689b      	ldr	r3, [r3, #8]
 80133ea:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80133ec:	68fb      	ldr	r3, [r7, #12]
 80133ee:	68db      	ldr	r3, [r3, #12]
 80133f0:	657b      	str	r3, [r7, #84]	; 0x54
 80133f2:	e016      	b.n	8013422 <f_open+0x2fa>
					clst = get_fat(&fp->obj, clst);
 80133f4:	68fb      	ldr	r3, [r7, #12]
 80133f6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80133f8:	4618      	mov	r0, r3
 80133fa:	f7fe fb96 	bl	8011b2a <get_fat>
 80133fe:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8013400:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8013402:	2b01      	cmp	r3, #1
 8013404:	d802      	bhi.n	801340c <f_open+0x2e4>
 8013406:	2302      	movs	r3, #2
 8013408:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 801340c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801340e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013412:	d102      	bne.n	801341a <f_open+0x2f2>
 8013414:	2301      	movs	r3, #1
 8013416:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801341a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801341c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801341e:	1ad3      	subs	r3, r2, r3
 8013420:	657b      	str	r3, [r7, #84]	; 0x54
 8013422:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013426:	2b00      	cmp	r3, #0
 8013428:	d103      	bne.n	8013432 <f_open+0x30a>
 801342a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801342c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801342e:	429a      	cmp	r2, r3
 8013430:	d8e0      	bhi.n	80133f4 <f_open+0x2cc>
				}
				fp->clust = clst;
 8013432:	68fb      	ldr	r3, [r7, #12]
 8013434:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8013436:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8013438:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801343c:	2b00      	cmp	r3, #0
 801343e:	d131      	bne.n	80134a4 <f_open+0x37c>
 8013440:	693b      	ldr	r3, [r7, #16]
 8013442:	899b      	ldrh	r3, [r3, #12]
 8013444:	461a      	mov	r2, r3
 8013446:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8013448:	fbb3 f1f2 	udiv	r1, r3, r2
 801344c:	fb02 f201 	mul.w	r2, r2, r1
 8013450:	1a9b      	subs	r3, r3, r2
 8013452:	2b00      	cmp	r3, #0
 8013454:	d026      	beq.n	80134a4 <f_open+0x37c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8013456:	693b      	ldr	r3, [r7, #16]
 8013458:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801345a:	4618      	mov	r0, r3
 801345c:	f7fe fb46 	bl	8011aec <clust2sect>
 8013460:	6478      	str	r0, [r7, #68]	; 0x44
 8013462:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013464:	2b00      	cmp	r3, #0
 8013466:	d103      	bne.n	8013470 <f_open+0x348>
						res = FR_INT_ERR;
 8013468:	2302      	movs	r3, #2
 801346a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 801346e:	e019      	b.n	80134a4 <f_open+0x37c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8013470:	693b      	ldr	r3, [r7, #16]
 8013472:	899b      	ldrh	r3, [r3, #12]
 8013474:	461a      	mov	r2, r3
 8013476:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8013478:	fbb3 f2f2 	udiv	r2, r3, r2
 801347c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801347e:	441a      	add	r2, r3
 8013480:	68fb      	ldr	r3, [r7, #12]
 8013482:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8013484:	693b      	ldr	r3, [r7, #16]
 8013486:	7858      	ldrb	r0, [r3, #1]
 8013488:	68fb      	ldr	r3, [r7, #12]
 801348a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801348e:	68fb      	ldr	r3, [r7, #12]
 8013490:	6a1a      	ldr	r2, [r3, #32]
 8013492:	2301      	movs	r3, #1
 8013494:	f7fd ff7e 	bl	8011394 <disk_read>
 8013498:	4603      	mov	r3, r0
 801349a:	2b00      	cmp	r3, #0
 801349c:	d002      	beq.n	80134a4 <f_open+0x37c>
 801349e:	2301      	movs	r3, #1
 80134a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80134a4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80134a8:	2b00      	cmp	r3, #0
 80134aa:	d002      	beq.n	80134b2 <f_open+0x38a>
 80134ac:	68fb      	ldr	r3, [r7, #12]
 80134ae:	2200      	movs	r2, #0
 80134b0:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80134b2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 80134b6:	4618      	mov	r0, r3
 80134b8:	3760      	adds	r7, #96	; 0x60
 80134ba:	46bd      	mov	sp, r7
 80134bc:	bd80      	pop	{r7, pc}
 80134be:	bf00      	nop
 80134c0:	274a0000 	.word	0x274a0000

080134c4 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 80134c4:	b580      	push	{r7, lr}
 80134c6:	b08e      	sub	sp, #56	; 0x38
 80134c8:	af00      	add	r7, sp, #0
 80134ca:	60f8      	str	r0, [r7, #12]
 80134cc:	60b9      	str	r1, [r7, #8]
 80134ce:	607a      	str	r2, [r7, #4]
 80134d0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 80134d2:	68bb      	ldr	r3, [r7, #8]
 80134d4:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 80134d6:	683b      	ldr	r3, [r7, #0]
 80134d8:	2200      	movs	r2, #0
 80134da:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 80134dc:	68fb      	ldr	r3, [r7, #12]
 80134de:	f107 0214 	add.w	r2, r7, #20
 80134e2:	4611      	mov	r1, r2
 80134e4:	4618      	mov	r0, r3
 80134e6:	f7ff fda3 	bl	8013030 <validate>
 80134ea:	4603      	mov	r3, r0
 80134ec:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80134f0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80134f4:	2b00      	cmp	r3, #0
 80134f6:	d107      	bne.n	8013508 <f_read+0x44>
 80134f8:	68fb      	ldr	r3, [r7, #12]
 80134fa:	7d5b      	ldrb	r3, [r3, #21]
 80134fc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8013500:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013504:	2b00      	cmp	r3, #0
 8013506:	d002      	beq.n	801350e <f_read+0x4a>
 8013508:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801350c:	e135      	b.n	801377a <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 801350e:	68fb      	ldr	r3, [r7, #12]
 8013510:	7d1b      	ldrb	r3, [r3, #20]
 8013512:	f003 0301 	and.w	r3, r3, #1
 8013516:	2b00      	cmp	r3, #0
 8013518:	d101      	bne.n	801351e <f_read+0x5a>
 801351a:	2307      	movs	r3, #7
 801351c:	e12d      	b.n	801377a <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 801351e:	68fb      	ldr	r3, [r7, #12]
 8013520:	68da      	ldr	r2, [r3, #12]
 8013522:	68fb      	ldr	r3, [r7, #12]
 8013524:	699b      	ldr	r3, [r3, #24]
 8013526:	1ad3      	subs	r3, r2, r3
 8013528:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 801352a:	687a      	ldr	r2, [r7, #4]
 801352c:	6a3b      	ldr	r3, [r7, #32]
 801352e:	429a      	cmp	r2, r3
 8013530:	f240 811e 	bls.w	8013770 <f_read+0x2ac>
 8013534:	6a3b      	ldr	r3, [r7, #32]
 8013536:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8013538:	e11a      	b.n	8013770 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 801353a:	68fb      	ldr	r3, [r7, #12]
 801353c:	699b      	ldr	r3, [r3, #24]
 801353e:	697a      	ldr	r2, [r7, #20]
 8013540:	8992      	ldrh	r2, [r2, #12]
 8013542:	fbb3 f1f2 	udiv	r1, r3, r2
 8013546:	fb02 f201 	mul.w	r2, r2, r1
 801354a:	1a9b      	subs	r3, r3, r2
 801354c:	2b00      	cmp	r3, #0
 801354e:	f040 80d5 	bne.w	80136fc <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8013552:	68fb      	ldr	r3, [r7, #12]
 8013554:	699b      	ldr	r3, [r3, #24]
 8013556:	697a      	ldr	r2, [r7, #20]
 8013558:	8992      	ldrh	r2, [r2, #12]
 801355a:	fbb3 f3f2 	udiv	r3, r3, r2
 801355e:	697a      	ldr	r2, [r7, #20]
 8013560:	8952      	ldrh	r2, [r2, #10]
 8013562:	3a01      	subs	r2, #1
 8013564:	4013      	ands	r3, r2
 8013566:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8013568:	69fb      	ldr	r3, [r7, #28]
 801356a:	2b00      	cmp	r3, #0
 801356c:	d12f      	bne.n	80135ce <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 801356e:	68fb      	ldr	r3, [r7, #12]
 8013570:	699b      	ldr	r3, [r3, #24]
 8013572:	2b00      	cmp	r3, #0
 8013574:	d103      	bne.n	801357e <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8013576:	68fb      	ldr	r3, [r7, #12]
 8013578:	689b      	ldr	r3, [r3, #8]
 801357a:	633b      	str	r3, [r7, #48]	; 0x30
 801357c:	e013      	b.n	80135a6 <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801357e:	68fb      	ldr	r3, [r7, #12]
 8013580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013582:	2b00      	cmp	r3, #0
 8013584:	d007      	beq.n	8013596 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8013586:	68fb      	ldr	r3, [r7, #12]
 8013588:	699b      	ldr	r3, [r3, #24]
 801358a:	4619      	mov	r1, r3
 801358c:	68f8      	ldr	r0, [r7, #12]
 801358e:	f7fe fdb0 	bl	80120f2 <clmt_clust>
 8013592:	6338      	str	r0, [r7, #48]	; 0x30
 8013594:	e007      	b.n	80135a6 <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8013596:	68fa      	ldr	r2, [r7, #12]
 8013598:	68fb      	ldr	r3, [r7, #12]
 801359a:	69db      	ldr	r3, [r3, #28]
 801359c:	4619      	mov	r1, r3
 801359e:	4610      	mov	r0, r2
 80135a0:	f7fe fac3 	bl	8011b2a <get_fat>
 80135a4:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 80135a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135a8:	2b01      	cmp	r3, #1
 80135aa:	d804      	bhi.n	80135b6 <f_read+0xf2>
 80135ac:	68fb      	ldr	r3, [r7, #12]
 80135ae:	2202      	movs	r2, #2
 80135b0:	755a      	strb	r2, [r3, #21]
 80135b2:	2302      	movs	r3, #2
 80135b4:	e0e1      	b.n	801377a <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80135b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80135bc:	d104      	bne.n	80135c8 <f_read+0x104>
 80135be:	68fb      	ldr	r3, [r7, #12]
 80135c0:	2201      	movs	r2, #1
 80135c2:	755a      	strb	r2, [r3, #21]
 80135c4:	2301      	movs	r3, #1
 80135c6:	e0d8      	b.n	801377a <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 80135c8:	68fb      	ldr	r3, [r7, #12]
 80135ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80135cc:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80135ce:	697a      	ldr	r2, [r7, #20]
 80135d0:	68fb      	ldr	r3, [r7, #12]
 80135d2:	69db      	ldr	r3, [r3, #28]
 80135d4:	4619      	mov	r1, r3
 80135d6:	4610      	mov	r0, r2
 80135d8:	f7fe fa88 	bl	8011aec <clust2sect>
 80135dc:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80135de:	69bb      	ldr	r3, [r7, #24]
 80135e0:	2b00      	cmp	r3, #0
 80135e2:	d104      	bne.n	80135ee <f_read+0x12a>
 80135e4:	68fb      	ldr	r3, [r7, #12]
 80135e6:	2202      	movs	r2, #2
 80135e8:	755a      	strb	r2, [r3, #21]
 80135ea:	2302      	movs	r3, #2
 80135ec:	e0c5      	b.n	801377a <f_read+0x2b6>
			sect += csect;
 80135ee:	69ba      	ldr	r2, [r7, #24]
 80135f0:	69fb      	ldr	r3, [r7, #28]
 80135f2:	4413      	add	r3, r2
 80135f4:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80135f6:	697b      	ldr	r3, [r7, #20]
 80135f8:	899b      	ldrh	r3, [r3, #12]
 80135fa:	461a      	mov	r2, r3
 80135fc:	687b      	ldr	r3, [r7, #4]
 80135fe:	fbb3 f3f2 	udiv	r3, r3, r2
 8013602:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8013604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013606:	2b00      	cmp	r3, #0
 8013608:	d041      	beq.n	801368e <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801360a:	69fa      	ldr	r2, [r7, #28]
 801360c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801360e:	4413      	add	r3, r2
 8013610:	697a      	ldr	r2, [r7, #20]
 8013612:	8952      	ldrh	r2, [r2, #10]
 8013614:	4293      	cmp	r3, r2
 8013616:	d905      	bls.n	8013624 <f_read+0x160>
					cc = fs->csize - csect;
 8013618:	697b      	ldr	r3, [r7, #20]
 801361a:	895b      	ldrh	r3, [r3, #10]
 801361c:	461a      	mov	r2, r3
 801361e:	69fb      	ldr	r3, [r7, #28]
 8013620:	1ad3      	subs	r3, r2, r3
 8013622:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013624:	697b      	ldr	r3, [r7, #20]
 8013626:	7858      	ldrb	r0, [r3, #1]
 8013628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801362a:	69ba      	ldr	r2, [r7, #24]
 801362c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801362e:	f7fd feb1 	bl	8011394 <disk_read>
 8013632:	4603      	mov	r3, r0
 8013634:	2b00      	cmp	r3, #0
 8013636:	d004      	beq.n	8013642 <f_read+0x17e>
 8013638:	68fb      	ldr	r3, [r7, #12]
 801363a:	2201      	movs	r2, #1
 801363c:	755a      	strb	r2, [r3, #21]
 801363e:	2301      	movs	r3, #1
 8013640:	e09b      	b.n	801377a <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8013642:	68fb      	ldr	r3, [r7, #12]
 8013644:	7d1b      	ldrb	r3, [r3, #20]
 8013646:	b25b      	sxtb	r3, r3
 8013648:	2b00      	cmp	r3, #0
 801364a:	da18      	bge.n	801367e <f_read+0x1ba>
 801364c:	68fb      	ldr	r3, [r7, #12]
 801364e:	6a1a      	ldr	r2, [r3, #32]
 8013650:	69bb      	ldr	r3, [r7, #24]
 8013652:	1ad3      	subs	r3, r2, r3
 8013654:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013656:	429a      	cmp	r2, r3
 8013658:	d911      	bls.n	801367e <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 801365a:	68fb      	ldr	r3, [r7, #12]
 801365c:	6a1a      	ldr	r2, [r3, #32]
 801365e:	69bb      	ldr	r3, [r7, #24]
 8013660:	1ad3      	subs	r3, r2, r3
 8013662:	697a      	ldr	r2, [r7, #20]
 8013664:	8992      	ldrh	r2, [r2, #12]
 8013666:	fb02 f303 	mul.w	r3, r2, r3
 801366a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801366c:	18d0      	adds	r0, r2, r3
 801366e:	68fb      	ldr	r3, [r7, #12]
 8013670:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013674:	697b      	ldr	r3, [r7, #20]
 8013676:	899b      	ldrh	r3, [r3, #12]
 8013678:	461a      	mov	r2, r3
 801367a:	f7fd ff6b 	bl	8011554 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 801367e:	697b      	ldr	r3, [r7, #20]
 8013680:	899b      	ldrh	r3, [r3, #12]
 8013682:	461a      	mov	r2, r3
 8013684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013686:	fb02 f303 	mul.w	r3, r2, r3
 801368a:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 801368c:	e05c      	b.n	8013748 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 801368e:	68fb      	ldr	r3, [r7, #12]
 8013690:	6a1b      	ldr	r3, [r3, #32]
 8013692:	69ba      	ldr	r2, [r7, #24]
 8013694:	429a      	cmp	r2, r3
 8013696:	d02e      	beq.n	80136f6 <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8013698:	68fb      	ldr	r3, [r7, #12]
 801369a:	7d1b      	ldrb	r3, [r3, #20]
 801369c:	b25b      	sxtb	r3, r3
 801369e:	2b00      	cmp	r3, #0
 80136a0:	da18      	bge.n	80136d4 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80136a2:	697b      	ldr	r3, [r7, #20]
 80136a4:	7858      	ldrb	r0, [r3, #1]
 80136a6:	68fb      	ldr	r3, [r7, #12]
 80136a8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80136ac:	68fb      	ldr	r3, [r7, #12]
 80136ae:	6a1a      	ldr	r2, [r3, #32]
 80136b0:	2301      	movs	r3, #1
 80136b2:	f7fd fe8f 	bl	80113d4 <disk_write>
 80136b6:	4603      	mov	r3, r0
 80136b8:	2b00      	cmp	r3, #0
 80136ba:	d004      	beq.n	80136c6 <f_read+0x202>
 80136bc:	68fb      	ldr	r3, [r7, #12]
 80136be:	2201      	movs	r2, #1
 80136c0:	755a      	strb	r2, [r3, #21]
 80136c2:	2301      	movs	r3, #1
 80136c4:	e059      	b.n	801377a <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 80136c6:	68fb      	ldr	r3, [r7, #12]
 80136c8:	7d1b      	ldrb	r3, [r3, #20]
 80136ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80136ce:	b2da      	uxtb	r2, r3
 80136d0:	68fb      	ldr	r3, [r7, #12]
 80136d2:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80136d4:	697b      	ldr	r3, [r7, #20]
 80136d6:	7858      	ldrb	r0, [r3, #1]
 80136d8:	68fb      	ldr	r3, [r7, #12]
 80136da:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80136de:	2301      	movs	r3, #1
 80136e0:	69ba      	ldr	r2, [r7, #24]
 80136e2:	f7fd fe57 	bl	8011394 <disk_read>
 80136e6:	4603      	mov	r3, r0
 80136e8:	2b00      	cmp	r3, #0
 80136ea:	d004      	beq.n	80136f6 <f_read+0x232>
 80136ec:	68fb      	ldr	r3, [r7, #12]
 80136ee:	2201      	movs	r2, #1
 80136f0:	755a      	strb	r2, [r3, #21]
 80136f2:	2301      	movs	r3, #1
 80136f4:	e041      	b.n	801377a <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 80136f6:	68fb      	ldr	r3, [r7, #12]
 80136f8:	69ba      	ldr	r2, [r7, #24]
 80136fa:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80136fc:	697b      	ldr	r3, [r7, #20]
 80136fe:	899b      	ldrh	r3, [r3, #12]
 8013700:	4618      	mov	r0, r3
 8013702:	68fb      	ldr	r3, [r7, #12]
 8013704:	699b      	ldr	r3, [r3, #24]
 8013706:	697a      	ldr	r2, [r7, #20]
 8013708:	8992      	ldrh	r2, [r2, #12]
 801370a:	fbb3 f1f2 	udiv	r1, r3, r2
 801370e:	fb02 f201 	mul.w	r2, r2, r1
 8013712:	1a9b      	subs	r3, r3, r2
 8013714:	1ac3      	subs	r3, r0, r3
 8013716:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8013718:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801371a:	687b      	ldr	r3, [r7, #4]
 801371c:	429a      	cmp	r2, r3
 801371e:	d901      	bls.n	8013724 <f_read+0x260>
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8013724:	68fb      	ldr	r3, [r7, #12]
 8013726:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801372a:	68fb      	ldr	r3, [r7, #12]
 801372c:	699b      	ldr	r3, [r3, #24]
 801372e:	697a      	ldr	r2, [r7, #20]
 8013730:	8992      	ldrh	r2, [r2, #12]
 8013732:	fbb3 f0f2 	udiv	r0, r3, r2
 8013736:	fb02 f200 	mul.w	r2, r2, r0
 801373a:	1a9b      	subs	r3, r3, r2
 801373c:	440b      	add	r3, r1
 801373e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013740:	4619      	mov	r1, r3
 8013742:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013744:	f7fd ff06 	bl	8011554 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8013748:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801374a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801374c:	4413      	add	r3, r2
 801374e:	627b      	str	r3, [r7, #36]	; 0x24
 8013750:	68fb      	ldr	r3, [r7, #12]
 8013752:	699a      	ldr	r2, [r3, #24]
 8013754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013756:	441a      	add	r2, r3
 8013758:	68fb      	ldr	r3, [r7, #12]
 801375a:	619a      	str	r2, [r3, #24]
 801375c:	683b      	ldr	r3, [r7, #0]
 801375e:	681a      	ldr	r2, [r3, #0]
 8013760:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013762:	441a      	add	r2, r3
 8013764:	683b      	ldr	r3, [r7, #0]
 8013766:	601a      	str	r2, [r3, #0]
 8013768:	687a      	ldr	r2, [r7, #4]
 801376a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801376c:	1ad3      	subs	r3, r2, r3
 801376e:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8013770:	687b      	ldr	r3, [r7, #4]
 8013772:	2b00      	cmp	r3, #0
 8013774:	f47f aee1 	bne.w	801353a <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8013778:	2300      	movs	r3, #0
}
 801377a:	4618      	mov	r0, r3
 801377c:	3738      	adds	r7, #56	; 0x38
 801377e:	46bd      	mov	sp, r7
 8013780:	bd80      	pop	{r7, pc}

08013782 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8013782:	b580      	push	{r7, lr}
 8013784:	b08c      	sub	sp, #48	; 0x30
 8013786:	af00      	add	r7, sp, #0
 8013788:	60f8      	str	r0, [r7, #12]
 801378a:	60b9      	str	r1, [r7, #8]
 801378c:	607a      	str	r2, [r7, #4]
 801378e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8013790:	68bb      	ldr	r3, [r7, #8]
 8013792:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8013794:	683b      	ldr	r3, [r7, #0]
 8013796:	2200      	movs	r2, #0
 8013798:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 801379a:	68fb      	ldr	r3, [r7, #12]
 801379c:	f107 0210 	add.w	r2, r7, #16
 80137a0:	4611      	mov	r1, r2
 80137a2:	4618      	mov	r0, r3
 80137a4:	f7ff fc44 	bl	8013030 <validate>
 80137a8:	4603      	mov	r3, r0
 80137aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80137ae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80137b2:	2b00      	cmp	r3, #0
 80137b4:	d107      	bne.n	80137c6 <f_write+0x44>
 80137b6:	68fb      	ldr	r3, [r7, #12]
 80137b8:	7d5b      	ldrb	r3, [r3, #21]
 80137ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80137be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80137c2:	2b00      	cmp	r3, #0
 80137c4:	d002      	beq.n	80137cc <f_write+0x4a>
 80137c6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80137ca:	e16a      	b.n	8013aa2 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80137cc:	68fb      	ldr	r3, [r7, #12]
 80137ce:	7d1b      	ldrb	r3, [r3, #20]
 80137d0:	f003 0302 	and.w	r3, r3, #2
 80137d4:	2b00      	cmp	r3, #0
 80137d6:	d101      	bne.n	80137dc <f_write+0x5a>
 80137d8:	2307      	movs	r3, #7
 80137da:	e162      	b.n	8013aa2 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80137dc:	68fb      	ldr	r3, [r7, #12]
 80137de:	699a      	ldr	r2, [r3, #24]
 80137e0:	687b      	ldr	r3, [r7, #4]
 80137e2:	441a      	add	r2, r3
 80137e4:	68fb      	ldr	r3, [r7, #12]
 80137e6:	699b      	ldr	r3, [r3, #24]
 80137e8:	429a      	cmp	r2, r3
 80137ea:	f080 814c 	bcs.w	8013a86 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80137ee:	68fb      	ldr	r3, [r7, #12]
 80137f0:	699b      	ldr	r3, [r3, #24]
 80137f2:	43db      	mvns	r3, r3
 80137f4:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80137f6:	e146      	b.n	8013a86 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80137f8:	68fb      	ldr	r3, [r7, #12]
 80137fa:	699b      	ldr	r3, [r3, #24]
 80137fc:	693a      	ldr	r2, [r7, #16]
 80137fe:	8992      	ldrh	r2, [r2, #12]
 8013800:	fbb3 f1f2 	udiv	r1, r3, r2
 8013804:	fb02 f201 	mul.w	r2, r2, r1
 8013808:	1a9b      	subs	r3, r3, r2
 801380a:	2b00      	cmp	r3, #0
 801380c:	f040 80f1 	bne.w	80139f2 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8013810:	68fb      	ldr	r3, [r7, #12]
 8013812:	699b      	ldr	r3, [r3, #24]
 8013814:	693a      	ldr	r2, [r7, #16]
 8013816:	8992      	ldrh	r2, [r2, #12]
 8013818:	fbb3 f3f2 	udiv	r3, r3, r2
 801381c:	693a      	ldr	r2, [r7, #16]
 801381e:	8952      	ldrh	r2, [r2, #10]
 8013820:	3a01      	subs	r2, #1
 8013822:	4013      	ands	r3, r2
 8013824:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8013826:	69bb      	ldr	r3, [r7, #24]
 8013828:	2b00      	cmp	r3, #0
 801382a:	d143      	bne.n	80138b4 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 801382c:	68fb      	ldr	r3, [r7, #12]
 801382e:	699b      	ldr	r3, [r3, #24]
 8013830:	2b00      	cmp	r3, #0
 8013832:	d10c      	bne.n	801384e <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8013834:	68fb      	ldr	r3, [r7, #12]
 8013836:	689b      	ldr	r3, [r3, #8]
 8013838:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 801383a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801383c:	2b00      	cmp	r3, #0
 801383e:	d11a      	bne.n	8013876 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8013840:	68fb      	ldr	r3, [r7, #12]
 8013842:	2100      	movs	r1, #0
 8013844:	4618      	mov	r0, r3
 8013846:	f7fe fbbc 	bl	8011fc2 <create_chain>
 801384a:	62b8      	str	r0, [r7, #40]	; 0x28
 801384c:	e013      	b.n	8013876 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801384e:	68fb      	ldr	r3, [r7, #12]
 8013850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013852:	2b00      	cmp	r3, #0
 8013854:	d007      	beq.n	8013866 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8013856:	68fb      	ldr	r3, [r7, #12]
 8013858:	699b      	ldr	r3, [r3, #24]
 801385a:	4619      	mov	r1, r3
 801385c:	68f8      	ldr	r0, [r7, #12]
 801385e:	f7fe fc48 	bl	80120f2 <clmt_clust>
 8013862:	62b8      	str	r0, [r7, #40]	; 0x28
 8013864:	e007      	b.n	8013876 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8013866:	68fa      	ldr	r2, [r7, #12]
 8013868:	68fb      	ldr	r3, [r7, #12]
 801386a:	69db      	ldr	r3, [r3, #28]
 801386c:	4619      	mov	r1, r3
 801386e:	4610      	mov	r0, r2
 8013870:	f7fe fba7 	bl	8011fc2 <create_chain>
 8013874:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8013876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013878:	2b00      	cmp	r3, #0
 801387a:	f000 8109 	beq.w	8013a90 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 801387e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013880:	2b01      	cmp	r3, #1
 8013882:	d104      	bne.n	801388e <f_write+0x10c>
 8013884:	68fb      	ldr	r3, [r7, #12]
 8013886:	2202      	movs	r2, #2
 8013888:	755a      	strb	r2, [r3, #21]
 801388a:	2302      	movs	r3, #2
 801388c:	e109      	b.n	8013aa2 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801388e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013894:	d104      	bne.n	80138a0 <f_write+0x11e>
 8013896:	68fb      	ldr	r3, [r7, #12]
 8013898:	2201      	movs	r2, #1
 801389a:	755a      	strb	r2, [r3, #21]
 801389c:	2301      	movs	r3, #1
 801389e:	e100      	b.n	8013aa2 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 80138a0:	68fb      	ldr	r3, [r7, #12]
 80138a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80138a4:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80138a6:	68fb      	ldr	r3, [r7, #12]
 80138a8:	689b      	ldr	r3, [r3, #8]
 80138aa:	2b00      	cmp	r3, #0
 80138ac:	d102      	bne.n	80138b4 <f_write+0x132>
 80138ae:	68fb      	ldr	r3, [r7, #12]
 80138b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80138b2:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80138b4:	68fb      	ldr	r3, [r7, #12]
 80138b6:	7d1b      	ldrb	r3, [r3, #20]
 80138b8:	b25b      	sxtb	r3, r3
 80138ba:	2b00      	cmp	r3, #0
 80138bc:	da18      	bge.n	80138f0 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80138be:	693b      	ldr	r3, [r7, #16]
 80138c0:	7858      	ldrb	r0, [r3, #1]
 80138c2:	68fb      	ldr	r3, [r7, #12]
 80138c4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80138c8:	68fb      	ldr	r3, [r7, #12]
 80138ca:	6a1a      	ldr	r2, [r3, #32]
 80138cc:	2301      	movs	r3, #1
 80138ce:	f7fd fd81 	bl	80113d4 <disk_write>
 80138d2:	4603      	mov	r3, r0
 80138d4:	2b00      	cmp	r3, #0
 80138d6:	d004      	beq.n	80138e2 <f_write+0x160>
 80138d8:	68fb      	ldr	r3, [r7, #12]
 80138da:	2201      	movs	r2, #1
 80138dc:	755a      	strb	r2, [r3, #21]
 80138de:	2301      	movs	r3, #1
 80138e0:	e0df      	b.n	8013aa2 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 80138e2:	68fb      	ldr	r3, [r7, #12]
 80138e4:	7d1b      	ldrb	r3, [r3, #20]
 80138e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80138ea:	b2da      	uxtb	r2, r3
 80138ec:	68fb      	ldr	r3, [r7, #12]
 80138ee:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80138f0:	693a      	ldr	r2, [r7, #16]
 80138f2:	68fb      	ldr	r3, [r7, #12]
 80138f4:	69db      	ldr	r3, [r3, #28]
 80138f6:	4619      	mov	r1, r3
 80138f8:	4610      	mov	r0, r2
 80138fa:	f7fe f8f7 	bl	8011aec <clust2sect>
 80138fe:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8013900:	697b      	ldr	r3, [r7, #20]
 8013902:	2b00      	cmp	r3, #0
 8013904:	d104      	bne.n	8013910 <f_write+0x18e>
 8013906:	68fb      	ldr	r3, [r7, #12]
 8013908:	2202      	movs	r2, #2
 801390a:	755a      	strb	r2, [r3, #21]
 801390c:	2302      	movs	r3, #2
 801390e:	e0c8      	b.n	8013aa2 <f_write+0x320>
			sect += csect;
 8013910:	697a      	ldr	r2, [r7, #20]
 8013912:	69bb      	ldr	r3, [r7, #24]
 8013914:	4413      	add	r3, r2
 8013916:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8013918:	693b      	ldr	r3, [r7, #16]
 801391a:	899b      	ldrh	r3, [r3, #12]
 801391c:	461a      	mov	r2, r3
 801391e:	687b      	ldr	r3, [r7, #4]
 8013920:	fbb3 f3f2 	udiv	r3, r3, r2
 8013924:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8013926:	6a3b      	ldr	r3, [r7, #32]
 8013928:	2b00      	cmp	r3, #0
 801392a:	d043      	beq.n	80139b4 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801392c:	69ba      	ldr	r2, [r7, #24]
 801392e:	6a3b      	ldr	r3, [r7, #32]
 8013930:	4413      	add	r3, r2
 8013932:	693a      	ldr	r2, [r7, #16]
 8013934:	8952      	ldrh	r2, [r2, #10]
 8013936:	4293      	cmp	r3, r2
 8013938:	d905      	bls.n	8013946 <f_write+0x1c4>
					cc = fs->csize - csect;
 801393a:	693b      	ldr	r3, [r7, #16]
 801393c:	895b      	ldrh	r3, [r3, #10]
 801393e:	461a      	mov	r2, r3
 8013940:	69bb      	ldr	r3, [r7, #24]
 8013942:	1ad3      	subs	r3, r2, r3
 8013944:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013946:	693b      	ldr	r3, [r7, #16]
 8013948:	7858      	ldrb	r0, [r3, #1]
 801394a:	6a3b      	ldr	r3, [r7, #32]
 801394c:	697a      	ldr	r2, [r7, #20]
 801394e:	69f9      	ldr	r1, [r7, #28]
 8013950:	f7fd fd40 	bl	80113d4 <disk_write>
 8013954:	4603      	mov	r3, r0
 8013956:	2b00      	cmp	r3, #0
 8013958:	d004      	beq.n	8013964 <f_write+0x1e2>
 801395a:	68fb      	ldr	r3, [r7, #12]
 801395c:	2201      	movs	r2, #1
 801395e:	755a      	strb	r2, [r3, #21]
 8013960:	2301      	movs	r3, #1
 8013962:	e09e      	b.n	8013aa2 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8013964:	68fb      	ldr	r3, [r7, #12]
 8013966:	6a1a      	ldr	r2, [r3, #32]
 8013968:	697b      	ldr	r3, [r7, #20]
 801396a:	1ad3      	subs	r3, r2, r3
 801396c:	6a3a      	ldr	r2, [r7, #32]
 801396e:	429a      	cmp	r2, r3
 8013970:	d918      	bls.n	80139a4 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8013972:	68fb      	ldr	r3, [r7, #12]
 8013974:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8013978:	68fb      	ldr	r3, [r7, #12]
 801397a:	6a1a      	ldr	r2, [r3, #32]
 801397c:	697b      	ldr	r3, [r7, #20]
 801397e:	1ad3      	subs	r3, r2, r3
 8013980:	693a      	ldr	r2, [r7, #16]
 8013982:	8992      	ldrh	r2, [r2, #12]
 8013984:	fb02 f303 	mul.w	r3, r2, r3
 8013988:	69fa      	ldr	r2, [r7, #28]
 801398a:	18d1      	adds	r1, r2, r3
 801398c:	693b      	ldr	r3, [r7, #16]
 801398e:	899b      	ldrh	r3, [r3, #12]
 8013990:	461a      	mov	r2, r3
 8013992:	f7fd fddf 	bl	8011554 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8013996:	68fb      	ldr	r3, [r7, #12]
 8013998:	7d1b      	ldrb	r3, [r3, #20]
 801399a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801399e:	b2da      	uxtb	r2, r3
 80139a0:	68fb      	ldr	r3, [r7, #12]
 80139a2:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80139a4:	693b      	ldr	r3, [r7, #16]
 80139a6:	899b      	ldrh	r3, [r3, #12]
 80139a8:	461a      	mov	r2, r3
 80139aa:	6a3b      	ldr	r3, [r7, #32]
 80139ac:	fb02 f303 	mul.w	r3, r2, r3
 80139b0:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 80139b2:	e04b      	b.n	8013a4c <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80139b4:	68fb      	ldr	r3, [r7, #12]
 80139b6:	6a1b      	ldr	r3, [r3, #32]
 80139b8:	697a      	ldr	r2, [r7, #20]
 80139ba:	429a      	cmp	r2, r3
 80139bc:	d016      	beq.n	80139ec <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 80139be:	68fb      	ldr	r3, [r7, #12]
 80139c0:	699a      	ldr	r2, [r3, #24]
 80139c2:	68fb      	ldr	r3, [r7, #12]
 80139c4:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80139c6:	429a      	cmp	r2, r3
 80139c8:	d210      	bcs.n	80139ec <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80139ca:	693b      	ldr	r3, [r7, #16]
 80139cc:	7858      	ldrb	r0, [r3, #1]
 80139ce:	68fb      	ldr	r3, [r7, #12]
 80139d0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80139d4:	2301      	movs	r3, #1
 80139d6:	697a      	ldr	r2, [r7, #20]
 80139d8:	f7fd fcdc 	bl	8011394 <disk_read>
 80139dc:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80139de:	2b00      	cmp	r3, #0
 80139e0:	d004      	beq.n	80139ec <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 80139e2:	68fb      	ldr	r3, [r7, #12]
 80139e4:	2201      	movs	r2, #1
 80139e6:	755a      	strb	r2, [r3, #21]
 80139e8:	2301      	movs	r3, #1
 80139ea:	e05a      	b.n	8013aa2 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 80139ec:	68fb      	ldr	r3, [r7, #12]
 80139ee:	697a      	ldr	r2, [r7, #20]
 80139f0:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80139f2:	693b      	ldr	r3, [r7, #16]
 80139f4:	899b      	ldrh	r3, [r3, #12]
 80139f6:	4618      	mov	r0, r3
 80139f8:	68fb      	ldr	r3, [r7, #12]
 80139fa:	699b      	ldr	r3, [r3, #24]
 80139fc:	693a      	ldr	r2, [r7, #16]
 80139fe:	8992      	ldrh	r2, [r2, #12]
 8013a00:	fbb3 f1f2 	udiv	r1, r3, r2
 8013a04:	fb02 f201 	mul.w	r2, r2, r1
 8013a08:	1a9b      	subs	r3, r3, r2
 8013a0a:	1ac3      	subs	r3, r0, r3
 8013a0c:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8013a0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013a10:	687b      	ldr	r3, [r7, #4]
 8013a12:	429a      	cmp	r2, r3
 8013a14:	d901      	bls.n	8013a1a <f_write+0x298>
 8013a16:	687b      	ldr	r3, [r7, #4]
 8013a18:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8013a1a:	68fb      	ldr	r3, [r7, #12]
 8013a1c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013a20:	68fb      	ldr	r3, [r7, #12]
 8013a22:	699b      	ldr	r3, [r3, #24]
 8013a24:	693a      	ldr	r2, [r7, #16]
 8013a26:	8992      	ldrh	r2, [r2, #12]
 8013a28:	fbb3 f0f2 	udiv	r0, r3, r2
 8013a2c:	fb02 f200 	mul.w	r2, r2, r0
 8013a30:	1a9b      	subs	r3, r3, r2
 8013a32:	440b      	add	r3, r1
 8013a34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013a36:	69f9      	ldr	r1, [r7, #28]
 8013a38:	4618      	mov	r0, r3
 8013a3a:	f7fd fd8b 	bl	8011554 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8013a3e:	68fb      	ldr	r3, [r7, #12]
 8013a40:	7d1b      	ldrb	r3, [r3, #20]
 8013a42:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8013a46:	b2da      	uxtb	r2, r3
 8013a48:	68fb      	ldr	r3, [r7, #12]
 8013a4a:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8013a4c:	69fa      	ldr	r2, [r7, #28]
 8013a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013a50:	4413      	add	r3, r2
 8013a52:	61fb      	str	r3, [r7, #28]
 8013a54:	68fb      	ldr	r3, [r7, #12]
 8013a56:	699a      	ldr	r2, [r3, #24]
 8013a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013a5a:	441a      	add	r2, r3
 8013a5c:	68fb      	ldr	r3, [r7, #12]
 8013a5e:	619a      	str	r2, [r3, #24]
 8013a60:	68fb      	ldr	r3, [r7, #12]
 8013a62:	68da      	ldr	r2, [r3, #12]
 8013a64:	68fb      	ldr	r3, [r7, #12]
 8013a66:	699b      	ldr	r3, [r3, #24]
 8013a68:	429a      	cmp	r2, r3
 8013a6a:	bf38      	it	cc
 8013a6c:	461a      	movcc	r2, r3
 8013a6e:	68fb      	ldr	r3, [r7, #12]
 8013a70:	60da      	str	r2, [r3, #12]
 8013a72:	683b      	ldr	r3, [r7, #0]
 8013a74:	681a      	ldr	r2, [r3, #0]
 8013a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013a78:	441a      	add	r2, r3
 8013a7a:	683b      	ldr	r3, [r7, #0]
 8013a7c:	601a      	str	r2, [r3, #0]
 8013a7e:	687a      	ldr	r2, [r7, #4]
 8013a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013a82:	1ad3      	subs	r3, r2, r3
 8013a84:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8013a86:	687b      	ldr	r3, [r7, #4]
 8013a88:	2b00      	cmp	r3, #0
 8013a8a:	f47f aeb5 	bne.w	80137f8 <f_write+0x76>
 8013a8e:	e000      	b.n	8013a92 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8013a90:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8013a92:	68fb      	ldr	r3, [r7, #12]
 8013a94:	7d1b      	ldrb	r3, [r3, #20]
 8013a96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013a9a:	b2da      	uxtb	r2, r3
 8013a9c:	68fb      	ldr	r3, [r7, #12]
 8013a9e:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8013aa0:	2300      	movs	r3, #0
}
 8013aa2:	4618      	mov	r0, r3
 8013aa4:	3730      	adds	r7, #48	; 0x30
 8013aa6:	46bd      	mov	sp, r7
 8013aa8:	bd80      	pop	{r7, pc}
	...

08013aac <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8013aac:	b580      	push	{r7, lr}
 8013aae:	b086      	sub	sp, #24
 8013ab0:	af00      	add	r7, sp, #0
 8013ab2:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8013ab4:	687b      	ldr	r3, [r7, #4]
 8013ab6:	f107 0208 	add.w	r2, r7, #8
 8013aba:	4611      	mov	r1, r2
 8013abc:	4618      	mov	r0, r3
 8013abe:	f7ff fab7 	bl	8013030 <validate>
 8013ac2:	4603      	mov	r3, r0
 8013ac4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8013ac6:	7dfb      	ldrb	r3, [r7, #23]
 8013ac8:	2b00      	cmp	r3, #0
 8013aca:	d167      	bne.n	8013b9c <f_sync+0xf0>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8013acc:	687b      	ldr	r3, [r7, #4]
 8013ace:	7d1b      	ldrb	r3, [r3, #20]
 8013ad0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013ad4:	2b00      	cmp	r3, #0
 8013ad6:	d061      	beq.n	8013b9c <f_sync+0xf0>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8013ad8:	687b      	ldr	r3, [r7, #4]
 8013ada:	7d1b      	ldrb	r3, [r3, #20]
 8013adc:	b25b      	sxtb	r3, r3
 8013ade:	2b00      	cmp	r3, #0
 8013ae0:	da15      	bge.n	8013b0e <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8013ae2:	68bb      	ldr	r3, [r7, #8]
 8013ae4:	7858      	ldrb	r0, [r3, #1]
 8013ae6:	687b      	ldr	r3, [r7, #4]
 8013ae8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013aec:	687b      	ldr	r3, [r7, #4]
 8013aee:	6a1a      	ldr	r2, [r3, #32]
 8013af0:	2301      	movs	r3, #1
 8013af2:	f7fd fc6f 	bl	80113d4 <disk_write>
 8013af6:	4603      	mov	r3, r0
 8013af8:	2b00      	cmp	r3, #0
 8013afa:	d001      	beq.n	8013b00 <f_sync+0x54>
 8013afc:	2301      	movs	r3, #1
 8013afe:	e04e      	b.n	8013b9e <f_sync+0xf2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8013b00:	687b      	ldr	r3, [r7, #4]
 8013b02:	7d1b      	ldrb	r3, [r3, #20]
 8013b04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013b08:	b2da      	uxtb	r2, r3
 8013b0a:	687b      	ldr	r3, [r7, #4]
 8013b0c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8013b0e:	4b26      	ldr	r3, [pc, #152]	; (8013ba8 <f_sync+0xfc>)
 8013b10:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8013b12:	68ba      	ldr	r2, [r7, #8]
 8013b14:	687b      	ldr	r3, [r7, #4]
 8013b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013b18:	4619      	mov	r1, r3
 8013b1a:	4610      	mov	r0, r2
 8013b1c:	f7fd ff48 	bl	80119b0 <move_window>
 8013b20:	4603      	mov	r3, r0
 8013b22:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8013b24:	7dfb      	ldrb	r3, [r7, #23]
 8013b26:	2b00      	cmp	r3, #0
 8013b28:	d138      	bne.n	8013b9c <f_sync+0xf0>
					dir = fp->dir_ptr;
 8013b2a:	687b      	ldr	r3, [r7, #4]
 8013b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013b2e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8013b30:	68fb      	ldr	r3, [r7, #12]
 8013b32:	330b      	adds	r3, #11
 8013b34:	781a      	ldrb	r2, [r3, #0]
 8013b36:	68fb      	ldr	r3, [r7, #12]
 8013b38:	330b      	adds	r3, #11
 8013b3a:	f042 0220 	orr.w	r2, r2, #32
 8013b3e:	b2d2      	uxtb	r2, r2
 8013b40:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8013b42:	687b      	ldr	r3, [r7, #4]
 8013b44:	6818      	ldr	r0, [r3, #0]
 8013b46:	687b      	ldr	r3, [r7, #4]
 8013b48:	689b      	ldr	r3, [r3, #8]
 8013b4a:	461a      	mov	r2, r3
 8013b4c:	68f9      	ldr	r1, [r7, #12]
 8013b4e:	f7fe fccd 	bl	80124ec <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8013b52:	68fb      	ldr	r3, [r7, #12]
 8013b54:	f103 021c 	add.w	r2, r3, #28
 8013b58:	687b      	ldr	r3, [r7, #4]
 8013b5a:	68db      	ldr	r3, [r3, #12]
 8013b5c:	4619      	mov	r1, r3
 8013b5e:	4610      	mov	r0, r2
 8013b60:	f7fd fccc 	bl	80114fc <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8013b64:	68fb      	ldr	r3, [r7, #12]
 8013b66:	3316      	adds	r3, #22
 8013b68:	6939      	ldr	r1, [r7, #16]
 8013b6a:	4618      	mov	r0, r3
 8013b6c:	f7fd fcc6 	bl	80114fc <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8013b70:	68fb      	ldr	r3, [r7, #12]
 8013b72:	3312      	adds	r3, #18
 8013b74:	2100      	movs	r1, #0
 8013b76:	4618      	mov	r0, r3
 8013b78:	f7fd fca5 	bl	80114c6 <st_word>
					fs->wflag = 1;
 8013b7c:	68bb      	ldr	r3, [r7, #8]
 8013b7e:	2201      	movs	r2, #1
 8013b80:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8013b82:	68bb      	ldr	r3, [r7, #8]
 8013b84:	4618      	mov	r0, r3
 8013b86:	f7fd ff41 	bl	8011a0c <sync_fs>
 8013b8a:	4603      	mov	r3, r0
 8013b8c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8013b8e:	687b      	ldr	r3, [r7, #4]
 8013b90:	7d1b      	ldrb	r3, [r3, #20]
 8013b92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8013b96:	b2da      	uxtb	r2, r3
 8013b98:	687b      	ldr	r3, [r7, #4]
 8013b9a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8013b9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8013b9e:	4618      	mov	r0, r3
 8013ba0:	3718      	adds	r7, #24
 8013ba2:	46bd      	mov	sp, r7
 8013ba4:	bd80      	pop	{r7, pc}
 8013ba6:	bf00      	nop
 8013ba8:	274a0000 	.word	0x274a0000

08013bac <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8013bac:	b580      	push	{r7, lr}
 8013bae:	b084      	sub	sp, #16
 8013bb0:	af00      	add	r7, sp, #0
 8013bb2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8013bb4:	6878      	ldr	r0, [r7, #4]
 8013bb6:	f7ff ff79 	bl	8013aac <f_sync>
 8013bba:	4603      	mov	r3, r0
 8013bbc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8013bbe:	7bfb      	ldrb	r3, [r7, #15]
 8013bc0:	2b00      	cmp	r3, #0
 8013bc2:	d118      	bne.n	8013bf6 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8013bc4:	687b      	ldr	r3, [r7, #4]
 8013bc6:	f107 0208 	add.w	r2, r7, #8
 8013bca:	4611      	mov	r1, r2
 8013bcc:	4618      	mov	r0, r3
 8013bce:	f7ff fa2f 	bl	8013030 <validate>
 8013bd2:	4603      	mov	r3, r0
 8013bd4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8013bd6:	7bfb      	ldrb	r3, [r7, #15]
 8013bd8:	2b00      	cmp	r3, #0
 8013bda:	d10c      	bne.n	8013bf6 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8013bdc:	687b      	ldr	r3, [r7, #4]
 8013bde:	691b      	ldr	r3, [r3, #16]
 8013be0:	4618      	mov	r0, r3
 8013be2:	f7fd fe41 	bl	8011868 <dec_lock>
 8013be6:	4603      	mov	r3, r0
 8013be8:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8013bea:	7bfb      	ldrb	r3, [r7, #15]
 8013bec:	2b00      	cmp	r3, #0
 8013bee:	d102      	bne.n	8013bf6 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8013bf0:	687b      	ldr	r3, [r7, #4]
 8013bf2:	2200      	movs	r2, #0
 8013bf4:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8013bf6:	7bfb      	ldrb	r3, [r7, #15]
}
 8013bf8:	4618      	mov	r0, r3
 8013bfa:	3710      	adds	r7, #16
 8013bfc:	46bd      	mov	sp, r7
 8013bfe:	bd80      	pop	{r7, pc}

08013c00 <f_chdir>:


FRESULT f_chdir (
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8013c00:	b590      	push	{r4, r7, lr}
 8013c02:	b091      	sub	sp, #68	; 0x44
 8013c04:	af00      	add	r7, sp, #0
 8013c06:	6078      	str	r0, [r7, #4]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF

	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8013c08:	f107 0108 	add.w	r1, r7, #8
 8013c0c:	1d3b      	adds	r3, r7, #4
 8013c0e:	2200      	movs	r2, #0
 8013c10:	4618      	mov	r0, r3
 8013c12:	f7fe ff87 	bl	8012b24 <find_volume>
 8013c16:	4603      	mov	r3, r0
 8013c18:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 8013c1c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013c20:	2b00      	cmp	r3, #0
 8013c22:	d131      	bne.n	8013c88 <f_chdir+0x88>
		dj.obj.fs = fs;
 8013c24:	68bb      	ldr	r3, [r7, #8]
 8013c26:	60fb      	str	r3, [r7, #12]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the path */
 8013c28:	687a      	ldr	r2, [r7, #4]
 8013c2a:	f107 030c 	add.w	r3, r7, #12
 8013c2e:	4611      	mov	r1, r2
 8013c30:	4618      	mov	r0, r3
 8013c32:	f7fe fe47 	bl	80128c4 <follow_path>
 8013c36:	4603      	mov	r3, r0
 8013c38:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {					/* Follow completed */
 8013c3c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013c40:	2b00      	cmp	r3, #0
 8013c42:	d11a      	bne.n	8013c7a <f_chdir+0x7a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8013c44:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8013c48:	b25b      	sxtb	r3, r3
 8013c4a:	2b00      	cmp	r3, #0
 8013c4c:	da03      	bge.n	8013c56 <f_chdir+0x56>
				fs->cdir = dj.obj.sclust;	/* It is the start directory itself */
 8013c4e:	68bb      	ldr	r3, [r7, #8]
 8013c50:	697a      	ldr	r2, [r7, #20]
 8013c52:	619a      	str	r2, [r3, #24]
 8013c54:	e011      	b.n	8013c7a <f_chdir+0x7a>
					fs->cdc_size = dj.obj.c_size;
					fs->cdc_ofs = dj.obj.c_ofs;
				}
#endif
			} else {
				if (dj.obj.attr & AM_DIR) {	/* It is a sub-directory */
 8013c56:	7cbb      	ldrb	r3, [r7, #18]
 8013c58:	f003 0310 	and.w	r3, r3, #16
 8013c5c:	2b00      	cmp	r3, #0
 8013c5e:	d009      	beq.n	8013c74 <f_chdir+0x74>
						fs->cdc_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
						fs->cdc_ofs = dj.blk_ofs;
					} else
#endif
					{
						fs->cdir = ld_clust(fs, dj.dir);					/* Sub-directory cluster */
 8013c60:	68bb      	ldr	r3, [r7, #8]
 8013c62:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013c64:	68bc      	ldr	r4, [r7, #8]
 8013c66:	4611      	mov	r1, r2
 8013c68:	4618      	mov	r0, r3
 8013c6a:	f7fe fc20 	bl	80124ae <ld_clust>
 8013c6e:	4603      	mov	r3, r0
 8013c70:	61a3      	str	r3, [r4, #24]
 8013c72:	e002      	b.n	8013c7a <f_chdir+0x7a>
					}
				} else {
					res = FR_NO_PATH;		/* Reached but a file */
 8013c74:	2305      	movs	r3, #5
 8013c76:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				}
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8013c7a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013c7e:	2b04      	cmp	r3, #4
 8013c80:	d102      	bne.n	8013c88 <f_chdir+0x88>
 8013c82:	2305      	movs	r3, #5
 8013c84:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}

	LEAVE_FF(fs, res);
 8013c88:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8013c8c:	4618      	mov	r0, r3
 8013c8e:	3744      	adds	r7, #68	; 0x44
 8013c90:	46bd      	mov	sp, r7
 8013c92:	bd90      	pop	{r4, r7, pc}

08013c94 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8013c94:	b580      	push	{r7, lr}
 8013c96:	b090      	sub	sp, #64	; 0x40
 8013c98:	af00      	add	r7, sp, #0
 8013c9a:	6078      	str	r0, [r7, #4]
 8013c9c:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8013c9e:	687b      	ldr	r3, [r7, #4]
 8013ca0:	f107 0208 	add.w	r2, r7, #8
 8013ca4:	4611      	mov	r1, r2
 8013ca6:	4618      	mov	r0, r3
 8013ca8:	f7ff f9c2 	bl	8013030 <validate>
 8013cac:	4603      	mov	r3, r0
 8013cae:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8013cb2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013cb6:	2b00      	cmp	r3, #0
 8013cb8:	d103      	bne.n	8013cc2 <f_lseek+0x2e>
 8013cba:	687b      	ldr	r3, [r7, #4]
 8013cbc:	7d5b      	ldrb	r3, [r3, #21]
 8013cbe:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8013cc2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013cc6:	2b00      	cmp	r3, #0
 8013cc8:	d002      	beq.n	8013cd0 <f_lseek+0x3c>
 8013cca:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013cce:	e201      	b.n	80140d4 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8013cd0:	687b      	ldr	r3, [r7, #4]
 8013cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013cd4:	2b00      	cmp	r3, #0
 8013cd6:	f000 80d9 	beq.w	8013e8c <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8013cda:	683b      	ldr	r3, [r7, #0]
 8013cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013ce0:	d15a      	bne.n	8013d98 <f_lseek+0x104>
			tbl = fp->cltbl;
 8013ce2:	687b      	ldr	r3, [r7, #4]
 8013ce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013ce6:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8013ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013cea:	1d1a      	adds	r2, r3, #4
 8013cec:	627a      	str	r2, [r7, #36]	; 0x24
 8013cee:	681b      	ldr	r3, [r3, #0]
 8013cf0:	617b      	str	r3, [r7, #20]
 8013cf2:	2302      	movs	r3, #2
 8013cf4:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8013cf6:	687b      	ldr	r3, [r7, #4]
 8013cf8:	689b      	ldr	r3, [r3, #8]
 8013cfa:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8013cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013cfe:	2b00      	cmp	r3, #0
 8013d00:	d03a      	beq.n	8013d78 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8013d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d04:	613b      	str	r3, [r7, #16]
 8013d06:	2300      	movs	r3, #0
 8013d08:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d0c:	3302      	adds	r3, #2
 8013d0e:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8013d10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d12:	60fb      	str	r3, [r7, #12]
 8013d14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013d16:	3301      	adds	r3, #1
 8013d18:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8013d1a:	687b      	ldr	r3, [r7, #4]
 8013d1c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8013d1e:	4618      	mov	r0, r3
 8013d20:	f7fd ff03 	bl	8011b2a <get_fat>
 8013d24:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8013d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d28:	2b01      	cmp	r3, #1
 8013d2a:	d804      	bhi.n	8013d36 <f_lseek+0xa2>
 8013d2c:	687b      	ldr	r3, [r7, #4]
 8013d2e:	2202      	movs	r2, #2
 8013d30:	755a      	strb	r2, [r3, #21]
 8013d32:	2302      	movs	r3, #2
 8013d34:	e1ce      	b.n	80140d4 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013d36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013d3c:	d104      	bne.n	8013d48 <f_lseek+0xb4>
 8013d3e:	687b      	ldr	r3, [r7, #4]
 8013d40:	2201      	movs	r2, #1
 8013d42:	755a      	strb	r2, [r3, #21]
 8013d44:	2301      	movs	r3, #1
 8013d46:	e1c5      	b.n	80140d4 <f_lseek+0x440>
					} while (cl == pcl + 1);
 8013d48:	68fb      	ldr	r3, [r7, #12]
 8013d4a:	3301      	adds	r3, #1
 8013d4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013d4e:	429a      	cmp	r2, r3
 8013d50:	d0de      	beq.n	8013d10 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8013d52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013d54:	697b      	ldr	r3, [r7, #20]
 8013d56:	429a      	cmp	r2, r3
 8013d58:	d809      	bhi.n	8013d6e <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8013d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d5c:	1d1a      	adds	r2, r3, #4
 8013d5e:	627a      	str	r2, [r7, #36]	; 0x24
 8013d60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013d62:	601a      	str	r2, [r3, #0]
 8013d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d66:	1d1a      	adds	r2, r3, #4
 8013d68:	627a      	str	r2, [r7, #36]	; 0x24
 8013d6a:	693a      	ldr	r2, [r7, #16]
 8013d6c:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8013d6e:	68bb      	ldr	r3, [r7, #8]
 8013d70:	69db      	ldr	r3, [r3, #28]
 8013d72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013d74:	429a      	cmp	r2, r3
 8013d76:	d3c4      	bcc.n	8013d02 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8013d78:	687b      	ldr	r3, [r7, #4]
 8013d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013d7c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013d7e:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8013d80:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013d82:	697b      	ldr	r3, [r7, #20]
 8013d84:	429a      	cmp	r2, r3
 8013d86:	d803      	bhi.n	8013d90 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8013d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d8a:	2200      	movs	r2, #0
 8013d8c:	601a      	str	r2, [r3, #0]
 8013d8e:	e19f      	b.n	80140d0 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8013d90:	2311      	movs	r3, #17
 8013d92:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8013d96:	e19b      	b.n	80140d0 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8013d98:	687b      	ldr	r3, [r7, #4]
 8013d9a:	68db      	ldr	r3, [r3, #12]
 8013d9c:	683a      	ldr	r2, [r7, #0]
 8013d9e:	429a      	cmp	r2, r3
 8013da0:	d902      	bls.n	8013da8 <f_lseek+0x114>
 8013da2:	687b      	ldr	r3, [r7, #4]
 8013da4:	68db      	ldr	r3, [r3, #12]
 8013da6:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8013da8:	687b      	ldr	r3, [r7, #4]
 8013daa:	683a      	ldr	r2, [r7, #0]
 8013dac:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8013dae:	683b      	ldr	r3, [r7, #0]
 8013db0:	2b00      	cmp	r3, #0
 8013db2:	f000 818d 	beq.w	80140d0 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 8013db6:	683b      	ldr	r3, [r7, #0]
 8013db8:	3b01      	subs	r3, #1
 8013dba:	4619      	mov	r1, r3
 8013dbc:	6878      	ldr	r0, [r7, #4]
 8013dbe:	f7fe f998 	bl	80120f2 <clmt_clust>
 8013dc2:	4602      	mov	r2, r0
 8013dc4:	687b      	ldr	r3, [r7, #4]
 8013dc6:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8013dc8:	68ba      	ldr	r2, [r7, #8]
 8013dca:	687b      	ldr	r3, [r7, #4]
 8013dcc:	69db      	ldr	r3, [r3, #28]
 8013dce:	4619      	mov	r1, r3
 8013dd0:	4610      	mov	r0, r2
 8013dd2:	f7fd fe8b 	bl	8011aec <clust2sect>
 8013dd6:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8013dd8:	69bb      	ldr	r3, [r7, #24]
 8013dda:	2b00      	cmp	r3, #0
 8013ddc:	d104      	bne.n	8013de8 <f_lseek+0x154>
 8013dde:	687b      	ldr	r3, [r7, #4]
 8013de0:	2202      	movs	r2, #2
 8013de2:	755a      	strb	r2, [r3, #21]
 8013de4:	2302      	movs	r3, #2
 8013de6:	e175      	b.n	80140d4 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8013de8:	683b      	ldr	r3, [r7, #0]
 8013dea:	3b01      	subs	r3, #1
 8013dec:	68ba      	ldr	r2, [r7, #8]
 8013dee:	8992      	ldrh	r2, [r2, #12]
 8013df0:	fbb3 f3f2 	udiv	r3, r3, r2
 8013df4:	68ba      	ldr	r2, [r7, #8]
 8013df6:	8952      	ldrh	r2, [r2, #10]
 8013df8:	3a01      	subs	r2, #1
 8013dfa:	4013      	ands	r3, r2
 8013dfc:	69ba      	ldr	r2, [r7, #24]
 8013dfe:	4413      	add	r3, r2
 8013e00:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8013e02:	687b      	ldr	r3, [r7, #4]
 8013e04:	699b      	ldr	r3, [r3, #24]
 8013e06:	68ba      	ldr	r2, [r7, #8]
 8013e08:	8992      	ldrh	r2, [r2, #12]
 8013e0a:	fbb3 f1f2 	udiv	r1, r3, r2
 8013e0e:	fb02 f201 	mul.w	r2, r2, r1
 8013e12:	1a9b      	subs	r3, r3, r2
 8013e14:	2b00      	cmp	r3, #0
 8013e16:	f000 815b 	beq.w	80140d0 <f_lseek+0x43c>
 8013e1a:	687b      	ldr	r3, [r7, #4]
 8013e1c:	6a1b      	ldr	r3, [r3, #32]
 8013e1e:	69ba      	ldr	r2, [r7, #24]
 8013e20:	429a      	cmp	r2, r3
 8013e22:	f000 8155 	beq.w	80140d0 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8013e26:	687b      	ldr	r3, [r7, #4]
 8013e28:	7d1b      	ldrb	r3, [r3, #20]
 8013e2a:	b25b      	sxtb	r3, r3
 8013e2c:	2b00      	cmp	r3, #0
 8013e2e:	da18      	bge.n	8013e62 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013e30:	68bb      	ldr	r3, [r7, #8]
 8013e32:	7858      	ldrb	r0, [r3, #1]
 8013e34:	687b      	ldr	r3, [r7, #4]
 8013e36:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013e3a:	687b      	ldr	r3, [r7, #4]
 8013e3c:	6a1a      	ldr	r2, [r3, #32]
 8013e3e:	2301      	movs	r3, #1
 8013e40:	f7fd fac8 	bl	80113d4 <disk_write>
 8013e44:	4603      	mov	r3, r0
 8013e46:	2b00      	cmp	r3, #0
 8013e48:	d004      	beq.n	8013e54 <f_lseek+0x1c0>
 8013e4a:	687b      	ldr	r3, [r7, #4]
 8013e4c:	2201      	movs	r2, #1
 8013e4e:	755a      	strb	r2, [r3, #21]
 8013e50:	2301      	movs	r3, #1
 8013e52:	e13f      	b.n	80140d4 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 8013e54:	687b      	ldr	r3, [r7, #4]
 8013e56:	7d1b      	ldrb	r3, [r3, #20]
 8013e58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013e5c:	b2da      	uxtb	r2, r3
 8013e5e:	687b      	ldr	r3, [r7, #4]
 8013e60:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8013e62:	68bb      	ldr	r3, [r7, #8]
 8013e64:	7858      	ldrb	r0, [r3, #1]
 8013e66:	687b      	ldr	r3, [r7, #4]
 8013e68:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013e6c:	2301      	movs	r3, #1
 8013e6e:	69ba      	ldr	r2, [r7, #24]
 8013e70:	f7fd fa90 	bl	8011394 <disk_read>
 8013e74:	4603      	mov	r3, r0
 8013e76:	2b00      	cmp	r3, #0
 8013e78:	d004      	beq.n	8013e84 <f_lseek+0x1f0>
 8013e7a:	687b      	ldr	r3, [r7, #4]
 8013e7c:	2201      	movs	r2, #1
 8013e7e:	755a      	strb	r2, [r3, #21]
 8013e80:	2301      	movs	r3, #1
 8013e82:	e127      	b.n	80140d4 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 8013e84:	687b      	ldr	r3, [r7, #4]
 8013e86:	69ba      	ldr	r2, [r7, #24]
 8013e88:	621a      	str	r2, [r3, #32]
 8013e8a:	e121      	b.n	80140d0 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8013e8c:	687b      	ldr	r3, [r7, #4]
 8013e8e:	68db      	ldr	r3, [r3, #12]
 8013e90:	683a      	ldr	r2, [r7, #0]
 8013e92:	429a      	cmp	r2, r3
 8013e94:	d908      	bls.n	8013ea8 <f_lseek+0x214>
 8013e96:	687b      	ldr	r3, [r7, #4]
 8013e98:	7d1b      	ldrb	r3, [r3, #20]
 8013e9a:	f003 0302 	and.w	r3, r3, #2
 8013e9e:	2b00      	cmp	r3, #0
 8013ea0:	d102      	bne.n	8013ea8 <f_lseek+0x214>
			ofs = fp->obj.objsize;
 8013ea2:	687b      	ldr	r3, [r7, #4]
 8013ea4:	68db      	ldr	r3, [r3, #12]
 8013ea6:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8013ea8:	687b      	ldr	r3, [r7, #4]
 8013eaa:	699b      	ldr	r3, [r3, #24]
 8013eac:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8013eae:	2300      	movs	r3, #0
 8013eb0:	637b      	str	r3, [r7, #52]	; 0x34
 8013eb2:	687b      	ldr	r3, [r7, #4]
 8013eb4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013eb6:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8013eb8:	683b      	ldr	r3, [r7, #0]
 8013eba:	2b00      	cmp	r3, #0
 8013ebc:	f000 80b5 	beq.w	801402a <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8013ec0:	68bb      	ldr	r3, [r7, #8]
 8013ec2:	895b      	ldrh	r3, [r3, #10]
 8013ec4:	461a      	mov	r2, r3
 8013ec6:	68bb      	ldr	r3, [r7, #8]
 8013ec8:	899b      	ldrh	r3, [r3, #12]
 8013eca:	fb03 f302 	mul.w	r3, r3, r2
 8013ece:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8013ed0:	6a3b      	ldr	r3, [r7, #32]
 8013ed2:	2b00      	cmp	r3, #0
 8013ed4:	d01b      	beq.n	8013f0e <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8013ed6:	683b      	ldr	r3, [r7, #0]
 8013ed8:	1e5a      	subs	r2, r3, #1
 8013eda:	69fb      	ldr	r3, [r7, #28]
 8013edc:	fbb2 f2f3 	udiv	r2, r2, r3
 8013ee0:	6a3b      	ldr	r3, [r7, #32]
 8013ee2:	1e59      	subs	r1, r3, #1
 8013ee4:	69fb      	ldr	r3, [r7, #28]
 8013ee6:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8013eea:	429a      	cmp	r2, r3
 8013eec:	d30f      	bcc.n	8013f0e <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8013eee:	6a3b      	ldr	r3, [r7, #32]
 8013ef0:	1e5a      	subs	r2, r3, #1
 8013ef2:	69fb      	ldr	r3, [r7, #28]
 8013ef4:	425b      	negs	r3, r3
 8013ef6:	401a      	ands	r2, r3
 8013ef8:	687b      	ldr	r3, [r7, #4]
 8013efa:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8013efc:	687b      	ldr	r3, [r7, #4]
 8013efe:	699b      	ldr	r3, [r3, #24]
 8013f00:	683a      	ldr	r2, [r7, #0]
 8013f02:	1ad3      	subs	r3, r2, r3
 8013f04:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8013f06:	687b      	ldr	r3, [r7, #4]
 8013f08:	69db      	ldr	r3, [r3, #28]
 8013f0a:	63bb      	str	r3, [r7, #56]	; 0x38
 8013f0c:	e022      	b.n	8013f54 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8013f0e:	687b      	ldr	r3, [r7, #4]
 8013f10:	689b      	ldr	r3, [r3, #8]
 8013f12:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8013f14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013f16:	2b00      	cmp	r3, #0
 8013f18:	d119      	bne.n	8013f4e <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 8013f1a:	687b      	ldr	r3, [r7, #4]
 8013f1c:	2100      	movs	r1, #0
 8013f1e:	4618      	mov	r0, r3
 8013f20:	f7fe f84f 	bl	8011fc2 <create_chain>
 8013f24:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8013f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013f28:	2b01      	cmp	r3, #1
 8013f2a:	d104      	bne.n	8013f36 <f_lseek+0x2a2>
 8013f2c:	687b      	ldr	r3, [r7, #4]
 8013f2e:	2202      	movs	r2, #2
 8013f30:	755a      	strb	r2, [r3, #21]
 8013f32:	2302      	movs	r3, #2
 8013f34:	e0ce      	b.n	80140d4 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013f36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013f38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013f3c:	d104      	bne.n	8013f48 <f_lseek+0x2b4>
 8013f3e:	687b      	ldr	r3, [r7, #4]
 8013f40:	2201      	movs	r2, #1
 8013f42:	755a      	strb	r2, [r3, #21]
 8013f44:	2301      	movs	r3, #1
 8013f46:	e0c5      	b.n	80140d4 <f_lseek+0x440>
					fp->obj.sclust = clst;
 8013f48:	687b      	ldr	r3, [r7, #4]
 8013f4a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013f4c:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8013f4e:	687b      	ldr	r3, [r7, #4]
 8013f50:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013f52:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8013f54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013f56:	2b00      	cmp	r3, #0
 8013f58:	d067      	beq.n	801402a <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 8013f5a:	e03a      	b.n	8013fd2 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 8013f5c:	683a      	ldr	r2, [r7, #0]
 8013f5e:	69fb      	ldr	r3, [r7, #28]
 8013f60:	1ad3      	subs	r3, r2, r3
 8013f62:	603b      	str	r3, [r7, #0]
 8013f64:	687b      	ldr	r3, [r7, #4]
 8013f66:	699a      	ldr	r2, [r3, #24]
 8013f68:	69fb      	ldr	r3, [r7, #28]
 8013f6a:	441a      	add	r2, r3
 8013f6c:	687b      	ldr	r3, [r7, #4]
 8013f6e:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8013f70:	687b      	ldr	r3, [r7, #4]
 8013f72:	7d1b      	ldrb	r3, [r3, #20]
 8013f74:	f003 0302 	and.w	r3, r3, #2
 8013f78:	2b00      	cmp	r3, #0
 8013f7a:	d00b      	beq.n	8013f94 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8013f7c:	687b      	ldr	r3, [r7, #4]
 8013f7e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8013f80:	4618      	mov	r0, r3
 8013f82:	f7fe f81e 	bl	8011fc2 <create_chain>
 8013f86:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8013f88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013f8a:	2b00      	cmp	r3, #0
 8013f8c:	d108      	bne.n	8013fa0 <f_lseek+0x30c>
							ofs = 0; break;
 8013f8e:	2300      	movs	r3, #0
 8013f90:	603b      	str	r3, [r7, #0]
 8013f92:	e022      	b.n	8013fda <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8013f94:	687b      	ldr	r3, [r7, #4]
 8013f96:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8013f98:	4618      	mov	r0, r3
 8013f9a:	f7fd fdc6 	bl	8011b2a <get_fat>
 8013f9e:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013fa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013fa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013fa6:	d104      	bne.n	8013fb2 <f_lseek+0x31e>
 8013fa8:	687b      	ldr	r3, [r7, #4]
 8013faa:	2201      	movs	r2, #1
 8013fac:	755a      	strb	r2, [r3, #21]
 8013fae:	2301      	movs	r3, #1
 8013fb0:	e090      	b.n	80140d4 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8013fb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013fb4:	2b01      	cmp	r3, #1
 8013fb6:	d904      	bls.n	8013fc2 <f_lseek+0x32e>
 8013fb8:	68bb      	ldr	r3, [r7, #8]
 8013fba:	69db      	ldr	r3, [r3, #28]
 8013fbc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013fbe:	429a      	cmp	r2, r3
 8013fc0:	d304      	bcc.n	8013fcc <f_lseek+0x338>
 8013fc2:	687b      	ldr	r3, [r7, #4]
 8013fc4:	2202      	movs	r2, #2
 8013fc6:	755a      	strb	r2, [r3, #21]
 8013fc8:	2302      	movs	r3, #2
 8013fca:	e083      	b.n	80140d4 <f_lseek+0x440>
					fp->clust = clst;
 8013fcc:	687b      	ldr	r3, [r7, #4]
 8013fce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013fd0:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8013fd2:	683a      	ldr	r2, [r7, #0]
 8013fd4:	69fb      	ldr	r3, [r7, #28]
 8013fd6:	429a      	cmp	r2, r3
 8013fd8:	d8c0      	bhi.n	8013f5c <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 8013fda:	687b      	ldr	r3, [r7, #4]
 8013fdc:	699a      	ldr	r2, [r3, #24]
 8013fde:	683b      	ldr	r3, [r7, #0]
 8013fe0:	441a      	add	r2, r3
 8013fe2:	687b      	ldr	r3, [r7, #4]
 8013fe4:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8013fe6:	68bb      	ldr	r3, [r7, #8]
 8013fe8:	899b      	ldrh	r3, [r3, #12]
 8013fea:	461a      	mov	r2, r3
 8013fec:	683b      	ldr	r3, [r7, #0]
 8013fee:	fbb3 f1f2 	udiv	r1, r3, r2
 8013ff2:	fb02 f201 	mul.w	r2, r2, r1
 8013ff6:	1a9b      	subs	r3, r3, r2
 8013ff8:	2b00      	cmp	r3, #0
 8013ffa:	d016      	beq.n	801402a <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8013ffc:	68bb      	ldr	r3, [r7, #8]
 8013ffe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014000:	4618      	mov	r0, r3
 8014002:	f7fd fd73 	bl	8011aec <clust2sect>
 8014006:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8014008:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801400a:	2b00      	cmp	r3, #0
 801400c:	d104      	bne.n	8014018 <f_lseek+0x384>
 801400e:	687b      	ldr	r3, [r7, #4]
 8014010:	2202      	movs	r2, #2
 8014012:	755a      	strb	r2, [r3, #21]
 8014014:	2302      	movs	r3, #2
 8014016:	e05d      	b.n	80140d4 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 8014018:	68bb      	ldr	r3, [r7, #8]
 801401a:	899b      	ldrh	r3, [r3, #12]
 801401c:	461a      	mov	r2, r3
 801401e:	683b      	ldr	r3, [r7, #0]
 8014020:	fbb3 f3f2 	udiv	r3, r3, r2
 8014024:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014026:	4413      	add	r3, r2
 8014028:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 801402a:	687b      	ldr	r3, [r7, #4]
 801402c:	699a      	ldr	r2, [r3, #24]
 801402e:	687b      	ldr	r3, [r7, #4]
 8014030:	68db      	ldr	r3, [r3, #12]
 8014032:	429a      	cmp	r2, r3
 8014034:	d90a      	bls.n	801404c <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 8014036:	687b      	ldr	r3, [r7, #4]
 8014038:	699a      	ldr	r2, [r3, #24]
 801403a:	687b      	ldr	r3, [r7, #4]
 801403c:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 801403e:	687b      	ldr	r3, [r7, #4]
 8014040:	7d1b      	ldrb	r3, [r3, #20]
 8014042:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014046:	b2da      	uxtb	r2, r3
 8014048:	687b      	ldr	r3, [r7, #4]
 801404a:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 801404c:	687b      	ldr	r3, [r7, #4]
 801404e:	699b      	ldr	r3, [r3, #24]
 8014050:	68ba      	ldr	r2, [r7, #8]
 8014052:	8992      	ldrh	r2, [r2, #12]
 8014054:	fbb3 f1f2 	udiv	r1, r3, r2
 8014058:	fb02 f201 	mul.w	r2, r2, r1
 801405c:	1a9b      	subs	r3, r3, r2
 801405e:	2b00      	cmp	r3, #0
 8014060:	d036      	beq.n	80140d0 <f_lseek+0x43c>
 8014062:	687b      	ldr	r3, [r7, #4]
 8014064:	6a1b      	ldr	r3, [r3, #32]
 8014066:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014068:	429a      	cmp	r2, r3
 801406a:	d031      	beq.n	80140d0 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 801406c:	687b      	ldr	r3, [r7, #4]
 801406e:	7d1b      	ldrb	r3, [r3, #20]
 8014070:	b25b      	sxtb	r3, r3
 8014072:	2b00      	cmp	r3, #0
 8014074:	da18      	bge.n	80140a8 <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8014076:	68bb      	ldr	r3, [r7, #8]
 8014078:	7858      	ldrb	r0, [r3, #1]
 801407a:	687b      	ldr	r3, [r7, #4]
 801407c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014080:	687b      	ldr	r3, [r7, #4]
 8014082:	6a1a      	ldr	r2, [r3, #32]
 8014084:	2301      	movs	r3, #1
 8014086:	f7fd f9a5 	bl	80113d4 <disk_write>
 801408a:	4603      	mov	r3, r0
 801408c:	2b00      	cmp	r3, #0
 801408e:	d004      	beq.n	801409a <f_lseek+0x406>
 8014090:	687b      	ldr	r3, [r7, #4]
 8014092:	2201      	movs	r2, #1
 8014094:	755a      	strb	r2, [r3, #21]
 8014096:	2301      	movs	r3, #1
 8014098:	e01c      	b.n	80140d4 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 801409a:	687b      	ldr	r3, [r7, #4]
 801409c:	7d1b      	ldrb	r3, [r3, #20]
 801409e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80140a2:	b2da      	uxtb	r2, r3
 80140a4:	687b      	ldr	r3, [r7, #4]
 80140a6:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80140a8:	68bb      	ldr	r3, [r7, #8]
 80140aa:	7858      	ldrb	r0, [r3, #1]
 80140ac:	687b      	ldr	r3, [r7, #4]
 80140ae:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80140b2:	2301      	movs	r3, #1
 80140b4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80140b6:	f7fd f96d 	bl	8011394 <disk_read>
 80140ba:	4603      	mov	r3, r0
 80140bc:	2b00      	cmp	r3, #0
 80140be:	d004      	beq.n	80140ca <f_lseek+0x436>
 80140c0:	687b      	ldr	r3, [r7, #4]
 80140c2:	2201      	movs	r2, #1
 80140c4:	755a      	strb	r2, [r3, #21]
 80140c6:	2301      	movs	r3, #1
 80140c8:	e004      	b.n	80140d4 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 80140ca:	687b      	ldr	r3, [r7, #4]
 80140cc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80140ce:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 80140d0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 80140d4:	4618      	mov	r0, r3
 80140d6:	3740      	adds	r7, #64	; 0x40
 80140d8:	46bd      	mov	sp, r7
 80140da:	bd80      	pop	{r7, pc}

080140dc <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 80140dc:	b580      	push	{r7, lr}
 80140de:	b09e      	sub	sp, #120	; 0x78
 80140e0:	af00      	add	r7, sp, #0
 80140e2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 80140e4:	2300      	movs	r3, #0
 80140e6:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 80140e8:	f107 010c 	add.w	r1, r7, #12
 80140ec:	1d3b      	adds	r3, r7, #4
 80140ee:	2202      	movs	r2, #2
 80140f0:	4618      	mov	r0, r3
 80140f2:	f7fe fd17 	bl	8012b24 <find_volume>
 80140f6:	4603      	mov	r3, r0
 80140f8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 80140fc:	68fb      	ldr	r3, [r7, #12]
 80140fe:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 8014100:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014104:	2b00      	cmp	r3, #0
 8014106:	f040 80a4 	bne.w	8014252 <f_unlink+0x176>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 801410a:	687a      	ldr	r2, [r7, #4]
 801410c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8014110:	4611      	mov	r1, r2
 8014112:	4618      	mov	r0, r3
 8014114:	f7fe fbd6 	bl	80128c4 <follow_path>
 8014118:	4603      	mov	r3, r0
 801411a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
 801411e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014122:	2b00      	cmp	r3, #0
 8014124:	d108      	bne.n	8014138 <f_unlink+0x5c>
 8014126:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 801412a:	f003 0320 	and.w	r3, r3, #32
 801412e:	2b00      	cmp	r3, #0
 8014130:	d002      	beq.n	8014138 <f_unlink+0x5c>
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
 8014132:	2306      	movs	r3, #6
 8014134:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 8014138:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801413c:	2b00      	cmp	r3, #0
 801413e:	d108      	bne.n	8014152 <f_unlink+0x76>
 8014140:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8014144:	2102      	movs	r1, #2
 8014146:	4618      	mov	r0, r3
 8014148:	f7fd fa82 	bl	8011650 <chk_lock>
 801414c:	4603      	mov	r3, r0
 801414e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 8014152:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014156:	2b00      	cmp	r3, #0
 8014158:	d17b      	bne.n	8014252 <f_unlink+0x176>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 801415a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 801415e:	b25b      	sxtb	r3, r3
 8014160:	2b00      	cmp	r3, #0
 8014162:	da03      	bge.n	801416c <f_unlink+0x90>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 8014164:	2306      	movs	r3, #6
 8014166:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 801416a:	e008      	b.n	801417e <f_unlink+0xa2>
			} else {
				if (dj.obj.attr & AM_RDO) {
 801416c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8014170:	f003 0301 	and.w	r3, r3, #1
 8014174:	2b00      	cmp	r3, #0
 8014176:	d002      	beq.n	801417e <f_unlink+0xa2>
					res = FR_DENIED;		/* Cannot remove R/O object */
 8014178:	2307      	movs	r3, #7
 801417a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 801417e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014182:	2b00      	cmp	r3, #0
 8014184:	d13d      	bne.n	8014202 <f_unlink+0x126>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 8014186:	68fb      	ldr	r3, [r7, #12]
 8014188:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801418a:	4611      	mov	r1, r2
 801418c:	4618      	mov	r0, r3
 801418e:	f7fe f98e 	bl	80124ae <ld_clust>
 8014192:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 8014194:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8014198:	f003 0310 	and.w	r3, r3, #16
 801419c:	2b00      	cmp	r3, #0
 801419e:	d030      	beq.n	8014202 <f_unlink+0x126>
#if _FS_RPATH != 0
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
 80141a0:	68fb      	ldr	r3, [r7, #12]
 80141a2:	699b      	ldr	r3, [r3, #24]
 80141a4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80141a6:	429a      	cmp	r2, r3
 80141a8:	d103      	bne.n	80141b2 <f_unlink+0xd6>
						res = FR_DENIED;
 80141aa:	2307      	movs	r3, #7
 80141ac:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80141b0:	e027      	b.n	8014202 <f_unlink+0x126>
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 80141b2:	68fb      	ldr	r3, [r7, #12]
 80141b4:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 80141b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80141b8:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 80141ba:	f107 0310 	add.w	r3, r7, #16
 80141be:	2100      	movs	r1, #0
 80141c0:	4618      	mov	r0, r3
 80141c2:	f7fd ffce 	bl	8012162 <dir_sdi>
 80141c6:	4603      	mov	r3, r0
 80141c8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 80141cc:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80141d0:	2b00      	cmp	r3, #0
 80141d2:	d116      	bne.n	8014202 <f_unlink+0x126>
							res = dir_read(&sdj, 0);			/* Read an item */
 80141d4:	f107 0310 	add.w	r3, r7, #16
 80141d8:	2100      	movs	r1, #0
 80141da:	4618      	mov	r0, r3
 80141dc:	f7fe f9a6 	bl	801252c <dir_read>
 80141e0:	4603      	mov	r3, r0
 80141e2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 80141e6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80141ea:	2b00      	cmp	r3, #0
 80141ec:	d102      	bne.n	80141f4 <f_unlink+0x118>
 80141ee:	2307      	movs	r3, #7
 80141f0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 80141f4:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80141f8:	2b04      	cmp	r3, #4
 80141fa:	d102      	bne.n	8014202 <f_unlink+0x126>
 80141fc:	2300      	movs	r3, #0
 80141fe:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 8014202:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014206:	2b00      	cmp	r3, #0
 8014208:	d123      	bne.n	8014252 <f_unlink+0x176>
				res = dir_remove(&dj);			/* Remove the directory entry */
 801420a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801420e:	4618      	mov	r0, r3
 8014210:	f7fe fa70 	bl	80126f4 <dir_remove>
 8014214:	4603      	mov	r3, r0
 8014216:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 801421a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801421e:	2b00      	cmp	r3, #0
 8014220:	d10c      	bne.n	801423c <f_unlink+0x160>
 8014222:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8014224:	2b00      	cmp	r3, #0
 8014226:	d009      	beq.n	801423c <f_unlink+0x160>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 8014228:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801422c:	2200      	movs	r2, #0
 801422e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8014230:	4618      	mov	r0, r3
 8014232:	f7fd fe61 	bl	8011ef8 <remove_chain>
 8014236:	4603      	mov	r3, r0
 8014238:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 801423c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014240:	2b00      	cmp	r3, #0
 8014242:	d106      	bne.n	8014252 <f_unlink+0x176>
 8014244:	68fb      	ldr	r3, [r7, #12]
 8014246:	4618      	mov	r0, r3
 8014248:	f7fd fbe0 	bl	8011a0c <sync_fs>
 801424c:	4603      	mov	r3, r0
 801424e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8014252:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8014256:	4618      	mov	r0, r3
 8014258:	3778      	adds	r7, #120	; 0x78
 801425a:	46bd      	mov	sp, r7
 801425c:	bd80      	pop	{r7, pc}
	...

08014260 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8014260:	b580      	push	{r7, lr}
 8014262:	b096      	sub	sp, #88	; 0x58
 8014264:	af00      	add	r7, sp, #0
 8014266:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8014268:	f107 0108 	add.w	r1, r7, #8
 801426c:	1d3b      	adds	r3, r7, #4
 801426e:	2202      	movs	r2, #2
 8014270:	4618      	mov	r0, r3
 8014272:	f7fe fc57 	bl	8012b24 <find_volume>
 8014276:	4603      	mov	r3, r0
 8014278:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	dj.obj.fs = fs;
 801427c:	68bb      	ldr	r3, [r7, #8]
 801427e:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 8014280:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014284:	2b00      	cmp	r3, #0
 8014286:	f040 80fe 	bne.w	8014486 <f_mkdir+0x226>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 801428a:	687a      	ldr	r2, [r7, #4]
 801428c:	f107 030c 	add.w	r3, r7, #12
 8014290:	4611      	mov	r1, r2
 8014292:	4618      	mov	r0, r3
 8014294:	f7fe fb16 	bl	80128c4 <follow_path>
 8014298:	4603      	mov	r3, r0
 801429a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 801429e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80142a2:	2b00      	cmp	r3, #0
 80142a4:	d102      	bne.n	80142ac <f_mkdir+0x4c>
 80142a6:	2308      	movs	r3, #8
 80142a8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
 80142ac:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80142b0:	2b04      	cmp	r3, #4
 80142b2:	d108      	bne.n	80142c6 <f_mkdir+0x66>
 80142b4:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80142b8:	f003 0320 	and.w	r3, r3, #32
 80142bc:	2b00      	cmp	r3, #0
 80142be:	d002      	beq.n	80142c6 <f_mkdir+0x66>
			res = FR_INVALID_NAME;
 80142c0:	2306      	movs	r3, #6
 80142c2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 80142c6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80142ca:	2b04      	cmp	r3, #4
 80142cc:	f040 80db 	bne.w	8014486 <f_mkdir+0x226>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 80142d0:	f107 030c 	add.w	r3, r7, #12
 80142d4:	2100      	movs	r1, #0
 80142d6:	4618      	mov	r0, r3
 80142d8:	f7fd fe73 	bl	8011fc2 <create_chain>
 80142dc:	6478      	str	r0, [r7, #68]	; 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 80142de:	68bb      	ldr	r3, [r7, #8]
 80142e0:	895b      	ldrh	r3, [r3, #10]
 80142e2:	461a      	mov	r2, r3
 80142e4:	68bb      	ldr	r3, [r7, #8]
 80142e6:	899b      	ldrh	r3, [r3, #12]
 80142e8:	fb03 f302 	mul.w	r3, r3, r2
 80142ec:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 80142ee:	2300      	movs	r3, #0
 80142f0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 80142f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80142f6:	2b00      	cmp	r3, #0
 80142f8:	d102      	bne.n	8014300 <f_mkdir+0xa0>
 80142fa:	2307      	movs	r3, #7
 80142fc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 1) res = FR_INT_ERR;
 8014300:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014302:	2b01      	cmp	r3, #1
 8014304:	d102      	bne.n	801430c <f_mkdir+0xac>
 8014306:	2302      	movs	r3, #2
 8014308:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 801430c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801430e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014312:	d102      	bne.n	801431a <f_mkdir+0xba>
 8014314:	2301      	movs	r3, #1
 8014316:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 801431a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801431e:	2b00      	cmp	r3, #0
 8014320:	d106      	bne.n	8014330 <f_mkdir+0xd0>
 8014322:	68bb      	ldr	r3, [r7, #8]
 8014324:	4618      	mov	r0, r3
 8014326:	f7fd faff 	bl	8011928 <sync_window>
 801432a:	4603      	mov	r3, r0
 801432c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			tm = GET_FATTIME();
 8014330:	4b58      	ldr	r3, [pc, #352]	; (8014494 <f_mkdir+0x234>)
 8014332:	643b      	str	r3, [r7, #64]	; 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 8014334:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014338:	2b00      	cmp	r3, #0
 801433a:	d16c      	bne.n	8014416 <f_mkdir+0x1b6>
				dsc = clust2sect(fs, dcl);
 801433c:	68bb      	ldr	r3, [r7, #8]
 801433e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8014340:	4618      	mov	r0, r3
 8014342:	f7fd fbd3 	bl	8011aec <clust2sect>
 8014346:	64f8      	str	r0, [r7, #76]	; 0x4c
				dir = fs->win;
 8014348:	68bb      	ldr	r3, [r7, #8]
 801434a:	3338      	adds	r3, #56	; 0x38
 801434c:	63fb      	str	r3, [r7, #60]	; 0x3c
				mem_set(dir, 0, SS(fs));
 801434e:	68bb      	ldr	r3, [r7, #8]
 8014350:	899b      	ldrh	r3, [r3, #12]
 8014352:	461a      	mov	r2, r3
 8014354:	2100      	movs	r1, #0
 8014356:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8014358:	f7fd f91d 	bl	8011596 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 801435c:	220b      	movs	r2, #11
 801435e:	2120      	movs	r1, #32
 8014360:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8014362:	f7fd f918 	bl	8011596 <mem_set>
					dir[DIR_Name] = '.';
 8014366:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014368:	222e      	movs	r2, #46	; 0x2e
 801436a:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 801436c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801436e:	330b      	adds	r3, #11
 8014370:	2210      	movs	r2, #16
 8014372:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8014374:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014376:	3316      	adds	r3, #22
 8014378:	6c39      	ldr	r1, [r7, #64]	; 0x40
 801437a:	4618      	mov	r0, r3
 801437c:	f7fd f8be 	bl	80114fc <st_dword>
					st_clust(fs, dir, dcl);
 8014380:	68bb      	ldr	r3, [r7, #8]
 8014382:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8014384:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8014386:	4618      	mov	r0, r3
 8014388:	f7fe f8b0 	bl	80124ec <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 801438c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801438e:	3320      	adds	r3, #32
 8014390:	2220      	movs	r2, #32
 8014392:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8014394:	4618      	mov	r0, r3
 8014396:	f7fd f8dd 	bl	8011554 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 801439a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801439c:	3321      	adds	r3, #33	; 0x21
 801439e:	222e      	movs	r2, #46	; 0x2e
 80143a0:	701a      	strb	r2, [r3, #0]
 80143a2:	697b      	ldr	r3, [r7, #20]
 80143a4:	64bb      	str	r3, [r7, #72]	; 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 80143a6:	68bb      	ldr	r3, [r7, #8]
 80143a8:	781b      	ldrb	r3, [r3, #0]
 80143aa:	2b03      	cmp	r3, #3
 80143ac:	d106      	bne.n	80143bc <f_mkdir+0x15c>
 80143ae:	68bb      	ldr	r3, [r7, #8]
 80143b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80143b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80143b4:	429a      	cmp	r2, r3
 80143b6:	d101      	bne.n	80143bc <f_mkdir+0x15c>
 80143b8:	2300      	movs	r3, #0
 80143ba:	64bb      	str	r3, [r7, #72]	; 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 80143bc:	68b8      	ldr	r0, [r7, #8]
 80143be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80143c0:	3320      	adds	r3, #32
 80143c2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80143c4:	4619      	mov	r1, r3
 80143c6:	f7fe f891 	bl	80124ec <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 80143ca:	68bb      	ldr	r3, [r7, #8]
 80143cc:	895b      	ldrh	r3, [r3, #10]
 80143ce:	653b      	str	r3, [r7, #80]	; 0x50
 80143d0:	e01c      	b.n	801440c <f_mkdir+0x1ac>
					fs->winsect = dsc++;
 80143d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80143d4:	1c5a      	adds	r2, r3, #1
 80143d6:	64fa      	str	r2, [r7, #76]	; 0x4c
 80143d8:	68ba      	ldr	r2, [r7, #8]
 80143da:	6353      	str	r3, [r2, #52]	; 0x34
					fs->wflag = 1;
 80143dc:	68bb      	ldr	r3, [r7, #8]
 80143de:	2201      	movs	r2, #1
 80143e0:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 80143e2:	68bb      	ldr	r3, [r7, #8]
 80143e4:	4618      	mov	r0, r3
 80143e6:	f7fd fa9f 	bl	8011928 <sync_window>
 80143ea:	4603      	mov	r3, r0
 80143ec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					if (res != FR_OK) break;
 80143f0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80143f4:	2b00      	cmp	r3, #0
 80143f6:	d10d      	bne.n	8014414 <f_mkdir+0x1b4>
					mem_set(dir, 0, SS(fs));
 80143f8:	68bb      	ldr	r3, [r7, #8]
 80143fa:	899b      	ldrh	r3, [r3, #12]
 80143fc:	461a      	mov	r2, r3
 80143fe:	2100      	movs	r1, #0
 8014400:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8014402:	f7fd f8c8 	bl	8011596 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8014406:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014408:	3b01      	subs	r3, #1
 801440a:	653b      	str	r3, [r7, #80]	; 0x50
 801440c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801440e:	2b00      	cmp	r3, #0
 8014410:	d1df      	bne.n	80143d2 <f_mkdir+0x172>
 8014412:	e000      	b.n	8014416 <f_mkdir+0x1b6>
					if (res != FR_OK) break;
 8014414:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 8014416:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801441a:	2b00      	cmp	r3, #0
 801441c:	d107      	bne.n	801442e <f_mkdir+0x1ce>
				res = dir_register(&dj);	/* Register the object to the directoy */
 801441e:	f107 030c 	add.w	r3, r7, #12
 8014422:	4618      	mov	r0, r3
 8014424:	f7fe f934 	bl	8012690 <dir_register>
 8014428:	4603      	mov	r3, r0
 801442a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
			if (res == FR_OK) {
 801442e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014432:	2b00      	cmp	r3, #0
 8014434:	d120      	bne.n	8014478 <f_mkdir+0x218>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 8014436:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014438:	63fb      	str	r3, [r7, #60]	; 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 801443a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801443c:	3316      	adds	r3, #22
 801443e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8014440:	4618      	mov	r0, r3
 8014442:	f7fd f85b 	bl	80114fc <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 8014446:	68bb      	ldr	r3, [r7, #8]
 8014448:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801444a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801444c:	4618      	mov	r0, r3
 801444e:	f7fe f84d 	bl	80124ec <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8014452:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014454:	330b      	adds	r3, #11
 8014456:	2210      	movs	r2, #16
 8014458:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 801445a:	68bb      	ldr	r3, [r7, #8]
 801445c:	2201      	movs	r2, #1
 801445e:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 8014460:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014464:	2b00      	cmp	r3, #0
 8014466:	d10e      	bne.n	8014486 <f_mkdir+0x226>
					res = sync_fs(fs);
 8014468:	68bb      	ldr	r3, [r7, #8]
 801446a:	4618      	mov	r0, r3
 801446c:	f7fd face 	bl	8011a0c <sync_fs>
 8014470:	4603      	mov	r3, r0
 8014472:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8014476:	e006      	b.n	8014486 <f_mkdir+0x226>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 8014478:	f107 030c 	add.w	r3, r7, #12
 801447c:	2200      	movs	r2, #0
 801447e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8014480:	4618      	mov	r0, r3
 8014482:	f7fd fd39 	bl	8011ef8 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8014486:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 801448a:	4618      	mov	r0, r3
 801448c:	3758      	adds	r7, #88	; 0x58
 801448e:	46bd      	mov	sp, r7
 8014490:	bd80      	pop	{r7, pc}
 8014492:	bf00      	nop
 8014494:	274a0000 	.word	0x274a0000

08014498 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8014498:	b580      	push	{r7, lr}
 801449a:	b088      	sub	sp, #32
 801449c:	af00      	add	r7, sp, #0
 801449e:	60f8      	str	r0, [r7, #12]
 80144a0:	60b9      	str	r1, [r7, #8]
 80144a2:	607a      	str	r2, [r7, #4]
	int n = 0;
 80144a4:	2300      	movs	r3, #0
 80144a6:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 80144a8:	68fb      	ldr	r3, [r7, #12]
 80144aa:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80144ac:	e017      	b.n	80144de <f_gets+0x46>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 80144ae:	f107 0310 	add.w	r3, r7, #16
 80144b2:	f107 0114 	add.w	r1, r7, #20
 80144b6:	2201      	movs	r2, #1
 80144b8:	6878      	ldr	r0, [r7, #4]
 80144ba:	f7ff f803 	bl	80134c4 <f_read>
		if (rc != 1) break;
 80144be:	693b      	ldr	r3, [r7, #16]
 80144c0:	2b01      	cmp	r3, #1
 80144c2:	d112      	bne.n	80144ea <f_gets+0x52>
		c = s[0];
 80144c4:	7d3b      	ldrb	r3, [r7, #20]
 80144c6:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
		*p++ = c;
 80144c8:	69bb      	ldr	r3, [r7, #24]
 80144ca:	1c5a      	adds	r2, r3, #1
 80144cc:	61ba      	str	r2, [r7, #24]
 80144ce:	7dfa      	ldrb	r2, [r7, #23]
 80144d0:	701a      	strb	r2, [r3, #0]
		n++;
 80144d2:	69fb      	ldr	r3, [r7, #28]
 80144d4:	3301      	adds	r3, #1
 80144d6:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 80144d8:	7dfb      	ldrb	r3, [r7, #23]
 80144da:	2b0a      	cmp	r3, #10
 80144dc:	d007      	beq.n	80144ee <f_gets+0x56>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80144de:	68bb      	ldr	r3, [r7, #8]
 80144e0:	3b01      	subs	r3, #1
 80144e2:	69fa      	ldr	r2, [r7, #28]
 80144e4:	429a      	cmp	r2, r3
 80144e6:	dbe2      	blt.n	80144ae <f_gets+0x16>
 80144e8:	e002      	b.n	80144f0 <f_gets+0x58>
		if (rc != 1) break;
 80144ea:	bf00      	nop
 80144ec:	e000      	b.n	80144f0 <f_gets+0x58>
		if (c == '\n') break;		/* Break on EOL */
 80144ee:	bf00      	nop
	}
	*p = 0;
 80144f0:	69bb      	ldr	r3, [r7, #24]
 80144f2:	2200      	movs	r2, #0
 80144f4:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 80144f6:	69fb      	ldr	r3, [r7, #28]
 80144f8:	2b00      	cmp	r3, #0
 80144fa:	d001      	beq.n	8014500 <f_gets+0x68>
 80144fc:	68fb      	ldr	r3, [r7, #12]
 80144fe:	e000      	b.n	8014502 <f_gets+0x6a>
 8014500:	2300      	movs	r3, #0
}
 8014502:	4618      	mov	r0, r3
 8014504:	3720      	adds	r7, #32
 8014506:	46bd      	mov	sp, r7
 8014508:	bd80      	pop	{r7, pc}
	...

0801450c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 801450c:	b480      	push	{r7}
 801450e:	b087      	sub	sp, #28
 8014510:	af00      	add	r7, sp, #0
 8014512:	60f8      	str	r0, [r7, #12]
 8014514:	60b9      	str	r1, [r7, #8]
 8014516:	4613      	mov	r3, r2
 8014518:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801451a:	2301      	movs	r3, #1
 801451c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801451e:	2300      	movs	r3, #0
 8014520:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8014522:	4b1f      	ldr	r3, [pc, #124]	; (80145a0 <FATFS_LinkDriverEx+0x94>)
 8014524:	7a5b      	ldrb	r3, [r3, #9]
 8014526:	b2db      	uxtb	r3, r3
 8014528:	2b00      	cmp	r3, #0
 801452a:	d131      	bne.n	8014590 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801452c:	4b1c      	ldr	r3, [pc, #112]	; (80145a0 <FATFS_LinkDriverEx+0x94>)
 801452e:	7a5b      	ldrb	r3, [r3, #9]
 8014530:	b2db      	uxtb	r3, r3
 8014532:	461a      	mov	r2, r3
 8014534:	4b1a      	ldr	r3, [pc, #104]	; (80145a0 <FATFS_LinkDriverEx+0x94>)
 8014536:	2100      	movs	r1, #0
 8014538:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801453a:	4b19      	ldr	r3, [pc, #100]	; (80145a0 <FATFS_LinkDriverEx+0x94>)
 801453c:	7a5b      	ldrb	r3, [r3, #9]
 801453e:	b2db      	uxtb	r3, r3
 8014540:	4a17      	ldr	r2, [pc, #92]	; (80145a0 <FATFS_LinkDriverEx+0x94>)
 8014542:	009b      	lsls	r3, r3, #2
 8014544:	4413      	add	r3, r2
 8014546:	68fa      	ldr	r2, [r7, #12]
 8014548:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801454a:	4b15      	ldr	r3, [pc, #84]	; (80145a0 <FATFS_LinkDriverEx+0x94>)
 801454c:	7a5b      	ldrb	r3, [r3, #9]
 801454e:	b2db      	uxtb	r3, r3
 8014550:	461a      	mov	r2, r3
 8014552:	4b13      	ldr	r3, [pc, #76]	; (80145a0 <FATFS_LinkDriverEx+0x94>)
 8014554:	4413      	add	r3, r2
 8014556:	79fa      	ldrb	r2, [r7, #7]
 8014558:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801455a:	4b11      	ldr	r3, [pc, #68]	; (80145a0 <FATFS_LinkDriverEx+0x94>)
 801455c:	7a5b      	ldrb	r3, [r3, #9]
 801455e:	b2db      	uxtb	r3, r3
 8014560:	1c5a      	adds	r2, r3, #1
 8014562:	b2d1      	uxtb	r1, r2
 8014564:	4a0e      	ldr	r2, [pc, #56]	; (80145a0 <FATFS_LinkDriverEx+0x94>)
 8014566:	7251      	strb	r1, [r2, #9]
 8014568:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801456a:	7dbb      	ldrb	r3, [r7, #22]
 801456c:	3330      	adds	r3, #48	; 0x30
 801456e:	b2da      	uxtb	r2, r3
 8014570:	68bb      	ldr	r3, [r7, #8]
 8014572:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8014574:	68bb      	ldr	r3, [r7, #8]
 8014576:	3301      	adds	r3, #1
 8014578:	223a      	movs	r2, #58	; 0x3a
 801457a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801457c:	68bb      	ldr	r3, [r7, #8]
 801457e:	3302      	adds	r3, #2
 8014580:	222f      	movs	r2, #47	; 0x2f
 8014582:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8014584:	68bb      	ldr	r3, [r7, #8]
 8014586:	3303      	adds	r3, #3
 8014588:	2200      	movs	r2, #0
 801458a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801458c:	2300      	movs	r3, #0
 801458e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8014590:	7dfb      	ldrb	r3, [r7, #23]
}
 8014592:	4618      	mov	r0, r3
 8014594:	371c      	adds	r7, #28
 8014596:	46bd      	mov	sp, r7
 8014598:	f85d 7b04 	ldr.w	r7, [sp], #4
 801459c:	4770      	bx	lr
 801459e:	bf00      	nop
 80145a0:	200481c4 	.word	0x200481c4

080145a4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80145a4:	b580      	push	{r7, lr}
 80145a6:	b082      	sub	sp, #8
 80145a8:	af00      	add	r7, sp, #0
 80145aa:	6078      	str	r0, [r7, #4]
 80145ac:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80145ae:	2200      	movs	r2, #0
 80145b0:	6839      	ldr	r1, [r7, #0]
 80145b2:	6878      	ldr	r0, [r7, #4]
 80145b4:	f7ff ffaa 	bl	801450c <FATFS_LinkDriverEx>
 80145b8:	4603      	mov	r3, r0
}
 80145ba:	4618      	mov	r0, r3
 80145bc:	3708      	adds	r7, #8
 80145be:	46bd      	mov	sp, r7
 80145c0:	bd80      	pop	{r7, pc}

080145c2 <__cxa_guard_acquire>:
 80145c2:	6803      	ldr	r3, [r0, #0]
 80145c4:	07db      	lsls	r3, r3, #31
 80145c6:	d406      	bmi.n	80145d6 <__cxa_guard_acquire+0x14>
 80145c8:	7843      	ldrb	r3, [r0, #1]
 80145ca:	b103      	cbz	r3, 80145ce <__cxa_guard_acquire+0xc>
 80145cc:	deff      	udf	#255	; 0xff
 80145ce:	2301      	movs	r3, #1
 80145d0:	7043      	strb	r3, [r0, #1]
 80145d2:	4618      	mov	r0, r3
 80145d4:	4770      	bx	lr
 80145d6:	2000      	movs	r0, #0
 80145d8:	4770      	bx	lr

080145da <__cxa_guard_release>:
 80145da:	2301      	movs	r3, #1
 80145dc:	6003      	str	r3, [r0, #0]
 80145de:	4770      	bx	lr

080145e0 <__errno>:
 80145e0:	4b01      	ldr	r3, [pc, #4]	; (80145e8 <__errno+0x8>)
 80145e2:	6818      	ldr	r0, [r3, #0]
 80145e4:	4770      	bx	lr
 80145e6:	bf00      	nop
 80145e8:	2000000c 	.word	0x2000000c

080145ec <__libc_init_array>:
 80145ec:	b570      	push	{r4, r5, r6, lr}
 80145ee:	4e0d      	ldr	r6, [pc, #52]	; (8014624 <__libc_init_array+0x38>)
 80145f0:	4c0d      	ldr	r4, [pc, #52]	; (8014628 <__libc_init_array+0x3c>)
 80145f2:	1ba4      	subs	r4, r4, r6
 80145f4:	10a4      	asrs	r4, r4, #2
 80145f6:	2500      	movs	r5, #0
 80145f8:	42a5      	cmp	r5, r4
 80145fa:	d109      	bne.n	8014610 <__libc_init_array+0x24>
 80145fc:	4e0b      	ldr	r6, [pc, #44]	; (801462c <__libc_init_array+0x40>)
 80145fe:	4c0c      	ldr	r4, [pc, #48]	; (8014630 <__libc_init_array+0x44>)
 8014600:	f004 f9e8 	bl	80189d4 <_init>
 8014604:	1ba4      	subs	r4, r4, r6
 8014606:	10a4      	asrs	r4, r4, #2
 8014608:	2500      	movs	r5, #0
 801460a:	42a5      	cmp	r5, r4
 801460c:	d105      	bne.n	801461a <__libc_init_array+0x2e>
 801460e:	bd70      	pop	{r4, r5, r6, pc}
 8014610:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8014614:	4798      	blx	r3
 8014616:	3501      	adds	r5, #1
 8014618:	e7ee      	b.n	80145f8 <__libc_init_array+0xc>
 801461a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801461e:	4798      	blx	r3
 8014620:	3501      	adds	r5, #1
 8014622:	e7f2      	b.n	801460a <__libc_init_array+0x1e>
 8014624:	0801922c 	.word	0x0801922c
 8014628:	0801922c 	.word	0x0801922c
 801462c:	0801922c 	.word	0x0801922c
 8014630:	08019234 	.word	0x08019234

08014634 <memset>:
 8014634:	4402      	add	r2, r0
 8014636:	4603      	mov	r3, r0
 8014638:	4293      	cmp	r3, r2
 801463a:	d100      	bne.n	801463e <memset+0xa>
 801463c:	4770      	bx	lr
 801463e:	f803 1b01 	strb.w	r1, [r3], #1
 8014642:	e7f9      	b.n	8014638 <memset+0x4>

08014644 <__cvt>:
 8014644:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014648:	ec55 4b10 	vmov	r4, r5, d0
 801464c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 801464e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8014652:	2d00      	cmp	r5, #0
 8014654:	460e      	mov	r6, r1
 8014656:	4691      	mov	r9, r2
 8014658:	4619      	mov	r1, r3
 801465a:	bfb8      	it	lt
 801465c:	4622      	movlt	r2, r4
 801465e:	462b      	mov	r3, r5
 8014660:	f027 0720 	bic.w	r7, r7, #32
 8014664:	bfbb      	ittet	lt
 8014666:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801466a:	461d      	movlt	r5, r3
 801466c:	2300      	movge	r3, #0
 801466e:	232d      	movlt	r3, #45	; 0x2d
 8014670:	bfb8      	it	lt
 8014672:	4614      	movlt	r4, r2
 8014674:	2f46      	cmp	r7, #70	; 0x46
 8014676:	700b      	strb	r3, [r1, #0]
 8014678:	d004      	beq.n	8014684 <__cvt+0x40>
 801467a:	2f45      	cmp	r7, #69	; 0x45
 801467c:	d100      	bne.n	8014680 <__cvt+0x3c>
 801467e:	3601      	adds	r6, #1
 8014680:	2102      	movs	r1, #2
 8014682:	e000      	b.n	8014686 <__cvt+0x42>
 8014684:	2103      	movs	r1, #3
 8014686:	ab03      	add	r3, sp, #12
 8014688:	9301      	str	r3, [sp, #4]
 801468a:	ab02      	add	r3, sp, #8
 801468c:	9300      	str	r3, [sp, #0]
 801468e:	4632      	mov	r2, r6
 8014690:	4653      	mov	r3, sl
 8014692:	ec45 4b10 	vmov	d0, r4, r5
 8014696:	f001 fdff 	bl	8016298 <_dtoa_r>
 801469a:	2f47      	cmp	r7, #71	; 0x47
 801469c:	4680      	mov	r8, r0
 801469e:	d102      	bne.n	80146a6 <__cvt+0x62>
 80146a0:	f019 0f01 	tst.w	r9, #1
 80146a4:	d026      	beq.n	80146f4 <__cvt+0xb0>
 80146a6:	2f46      	cmp	r7, #70	; 0x46
 80146a8:	eb08 0906 	add.w	r9, r8, r6
 80146ac:	d111      	bne.n	80146d2 <__cvt+0x8e>
 80146ae:	f898 3000 	ldrb.w	r3, [r8]
 80146b2:	2b30      	cmp	r3, #48	; 0x30
 80146b4:	d10a      	bne.n	80146cc <__cvt+0x88>
 80146b6:	2200      	movs	r2, #0
 80146b8:	2300      	movs	r3, #0
 80146ba:	4620      	mov	r0, r4
 80146bc:	4629      	mov	r1, r5
 80146be:	f7ec fa1b 	bl	8000af8 <__aeabi_dcmpeq>
 80146c2:	b918      	cbnz	r0, 80146cc <__cvt+0x88>
 80146c4:	f1c6 0601 	rsb	r6, r6, #1
 80146c8:	f8ca 6000 	str.w	r6, [sl]
 80146cc:	f8da 3000 	ldr.w	r3, [sl]
 80146d0:	4499      	add	r9, r3
 80146d2:	2200      	movs	r2, #0
 80146d4:	2300      	movs	r3, #0
 80146d6:	4620      	mov	r0, r4
 80146d8:	4629      	mov	r1, r5
 80146da:	f7ec fa0d 	bl	8000af8 <__aeabi_dcmpeq>
 80146de:	b938      	cbnz	r0, 80146f0 <__cvt+0xac>
 80146e0:	2230      	movs	r2, #48	; 0x30
 80146e2:	9b03      	ldr	r3, [sp, #12]
 80146e4:	454b      	cmp	r3, r9
 80146e6:	d205      	bcs.n	80146f4 <__cvt+0xb0>
 80146e8:	1c59      	adds	r1, r3, #1
 80146ea:	9103      	str	r1, [sp, #12]
 80146ec:	701a      	strb	r2, [r3, #0]
 80146ee:	e7f8      	b.n	80146e2 <__cvt+0x9e>
 80146f0:	f8cd 900c 	str.w	r9, [sp, #12]
 80146f4:	9b03      	ldr	r3, [sp, #12]
 80146f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80146f8:	eba3 0308 	sub.w	r3, r3, r8
 80146fc:	4640      	mov	r0, r8
 80146fe:	6013      	str	r3, [r2, #0]
 8014700:	b004      	add	sp, #16
 8014702:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08014706 <__exponent>:
 8014706:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014708:	2900      	cmp	r1, #0
 801470a:	4604      	mov	r4, r0
 801470c:	bfba      	itte	lt
 801470e:	4249      	neglt	r1, r1
 8014710:	232d      	movlt	r3, #45	; 0x2d
 8014712:	232b      	movge	r3, #43	; 0x2b
 8014714:	2909      	cmp	r1, #9
 8014716:	f804 2b02 	strb.w	r2, [r4], #2
 801471a:	7043      	strb	r3, [r0, #1]
 801471c:	dd20      	ble.n	8014760 <__exponent+0x5a>
 801471e:	f10d 0307 	add.w	r3, sp, #7
 8014722:	461f      	mov	r7, r3
 8014724:	260a      	movs	r6, #10
 8014726:	fb91 f5f6 	sdiv	r5, r1, r6
 801472a:	fb06 1115 	mls	r1, r6, r5, r1
 801472e:	3130      	adds	r1, #48	; 0x30
 8014730:	2d09      	cmp	r5, #9
 8014732:	f803 1c01 	strb.w	r1, [r3, #-1]
 8014736:	f103 32ff 	add.w	r2, r3, #4294967295
 801473a:	4629      	mov	r1, r5
 801473c:	dc09      	bgt.n	8014752 <__exponent+0x4c>
 801473e:	3130      	adds	r1, #48	; 0x30
 8014740:	3b02      	subs	r3, #2
 8014742:	f802 1c01 	strb.w	r1, [r2, #-1]
 8014746:	42bb      	cmp	r3, r7
 8014748:	4622      	mov	r2, r4
 801474a:	d304      	bcc.n	8014756 <__exponent+0x50>
 801474c:	1a10      	subs	r0, r2, r0
 801474e:	b003      	add	sp, #12
 8014750:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014752:	4613      	mov	r3, r2
 8014754:	e7e7      	b.n	8014726 <__exponent+0x20>
 8014756:	f813 2b01 	ldrb.w	r2, [r3], #1
 801475a:	f804 2b01 	strb.w	r2, [r4], #1
 801475e:	e7f2      	b.n	8014746 <__exponent+0x40>
 8014760:	2330      	movs	r3, #48	; 0x30
 8014762:	4419      	add	r1, r3
 8014764:	7083      	strb	r3, [r0, #2]
 8014766:	1d02      	adds	r2, r0, #4
 8014768:	70c1      	strb	r1, [r0, #3]
 801476a:	e7ef      	b.n	801474c <__exponent+0x46>

0801476c <_printf_float>:
 801476c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014770:	b08d      	sub	sp, #52	; 0x34
 8014772:	460c      	mov	r4, r1
 8014774:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8014778:	4616      	mov	r6, r2
 801477a:	461f      	mov	r7, r3
 801477c:	4605      	mov	r5, r0
 801477e:	f002 fe7d 	bl	801747c <_localeconv_r>
 8014782:	6803      	ldr	r3, [r0, #0]
 8014784:	9304      	str	r3, [sp, #16]
 8014786:	4618      	mov	r0, r3
 8014788:	f7eb fd3a 	bl	8000200 <strlen>
 801478c:	2300      	movs	r3, #0
 801478e:	930a      	str	r3, [sp, #40]	; 0x28
 8014790:	f8d8 3000 	ldr.w	r3, [r8]
 8014794:	9005      	str	r0, [sp, #20]
 8014796:	3307      	adds	r3, #7
 8014798:	f023 0307 	bic.w	r3, r3, #7
 801479c:	f103 0208 	add.w	r2, r3, #8
 80147a0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80147a4:	f8d4 b000 	ldr.w	fp, [r4]
 80147a8:	f8c8 2000 	str.w	r2, [r8]
 80147ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147b0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80147b4:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80147b8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80147bc:	9307      	str	r3, [sp, #28]
 80147be:	f8cd 8018 	str.w	r8, [sp, #24]
 80147c2:	f04f 32ff 	mov.w	r2, #4294967295
 80147c6:	4ba7      	ldr	r3, [pc, #668]	; (8014a64 <_printf_float+0x2f8>)
 80147c8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80147cc:	f7ec f9c6 	bl	8000b5c <__aeabi_dcmpun>
 80147d0:	bb70      	cbnz	r0, 8014830 <_printf_float+0xc4>
 80147d2:	f04f 32ff 	mov.w	r2, #4294967295
 80147d6:	4ba3      	ldr	r3, [pc, #652]	; (8014a64 <_printf_float+0x2f8>)
 80147d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80147dc:	f7ec f9a0 	bl	8000b20 <__aeabi_dcmple>
 80147e0:	bb30      	cbnz	r0, 8014830 <_printf_float+0xc4>
 80147e2:	2200      	movs	r2, #0
 80147e4:	2300      	movs	r3, #0
 80147e6:	4640      	mov	r0, r8
 80147e8:	4649      	mov	r1, r9
 80147ea:	f7ec f98f 	bl	8000b0c <__aeabi_dcmplt>
 80147ee:	b110      	cbz	r0, 80147f6 <_printf_float+0x8a>
 80147f0:	232d      	movs	r3, #45	; 0x2d
 80147f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80147f6:	4a9c      	ldr	r2, [pc, #624]	; (8014a68 <_printf_float+0x2fc>)
 80147f8:	4b9c      	ldr	r3, [pc, #624]	; (8014a6c <_printf_float+0x300>)
 80147fa:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80147fe:	bf8c      	ite	hi
 8014800:	4690      	movhi	r8, r2
 8014802:	4698      	movls	r8, r3
 8014804:	2303      	movs	r3, #3
 8014806:	f02b 0204 	bic.w	r2, fp, #4
 801480a:	6123      	str	r3, [r4, #16]
 801480c:	6022      	str	r2, [r4, #0]
 801480e:	f04f 0900 	mov.w	r9, #0
 8014812:	9700      	str	r7, [sp, #0]
 8014814:	4633      	mov	r3, r6
 8014816:	aa0b      	add	r2, sp, #44	; 0x2c
 8014818:	4621      	mov	r1, r4
 801481a:	4628      	mov	r0, r5
 801481c:	f000 f9e6 	bl	8014bec <_printf_common>
 8014820:	3001      	adds	r0, #1
 8014822:	f040 808d 	bne.w	8014940 <_printf_float+0x1d4>
 8014826:	f04f 30ff 	mov.w	r0, #4294967295
 801482a:	b00d      	add	sp, #52	; 0x34
 801482c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014830:	4642      	mov	r2, r8
 8014832:	464b      	mov	r3, r9
 8014834:	4640      	mov	r0, r8
 8014836:	4649      	mov	r1, r9
 8014838:	f7ec f990 	bl	8000b5c <__aeabi_dcmpun>
 801483c:	b110      	cbz	r0, 8014844 <_printf_float+0xd8>
 801483e:	4a8c      	ldr	r2, [pc, #560]	; (8014a70 <_printf_float+0x304>)
 8014840:	4b8c      	ldr	r3, [pc, #560]	; (8014a74 <_printf_float+0x308>)
 8014842:	e7da      	b.n	80147fa <_printf_float+0x8e>
 8014844:	6861      	ldr	r1, [r4, #4]
 8014846:	1c4b      	adds	r3, r1, #1
 8014848:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 801484c:	a80a      	add	r0, sp, #40	; 0x28
 801484e:	d13e      	bne.n	80148ce <_printf_float+0x162>
 8014850:	2306      	movs	r3, #6
 8014852:	6063      	str	r3, [r4, #4]
 8014854:	2300      	movs	r3, #0
 8014856:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801485a:	ab09      	add	r3, sp, #36	; 0x24
 801485c:	9300      	str	r3, [sp, #0]
 801485e:	ec49 8b10 	vmov	d0, r8, r9
 8014862:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8014866:	6022      	str	r2, [r4, #0]
 8014868:	f8cd a004 	str.w	sl, [sp, #4]
 801486c:	6861      	ldr	r1, [r4, #4]
 801486e:	4628      	mov	r0, r5
 8014870:	f7ff fee8 	bl	8014644 <__cvt>
 8014874:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8014878:	2b47      	cmp	r3, #71	; 0x47
 801487a:	4680      	mov	r8, r0
 801487c:	d109      	bne.n	8014892 <_printf_float+0x126>
 801487e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014880:	1cd8      	adds	r0, r3, #3
 8014882:	db02      	blt.n	801488a <_printf_float+0x11e>
 8014884:	6862      	ldr	r2, [r4, #4]
 8014886:	4293      	cmp	r3, r2
 8014888:	dd47      	ble.n	801491a <_printf_float+0x1ae>
 801488a:	f1aa 0a02 	sub.w	sl, sl, #2
 801488e:	fa5f fa8a 	uxtb.w	sl, sl
 8014892:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8014896:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014898:	d824      	bhi.n	80148e4 <_printf_float+0x178>
 801489a:	3901      	subs	r1, #1
 801489c:	4652      	mov	r2, sl
 801489e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80148a2:	9109      	str	r1, [sp, #36]	; 0x24
 80148a4:	f7ff ff2f 	bl	8014706 <__exponent>
 80148a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80148aa:	1813      	adds	r3, r2, r0
 80148ac:	2a01      	cmp	r2, #1
 80148ae:	4681      	mov	r9, r0
 80148b0:	6123      	str	r3, [r4, #16]
 80148b2:	dc02      	bgt.n	80148ba <_printf_float+0x14e>
 80148b4:	6822      	ldr	r2, [r4, #0]
 80148b6:	07d1      	lsls	r1, r2, #31
 80148b8:	d501      	bpl.n	80148be <_printf_float+0x152>
 80148ba:	3301      	adds	r3, #1
 80148bc:	6123      	str	r3, [r4, #16]
 80148be:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80148c2:	2b00      	cmp	r3, #0
 80148c4:	d0a5      	beq.n	8014812 <_printf_float+0xa6>
 80148c6:	232d      	movs	r3, #45	; 0x2d
 80148c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80148cc:	e7a1      	b.n	8014812 <_printf_float+0xa6>
 80148ce:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80148d2:	f000 8177 	beq.w	8014bc4 <_printf_float+0x458>
 80148d6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80148da:	d1bb      	bne.n	8014854 <_printf_float+0xe8>
 80148dc:	2900      	cmp	r1, #0
 80148de:	d1b9      	bne.n	8014854 <_printf_float+0xe8>
 80148e0:	2301      	movs	r3, #1
 80148e2:	e7b6      	b.n	8014852 <_printf_float+0xe6>
 80148e4:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80148e8:	d119      	bne.n	801491e <_printf_float+0x1b2>
 80148ea:	2900      	cmp	r1, #0
 80148ec:	6863      	ldr	r3, [r4, #4]
 80148ee:	dd0c      	ble.n	801490a <_printf_float+0x19e>
 80148f0:	6121      	str	r1, [r4, #16]
 80148f2:	b913      	cbnz	r3, 80148fa <_printf_float+0x18e>
 80148f4:	6822      	ldr	r2, [r4, #0]
 80148f6:	07d2      	lsls	r2, r2, #31
 80148f8:	d502      	bpl.n	8014900 <_printf_float+0x194>
 80148fa:	3301      	adds	r3, #1
 80148fc:	440b      	add	r3, r1
 80148fe:	6123      	str	r3, [r4, #16]
 8014900:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014902:	65a3      	str	r3, [r4, #88]	; 0x58
 8014904:	f04f 0900 	mov.w	r9, #0
 8014908:	e7d9      	b.n	80148be <_printf_float+0x152>
 801490a:	b913      	cbnz	r3, 8014912 <_printf_float+0x1a6>
 801490c:	6822      	ldr	r2, [r4, #0]
 801490e:	07d0      	lsls	r0, r2, #31
 8014910:	d501      	bpl.n	8014916 <_printf_float+0x1aa>
 8014912:	3302      	adds	r3, #2
 8014914:	e7f3      	b.n	80148fe <_printf_float+0x192>
 8014916:	2301      	movs	r3, #1
 8014918:	e7f1      	b.n	80148fe <_printf_float+0x192>
 801491a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 801491e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8014922:	4293      	cmp	r3, r2
 8014924:	db05      	blt.n	8014932 <_printf_float+0x1c6>
 8014926:	6822      	ldr	r2, [r4, #0]
 8014928:	6123      	str	r3, [r4, #16]
 801492a:	07d1      	lsls	r1, r2, #31
 801492c:	d5e8      	bpl.n	8014900 <_printf_float+0x194>
 801492e:	3301      	adds	r3, #1
 8014930:	e7e5      	b.n	80148fe <_printf_float+0x192>
 8014932:	2b00      	cmp	r3, #0
 8014934:	bfd4      	ite	le
 8014936:	f1c3 0302 	rsble	r3, r3, #2
 801493a:	2301      	movgt	r3, #1
 801493c:	4413      	add	r3, r2
 801493e:	e7de      	b.n	80148fe <_printf_float+0x192>
 8014940:	6823      	ldr	r3, [r4, #0]
 8014942:	055a      	lsls	r2, r3, #21
 8014944:	d407      	bmi.n	8014956 <_printf_float+0x1ea>
 8014946:	6923      	ldr	r3, [r4, #16]
 8014948:	4642      	mov	r2, r8
 801494a:	4631      	mov	r1, r6
 801494c:	4628      	mov	r0, r5
 801494e:	47b8      	blx	r7
 8014950:	3001      	adds	r0, #1
 8014952:	d12b      	bne.n	80149ac <_printf_float+0x240>
 8014954:	e767      	b.n	8014826 <_printf_float+0xba>
 8014956:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 801495a:	f240 80dc 	bls.w	8014b16 <_printf_float+0x3aa>
 801495e:	2200      	movs	r2, #0
 8014960:	2300      	movs	r3, #0
 8014962:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8014966:	f7ec f8c7 	bl	8000af8 <__aeabi_dcmpeq>
 801496a:	2800      	cmp	r0, #0
 801496c:	d033      	beq.n	80149d6 <_printf_float+0x26a>
 801496e:	2301      	movs	r3, #1
 8014970:	4a41      	ldr	r2, [pc, #260]	; (8014a78 <_printf_float+0x30c>)
 8014972:	4631      	mov	r1, r6
 8014974:	4628      	mov	r0, r5
 8014976:	47b8      	blx	r7
 8014978:	3001      	adds	r0, #1
 801497a:	f43f af54 	beq.w	8014826 <_printf_float+0xba>
 801497e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014982:	429a      	cmp	r2, r3
 8014984:	db02      	blt.n	801498c <_printf_float+0x220>
 8014986:	6823      	ldr	r3, [r4, #0]
 8014988:	07d8      	lsls	r0, r3, #31
 801498a:	d50f      	bpl.n	80149ac <_printf_float+0x240>
 801498c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014990:	4631      	mov	r1, r6
 8014992:	4628      	mov	r0, r5
 8014994:	47b8      	blx	r7
 8014996:	3001      	adds	r0, #1
 8014998:	f43f af45 	beq.w	8014826 <_printf_float+0xba>
 801499c:	f04f 0800 	mov.w	r8, #0
 80149a0:	f104 091a 	add.w	r9, r4, #26
 80149a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80149a6:	3b01      	subs	r3, #1
 80149a8:	4543      	cmp	r3, r8
 80149aa:	dc09      	bgt.n	80149c0 <_printf_float+0x254>
 80149ac:	6823      	ldr	r3, [r4, #0]
 80149ae:	079b      	lsls	r3, r3, #30
 80149b0:	f100 8103 	bmi.w	8014bba <_printf_float+0x44e>
 80149b4:	68e0      	ldr	r0, [r4, #12]
 80149b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80149b8:	4298      	cmp	r0, r3
 80149ba:	bfb8      	it	lt
 80149bc:	4618      	movlt	r0, r3
 80149be:	e734      	b.n	801482a <_printf_float+0xbe>
 80149c0:	2301      	movs	r3, #1
 80149c2:	464a      	mov	r2, r9
 80149c4:	4631      	mov	r1, r6
 80149c6:	4628      	mov	r0, r5
 80149c8:	47b8      	blx	r7
 80149ca:	3001      	adds	r0, #1
 80149cc:	f43f af2b 	beq.w	8014826 <_printf_float+0xba>
 80149d0:	f108 0801 	add.w	r8, r8, #1
 80149d4:	e7e6      	b.n	80149a4 <_printf_float+0x238>
 80149d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80149d8:	2b00      	cmp	r3, #0
 80149da:	dc2b      	bgt.n	8014a34 <_printf_float+0x2c8>
 80149dc:	2301      	movs	r3, #1
 80149de:	4a26      	ldr	r2, [pc, #152]	; (8014a78 <_printf_float+0x30c>)
 80149e0:	4631      	mov	r1, r6
 80149e2:	4628      	mov	r0, r5
 80149e4:	47b8      	blx	r7
 80149e6:	3001      	adds	r0, #1
 80149e8:	f43f af1d 	beq.w	8014826 <_printf_float+0xba>
 80149ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80149ee:	b923      	cbnz	r3, 80149fa <_printf_float+0x28e>
 80149f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80149f2:	b913      	cbnz	r3, 80149fa <_printf_float+0x28e>
 80149f4:	6823      	ldr	r3, [r4, #0]
 80149f6:	07d9      	lsls	r1, r3, #31
 80149f8:	d5d8      	bpl.n	80149ac <_printf_float+0x240>
 80149fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80149fe:	4631      	mov	r1, r6
 8014a00:	4628      	mov	r0, r5
 8014a02:	47b8      	blx	r7
 8014a04:	3001      	adds	r0, #1
 8014a06:	f43f af0e 	beq.w	8014826 <_printf_float+0xba>
 8014a0a:	f04f 0900 	mov.w	r9, #0
 8014a0e:	f104 0a1a 	add.w	sl, r4, #26
 8014a12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014a14:	425b      	negs	r3, r3
 8014a16:	454b      	cmp	r3, r9
 8014a18:	dc01      	bgt.n	8014a1e <_printf_float+0x2b2>
 8014a1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014a1c:	e794      	b.n	8014948 <_printf_float+0x1dc>
 8014a1e:	2301      	movs	r3, #1
 8014a20:	4652      	mov	r2, sl
 8014a22:	4631      	mov	r1, r6
 8014a24:	4628      	mov	r0, r5
 8014a26:	47b8      	blx	r7
 8014a28:	3001      	adds	r0, #1
 8014a2a:	f43f aefc 	beq.w	8014826 <_printf_float+0xba>
 8014a2e:	f109 0901 	add.w	r9, r9, #1
 8014a32:	e7ee      	b.n	8014a12 <_printf_float+0x2a6>
 8014a34:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014a36:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8014a38:	429a      	cmp	r2, r3
 8014a3a:	bfa8      	it	ge
 8014a3c:	461a      	movge	r2, r3
 8014a3e:	2a00      	cmp	r2, #0
 8014a40:	4691      	mov	r9, r2
 8014a42:	dd07      	ble.n	8014a54 <_printf_float+0x2e8>
 8014a44:	4613      	mov	r3, r2
 8014a46:	4631      	mov	r1, r6
 8014a48:	4642      	mov	r2, r8
 8014a4a:	4628      	mov	r0, r5
 8014a4c:	47b8      	blx	r7
 8014a4e:	3001      	adds	r0, #1
 8014a50:	f43f aee9 	beq.w	8014826 <_printf_float+0xba>
 8014a54:	f104 031a 	add.w	r3, r4, #26
 8014a58:	f04f 0b00 	mov.w	fp, #0
 8014a5c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014a60:	9306      	str	r3, [sp, #24]
 8014a62:	e015      	b.n	8014a90 <_printf_float+0x324>
 8014a64:	7fefffff 	.word	0x7fefffff
 8014a68:	08018ef8 	.word	0x08018ef8
 8014a6c:	08018ef4 	.word	0x08018ef4
 8014a70:	08018f00 	.word	0x08018f00
 8014a74:	08018efc 	.word	0x08018efc
 8014a78:	080190bb 	.word	0x080190bb
 8014a7c:	2301      	movs	r3, #1
 8014a7e:	9a06      	ldr	r2, [sp, #24]
 8014a80:	4631      	mov	r1, r6
 8014a82:	4628      	mov	r0, r5
 8014a84:	47b8      	blx	r7
 8014a86:	3001      	adds	r0, #1
 8014a88:	f43f aecd 	beq.w	8014826 <_printf_float+0xba>
 8014a8c:	f10b 0b01 	add.w	fp, fp, #1
 8014a90:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8014a94:	ebaa 0309 	sub.w	r3, sl, r9
 8014a98:	455b      	cmp	r3, fp
 8014a9a:	dcef      	bgt.n	8014a7c <_printf_float+0x310>
 8014a9c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014aa0:	429a      	cmp	r2, r3
 8014aa2:	44d0      	add	r8, sl
 8014aa4:	db15      	blt.n	8014ad2 <_printf_float+0x366>
 8014aa6:	6823      	ldr	r3, [r4, #0]
 8014aa8:	07da      	lsls	r2, r3, #31
 8014aaa:	d412      	bmi.n	8014ad2 <_printf_float+0x366>
 8014aac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014aae:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014ab0:	eba3 020a 	sub.w	r2, r3, sl
 8014ab4:	eba3 0a01 	sub.w	sl, r3, r1
 8014ab8:	4592      	cmp	sl, r2
 8014aba:	bfa8      	it	ge
 8014abc:	4692      	movge	sl, r2
 8014abe:	f1ba 0f00 	cmp.w	sl, #0
 8014ac2:	dc0e      	bgt.n	8014ae2 <_printf_float+0x376>
 8014ac4:	f04f 0800 	mov.w	r8, #0
 8014ac8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014acc:	f104 091a 	add.w	r9, r4, #26
 8014ad0:	e019      	b.n	8014b06 <_printf_float+0x39a>
 8014ad2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014ad6:	4631      	mov	r1, r6
 8014ad8:	4628      	mov	r0, r5
 8014ada:	47b8      	blx	r7
 8014adc:	3001      	adds	r0, #1
 8014ade:	d1e5      	bne.n	8014aac <_printf_float+0x340>
 8014ae0:	e6a1      	b.n	8014826 <_printf_float+0xba>
 8014ae2:	4653      	mov	r3, sl
 8014ae4:	4642      	mov	r2, r8
 8014ae6:	4631      	mov	r1, r6
 8014ae8:	4628      	mov	r0, r5
 8014aea:	47b8      	blx	r7
 8014aec:	3001      	adds	r0, #1
 8014aee:	d1e9      	bne.n	8014ac4 <_printf_float+0x358>
 8014af0:	e699      	b.n	8014826 <_printf_float+0xba>
 8014af2:	2301      	movs	r3, #1
 8014af4:	464a      	mov	r2, r9
 8014af6:	4631      	mov	r1, r6
 8014af8:	4628      	mov	r0, r5
 8014afa:	47b8      	blx	r7
 8014afc:	3001      	adds	r0, #1
 8014afe:	f43f ae92 	beq.w	8014826 <_printf_float+0xba>
 8014b02:	f108 0801 	add.w	r8, r8, #1
 8014b06:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014b0a:	1a9b      	subs	r3, r3, r2
 8014b0c:	eba3 030a 	sub.w	r3, r3, sl
 8014b10:	4543      	cmp	r3, r8
 8014b12:	dcee      	bgt.n	8014af2 <_printf_float+0x386>
 8014b14:	e74a      	b.n	80149ac <_printf_float+0x240>
 8014b16:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014b18:	2a01      	cmp	r2, #1
 8014b1a:	dc01      	bgt.n	8014b20 <_printf_float+0x3b4>
 8014b1c:	07db      	lsls	r3, r3, #31
 8014b1e:	d53a      	bpl.n	8014b96 <_printf_float+0x42a>
 8014b20:	2301      	movs	r3, #1
 8014b22:	4642      	mov	r2, r8
 8014b24:	4631      	mov	r1, r6
 8014b26:	4628      	mov	r0, r5
 8014b28:	47b8      	blx	r7
 8014b2a:	3001      	adds	r0, #1
 8014b2c:	f43f ae7b 	beq.w	8014826 <_printf_float+0xba>
 8014b30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014b34:	4631      	mov	r1, r6
 8014b36:	4628      	mov	r0, r5
 8014b38:	47b8      	blx	r7
 8014b3a:	3001      	adds	r0, #1
 8014b3c:	f108 0801 	add.w	r8, r8, #1
 8014b40:	f43f ae71 	beq.w	8014826 <_printf_float+0xba>
 8014b44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014b46:	2200      	movs	r2, #0
 8014b48:	f103 3aff 	add.w	sl, r3, #4294967295
 8014b4c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8014b50:	2300      	movs	r3, #0
 8014b52:	f7eb ffd1 	bl	8000af8 <__aeabi_dcmpeq>
 8014b56:	b9c8      	cbnz	r0, 8014b8c <_printf_float+0x420>
 8014b58:	4653      	mov	r3, sl
 8014b5a:	4642      	mov	r2, r8
 8014b5c:	4631      	mov	r1, r6
 8014b5e:	4628      	mov	r0, r5
 8014b60:	47b8      	blx	r7
 8014b62:	3001      	adds	r0, #1
 8014b64:	d10e      	bne.n	8014b84 <_printf_float+0x418>
 8014b66:	e65e      	b.n	8014826 <_printf_float+0xba>
 8014b68:	2301      	movs	r3, #1
 8014b6a:	4652      	mov	r2, sl
 8014b6c:	4631      	mov	r1, r6
 8014b6e:	4628      	mov	r0, r5
 8014b70:	47b8      	blx	r7
 8014b72:	3001      	adds	r0, #1
 8014b74:	f43f ae57 	beq.w	8014826 <_printf_float+0xba>
 8014b78:	f108 0801 	add.w	r8, r8, #1
 8014b7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014b7e:	3b01      	subs	r3, #1
 8014b80:	4543      	cmp	r3, r8
 8014b82:	dcf1      	bgt.n	8014b68 <_printf_float+0x3fc>
 8014b84:	464b      	mov	r3, r9
 8014b86:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8014b8a:	e6de      	b.n	801494a <_printf_float+0x1de>
 8014b8c:	f04f 0800 	mov.w	r8, #0
 8014b90:	f104 0a1a 	add.w	sl, r4, #26
 8014b94:	e7f2      	b.n	8014b7c <_printf_float+0x410>
 8014b96:	2301      	movs	r3, #1
 8014b98:	e7df      	b.n	8014b5a <_printf_float+0x3ee>
 8014b9a:	2301      	movs	r3, #1
 8014b9c:	464a      	mov	r2, r9
 8014b9e:	4631      	mov	r1, r6
 8014ba0:	4628      	mov	r0, r5
 8014ba2:	47b8      	blx	r7
 8014ba4:	3001      	adds	r0, #1
 8014ba6:	f43f ae3e 	beq.w	8014826 <_printf_float+0xba>
 8014baa:	f108 0801 	add.w	r8, r8, #1
 8014bae:	68e3      	ldr	r3, [r4, #12]
 8014bb0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8014bb2:	1a9b      	subs	r3, r3, r2
 8014bb4:	4543      	cmp	r3, r8
 8014bb6:	dcf0      	bgt.n	8014b9a <_printf_float+0x42e>
 8014bb8:	e6fc      	b.n	80149b4 <_printf_float+0x248>
 8014bba:	f04f 0800 	mov.w	r8, #0
 8014bbe:	f104 0919 	add.w	r9, r4, #25
 8014bc2:	e7f4      	b.n	8014bae <_printf_float+0x442>
 8014bc4:	2900      	cmp	r1, #0
 8014bc6:	f43f ae8b 	beq.w	80148e0 <_printf_float+0x174>
 8014bca:	2300      	movs	r3, #0
 8014bcc:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8014bd0:	ab09      	add	r3, sp, #36	; 0x24
 8014bd2:	9300      	str	r3, [sp, #0]
 8014bd4:	ec49 8b10 	vmov	d0, r8, r9
 8014bd8:	6022      	str	r2, [r4, #0]
 8014bda:	f8cd a004 	str.w	sl, [sp, #4]
 8014bde:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8014be2:	4628      	mov	r0, r5
 8014be4:	f7ff fd2e 	bl	8014644 <__cvt>
 8014be8:	4680      	mov	r8, r0
 8014bea:	e648      	b.n	801487e <_printf_float+0x112>

08014bec <_printf_common>:
 8014bec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014bf0:	4691      	mov	r9, r2
 8014bf2:	461f      	mov	r7, r3
 8014bf4:	688a      	ldr	r2, [r1, #8]
 8014bf6:	690b      	ldr	r3, [r1, #16]
 8014bf8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014bfc:	4293      	cmp	r3, r2
 8014bfe:	bfb8      	it	lt
 8014c00:	4613      	movlt	r3, r2
 8014c02:	f8c9 3000 	str.w	r3, [r9]
 8014c06:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014c0a:	4606      	mov	r6, r0
 8014c0c:	460c      	mov	r4, r1
 8014c0e:	b112      	cbz	r2, 8014c16 <_printf_common+0x2a>
 8014c10:	3301      	adds	r3, #1
 8014c12:	f8c9 3000 	str.w	r3, [r9]
 8014c16:	6823      	ldr	r3, [r4, #0]
 8014c18:	0699      	lsls	r1, r3, #26
 8014c1a:	bf42      	ittt	mi
 8014c1c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8014c20:	3302      	addmi	r3, #2
 8014c22:	f8c9 3000 	strmi.w	r3, [r9]
 8014c26:	6825      	ldr	r5, [r4, #0]
 8014c28:	f015 0506 	ands.w	r5, r5, #6
 8014c2c:	d107      	bne.n	8014c3e <_printf_common+0x52>
 8014c2e:	f104 0a19 	add.w	sl, r4, #25
 8014c32:	68e3      	ldr	r3, [r4, #12]
 8014c34:	f8d9 2000 	ldr.w	r2, [r9]
 8014c38:	1a9b      	subs	r3, r3, r2
 8014c3a:	42ab      	cmp	r3, r5
 8014c3c:	dc28      	bgt.n	8014c90 <_printf_common+0xa4>
 8014c3e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8014c42:	6822      	ldr	r2, [r4, #0]
 8014c44:	3300      	adds	r3, #0
 8014c46:	bf18      	it	ne
 8014c48:	2301      	movne	r3, #1
 8014c4a:	0692      	lsls	r2, r2, #26
 8014c4c:	d42d      	bmi.n	8014caa <_printf_common+0xbe>
 8014c4e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014c52:	4639      	mov	r1, r7
 8014c54:	4630      	mov	r0, r6
 8014c56:	47c0      	blx	r8
 8014c58:	3001      	adds	r0, #1
 8014c5a:	d020      	beq.n	8014c9e <_printf_common+0xb2>
 8014c5c:	6823      	ldr	r3, [r4, #0]
 8014c5e:	68e5      	ldr	r5, [r4, #12]
 8014c60:	f8d9 2000 	ldr.w	r2, [r9]
 8014c64:	f003 0306 	and.w	r3, r3, #6
 8014c68:	2b04      	cmp	r3, #4
 8014c6a:	bf08      	it	eq
 8014c6c:	1aad      	subeq	r5, r5, r2
 8014c6e:	68a3      	ldr	r3, [r4, #8]
 8014c70:	6922      	ldr	r2, [r4, #16]
 8014c72:	bf0c      	ite	eq
 8014c74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014c78:	2500      	movne	r5, #0
 8014c7a:	4293      	cmp	r3, r2
 8014c7c:	bfc4      	itt	gt
 8014c7e:	1a9b      	subgt	r3, r3, r2
 8014c80:	18ed      	addgt	r5, r5, r3
 8014c82:	f04f 0900 	mov.w	r9, #0
 8014c86:	341a      	adds	r4, #26
 8014c88:	454d      	cmp	r5, r9
 8014c8a:	d11a      	bne.n	8014cc2 <_printf_common+0xd6>
 8014c8c:	2000      	movs	r0, #0
 8014c8e:	e008      	b.n	8014ca2 <_printf_common+0xb6>
 8014c90:	2301      	movs	r3, #1
 8014c92:	4652      	mov	r2, sl
 8014c94:	4639      	mov	r1, r7
 8014c96:	4630      	mov	r0, r6
 8014c98:	47c0      	blx	r8
 8014c9a:	3001      	adds	r0, #1
 8014c9c:	d103      	bne.n	8014ca6 <_printf_common+0xba>
 8014c9e:	f04f 30ff 	mov.w	r0, #4294967295
 8014ca2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014ca6:	3501      	adds	r5, #1
 8014ca8:	e7c3      	b.n	8014c32 <_printf_common+0x46>
 8014caa:	18e1      	adds	r1, r4, r3
 8014cac:	1c5a      	adds	r2, r3, #1
 8014cae:	2030      	movs	r0, #48	; 0x30
 8014cb0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8014cb4:	4422      	add	r2, r4
 8014cb6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8014cba:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8014cbe:	3302      	adds	r3, #2
 8014cc0:	e7c5      	b.n	8014c4e <_printf_common+0x62>
 8014cc2:	2301      	movs	r3, #1
 8014cc4:	4622      	mov	r2, r4
 8014cc6:	4639      	mov	r1, r7
 8014cc8:	4630      	mov	r0, r6
 8014cca:	47c0      	blx	r8
 8014ccc:	3001      	adds	r0, #1
 8014cce:	d0e6      	beq.n	8014c9e <_printf_common+0xb2>
 8014cd0:	f109 0901 	add.w	r9, r9, #1
 8014cd4:	e7d8      	b.n	8014c88 <_printf_common+0x9c>
	...

08014cd8 <_printf_i>:
 8014cd8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014cdc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8014ce0:	460c      	mov	r4, r1
 8014ce2:	7e09      	ldrb	r1, [r1, #24]
 8014ce4:	b085      	sub	sp, #20
 8014ce6:	296e      	cmp	r1, #110	; 0x6e
 8014ce8:	4617      	mov	r7, r2
 8014cea:	4606      	mov	r6, r0
 8014cec:	4698      	mov	r8, r3
 8014cee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014cf0:	f000 80b3 	beq.w	8014e5a <_printf_i+0x182>
 8014cf4:	d822      	bhi.n	8014d3c <_printf_i+0x64>
 8014cf6:	2963      	cmp	r1, #99	; 0x63
 8014cf8:	d036      	beq.n	8014d68 <_printf_i+0x90>
 8014cfa:	d80a      	bhi.n	8014d12 <_printf_i+0x3a>
 8014cfc:	2900      	cmp	r1, #0
 8014cfe:	f000 80b9 	beq.w	8014e74 <_printf_i+0x19c>
 8014d02:	2958      	cmp	r1, #88	; 0x58
 8014d04:	f000 8083 	beq.w	8014e0e <_printf_i+0x136>
 8014d08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014d0c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8014d10:	e032      	b.n	8014d78 <_printf_i+0xa0>
 8014d12:	2964      	cmp	r1, #100	; 0x64
 8014d14:	d001      	beq.n	8014d1a <_printf_i+0x42>
 8014d16:	2969      	cmp	r1, #105	; 0x69
 8014d18:	d1f6      	bne.n	8014d08 <_printf_i+0x30>
 8014d1a:	6820      	ldr	r0, [r4, #0]
 8014d1c:	6813      	ldr	r3, [r2, #0]
 8014d1e:	0605      	lsls	r5, r0, #24
 8014d20:	f103 0104 	add.w	r1, r3, #4
 8014d24:	d52a      	bpl.n	8014d7c <_printf_i+0xa4>
 8014d26:	681b      	ldr	r3, [r3, #0]
 8014d28:	6011      	str	r1, [r2, #0]
 8014d2a:	2b00      	cmp	r3, #0
 8014d2c:	da03      	bge.n	8014d36 <_printf_i+0x5e>
 8014d2e:	222d      	movs	r2, #45	; 0x2d
 8014d30:	425b      	negs	r3, r3
 8014d32:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8014d36:	486f      	ldr	r0, [pc, #444]	; (8014ef4 <_printf_i+0x21c>)
 8014d38:	220a      	movs	r2, #10
 8014d3a:	e039      	b.n	8014db0 <_printf_i+0xd8>
 8014d3c:	2973      	cmp	r1, #115	; 0x73
 8014d3e:	f000 809d 	beq.w	8014e7c <_printf_i+0x1a4>
 8014d42:	d808      	bhi.n	8014d56 <_printf_i+0x7e>
 8014d44:	296f      	cmp	r1, #111	; 0x6f
 8014d46:	d020      	beq.n	8014d8a <_printf_i+0xb2>
 8014d48:	2970      	cmp	r1, #112	; 0x70
 8014d4a:	d1dd      	bne.n	8014d08 <_printf_i+0x30>
 8014d4c:	6823      	ldr	r3, [r4, #0]
 8014d4e:	f043 0320 	orr.w	r3, r3, #32
 8014d52:	6023      	str	r3, [r4, #0]
 8014d54:	e003      	b.n	8014d5e <_printf_i+0x86>
 8014d56:	2975      	cmp	r1, #117	; 0x75
 8014d58:	d017      	beq.n	8014d8a <_printf_i+0xb2>
 8014d5a:	2978      	cmp	r1, #120	; 0x78
 8014d5c:	d1d4      	bne.n	8014d08 <_printf_i+0x30>
 8014d5e:	2378      	movs	r3, #120	; 0x78
 8014d60:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8014d64:	4864      	ldr	r0, [pc, #400]	; (8014ef8 <_printf_i+0x220>)
 8014d66:	e055      	b.n	8014e14 <_printf_i+0x13c>
 8014d68:	6813      	ldr	r3, [r2, #0]
 8014d6a:	1d19      	adds	r1, r3, #4
 8014d6c:	681b      	ldr	r3, [r3, #0]
 8014d6e:	6011      	str	r1, [r2, #0]
 8014d70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014d74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014d78:	2301      	movs	r3, #1
 8014d7a:	e08c      	b.n	8014e96 <_printf_i+0x1be>
 8014d7c:	681b      	ldr	r3, [r3, #0]
 8014d7e:	6011      	str	r1, [r2, #0]
 8014d80:	f010 0f40 	tst.w	r0, #64	; 0x40
 8014d84:	bf18      	it	ne
 8014d86:	b21b      	sxthne	r3, r3
 8014d88:	e7cf      	b.n	8014d2a <_printf_i+0x52>
 8014d8a:	6813      	ldr	r3, [r2, #0]
 8014d8c:	6825      	ldr	r5, [r4, #0]
 8014d8e:	1d18      	adds	r0, r3, #4
 8014d90:	6010      	str	r0, [r2, #0]
 8014d92:	0628      	lsls	r0, r5, #24
 8014d94:	d501      	bpl.n	8014d9a <_printf_i+0xc2>
 8014d96:	681b      	ldr	r3, [r3, #0]
 8014d98:	e002      	b.n	8014da0 <_printf_i+0xc8>
 8014d9a:	0668      	lsls	r0, r5, #25
 8014d9c:	d5fb      	bpl.n	8014d96 <_printf_i+0xbe>
 8014d9e:	881b      	ldrh	r3, [r3, #0]
 8014da0:	4854      	ldr	r0, [pc, #336]	; (8014ef4 <_printf_i+0x21c>)
 8014da2:	296f      	cmp	r1, #111	; 0x6f
 8014da4:	bf14      	ite	ne
 8014da6:	220a      	movne	r2, #10
 8014da8:	2208      	moveq	r2, #8
 8014daa:	2100      	movs	r1, #0
 8014dac:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8014db0:	6865      	ldr	r5, [r4, #4]
 8014db2:	60a5      	str	r5, [r4, #8]
 8014db4:	2d00      	cmp	r5, #0
 8014db6:	f2c0 8095 	blt.w	8014ee4 <_printf_i+0x20c>
 8014dba:	6821      	ldr	r1, [r4, #0]
 8014dbc:	f021 0104 	bic.w	r1, r1, #4
 8014dc0:	6021      	str	r1, [r4, #0]
 8014dc2:	2b00      	cmp	r3, #0
 8014dc4:	d13d      	bne.n	8014e42 <_printf_i+0x16a>
 8014dc6:	2d00      	cmp	r5, #0
 8014dc8:	f040 808e 	bne.w	8014ee8 <_printf_i+0x210>
 8014dcc:	4665      	mov	r5, ip
 8014dce:	2a08      	cmp	r2, #8
 8014dd0:	d10b      	bne.n	8014dea <_printf_i+0x112>
 8014dd2:	6823      	ldr	r3, [r4, #0]
 8014dd4:	07db      	lsls	r3, r3, #31
 8014dd6:	d508      	bpl.n	8014dea <_printf_i+0x112>
 8014dd8:	6923      	ldr	r3, [r4, #16]
 8014dda:	6862      	ldr	r2, [r4, #4]
 8014ddc:	429a      	cmp	r2, r3
 8014dde:	bfde      	ittt	le
 8014de0:	2330      	movle	r3, #48	; 0x30
 8014de2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8014de6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8014dea:	ebac 0305 	sub.w	r3, ip, r5
 8014dee:	6123      	str	r3, [r4, #16]
 8014df0:	f8cd 8000 	str.w	r8, [sp]
 8014df4:	463b      	mov	r3, r7
 8014df6:	aa03      	add	r2, sp, #12
 8014df8:	4621      	mov	r1, r4
 8014dfa:	4630      	mov	r0, r6
 8014dfc:	f7ff fef6 	bl	8014bec <_printf_common>
 8014e00:	3001      	adds	r0, #1
 8014e02:	d14d      	bne.n	8014ea0 <_printf_i+0x1c8>
 8014e04:	f04f 30ff 	mov.w	r0, #4294967295
 8014e08:	b005      	add	sp, #20
 8014e0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014e0e:	4839      	ldr	r0, [pc, #228]	; (8014ef4 <_printf_i+0x21c>)
 8014e10:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8014e14:	6813      	ldr	r3, [r2, #0]
 8014e16:	6821      	ldr	r1, [r4, #0]
 8014e18:	1d1d      	adds	r5, r3, #4
 8014e1a:	681b      	ldr	r3, [r3, #0]
 8014e1c:	6015      	str	r5, [r2, #0]
 8014e1e:	060a      	lsls	r2, r1, #24
 8014e20:	d50b      	bpl.n	8014e3a <_printf_i+0x162>
 8014e22:	07ca      	lsls	r2, r1, #31
 8014e24:	bf44      	itt	mi
 8014e26:	f041 0120 	orrmi.w	r1, r1, #32
 8014e2a:	6021      	strmi	r1, [r4, #0]
 8014e2c:	b91b      	cbnz	r3, 8014e36 <_printf_i+0x15e>
 8014e2e:	6822      	ldr	r2, [r4, #0]
 8014e30:	f022 0220 	bic.w	r2, r2, #32
 8014e34:	6022      	str	r2, [r4, #0]
 8014e36:	2210      	movs	r2, #16
 8014e38:	e7b7      	b.n	8014daa <_printf_i+0xd2>
 8014e3a:	064d      	lsls	r5, r1, #25
 8014e3c:	bf48      	it	mi
 8014e3e:	b29b      	uxthmi	r3, r3
 8014e40:	e7ef      	b.n	8014e22 <_printf_i+0x14a>
 8014e42:	4665      	mov	r5, ip
 8014e44:	fbb3 f1f2 	udiv	r1, r3, r2
 8014e48:	fb02 3311 	mls	r3, r2, r1, r3
 8014e4c:	5cc3      	ldrb	r3, [r0, r3]
 8014e4e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8014e52:	460b      	mov	r3, r1
 8014e54:	2900      	cmp	r1, #0
 8014e56:	d1f5      	bne.n	8014e44 <_printf_i+0x16c>
 8014e58:	e7b9      	b.n	8014dce <_printf_i+0xf6>
 8014e5a:	6813      	ldr	r3, [r2, #0]
 8014e5c:	6825      	ldr	r5, [r4, #0]
 8014e5e:	6961      	ldr	r1, [r4, #20]
 8014e60:	1d18      	adds	r0, r3, #4
 8014e62:	6010      	str	r0, [r2, #0]
 8014e64:	0628      	lsls	r0, r5, #24
 8014e66:	681b      	ldr	r3, [r3, #0]
 8014e68:	d501      	bpl.n	8014e6e <_printf_i+0x196>
 8014e6a:	6019      	str	r1, [r3, #0]
 8014e6c:	e002      	b.n	8014e74 <_printf_i+0x19c>
 8014e6e:	066a      	lsls	r2, r5, #25
 8014e70:	d5fb      	bpl.n	8014e6a <_printf_i+0x192>
 8014e72:	8019      	strh	r1, [r3, #0]
 8014e74:	2300      	movs	r3, #0
 8014e76:	6123      	str	r3, [r4, #16]
 8014e78:	4665      	mov	r5, ip
 8014e7a:	e7b9      	b.n	8014df0 <_printf_i+0x118>
 8014e7c:	6813      	ldr	r3, [r2, #0]
 8014e7e:	1d19      	adds	r1, r3, #4
 8014e80:	6011      	str	r1, [r2, #0]
 8014e82:	681d      	ldr	r5, [r3, #0]
 8014e84:	6862      	ldr	r2, [r4, #4]
 8014e86:	2100      	movs	r1, #0
 8014e88:	4628      	mov	r0, r5
 8014e8a:	f7eb f9c1 	bl	8000210 <memchr>
 8014e8e:	b108      	cbz	r0, 8014e94 <_printf_i+0x1bc>
 8014e90:	1b40      	subs	r0, r0, r5
 8014e92:	6060      	str	r0, [r4, #4]
 8014e94:	6863      	ldr	r3, [r4, #4]
 8014e96:	6123      	str	r3, [r4, #16]
 8014e98:	2300      	movs	r3, #0
 8014e9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014e9e:	e7a7      	b.n	8014df0 <_printf_i+0x118>
 8014ea0:	6923      	ldr	r3, [r4, #16]
 8014ea2:	462a      	mov	r2, r5
 8014ea4:	4639      	mov	r1, r7
 8014ea6:	4630      	mov	r0, r6
 8014ea8:	47c0      	blx	r8
 8014eaa:	3001      	adds	r0, #1
 8014eac:	d0aa      	beq.n	8014e04 <_printf_i+0x12c>
 8014eae:	6823      	ldr	r3, [r4, #0]
 8014eb0:	079b      	lsls	r3, r3, #30
 8014eb2:	d413      	bmi.n	8014edc <_printf_i+0x204>
 8014eb4:	68e0      	ldr	r0, [r4, #12]
 8014eb6:	9b03      	ldr	r3, [sp, #12]
 8014eb8:	4298      	cmp	r0, r3
 8014eba:	bfb8      	it	lt
 8014ebc:	4618      	movlt	r0, r3
 8014ebe:	e7a3      	b.n	8014e08 <_printf_i+0x130>
 8014ec0:	2301      	movs	r3, #1
 8014ec2:	464a      	mov	r2, r9
 8014ec4:	4639      	mov	r1, r7
 8014ec6:	4630      	mov	r0, r6
 8014ec8:	47c0      	blx	r8
 8014eca:	3001      	adds	r0, #1
 8014ecc:	d09a      	beq.n	8014e04 <_printf_i+0x12c>
 8014ece:	3501      	adds	r5, #1
 8014ed0:	68e3      	ldr	r3, [r4, #12]
 8014ed2:	9a03      	ldr	r2, [sp, #12]
 8014ed4:	1a9b      	subs	r3, r3, r2
 8014ed6:	42ab      	cmp	r3, r5
 8014ed8:	dcf2      	bgt.n	8014ec0 <_printf_i+0x1e8>
 8014eda:	e7eb      	b.n	8014eb4 <_printf_i+0x1dc>
 8014edc:	2500      	movs	r5, #0
 8014ede:	f104 0919 	add.w	r9, r4, #25
 8014ee2:	e7f5      	b.n	8014ed0 <_printf_i+0x1f8>
 8014ee4:	2b00      	cmp	r3, #0
 8014ee6:	d1ac      	bne.n	8014e42 <_printf_i+0x16a>
 8014ee8:	7803      	ldrb	r3, [r0, #0]
 8014eea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014eee:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014ef2:	e76c      	b.n	8014dce <_printf_i+0xf6>
 8014ef4:	08018f04 	.word	0x08018f04
 8014ef8:	08018f15 	.word	0x08018f15

08014efc <_scanf_float>:
 8014efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f00:	469a      	mov	sl, r3
 8014f02:	688b      	ldr	r3, [r1, #8]
 8014f04:	4616      	mov	r6, r2
 8014f06:	1e5a      	subs	r2, r3, #1
 8014f08:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8014f0c:	b087      	sub	sp, #28
 8014f0e:	bf83      	ittte	hi
 8014f10:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8014f14:	189b      	addhi	r3, r3, r2
 8014f16:	9301      	strhi	r3, [sp, #4]
 8014f18:	2300      	movls	r3, #0
 8014f1a:	bf86      	itte	hi
 8014f1c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8014f20:	608b      	strhi	r3, [r1, #8]
 8014f22:	9301      	strls	r3, [sp, #4]
 8014f24:	680b      	ldr	r3, [r1, #0]
 8014f26:	4688      	mov	r8, r1
 8014f28:	f04f 0b00 	mov.w	fp, #0
 8014f2c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8014f30:	f848 3b1c 	str.w	r3, [r8], #28
 8014f34:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8014f38:	4607      	mov	r7, r0
 8014f3a:	460c      	mov	r4, r1
 8014f3c:	4645      	mov	r5, r8
 8014f3e:	465a      	mov	r2, fp
 8014f40:	46d9      	mov	r9, fp
 8014f42:	f8cd b008 	str.w	fp, [sp, #8]
 8014f46:	68a1      	ldr	r1, [r4, #8]
 8014f48:	b181      	cbz	r1, 8014f6c <_scanf_float+0x70>
 8014f4a:	6833      	ldr	r3, [r6, #0]
 8014f4c:	781b      	ldrb	r3, [r3, #0]
 8014f4e:	2b49      	cmp	r3, #73	; 0x49
 8014f50:	d071      	beq.n	8015036 <_scanf_float+0x13a>
 8014f52:	d84d      	bhi.n	8014ff0 <_scanf_float+0xf4>
 8014f54:	2b39      	cmp	r3, #57	; 0x39
 8014f56:	d840      	bhi.n	8014fda <_scanf_float+0xde>
 8014f58:	2b31      	cmp	r3, #49	; 0x31
 8014f5a:	f080 8088 	bcs.w	801506e <_scanf_float+0x172>
 8014f5e:	2b2d      	cmp	r3, #45	; 0x2d
 8014f60:	f000 8090 	beq.w	8015084 <_scanf_float+0x188>
 8014f64:	d815      	bhi.n	8014f92 <_scanf_float+0x96>
 8014f66:	2b2b      	cmp	r3, #43	; 0x2b
 8014f68:	f000 808c 	beq.w	8015084 <_scanf_float+0x188>
 8014f6c:	f1b9 0f00 	cmp.w	r9, #0
 8014f70:	d003      	beq.n	8014f7a <_scanf_float+0x7e>
 8014f72:	6823      	ldr	r3, [r4, #0]
 8014f74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8014f78:	6023      	str	r3, [r4, #0]
 8014f7a:	3a01      	subs	r2, #1
 8014f7c:	2a01      	cmp	r2, #1
 8014f7e:	f200 80ea 	bhi.w	8015156 <_scanf_float+0x25a>
 8014f82:	4545      	cmp	r5, r8
 8014f84:	f200 80dc 	bhi.w	8015140 <_scanf_float+0x244>
 8014f88:	2601      	movs	r6, #1
 8014f8a:	4630      	mov	r0, r6
 8014f8c:	b007      	add	sp, #28
 8014f8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014f92:	2b2e      	cmp	r3, #46	; 0x2e
 8014f94:	f000 809f 	beq.w	80150d6 <_scanf_float+0x1da>
 8014f98:	2b30      	cmp	r3, #48	; 0x30
 8014f9a:	d1e7      	bne.n	8014f6c <_scanf_float+0x70>
 8014f9c:	6820      	ldr	r0, [r4, #0]
 8014f9e:	f410 7f80 	tst.w	r0, #256	; 0x100
 8014fa2:	d064      	beq.n	801506e <_scanf_float+0x172>
 8014fa4:	9b01      	ldr	r3, [sp, #4]
 8014fa6:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8014faa:	6020      	str	r0, [r4, #0]
 8014fac:	f109 0901 	add.w	r9, r9, #1
 8014fb0:	b11b      	cbz	r3, 8014fba <_scanf_float+0xbe>
 8014fb2:	3b01      	subs	r3, #1
 8014fb4:	3101      	adds	r1, #1
 8014fb6:	9301      	str	r3, [sp, #4]
 8014fb8:	60a1      	str	r1, [r4, #8]
 8014fba:	68a3      	ldr	r3, [r4, #8]
 8014fbc:	3b01      	subs	r3, #1
 8014fbe:	60a3      	str	r3, [r4, #8]
 8014fc0:	6923      	ldr	r3, [r4, #16]
 8014fc2:	3301      	adds	r3, #1
 8014fc4:	6123      	str	r3, [r4, #16]
 8014fc6:	6873      	ldr	r3, [r6, #4]
 8014fc8:	3b01      	subs	r3, #1
 8014fca:	2b00      	cmp	r3, #0
 8014fcc:	6073      	str	r3, [r6, #4]
 8014fce:	f340 80ac 	ble.w	801512a <_scanf_float+0x22e>
 8014fd2:	6833      	ldr	r3, [r6, #0]
 8014fd4:	3301      	adds	r3, #1
 8014fd6:	6033      	str	r3, [r6, #0]
 8014fd8:	e7b5      	b.n	8014f46 <_scanf_float+0x4a>
 8014fda:	2b45      	cmp	r3, #69	; 0x45
 8014fdc:	f000 8085 	beq.w	80150ea <_scanf_float+0x1ee>
 8014fe0:	2b46      	cmp	r3, #70	; 0x46
 8014fe2:	d06a      	beq.n	80150ba <_scanf_float+0x1be>
 8014fe4:	2b41      	cmp	r3, #65	; 0x41
 8014fe6:	d1c1      	bne.n	8014f6c <_scanf_float+0x70>
 8014fe8:	2a01      	cmp	r2, #1
 8014fea:	d1bf      	bne.n	8014f6c <_scanf_float+0x70>
 8014fec:	2202      	movs	r2, #2
 8014fee:	e046      	b.n	801507e <_scanf_float+0x182>
 8014ff0:	2b65      	cmp	r3, #101	; 0x65
 8014ff2:	d07a      	beq.n	80150ea <_scanf_float+0x1ee>
 8014ff4:	d818      	bhi.n	8015028 <_scanf_float+0x12c>
 8014ff6:	2b54      	cmp	r3, #84	; 0x54
 8014ff8:	d066      	beq.n	80150c8 <_scanf_float+0x1cc>
 8014ffa:	d811      	bhi.n	8015020 <_scanf_float+0x124>
 8014ffc:	2b4e      	cmp	r3, #78	; 0x4e
 8014ffe:	d1b5      	bne.n	8014f6c <_scanf_float+0x70>
 8015000:	2a00      	cmp	r2, #0
 8015002:	d146      	bne.n	8015092 <_scanf_float+0x196>
 8015004:	f1b9 0f00 	cmp.w	r9, #0
 8015008:	d145      	bne.n	8015096 <_scanf_float+0x19a>
 801500a:	6821      	ldr	r1, [r4, #0]
 801500c:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8015010:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8015014:	d13f      	bne.n	8015096 <_scanf_float+0x19a>
 8015016:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801501a:	6021      	str	r1, [r4, #0]
 801501c:	2201      	movs	r2, #1
 801501e:	e02e      	b.n	801507e <_scanf_float+0x182>
 8015020:	2b59      	cmp	r3, #89	; 0x59
 8015022:	d01e      	beq.n	8015062 <_scanf_float+0x166>
 8015024:	2b61      	cmp	r3, #97	; 0x61
 8015026:	e7de      	b.n	8014fe6 <_scanf_float+0xea>
 8015028:	2b6e      	cmp	r3, #110	; 0x6e
 801502a:	d0e9      	beq.n	8015000 <_scanf_float+0x104>
 801502c:	d815      	bhi.n	801505a <_scanf_float+0x15e>
 801502e:	2b66      	cmp	r3, #102	; 0x66
 8015030:	d043      	beq.n	80150ba <_scanf_float+0x1be>
 8015032:	2b69      	cmp	r3, #105	; 0x69
 8015034:	d19a      	bne.n	8014f6c <_scanf_float+0x70>
 8015036:	f1bb 0f00 	cmp.w	fp, #0
 801503a:	d138      	bne.n	80150ae <_scanf_float+0x1b2>
 801503c:	f1b9 0f00 	cmp.w	r9, #0
 8015040:	d197      	bne.n	8014f72 <_scanf_float+0x76>
 8015042:	6821      	ldr	r1, [r4, #0]
 8015044:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8015048:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 801504c:	d195      	bne.n	8014f7a <_scanf_float+0x7e>
 801504e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8015052:	6021      	str	r1, [r4, #0]
 8015054:	f04f 0b01 	mov.w	fp, #1
 8015058:	e011      	b.n	801507e <_scanf_float+0x182>
 801505a:	2b74      	cmp	r3, #116	; 0x74
 801505c:	d034      	beq.n	80150c8 <_scanf_float+0x1cc>
 801505e:	2b79      	cmp	r3, #121	; 0x79
 8015060:	d184      	bne.n	8014f6c <_scanf_float+0x70>
 8015062:	f1bb 0f07 	cmp.w	fp, #7
 8015066:	d181      	bne.n	8014f6c <_scanf_float+0x70>
 8015068:	f04f 0b08 	mov.w	fp, #8
 801506c:	e007      	b.n	801507e <_scanf_float+0x182>
 801506e:	eb12 0f0b 	cmn.w	r2, fp
 8015072:	f47f af7b 	bne.w	8014f6c <_scanf_float+0x70>
 8015076:	6821      	ldr	r1, [r4, #0]
 8015078:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 801507c:	6021      	str	r1, [r4, #0]
 801507e:	702b      	strb	r3, [r5, #0]
 8015080:	3501      	adds	r5, #1
 8015082:	e79a      	b.n	8014fba <_scanf_float+0xbe>
 8015084:	6821      	ldr	r1, [r4, #0]
 8015086:	0608      	lsls	r0, r1, #24
 8015088:	f57f af70 	bpl.w	8014f6c <_scanf_float+0x70>
 801508c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8015090:	e7f4      	b.n	801507c <_scanf_float+0x180>
 8015092:	2a02      	cmp	r2, #2
 8015094:	d047      	beq.n	8015126 <_scanf_float+0x22a>
 8015096:	f1bb 0f01 	cmp.w	fp, #1
 801509a:	d003      	beq.n	80150a4 <_scanf_float+0x1a8>
 801509c:	f1bb 0f04 	cmp.w	fp, #4
 80150a0:	f47f af64 	bne.w	8014f6c <_scanf_float+0x70>
 80150a4:	f10b 0b01 	add.w	fp, fp, #1
 80150a8:	fa5f fb8b 	uxtb.w	fp, fp
 80150ac:	e7e7      	b.n	801507e <_scanf_float+0x182>
 80150ae:	f1bb 0f03 	cmp.w	fp, #3
 80150b2:	d0f7      	beq.n	80150a4 <_scanf_float+0x1a8>
 80150b4:	f1bb 0f05 	cmp.w	fp, #5
 80150b8:	e7f2      	b.n	80150a0 <_scanf_float+0x1a4>
 80150ba:	f1bb 0f02 	cmp.w	fp, #2
 80150be:	f47f af55 	bne.w	8014f6c <_scanf_float+0x70>
 80150c2:	f04f 0b03 	mov.w	fp, #3
 80150c6:	e7da      	b.n	801507e <_scanf_float+0x182>
 80150c8:	f1bb 0f06 	cmp.w	fp, #6
 80150cc:	f47f af4e 	bne.w	8014f6c <_scanf_float+0x70>
 80150d0:	f04f 0b07 	mov.w	fp, #7
 80150d4:	e7d3      	b.n	801507e <_scanf_float+0x182>
 80150d6:	6821      	ldr	r1, [r4, #0]
 80150d8:	0588      	lsls	r0, r1, #22
 80150da:	f57f af47 	bpl.w	8014f6c <_scanf_float+0x70>
 80150de:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 80150e2:	6021      	str	r1, [r4, #0]
 80150e4:	f8cd 9008 	str.w	r9, [sp, #8]
 80150e8:	e7c9      	b.n	801507e <_scanf_float+0x182>
 80150ea:	6821      	ldr	r1, [r4, #0]
 80150ec:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 80150f0:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80150f4:	d006      	beq.n	8015104 <_scanf_float+0x208>
 80150f6:	0548      	lsls	r0, r1, #21
 80150f8:	f57f af38 	bpl.w	8014f6c <_scanf_float+0x70>
 80150fc:	f1b9 0f00 	cmp.w	r9, #0
 8015100:	f43f af3b 	beq.w	8014f7a <_scanf_float+0x7e>
 8015104:	0588      	lsls	r0, r1, #22
 8015106:	bf58      	it	pl
 8015108:	9802      	ldrpl	r0, [sp, #8]
 801510a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801510e:	bf58      	it	pl
 8015110:	eba9 0000 	subpl.w	r0, r9, r0
 8015114:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8015118:	bf58      	it	pl
 801511a:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 801511e:	6021      	str	r1, [r4, #0]
 8015120:	f04f 0900 	mov.w	r9, #0
 8015124:	e7ab      	b.n	801507e <_scanf_float+0x182>
 8015126:	2203      	movs	r2, #3
 8015128:	e7a9      	b.n	801507e <_scanf_float+0x182>
 801512a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801512e:	9205      	str	r2, [sp, #20]
 8015130:	4631      	mov	r1, r6
 8015132:	4638      	mov	r0, r7
 8015134:	4798      	blx	r3
 8015136:	9a05      	ldr	r2, [sp, #20]
 8015138:	2800      	cmp	r0, #0
 801513a:	f43f af04 	beq.w	8014f46 <_scanf_float+0x4a>
 801513e:	e715      	b.n	8014f6c <_scanf_float+0x70>
 8015140:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015144:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015148:	4632      	mov	r2, r6
 801514a:	4638      	mov	r0, r7
 801514c:	4798      	blx	r3
 801514e:	6923      	ldr	r3, [r4, #16]
 8015150:	3b01      	subs	r3, #1
 8015152:	6123      	str	r3, [r4, #16]
 8015154:	e715      	b.n	8014f82 <_scanf_float+0x86>
 8015156:	f10b 33ff 	add.w	r3, fp, #4294967295
 801515a:	2b06      	cmp	r3, #6
 801515c:	d80a      	bhi.n	8015174 <_scanf_float+0x278>
 801515e:	f1bb 0f02 	cmp.w	fp, #2
 8015162:	d968      	bls.n	8015236 <_scanf_float+0x33a>
 8015164:	f1ab 0b03 	sub.w	fp, fp, #3
 8015168:	fa5f fb8b 	uxtb.w	fp, fp
 801516c:	eba5 0b0b 	sub.w	fp, r5, fp
 8015170:	455d      	cmp	r5, fp
 8015172:	d14b      	bne.n	801520c <_scanf_float+0x310>
 8015174:	6823      	ldr	r3, [r4, #0]
 8015176:	05da      	lsls	r2, r3, #23
 8015178:	d51f      	bpl.n	80151ba <_scanf_float+0x2be>
 801517a:	055b      	lsls	r3, r3, #21
 801517c:	d468      	bmi.n	8015250 <_scanf_float+0x354>
 801517e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8015182:	6923      	ldr	r3, [r4, #16]
 8015184:	2965      	cmp	r1, #101	; 0x65
 8015186:	f103 33ff 	add.w	r3, r3, #4294967295
 801518a:	f105 3bff 	add.w	fp, r5, #4294967295
 801518e:	6123      	str	r3, [r4, #16]
 8015190:	d00d      	beq.n	80151ae <_scanf_float+0x2b2>
 8015192:	2945      	cmp	r1, #69	; 0x45
 8015194:	d00b      	beq.n	80151ae <_scanf_float+0x2b2>
 8015196:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801519a:	4632      	mov	r2, r6
 801519c:	4638      	mov	r0, r7
 801519e:	4798      	blx	r3
 80151a0:	6923      	ldr	r3, [r4, #16]
 80151a2:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 80151a6:	3b01      	subs	r3, #1
 80151a8:	f1a5 0b02 	sub.w	fp, r5, #2
 80151ac:	6123      	str	r3, [r4, #16]
 80151ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80151b2:	4632      	mov	r2, r6
 80151b4:	4638      	mov	r0, r7
 80151b6:	4798      	blx	r3
 80151b8:	465d      	mov	r5, fp
 80151ba:	6826      	ldr	r6, [r4, #0]
 80151bc:	f016 0610 	ands.w	r6, r6, #16
 80151c0:	d17a      	bne.n	80152b8 <_scanf_float+0x3bc>
 80151c2:	702e      	strb	r6, [r5, #0]
 80151c4:	6823      	ldr	r3, [r4, #0]
 80151c6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80151ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80151ce:	d142      	bne.n	8015256 <_scanf_float+0x35a>
 80151d0:	9b02      	ldr	r3, [sp, #8]
 80151d2:	eba9 0303 	sub.w	r3, r9, r3
 80151d6:	425a      	negs	r2, r3
 80151d8:	2b00      	cmp	r3, #0
 80151da:	d149      	bne.n	8015270 <_scanf_float+0x374>
 80151dc:	2200      	movs	r2, #0
 80151de:	4641      	mov	r1, r8
 80151e0:	4638      	mov	r0, r7
 80151e2:	f000 ff0d 	bl	8016000 <_strtod_r>
 80151e6:	6825      	ldr	r5, [r4, #0]
 80151e8:	f8da 3000 	ldr.w	r3, [sl]
 80151ec:	f015 0f02 	tst.w	r5, #2
 80151f0:	f103 0204 	add.w	r2, r3, #4
 80151f4:	ec59 8b10 	vmov	r8, r9, d0
 80151f8:	f8ca 2000 	str.w	r2, [sl]
 80151fc:	d043      	beq.n	8015286 <_scanf_float+0x38a>
 80151fe:	681b      	ldr	r3, [r3, #0]
 8015200:	e9c3 8900 	strd	r8, r9, [r3]
 8015204:	68e3      	ldr	r3, [r4, #12]
 8015206:	3301      	adds	r3, #1
 8015208:	60e3      	str	r3, [r4, #12]
 801520a:	e6be      	b.n	8014f8a <_scanf_float+0x8e>
 801520c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015210:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015214:	4632      	mov	r2, r6
 8015216:	4638      	mov	r0, r7
 8015218:	4798      	blx	r3
 801521a:	6923      	ldr	r3, [r4, #16]
 801521c:	3b01      	subs	r3, #1
 801521e:	6123      	str	r3, [r4, #16]
 8015220:	e7a6      	b.n	8015170 <_scanf_float+0x274>
 8015222:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015226:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801522a:	4632      	mov	r2, r6
 801522c:	4638      	mov	r0, r7
 801522e:	4798      	blx	r3
 8015230:	6923      	ldr	r3, [r4, #16]
 8015232:	3b01      	subs	r3, #1
 8015234:	6123      	str	r3, [r4, #16]
 8015236:	4545      	cmp	r5, r8
 8015238:	d8f3      	bhi.n	8015222 <_scanf_float+0x326>
 801523a:	e6a5      	b.n	8014f88 <_scanf_float+0x8c>
 801523c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015240:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015244:	4632      	mov	r2, r6
 8015246:	4638      	mov	r0, r7
 8015248:	4798      	blx	r3
 801524a:	6923      	ldr	r3, [r4, #16]
 801524c:	3b01      	subs	r3, #1
 801524e:	6123      	str	r3, [r4, #16]
 8015250:	4545      	cmp	r5, r8
 8015252:	d8f3      	bhi.n	801523c <_scanf_float+0x340>
 8015254:	e698      	b.n	8014f88 <_scanf_float+0x8c>
 8015256:	9b03      	ldr	r3, [sp, #12]
 8015258:	2b00      	cmp	r3, #0
 801525a:	d0bf      	beq.n	80151dc <_scanf_float+0x2e0>
 801525c:	9904      	ldr	r1, [sp, #16]
 801525e:	230a      	movs	r3, #10
 8015260:	4632      	mov	r2, r6
 8015262:	3101      	adds	r1, #1
 8015264:	4638      	mov	r0, r7
 8015266:	f000 ff57 	bl	8016118 <_strtol_r>
 801526a:	9b03      	ldr	r3, [sp, #12]
 801526c:	9d04      	ldr	r5, [sp, #16]
 801526e:	1ac2      	subs	r2, r0, r3
 8015270:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8015274:	429d      	cmp	r5, r3
 8015276:	bf28      	it	cs
 8015278:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 801527c:	490f      	ldr	r1, [pc, #60]	; (80152bc <_scanf_float+0x3c0>)
 801527e:	4628      	mov	r0, r5
 8015280:	f000 f858 	bl	8015334 <siprintf>
 8015284:	e7aa      	b.n	80151dc <_scanf_float+0x2e0>
 8015286:	f015 0504 	ands.w	r5, r5, #4
 801528a:	d1b8      	bne.n	80151fe <_scanf_float+0x302>
 801528c:	681f      	ldr	r7, [r3, #0]
 801528e:	ee10 2a10 	vmov	r2, s0
 8015292:	464b      	mov	r3, r9
 8015294:	ee10 0a10 	vmov	r0, s0
 8015298:	4649      	mov	r1, r9
 801529a:	f7eb fc5f 	bl	8000b5c <__aeabi_dcmpun>
 801529e:	b128      	cbz	r0, 80152ac <_scanf_float+0x3b0>
 80152a0:	4628      	mov	r0, r5
 80152a2:	f000 f80d 	bl	80152c0 <nanf>
 80152a6:	ed87 0a00 	vstr	s0, [r7]
 80152aa:	e7ab      	b.n	8015204 <_scanf_float+0x308>
 80152ac:	4640      	mov	r0, r8
 80152ae:	4649      	mov	r1, r9
 80152b0:	f7eb fcb2 	bl	8000c18 <__aeabi_d2f>
 80152b4:	6038      	str	r0, [r7, #0]
 80152b6:	e7a5      	b.n	8015204 <_scanf_float+0x308>
 80152b8:	2600      	movs	r6, #0
 80152ba:	e666      	b.n	8014f8a <_scanf_float+0x8e>
 80152bc:	08018f26 	.word	0x08018f26

080152c0 <nanf>:
 80152c0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80152c8 <nanf+0x8>
 80152c4:	4770      	bx	lr
 80152c6:	bf00      	nop
 80152c8:	7fc00000 	.word	0x7fc00000

080152cc <sniprintf>:
 80152cc:	b40c      	push	{r2, r3}
 80152ce:	b530      	push	{r4, r5, lr}
 80152d0:	4b17      	ldr	r3, [pc, #92]	; (8015330 <sniprintf+0x64>)
 80152d2:	1e0c      	subs	r4, r1, #0
 80152d4:	b09d      	sub	sp, #116	; 0x74
 80152d6:	681d      	ldr	r5, [r3, #0]
 80152d8:	da08      	bge.n	80152ec <sniprintf+0x20>
 80152da:	238b      	movs	r3, #139	; 0x8b
 80152dc:	602b      	str	r3, [r5, #0]
 80152de:	f04f 30ff 	mov.w	r0, #4294967295
 80152e2:	b01d      	add	sp, #116	; 0x74
 80152e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80152e8:	b002      	add	sp, #8
 80152ea:	4770      	bx	lr
 80152ec:	f44f 7302 	mov.w	r3, #520	; 0x208
 80152f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80152f4:	bf14      	ite	ne
 80152f6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80152fa:	4623      	moveq	r3, r4
 80152fc:	9304      	str	r3, [sp, #16]
 80152fe:	9307      	str	r3, [sp, #28]
 8015300:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015304:	9002      	str	r0, [sp, #8]
 8015306:	9006      	str	r0, [sp, #24]
 8015308:	f8ad 3016 	strh.w	r3, [sp, #22]
 801530c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801530e:	ab21      	add	r3, sp, #132	; 0x84
 8015310:	a902      	add	r1, sp, #8
 8015312:	4628      	mov	r0, r5
 8015314:	9301      	str	r3, [sp, #4]
 8015316:	f002 fdf3 	bl	8017f00 <_svfiprintf_r>
 801531a:	1c43      	adds	r3, r0, #1
 801531c:	bfbc      	itt	lt
 801531e:	238b      	movlt	r3, #139	; 0x8b
 8015320:	602b      	strlt	r3, [r5, #0]
 8015322:	2c00      	cmp	r4, #0
 8015324:	d0dd      	beq.n	80152e2 <sniprintf+0x16>
 8015326:	9b02      	ldr	r3, [sp, #8]
 8015328:	2200      	movs	r2, #0
 801532a:	701a      	strb	r2, [r3, #0]
 801532c:	e7d9      	b.n	80152e2 <sniprintf+0x16>
 801532e:	bf00      	nop
 8015330:	2000000c 	.word	0x2000000c

08015334 <siprintf>:
 8015334:	b40e      	push	{r1, r2, r3}
 8015336:	b500      	push	{lr}
 8015338:	b09c      	sub	sp, #112	; 0x70
 801533a:	ab1d      	add	r3, sp, #116	; 0x74
 801533c:	9002      	str	r0, [sp, #8]
 801533e:	9006      	str	r0, [sp, #24]
 8015340:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8015344:	4809      	ldr	r0, [pc, #36]	; (801536c <siprintf+0x38>)
 8015346:	9107      	str	r1, [sp, #28]
 8015348:	9104      	str	r1, [sp, #16]
 801534a:	4909      	ldr	r1, [pc, #36]	; (8015370 <siprintf+0x3c>)
 801534c:	f853 2b04 	ldr.w	r2, [r3], #4
 8015350:	9105      	str	r1, [sp, #20]
 8015352:	6800      	ldr	r0, [r0, #0]
 8015354:	9301      	str	r3, [sp, #4]
 8015356:	a902      	add	r1, sp, #8
 8015358:	f002 fdd2 	bl	8017f00 <_svfiprintf_r>
 801535c:	9b02      	ldr	r3, [sp, #8]
 801535e:	2200      	movs	r2, #0
 8015360:	701a      	strb	r2, [r3, #0]
 8015362:	b01c      	add	sp, #112	; 0x70
 8015364:	f85d eb04 	ldr.w	lr, [sp], #4
 8015368:	b003      	add	sp, #12
 801536a:	4770      	bx	lr
 801536c:	2000000c 	.word	0x2000000c
 8015370:	ffff0208 	.word	0xffff0208

08015374 <siscanf>:
 8015374:	b40e      	push	{r1, r2, r3}
 8015376:	b530      	push	{r4, r5, lr}
 8015378:	b09c      	sub	sp, #112	; 0x70
 801537a:	ac1f      	add	r4, sp, #124	; 0x7c
 801537c:	f44f 7201 	mov.w	r2, #516	; 0x204
 8015380:	f854 5b04 	ldr.w	r5, [r4], #4
 8015384:	f8ad 2014 	strh.w	r2, [sp, #20]
 8015388:	9002      	str	r0, [sp, #8]
 801538a:	9006      	str	r0, [sp, #24]
 801538c:	f7ea ff38 	bl	8000200 <strlen>
 8015390:	4b0b      	ldr	r3, [pc, #44]	; (80153c0 <siscanf+0x4c>)
 8015392:	9003      	str	r0, [sp, #12]
 8015394:	9007      	str	r0, [sp, #28]
 8015396:	930b      	str	r3, [sp, #44]	; 0x2c
 8015398:	480a      	ldr	r0, [pc, #40]	; (80153c4 <siscanf+0x50>)
 801539a:	9401      	str	r4, [sp, #4]
 801539c:	2300      	movs	r3, #0
 801539e:	930f      	str	r3, [sp, #60]	; 0x3c
 80153a0:	9314      	str	r3, [sp, #80]	; 0x50
 80153a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80153a6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80153aa:	462a      	mov	r2, r5
 80153ac:	4623      	mov	r3, r4
 80153ae:	a902      	add	r1, sp, #8
 80153b0:	6800      	ldr	r0, [r0, #0]
 80153b2:	f002 fef7 	bl	80181a4 <__ssvfiscanf_r>
 80153b6:	b01c      	add	sp, #112	; 0x70
 80153b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80153bc:	b003      	add	sp, #12
 80153be:	4770      	bx	lr
 80153c0:	080153c9 	.word	0x080153c9
 80153c4:	2000000c 	.word	0x2000000c

080153c8 <__seofread>:
 80153c8:	2000      	movs	r0, #0
 80153ca:	4770      	bx	lr

080153cc <strcpy>:
 80153cc:	4603      	mov	r3, r0
 80153ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 80153d2:	f803 2b01 	strb.w	r2, [r3], #1
 80153d6:	2a00      	cmp	r2, #0
 80153d8:	d1f9      	bne.n	80153ce <strcpy+0x2>
 80153da:	4770      	bx	lr

080153dc <sulp>:
 80153dc:	b570      	push	{r4, r5, r6, lr}
 80153de:	4604      	mov	r4, r0
 80153e0:	460d      	mov	r5, r1
 80153e2:	ec45 4b10 	vmov	d0, r4, r5
 80153e6:	4616      	mov	r6, r2
 80153e8:	f002 fb46 	bl	8017a78 <__ulp>
 80153ec:	ec51 0b10 	vmov	r0, r1, d0
 80153f0:	b17e      	cbz	r6, 8015412 <sulp+0x36>
 80153f2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80153f6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80153fa:	2b00      	cmp	r3, #0
 80153fc:	dd09      	ble.n	8015412 <sulp+0x36>
 80153fe:	051b      	lsls	r3, r3, #20
 8015400:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8015404:	2400      	movs	r4, #0
 8015406:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801540a:	4622      	mov	r2, r4
 801540c:	462b      	mov	r3, r5
 801540e:	f7eb f90b 	bl	8000628 <__aeabi_dmul>
 8015412:	bd70      	pop	{r4, r5, r6, pc}
 8015414:	0000      	movs	r0, r0
	...

08015418 <_strtod_l>:
 8015418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801541c:	461f      	mov	r7, r3
 801541e:	b0a1      	sub	sp, #132	; 0x84
 8015420:	2300      	movs	r3, #0
 8015422:	4681      	mov	r9, r0
 8015424:	4638      	mov	r0, r7
 8015426:	460e      	mov	r6, r1
 8015428:	9217      	str	r2, [sp, #92]	; 0x5c
 801542a:	931c      	str	r3, [sp, #112]	; 0x70
 801542c:	f002 f824 	bl	8017478 <__localeconv_l>
 8015430:	4680      	mov	r8, r0
 8015432:	6800      	ldr	r0, [r0, #0]
 8015434:	f7ea fee4 	bl	8000200 <strlen>
 8015438:	f04f 0a00 	mov.w	sl, #0
 801543c:	4604      	mov	r4, r0
 801543e:	f04f 0b00 	mov.w	fp, #0
 8015442:	961b      	str	r6, [sp, #108]	; 0x6c
 8015444:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015446:	781a      	ldrb	r2, [r3, #0]
 8015448:	2a0d      	cmp	r2, #13
 801544a:	d832      	bhi.n	80154b2 <_strtod_l+0x9a>
 801544c:	2a09      	cmp	r2, #9
 801544e:	d236      	bcs.n	80154be <_strtod_l+0xa6>
 8015450:	2a00      	cmp	r2, #0
 8015452:	d03e      	beq.n	80154d2 <_strtod_l+0xba>
 8015454:	2300      	movs	r3, #0
 8015456:	930d      	str	r3, [sp, #52]	; 0x34
 8015458:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 801545a:	782b      	ldrb	r3, [r5, #0]
 801545c:	2b30      	cmp	r3, #48	; 0x30
 801545e:	f040 80ac 	bne.w	80155ba <_strtod_l+0x1a2>
 8015462:	786b      	ldrb	r3, [r5, #1]
 8015464:	2b58      	cmp	r3, #88	; 0x58
 8015466:	d001      	beq.n	801546c <_strtod_l+0x54>
 8015468:	2b78      	cmp	r3, #120	; 0x78
 801546a:	d167      	bne.n	801553c <_strtod_l+0x124>
 801546c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801546e:	9301      	str	r3, [sp, #4]
 8015470:	ab1c      	add	r3, sp, #112	; 0x70
 8015472:	9300      	str	r3, [sp, #0]
 8015474:	9702      	str	r7, [sp, #8]
 8015476:	ab1d      	add	r3, sp, #116	; 0x74
 8015478:	4a88      	ldr	r2, [pc, #544]	; (801569c <_strtod_l+0x284>)
 801547a:	a91b      	add	r1, sp, #108	; 0x6c
 801547c:	4648      	mov	r0, r9
 801547e:	f001 fd12 	bl	8016ea6 <__gethex>
 8015482:	f010 0407 	ands.w	r4, r0, #7
 8015486:	4606      	mov	r6, r0
 8015488:	d005      	beq.n	8015496 <_strtod_l+0x7e>
 801548a:	2c06      	cmp	r4, #6
 801548c:	d12b      	bne.n	80154e6 <_strtod_l+0xce>
 801548e:	3501      	adds	r5, #1
 8015490:	2300      	movs	r3, #0
 8015492:	951b      	str	r5, [sp, #108]	; 0x6c
 8015494:	930d      	str	r3, [sp, #52]	; 0x34
 8015496:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8015498:	2b00      	cmp	r3, #0
 801549a:	f040 859a 	bne.w	8015fd2 <_strtod_l+0xbba>
 801549e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80154a0:	b1e3      	cbz	r3, 80154dc <_strtod_l+0xc4>
 80154a2:	4652      	mov	r2, sl
 80154a4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80154a8:	ec43 2b10 	vmov	d0, r2, r3
 80154ac:	b021      	add	sp, #132	; 0x84
 80154ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80154b2:	2a2b      	cmp	r2, #43	; 0x2b
 80154b4:	d015      	beq.n	80154e2 <_strtod_l+0xca>
 80154b6:	2a2d      	cmp	r2, #45	; 0x2d
 80154b8:	d004      	beq.n	80154c4 <_strtod_l+0xac>
 80154ba:	2a20      	cmp	r2, #32
 80154bc:	d1ca      	bne.n	8015454 <_strtod_l+0x3c>
 80154be:	3301      	adds	r3, #1
 80154c0:	931b      	str	r3, [sp, #108]	; 0x6c
 80154c2:	e7bf      	b.n	8015444 <_strtod_l+0x2c>
 80154c4:	2201      	movs	r2, #1
 80154c6:	920d      	str	r2, [sp, #52]	; 0x34
 80154c8:	1c5a      	adds	r2, r3, #1
 80154ca:	921b      	str	r2, [sp, #108]	; 0x6c
 80154cc:	785b      	ldrb	r3, [r3, #1]
 80154ce:	2b00      	cmp	r3, #0
 80154d0:	d1c2      	bne.n	8015458 <_strtod_l+0x40>
 80154d2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80154d4:	961b      	str	r6, [sp, #108]	; 0x6c
 80154d6:	2b00      	cmp	r3, #0
 80154d8:	f040 8579 	bne.w	8015fce <_strtod_l+0xbb6>
 80154dc:	4652      	mov	r2, sl
 80154de:	465b      	mov	r3, fp
 80154e0:	e7e2      	b.n	80154a8 <_strtod_l+0x90>
 80154e2:	2200      	movs	r2, #0
 80154e4:	e7ef      	b.n	80154c6 <_strtod_l+0xae>
 80154e6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80154e8:	b13a      	cbz	r2, 80154fa <_strtod_l+0xe2>
 80154ea:	2135      	movs	r1, #53	; 0x35
 80154ec:	a81e      	add	r0, sp, #120	; 0x78
 80154ee:	f002 fbbb 	bl	8017c68 <__copybits>
 80154f2:	991c      	ldr	r1, [sp, #112]	; 0x70
 80154f4:	4648      	mov	r0, r9
 80154f6:	f002 f828 	bl	801754a <_Bfree>
 80154fa:	3c01      	subs	r4, #1
 80154fc:	2c04      	cmp	r4, #4
 80154fe:	d806      	bhi.n	801550e <_strtod_l+0xf6>
 8015500:	e8df f004 	tbb	[pc, r4]
 8015504:	1714030a 	.word	0x1714030a
 8015508:	0a          	.byte	0x0a
 8015509:	00          	.byte	0x00
 801550a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 801550e:	0730      	lsls	r0, r6, #28
 8015510:	d5c1      	bpl.n	8015496 <_strtod_l+0x7e>
 8015512:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8015516:	e7be      	b.n	8015496 <_strtod_l+0x7e>
 8015518:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 801551c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801551e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8015522:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8015526:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801552a:	e7f0      	b.n	801550e <_strtod_l+0xf6>
 801552c:	f8df b170 	ldr.w	fp, [pc, #368]	; 80156a0 <_strtod_l+0x288>
 8015530:	e7ed      	b.n	801550e <_strtod_l+0xf6>
 8015532:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8015536:	f04f 3aff 	mov.w	sl, #4294967295
 801553a:	e7e8      	b.n	801550e <_strtod_l+0xf6>
 801553c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801553e:	1c5a      	adds	r2, r3, #1
 8015540:	921b      	str	r2, [sp, #108]	; 0x6c
 8015542:	785b      	ldrb	r3, [r3, #1]
 8015544:	2b30      	cmp	r3, #48	; 0x30
 8015546:	d0f9      	beq.n	801553c <_strtod_l+0x124>
 8015548:	2b00      	cmp	r3, #0
 801554a:	d0a4      	beq.n	8015496 <_strtod_l+0x7e>
 801554c:	2301      	movs	r3, #1
 801554e:	2500      	movs	r5, #0
 8015550:	9306      	str	r3, [sp, #24]
 8015552:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015554:	9308      	str	r3, [sp, #32]
 8015556:	9507      	str	r5, [sp, #28]
 8015558:	9505      	str	r5, [sp, #20]
 801555a:	220a      	movs	r2, #10
 801555c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 801555e:	7807      	ldrb	r7, [r0, #0]
 8015560:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8015564:	b2d9      	uxtb	r1, r3
 8015566:	2909      	cmp	r1, #9
 8015568:	d929      	bls.n	80155be <_strtod_l+0x1a6>
 801556a:	4622      	mov	r2, r4
 801556c:	f8d8 1000 	ldr.w	r1, [r8]
 8015570:	f003 f902 	bl	8018778 <strncmp>
 8015574:	2800      	cmp	r0, #0
 8015576:	d031      	beq.n	80155dc <_strtod_l+0x1c4>
 8015578:	2000      	movs	r0, #0
 801557a:	9c05      	ldr	r4, [sp, #20]
 801557c:	9004      	str	r0, [sp, #16]
 801557e:	463b      	mov	r3, r7
 8015580:	4602      	mov	r2, r0
 8015582:	2b65      	cmp	r3, #101	; 0x65
 8015584:	d001      	beq.n	801558a <_strtod_l+0x172>
 8015586:	2b45      	cmp	r3, #69	; 0x45
 8015588:	d114      	bne.n	80155b4 <_strtod_l+0x19c>
 801558a:	b924      	cbnz	r4, 8015596 <_strtod_l+0x17e>
 801558c:	b910      	cbnz	r0, 8015594 <_strtod_l+0x17c>
 801558e:	9b06      	ldr	r3, [sp, #24]
 8015590:	2b00      	cmp	r3, #0
 8015592:	d09e      	beq.n	80154d2 <_strtod_l+0xba>
 8015594:	2400      	movs	r4, #0
 8015596:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8015598:	1c73      	adds	r3, r6, #1
 801559a:	931b      	str	r3, [sp, #108]	; 0x6c
 801559c:	7873      	ldrb	r3, [r6, #1]
 801559e:	2b2b      	cmp	r3, #43	; 0x2b
 80155a0:	d078      	beq.n	8015694 <_strtod_l+0x27c>
 80155a2:	2b2d      	cmp	r3, #45	; 0x2d
 80155a4:	d070      	beq.n	8015688 <_strtod_l+0x270>
 80155a6:	f04f 0c00 	mov.w	ip, #0
 80155aa:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 80155ae:	2f09      	cmp	r7, #9
 80155b0:	d97c      	bls.n	80156ac <_strtod_l+0x294>
 80155b2:	961b      	str	r6, [sp, #108]	; 0x6c
 80155b4:	f04f 0e00 	mov.w	lr, #0
 80155b8:	e09a      	b.n	80156f0 <_strtod_l+0x2d8>
 80155ba:	2300      	movs	r3, #0
 80155bc:	e7c7      	b.n	801554e <_strtod_l+0x136>
 80155be:	9905      	ldr	r1, [sp, #20]
 80155c0:	2908      	cmp	r1, #8
 80155c2:	bfdd      	ittte	le
 80155c4:	9907      	ldrle	r1, [sp, #28]
 80155c6:	fb02 3301 	mlale	r3, r2, r1, r3
 80155ca:	9307      	strle	r3, [sp, #28]
 80155cc:	fb02 3505 	mlagt	r5, r2, r5, r3
 80155d0:	9b05      	ldr	r3, [sp, #20]
 80155d2:	3001      	adds	r0, #1
 80155d4:	3301      	adds	r3, #1
 80155d6:	9305      	str	r3, [sp, #20]
 80155d8:	901b      	str	r0, [sp, #108]	; 0x6c
 80155da:	e7bf      	b.n	801555c <_strtod_l+0x144>
 80155dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80155de:	191a      	adds	r2, r3, r4
 80155e0:	921b      	str	r2, [sp, #108]	; 0x6c
 80155e2:	9a05      	ldr	r2, [sp, #20]
 80155e4:	5d1b      	ldrb	r3, [r3, r4]
 80155e6:	2a00      	cmp	r2, #0
 80155e8:	d037      	beq.n	801565a <_strtod_l+0x242>
 80155ea:	9c05      	ldr	r4, [sp, #20]
 80155ec:	4602      	mov	r2, r0
 80155ee:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80155f2:	2909      	cmp	r1, #9
 80155f4:	d913      	bls.n	801561e <_strtod_l+0x206>
 80155f6:	2101      	movs	r1, #1
 80155f8:	9104      	str	r1, [sp, #16]
 80155fa:	e7c2      	b.n	8015582 <_strtod_l+0x16a>
 80155fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80155fe:	1c5a      	adds	r2, r3, #1
 8015600:	921b      	str	r2, [sp, #108]	; 0x6c
 8015602:	785b      	ldrb	r3, [r3, #1]
 8015604:	3001      	adds	r0, #1
 8015606:	2b30      	cmp	r3, #48	; 0x30
 8015608:	d0f8      	beq.n	80155fc <_strtod_l+0x1e4>
 801560a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801560e:	2a08      	cmp	r2, #8
 8015610:	f200 84e4 	bhi.w	8015fdc <_strtod_l+0xbc4>
 8015614:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8015616:	9208      	str	r2, [sp, #32]
 8015618:	4602      	mov	r2, r0
 801561a:	2000      	movs	r0, #0
 801561c:	4604      	mov	r4, r0
 801561e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8015622:	f100 0101 	add.w	r1, r0, #1
 8015626:	d012      	beq.n	801564e <_strtod_l+0x236>
 8015628:	440a      	add	r2, r1
 801562a:	eb00 0c04 	add.w	ip, r0, r4
 801562e:	4621      	mov	r1, r4
 8015630:	270a      	movs	r7, #10
 8015632:	458c      	cmp	ip, r1
 8015634:	d113      	bne.n	801565e <_strtod_l+0x246>
 8015636:	1821      	adds	r1, r4, r0
 8015638:	2908      	cmp	r1, #8
 801563a:	f104 0401 	add.w	r4, r4, #1
 801563e:	4404      	add	r4, r0
 8015640:	dc19      	bgt.n	8015676 <_strtod_l+0x25e>
 8015642:	9b07      	ldr	r3, [sp, #28]
 8015644:	210a      	movs	r1, #10
 8015646:	fb01 e303 	mla	r3, r1, r3, lr
 801564a:	9307      	str	r3, [sp, #28]
 801564c:	2100      	movs	r1, #0
 801564e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015650:	1c58      	adds	r0, r3, #1
 8015652:	901b      	str	r0, [sp, #108]	; 0x6c
 8015654:	785b      	ldrb	r3, [r3, #1]
 8015656:	4608      	mov	r0, r1
 8015658:	e7c9      	b.n	80155ee <_strtod_l+0x1d6>
 801565a:	9805      	ldr	r0, [sp, #20]
 801565c:	e7d3      	b.n	8015606 <_strtod_l+0x1ee>
 801565e:	2908      	cmp	r1, #8
 8015660:	f101 0101 	add.w	r1, r1, #1
 8015664:	dc03      	bgt.n	801566e <_strtod_l+0x256>
 8015666:	9b07      	ldr	r3, [sp, #28]
 8015668:	437b      	muls	r3, r7
 801566a:	9307      	str	r3, [sp, #28]
 801566c:	e7e1      	b.n	8015632 <_strtod_l+0x21a>
 801566e:	2910      	cmp	r1, #16
 8015670:	bfd8      	it	le
 8015672:	437d      	mulle	r5, r7
 8015674:	e7dd      	b.n	8015632 <_strtod_l+0x21a>
 8015676:	2c10      	cmp	r4, #16
 8015678:	bfdc      	itt	le
 801567a:	210a      	movle	r1, #10
 801567c:	fb01 e505 	mlale	r5, r1, r5, lr
 8015680:	e7e4      	b.n	801564c <_strtod_l+0x234>
 8015682:	2301      	movs	r3, #1
 8015684:	9304      	str	r3, [sp, #16]
 8015686:	e781      	b.n	801558c <_strtod_l+0x174>
 8015688:	f04f 0c01 	mov.w	ip, #1
 801568c:	1cb3      	adds	r3, r6, #2
 801568e:	931b      	str	r3, [sp, #108]	; 0x6c
 8015690:	78b3      	ldrb	r3, [r6, #2]
 8015692:	e78a      	b.n	80155aa <_strtod_l+0x192>
 8015694:	f04f 0c00 	mov.w	ip, #0
 8015698:	e7f8      	b.n	801568c <_strtod_l+0x274>
 801569a:	bf00      	nop
 801569c:	08018f2c 	.word	0x08018f2c
 80156a0:	7ff00000 	.word	0x7ff00000
 80156a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80156a6:	1c5f      	adds	r7, r3, #1
 80156a8:	971b      	str	r7, [sp, #108]	; 0x6c
 80156aa:	785b      	ldrb	r3, [r3, #1]
 80156ac:	2b30      	cmp	r3, #48	; 0x30
 80156ae:	d0f9      	beq.n	80156a4 <_strtod_l+0x28c>
 80156b0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80156b4:	2f08      	cmp	r7, #8
 80156b6:	f63f af7d 	bhi.w	80155b4 <_strtod_l+0x19c>
 80156ba:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80156be:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80156c0:	930a      	str	r3, [sp, #40]	; 0x28
 80156c2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80156c4:	1c5f      	adds	r7, r3, #1
 80156c6:	971b      	str	r7, [sp, #108]	; 0x6c
 80156c8:	785b      	ldrb	r3, [r3, #1]
 80156ca:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80156ce:	f1b8 0f09 	cmp.w	r8, #9
 80156d2:	d937      	bls.n	8015744 <_strtod_l+0x32c>
 80156d4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80156d6:	1a7f      	subs	r7, r7, r1
 80156d8:	2f08      	cmp	r7, #8
 80156da:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80156de:	dc37      	bgt.n	8015750 <_strtod_l+0x338>
 80156e0:	45be      	cmp	lr, r7
 80156e2:	bfa8      	it	ge
 80156e4:	46be      	movge	lr, r7
 80156e6:	f1bc 0f00 	cmp.w	ip, #0
 80156ea:	d001      	beq.n	80156f0 <_strtod_l+0x2d8>
 80156ec:	f1ce 0e00 	rsb	lr, lr, #0
 80156f0:	2c00      	cmp	r4, #0
 80156f2:	d151      	bne.n	8015798 <_strtod_l+0x380>
 80156f4:	2800      	cmp	r0, #0
 80156f6:	f47f aece 	bne.w	8015496 <_strtod_l+0x7e>
 80156fa:	9a06      	ldr	r2, [sp, #24]
 80156fc:	2a00      	cmp	r2, #0
 80156fe:	f47f aeca 	bne.w	8015496 <_strtod_l+0x7e>
 8015702:	9a04      	ldr	r2, [sp, #16]
 8015704:	2a00      	cmp	r2, #0
 8015706:	f47f aee4 	bne.w	80154d2 <_strtod_l+0xba>
 801570a:	2b4e      	cmp	r3, #78	; 0x4e
 801570c:	d027      	beq.n	801575e <_strtod_l+0x346>
 801570e:	dc21      	bgt.n	8015754 <_strtod_l+0x33c>
 8015710:	2b49      	cmp	r3, #73	; 0x49
 8015712:	f47f aede 	bne.w	80154d2 <_strtod_l+0xba>
 8015716:	49a0      	ldr	r1, [pc, #640]	; (8015998 <_strtod_l+0x580>)
 8015718:	a81b      	add	r0, sp, #108	; 0x6c
 801571a:	f001 fdf7 	bl	801730c <__match>
 801571e:	2800      	cmp	r0, #0
 8015720:	f43f aed7 	beq.w	80154d2 <_strtod_l+0xba>
 8015724:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015726:	499d      	ldr	r1, [pc, #628]	; (801599c <_strtod_l+0x584>)
 8015728:	3b01      	subs	r3, #1
 801572a:	a81b      	add	r0, sp, #108	; 0x6c
 801572c:	931b      	str	r3, [sp, #108]	; 0x6c
 801572e:	f001 fded 	bl	801730c <__match>
 8015732:	b910      	cbnz	r0, 801573a <_strtod_l+0x322>
 8015734:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015736:	3301      	adds	r3, #1
 8015738:	931b      	str	r3, [sp, #108]	; 0x6c
 801573a:	f8df b274 	ldr.w	fp, [pc, #628]	; 80159b0 <_strtod_l+0x598>
 801573e:	f04f 0a00 	mov.w	sl, #0
 8015742:	e6a8      	b.n	8015496 <_strtod_l+0x7e>
 8015744:	210a      	movs	r1, #10
 8015746:	fb01 3e0e 	mla	lr, r1, lr, r3
 801574a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801574e:	e7b8      	b.n	80156c2 <_strtod_l+0x2aa>
 8015750:	46be      	mov	lr, r7
 8015752:	e7c8      	b.n	80156e6 <_strtod_l+0x2ce>
 8015754:	2b69      	cmp	r3, #105	; 0x69
 8015756:	d0de      	beq.n	8015716 <_strtod_l+0x2fe>
 8015758:	2b6e      	cmp	r3, #110	; 0x6e
 801575a:	f47f aeba 	bne.w	80154d2 <_strtod_l+0xba>
 801575e:	4990      	ldr	r1, [pc, #576]	; (80159a0 <_strtod_l+0x588>)
 8015760:	a81b      	add	r0, sp, #108	; 0x6c
 8015762:	f001 fdd3 	bl	801730c <__match>
 8015766:	2800      	cmp	r0, #0
 8015768:	f43f aeb3 	beq.w	80154d2 <_strtod_l+0xba>
 801576c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801576e:	781b      	ldrb	r3, [r3, #0]
 8015770:	2b28      	cmp	r3, #40	; 0x28
 8015772:	d10e      	bne.n	8015792 <_strtod_l+0x37a>
 8015774:	aa1e      	add	r2, sp, #120	; 0x78
 8015776:	498b      	ldr	r1, [pc, #556]	; (80159a4 <_strtod_l+0x58c>)
 8015778:	a81b      	add	r0, sp, #108	; 0x6c
 801577a:	f001 fddb 	bl	8017334 <__hexnan>
 801577e:	2805      	cmp	r0, #5
 8015780:	d107      	bne.n	8015792 <_strtod_l+0x37a>
 8015782:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8015784:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8015788:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801578c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8015790:	e681      	b.n	8015496 <_strtod_l+0x7e>
 8015792:	f8df b224 	ldr.w	fp, [pc, #548]	; 80159b8 <_strtod_l+0x5a0>
 8015796:	e7d2      	b.n	801573e <_strtod_l+0x326>
 8015798:	ebae 0302 	sub.w	r3, lr, r2
 801579c:	9306      	str	r3, [sp, #24]
 801579e:	9b05      	ldr	r3, [sp, #20]
 80157a0:	9807      	ldr	r0, [sp, #28]
 80157a2:	2b00      	cmp	r3, #0
 80157a4:	bf08      	it	eq
 80157a6:	4623      	moveq	r3, r4
 80157a8:	2c10      	cmp	r4, #16
 80157aa:	9305      	str	r3, [sp, #20]
 80157ac:	46a0      	mov	r8, r4
 80157ae:	bfa8      	it	ge
 80157b0:	f04f 0810 	movge.w	r8, #16
 80157b4:	f7ea febe 	bl	8000534 <__aeabi_ui2d>
 80157b8:	2c09      	cmp	r4, #9
 80157ba:	4682      	mov	sl, r0
 80157bc:	468b      	mov	fp, r1
 80157be:	dc13      	bgt.n	80157e8 <_strtod_l+0x3d0>
 80157c0:	9b06      	ldr	r3, [sp, #24]
 80157c2:	2b00      	cmp	r3, #0
 80157c4:	f43f ae67 	beq.w	8015496 <_strtod_l+0x7e>
 80157c8:	9b06      	ldr	r3, [sp, #24]
 80157ca:	dd7a      	ble.n	80158c2 <_strtod_l+0x4aa>
 80157cc:	2b16      	cmp	r3, #22
 80157ce:	dc61      	bgt.n	8015894 <_strtod_l+0x47c>
 80157d0:	4a75      	ldr	r2, [pc, #468]	; (80159a8 <_strtod_l+0x590>)
 80157d2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80157d6:	e9de 0100 	ldrd	r0, r1, [lr]
 80157da:	4652      	mov	r2, sl
 80157dc:	465b      	mov	r3, fp
 80157de:	f7ea ff23 	bl	8000628 <__aeabi_dmul>
 80157e2:	4682      	mov	sl, r0
 80157e4:	468b      	mov	fp, r1
 80157e6:	e656      	b.n	8015496 <_strtod_l+0x7e>
 80157e8:	4b6f      	ldr	r3, [pc, #444]	; (80159a8 <_strtod_l+0x590>)
 80157ea:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80157ee:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80157f2:	f7ea ff19 	bl	8000628 <__aeabi_dmul>
 80157f6:	4606      	mov	r6, r0
 80157f8:	4628      	mov	r0, r5
 80157fa:	460f      	mov	r7, r1
 80157fc:	f7ea fe9a 	bl	8000534 <__aeabi_ui2d>
 8015800:	4602      	mov	r2, r0
 8015802:	460b      	mov	r3, r1
 8015804:	4630      	mov	r0, r6
 8015806:	4639      	mov	r1, r7
 8015808:	f7ea fd58 	bl	80002bc <__adddf3>
 801580c:	2c0f      	cmp	r4, #15
 801580e:	4682      	mov	sl, r0
 8015810:	468b      	mov	fp, r1
 8015812:	ddd5      	ble.n	80157c0 <_strtod_l+0x3a8>
 8015814:	9b06      	ldr	r3, [sp, #24]
 8015816:	eba4 0808 	sub.w	r8, r4, r8
 801581a:	4498      	add	r8, r3
 801581c:	f1b8 0f00 	cmp.w	r8, #0
 8015820:	f340 8096 	ble.w	8015950 <_strtod_l+0x538>
 8015824:	f018 030f 	ands.w	r3, r8, #15
 8015828:	d00a      	beq.n	8015840 <_strtod_l+0x428>
 801582a:	495f      	ldr	r1, [pc, #380]	; (80159a8 <_strtod_l+0x590>)
 801582c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8015830:	4652      	mov	r2, sl
 8015832:	465b      	mov	r3, fp
 8015834:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015838:	f7ea fef6 	bl	8000628 <__aeabi_dmul>
 801583c:	4682      	mov	sl, r0
 801583e:	468b      	mov	fp, r1
 8015840:	f038 080f 	bics.w	r8, r8, #15
 8015844:	d073      	beq.n	801592e <_strtod_l+0x516>
 8015846:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 801584a:	dd47      	ble.n	80158dc <_strtod_l+0x4c4>
 801584c:	2400      	movs	r4, #0
 801584e:	46a0      	mov	r8, r4
 8015850:	9407      	str	r4, [sp, #28]
 8015852:	9405      	str	r4, [sp, #20]
 8015854:	2322      	movs	r3, #34	; 0x22
 8015856:	f8df b158 	ldr.w	fp, [pc, #344]	; 80159b0 <_strtod_l+0x598>
 801585a:	f8c9 3000 	str.w	r3, [r9]
 801585e:	f04f 0a00 	mov.w	sl, #0
 8015862:	9b07      	ldr	r3, [sp, #28]
 8015864:	2b00      	cmp	r3, #0
 8015866:	f43f ae16 	beq.w	8015496 <_strtod_l+0x7e>
 801586a:	991c      	ldr	r1, [sp, #112]	; 0x70
 801586c:	4648      	mov	r0, r9
 801586e:	f001 fe6c 	bl	801754a <_Bfree>
 8015872:	9905      	ldr	r1, [sp, #20]
 8015874:	4648      	mov	r0, r9
 8015876:	f001 fe68 	bl	801754a <_Bfree>
 801587a:	4641      	mov	r1, r8
 801587c:	4648      	mov	r0, r9
 801587e:	f001 fe64 	bl	801754a <_Bfree>
 8015882:	9907      	ldr	r1, [sp, #28]
 8015884:	4648      	mov	r0, r9
 8015886:	f001 fe60 	bl	801754a <_Bfree>
 801588a:	4621      	mov	r1, r4
 801588c:	4648      	mov	r0, r9
 801588e:	f001 fe5c 	bl	801754a <_Bfree>
 8015892:	e600      	b.n	8015496 <_strtod_l+0x7e>
 8015894:	9a06      	ldr	r2, [sp, #24]
 8015896:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 801589a:	4293      	cmp	r3, r2
 801589c:	dbba      	blt.n	8015814 <_strtod_l+0x3fc>
 801589e:	4d42      	ldr	r5, [pc, #264]	; (80159a8 <_strtod_l+0x590>)
 80158a0:	f1c4 040f 	rsb	r4, r4, #15
 80158a4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80158a8:	4652      	mov	r2, sl
 80158aa:	465b      	mov	r3, fp
 80158ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80158b0:	f7ea feba 	bl	8000628 <__aeabi_dmul>
 80158b4:	9b06      	ldr	r3, [sp, #24]
 80158b6:	1b1c      	subs	r4, r3, r4
 80158b8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80158bc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80158c0:	e78d      	b.n	80157de <_strtod_l+0x3c6>
 80158c2:	f113 0f16 	cmn.w	r3, #22
 80158c6:	dba5      	blt.n	8015814 <_strtod_l+0x3fc>
 80158c8:	4a37      	ldr	r2, [pc, #220]	; (80159a8 <_strtod_l+0x590>)
 80158ca:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80158ce:	e9d2 2300 	ldrd	r2, r3, [r2]
 80158d2:	4650      	mov	r0, sl
 80158d4:	4659      	mov	r1, fp
 80158d6:	f7ea ffd1 	bl	800087c <__aeabi_ddiv>
 80158da:	e782      	b.n	80157e2 <_strtod_l+0x3ca>
 80158dc:	2300      	movs	r3, #0
 80158de:	4e33      	ldr	r6, [pc, #204]	; (80159ac <_strtod_l+0x594>)
 80158e0:	ea4f 1828 	mov.w	r8, r8, asr #4
 80158e4:	4650      	mov	r0, sl
 80158e6:	4659      	mov	r1, fp
 80158e8:	461d      	mov	r5, r3
 80158ea:	f1b8 0f01 	cmp.w	r8, #1
 80158ee:	dc21      	bgt.n	8015934 <_strtod_l+0x51c>
 80158f0:	b10b      	cbz	r3, 80158f6 <_strtod_l+0x4de>
 80158f2:	4682      	mov	sl, r0
 80158f4:	468b      	mov	fp, r1
 80158f6:	4b2d      	ldr	r3, [pc, #180]	; (80159ac <_strtod_l+0x594>)
 80158f8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80158fc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8015900:	4652      	mov	r2, sl
 8015902:	465b      	mov	r3, fp
 8015904:	e9d5 0100 	ldrd	r0, r1, [r5]
 8015908:	f7ea fe8e 	bl	8000628 <__aeabi_dmul>
 801590c:	4b28      	ldr	r3, [pc, #160]	; (80159b0 <_strtod_l+0x598>)
 801590e:	460a      	mov	r2, r1
 8015910:	400b      	ands	r3, r1
 8015912:	4928      	ldr	r1, [pc, #160]	; (80159b4 <_strtod_l+0x59c>)
 8015914:	428b      	cmp	r3, r1
 8015916:	4682      	mov	sl, r0
 8015918:	d898      	bhi.n	801584c <_strtod_l+0x434>
 801591a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801591e:	428b      	cmp	r3, r1
 8015920:	bf86      	itte	hi
 8015922:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80159bc <_strtod_l+0x5a4>
 8015926:	f04f 3aff 	movhi.w	sl, #4294967295
 801592a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801592e:	2300      	movs	r3, #0
 8015930:	9304      	str	r3, [sp, #16]
 8015932:	e077      	b.n	8015a24 <_strtod_l+0x60c>
 8015934:	f018 0f01 	tst.w	r8, #1
 8015938:	d006      	beq.n	8015948 <_strtod_l+0x530>
 801593a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 801593e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015942:	f7ea fe71 	bl	8000628 <__aeabi_dmul>
 8015946:	2301      	movs	r3, #1
 8015948:	3501      	adds	r5, #1
 801594a:	ea4f 0868 	mov.w	r8, r8, asr #1
 801594e:	e7cc      	b.n	80158ea <_strtod_l+0x4d2>
 8015950:	d0ed      	beq.n	801592e <_strtod_l+0x516>
 8015952:	f1c8 0800 	rsb	r8, r8, #0
 8015956:	f018 020f 	ands.w	r2, r8, #15
 801595a:	d00a      	beq.n	8015972 <_strtod_l+0x55a>
 801595c:	4b12      	ldr	r3, [pc, #72]	; (80159a8 <_strtod_l+0x590>)
 801595e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015962:	4650      	mov	r0, sl
 8015964:	4659      	mov	r1, fp
 8015966:	e9d3 2300 	ldrd	r2, r3, [r3]
 801596a:	f7ea ff87 	bl	800087c <__aeabi_ddiv>
 801596e:	4682      	mov	sl, r0
 8015970:	468b      	mov	fp, r1
 8015972:	ea5f 1828 	movs.w	r8, r8, asr #4
 8015976:	d0da      	beq.n	801592e <_strtod_l+0x516>
 8015978:	f1b8 0f1f 	cmp.w	r8, #31
 801597c:	dd20      	ble.n	80159c0 <_strtod_l+0x5a8>
 801597e:	2400      	movs	r4, #0
 8015980:	46a0      	mov	r8, r4
 8015982:	9407      	str	r4, [sp, #28]
 8015984:	9405      	str	r4, [sp, #20]
 8015986:	2322      	movs	r3, #34	; 0x22
 8015988:	f04f 0a00 	mov.w	sl, #0
 801598c:	f04f 0b00 	mov.w	fp, #0
 8015990:	f8c9 3000 	str.w	r3, [r9]
 8015994:	e765      	b.n	8015862 <_strtod_l+0x44a>
 8015996:	bf00      	nop
 8015998:	08018ef9 	.word	0x08018ef9
 801599c:	08018f83 	.word	0x08018f83
 80159a0:	08018f01 	.word	0x08018f01
 80159a4:	08018f40 	.word	0x08018f40
 80159a8:	08018fc0 	.word	0x08018fc0
 80159ac:	08018f98 	.word	0x08018f98
 80159b0:	7ff00000 	.word	0x7ff00000
 80159b4:	7ca00000 	.word	0x7ca00000
 80159b8:	fff80000 	.word	0xfff80000
 80159bc:	7fefffff 	.word	0x7fefffff
 80159c0:	f018 0310 	ands.w	r3, r8, #16
 80159c4:	bf18      	it	ne
 80159c6:	236a      	movne	r3, #106	; 0x6a
 80159c8:	4da0      	ldr	r5, [pc, #640]	; (8015c4c <_strtod_l+0x834>)
 80159ca:	9304      	str	r3, [sp, #16]
 80159cc:	4650      	mov	r0, sl
 80159ce:	4659      	mov	r1, fp
 80159d0:	2300      	movs	r3, #0
 80159d2:	f1b8 0f00 	cmp.w	r8, #0
 80159d6:	f300 810a 	bgt.w	8015bee <_strtod_l+0x7d6>
 80159da:	b10b      	cbz	r3, 80159e0 <_strtod_l+0x5c8>
 80159dc:	4682      	mov	sl, r0
 80159de:	468b      	mov	fp, r1
 80159e0:	9b04      	ldr	r3, [sp, #16]
 80159e2:	b1bb      	cbz	r3, 8015a14 <_strtod_l+0x5fc>
 80159e4:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80159e8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80159ec:	2b00      	cmp	r3, #0
 80159ee:	4659      	mov	r1, fp
 80159f0:	dd10      	ble.n	8015a14 <_strtod_l+0x5fc>
 80159f2:	2b1f      	cmp	r3, #31
 80159f4:	f340 8107 	ble.w	8015c06 <_strtod_l+0x7ee>
 80159f8:	2b34      	cmp	r3, #52	; 0x34
 80159fa:	bfde      	ittt	le
 80159fc:	3b20      	suble	r3, #32
 80159fe:	f04f 32ff 	movle.w	r2, #4294967295
 8015a02:	fa02 f303 	lslle.w	r3, r2, r3
 8015a06:	f04f 0a00 	mov.w	sl, #0
 8015a0a:	bfcc      	ite	gt
 8015a0c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8015a10:	ea03 0b01 	andle.w	fp, r3, r1
 8015a14:	2200      	movs	r2, #0
 8015a16:	2300      	movs	r3, #0
 8015a18:	4650      	mov	r0, sl
 8015a1a:	4659      	mov	r1, fp
 8015a1c:	f7eb f86c 	bl	8000af8 <__aeabi_dcmpeq>
 8015a20:	2800      	cmp	r0, #0
 8015a22:	d1ac      	bne.n	801597e <_strtod_l+0x566>
 8015a24:	9b07      	ldr	r3, [sp, #28]
 8015a26:	9300      	str	r3, [sp, #0]
 8015a28:	9a05      	ldr	r2, [sp, #20]
 8015a2a:	9908      	ldr	r1, [sp, #32]
 8015a2c:	4623      	mov	r3, r4
 8015a2e:	4648      	mov	r0, r9
 8015a30:	f001 fddd 	bl	80175ee <__s2b>
 8015a34:	9007      	str	r0, [sp, #28]
 8015a36:	2800      	cmp	r0, #0
 8015a38:	f43f af08 	beq.w	801584c <_strtod_l+0x434>
 8015a3c:	9a06      	ldr	r2, [sp, #24]
 8015a3e:	9b06      	ldr	r3, [sp, #24]
 8015a40:	2a00      	cmp	r2, #0
 8015a42:	f1c3 0300 	rsb	r3, r3, #0
 8015a46:	bfa8      	it	ge
 8015a48:	2300      	movge	r3, #0
 8015a4a:	930e      	str	r3, [sp, #56]	; 0x38
 8015a4c:	2400      	movs	r4, #0
 8015a4e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8015a52:	9316      	str	r3, [sp, #88]	; 0x58
 8015a54:	46a0      	mov	r8, r4
 8015a56:	9b07      	ldr	r3, [sp, #28]
 8015a58:	4648      	mov	r0, r9
 8015a5a:	6859      	ldr	r1, [r3, #4]
 8015a5c:	f001 fd41 	bl	80174e2 <_Balloc>
 8015a60:	9005      	str	r0, [sp, #20]
 8015a62:	2800      	cmp	r0, #0
 8015a64:	f43f aef6 	beq.w	8015854 <_strtod_l+0x43c>
 8015a68:	9b07      	ldr	r3, [sp, #28]
 8015a6a:	691a      	ldr	r2, [r3, #16]
 8015a6c:	3202      	adds	r2, #2
 8015a6e:	f103 010c 	add.w	r1, r3, #12
 8015a72:	0092      	lsls	r2, r2, #2
 8015a74:	300c      	adds	r0, #12
 8015a76:	f001 fd29 	bl	80174cc <memcpy>
 8015a7a:	aa1e      	add	r2, sp, #120	; 0x78
 8015a7c:	a91d      	add	r1, sp, #116	; 0x74
 8015a7e:	ec4b ab10 	vmov	d0, sl, fp
 8015a82:	4648      	mov	r0, r9
 8015a84:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8015a88:	f002 f86c 	bl	8017b64 <__d2b>
 8015a8c:	901c      	str	r0, [sp, #112]	; 0x70
 8015a8e:	2800      	cmp	r0, #0
 8015a90:	f43f aee0 	beq.w	8015854 <_strtod_l+0x43c>
 8015a94:	2101      	movs	r1, #1
 8015a96:	4648      	mov	r0, r9
 8015a98:	f001 fe35 	bl	8017706 <__i2b>
 8015a9c:	4680      	mov	r8, r0
 8015a9e:	2800      	cmp	r0, #0
 8015aa0:	f43f aed8 	beq.w	8015854 <_strtod_l+0x43c>
 8015aa4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8015aa6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8015aa8:	2e00      	cmp	r6, #0
 8015aaa:	bfab      	itete	ge
 8015aac:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8015aae:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8015ab0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8015ab2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8015ab4:	bfac      	ite	ge
 8015ab6:	18f7      	addge	r7, r6, r3
 8015ab8:	1b9d      	sublt	r5, r3, r6
 8015aba:	9b04      	ldr	r3, [sp, #16]
 8015abc:	1af6      	subs	r6, r6, r3
 8015abe:	4416      	add	r6, r2
 8015ac0:	4b63      	ldr	r3, [pc, #396]	; (8015c50 <_strtod_l+0x838>)
 8015ac2:	3e01      	subs	r6, #1
 8015ac4:	429e      	cmp	r6, r3
 8015ac6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8015aca:	f280 80af 	bge.w	8015c2c <_strtod_l+0x814>
 8015ace:	1b9b      	subs	r3, r3, r6
 8015ad0:	2b1f      	cmp	r3, #31
 8015ad2:	eba2 0203 	sub.w	r2, r2, r3
 8015ad6:	f04f 0101 	mov.w	r1, #1
 8015ada:	f300 809b 	bgt.w	8015c14 <_strtod_l+0x7fc>
 8015ade:	fa01 f303 	lsl.w	r3, r1, r3
 8015ae2:	930f      	str	r3, [sp, #60]	; 0x3c
 8015ae4:	2300      	movs	r3, #0
 8015ae6:	930a      	str	r3, [sp, #40]	; 0x28
 8015ae8:	18be      	adds	r6, r7, r2
 8015aea:	9b04      	ldr	r3, [sp, #16]
 8015aec:	42b7      	cmp	r7, r6
 8015aee:	4415      	add	r5, r2
 8015af0:	441d      	add	r5, r3
 8015af2:	463b      	mov	r3, r7
 8015af4:	bfa8      	it	ge
 8015af6:	4633      	movge	r3, r6
 8015af8:	42ab      	cmp	r3, r5
 8015afa:	bfa8      	it	ge
 8015afc:	462b      	movge	r3, r5
 8015afe:	2b00      	cmp	r3, #0
 8015b00:	bfc2      	ittt	gt
 8015b02:	1af6      	subgt	r6, r6, r3
 8015b04:	1aed      	subgt	r5, r5, r3
 8015b06:	1aff      	subgt	r7, r7, r3
 8015b08:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015b0a:	b1bb      	cbz	r3, 8015b3c <_strtod_l+0x724>
 8015b0c:	4641      	mov	r1, r8
 8015b0e:	461a      	mov	r2, r3
 8015b10:	4648      	mov	r0, r9
 8015b12:	f001 fe97 	bl	8017844 <__pow5mult>
 8015b16:	4680      	mov	r8, r0
 8015b18:	2800      	cmp	r0, #0
 8015b1a:	f43f ae9b 	beq.w	8015854 <_strtod_l+0x43c>
 8015b1e:	4601      	mov	r1, r0
 8015b20:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8015b22:	4648      	mov	r0, r9
 8015b24:	f001 fdf8 	bl	8017718 <__multiply>
 8015b28:	900c      	str	r0, [sp, #48]	; 0x30
 8015b2a:	2800      	cmp	r0, #0
 8015b2c:	f43f ae92 	beq.w	8015854 <_strtod_l+0x43c>
 8015b30:	991c      	ldr	r1, [sp, #112]	; 0x70
 8015b32:	4648      	mov	r0, r9
 8015b34:	f001 fd09 	bl	801754a <_Bfree>
 8015b38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015b3a:	931c      	str	r3, [sp, #112]	; 0x70
 8015b3c:	2e00      	cmp	r6, #0
 8015b3e:	dc7a      	bgt.n	8015c36 <_strtod_l+0x81e>
 8015b40:	9b06      	ldr	r3, [sp, #24]
 8015b42:	2b00      	cmp	r3, #0
 8015b44:	dd08      	ble.n	8015b58 <_strtod_l+0x740>
 8015b46:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8015b48:	9905      	ldr	r1, [sp, #20]
 8015b4a:	4648      	mov	r0, r9
 8015b4c:	f001 fe7a 	bl	8017844 <__pow5mult>
 8015b50:	9005      	str	r0, [sp, #20]
 8015b52:	2800      	cmp	r0, #0
 8015b54:	f43f ae7e 	beq.w	8015854 <_strtod_l+0x43c>
 8015b58:	2d00      	cmp	r5, #0
 8015b5a:	dd08      	ble.n	8015b6e <_strtod_l+0x756>
 8015b5c:	462a      	mov	r2, r5
 8015b5e:	9905      	ldr	r1, [sp, #20]
 8015b60:	4648      	mov	r0, r9
 8015b62:	f001 febd 	bl	80178e0 <__lshift>
 8015b66:	9005      	str	r0, [sp, #20]
 8015b68:	2800      	cmp	r0, #0
 8015b6a:	f43f ae73 	beq.w	8015854 <_strtod_l+0x43c>
 8015b6e:	2f00      	cmp	r7, #0
 8015b70:	dd08      	ble.n	8015b84 <_strtod_l+0x76c>
 8015b72:	4641      	mov	r1, r8
 8015b74:	463a      	mov	r2, r7
 8015b76:	4648      	mov	r0, r9
 8015b78:	f001 feb2 	bl	80178e0 <__lshift>
 8015b7c:	4680      	mov	r8, r0
 8015b7e:	2800      	cmp	r0, #0
 8015b80:	f43f ae68 	beq.w	8015854 <_strtod_l+0x43c>
 8015b84:	9a05      	ldr	r2, [sp, #20]
 8015b86:	991c      	ldr	r1, [sp, #112]	; 0x70
 8015b88:	4648      	mov	r0, r9
 8015b8a:	f001 ff17 	bl	80179bc <__mdiff>
 8015b8e:	4604      	mov	r4, r0
 8015b90:	2800      	cmp	r0, #0
 8015b92:	f43f ae5f 	beq.w	8015854 <_strtod_l+0x43c>
 8015b96:	68c3      	ldr	r3, [r0, #12]
 8015b98:	930c      	str	r3, [sp, #48]	; 0x30
 8015b9a:	2300      	movs	r3, #0
 8015b9c:	60c3      	str	r3, [r0, #12]
 8015b9e:	4641      	mov	r1, r8
 8015ba0:	f001 fef2 	bl	8017988 <__mcmp>
 8015ba4:	2800      	cmp	r0, #0
 8015ba6:	da55      	bge.n	8015c54 <_strtod_l+0x83c>
 8015ba8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015baa:	b9e3      	cbnz	r3, 8015be6 <_strtod_l+0x7ce>
 8015bac:	f1ba 0f00 	cmp.w	sl, #0
 8015bb0:	d119      	bne.n	8015be6 <_strtod_l+0x7ce>
 8015bb2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015bb6:	b9b3      	cbnz	r3, 8015be6 <_strtod_l+0x7ce>
 8015bb8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8015bbc:	0d1b      	lsrs	r3, r3, #20
 8015bbe:	051b      	lsls	r3, r3, #20
 8015bc0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8015bc4:	d90f      	bls.n	8015be6 <_strtod_l+0x7ce>
 8015bc6:	6963      	ldr	r3, [r4, #20]
 8015bc8:	b913      	cbnz	r3, 8015bd0 <_strtod_l+0x7b8>
 8015bca:	6923      	ldr	r3, [r4, #16]
 8015bcc:	2b01      	cmp	r3, #1
 8015bce:	dd0a      	ble.n	8015be6 <_strtod_l+0x7ce>
 8015bd0:	4621      	mov	r1, r4
 8015bd2:	2201      	movs	r2, #1
 8015bd4:	4648      	mov	r0, r9
 8015bd6:	f001 fe83 	bl	80178e0 <__lshift>
 8015bda:	4641      	mov	r1, r8
 8015bdc:	4604      	mov	r4, r0
 8015bde:	f001 fed3 	bl	8017988 <__mcmp>
 8015be2:	2800      	cmp	r0, #0
 8015be4:	dc67      	bgt.n	8015cb6 <_strtod_l+0x89e>
 8015be6:	9b04      	ldr	r3, [sp, #16]
 8015be8:	2b00      	cmp	r3, #0
 8015bea:	d171      	bne.n	8015cd0 <_strtod_l+0x8b8>
 8015bec:	e63d      	b.n	801586a <_strtod_l+0x452>
 8015bee:	f018 0f01 	tst.w	r8, #1
 8015bf2:	d004      	beq.n	8015bfe <_strtod_l+0x7e6>
 8015bf4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015bf8:	f7ea fd16 	bl	8000628 <__aeabi_dmul>
 8015bfc:	2301      	movs	r3, #1
 8015bfe:	ea4f 0868 	mov.w	r8, r8, asr #1
 8015c02:	3508      	adds	r5, #8
 8015c04:	e6e5      	b.n	80159d2 <_strtod_l+0x5ba>
 8015c06:	f04f 32ff 	mov.w	r2, #4294967295
 8015c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8015c0e:	ea03 0a0a 	and.w	sl, r3, sl
 8015c12:	e6ff      	b.n	8015a14 <_strtod_l+0x5fc>
 8015c14:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8015c18:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8015c1c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8015c20:	36e2      	adds	r6, #226	; 0xe2
 8015c22:	fa01 f306 	lsl.w	r3, r1, r6
 8015c26:	930a      	str	r3, [sp, #40]	; 0x28
 8015c28:	910f      	str	r1, [sp, #60]	; 0x3c
 8015c2a:	e75d      	b.n	8015ae8 <_strtod_l+0x6d0>
 8015c2c:	2300      	movs	r3, #0
 8015c2e:	930a      	str	r3, [sp, #40]	; 0x28
 8015c30:	2301      	movs	r3, #1
 8015c32:	930f      	str	r3, [sp, #60]	; 0x3c
 8015c34:	e758      	b.n	8015ae8 <_strtod_l+0x6d0>
 8015c36:	4632      	mov	r2, r6
 8015c38:	991c      	ldr	r1, [sp, #112]	; 0x70
 8015c3a:	4648      	mov	r0, r9
 8015c3c:	f001 fe50 	bl	80178e0 <__lshift>
 8015c40:	901c      	str	r0, [sp, #112]	; 0x70
 8015c42:	2800      	cmp	r0, #0
 8015c44:	f47f af7c 	bne.w	8015b40 <_strtod_l+0x728>
 8015c48:	e604      	b.n	8015854 <_strtod_l+0x43c>
 8015c4a:	bf00      	nop
 8015c4c:	08018f58 	.word	0x08018f58
 8015c50:	fffffc02 	.word	0xfffffc02
 8015c54:	465d      	mov	r5, fp
 8015c56:	f040 8086 	bne.w	8015d66 <_strtod_l+0x94e>
 8015c5a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015c5c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015c60:	b32a      	cbz	r2, 8015cae <_strtod_l+0x896>
 8015c62:	4aaf      	ldr	r2, [pc, #700]	; (8015f20 <_strtod_l+0xb08>)
 8015c64:	4293      	cmp	r3, r2
 8015c66:	d153      	bne.n	8015d10 <_strtod_l+0x8f8>
 8015c68:	9b04      	ldr	r3, [sp, #16]
 8015c6a:	4650      	mov	r0, sl
 8015c6c:	b1d3      	cbz	r3, 8015ca4 <_strtod_l+0x88c>
 8015c6e:	4aad      	ldr	r2, [pc, #692]	; (8015f24 <_strtod_l+0xb0c>)
 8015c70:	402a      	ands	r2, r5
 8015c72:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8015c76:	f04f 31ff 	mov.w	r1, #4294967295
 8015c7a:	d816      	bhi.n	8015caa <_strtod_l+0x892>
 8015c7c:	0d12      	lsrs	r2, r2, #20
 8015c7e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8015c82:	fa01 f303 	lsl.w	r3, r1, r3
 8015c86:	4298      	cmp	r0, r3
 8015c88:	d142      	bne.n	8015d10 <_strtod_l+0x8f8>
 8015c8a:	4ba7      	ldr	r3, [pc, #668]	; (8015f28 <_strtod_l+0xb10>)
 8015c8c:	429d      	cmp	r5, r3
 8015c8e:	d102      	bne.n	8015c96 <_strtod_l+0x87e>
 8015c90:	3001      	adds	r0, #1
 8015c92:	f43f addf 	beq.w	8015854 <_strtod_l+0x43c>
 8015c96:	4ba3      	ldr	r3, [pc, #652]	; (8015f24 <_strtod_l+0xb0c>)
 8015c98:	402b      	ands	r3, r5
 8015c9a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8015c9e:	f04f 0a00 	mov.w	sl, #0
 8015ca2:	e7a0      	b.n	8015be6 <_strtod_l+0x7ce>
 8015ca4:	f04f 33ff 	mov.w	r3, #4294967295
 8015ca8:	e7ed      	b.n	8015c86 <_strtod_l+0x86e>
 8015caa:	460b      	mov	r3, r1
 8015cac:	e7eb      	b.n	8015c86 <_strtod_l+0x86e>
 8015cae:	bb7b      	cbnz	r3, 8015d10 <_strtod_l+0x8f8>
 8015cb0:	f1ba 0f00 	cmp.w	sl, #0
 8015cb4:	d12c      	bne.n	8015d10 <_strtod_l+0x8f8>
 8015cb6:	9904      	ldr	r1, [sp, #16]
 8015cb8:	4a9a      	ldr	r2, [pc, #616]	; (8015f24 <_strtod_l+0xb0c>)
 8015cba:	465b      	mov	r3, fp
 8015cbc:	b1f1      	cbz	r1, 8015cfc <_strtod_l+0x8e4>
 8015cbe:	ea02 010b 	and.w	r1, r2, fp
 8015cc2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8015cc6:	dc19      	bgt.n	8015cfc <_strtod_l+0x8e4>
 8015cc8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8015ccc:	f77f ae5b 	ble.w	8015986 <_strtod_l+0x56e>
 8015cd0:	4a96      	ldr	r2, [pc, #600]	; (8015f2c <_strtod_l+0xb14>)
 8015cd2:	2300      	movs	r3, #0
 8015cd4:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8015cd8:	4650      	mov	r0, sl
 8015cda:	4659      	mov	r1, fp
 8015cdc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8015ce0:	f7ea fca2 	bl	8000628 <__aeabi_dmul>
 8015ce4:	4682      	mov	sl, r0
 8015ce6:	468b      	mov	fp, r1
 8015ce8:	2900      	cmp	r1, #0
 8015cea:	f47f adbe 	bne.w	801586a <_strtod_l+0x452>
 8015cee:	2800      	cmp	r0, #0
 8015cf0:	f47f adbb 	bne.w	801586a <_strtod_l+0x452>
 8015cf4:	2322      	movs	r3, #34	; 0x22
 8015cf6:	f8c9 3000 	str.w	r3, [r9]
 8015cfa:	e5b6      	b.n	801586a <_strtod_l+0x452>
 8015cfc:	4013      	ands	r3, r2
 8015cfe:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8015d02:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8015d06:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8015d0a:	f04f 3aff 	mov.w	sl, #4294967295
 8015d0e:	e76a      	b.n	8015be6 <_strtod_l+0x7ce>
 8015d10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015d12:	b193      	cbz	r3, 8015d3a <_strtod_l+0x922>
 8015d14:	422b      	tst	r3, r5
 8015d16:	f43f af66 	beq.w	8015be6 <_strtod_l+0x7ce>
 8015d1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015d1c:	9a04      	ldr	r2, [sp, #16]
 8015d1e:	4650      	mov	r0, sl
 8015d20:	4659      	mov	r1, fp
 8015d22:	b173      	cbz	r3, 8015d42 <_strtod_l+0x92a>
 8015d24:	f7ff fb5a 	bl	80153dc <sulp>
 8015d28:	4602      	mov	r2, r0
 8015d2a:	460b      	mov	r3, r1
 8015d2c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8015d30:	f7ea fac4 	bl	80002bc <__adddf3>
 8015d34:	4682      	mov	sl, r0
 8015d36:	468b      	mov	fp, r1
 8015d38:	e755      	b.n	8015be6 <_strtod_l+0x7ce>
 8015d3a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015d3c:	ea13 0f0a 	tst.w	r3, sl
 8015d40:	e7e9      	b.n	8015d16 <_strtod_l+0x8fe>
 8015d42:	f7ff fb4b 	bl	80153dc <sulp>
 8015d46:	4602      	mov	r2, r0
 8015d48:	460b      	mov	r3, r1
 8015d4a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8015d4e:	f7ea fab3 	bl	80002b8 <__aeabi_dsub>
 8015d52:	2200      	movs	r2, #0
 8015d54:	2300      	movs	r3, #0
 8015d56:	4682      	mov	sl, r0
 8015d58:	468b      	mov	fp, r1
 8015d5a:	f7ea fecd 	bl	8000af8 <__aeabi_dcmpeq>
 8015d5e:	2800      	cmp	r0, #0
 8015d60:	f47f ae11 	bne.w	8015986 <_strtod_l+0x56e>
 8015d64:	e73f      	b.n	8015be6 <_strtod_l+0x7ce>
 8015d66:	4641      	mov	r1, r8
 8015d68:	4620      	mov	r0, r4
 8015d6a:	f001 ff4a 	bl	8017c02 <__ratio>
 8015d6e:	ec57 6b10 	vmov	r6, r7, d0
 8015d72:	2200      	movs	r2, #0
 8015d74:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8015d78:	ee10 0a10 	vmov	r0, s0
 8015d7c:	4639      	mov	r1, r7
 8015d7e:	f7ea fecf 	bl	8000b20 <__aeabi_dcmple>
 8015d82:	2800      	cmp	r0, #0
 8015d84:	d077      	beq.n	8015e76 <_strtod_l+0xa5e>
 8015d86:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015d88:	2b00      	cmp	r3, #0
 8015d8a:	d04a      	beq.n	8015e22 <_strtod_l+0xa0a>
 8015d8c:	4b68      	ldr	r3, [pc, #416]	; (8015f30 <_strtod_l+0xb18>)
 8015d8e:	2200      	movs	r2, #0
 8015d90:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8015d94:	4f66      	ldr	r7, [pc, #408]	; (8015f30 <_strtod_l+0xb18>)
 8015d96:	2600      	movs	r6, #0
 8015d98:	4b62      	ldr	r3, [pc, #392]	; (8015f24 <_strtod_l+0xb0c>)
 8015d9a:	402b      	ands	r3, r5
 8015d9c:	930f      	str	r3, [sp, #60]	; 0x3c
 8015d9e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8015da0:	4b64      	ldr	r3, [pc, #400]	; (8015f34 <_strtod_l+0xb1c>)
 8015da2:	429a      	cmp	r2, r3
 8015da4:	f040 80ce 	bne.w	8015f44 <_strtod_l+0xb2c>
 8015da8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8015dac:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8015db0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8015db4:	ec4b ab10 	vmov	d0, sl, fp
 8015db8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8015dbc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8015dc0:	f001 fe5a 	bl	8017a78 <__ulp>
 8015dc4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8015dc8:	ec53 2b10 	vmov	r2, r3, d0
 8015dcc:	f7ea fc2c 	bl	8000628 <__aeabi_dmul>
 8015dd0:	4652      	mov	r2, sl
 8015dd2:	465b      	mov	r3, fp
 8015dd4:	f7ea fa72 	bl	80002bc <__adddf3>
 8015dd8:	460b      	mov	r3, r1
 8015dda:	4952      	ldr	r1, [pc, #328]	; (8015f24 <_strtod_l+0xb0c>)
 8015ddc:	4a56      	ldr	r2, [pc, #344]	; (8015f38 <_strtod_l+0xb20>)
 8015dde:	4019      	ands	r1, r3
 8015de0:	4291      	cmp	r1, r2
 8015de2:	4682      	mov	sl, r0
 8015de4:	d95b      	bls.n	8015e9e <_strtod_l+0xa86>
 8015de6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015de8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8015dec:	4293      	cmp	r3, r2
 8015dee:	d103      	bne.n	8015df8 <_strtod_l+0x9e0>
 8015df0:	9b08      	ldr	r3, [sp, #32]
 8015df2:	3301      	adds	r3, #1
 8015df4:	f43f ad2e 	beq.w	8015854 <_strtod_l+0x43c>
 8015df8:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8015f28 <_strtod_l+0xb10>
 8015dfc:	f04f 3aff 	mov.w	sl, #4294967295
 8015e00:	991c      	ldr	r1, [sp, #112]	; 0x70
 8015e02:	4648      	mov	r0, r9
 8015e04:	f001 fba1 	bl	801754a <_Bfree>
 8015e08:	9905      	ldr	r1, [sp, #20]
 8015e0a:	4648      	mov	r0, r9
 8015e0c:	f001 fb9d 	bl	801754a <_Bfree>
 8015e10:	4641      	mov	r1, r8
 8015e12:	4648      	mov	r0, r9
 8015e14:	f001 fb99 	bl	801754a <_Bfree>
 8015e18:	4621      	mov	r1, r4
 8015e1a:	4648      	mov	r0, r9
 8015e1c:	f001 fb95 	bl	801754a <_Bfree>
 8015e20:	e619      	b.n	8015a56 <_strtod_l+0x63e>
 8015e22:	f1ba 0f00 	cmp.w	sl, #0
 8015e26:	d11a      	bne.n	8015e5e <_strtod_l+0xa46>
 8015e28:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015e2c:	b9eb      	cbnz	r3, 8015e6a <_strtod_l+0xa52>
 8015e2e:	2200      	movs	r2, #0
 8015e30:	4b3f      	ldr	r3, [pc, #252]	; (8015f30 <_strtod_l+0xb18>)
 8015e32:	4630      	mov	r0, r6
 8015e34:	4639      	mov	r1, r7
 8015e36:	f7ea fe69 	bl	8000b0c <__aeabi_dcmplt>
 8015e3a:	b9c8      	cbnz	r0, 8015e70 <_strtod_l+0xa58>
 8015e3c:	4630      	mov	r0, r6
 8015e3e:	4639      	mov	r1, r7
 8015e40:	2200      	movs	r2, #0
 8015e42:	4b3e      	ldr	r3, [pc, #248]	; (8015f3c <_strtod_l+0xb24>)
 8015e44:	f7ea fbf0 	bl	8000628 <__aeabi_dmul>
 8015e48:	4606      	mov	r6, r0
 8015e4a:	460f      	mov	r7, r1
 8015e4c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8015e50:	9618      	str	r6, [sp, #96]	; 0x60
 8015e52:	9319      	str	r3, [sp, #100]	; 0x64
 8015e54:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8015e58:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8015e5c:	e79c      	b.n	8015d98 <_strtod_l+0x980>
 8015e5e:	f1ba 0f01 	cmp.w	sl, #1
 8015e62:	d102      	bne.n	8015e6a <_strtod_l+0xa52>
 8015e64:	2d00      	cmp	r5, #0
 8015e66:	f43f ad8e 	beq.w	8015986 <_strtod_l+0x56e>
 8015e6a:	2200      	movs	r2, #0
 8015e6c:	4b34      	ldr	r3, [pc, #208]	; (8015f40 <_strtod_l+0xb28>)
 8015e6e:	e78f      	b.n	8015d90 <_strtod_l+0x978>
 8015e70:	2600      	movs	r6, #0
 8015e72:	4f32      	ldr	r7, [pc, #200]	; (8015f3c <_strtod_l+0xb24>)
 8015e74:	e7ea      	b.n	8015e4c <_strtod_l+0xa34>
 8015e76:	4b31      	ldr	r3, [pc, #196]	; (8015f3c <_strtod_l+0xb24>)
 8015e78:	4630      	mov	r0, r6
 8015e7a:	4639      	mov	r1, r7
 8015e7c:	2200      	movs	r2, #0
 8015e7e:	f7ea fbd3 	bl	8000628 <__aeabi_dmul>
 8015e82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015e84:	4606      	mov	r6, r0
 8015e86:	460f      	mov	r7, r1
 8015e88:	b933      	cbnz	r3, 8015e98 <_strtod_l+0xa80>
 8015e8a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015e8e:	9010      	str	r0, [sp, #64]	; 0x40
 8015e90:	9311      	str	r3, [sp, #68]	; 0x44
 8015e92:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8015e96:	e7df      	b.n	8015e58 <_strtod_l+0xa40>
 8015e98:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8015e9c:	e7f9      	b.n	8015e92 <_strtod_l+0xa7a>
 8015e9e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8015ea2:	9b04      	ldr	r3, [sp, #16]
 8015ea4:	2b00      	cmp	r3, #0
 8015ea6:	d1ab      	bne.n	8015e00 <_strtod_l+0x9e8>
 8015ea8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8015eac:	0d1b      	lsrs	r3, r3, #20
 8015eae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8015eb0:	051b      	lsls	r3, r3, #20
 8015eb2:	429a      	cmp	r2, r3
 8015eb4:	465d      	mov	r5, fp
 8015eb6:	d1a3      	bne.n	8015e00 <_strtod_l+0x9e8>
 8015eb8:	4639      	mov	r1, r7
 8015eba:	4630      	mov	r0, r6
 8015ebc:	f7ea fe64 	bl	8000b88 <__aeabi_d2iz>
 8015ec0:	f7ea fb48 	bl	8000554 <__aeabi_i2d>
 8015ec4:	460b      	mov	r3, r1
 8015ec6:	4602      	mov	r2, r0
 8015ec8:	4639      	mov	r1, r7
 8015eca:	4630      	mov	r0, r6
 8015ecc:	f7ea f9f4 	bl	80002b8 <__aeabi_dsub>
 8015ed0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015ed2:	4606      	mov	r6, r0
 8015ed4:	460f      	mov	r7, r1
 8015ed6:	b933      	cbnz	r3, 8015ee6 <_strtod_l+0xace>
 8015ed8:	f1ba 0f00 	cmp.w	sl, #0
 8015edc:	d103      	bne.n	8015ee6 <_strtod_l+0xace>
 8015ede:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8015ee2:	2d00      	cmp	r5, #0
 8015ee4:	d06d      	beq.n	8015fc2 <_strtod_l+0xbaa>
 8015ee6:	a30a      	add	r3, pc, #40	; (adr r3, 8015f10 <_strtod_l+0xaf8>)
 8015ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015eec:	4630      	mov	r0, r6
 8015eee:	4639      	mov	r1, r7
 8015ef0:	f7ea fe0c 	bl	8000b0c <__aeabi_dcmplt>
 8015ef4:	2800      	cmp	r0, #0
 8015ef6:	f47f acb8 	bne.w	801586a <_strtod_l+0x452>
 8015efa:	a307      	add	r3, pc, #28	; (adr r3, 8015f18 <_strtod_l+0xb00>)
 8015efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f00:	4630      	mov	r0, r6
 8015f02:	4639      	mov	r1, r7
 8015f04:	f7ea fe20 	bl	8000b48 <__aeabi_dcmpgt>
 8015f08:	2800      	cmp	r0, #0
 8015f0a:	f43f af79 	beq.w	8015e00 <_strtod_l+0x9e8>
 8015f0e:	e4ac      	b.n	801586a <_strtod_l+0x452>
 8015f10:	94a03595 	.word	0x94a03595
 8015f14:	3fdfffff 	.word	0x3fdfffff
 8015f18:	35afe535 	.word	0x35afe535
 8015f1c:	3fe00000 	.word	0x3fe00000
 8015f20:	000fffff 	.word	0x000fffff
 8015f24:	7ff00000 	.word	0x7ff00000
 8015f28:	7fefffff 	.word	0x7fefffff
 8015f2c:	39500000 	.word	0x39500000
 8015f30:	3ff00000 	.word	0x3ff00000
 8015f34:	7fe00000 	.word	0x7fe00000
 8015f38:	7c9fffff 	.word	0x7c9fffff
 8015f3c:	3fe00000 	.word	0x3fe00000
 8015f40:	bff00000 	.word	0xbff00000
 8015f44:	9b04      	ldr	r3, [sp, #16]
 8015f46:	b333      	cbz	r3, 8015f96 <_strtod_l+0xb7e>
 8015f48:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015f4a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8015f4e:	d822      	bhi.n	8015f96 <_strtod_l+0xb7e>
 8015f50:	a327      	add	r3, pc, #156	; (adr r3, 8015ff0 <_strtod_l+0xbd8>)
 8015f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f56:	4630      	mov	r0, r6
 8015f58:	4639      	mov	r1, r7
 8015f5a:	f7ea fde1 	bl	8000b20 <__aeabi_dcmple>
 8015f5e:	b1a0      	cbz	r0, 8015f8a <_strtod_l+0xb72>
 8015f60:	4639      	mov	r1, r7
 8015f62:	4630      	mov	r0, r6
 8015f64:	f7ea fe38 	bl	8000bd8 <__aeabi_d2uiz>
 8015f68:	2800      	cmp	r0, #0
 8015f6a:	bf08      	it	eq
 8015f6c:	2001      	moveq	r0, #1
 8015f6e:	f7ea fae1 	bl	8000534 <__aeabi_ui2d>
 8015f72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015f74:	4606      	mov	r6, r0
 8015f76:	460f      	mov	r7, r1
 8015f78:	bb03      	cbnz	r3, 8015fbc <_strtod_l+0xba4>
 8015f7a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015f7e:	9012      	str	r0, [sp, #72]	; 0x48
 8015f80:	9313      	str	r3, [sp, #76]	; 0x4c
 8015f82:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8015f86:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8015f8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015f8c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8015f8e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8015f92:	1a9b      	subs	r3, r3, r2
 8015f94:	930b      	str	r3, [sp, #44]	; 0x2c
 8015f96:	ed9d 0b08 	vldr	d0, [sp, #32]
 8015f9a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8015f9e:	f001 fd6b 	bl	8017a78 <__ulp>
 8015fa2:	4650      	mov	r0, sl
 8015fa4:	ec53 2b10 	vmov	r2, r3, d0
 8015fa8:	4659      	mov	r1, fp
 8015faa:	f7ea fb3d 	bl	8000628 <__aeabi_dmul>
 8015fae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8015fb2:	f7ea f983 	bl	80002bc <__adddf3>
 8015fb6:	4682      	mov	sl, r0
 8015fb8:	468b      	mov	fp, r1
 8015fba:	e772      	b.n	8015ea2 <_strtod_l+0xa8a>
 8015fbc:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8015fc0:	e7df      	b.n	8015f82 <_strtod_l+0xb6a>
 8015fc2:	a30d      	add	r3, pc, #52	; (adr r3, 8015ff8 <_strtod_l+0xbe0>)
 8015fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015fc8:	f7ea fda0 	bl	8000b0c <__aeabi_dcmplt>
 8015fcc:	e79c      	b.n	8015f08 <_strtod_l+0xaf0>
 8015fce:	2300      	movs	r3, #0
 8015fd0:	930d      	str	r3, [sp, #52]	; 0x34
 8015fd2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8015fd4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015fd6:	6013      	str	r3, [r2, #0]
 8015fd8:	f7ff ba61 	b.w	801549e <_strtod_l+0x86>
 8015fdc:	2b65      	cmp	r3, #101	; 0x65
 8015fde:	f04f 0200 	mov.w	r2, #0
 8015fe2:	f43f ab4e 	beq.w	8015682 <_strtod_l+0x26a>
 8015fe6:	2101      	movs	r1, #1
 8015fe8:	4614      	mov	r4, r2
 8015fea:	9104      	str	r1, [sp, #16]
 8015fec:	f7ff bacb 	b.w	8015586 <_strtod_l+0x16e>
 8015ff0:	ffc00000 	.word	0xffc00000
 8015ff4:	41dfffff 	.word	0x41dfffff
 8015ff8:	94a03595 	.word	0x94a03595
 8015ffc:	3fcfffff 	.word	0x3fcfffff

08016000 <_strtod_r>:
 8016000:	4b05      	ldr	r3, [pc, #20]	; (8016018 <_strtod_r+0x18>)
 8016002:	681b      	ldr	r3, [r3, #0]
 8016004:	b410      	push	{r4}
 8016006:	6a1b      	ldr	r3, [r3, #32]
 8016008:	4c04      	ldr	r4, [pc, #16]	; (801601c <_strtod_r+0x1c>)
 801600a:	2b00      	cmp	r3, #0
 801600c:	bf08      	it	eq
 801600e:	4623      	moveq	r3, r4
 8016010:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016014:	f7ff ba00 	b.w	8015418 <_strtod_l>
 8016018:	2000000c 	.word	0x2000000c
 801601c:	20000070 	.word	0x20000070

08016020 <_strtol_l.isra.0>:
 8016020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016024:	4680      	mov	r8, r0
 8016026:	4689      	mov	r9, r1
 8016028:	4692      	mov	sl, r2
 801602a:	461e      	mov	r6, r3
 801602c:	460f      	mov	r7, r1
 801602e:	463d      	mov	r5, r7
 8016030:	9808      	ldr	r0, [sp, #32]
 8016032:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016036:	f001 fa0d 	bl	8017454 <__locale_ctype_ptr_l>
 801603a:	4420      	add	r0, r4
 801603c:	7843      	ldrb	r3, [r0, #1]
 801603e:	f013 0308 	ands.w	r3, r3, #8
 8016042:	d132      	bne.n	80160aa <_strtol_l.isra.0+0x8a>
 8016044:	2c2d      	cmp	r4, #45	; 0x2d
 8016046:	d132      	bne.n	80160ae <_strtol_l.isra.0+0x8e>
 8016048:	787c      	ldrb	r4, [r7, #1]
 801604a:	1cbd      	adds	r5, r7, #2
 801604c:	2201      	movs	r2, #1
 801604e:	2e00      	cmp	r6, #0
 8016050:	d05d      	beq.n	801610e <_strtol_l.isra.0+0xee>
 8016052:	2e10      	cmp	r6, #16
 8016054:	d109      	bne.n	801606a <_strtol_l.isra.0+0x4a>
 8016056:	2c30      	cmp	r4, #48	; 0x30
 8016058:	d107      	bne.n	801606a <_strtol_l.isra.0+0x4a>
 801605a:	782b      	ldrb	r3, [r5, #0]
 801605c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8016060:	2b58      	cmp	r3, #88	; 0x58
 8016062:	d14f      	bne.n	8016104 <_strtol_l.isra.0+0xe4>
 8016064:	786c      	ldrb	r4, [r5, #1]
 8016066:	2610      	movs	r6, #16
 8016068:	3502      	adds	r5, #2
 801606a:	2a00      	cmp	r2, #0
 801606c:	bf14      	ite	ne
 801606e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8016072:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8016076:	2700      	movs	r7, #0
 8016078:	fbb1 fcf6 	udiv	ip, r1, r6
 801607c:	4638      	mov	r0, r7
 801607e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8016082:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8016086:	2b09      	cmp	r3, #9
 8016088:	d817      	bhi.n	80160ba <_strtol_l.isra.0+0x9a>
 801608a:	461c      	mov	r4, r3
 801608c:	42a6      	cmp	r6, r4
 801608e:	dd23      	ble.n	80160d8 <_strtol_l.isra.0+0xb8>
 8016090:	1c7b      	adds	r3, r7, #1
 8016092:	d007      	beq.n	80160a4 <_strtol_l.isra.0+0x84>
 8016094:	4584      	cmp	ip, r0
 8016096:	d31c      	bcc.n	80160d2 <_strtol_l.isra.0+0xb2>
 8016098:	d101      	bne.n	801609e <_strtol_l.isra.0+0x7e>
 801609a:	45a6      	cmp	lr, r4
 801609c:	db19      	blt.n	80160d2 <_strtol_l.isra.0+0xb2>
 801609e:	fb00 4006 	mla	r0, r0, r6, r4
 80160a2:	2701      	movs	r7, #1
 80160a4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80160a8:	e7eb      	b.n	8016082 <_strtol_l.isra.0+0x62>
 80160aa:	462f      	mov	r7, r5
 80160ac:	e7bf      	b.n	801602e <_strtol_l.isra.0+0xe>
 80160ae:	2c2b      	cmp	r4, #43	; 0x2b
 80160b0:	bf04      	itt	eq
 80160b2:	1cbd      	addeq	r5, r7, #2
 80160b4:	787c      	ldrbeq	r4, [r7, #1]
 80160b6:	461a      	mov	r2, r3
 80160b8:	e7c9      	b.n	801604e <_strtol_l.isra.0+0x2e>
 80160ba:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80160be:	2b19      	cmp	r3, #25
 80160c0:	d801      	bhi.n	80160c6 <_strtol_l.isra.0+0xa6>
 80160c2:	3c37      	subs	r4, #55	; 0x37
 80160c4:	e7e2      	b.n	801608c <_strtol_l.isra.0+0x6c>
 80160c6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80160ca:	2b19      	cmp	r3, #25
 80160cc:	d804      	bhi.n	80160d8 <_strtol_l.isra.0+0xb8>
 80160ce:	3c57      	subs	r4, #87	; 0x57
 80160d0:	e7dc      	b.n	801608c <_strtol_l.isra.0+0x6c>
 80160d2:	f04f 37ff 	mov.w	r7, #4294967295
 80160d6:	e7e5      	b.n	80160a4 <_strtol_l.isra.0+0x84>
 80160d8:	1c7b      	adds	r3, r7, #1
 80160da:	d108      	bne.n	80160ee <_strtol_l.isra.0+0xce>
 80160dc:	2322      	movs	r3, #34	; 0x22
 80160de:	f8c8 3000 	str.w	r3, [r8]
 80160e2:	4608      	mov	r0, r1
 80160e4:	f1ba 0f00 	cmp.w	sl, #0
 80160e8:	d107      	bne.n	80160fa <_strtol_l.isra.0+0xda>
 80160ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80160ee:	b102      	cbz	r2, 80160f2 <_strtol_l.isra.0+0xd2>
 80160f0:	4240      	negs	r0, r0
 80160f2:	f1ba 0f00 	cmp.w	sl, #0
 80160f6:	d0f8      	beq.n	80160ea <_strtol_l.isra.0+0xca>
 80160f8:	b10f      	cbz	r7, 80160fe <_strtol_l.isra.0+0xde>
 80160fa:	f105 39ff 	add.w	r9, r5, #4294967295
 80160fe:	f8ca 9000 	str.w	r9, [sl]
 8016102:	e7f2      	b.n	80160ea <_strtol_l.isra.0+0xca>
 8016104:	2430      	movs	r4, #48	; 0x30
 8016106:	2e00      	cmp	r6, #0
 8016108:	d1af      	bne.n	801606a <_strtol_l.isra.0+0x4a>
 801610a:	2608      	movs	r6, #8
 801610c:	e7ad      	b.n	801606a <_strtol_l.isra.0+0x4a>
 801610e:	2c30      	cmp	r4, #48	; 0x30
 8016110:	d0a3      	beq.n	801605a <_strtol_l.isra.0+0x3a>
 8016112:	260a      	movs	r6, #10
 8016114:	e7a9      	b.n	801606a <_strtol_l.isra.0+0x4a>
	...

08016118 <_strtol_r>:
 8016118:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801611a:	4c06      	ldr	r4, [pc, #24]	; (8016134 <_strtol_r+0x1c>)
 801611c:	4d06      	ldr	r5, [pc, #24]	; (8016138 <_strtol_r+0x20>)
 801611e:	6824      	ldr	r4, [r4, #0]
 8016120:	6a24      	ldr	r4, [r4, #32]
 8016122:	2c00      	cmp	r4, #0
 8016124:	bf08      	it	eq
 8016126:	462c      	moveq	r4, r5
 8016128:	9400      	str	r4, [sp, #0]
 801612a:	f7ff ff79 	bl	8016020 <_strtol_l.isra.0>
 801612e:	b003      	add	sp, #12
 8016130:	bd30      	pop	{r4, r5, pc}
 8016132:	bf00      	nop
 8016134:	2000000c 	.word	0x2000000c
 8016138:	20000070 	.word	0x20000070

0801613c <_vsiprintf_r>:
 801613c:	b500      	push	{lr}
 801613e:	b09b      	sub	sp, #108	; 0x6c
 8016140:	9100      	str	r1, [sp, #0]
 8016142:	9104      	str	r1, [sp, #16]
 8016144:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8016148:	9105      	str	r1, [sp, #20]
 801614a:	9102      	str	r1, [sp, #8]
 801614c:	4905      	ldr	r1, [pc, #20]	; (8016164 <_vsiprintf_r+0x28>)
 801614e:	9103      	str	r1, [sp, #12]
 8016150:	4669      	mov	r1, sp
 8016152:	f001 fed5 	bl	8017f00 <_svfiprintf_r>
 8016156:	9b00      	ldr	r3, [sp, #0]
 8016158:	2200      	movs	r2, #0
 801615a:	701a      	strb	r2, [r3, #0]
 801615c:	b01b      	add	sp, #108	; 0x6c
 801615e:	f85d fb04 	ldr.w	pc, [sp], #4
 8016162:	bf00      	nop
 8016164:	ffff0208 	.word	0xffff0208

08016168 <vsiprintf>:
 8016168:	4613      	mov	r3, r2
 801616a:	460a      	mov	r2, r1
 801616c:	4601      	mov	r1, r0
 801616e:	4802      	ldr	r0, [pc, #8]	; (8016178 <vsiprintf+0x10>)
 8016170:	6800      	ldr	r0, [r0, #0]
 8016172:	f7ff bfe3 	b.w	801613c <_vsiprintf_r>
 8016176:	bf00      	nop
 8016178:	2000000c 	.word	0x2000000c

0801617c <quorem>:
 801617c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016180:	6903      	ldr	r3, [r0, #16]
 8016182:	690c      	ldr	r4, [r1, #16]
 8016184:	42a3      	cmp	r3, r4
 8016186:	4680      	mov	r8, r0
 8016188:	f2c0 8082 	blt.w	8016290 <quorem+0x114>
 801618c:	3c01      	subs	r4, #1
 801618e:	f101 0714 	add.w	r7, r1, #20
 8016192:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8016196:	f100 0614 	add.w	r6, r0, #20
 801619a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801619e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80161a2:	eb06 030c 	add.w	r3, r6, ip
 80161a6:	3501      	adds	r5, #1
 80161a8:	eb07 090c 	add.w	r9, r7, ip
 80161ac:	9301      	str	r3, [sp, #4]
 80161ae:	fbb0 f5f5 	udiv	r5, r0, r5
 80161b2:	b395      	cbz	r5, 801621a <quorem+0x9e>
 80161b4:	f04f 0a00 	mov.w	sl, #0
 80161b8:	4638      	mov	r0, r7
 80161ba:	46b6      	mov	lr, r6
 80161bc:	46d3      	mov	fp, sl
 80161be:	f850 2b04 	ldr.w	r2, [r0], #4
 80161c2:	b293      	uxth	r3, r2
 80161c4:	fb05 a303 	mla	r3, r5, r3, sl
 80161c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80161cc:	b29b      	uxth	r3, r3
 80161ce:	ebab 0303 	sub.w	r3, fp, r3
 80161d2:	0c12      	lsrs	r2, r2, #16
 80161d4:	f8de b000 	ldr.w	fp, [lr]
 80161d8:	fb05 a202 	mla	r2, r5, r2, sl
 80161dc:	fa13 f38b 	uxtah	r3, r3, fp
 80161e0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80161e4:	fa1f fb82 	uxth.w	fp, r2
 80161e8:	f8de 2000 	ldr.w	r2, [lr]
 80161ec:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80161f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80161f4:	b29b      	uxth	r3, r3
 80161f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80161fa:	4581      	cmp	r9, r0
 80161fc:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8016200:	f84e 3b04 	str.w	r3, [lr], #4
 8016204:	d2db      	bcs.n	80161be <quorem+0x42>
 8016206:	f856 300c 	ldr.w	r3, [r6, ip]
 801620a:	b933      	cbnz	r3, 801621a <quorem+0x9e>
 801620c:	9b01      	ldr	r3, [sp, #4]
 801620e:	3b04      	subs	r3, #4
 8016210:	429e      	cmp	r6, r3
 8016212:	461a      	mov	r2, r3
 8016214:	d330      	bcc.n	8016278 <quorem+0xfc>
 8016216:	f8c8 4010 	str.w	r4, [r8, #16]
 801621a:	4640      	mov	r0, r8
 801621c:	f001 fbb4 	bl	8017988 <__mcmp>
 8016220:	2800      	cmp	r0, #0
 8016222:	db25      	blt.n	8016270 <quorem+0xf4>
 8016224:	3501      	adds	r5, #1
 8016226:	4630      	mov	r0, r6
 8016228:	f04f 0c00 	mov.w	ip, #0
 801622c:	f857 2b04 	ldr.w	r2, [r7], #4
 8016230:	f8d0 e000 	ldr.w	lr, [r0]
 8016234:	b293      	uxth	r3, r2
 8016236:	ebac 0303 	sub.w	r3, ip, r3
 801623a:	0c12      	lsrs	r2, r2, #16
 801623c:	fa13 f38e 	uxtah	r3, r3, lr
 8016240:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8016244:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8016248:	b29b      	uxth	r3, r3
 801624a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801624e:	45b9      	cmp	r9, r7
 8016250:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8016254:	f840 3b04 	str.w	r3, [r0], #4
 8016258:	d2e8      	bcs.n	801622c <quorem+0xb0>
 801625a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801625e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8016262:	b92a      	cbnz	r2, 8016270 <quorem+0xf4>
 8016264:	3b04      	subs	r3, #4
 8016266:	429e      	cmp	r6, r3
 8016268:	461a      	mov	r2, r3
 801626a:	d30b      	bcc.n	8016284 <quorem+0x108>
 801626c:	f8c8 4010 	str.w	r4, [r8, #16]
 8016270:	4628      	mov	r0, r5
 8016272:	b003      	add	sp, #12
 8016274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016278:	6812      	ldr	r2, [r2, #0]
 801627a:	3b04      	subs	r3, #4
 801627c:	2a00      	cmp	r2, #0
 801627e:	d1ca      	bne.n	8016216 <quorem+0x9a>
 8016280:	3c01      	subs	r4, #1
 8016282:	e7c5      	b.n	8016210 <quorem+0x94>
 8016284:	6812      	ldr	r2, [r2, #0]
 8016286:	3b04      	subs	r3, #4
 8016288:	2a00      	cmp	r2, #0
 801628a:	d1ef      	bne.n	801626c <quorem+0xf0>
 801628c:	3c01      	subs	r4, #1
 801628e:	e7ea      	b.n	8016266 <quorem+0xea>
 8016290:	2000      	movs	r0, #0
 8016292:	e7ee      	b.n	8016272 <quorem+0xf6>
 8016294:	0000      	movs	r0, r0
	...

08016298 <_dtoa_r>:
 8016298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801629c:	ec57 6b10 	vmov	r6, r7, d0
 80162a0:	b097      	sub	sp, #92	; 0x5c
 80162a2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80162a4:	9106      	str	r1, [sp, #24]
 80162a6:	4604      	mov	r4, r0
 80162a8:	920b      	str	r2, [sp, #44]	; 0x2c
 80162aa:	9312      	str	r3, [sp, #72]	; 0x48
 80162ac:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80162b0:	e9cd 6700 	strd	r6, r7, [sp]
 80162b4:	b93d      	cbnz	r5, 80162c6 <_dtoa_r+0x2e>
 80162b6:	2010      	movs	r0, #16
 80162b8:	f001 f8ee 	bl	8017498 <malloc>
 80162bc:	6260      	str	r0, [r4, #36]	; 0x24
 80162be:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80162c2:	6005      	str	r5, [r0, #0]
 80162c4:	60c5      	str	r5, [r0, #12]
 80162c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80162c8:	6819      	ldr	r1, [r3, #0]
 80162ca:	b151      	cbz	r1, 80162e2 <_dtoa_r+0x4a>
 80162cc:	685a      	ldr	r2, [r3, #4]
 80162ce:	604a      	str	r2, [r1, #4]
 80162d0:	2301      	movs	r3, #1
 80162d2:	4093      	lsls	r3, r2
 80162d4:	608b      	str	r3, [r1, #8]
 80162d6:	4620      	mov	r0, r4
 80162d8:	f001 f937 	bl	801754a <_Bfree>
 80162dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80162de:	2200      	movs	r2, #0
 80162e0:	601a      	str	r2, [r3, #0]
 80162e2:	1e3b      	subs	r3, r7, #0
 80162e4:	bfbb      	ittet	lt
 80162e6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80162ea:	9301      	strlt	r3, [sp, #4]
 80162ec:	2300      	movge	r3, #0
 80162ee:	2201      	movlt	r2, #1
 80162f0:	bfac      	ite	ge
 80162f2:	f8c8 3000 	strge.w	r3, [r8]
 80162f6:	f8c8 2000 	strlt.w	r2, [r8]
 80162fa:	4baf      	ldr	r3, [pc, #700]	; (80165b8 <_dtoa_r+0x320>)
 80162fc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8016300:	ea33 0308 	bics.w	r3, r3, r8
 8016304:	d114      	bne.n	8016330 <_dtoa_r+0x98>
 8016306:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8016308:	f242 730f 	movw	r3, #9999	; 0x270f
 801630c:	6013      	str	r3, [r2, #0]
 801630e:	9b00      	ldr	r3, [sp, #0]
 8016310:	b923      	cbnz	r3, 801631c <_dtoa_r+0x84>
 8016312:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8016316:	2800      	cmp	r0, #0
 8016318:	f000 8542 	beq.w	8016da0 <_dtoa_r+0xb08>
 801631c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801631e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80165cc <_dtoa_r+0x334>
 8016322:	2b00      	cmp	r3, #0
 8016324:	f000 8544 	beq.w	8016db0 <_dtoa_r+0xb18>
 8016328:	f10b 0303 	add.w	r3, fp, #3
 801632c:	f000 bd3e 	b.w	8016dac <_dtoa_r+0xb14>
 8016330:	e9dd 6700 	ldrd	r6, r7, [sp]
 8016334:	2200      	movs	r2, #0
 8016336:	2300      	movs	r3, #0
 8016338:	4630      	mov	r0, r6
 801633a:	4639      	mov	r1, r7
 801633c:	f7ea fbdc 	bl	8000af8 <__aeabi_dcmpeq>
 8016340:	4681      	mov	r9, r0
 8016342:	b168      	cbz	r0, 8016360 <_dtoa_r+0xc8>
 8016344:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8016346:	2301      	movs	r3, #1
 8016348:	6013      	str	r3, [r2, #0]
 801634a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801634c:	2b00      	cmp	r3, #0
 801634e:	f000 8524 	beq.w	8016d9a <_dtoa_r+0xb02>
 8016352:	4b9a      	ldr	r3, [pc, #616]	; (80165bc <_dtoa_r+0x324>)
 8016354:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8016356:	f103 3bff 	add.w	fp, r3, #4294967295
 801635a:	6013      	str	r3, [r2, #0]
 801635c:	f000 bd28 	b.w	8016db0 <_dtoa_r+0xb18>
 8016360:	aa14      	add	r2, sp, #80	; 0x50
 8016362:	a915      	add	r1, sp, #84	; 0x54
 8016364:	ec47 6b10 	vmov	d0, r6, r7
 8016368:	4620      	mov	r0, r4
 801636a:	f001 fbfb 	bl	8017b64 <__d2b>
 801636e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8016372:	9004      	str	r0, [sp, #16]
 8016374:	2d00      	cmp	r5, #0
 8016376:	d07c      	beq.n	8016472 <_dtoa_r+0x1da>
 8016378:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801637c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8016380:	46b2      	mov	sl, r6
 8016382:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8016386:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801638a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 801638e:	2200      	movs	r2, #0
 8016390:	4b8b      	ldr	r3, [pc, #556]	; (80165c0 <_dtoa_r+0x328>)
 8016392:	4650      	mov	r0, sl
 8016394:	4659      	mov	r1, fp
 8016396:	f7e9 ff8f 	bl	80002b8 <__aeabi_dsub>
 801639a:	a381      	add	r3, pc, #516	; (adr r3, 80165a0 <_dtoa_r+0x308>)
 801639c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80163a0:	f7ea f942 	bl	8000628 <__aeabi_dmul>
 80163a4:	a380      	add	r3, pc, #512	; (adr r3, 80165a8 <_dtoa_r+0x310>)
 80163a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80163aa:	f7e9 ff87 	bl	80002bc <__adddf3>
 80163ae:	4606      	mov	r6, r0
 80163b0:	4628      	mov	r0, r5
 80163b2:	460f      	mov	r7, r1
 80163b4:	f7ea f8ce 	bl	8000554 <__aeabi_i2d>
 80163b8:	a37d      	add	r3, pc, #500	; (adr r3, 80165b0 <_dtoa_r+0x318>)
 80163ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80163be:	f7ea f933 	bl	8000628 <__aeabi_dmul>
 80163c2:	4602      	mov	r2, r0
 80163c4:	460b      	mov	r3, r1
 80163c6:	4630      	mov	r0, r6
 80163c8:	4639      	mov	r1, r7
 80163ca:	f7e9 ff77 	bl	80002bc <__adddf3>
 80163ce:	4606      	mov	r6, r0
 80163d0:	460f      	mov	r7, r1
 80163d2:	f7ea fbd9 	bl	8000b88 <__aeabi_d2iz>
 80163d6:	2200      	movs	r2, #0
 80163d8:	4682      	mov	sl, r0
 80163da:	2300      	movs	r3, #0
 80163dc:	4630      	mov	r0, r6
 80163de:	4639      	mov	r1, r7
 80163e0:	f7ea fb94 	bl	8000b0c <__aeabi_dcmplt>
 80163e4:	b148      	cbz	r0, 80163fa <_dtoa_r+0x162>
 80163e6:	4650      	mov	r0, sl
 80163e8:	f7ea f8b4 	bl	8000554 <__aeabi_i2d>
 80163ec:	4632      	mov	r2, r6
 80163ee:	463b      	mov	r3, r7
 80163f0:	f7ea fb82 	bl	8000af8 <__aeabi_dcmpeq>
 80163f4:	b908      	cbnz	r0, 80163fa <_dtoa_r+0x162>
 80163f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80163fa:	f1ba 0f16 	cmp.w	sl, #22
 80163fe:	d859      	bhi.n	80164b4 <_dtoa_r+0x21c>
 8016400:	4970      	ldr	r1, [pc, #448]	; (80165c4 <_dtoa_r+0x32c>)
 8016402:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8016406:	e9dd 2300 	ldrd	r2, r3, [sp]
 801640a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801640e:	f7ea fb9b 	bl	8000b48 <__aeabi_dcmpgt>
 8016412:	2800      	cmp	r0, #0
 8016414:	d050      	beq.n	80164b8 <_dtoa_r+0x220>
 8016416:	f10a 3aff 	add.w	sl, sl, #4294967295
 801641a:	2300      	movs	r3, #0
 801641c:	930f      	str	r3, [sp, #60]	; 0x3c
 801641e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8016420:	1b5d      	subs	r5, r3, r5
 8016422:	f1b5 0801 	subs.w	r8, r5, #1
 8016426:	bf49      	itett	mi
 8016428:	f1c5 0301 	rsbmi	r3, r5, #1
 801642c:	2300      	movpl	r3, #0
 801642e:	9305      	strmi	r3, [sp, #20]
 8016430:	f04f 0800 	movmi.w	r8, #0
 8016434:	bf58      	it	pl
 8016436:	9305      	strpl	r3, [sp, #20]
 8016438:	f1ba 0f00 	cmp.w	sl, #0
 801643c:	db3e      	blt.n	80164bc <_dtoa_r+0x224>
 801643e:	2300      	movs	r3, #0
 8016440:	44d0      	add	r8, sl
 8016442:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8016446:	9307      	str	r3, [sp, #28]
 8016448:	9b06      	ldr	r3, [sp, #24]
 801644a:	2b09      	cmp	r3, #9
 801644c:	f200 8090 	bhi.w	8016570 <_dtoa_r+0x2d8>
 8016450:	2b05      	cmp	r3, #5
 8016452:	bfc4      	itt	gt
 8016454:	3b04      	subgt	r3, #4
 8016456:	9306      	strgt	r3, [sp, #24]
 8016458:	9b06      	ldr	r3, [sp, #24]
 801645a:	f1a3 0302 	sub.w	r3, r3, #2
 801645e:	bfcc      	ite	gt
 8016460:	2500      	movgt	r5, #0
 8016462:	2501      	movle	r5, #1
 8016464:	2b03      	cmp	r3, #3
 8016466:	f200 808f 	bhi.w	8016588 <_dtoa_r+0x2f0>
 801646a:	e8df f003 	tbb	[pc, r3]
 801646e:	7f7d      	.short	0x7f7d
 8016470:	7131      	.short	0x7131
 8016472:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8016476:	441d      	add	r5, r3
 8016478:	f205 4032 	addw	r0, r5, #1074	; 0x432
 801647c:	2820      	cmp	r0, #32
 801647e:	dd13      	ble.n	80164a8 <_dtoa_r+0x210>
 8016480:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8016484:	9b00      	ldr	r3, [sp, #0]
 8016486:	fa08 f800 	lsl.w	r8, r8, r0
 801648a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801648e:	fa23 f000 	lsr.w	r0, r3, r0
 8016492:	ea48 0000 	orr.w	r0, r8, r0
 8016496:	f7ea f84d 	bl	8000534 <__aeabi_ui2d>
 801649a:	2301      	movs	r3, #1
 801649c:	4682      	mov	sl, r0
 801649e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80164a2:	3d01      	subs	r5, #1
 80164a4:	9313      	str	r3, [sp, #76]	; 0x4c
 80164a6:	e772      	b.n	801638e <_dtoa_r+0xf6>
 80164a8:	9b00      	ldr	r3, [sp, #0]
 80164aa:	f1c0 0020 	rsb	r0, r0, #32
 80164ae:	fa03 f000 	lsl.w	r0, r3, r0
 80164b2:	e7f0      	b.n	8016496 <_dtoa_r+0x1fe>
 80164b4:	2301      	movs	r3, #1
 80164b6:	e7b1      	b.n	801641c <_dtoa_r+0x184>
 80164b8:	900f      	str	r0, [sp, #60]	; 0x3c
 80164ba:	e7b0      	b.n	801641e <_dtoa_r+0x186>
 80164bc:	9b05      	ldr	r3, [sp, #20]
 80164be:	eba3 030a 	sub.w	r3, r3, sl
 80164c2:	9305      	str	r3, [sp, #20]
 80164c4:	f1ca 0300 	rsb	r3, sl, #0
 80164c8:	9307      	str	r3, [sp, #28]
 80164ca:	2300      	movs	r3, #0
 80164cc:	930e      	str	r3, [sp, #56]	; 0x38
 80164ce:	e7bb      	b.n	8016448 <_dtoa_r+0x1b0>
 80164d0:	2301      	movs	r3, #1
 80164d2:	930a      	str	r3, [sp, #40]	; 0x28
 80164d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80164d6:	2b00      	cmp	r3, #0
 80164d8:	dd59      	ble.n	801658e <_dtoa_r+0x2f6>
 80164da:	9302      	str	r3, [sp, #8]
 80164dc:	4699      	mov	r9, r3
 80164de:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80164e0:	2200      	movs	r2, #0
 80164e2:	6072      	str	r2, [r6, #4]
 80164e4:	2204      	movs	r2, #4
 80164e6:	f102 0014 	add.w	r0, r2, #20
 80164ea:	4298      	cmp	r0, r3
 80164ec:	6871      	ldr	r1, [r6, #4]
 80164ee:	d953      	bls.n	8016598 <_dtoa_r+0x300>
 80164f0:	4620      	mov	r0, r4
 80164f2:	f000 fff6 	bl	80174e2 <_Balloc>
 80164f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80164f8:	6030      	str	r0, [r6, #0]
 80164fa:	f1b9 0f0e 	cmp.w	r9, #14
 80164fe:	f8d3 b000 	ldr.w	fp, [r3]
 8016502:	f200 80e6 	bhi.w	80166d2 <_dtoa_r+0x43a>
 8016506:	2d00      	cmp	r5, #0
 8016508:	f000 80e3 	beq.w	80166d2 <_dtoa_r+0x43a>
 801650c:	ed9d 7b00 	vldr	d7, [sp]
 8016510:	f1ba 0f00 	cmp.w	sl, #0
 8016514:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8016518:	dd74      	ble.n	8016604 <_dtoa_r+0x36c>
 801651a:	4a2a      	ldr	r2, [pc, #168]	; (80165c4 <_dtoa_r+0x32c>)
 801651c:	f00a 030f 	and.w	r3, sl, #15
 8016520:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8016524:	ed93 7b00 	vldr	d7, [r3]
 8016528:	ea4f 162a 	mov.w	r6, sl, asr #4
 801652c:	06f0      	lsls	r0, r6, #27
 801652e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8016532:	d565      	bpl.n	8016600 <_dtoa_r+0x368>
 8016534:	4b24      	ldr	r3, [pc, #144]	; (80165c8 <_dtoa_r+0x330>)
 8016536:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801653a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801653e:	f7ea f99d 	bl	800087c <__aeabi_ddiv>
 8016542:	e9cd 0100 	strd	r0, r1, [sp]
 8016546:	f006 060f 	and.w	r6, r6, #15
 801654a:	2503      	movs	r5, #3
 801654c:	4f1e      	ldr	r7, [pc, #120]	; (80165c8 <_dtoa_r+0x330>)
 801654e:	e04c      	b.n	80165ea <_dtoa_r+0x352>
 8016550:	2301      	movs	r3, #1
 8016552:	930a      	str	r3, [sp, #40]	; 0x28
 8016554:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016556:	4453      	add	r3, sl
 8016558:	f103 0901 	add.w	r9, r3, #1
 801655c:	9302      	str	r3, [sp, #8]
 801655e:	464b      	mov	r3, r9
 8016560:	2b01      	cmp	r3, #1
 8016562:	bfb8      	it	lt
 8016564:	2301      	movlt	r3, #1
 8016566:	e7ba      	b.n	80164de <_dtoa_r+0x246>
 8016568:	2300      	movs	r3, #0
 801656a:	e7b2      	b.n	80164d2 <_dtoa_r+0x23a>
 801656c:	2300      	movs	r3, #0
 801656e:	e7f0      	b.n	8016552 <_dtoa_r+0x2ba>
 8016570:	2501      	movs	r5, #1
 8016572:	2300      	movs	r3, #0
 8016574:	9306      	str	r3, [sp, #24]
 8016576:	950a      	str	r5, [sp, #40]	; 0x28
 8016578:	f04f 33ff 	mov.w	r3, #4294967295
 801657c:	9302      	str	r3, [sp, #8]
 801657e:	4699      	mov	r9, r3
 8016580:	2200      	movs	r2, #0
 8016582:	2312      	movs	r3, #18
 8016584:	920b      	str	r2, [sp, #44]	; 0x2c
 8016586:	e7aa      	b.n	80164de <_dtoa_r+0x246>
 8016588:	2301      	movs	r3, #1
 801658a:	930a      	str	r3, [sp, #40]	; 0x28
 801658c:	e7f4      	b.n	8016578 <_dtoa_r+0x2e0>
 801658e:	2301      	movs	r3, #1
 8016590:	9302      	str	r3, [sp, #8]
 8016592:	4699      	mov	r9, r3
 8016594:	461a      	mov	r2, r3
 8016596:	e7f5      	b.n	8016584 <_dtoa_r+0x2ec>
 8016598:	3101      	adds	r1, #1
 801659a:	6071      	str	r1, [r6, #4]
 801659c:	0052      	lsls	r2, r2, #1
 801659e:	e7a2      	b.n	80164e6 <_dtoa_r+0x24e>
 80165a0:	636f4361 	.word	0x636f4361
 80165a4:	3fd287a7 	.word	0x3fd287a7
 80165a8:	8b60c8b3 	.word	0x8b60c8b3
 80165ac:	3fc68a28 	.word	0x3fc68a28
 80165b0:	509f79fb 	.word	0x509f79fb
 80165b4:	3fd34413 	.word	0x3fd34413
 80165b8:	7ff00000 	.word	0x7ff00000
 80165bc:	080190bc 	.word	0x080190bc
 80165c0:	3ff80000 	.word	0x3ff80000
 80165c4:	08018fc0 	.word	0x08018fc0
 80165c8:	08018f98 	.word	0x08018f98
 80165cc:	08018f89 	.word	0x08018f89
 80165d0:	07f1      	lsls	r1, r6, #31
 80165d2:	d508      	bpl.n	80165e6 <_dtoa_r+0x34e>
 80165d4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80165d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80165dc:	f7ea f824 	bl	8000628 <__aeabi_dmul>
 80165e0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80165e4:	3501      	adds	r5, #1
 80165e6:	1076      	asrs	r6, r6, #1
 80165e8:	3708      	adds	r7, #8
 80165ea:	2e00      	cmp	r6, #0
 80165ec:	d1f0      	bne.n	80165d0 <_dtoa_r+0x338>
 80165ee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80165f2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80165f6:	f7ea f941 	bl	800087c <__aeabi_ddiv>
 80165fa:	e9cd 0100 	strd	r0, r1, [sp]
 80165fe:	e01a      	b.n	8016636 <_dtoa_r+0x39e>
 8016600:	2502      	movs	r5, #2
 8016602:	e7a3      	b.n	801654c <_dtoa_r+0x2b4>
 8016604:	f000 80a0 	beq.w	8016748 <_dtoa_r+0x4b0>
 8016608:	f1ca 0600 	rsb	r6, sl, #0
 801660c:	4b9f      	ldr	r3, [pc, #636]	; (801688c <_dtoa_r+0x5f4>)
 801660e:	4fa0      	ldr	r7, [pc, #640]	; (8016890 <_dtoa_r+0x5f8>)
 8016610:	f006 020f 	and.w	r2, r6, #15
 8016614:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016618:	e9d3 2300 	ldrd	r2, r3, [r3]
 801661c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8016620:	f7ea f802 	bl	8000628 <__aeabi_dmul>
 8016624:	e9cd 0100 	strd	r0, r1, [sp]
 8016628:	1136      	asrs	r6, r6, #4
 801662a:	2300      	movs	r3, #0
 801662c:	2502      	movs	r5, #2
 801662e:	2e00      	cmp	r6, #0
 8016630:	d17f      	bne.n	8016732 <_dtoa_r+0x49a>
 8016632:	2b00      	cmp	r3, #0
 8016634:	d1e1      	bne.n	80165fa <_dtoa_r+0x362>
 8016636:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016638:	2b00      	cmp	r3, #0
 801663a:	f000 8087 	beq.w	801674c <_dtoa_r+0x4b4>
 801663e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8016642:	2200      	movs	r2, #0
 8016644:	4b93      	ldr	r3, [pc, #588]	; (8016894 <_dtoa_r+0x5fc>)
 8016646:	4630      	mov	r0, r6
 8016648:	4639      	mov	r1, r7
 801664a:	f7ea fa5f 	bl	8000b0c <__aeabi_dcmplt>
 801664e:	2800      	cmp	r0, #0
 8016650:	d07c      	beq.n	801674c <_dtoa_r+0x4b4>
 8016652:	f1b9 0f00 	cmp.w	r9, #0
 8016656:	d079      	beq.n	801674c <_dtoa_r+0x4b4>
 8016658:	9b02      	ldr	r3, [sp, #8]
 801665a:	2b00      	cmp	r3, #0
 801665c:	dd35      	ble.n	80166ca <_dtoa_r+0x432>
 801665e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8016662:	9308      	str	r3, [sp, #32]
 8016664:	4639      	mov	r1, r7
 8016666:	2200      	movs	r2, #0
 8016668:	4b8b      	ldr	r3, [pc, #556]	; (8016898 <_dtoa_r+0x600>)
 801666a:	4630      	mov	r0, r6
 801666c:	f7e9 ffdc 	bl	8000628 <__aeabi_dmul>
 8016670:	e9cd 0100 	strd	r0, r1, [sp]
 8016674:	9f02      	ldr	r7, [sp, #8]
 8016676:	3501      	adds	r5, #1
 8016678:	4628      	mov	r0, r5
 801667a:	f7e9 ff6b 	bl	8000554 <__aeabi_i2d>
 801667e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016682:	f7e9 ffd1 	bl	8000628 <__aeabi_dmul>
 8016686:	2200      	movs	r2, #0
 8016688:	4b84      	ldr	r3, [pc, #528]	; (801689c <_dtoa_r+0x604>)
 801668a:	f7e9 fe17 	bl	80002bc <__adddf3>
 801668e:	4605      	mov	r5, r0
 8016690:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8016694:	2f00      	cmp	r7, #0
 8016696:	d15d      	bne.n	8016754 <_dtoa_r+0x4bc>
 8016698:	2200      	movs	r2, #0
 801669a:	4b81      	ldr	r3, [pc, #516]	; (80168a0 <_dtoa_r+0x608>)
 801669c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80166a0:	f7e9 fe0a 	bl	80002b8 <__aeabi_dsub>
 80166a4:	462a      	mov	r2, r5
 80166a6:	4633      	mov	r3, r6
 80166a8:	e9cd 0100 	strd	r0, r1, [sp]
 80166ac:	f7ea fa4c 	bl	8000b48 <__aeabi_dcmpgt>
 80166b0:	2800      	cmp	r0, #0
 80166b2:	f040 8288 	bne.w	8016bc6 <_dtoa_r+0x92e>
 80166b6:	462a      	mov	r2, r5
 80166b8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80166bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80166c0:	f7ea fa24 	bl	8000b0c <__aeabi_dcmplt>
 80166c4:	2800      	cmp	r0, #0
 80166c6:	f040 827c 	bne.w	8016bc2 <_dtoa_r+0x92a>
 80166ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80166ce:	e9cd 2300 	strd	r2, r3, [sp]
 80166d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80166d4:	2b00      	cmp	r3, #0
 80166d6:	f2c0 8150 	blt.w	801697a <_dtoa_r+0x6e2>
 80166da:	f1ba 0f0e 	cmp.w	sl, #14
 80166de:	f300 814c 	bgt.w	801697a <_dtoa_r+0x6e2>
 80166e2:	4b6a      	ldr	r3, [pc, #424]	; (801688c <_dtoa_r+0x5f4>)
 80166e4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80166e8:	ed93 7b00 	vldr	d7, [r3]
 80166ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80166ee:	2b00      	cmp	r3, #0
 80166f0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80166f4:	f280 80d8 	bge.w	80168a8 <_dtoa_r+0x610>
 80166f8:	f1b9 0f00 	cmp.w	r9, #0
 80166fc:	f300 80d4 	bgt.w	80168a8 <_dtoa_r+0x610>
 8016700:	f040 825e 	bne.w	8016bc0 <_dtoa_r+0x928>
 8016704:	2200      	movs	r2, #0
 8016706:	4b66      	ldr	r3, [pc, #408]	; (80168a0 <_dtoa_r+0x608>)
 8016708:	ec51 0b17 	vmov	r0, r1, d7
 801670c:	f7e9 ff8c 	bl	8000628 <__aeabi_dmul>
 8016710:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016714:	f7ea fa0e 	bl	8000b34 <__aeabi_dcmpge>
 8016718:	464f      	mov	r7, r9
 801671a:	464e      	mov	r6, r9
 801671c:	2800      	cmp	r0, #0
 801671e:	f040 8234 	bne.w	8016b8a <_dtoa_r+0x8f2>
 8016722:	2331      	movs	r3, #49	; 0x31
 8016724:	f10b 0501 	add.w	r5, fp, #1
 8016728:	f88b 3000 	strb.w	r3, [fp]
 801672c:	f10a 0a01 	add.w	sl, sl, #1
 8016730:	e22f      	b.n	8016b92 <_dtoa_r+0x8fa>
 8016732:	07f2      	lsls	r2, r6, #31
 8016734:	d505      	bpl.n	8016742 <_dtoa_r+0x4aa>
 8016736:	e9d7 2300 	ldrd	r2, r3, [r7]
 801673a:	f7e9 ff75 	bl	8000628 <__aeabi_dmul>
 801673e:	3501      	adds	r5, #1
 8016740:	2301      	movs	r3, #1
 8016742:	1076      	asrs	r6, r6, #1
 8016744:	3708      	adds	r7, #8
 8016746:	e772      	b.n	801662e <_dtoa_r+0x396>
 8016748:	2502      	movs	r5, #2
 801674a:	e774      	b.n	8016636 <_dtoa_r+0x39e>
 801674c:	f8cd a020 	str.w	sl, [sp, #32]
 8016750:	464f      	mov	r7, r9
 8016752:	e791      	b.n	8016678 <_dtoa_r+0x3e0>
 8016754:	4b4d      	ldr	r3, [pc, #308]	; (801688c <_dtoa_r+0x5f4>)
 8016756:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801675a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801675e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016760:	2b00      	cmp	r3, #0
 8016762:	d047      	beq.n	80167f4 <_dtoa_r+0x55c>
 8016764:	4602      	mov	r2, r0
 8016766:	460b      	mov	r3, r1
 8016768:	2000      	movs	r0, #0
 801676a:	494e      	ldr	r1, [pc, #312]	; (80168a4 <_dtoa_r+0x60c>)
 801676c:	f7ea f886 	bl	800087c <__aeabi_ddiv>
 8016770:	462a      	mov	r2, r5
 8016772:	4633      	mov	r3, r6
 8016774:	f7e9 fda0 	bl	80002b8 <__aeabi_dsub>
 8016778:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801677c:	465d      	mov	r5, fp
 801677e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016782:	f7ea fa01 	bl	8000b88 <__aeabi_d2iz>
 8016786:	4606      	mov	r6, r0
 8016788:	f7e9 fee4 	bl	8000554 <__aeabi_i2d>
 801678c:	4602      	mov	r2, r0
 801678e:	460b      	mov	r3, r1
 8016790:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016794:	f7e9 fd90 	bl	80002b8 <__aeabi_dsub>
 8016798:	3630      	adds	r6, #48	; 0x30
 801679a:	f805 6b01 	strb.w	r6, [r5], #1
 801679e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80167a2:	e9cd 0100 	strd	r0, r1, [sp]
 80167a6:	f7ea f9b1 	bl	8000b0c <__aeabi_dcmplt>
 80167aa:	2800      	cmp	r0, #0
 80167ac:	d163      	bne.n	8016876 <_dtoa_r+0x5de>
 80167ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80167b2:	2000      	movs	r0, #0
 80167b4:	4937      	ldr	r1, [pc, #220]	; (8016894 <_dtoa_r+0x5fc>)
 80167b6:	f7e9 fd7f 	bl	80002b8 <__aeabi_dsub>
 80167ba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80167be:	f7ea f9a5 	bl	8000b0c <__aeabi_dcmplt>
 80167c2:	2800      	cmp	r0, #0
 80167c4:	f040 80b7 	bne.w	8016936 <_dtoa_r+0x69e>
 80167c8:	eba5 030b 	sub.w	r3, r5, fp
 80167cc:	429f      	cmp	r7, r3
 80167ce:	f77f af7c 	ble.w	80166ca <_dtoa_r+0x432>
 80167d2:	2200      	movs	r2, #0
 80167d4:	4b30      	ldr	r3, [pc, #192]	; (8016898 <_dtoa_r+0x600>)
 80167d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80167da:	f7e9 ff25 	bl	8000628 <__aeabi_dmul>
 80167de:	2200      	movs	r2, #0
 80167e0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80167e4:	4b2c      	ldr	r3, [pc, #176]	; (8016898 <_dtoa_r+0x600>)
 80167e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80167ea:	f7e9 ff1d 	bl	8000628 <__aeabi_dmul>
 80167ee:	e9cd 0100 	strd	r0, r1, [sp]
 80167f2:	e7c4      	b.n	801677e <_dtoa_r+0x4e6>
 80167f4:	462a      	mov	r2, r5
 80167f6:	4633      	mov	r3, r6
 80167f8:	f7e9 ff16 	bl	8000628 <__aeabi_dmul>
 80167fc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8016800:	eb0b 0507 	add.w	r5, fp, r7
 8016804:	465e      	mov	r6, fp
 8016806:	e9dd 0100 	ldrd	r0, r1, [sp]
 801680a:	f7ea f9bd 	bl	8000b88 <__aeabi_d2iz>
 801680e:	4607      	mov	r7, r0
 8016810:	f7e9 fea0 	bl	8000554 <__aeabi_i2d>
 8016814:	3730      	adds	r7, #48	; 0x30
 8016816:	4602      	mov	r2, r0
 8016818:	460b      	mov	r3, r1
 801681a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801681e:	f7e9 fd4b 	bl	80002b8 <__aeabi_dsub>
 8016822:	f806 7b01 	strb.w	r7, [r6], #1
 8016826:	42ae      	cmp	r6, r5
 8016828:	e9cd 0100 	strd	r0, r1, [sp]
 801682c:	f04f 0200 	mov.w	r2, #0
 8016830:	d126      	bne.n	8016880 <_dtoa_r+0x5e8>
 8016832:	4b1c      	ldr	r3, [pc, #112]	; (80168a4 <_dtoa_r+0x60c>)
 8016834:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8016838:	f7e9 fd40 	bl	80002bc <__adddf3>
 801683c:	4602      	mov	r2, r0
 801683e:	460b      	mov	r3, r1
 8016840:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016844:	f7ea f980 	bl	8000b48 <__aeabi_dcmpgt>
 8016848:	2800      	cmp	r0, #0
 801684a:	d174      	bne.n	8016936 <_dtoa_r+0x69e>
 801684c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8016850:	2000      	movs	r0, #0
 8016852:	4914      	ldr	r1, [pc, #80]	; (80168a4 <_dtoa_r+0x60c>)
 8016854:	f7e9 fd30 	bl	80002b8 <__aeabi_dsub>
 8016858:	4602      	mov	r2, r0
 801685a:	460b      	mov	r3, r1
 801685c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016860:	f7ea f954 	bl	8000b0c <__aeabi_dcmplt>
 8016864:	2800      	cmp	r0, #0
 8016866:	f43f af30 	beq.w	80166ca <_dtoa_r+0x432>
 801686a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801686e:	2b30      	cmp	r3, #48	; 0x30
 8016870:	f105 32ff 	add.w	r2, r5, #4294967295
 8016874:	d002      	beq.n	801687c <_dtoa_r+0x5e4>
 8016876:	f8dd a020 	ldr.w	sl, [sp, #32]
 801687a:	e04a      	b.n	8016912 <_dtoa_r+0x67a>
 801687c:	4615      	mov	r5, r2
 801687e:	e7f4      	b.n	801686a <_dtoa_r+0x5d2>
 8016880:	4b05      	ldr	r3, [pc, #20]	; (8016898 <_dtoa_r+0x600>)
 8016882:	f7e9 fed1 	bl	8000628 <__aeabi_dmul>
 8016886:	e9cd 0100 	strd	r0, r1, [sp]
 801688a:	e7bc      	b.n	8016806 <_dtoa_r+0x56e>
 801688c:	08018fc0 	.word	0x08018fc0
 8016890:	08018f98 	.word	0x08018f98
 8016894:	3ff00000 	.word	0x3ff00000
 8016898:	40240000 	.word	0x40240000
 801689c:	401c0000 	.word	0x401c0000
 80168a0:	40140000 	.word	0x40140000
 80168a4:	3fe00000 	.word	0x3fe00000
 80168a8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80168ac:	465d      	mov	r5, fp
 80168ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80168b2:	4630      	mov	r0, r6
 80168b4:	4639      	mov	r1, r7
 80168b6:	f7e9 ffe1 	bl	800087c <__aeabi_ddiv>
 80168ba:	f7ea f965 	bl	8000b88 <__aeabi_d2iz>
 80168be:	4680      	mov	r8, r0
 80168c0:	f7e9 fe48 	bl	8000554 <__aeabi_i2d>
 80168c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80168c8:	f7e9 feae 	bl	8000628 <__aeabi_dmul>
 80168cc:	4602      	mov	r2, r0
 80168ce:	460b      	mov	r3, r1
 80168d0:	4630      	mov	r0, r6
 80168d2:	4639      	mov	r1, r7
 80168d4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80168d8:	f7e9 fcee 	bl	80002b8 <__aeabi_dsub>
 80168dc:	f805 6b01 	strb.w	r6, [r5], #1
 80168e0:	eba5 060b 	sub.w	r6, r5, fp
 80168e4:	45b1      	cmp	r9, r6
 80168e6:	4602      	mov	r2, r0
 80168e8:	460b      	mov	r3, r1
 80168ea:	d139      	bne.n	8016960 <_dtoa_r+0x6c8>
 80168ec:	f7e9 fce6 	bl	80002bc <__adddf3>
 80168f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80168f4:	4606      	mov	r6, r0
 80168f6:	460f      	mov	r7, r1
 80168f8:	f7ea f926 	bl	8000b48 <__aeabi_dcmpgt>
 80168fc:	b9c8      	cbnz	r0, 8016932 <_dtoa_r+0x69a>
 80168fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016902:	4630      	mov	r0, r6
 8016904:	4639      	mov	r1, r7
 8016906:	f7ea f8f7 	bl	8000af8 <__aeabi_dcmpeq>
 801690a:	b110      	cbz	r0, 8016912 <_dtoa_r+0x67a>
 801690c:	f018 0f01 	tst.w	r8, #1
 8016910:	d10f      	bne.n	8016932 <_dtoa_r+0x69a>
 8016912:	9904      	ldr	r1, [sp, #16]
 8016914:	4620      	mov	r0, r4
 8016916:	f000 fe18 	bl	801754a <_Bfree>
 801691a:	2300      	movs	r3, #0
 801691c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801691e:	702b      	strb	r3, [r5, #0]
 8016920:	f10a 0301 	add.w	r3, sl, #1
 8016924:	6013      	str	r3, [r2, #0]
 8016926:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8016928:	2b00      	cmp	r3, #0
 801692a:	f000 8241 	beq.w	8016db0 <_dtoa_r+0xb18>
 801692e:	601d      	str	r5, [r3, #0]
 8016930:	e23e      	b.n	8016db0 <_dtoa_r+0xb18>
 8016932:	f8cd a020 	str.w	sl, [sp, #32]
 8016936:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801693a:	2a39      	cmp	r2, #57	; 0x39
 801693c:	f105 33ff 	add.w	r3, r5, #4294967295
 8016940:	d108      	bne.n	8016954 <_dtoa_r+0x6bc>
 8016942:	459b      	cmp	fp, r3
 8016944:	d10a      	bne.n	801695c <_dtoa_r+0x6c4>
 8016946:	9b08      	ldr	r3, [sp, #32]
 8016948:	3301      	adds	r3, #1
 801694a:	9308      	str	r3, [sp, #32]
 801694c:	2330      	movs	r3, #48	; 0x30
 801694e:	f88b 3000 	strb.w	r3, [fp]
 8016952:	465b      	mov	r3, fp
 8016954:	781a      	ldrb	r2, [r3, #0]
 8016956:	3201      	adds	r2, #1
 8016958:	701a      	strb	r2, [r3, #0]
 801695a:	e78c      	b.n	8016876 <_dtoa_r+0x5de>
 801695c:	461d      	mov	r5, r3
 801695e:	e7ea      	b.n	8016936 <_dtoa_r+0x69e>
 8016960:	2200      	movs	r2, #0
 8016962:	4b9b      	ldr	r3, [pc, #620]	; (8016bd0 <_dtoa_r+0x938>)
 8016964:	f7e9 fe60 	bl	8000628 <__aeabi_dmul>
 8016968:	2200      	movs	r2, #0
 801696a:	2300      	movs	r3, #0
 801696c:	4606      	mov	r6, r0
 801696e:	460f      	mov	r7, r1
 8016970:	f7ea f8c2 	bl	8000af8 <__aeabi_dcmpeq>
 8016974:	2800      	cmp	r0, #0
 8016976:	d09a      	beq.n	80168ae <_dtoa_r+0x616>
 8016978:	e7cb      	b.n	8016912 <_dtoa_r+0x67a>
 801697a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801697c:	2a00      	cmp	r2, #0
 801697e:	f000 808b 	beq.w	8016a98 <_dtoa_r+0x800>
 8016982:	9a06      	ldr	r2, [sp, #24]
 8016984:	2a01      	cmp	r2, #1
 8016986:	dc6e      	bgt.n	8016a66 <_dtoa_r+0x7ce>
 8016988:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801698a:	2a00      	cmp	r2, #0
 801698c:	d067      	beq.n	8016a5e <_dtoa_r+0x7c6>
 801698e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8016992:	9f07      	ldr	r7, [sp, #28]
 8016994:	9d05      	ldr	r5, [sp, #20]
 8016996:	9a05      	ldr	r2, [sp, #20]
 8016998:	2101      	movs	r1, #1
 801699a:	441a      	add	r2, r3
 801699c:	4620      	mov	r0, r4
 801699e:	9205      	str	r2, [sp, #20]
 80169a0:	4498      	add	r8, r3
 80169a2:	f000 feb0 	bl	8017706 <__i2b>
 80169a6:	4606      	mov	r6, r0
 80169a8:	2d00      	cmp	r5, #0
 80169aa:	dd0c      	ble.n	80169c6 <_dtoa_r+0x72e>
 80169ac:	f1b8 0f00 	cmp.w	r8, #0
 80169b0:	dd09      	ble.n	80169c6 <_dtoa_r+0x72e>
 80169b2:	4545      	cmp	r5, r8
 80169b4:	9a05      	ldr	r2, [sp, #20]
 80169b6:	462b      	mov	r3, r5
 80169b8:	bfa8      	it	ge
 80169ba:	4643      	movge	r3, r8
 80169bc:	1ad2      	subs	r2, r2, r3
 80169be:	9205      	str	r2, [sp, #20]
 80169c0:	1aed      	subs	r5, r5, r3
 80169c2:	eba8 0803 	sub.w	r8, r8, r3
 80169c6:	9b07      	ldr	r3, [sp, #28]
 80169c8:	b1eb      	cbz	r3, 8016a06 <_dtoa_r+0x76e>
 80169ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80169cc:	2b00      	cmp	r3, #0
 80169ce:	d067      	beq.n	8016aa0 <_dtoa_r+0x808>
 80169d0:	b18f      	cbz	r7, 80169f6 <_dtoa_r+0x75e>
 80169d2:	4631      	mov	r1, r6
 80169d4:	463a      	mov	r2, r7
 80169d6:	4620      	mov	r0, r4
 80169d8:	f000 ff34 	bl	8017844 <__pow5mult>
 80169dc:	9a04      	ldr	r2, [sp, #16]
 80169de:	4601      	mov	r1, r0
 80169e0:	4606      	mov	r6, r0
 80169e2:	4620      	mov	r0, r4
 80169e4:	f000 fe98 	bl	8017718 <__multiply>
 80169e8:	9904      	ldr	r1, [sp, #16]
 80169ea:	9008      	str	r0, [sp, #32]
 80169ec:	4620      	mov	r0, r4
 80169ee:	f000 fdac 	bl	801754a <_Bfree>
 80169f2:	9b08      	ldr	r3, [sp, #32]
 80169f4:	9304      	str	r3, [sp, #16]
 80169f6:	9b07      	ldr	r3, [sp, #28]
 80169f8:	1bda      	subs	r2, r3, r7
 80169fa:	d004      	beq.n	8016a06 <_dtoa_r+0x76e>
 80169fc:	9904      	ldr	r1, [sp, #16]
 80169fe:	4620      	mov	r0, r4
 8016a00:	f000 ff20 	bl	8017844 <__pow5mult>
 8016a04:	9004      	str	r0, [sp, #16]
 8016a06:	2101      	movs	r1, #1
 8016a08:	4620      	mov	r0, r4
 8016a0a:	f000 fe7c 	bl	8017706 <__i2b>
 8016a0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016a10:	4607      	mov	r7, r0
 8016a12:	2b00      	cmp	r3, #0
 8016a14:	f000 81d0 	beq.w	8016db8 <_dtoa_r+0xb20>
 8016a18:	461a      	mov	r2, r3
 8016a1a:	4601      	mov	r1, r0
 8016a1c:	4620      	mov	r0, r4
 8016a1e:	f000 ff11 	bl	8017844 <__pow5mult>
 8016a22:	9b06      	ldr	r3, [sp, #24]
 8016a24:	2b01      	cmp	r3, #1
 8016a26:	4607      	mov	r7, r0
 8016a28:	dc40      	bgt.n	8016aac <_dtoa_r+0x814>
 8016a2a:	9b00      	ldr	r3, [sp, #0]
 8016a2c:	2b00      	cmp	r3, #0
 8016a2e:	d139      	bne.n	8016aa4 <_dtoa_r+0x80c>
 8016a30:	9b01      	ldr	r3, [sp, #4]
 8016a32:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016a36:	2b00      	cmp	r3, #0
 8016a38:	d136      	bne.n	8016aa8 <_dtoa_r+0x810>
 8016a3a:	9b01      	ldr	r3, [sp, #4]
 8016a3c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8016a40:	0d1b      	lsrs	r3, r3, #20
 8016a42:	051b      	lsls	r3, r3, #20
 8016a44:	b12b      	cbz	r3, 8016a52 <_dtoa_r+0x7ba>
 8016a46:	9b05      	ldr	r3, [sp, #20]
 8016a48:	3301      	adds	r3, #1
 8016a4a:	9305      	str	r3, [sp, #20]
 8016a4c:	f108 0801 	add.w	r8, r8, #1
 8016a50:	2301      	movs	r3, #1
 8016a52:	9307      	str	r3, [sp, #28]
 8016a54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016a56:	2b00      	cmp	r3, #0
 8016a58:	d12a      	bne.n	8016ab0 <_dtoa_r+0x818>
 8016a5a:	2001      	movs	r0, #1
 8016a5c:	e030      	b.n	8016ac0 <_dtoa_r+0x828>
 8016a5e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8016a60:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8016a64:	e795      	b.n	8016992 <_dtoa_r+0x6fa>
 8016a66:	9b07      	ldr	r3, [sp, #28]
 8016a68:	f109 37ff 	add.w	r7, r9, #4294967295
 8016a6c:	42bb      	cmp	r3, r7
 8016a6e:	bfbf      	itttt	lt
 8016a70:	9b07      	ldrlt	r3, [sp, #28]
 8016a72:	9707      	strlt	r7, [sp, #28]
 8016a74:	1afa      	sublt	r2, r7, r3
 8016a76:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8016a78:	bfbb      	ittet	lt
 8016a7a:	189b      	addlt	r3, r3, r2
 8016a7c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8016a7e:	1bdf      	subge	r7, r3, r7
 8016a80:	2700      	movlt	r7, #0
 8016a82:	f1b9 0f00 	cmp.w	r9, #0
 8016a86:	bfb5      	itete	lt
 8016a88:	9b05      	ldrlt	r3, [sp, #20]
 8016a8a:	9d05      	ldrge	r5, [sp, #20]
 8016a8c:	eba3 0509 	sublt.w	r5, r3, r9
 8016a90:	464b      	movge	r3, r9
 8016a92:	bfb8      	it	lt
 8016a94:	2300      	movlt	r3, #0
 8016a96:	e77e      	b.n	8016996 <_dtoa_r+0x6fe>
 8016a98:	9f07      	ldr	r7, [sp, #28]
 8016a9a:	9d05      	ldr	r5, [sp, #20]
 8016a9c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8016a9e:	e783      	b.n	80169a8 <_dtoa_r+0x710>
 8016aa0:	9a07      	ldr	r2, [sp, #28]
 8016aa2:	e7ab      	b.n	80169fc <_dtoa_r+0x764>
 8016aa4:	2300      	movs	r3, #0
 8016aa6:	e7d4      	b.n	8016a52 <_dtoa_r+0x7ba>
 8016aa8:	9b00      	ldr	r3, [sp, #0]
 8016aaa:	e7d2      	b.n	8016a52 <_dtoa_r+0x7ba>
 8016aac:	2300      	movs	r3, #0
 8016aae:	9307      	str	r3, [sp, #28]
 8016ab0:	693b      	ldr	r3, [r7, #16]
 8016ab2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8016ab6:	6918      	ldr	r0, [r3, #16]
 8016ab8:	f000 fdd7 	bl	801766a <__hi0bits>
 8016abc:	f1c0 0020 	rsb	r0, r0, #32
 8016ac0:	4440      	add	r0, r8
 8016ac2:	f010 001f 	ands.w	r0, r0, #31
 8016ac6:	d047      	beq.n	8016b58 <_dtoa_r+0x8c0>
 8016ac8:	f1c0 0320 	rsb	r3, r0, #32
 8016acc:	2b04      	cmp	r3, #4
 8016ace:	dd3b      	ble.n	8016b48 <_dtoa_r+0x8b0>
 8016ad0:	9b05      	ldr	r3, [sp, #20]
 8016ad2:	f1c0 001c 	rsb	r0, r0, #28
 8016ad6:	4403      	add	r3, r0
 8016ad8:	9305      	str	r3, [sp, #20]
 8016ada:	4405      	add	r5, r0
 8016adc:	4480      	add	r8, r0
 8016ade:	9b05      	ldr	r3, [sp, #20]
 8016ae0:	2b00      	cmp	r3, #0
 8016ae2:	dd05      	ble.n	8016af0 <_dtoa_r+0x858>
 8016ae4:	461a      	mov	r2, r3
 8016ae6:	9904      	ldr	r1, [sp, #16]
 8016ae8:	4620      	mov	r0, r4
 8016aea:	f000 fef9 	bl	80178e0 <__lshift>
 8016aee:	9004      	str	r0, [sp, #16]
 8016af0:	f1b8 0f00 	cmp.w	r8, #0
 8016af4:	dd05      	ble.n	8016b02 <_dtoa_r+0x86a>
 8016af6:	4639      	mov	r1, r7
 8016af8:	4642      	mov	r2, r8
 8016afa:	4620      	mov	r0, r4
 8016afc:	f000 fef0 	bl	80178e0 <__lshift>
 8016b00:	4607      	mov	r7, r0
 8016b02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016b04:	b353      	cbz	r3, 8016b5c <_dtoa_r+0x8c4>
 8016b06:	4639      	mov	r1, r7
 8016b08:	9804      	ldr	r0, [sp, #16]
 8016b0a:	f000 ff3d 	bl	8017988 <__mcmp>
 8016b0e:	2800      	cmp	r0, #0
 8016b10:	da24      	bge.n	8016b5c <_dtoa_r+0x8c4>
 8016b12:	2300      	movs	r3, #0
 8016b14:	220a      	movs	r2, #10
 8016b16:	9904      	ldr	r1, [sp, #16]
 8016b18:	4620      	mov	r0, r4
 8016b1a:	f000 fd2d 	bl	8017578 <__multadd>
 8016b1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016b20:	9004      	str	r0, [sp, #16]
 8016b22:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016b26:	2b00      	cmp	r3, #0
 8016b28:	f000 814d 	beq.w	8016dc6 <_dtoa_r+0xb2e>
 8016b2c:	2300      	movs	r3, #0
 8016b2e:	4631      	mov	r1, r6
 8016b30:	220a      	movs	r2, #10
 8016b32:	4620      	mov	r0, r4
 8016b34:	f000 fd20 	bl	8017578 <__multadd>
 8016b38:	9b02      	ldr	r3, [sp, #8]
 8016b3a:	2b00      	cmp	r3, #0
 8016b3c:	4606      	mov	r6, r0
 8016b3e:	dc4f      	bgt.n	8016be0 <_dtoa_r+0x948>
 8016b40:	9b06      	ldr	r3, [sp, #24]
 8016b42:	2b02      	cmp	r3, #2
 8016b44:	dd4c      	ble.n	8016be0 <_dtoa_r+0x948>
 8016b46:	e011      	b.n	8016b6c <_dtoa_r+0x8d4>
 8016b48:	d0c9      	beq.n	8016ade <_dtoa_r+0x846>
 8016b4a:	9a05      	ldr	r2, [sp, #20]
 8016b4c:	331c      	adds	r3, #28
 8016b4e:	441a      	add	r2, r3
 8016b50:	9205      	str	r2, [sp, #20]
 8016b52:	441d      	add	r5, r3
 8016b54:	4498      	add	r8, r3
 8016b56:	e7c2      	b.n	8016ade <_dtoa_r+0x846>
 8016b58:	4603      	mov	r3, r0
 8016b5a:	e7f6      	b.n	8016b4a <_dtoa_r+0x8b2>
 8016b5c:	f1b9 0f00 	cmp.w	r9, #0
 8016b60:	dc38      	bgt.n	8016bd4 <_dtoa_r+0x93c>
 8016b62:	9b06      	ldr	r3, [sp, #24]
 8016b64:	2b02      	cmp	r3, #2
 8016b66:	dd35      	ble.n	8016bd4 <_dtoa_r+0x93c>
 8016b68:	f8cd 9008 	str.w	r9, [sp, #8]
 8016b6c:	9b02      	ldr	r3, [sp, #8]
 8016b6e:	b963      	cbnz	r3, 8016b8a <_dtoa_r+0x8f2>
 8016b70:	4639      	mov	r1, r7
 8016b72:	2205      	movs	r2, #5
 8016b74:	4620      	mov	r0, r4
 8016b76:	f000 fcff 	bl	8017578 <__multadd>
 8016b7a:	4601      	mov	r1, r0
 8016b7c:	4607      	mov	r7, r0
 8016b7e:	9804      	ldr	r0, [sp, #16]
 8016b80:	f000 ff02 	bl	8017988 <__mcmp>
 8016b84:	2800      	cmp	r0, #0
 8016b86:	f73f adcc 	bgt.w	8016722 <_dtoa_r+0x48a>
 8016b8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016b8c:	465d      	mov	r5, fp
 8016b8e:	ea6f 0a03 	mvn.w	sl, r3
 8016b92:	f04f 0900 	mov.w	r9, #0
 8016b96:	4639      	mov	r1, r7
 8016b98:	4620      	mov	r0, r4
 8016b9a:	f000 fcd6 	bl	801754a <_Bfree>
 8016b9e:	2e00      	cmp	r6, #0
 8016ba0:	f43f aeb7 	beq.w	8016912 <_dtoa_r+0x67a>
 8016ba4:	f1b9 0f00 	cmp.w	r9, #0
 8016ba8:	d005      	beq.n	8016bb6 <_dtoa_r+0x91e>
 8016baa:	45b1      	cmp	r9, r6
 8016bac:	d003      	beq.n	8016bb6 <_dtoa_r+0x91e>
 8016bae:	4649      	mov	r1, r9
 8016bb0:	4620      	mov	r0, r4
 8016bb2:	f000 fcca 	bl	801754a <_Bfree>
 8016bb6:	4631      	mov	r1, r6
 8016bb8:	4620      	mov	r0, r4
 8016bba:	f000 fcc6 	bl	801754a <_Bfree>
 8016bbe:	e6a8      	b.n	8016912 <_dtoa_r+0x67a>
 8016bc0:	2700      	movs	r7, #0
 8016bc2:	463e      	mov	r6, r7
 8016bc4:	e7e1      	b.n	8016b8a <_dtoa_r+0x8f2>
 8016bc6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8016bca:	463e      	mov	r6, r7
 8016bcc:	e5a9      	b.n	8016722 <_dtoa_r+0x48a>
 8016bce:	bf00      	nop
 8016bd0:	40240000 	.word	0x40240000
 8016bd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016bd6:	f8cd 9008 	str.w	r9, [sp, #8]
 8016bda:	2b00      	cmp	r3, #0
 8016bdc:	f000 80fa 	beq.w	8016dd4 <_dtoa_r+0xb3c>
 8016be0:	2d00      	cmp	r5, #0
 8016be2:	dd05      	ble.n	8016bf0 <_dtoa_r+0x958>
 8016be4:	4631      	mov	r1, r6
 8016be6:	462a      	mov	r2, r5
 8016be8:	4620      	mov	r0, r4
 8016bea:	f000 fe79 	bl	80178e0 <__lshift>
 8016bee:	4606      	mov	r6, r0
 8016bf0:	9b07      	ldr	r3, [sp, #28]
 8016bf2:	2b00      	cmp	r3, #0
 8016bf4:	d04c      	beq.n	8016c90 <_dtoa_r+0x9f8>
 8016bf6:	6871      	ldr	r1, [r6, #4]
 8016bf8:	4620      	mov	r0, r4
 8016bfa:	f000 fc72 	bl	80174e2 <_Balloc>
 8016bfe:	6932      	ldr	r2, [r6, #16]
 8016c00:	3202      	adds	r2, #2
 8016c02:	4605      	mov	r5, r0
 8016c04:	0092      	lsls	r2, r2, #2
 8016c06:	f106 010c 	add.w	r1, r6, #12
 8016c0a:	300c      	adds	r0, #12
 8016c0c:	f000 fc5e 	bl	80174cc <memcpy>
 8016c10:	2201      	movs	r2, #1
 8016c12:	4629      	mov	r1, r5
 8016c14:	4620      	mov	r0, r4
 8016c16:	f000 fe63 	bl	80178e0 <__lshift>
 8016c1a:	9b00      	ldr	r3, [sp, #0]
 8016c1c:	f8cd b014 	str.w	fp, [sp, #20]
 8016c20:	f003 0301 	and.w	r3, r3, #1
 8016c24:	46b1      	mov	r9, r6
 8016c26:	9307      	str	r3, [sp, #28]
 8016c28:	4606      	mov	r6, r0
 8016c2a:	4639      	mov	r1, r7
 8016c2c:	9804      	ldr	r0, [sp, #16]
 8016c2e:	f7ff faa5 	bl	801617c <quorem>
 8016c32:	4649      	mov	r1, r9
 8016c34:	4605      	mov	r5, r0
 8016c36:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8016c3a:	9804      	ldr	r0, [sp, #16]
 8016c3c:	f000 fea4 	bl	8017988 <__mcmp>
 8016c40:	4632      	mov	r2, r6
 8016c42:	9000      	str	r0, [sp, #0]
 8016c44:	4639      	mov	r1, r7
 8016c46:	4620      	mov	r0, r4
 8016c48:	f000 feb8 	bl	80179bc <__mdiff>
 8016c4c:	68c3      	ldr	r3, [r0, #12]
 8016c4e:	4602      	mov	r2, r0
 8016c50:	bb03      	cbnz	r3, 8016c94 <_dtoa_r+0x9fc>
 8016c52:	4601      	mov	r1, r0
 8016c54:	9008      	str	r0, [sp, #32]
 8016c56:	9804      	ldr	r0, [sp, #16]
 8016c58:	f000 fe96 	bl	8017988 <__mcmp>
 8016c5c:	9a08      	ldr	r2, [sp, #32]
 8016c5e:	4603      	mov	r3, r0
 8016c60:	4611      	mov	r1, r2
 8016c62:	4620      	mov	r0, r4
 8016c64:	9308      	str	r3, [sp, #32]
 8016c66:	f000 fc70 	bl	801754a <_Bfree>
 8016c6a:	9b08      	ldr	r3, [sp, #32]
 8016c6c:	b9a3      	cbnz	r3, 8016c98 <_dtoa_r+0xa00>
 8016c6e:	9a06      	ldr	r2, [sp, #24]
 8016c70:	b992      	cbnz	r2, 8016c98 <_dtoa_r+0xa00>
 8016c72:	9a07      	ldr	r2, [sp, #28]
 8016c74:	b982      	cbnz	r2, 8016c98 <_dtoa_r+0xa00>
 8016c76:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8016c7a:	d029      	beq.n	8016cd0 <_dtoa_r+0xa38>
 8016c7c:	9b00      	ldr	r3, [sp, #0]
 8016c7e:	2b00      	cmp	r3, #0
 8016c80:	dd01      	ble.n	8016c86 <_dtoa_r+0x9ee>
 8016c82:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8016c86:	9b05      	ldr	r3, [sp, #20]
 8016c88:	1c5d      	adds	r5, r3, #1
 8016c8a:	f883 8000 	strb.w	r8, [r3]
 8016c8e:	e782      	b.n	8016b96 <_dtoa_r+0x8fe>
 8016c90:	4630      	mov	r0, r6
 8016c92:	e7c2      	b.n	8016c1a <_dtoa_r+0x982>
 8016c94:	2301      	movs	r3, #1
 8016c96:	e7e3      	b.n	8016c60 <_dtoa_r+0x9c8>
 8016c98:	9a00      	ldr	r2, [sp, #0]
 8016c9a:	2a00      	cmp	r2, #0
 8016c9c:	db04      	blt.n	8016ca8 <_dtoa_r+0xa10>
 8016c9e:	d125      	bne.n	8016cec <_dtoa_r+0xa54>
 8016ca0:	9a06      	ldr	r2, [sp, #24]
 8016ca2:	bb1a      	cbnz	r2, 8016cec <_dtoa_r+0xa54>
 8016ca4:	9a07      	ldr	r2, [sp, #28]
 8016ca6:	bb0a      	cbnz	r2, 8016cec <_dtoa_r+0xa54>
 8016ca8:	2b00      	cmp	r3, #0
 8016caa:	ddec      	ble.n	8016c86 <_dtoa_r+0x9ee>
 8016cac:	2201      	movs	r2, #1
 8016cae:	9904      	ldr	r1, [sp, #16]
 8016cb0:	4620      	mov	r0, r4
 8016cb2:	f000 fe15 	bl	80178e0 <__lshift>
 8016cb6:	4639      	mov	r1, r7
 8016cb8:	9004      	str	r0, [sp, #16]
 8016cba:	f000 fe65 	bl	8017988 <__mcmp>
 8016cbe:	2800      	cmp	r0, #0
 8016cc0:	dc03      	bgt.n	8016cca <_dtoa_r+0xa32>
 8016cc2:	d1e0      	bne.n	8016c86 <_dtoa_r+0x9ee>
 8016cc4:	f018 0f01 	tst.w	r8, #1
 8016cc8:	d0dd      	beq.n	8016c86 <_dtoa_r+0x9ee>
 8016cca:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8016cce:	d1d8      	bne.n	8016c82 <_dtoa_r+0x9ea>
 8016cd0:	9b05      	ldr	r3, [sp, #20]
 8016cd2:	9a05      	ldr	r2, [sp, #20]
 8016cd4:	1c5d      	adds	r5, r3, #1
 8016cd6:	2339      	movs	r3, #57	; 0x39
 8016cd8:	7013      	strb	r3, [r2, #0]
 8016cda:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8016cde:	2b39      	cmp	r3, #57	; 0x39
 8016ce0:	f105 32ff 	add.w	r2, r5, #4294967295
 8016ce4:	d04f      	beq.n	8016d86 <_dtoa_r+0xaee>
 8016ce6:	3301      	adds	r3, #1
 8016ce8:	7013      	strb	r3, [r2, #0]
 8016cea:	e754      	b.n	8016b96 <_dtoa_r+0x8fe>
 8016cec:	9a05      	ldr	r2, [sp, #20]
 8016cee:	2b00      	cmp	r3, #0
 8016cf0:	f102 0501 	add.w	r5, r2, #1
 8016cf4:	dd06      	ble.n	8016d04 <_dtoa_r+0xa6c>
 8016cf6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8016cfa:	d0e9      	beq.n	8016cd0 <_dtoa_r+0xa38>
 8016cfc:	f108 0801 	add.w	r8, r8, #1
 8016d00:	9b05      	ldr	r3, [sp, #20]
 8016d02:	e7c2      	b.n	8016c8a <_dtoa_r+0x9f2>
 8016d04:	9a02      	ldr	r2, [sp, #8]
 8016d06:	f805 8c01 	strb.w	r8, [r5, #-1]
 8016d0a:	eba5 030b 	sub.w	r3, r5, fp
 8016d0e:	4293      	cmp	r3, r2
 8016d10:	d021      	beq.n	8016d56 <_dtoa_r+0xabe>
 8016d12:	2300      	movs	r3, #0
 8016d14:	220a      	movs	r2, #10
 8016d16:	9904      	ldr	r1, [sp, #16]
 8016d18:	4620      	mov	r0, r4
 8016d1a:	f000 fc2d 	bl	8017578 <__multadd>
 8016d1e:	45b1      	cmp	r9, r6
 8016d20:	9004      	str	r0, [sp, #16]
 8016d22:	f04f 0300 	mov.w	r3, #0
 8016d26:	f04f 020a 	mov.w	r2, #10
 8016d2a:	4649      	mov	r1, r9
 8016d2c:	4620      	mov	r0, r4
 8016d2e:	d105      	bne.n	8016d3c <_dtoa_r+0xaa4>
 8016d30:	f000 fc22 	bl	8017578 <__multadd>
 8016d34:	4681      	mov	r9, r0
 8016d36:	4606      	mov	r6, r0
 8016d38:	9505      	str	r5, [sp, #20]
 8016d3a:	e776      	b.n	8016c2a <_dtoa_r+0x992>
 8016d3c:	f000 fc1c 	bl	8017578 <__multadd>
 8016d40:	4631      	mov	r1, r6
 8016d42:	4681      	mov	r9, r0
 8016d44:	2300      	movs	r3, #0
 8016d46:	220a      	movs	r2, #10
 8016d48:	4620      	mov	r0, r4
 8016d4a:	f000 fc15 	bl	8017578 <__multadd>
 8016d4e:	4606      	mov	r6, r0
 8016d50:	e7f2      	b.n	8016d38 <_dtoa_r+0xaa0>
 8016d52:	f04f 0900 	mov.w	r9, #0
 8016d56:	2201      	movs	r2, #1
 8016d58:	9904      	ldr	r1, [sp, #16]
 8016d5a:	4620      	mov	r0, r4
 8016d5c:	f000 fdc0 	bl	80178e0 <__lshift>
 8016d60:	4639      	mov	r1, r7
 8016d62:	9004      	str	r0, [sp, #16]
 8016d64:	f000 fe10 	bl	8017988 <__mcmp>
 8016d68:	2800      	cmp	r0, #0
 8016d6a:	dcb6      	bgt.n	8016cda <_dtoa_r+0xa42>
 8016d6c:	d102      	bne.n	8016d74 <_dtoa_r+0xadc>
 8016d6e:	f018 0f01 	tst.w	r8, #1
 8016d72:	d1b2      	bne.n	8016cda <_dtoa_r+0xa42>
 8016d74:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8016d78:	2b30      	cmp	r3, #48	; 0x30
 8016d7a:	f105 32ff 	add.w	r2, r5, #4294967295
 8016d7e:	f47f af0a 	bne.w	8016b96 <_dtoa_r+0x8fe>
 8016d82:	4615      	mov	r5, r2
 8016d84:	e7f6      	b.n	8016d74 <_dtoa_r+0xadc>
 8016d86:	4593      	cmp	fp, r2
 8016d88:	d105      	bne.n	8016d96 <_dtoa_r+0xafe>
 8016d8a:	2331      	movs	r3, #49	; 0x31
 8016d8c:	f10a 0a01 	add.w	sl, sl, #1
 8016d90:	f88b 3000 	strb.w	r3, [fp]
 8016d94:	e6ff      	b.n	8016b96 <_dtoa_r+0x8fe>
 8016d96:	4615      	mov	r5, r2
 8016d98:	e79f      	b.n	8016cda <_dtoa_r+0xa42>
 8016d9a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8016e00 <_dtoa_r+0xb68>
 8016d9e:	e007      	b.n	8016db0 <_dtoa_r+0xb18>
 8016da0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8016da2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8016e04 <_dtoa_r+0xb6c>
 8016da6:	b11b      	cbz	r3, 8016db0 <_dtoa_r+0xb18>
 8016da8:	f10b 0308 	add.w	r3, fp, #8
 8016dac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8016dae:	6013      	str	r3, [r2, #0]
 8016db0:	4658      	mov	r0, fp
 8016db2:	b017      	add	sp, #92	; 0x5c
 8016db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016db8:	9b06      	ldr	r3, [sp, #24]
 8016dba:	2b01      	cmp	r3, #1
 8016dbc:	f77f ae35 	ble.w	8016a2a <_dtoa_r+0x792>
 8016dc0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016dc2:	9307      	str	r3, [sp, #28]
 8016dc4:	e649      	b.n	8016a5a <_dtoa_r+0x7c2>
 8016dc6:	9b02      	ldr	r3, [sp, #8]
 8016dc8:	2b00      	cmp	r3, #0
 8016dca:	dc03      	bgt.n	8016dd4 <_dtoa_r+0xb3c>
 8016dcc:	9b06      	ldr	r3, [sp, #24]
 8016dce:	2b02      	cmp	r3, #2
 8016dd0:	f73f aecc 	bgt.w	8016b6c <_dtoa_r+0x8d4>
 8016dd4:	465d      	mov	r5, fp
 8016dd6:	4639      	mov	r1, r7
 8016dd8:	9804      	ldr	r0, [sp, #16]
 8016dda:	f7ff f9cf 	bl	801617c <quorem>
 8016dde:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8016de2:	f805 8b01 	strb.w	r8, [r5], #1
 8016de6:	9a02      	ldr	r2, [sp, #8]
 8016de8:	eba5 030b 	sub.w	r3, r5, fp
 8016dec:	429a      	cmp	r2, r3
 8016dee:	ddb0      	ble.n	8016d52 <_dtoa_r+0xaba>
 8016df0:	2300      	movs	r3, #0
 8016df2:	220a      	movs	r2, #10
 8016df4:	9904      	ldr	r1, [sp, #16]
 8016df6:	4620      	mov	r0, r4
 8016df8:	f000 fbbe 	bl	8017578 <__multadd>
 8016dfc:	9004      	str	r0, [sp, #16]
 8016dfe:	e7ea      	b.n	8016dd6 <_dtoa_r+0xb3e>
 8016e00:	080190bb 	.word	0x080190bb
 8016e04:	08018f80 	.word	0x08018f80

08016e08 <rshift>:
 8016e08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016e0a:	6906      	ldr	r6, [r0, #16]
 8016e0c:	114b      	asrs	r3, r1, #5
 8016e0e:	429e      	cmp	r6, r3
 8016e10:	f100 0414 	add.w	r4, r0, #20
 8016e14:	dd30      	ble.n	8016e78 <rshift+0x70>
 8016e16:	f011 011f 	ands.w	r1, r1, #31
 8016e1a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8016e1e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8016e22:	d108      	bne.n	8016e36 <rshift+0x2e>
 8016e24:	4621      	mov	r1, r4
 8016e26:	42b2      	cmp	r2, r6
 8016e28:	460b      	mov	r3, r1
 8016e2a:	d211      	bcs.n	8016e50 <rshift+0x48>
 8016e2c:	f852 3b04 	ldr.w	r3, [r2], #4
 8016e30:	f841 3b04 	str.w	r3, [r1], #4
 8016e34:	e7f7      	b.n	8016e26 <rshift+0x1e>
 8016e36:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8016e3a:	f1c1 0c20 	rsb	ip, r1, #32
 8016e3e:	40cd      	lsrs	r5, r1
 8016e40:	3204      	adds	r2, #4
 8016e42:	4623      	mov	r3, r4
 8016e44:	42b2      	cmp	r2, r6
 8016e46:	4617      	mov	r7, r2
 8016e48:	d30c      	bcc.n	8016e64 <rshift+0x5c>
 8016e4a:	601d      	str	r5, [r3, #0]
 8016e4c:	b105      	cbz	r5, 8016e50 <rshift+0x48>
 8016e4e:	3304      	adds	r3, #4
 8016e50:	1b1a      	subs	r2, r3, r4
 8016e52:	42a3      	cmp	r3, r4
 8016e54:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8016e58:	bf08      	it	eq
 8016e5a:	2300      	moveq	r3, #0
 8016e5c:	6102      	str	r2, [r0, #16]
 8016e5e:	bf08      	it	eq
 8016e60:	6143      	streq	r3, [r0, #20]
 8016e62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016e64:	683f      	ldr	r7, [r7, #0]
 8016e66:	fa07 f70c 	lsl.w	r7, r7, ip
 8016e6a:	433d      	orrs	r5, r7
 8016e6c:	f843 5b04 	str.w	r5, [r3], #4
 8016e70:	f852 5b04 	ldr.w	r5, [r2], #4
 8016e74:	40cd      	lsrs	r5, r1
 8016e76:	e7e5      	b.n	8016e44 <rshift+0x3c>
 8016e78:	4623      	mov	r3, r4
 8016e7a:	e7e9      	b.n	8016e50 <rshift+0x48>

08016e7c <__hexdig_fun>:
 8016e7c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8016e80:	2b09      	cmp	r3, #9
 8016e82:	d802      	bhi.n	8016e8a <__hexdig_fun+0xe>
 8016e84:	3820      	subs	r0, #32
 8016e86:	b2c0      	uxtb	r0, r0
 8016e88:	4770      	bx	lr
 8016e8a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8016e8e:	2b05      	cmp	r3, #5
 8016e90:	d801      	bhi.n	8016e96 <__hexdig_fun+0x1a>
 8016e92:	3847      	subs	r0, #71	; 0x47
 8016e94:	e7f7      	b.n	8016e86 <__hexdig_fun+0xa>
 8016e96:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8016e9a:	2b05      	cmp	r3, #5
 8016e9c:	d801      	bhi.n	8016ea2 <__hexdig_fun+0x26>
 8016e9e:	3827      	subs	r0, #39	; 0x27
 8016ea0:	e7f1      	b.n	8016e86 <__hexdig_fun+0xa>
 8016ea2:	2000      	movs	r0, #0
 8016ea4:	4770      	bx	lr

08016ea6 <__gethex>:
 8016ea6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016eaa:	b08b      	sub	sp, #44	; 0x2c
 8016eac:	468a      	mov	sl, r1
 8016eae:	9002      	str	r0, [sp, #8]
 8016eb0:	9816      	ldr	r0, [sp, #88]	; 0x58
 8016eb2:	9306      	str	r3, [sp, #24]
 8016eb4:	4690      	mov	r8, r2
 8016eb6:	f000 fadf 	bl	8017478 <__localeconv_l>
 8016eba:	6803      	ldr	r3, [r0, #0]
 8016ebc:	9303      	str	r3, [sp, #12]
 8016ebe:	4618      	mov	r0, r3
 8016ec0:	f7e9 f99e 	bl	8000200 <strlen>
 8016ec4:	9b03      	ldr	r3, [sp, #12]
 8016ec6:	9001      	str	r0, [sp, #4]
 8016ec8:	4403      	add	r3, r0
 8016eca:	f04f 0b00 	mov.w	fp, #0
 8016ece:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8016ed2:	9307      	str	r3, [sp, #28]
 8016ed4:	f8da 3000 	ldr.w	r3, [sl]
 8016ed8:	3302      	adds	r3, #2
 8016eda:	461f      	mov	r7, r3
 8016edc:	f813 0b01 	ldrb.w	r0, [r3], #1
 8016ee0:	2830      	cmp	r0, #48	; 0x30
 8016ee2:	d06c      	beq.n	8016fbe <__gethex+0x118>
 8016ee4:	f7ff ffca 	bl	8016e7c <__hexdig_fun>
 8016ee8:	4604      	mov	r4, r0
 8016eea:	2800      	cmp	r0, #0
 8016eec:	d16a      	bne.n	8016fc4 <__gethex+0x11e>
 8016eee:	9a01      	ldr	r2, [sp, #4]
 8016ef0:	9903      	ldr	r1, [sp, #12]
 8016ef2:	4638      	mov	r0, r7
 8016ef4:	f001 fc40 	bl	8018778 <strncmp>
 8016ef8:	2800      	cmp	r0, #0
 8016efa:	d166      	bne.n	8016fca <__gethex+0x124>
 8016efc:	9b01      	ldr	r3, [sp, #4]
 8016efe:	5cf8      	ldrb	r0, [r7, r3]
 8016f00:	18fe      	adds	r6, r7, r3
 8016f02:	f7ff ffbb 	bl	8016e7c <__hexdig_fun>
 8016f06:	2800      	cmp	r0, #0
 8016f08:	d062      	beq.n	8016fd0 <__gethex+0x12a>
 8016f0a:	4633      	mov	r3, r6
 8016f0c:	7818      	ldrb	r0, [r3, #0]
 8016f0e:	2830      	cmp	r0, #48	; 0x30
 8016f10:	461f      	mov	r7, r3
 8016f12:	f103 0301 	add.w	r3, r3, #1
 8016f16:	d0f9      	beq.n	8016f0c <__gethex+0x66>
 8016f18:	f7ff ffb0 	bl	8016e7c <__hexdig_fun>
 8016f1c:	fab0 f580 	clz	r5, r0
 8016f20:	096d      	lsrs	r5, r5, #5
 8016f22:	4634      	mov	r4, r6
 8016f24:	f04f 0b01 	mov.w	fp, #1
 8016f28:	463a      	mov	r2, r7
 8016f2a:	4616      	mov	r6, r2
 8016f2c:	3201      	adds	r2, #1
 8016f2e:	7830      	ldrb	r0, [r6, #0]
 8016f30:	f7ff ffa4 	bl	8016e7c <__hexdig_fun>
 8016f34:	2800      	cmp	r0, #0
 8016f36:	d1f8      	bne.n	8016f2a <__gethex+0x84>
 8016f38:	9a01      	ldr	r2, [sp, #4]
 8016f3a:	9903      	ldr	r1, [sp, #12]
 8016f3c:	4630      	mov	r0, r6
 8016f3e:	f001 fc1b 	bl	8018778 <strncmp>
 8016f42:	b950      	cbnz	r0, 8016f5a <__gethex+0xb4>
 8016f44:	b954      	cbnz	r4, 8016f5c <__gethex+0xb6>
 8016f46:	9b01      	ldr	r3, [sp, #4]
 8016f48:	18f4      	adds	r4, r6, r3
 8016f4a:	4622      	mov	r2, r4
 8016f4c:	4616      	mov	r6, r2
 8016f4e:	3201      	adds	r2, #1
 8016f50:	7830      	ldrb	r0, [r6, #0]
 8016f52:	f7ff ff93 	bl	8016e7c <__hexdig_fun>
 8016f56:	2800      	cmp	r0, #0
 8016f58:	d1f8      	bne.n	8016f4c <__gethex+0xa6>
 8016f5a:	b10c      	cbz	r4, 8016f60 <__gethex+0xba>
 8016f5c:	1ba4      	subs	r4, r4, r6
 8016f5e:	00a4      	lsls	r4, r4, #2
 8016f60:	7833      	ldrb	r3, [r6, #0]
 8016f62:	2b50      	cmp	r3, #80	; 0x50
 8016f64:	d001      	beq.n	8016f6a <__gethex+0xc4>
 8016f66:	2b70      	cmp	r3, #112	; 0x70
 8016f68:	d140      	bne.n	8016fec <__gethex+0x146>
 8016f6a:	7873      	ldrb	r3, [r6, #1]
 8016f6c:	2b2b      	cmp	r3, #43	; 0x2b
 8016f6e:	d031      	beq.n	8016fd4 <__gethex+0x12e>
 8016f70:	2b2d      	cmp	r3, #45	; 0x2d
 8016f72:	d033      	beq.n	8016fdc <__gethex+0x136>
 8016f74:	1c71      	adds	r1, r6, #1
 8016f76:	f04f 0900 	mov.w	r9, #0
 8016f7a:	7808      	ldrb	r0, [r1, #0]
 8016f7c:	f7ff ff7e 	bl	8016e7c <__hexdig_fun>
 8016f80:	1e43      	subs	r3, r0, #1
 8016f82:	b2db      	uxtb	r3, r3
 8016f84:	2b18      	cmp	r3, #24
 8016f86:	d831      	bhi.n	8016fec <__gethex+0x146>
 8016f88:	f1a0 0210 	sub.w	r2, r0, #16
 8016f8c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8016f90:	f7ff ff74 	bl	8016e7c <__hexdig_fun>
 8016f94:	1e43      	subs	r3, r0, #1
 8016f96:	b2db      	uxtb	r3, r3
 8016f98:	2b18      	cmp	r3, #24
 8016f9a:	d922      	bls.n	8016fe2 <__gethex+0x13c>
 8016f9c:	f1b9 0f00 	cmp.w	r9, #0
 8016fa0:	d000      	beq.n	8016fa4 <__gethex+0xfe>
 8016fa2:	4252      	negs	r2, r2
 8016fa4:	4414      	add	r4, r2
 8016fa6:	f8ca 1000 	str.w	r1, [sl]
 8016faa:	b30d      	cbz	r5, 8016ff0 <__gethex+0x14a>
 8016fac:	f1bb 0f00 	cmp.w	fp, #0
 8016fb0:	bf0c      	ite	eq
 8016fb2:	2706      	moveq	r7, #6
 8016fb4:	2700      	movne	r7, #0
 8016fb6:	4638      	mov	r0, r7
 8016fb8:	b00b      	add	sp, #44	; 0x2c
 8016fba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016fbe:	f10b 0b01 	add.w	fp, fp, #1
 8016fc2:	e78a      	b.n	8016eda <__gethex+0x34>
 8016fc4:	2500      	movs	r5, #0
 8016fc6:	462c      	mov	r4, r5
 8016fc8:	e7ae      	b.n	8016f28 <__gethex+0x82>
 8016fca:	463e      	mov	r6, r7
 8016fcc:	2501      	movs	r5, #1
 8016fce:	e7c7      	b.n	8016f60 <__gethex+0xba>
 8016fd0:	4604      	mov	r4, r0
 8016fd2:	e7fb      	b.n	8016fcc <__gethex+0x126>
 8016fd4:	f04f 0900 	mov.w	r9, #0
 8016fd8:	1cb1      	adds	r1, r6, #2
 8016fda:	e7ce      	b.n	8016f7a <__gethex+0xd4>
 8016fdc:	f04f 0901 	mov.w	r9, #1
 8016fe0:	e7fa      	b.n	8016fd8 <__gethex+0x132>
 8016fe2:	230a      	movs	r3, #10
 8016fe4:	fb03 0202 	mla	r2, r3, r2, r0
 8016fe8:	3a10      	subs	r2, #16
 8016fea:	e7cf      	b.n	8016f8c <__gethex+0xe6>
 8016fec:	4631      	mov	r1, r6
 8016fee:	e7da      	b.n	8016fa6 <__gethex+0x100>
 8016ff0:	1bf3      	subs	r3, r6, r7
 8016ff2:	3b01      	subs	r3, #1
 8016ff4:	4629      	mov	r1, r5
 8016ff6:	2b07      	cmp	r3, #7
 8016ff8:	dc49      	bgt.n	801708e <__gethex+0x1e8>
 8016ffa:	9802      	ldr	r0, [sp, #8]
 8016ffc:	f000 fa71 	bl	80174e2 <_Balloc>
 8017000:	9b01      	ldr	r3, [sp, #4]
 8017002:	f100 0914 	add.w	r9, r0, #20
 8017006:	f04f 0b00 	mov.w	fp, #0
 801700a:	f1c3 0301 	rsb	r3, r3, #1
 801700e:	4605      	mov	r5, r0
 8017010:	f8cd 9010 	str.w	r9, [sp, #16]
 8017014:	46da      	mov	sl, fp
 8017016:	9308      	str	r3, [sp, #32]
 8017018:	42b7      	cmp	r7, r6
 801701a:	d33b      	bcc.n	8017094 <__gethex+0x1ee>
 801701c:	9804      	ldr	r0, [sp, #16]
 801701e:	f840 ab04 	str.w	sl, [r0], #4
 8017022:	eba0 0009 	sub.w	r0, r0, r9
 8017026:	1080      	asrs	r0, r0, #2
 8017028:	6128      	str	r0, [r5, #16]
 801702a:	0147      	lsls	r7, r0, #5
 801702c:	4650      	mov	r0, sl
 801702e:	f000 fb1c 	bl	801766a <__hi0bits>
 8017032:	f8d8 6000 	ldr.w	r6, [r8]
 8017036:	1a3f      	subs	r7, r7, r0
 8017038:	42b7      	cmp	r7, r6
 801703a:	dd64      	ble.n	8017106 <__gethex+0x260>
 801703c:	1bbf      	subs	r7, r7, r6
 801703e:	4639      	mov	r1, r7
 8017040:	4628      	mov	r0, r5
 8017042:	f000 fe2b 	bl	8017c9c <__any_on>
 8017046:	4682      	mov	sl, r0
 8017048:	b178      	cbz	r0, 801706a <__gethex+0x1c4>
 801704a:	1e7b      	subs	r3, r7, #1
 801704c:	1159      	asrs	r1, r3, #5
 801704e:	f003 021f 	and.w	r2, r3, #31
 8017052:	f04f 0a01 	mov.w	sl, #1
 8017056:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801705a:	fa0a f202 	lsl.w	r2, sl, r2
 801705e:	420a      	tst	r2, r1
 8017060:	d003      	beq.n	801706a <__gethex+0x1c4>
 8017062:	4553      	cmp	r3, sl
 8017064:	dc46      	bgt.n	80170f4 <__gethex+0x24e>
 8017066:	f04f 0a02 	mov.w	sl, #2
 801706a:	4639      	mov	r1, r7
 801706c:	4628      	mov	r0, r5
 801706e:	f7ff fecb 	bl	8016e08 <rshift>
 8017072:	443c      	add	r4, r7
 8017074:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017078:	42a3      	cmp	r3, r4
 801707a:	da52      	bge.n	8017122 <__gethex+0x27c>
 801707c:	4629      	mov	r1, r5
 801707e:	9802      	ldr	r0, [sp, #8]
 8017080:	f000 fa63 	bl	801754a <_Bfree>
 8017084:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8017086:	2300      	movs	r3, #0
 8017088:	6013      	str	r3, [r2, #0]
 801708a:	27a3      	movs	r7, #163	; 0xa3
 801708c:	e793      	b.n	8016fb6 <__gethex+0x110>
 801708e:	3101      	adds	r1, #1
 8017090:	105b      	asrs	r3, r3, #1
 8017092:	e7b0      	b.n	8016ff6 <__gethex+0x150>
 8017094:	1e73      	subs	r3, r6, #1
 8017096:	9305      	str	r3, [sp, #20]
 8017098:	9a07      	ldr	r2, [sp, #28]
 801709a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801709e:	4293      	cmp	r3, r2
 80170a0:	d018      	beq.n	80170d4 <__gethex+0x22e>
 80170a2:	f1bb 0f20 	cmp.w	fp, #32
 80170a6:	d107      	bne.n	80170b8 <__gethex+0x212>
 80170a8:	9b04      	ldr	r3, [sp, #16]
 80170aa:	f8c3 a000 	str.w	sl, [r3]
 80170ae:	3304      	adds	r3, #4
 80170b0:	f04f 0a00 	mov.w	sl, #0
 80170b4:	9304      	str	r3, [sp, #16]
 80170b6:	46d3      	mov	fp, sl
 80170b8:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80170bc:	f7ff fede 	bl	8016e7c <__hexdig_fun>
 80170c0:	f000 000f 	and.w	r0, r0, #15
 80170c4:	fa00 f00b 	lsl.w	r0, r0, fp
 80170c8:	ea4a 0a00 	orr.w	sl, sl, r0
 80170cc:	f10b 0b04 	add.w	fp, fp, #4
 80170d0:	9b05      	ldr	r3, [sp, #20]
 80170d2:	e00d      	b.n	80170f0 <__gethex+0x24a>
 80170d4:	9b05      	ldr	r3, [sp, #20]
 80170d6:	9a08      	ldr	r2, [sp, #32]
 80170d8:	4413      	add	r3, r2
 80170da:	42bb      	cmp	r3, r7
 80170dc:	d3e1      	bcc.n	80170a2 <__gethex+0x1fc>
 80170de:	4618      	mov	r0, r3
 80170e0:	9a01      	ldr	r2, [sp, #4]
 80170e2:	9903      	ldr	r1, [sp, #12]
 80170e4:	9309      	str	r3, [sp, #36]	; 0x24
 80170e6:	f001 fb47 	bl	8018778 <strncmp>
 80170ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80170ec:	2800      	cmp	r0, #0
 80170ee:	d1d8      	bne.n	80170a2 <__gethex+0x1fc>
 80170f0:	461e      	mov	r6, r3
 80170f2:	e791      	b.n	8017018 <__gethex+0x172>
 80170f4:	1eb9      	subs	r1, r7, #2
 80170f6:	4628      	mov	r0, r5
 80170f8:	f000 fdd0 	bl	8017c9c <__any_on>
 80170fc:	2800      	cmp	r0, #0
 80170fe:	d0b2      	beq.n	8017066 <__gethex+0x1c0>
 8017100:	f04f 0a03 	mov.w	sl, #3
 8017104:	e7b1      	b.n	801706a <__gethex+0x1c4>
 8017106:	da09      	bge.n	801711c <__gethex+0x276>
 8017108:	1bf7      	subs	r7, r6, r7
 801710a:	4629      	mov	r1, r5
 801710c:	463a      	mov	r2, r7
 801710e:	9802      	ldr	r0, [sp, #8]
 8017110:	f000 fbe6 	bl	80178e0 <__lshift>
 8017114:	1be4      	subs	r4, r4, r7
 8017116:	4605      	mov	r5, r0
 8017118:	f100 0914 	add.w	r9, r0, #20
 801711c:	f04f 0a00 	mov.w	sl, #0
 8017120:	e7a8      	b.n	8017074 <__gethex+0x1ce>
 8017122:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8017126:	42a0      	cmp	r0, r4
 8017128:	dd6a      	ble.n	8017200 <__gethex+0x35a>
 801712a:	1b04      	subs	r4, r0, r4
 801712c:	42a6      	cmp	r6, r4
 801712e:	dc2e      	bgt.n	801718e <__gethex+0x2e8>
 8017130:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8017134:	2b02      	cmp	r3, #2
 8017136:	d022      	beq.n	801717e <__gethex+0x2d8>
 8017138:	2b03      	cmp	r3, #3
 801713a:	d024      	beq.n	8017186 <__gethex+0x2e0>
 801713c:	2b01      	cmp	r3, #1
 801713e:	d115      	bne.n	801716c <__gethex+0x2c6>
 8017140:	42a6      	cmp	r6, r4
 8017142:	d113      	bne.n	801716c <__gethex+0x2c6>
 8017144:	2e01      	cmp	r6, #1
 8017146:	dc0b      	bgt.n	8017160 <__gethex+0x2ba>
 8017148:	9a06      	ldr	r2, [sp, #24]
 801714a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801714e:	6013      	str	r3, [r2, #0]
 8017150:	2301      	movs	r3, #1
 8017152:	612b      	str	r3, [r5, #16]
 8017154:	f8c9 3000 	str.w	r3, [r9]
 8017158:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801715a:	2762      	movs	r7, #98	; 0x62
 801715c:	601d      	str	r5, [r3, #0]
 801715e:	e72a      	b.n	8016fb6 <__gethex+0x110>
 8017160:	1e71      	subs	r1, r6, #1
 8017162:	4628      	mov	r0, r5
 8017164:	f000 fd9a 	bl	8017c9c <__any_on>
 8017168:	2800      	cmp	r0, #0
 801716a:	d1ed      	bne.n	8017148 <__gethex+0x2a2>
 801716c:	4629      	mov	r1, r5
 801716e:	9802      	ldr	r0, [sp, #8]
 8017170:	f000 f9eb 	bl	801754a <_Bfree>
 8017174:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8017176:	2300      	movs	r3, #0
 8017178:	6013      	str	r3, [r2, #0]
 801717a:	2750      	movs	r7, #80	; 0x50
 801717c:	e71b      	b.n	8016fb6 <__gethex+0x110>
 801717e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017180:	2b00      	cmp	r3, #0
 8017182:	d0e1      	beq.n	8017148 <__gethex+0x2a2>
 8017184:	e7f2      	b.n	801716c <__gethex+0x2c6>
 8017186:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017188:	2b00      	cmp	r3, #0
 801718a:	d1dd      	bne.n	8017148 <__gethex+0x2a2>
 801718c:	e7ee      	b.n	801716c <__gethex+0x2c6>
 801718e:	1e67      	subs	r7, r4, #1
 8017190:	f1ba 0f00 	cmp.w	sl, #0
 8017194:	d131      	bne.n	80171fa <__gethex+0x354>
 8017196:	b127      	cbz	r7, 80171a2 <__gethex+0x2fc>
 8017198:	4639      	mov	r1, r7
 801719a:	4628      	mov	r0, r5
 801719c:	f000 fd7e 	bl	8017c9c <__any_on>
 80171a0:	4682      	mov	sl, r0
 80171a2:	117a      	asrs	r2, r7, #5
 80171a4:	2301      	movs	r3, #1
 80171a6:	f007 071f 	and.w	r7, r7, #31
 80171aa:	fa03 f707 	lsl.w	r7, r3, r7
 80171ae:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 80171b2:	4621      	mov	r1, r4
 80171b4:	421f      	tst	r7, r3
 80171b6:	4628      	mov	r0, r5
 80171b8:	bf18      	it	ne
 80171ba:	f04a 0a02 	orrne.w	sl, sl, #2
 80171be:	1b36      	subs	r6, r6, r4
 80171c0:	f7ff fe22 	bl	8016e08 <rshift>
 80171c4:	f8d8 4004 	ldr.w	r4, [r8, #4]
 80171c8:	2702      	movs	r7, #2
 80171ca:	f1ba 0f00 	cmp.w	sl, #0
 80171ce:	d048      	beq.n	8017262 <__gethex+0x3bc>
 80171d0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80171d4:	2b02      	cmp	r3, #2
 80171d6:	d015      	beq.n	8017204 <__gethex+0x35e>
 80171d8:	2b03      	cmp	r3, #3
 80171da:	d017      	beq.n	801720c <__gethex+0x366>
 80171dc:	2b01      	cmp	r3, #1
 80171de:	d109      	bne.n	80171f4 <__gethex+0x34e>
 80171e0:	f01a 0f02 	tst.w	sl, #2
 80171e4:	d006      	beq.n	80171f4 <__gethex+0x34e>
 80171e6:	f8d9 3000 	ldr.w	r3, [r9]
 80171ea:	ea4a 0a03 	orr.w	sl, sl, r3
 80171ee:	f01a 0f01 	tst.w	sl, #1
 80171f2:	d10e      	bne.n	8017212 <__gethex+0x36c>
 80171f4:	f047 0710 	orr.w	r7, r7, #16
 80171f8:	e033      	b.n	8017262 <__gethex+0x3bc>
 80171fa:	f04f 0a01 	mov.w	sl, #1
 80171fe:	e7d0      	b.n	80171a2 <__gethex+0x2fc>
 8017200:	2701      	movs	r7, #1
 8017202:	e7e2      	b.n	80171ca <__gethex+0x324>
 8017204:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017206:	f1c3 0301 	rsb	r3, r3, #1
 801720a:	9315      	str	r3, [sp, #84]	; 0x54
 801720c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801720e:	2b00      	cmp	r3, #0
 8017210:	d0f0      	beq.n	80171f4 <__gethex+0x34e>
 8017212:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8017216:	f105 0314 	add.w	r3, r5, #20
 801721a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 801721e:	eb03 010a 	add.w	r1, r3, sl
 8017222:	f04f 0c00 	mov.w	ip, #0
 8017226:	4618      	mov	r0, r3
 8017228:	f853 2b04 	ldr.w	r2, [r3], #4
 801722c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8017230:	d01c      	beq.n	801726c <__gethex+0x3c6>
 8017232:	3201      	adds	r2, #1
 8017234:	6002      	str	r2, [r0, #0]
 8017236:	2f02      	cmp	r7, #2
 8017238:	f105 0314 	add.w	r3, r5, #20
 801723c:	d138      	bne.n	80172b0 <__gethex+0x40a>
 801723e:	f8d8 2000 	ldr.w	r2, [r8]
 8017242:	3a01      	subs	r2, #1
 8017244:	42b2      	cmp	r2, r6
 8017246:	d10a      	bne.n	801725e <__gethex+0x3b8>
 8017248:	1171      	asrs	r1, r6, #5
 801724a:	2201      	movs	r2, #1
 801724c:	f006 061f 	and.w	r6, r6, #31
 8017250:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8017254:	fa02 f606 	lsl.w	r6, r2, r6
 8017258:	421e      	tst	r6, r3
 801725a:	bf18      	it	ne
 801725c:	4617      	movne	r7, r2
 801725e:	f047 0720 	orr.w	r7, r7, #32
 8017262:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8017264:	601d      	str	r5, [r3, #0]
 8017266:	9b06      	ldr	r3, [sp, #24]
 8017268:	601c      	str	r4, [r3, #0]
 801726a:	e6a4      	b.n	8016fb6 <__gethex+0x110>
 801726c:	4299      	cmp	r1, r3
 801726e:	f843 cc04 	str.w	ip, [r3, #-4]
 8017272:	d8d8      	bhi.n	8017226 <__gethex+0x380>
 8017274:	68ab      	ldr	r3, [r5, #8]
 8017276:	4599      	cmp	r9, r3
 8017278:	db12      	blt.n	80172a0 <__gethex+0x3fa>
 801727a:	6869      	ldr	r1, [r5, #4]
 801727c:	9802      	ldr	r0, [sp, #8]
 801727e:	3101      	adds	r1, #1
 8017280:	f000 f92f 	bl	80174e2 <_Balloc>
 8017284:	692a      	ldr	r2, [r5, #16]
 8017286:	3202      	adds	r2, #2
 8017288:	f105 010c 	add.w	r1, r5, #12
 801728c:	4683      	mov	fp, r0
 801728e:	0092      	lsls	r2, r2, #2
 8017290:	300c      	adds	r0, #12
 8017292:	f000 f91b 	bl	80174cc <memcpy>
 8017296:	4629      	mov	r1, r5
 8017298:	9802      	ldr	r0, [sp, #8]
 801729a:	f000 f956 	bl	801754a <_Bfree>
 801729e:	465d      	mov	r5, fp
 80172a0:	692b      	ldr	r3, [r5, #16]
 80172a2:	1c5a      	adds	r2, r3, #1
 80172a4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80172a8:	612a      	str	r2, [r5, #16]
 80172aa:	2201      	movs	r2, #1
 80172ac:	615a      	str	r2, [r3, #20]
 80172ae:	e7c2      	b.n	8017236 <__gethex+0x390>
 80172b0:	692a      	ldr	r2, [r5, #16]
 80172b2:	454a      	cmp	r2, r9
 80172b4:	dd0b      	ble.n	80172ce <__gethex+0x428>
 80172b6:	2101      	movs	r1, #1
 80172b8:	4628      	mov	r0, r5
 80172ba:	f7ff fda5 	bl	8016e08 <rshift>
 80172be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80172c2:	3401      	adds	r4, #1
 80172c4:	42a3      	cmp	r3, r4
 80172c6:	f6ff aed9 	blt.w	801707c <__gethex+0x1d6>
 80172ca:	2701      	movs	r7, #1
 80172cc:	e7c7      	b.n	801725e <__gethex+0x3b8>
 80172ce:	f016 061f 	ands.w	r6, r6, #31
 80172d2:	d0fa      	beq.n	80172ca <__gethex+0x424>
 80172d4:	449a      	add	sl, r3
 80172d6:	f1c6 0620 	rsb	r6, r6, #32
 80172da:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80172de:	f000 f9c4 	bl	801766a <__hi0bits>
 80172e2:	42b0      	cmp	r0, r6
 80172e4:	dbe7      	blt.n	80172b6 <__gethex+0x410>
 80172e6:	e7f0      	b.n	80172ca <__gethex+0x424>

080172e8 <L_shift>:
 80172e8:	f1c2 0208 	rsb	r2, r2, #8
 80172ec:	0092      	lsls	r2, r2, #2
 80172ee:	b570      	push	{r4, r5, r6, lr}
 80172f0:	f1c2 0620 	rsb	r6, r2, #32
 80172f4:	6843      	ldr	r3, [r0, #4]
 80172f6:	6804      	ldr	r4, [r0, #0]
 80172f8:	fa03 f506 	lsl.w	r5, r3, r6
 80172fc:	432c      	orrs	r4, r5
 80172fe:	40d3      	lsrs	r3, r2
 8017300:	6004      	str	r4, [r0, #0]
 8017302:	f840 3f04 	str.w	r3, [r0, #4]!
 8017306:	4288      	cmp	r0, r1
 8017308:	d3f4      	bcc.n	80172f4 <L_shift+0xc>
 801730a:	bd70      	pop	{r4, r5, r6, pc}

0801730c <__match>:
 801730c:	b530      	push	{r4, r5, lr}
 801730e:	6803      	ldr	r3, [r0, #0]
 8017310:	3301      	adds	r3, #1
 8017312:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017316:	b914      	cbnz	r4, 801731e <__match+0x12>
 8017318:	6003      	str	r3, [r0, #0]
 801731a:	2001      	movs	r0, #1
 801731c:	bd30      	pop	{r4, r5, pc}
 801731e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017322:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8017326:	2d19      	cmp	r5, #25
 8017328:	bf98      	it	ls
 801732a:	3220      	addls	r2, #32
 801732c:	42a2      	cmp	r2, r4
 801732e:	d0f0      	beq.n	8017312 <__match+0x6>
 8017330:	2000      	movs	r0, #0
 8017332:	e7f3      	b.n	801731c <__match+0x10>

08017334 <__hexnan>:
 8017334:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017338:	680b      	ldr	r3, [r1, #0]
 801733a:	6801      	ldr	r1, [r0, #0]
 801733c:	115f      	asrs	r7, r3, #5
 801733e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8017342:	f013 031f 	ands.w	r3, r3, #31
 8017346:	b087      	sub	sp, #28
 8017348:	bf18      	it	ne
 801734a:	3704      	addne	r7, #4
 801734c:	2500      	movs	r5, #0
 801734e:	1f3e      	subs	r6, r7, #4
 8017350:	4682      	mov	sl, r0
 8017352:	4690      	mov	r8, r2
 8017354:	9301      	str	r3, [sp, #4]
 8017356:	f847 5c04 	str.w	r5, [r7, #-4]
 801735a:	46b1      	mov	r9, r6
 801735c:	4634      	mov	r4, r6
 801735e:	9502      	str	r5, [sp, #8]
 8017360:	46ab      	mov	fp, r5
 8017362:	784a      	ldrb	r2, [r1, #1]
 8017364:	1c4b      	adds	r3, r1, #1
 8017366:	9303      	str	r3, [sp, #12]
 8017368:	b342      	cbz	r2, 80173bc <__hexnan+0x88>
 801736a:	4610      	mov	r0, r2
 801736c:	9105      	str	r1, [sp, #20]
 801736e:	9204      	str	r2, [sp, #16]
 8017370:	f7ff fd84 	bl	8016e7c <__hexdig_fun>
 8017374:	2800      	cmp	r0, #0
 8017376:	d143      	bne.n	8017400 <__hexnan+0xcc>
 8017378:	9a04      	ldr	r2, [sp, #16]
 801737a:	9905      	ldr	r1, [sp, #20]
 801737c:	2a20      	cmp	r2, #32
 801737e:	d818      	bhi.n	80173b2 <__hexnan+0x7e>
 8017380:	9b02      	ldr	r3, [sp, #8]
 8017382:	459b      	cmp	fp, r3
 8017384:	dd13      	ble.n	80173ae <__hexnan+0x7a>
 8017386:	454c      	cmp	r4, r9
 8017388:	d206      	bcs.n	8017398 <__hexnan+0x64>
 801738a:	2d07      	cmp	r5, #7
 801738c:	dc04      	bgt.n	8017398 <__hexnan+0x64>
 801738e:	462a      	mov	r2, r5
 8017390:	4649      	mov	r1, r9
 8017392:	4620      	mov	r0, r4
 8017394:	f7ff ffa8 	bl	80172e8 <L_shift>
 8017398:	4544      	cmp	r4, r8
 801739a:	d944      	bls.n	8017426 <__hexnan+0xf2>
 801739c:	2300      	movs	r3, #0
 801739e:	f1a4 0904 	sub.w	r9, r4, #4
 80173a2:	f844 3c04 	str.w	r3, [r4, #-4]
 80173a6:	f8cd b008 	str.w	fp, [sp, #8]
 80173aa:	464c      	mov	r4, r9
 80173ac:	461d      	mov	r5, r3
 80173ae:	9903      	ldr	r1, [sp, #12]
 80173b0:	e7d7      	b.n	8017362 <__hexnan+0x2e>
 80173b2:	2a29      	cmp	r2, #41	; 0x29
 80173b4:	d14a      	bne.n	801744c <__hexnan+0x118>
 80173b6:	3102      	adds	r1, #2
 80173b8:	f8ca 1000 	str.w	r1, [sl]
 80173bc:	f1bb 0f00 	cmp.w	fp, #0
 80173c0:	d044      	beq.n	801744c <__hexnan+0x118>
 80173c2:	454c      	cmp	r4, r9
 80173c4:	d206      	bcs.n	80173d4 <__hexnan+0xa0>
 80173c6:	2d07      	cmp	r5, #7
 80173c8:	dc04      	bgt.n	80173d4 <__hexnan+0xa0>
 80173ca:	462a      	mov	r2, r5
 80173cc:	4649      	mov	r1, r9
 80173ce:	4620      	mov	r0, r4
 80173d0:	f7ff ff8a 	bl	80172e8 <L_shift>
 80173d4:	4544      	cmp	r4, r8
 80173d6:	d928      	bls.n	801742a <__hexnan+0xf6>
 80173d8:	4643      	mov	r3, r8
 80173da:	f854 2b04 	ldr.w	r2, [r4], #4
 80173de:	f843 2b04 	str.w	r2, [r3], #4
 80173e2:	42a6      	cmp	r6, r4
 80173e4:	d2f9      	bcs.n	80173da <__hexnan+0xa6>
 80173e6:	2200      	movs	r2, #0
 80173e8:	f843 2b04 	str.w	r2, [r3], #4
 80173ec:	429e      	cmp	r6, r3
 80173ee:	d2fb      	bcs.n	80173e8 <__hexnan+0xb4>
 80173f0:	6833      	ldr	r3, [r6, #0]
 80173f2:	b91b      	cbnz	r3, 80173fc <__hexnan+0xc8>
 80173f4:	4546      	cmp	r6, r8
 80173f6:	d127      	bne.n	8017448 <__hexnan+0x114>
 80173f8:	2301      	movs	r3, #1
 80173fa:	6033      	str	r3, [r6, #0]
 80173fc:	2005      	movs	r0, #5
 80173fe:	e026      	b.n	801744e <__hexnan+0x11a>
 8017400:	3501      	adds	r5, #1
 8017402:	2d08      	cmp	r5, #8
 8017404:	f10b 0b01 	add.w	fp, fp, #1
 8017408:	dd06      	ble.n	8017418 <__hexnan+0xe4>
 801740a:	4544      	cmp	r4, r8
 801740c:	d9cf      	bls.n	80173ae <__hexnan+0x7a>
 801740e:	2300      	movs	r3, #0
 8017410:	f844 3c04 	str.w	r3, [r4, #-4]
 8017414:	2501      	movs	r5, #1
 8017416:	3c04      	subs	r4, #4
 8017418:	6822      	ldr	r2, [r4, #0]
 801741a:	f000 000f 	and.w	r0, r0, #15
 801741e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8017422:	6020      	str	r0, [r4, #0]
 8017424:	e7c3      	b.n	80173ae <__hexnan+0x7a>
 8017426:	2508      	movs	r5, #8
 8017428:	e7c1      	b.n	80173ae <__hexnan+0x7a>
 801742a:	9b01      	ldr	r3, [sp, #4]
 801742c:	2b00      	cmp	r3, #0
 801742e:	d0df      	beq.n	80173f0 <__hexnan+0xbc>
 8017430:	f04f 32ff 	mov.w	r2, #4294967295
 8017434:	f1c3 0320 	rsb	r3, r3, #32
 8017438:	fa22 f303 	lsr.w	r3, r2, r3
 801743c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8017440:	401a      	ands	r2, r3
 8017442:	f847 2c04 	str.w	r2, [r7, #-4]
 8017446:	e7d3      	b.n	80173f0 <__hexnan+0xbc>
 8017448:	3e04      	subs	r6, #4
 801744a:	e7d1      	b.n	80173f0 <__hexnan+0xbc>
 801744c:	2004      	movs	r0, #4
 801744e:	b007      	add	sp, #28
 8017450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08017454 <__locale_ctype_ptr_l>:
 8017454:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8017458:	4770      	bx	lr
	...

0801745c <__locale_ctype_ptr>:
 801745c:	4b04      	ldr	r3, [pc, #16]	; (8017470 <__locale_ctype_ptr+0x14>)
 801745e:	4a05      	ldr	r2, [pc, #20]	; (8017474 <__locale_ctype_ptr+0x18>)
 8017460:	681b      	ldr	r3, [r3, #0]
 8017462:	6a1b      	ldr	r3, [r3, #32]
 8017464:	2b00      	cmp	r3, #0
 8017466:	bf08      	it	eq
 8017468:	4613      	moveq	r3, r2
 801746a:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 801746e:	4770      	bx	lr
 8017470:	2000000c 	.word	0x2000000c
 8017474:	20000070 	.word	0x20000070

08017478 <__localeconv_l>:
 8017478:	30f0      	adds	r0, #240	; 0xf0
 801747a:	4770      	bx	lr

0801747c <_localeconv_r>:
 801747c:	4b04      	ldr	r3, [pc, #16]	; (8017490 <_localeconv_r+0x14>)
 801747e:	681b      	ldr	r3, [r3, #0]
 8017480:	6a18      	ldr	r0, [r3, #32]
 8017482:	4b04      	ldr	r3, [pc, #16]	; (8017494 <_localeconv_r+0x18>)
 8017484:	2800      	cmp	r0, #0
 8017486:	bf08      	it	eq
 8017488:	4618      	moveq	r0, r3
 801748a:	30f0      	adds	r0, #240	; 0xf0
 801748c:	4770      	bx	lr
 801748e:	bf00      	nop
 8017490:	2000000c 	.word	0x2000000c
 8017494:	20000070 	.word	0x20000070

08017498 <malloc>:
 8017498:	4b02      	ldr	r3, [pc, #8]	; (80174a4 <malloc+0xc>)
 801749a:	4601      	mov	r1, r0
 801749c:	6818      	ldr	r0, [r3, #0]
 801749e:	f000 bc7b 	b.w	8017d98 <_malloc_r>
 80174a2:	bf00      	nop
 80174a4:	2000000c 	.word	0x2000000c

080174a8 <__ascii_mbtowc>:
 80174a8:	b082      	sub	sp, #8
 80174aa:	b901      	cbnz	r1, 80174ae <__ascii_mbtowc+0x6>
 80174ac:	a901      	add	r1, sp, #4
 80174ae:	b142      	cbz	r2, 80174c2 <__ascii_mbtowc+0x1a>
 80174b0:	b14b      	cbz	r3, 80174c6 <__ascii_mbtowc+0x1e>
 80174b2:	7813      	ldrb	r3, [r2, #0]
 80174b4:	600b      	str	r3, [r1, #0]
 80174b6:	7812      	ldrb	r2, [r2, #0]
 80174b8:	1c10      	adds	r0, r2, #0
 80174ba:	bf18      	it	ne
 80174bc:	2001      	movne	r0, #1
 80174be:	b002      	add	sp, #8
 80174c0:	4770      	bx	lr
 80174c2:	4610      	mov	r0, r2
 80174c4:	e7fb      	b.n	80174be <__ascii_mbtowc+0x16>
 80174c6:	f06f 0001 	mvn.w	r0, #1
 80174ca:	e7f8      	b.n	80174be <__ascii_mbtowc+0x16>

080174cc <memcpy>:
 80174cc:	b510      	push	{r4, lr}
 80174ce:	1e43      	subs	r3, r0, #1
 80174d0:	440a      	add	r2, r1
 80174d2:	4291      	cmp	r1, r2
 80174d4:	d100      	bne.n	80174d8 <memcpy+0xc>
 80174d6:	bd10      	pop	{r4, pc}
 80174d8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80174dc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80174e0:	e7f7      	b.n	80174d2 <memcpy+0x6>

080174e2 <_Balloc>:
 80174e2:	b570      	push	{r4, r5, r6, lr}
 80174e4:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80174e6:	4604      	mov	r4, r0
 80174e8:	460e      	mov	r6, r1
 80174ea:	b93d      	cbnz	r5, 80174fc <_Balloc+0x1a>
 80174ec:	2010      	movs	r0, #16
 80174ee:	f7ff ffd3 	bl	8017498 <malloc>
 80174f2:	6260      	str	r0, [r4, #36]	; 0x24
 80174f4:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80174f8:	6005      	str	r5, [r0, #0]
 80174fa:	60c5      	str	r5, [r0, #12]
 80174fc:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80174fe:	68eb      	ldr	r3, [r5, #12]
 8017500:	b183      	cbz	r3, 8017524 <_Balloc+0x42>
 8017502:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017504:	68db      	ldr	r3, [r3, #12]
 8017506:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801750a:	b9b8      	cbnz	r0, 801753c <_Balloc+0x5a>
 801750c:	2101      	movs	r1, #1
 801750e:	fa01 f506 	lsl.w	r5, r1, r6
 8017512:	1d6a      	adds	r2, r5, #5
 8017514:	0092      	lsls	r2, r2, #2
 8017516:	4620      	mov	r0, r4
 8017518:	f000 fbe1 	bl	8017cde <_calloc_r>
 801751c:	b160      	cbz	r0, 8017538 <_Balloc+0x56>
 801751e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8017522:	e00e      	b.n	8017542 <_Balloc+0x60>
 8017524:	2221      	movs	r2, #33	; 0x21
 8017526:	2104      	movs	r1, #4
 8017528:	4620      	mov	r0, r4
 801752a:	f000 fbd8 	bl	8017cde <_calloc_r>
 801752e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017530:	60e8      	str	r0, [r5, #12]
 8017532:	68db      	ldr	r3, [r3, #12]
 8017534:	2b00      	cmp	r3, #0
 8017536:	d1e4      	bne.n	8017502 <_Balloc+0x20>
 8017538:	2000      	movs	r0, #0
 801753a:	bd70      	pop	{r4, r5, r6, pc}
 801753c:	6802      	ldr	r2, [r0, #0]
 801753e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8017542:	2300      	movs	r3, #0
 8017544:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8017548:	e7f7      	b.n	801753a <_Balloc+0x58>

0801754a <_Bfree>:
 801754a:	b570      	push	{r4, r5, r6, lr}
 801754c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801754e:	4606      	mov	r6, r0
 8017550:	460d      	mov	r5, r1
 8017552:	b93c      	cbnz	r4, 8017564 <_Bfree+0x1a>
 8017554:	2010      	movs	r0, #16
 8017556:	f7ff ff9f 	bl	8017498 <malloc>
 801755a:	6270      	str	r0, [r6, #36]	; 0x24
 801755c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8017560:	6004      	str	r4, [r0, #0]
 8017562:	60c4      	str	r4, [r0, #12]
 8017564:	b13d      	cbz	r5, 8017576 <_Bfree+0x2c>
 8017566:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8017568:	686a      	ldr	r2, [r5, #4]
 801756a:	68db      	ldr	r3, [r3, #12]
 801756c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8017570:	6029      	str	r1, [r5, #0]
 8017572:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8017576:	bd70      	pop	{r4, r5, r6, pc}

08017578 <__multadd>:
 8017578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801757c:	690d      	ldr	r5, [r1, #16]
 801757e:	461f      	mov	r7, r3
 8017580:	4606      	mov	r6, r0
 8017582:	460c      	mov	r4, r1
 8017584:	f101 0c14 	add.w	ip, r1, #20
 8017588:	2300      	movs	r3, #0
 801758a:	f8dc 0000 	ldr.w	r0, [ip]
 801758e:	b281      	uxth	r1, r0
 8017590:	fb02 7101 	mla	r1, r2, r1, r7
 8017594:	0c0f      	lsrs	r7, r1, #16
 8017596:	0c00      	lsrs	r0, r0, #16
 8017598:	fb02 7000 	mla	r0, r2, r0, r7
 801759c:	b289      	uxth	r1, r1
 801759e:	3301      	adds	r3, #1
 80175a0:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80175a4:	429d      	cmp	r5, r3
 80175a6:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80175aa:	f84c 1b04 	str.w	r1, [ip], #4
 80175ae:	dcec      	bgt.n	801758a <__multadd+0x12>
 80175b0:	b1d7      	cbz	r7, 80175e8 <__multadd+0x70>
 80175b2:	68a3      	ldr	r3, [r4, #8]
 80175b4:	42ab      	cmp	r3, r5
 80175b6:	dc12      	bgt.n	80175de <__multadd+0x66>
 80175b8:	6861      	ldr	r1, [r4, #4]
 80175ba:	4630      	mov	r0, r6
 80175bc:	3101      	adds	r1, #1
 80175be:	f7ff ff90 	bl	80174e2 <_Balloc>
 80175c2:	6922      	ldr	r2, [r4, #16]
 80175c4:	3202      	adds	r2, #2
 80175c6:	f104 010c 	add.w	r1, r4, #12
 80175ca:	4680      	mov	r8, r0
 80175cc:	0092      	lsls	r2, r2, #2
 80175ce:	300c      	adds	r0, #12
 80175d0:	f7ff ff7c 	bl	80174cc <memcpy>
 80175d4:	4621      	mov	r1, r4
 80175d6:	4630      	mov	r0, r6
 80175d8:	f7ff ffb7 	bl	801754a <_Bfree>
 80175dc:	4644      	mov	r4, r8
 80175de:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80175e2:	3501      	adds	r5, #1
 80175e4:	615f      	str	r7, [r3, #20]
 80175e6:	6125      	str	r5, [r4, #16]
 80175e8:	4620      	mov	r0, r4
 80175ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080175ee <__s2b>:
 80175ee:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80175f2:	460c      	mov	r4, r1
 80175f4:	4615      	mov	r5, r2
 80175f6:	461f      	mov	r7, r3
 80175f8:	2209      	movs	r2, #9
 80175fa:	3308      	adds	r3, #8
 80175fc:	4606      	mov	r6, r0
 80175fe:	fb93 f3f2 	sdiv	r3, r3, r2
 8017602:	2100      	movs	r1, #0
 8017604:	2201      	movs	r2, #1
 8017606:	429a      	cmp	r2, r3
 8017608:	db20      	blt.n	801764c <__s2b+0x5e>
 801760a:	4630      	mov	r0, r6
 801760c:	f7ff ff69 	bl	80174e2 <_Balloc>
 8017610:	9b08      	ldr	r3, [sp, #32]
 8017612:	6143      	str	r3, [r0, #20]
 8017614:	2d09      	cmp	r5, #9
 8017616:	f04f 0301 	mov.w	r3, #1
 801761a:	6103      	str	r3, [r0, #16]
 801761c:	dd19      	ble.n	8017652 <__s2b+0x64>
 801761e:	f104 0809 	add.w	r8, r4, #9
 8017622:	46c1      	mov	r9, r8
 8017624:	442c      	add	r4, r5
 8017626:	f819 3b01 	ldrb.w	r3, [r9], #1
 801762a:	4601      	mov	r1, r0
 801762c:	3b30      	subs	r3, #48	; 0x30
 801762e:	220a      	movs	r2, #10
 8017630:	4630      	mov	r0, r6
 8017632:	f7ff ffa1 	bl	8017578 <__multadd>
 8017636:	45a1      	cmp	r9, r4
 8017638:	d1f5      	bne.n	8017626 <__s2b+0x38>
 801763a:	eb08 0405 	add.w	r4, r8, r5
 801763e:	3c08      	subs	r4, #8
 8017640:	1b2d      	subs	r5, r5, r4
 8017642:	1963      	adds	r3, r4, r5
 8017644:	42bb      	cmp	r3, r7
 8017646:	db07      	blt.n	8017658 <__s2b+0x6a>
 8017648:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801764c:	0052      	lsls	r2, r2, #1
 801764e:	3101      	adds	r1, #1
 8017650:	e7d9      	b.n	8017606 <__s2b+0x18>
 8017652:	340a      	adds	r4, #10
 8017654:	2509      	movs	r5, #9
 8017656:	e7f3      	b.n	8017640 <__s2b+0x52>
 8017658:	f814 3b01 	ldrb.w	r3, [r4], #1
 801765c:	4601      	mov	r1, r0
 801765e:	3b30      	subs	r3, #48	; 0x30
 8017660:	220a      	movs	r2, #10
 8017662:	4630      	mov	r0, r6
 8017664:	f7ff ff88 	bl	8017578 <__multadd>
 8017668:	e7eb      	b.n	8017642 <__s2b+0x54>

0801766a <__hi0bits>:
 801766a:	0c02      	lsrs	r2, r0, #16
 801766c:	0412      	lsls	r2, r2, #16
 801766e:	4603      	mov	r3, r0
 8017670:	b9b2      	cbnz	r2, 80176a0 <__hi0bits+0x36>
 8017672:	0403      	lsls	r3, r0, #16
 8017674:	2010      	movs	r0, #16
 8017676:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801767a:	bf04      	itt	eq
 801767c:	021b      	lsleq	r3, r3, #8
 801767e:	3008      	addeq	r0, #8
 8017680:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8017684:	bf04      	itt	eq
 8017686:	011b      	lsleq	r3, r3, #4
 8017688:	3004      	addeq	r0, #4
 801768a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801768e:	bf04      	itt	eq
 8017690:	009b      	lsleq	r3, r3, #2
 8017692:	3002      	addeq	r0, #2
 8017694:	2b00      	cmp	r3, #0
 8017696:	db06      	blt.n	80176a6 <__hi0bits+0x3c>
 8017698:	005b      	lsls	r3, r3, #1
 801769a:	d503      	bpl.n	80176a4 <__hi0bits+0x3a>
 801769c:	3001      	adds	r0, #1
 801769e:	4770      	bx	lr
 80176a0:	2000      	movs	r0, #0
 80176a2:	e7e8      	b.n	8017676 <__hi0bits+0xc>
 80176a4:	2020      	movs	r0, #32
 80176a6:	4770      	bx	lr

080176a8 <__lo0bits>:
 80176a8:	6803      	ldr	r3, [r0, #0]
 80176aa:	f013 0207 	ands.w	r2, r3, #7
 80176ae:	4601      	mov	r1, r0
 80176b0:	d00b      	beq.n	80176ca <__lo0bits+0x22>
 80176b2:	07da      	lsls	r2, r3, #31
 80176b4:	d423      	bmi.n	80176fe <__lo0bits+0x56>
 80176b6:	0798      	lsls	r0, r3, #30
 80176b8:	bf49      	itett	mi
 80176ba:	085b      	lsrmi	r3, r3, #1
 80176bc:	089b      	lsrpl	r3, r3, #2
 80176be:	2001      	movmi	r0, #1
 80176c0:	600b      	strmi	r3, [r1, #0]
 80176c2:	bf5c      	itt	pl
 80176c4:	600b      	strpl	r3, [r1, #0]
 80176c6:	2002      	movpl	r0, #2
 80176c8:	4770      	bx	lr
 80176ca:	b298      	uxth	r0, r3
 80176cc:	b9a8      	cbnz	r0, 80176fa <__lo0bits+0x52>
 80176ce:	0c1b      	lsrs	r3, r3, #16
 80176d0:	2010      	movs	r0, #16
 80176d2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80176d6:	bf04      	itt	eq
 80176d8:	0a1b      	lsreq	r3, r3, #8
 80176da:	3008      	addeq	r0, #8
 80176dc:	071a      	lsls	r2, r3, #28
 80176de:	bf04      	itt	eq
 80176e0:	091b      	lsreq	r3, r3, #4
 80176e2:	3004      	addeq	r0, #4
 80176e4:	079a      	lsls	r2, r3, #30
 80176e6:	bf04      	itt	eq
 80176e8:	089b      	lsreq	r3, r3, #2
 80176ea:	3002      	addeq	r0, #2
 80176ec:	07da      	lsls	r2, r3, #31
 80176ee:	d402      	bmi.n	80176f6 <__lo0bits+0x4e>
 80176f0:	085b      	lsrs	r3, r3, #1
 80176f2:	d006      	beq.n	8017702 <__lo0bits+0x5a>
 80176f4:	3001      	adds	r0, #1
 80176f6:	600b      	str	r3, [r1, #0]
 80176f8:	4770      	bx	lr
 80176fa:	4610      	mov	r0, r2
 80176fc:	e7e9      	b.n	80176d2 <__lo0bits+0x2a>
 80176fe:	2000      	movs	r0, #0
 8017700:	4770      	bx	lr
 8017702:	2020      	movs	r0, #32
 8017704:	4770      	bx	lr

08017706 <__i2b>:
 8017706:	b510      	push	{r4, lr}
 8017708:	460c      	mov	r4, r1
 801770a:	2101      	movs	r1, #1
 801770c:	f7ff fee9 	bl	80174e2 <_Balloc>
 8017710:	2201      	movs	r2, #1
 8017712:	6144      	str	r4, [r0, #20]
 8017714:	6102      	str	r2, [r0, #16]
 8017716:	bd10      	pop	{r4, pc}

08017718 <__multiply>:
 8017718:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801771c:	4614      	mov	r4, r2
 801771e:	690a      	ldr	r2, [r1, #16]
 8017720:	6923      	ldr	r3, [r4, #16]
 8017722:	429a      	cmp	r2, r3
 8017724:	bfb8      	it	lt
 8017726:	460b      	movlt	r3, r1
 8017728:	4688      	mov	r8, r1
 801772a:	bfbc      	itt	lt
 801772c:	46a0      	movlt	r8, r4
 801772e:	461c      	movlt	r4, r3
 8017730:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8017734:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8017738:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801773c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8017740:	eb07 0609 	add.w	r6, r7, r9
 8017744:	42b3      	cmp	r3, r6
 8017746:	bfb8      	it	lt
 8017748:	3101      	addlt	r1, #1
 801774a:	f7ff feca 	bl	80174e2 <_Balloc>
 801774e:	f100 0514 	add.w	r5, r0, #20
 8017752:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8017756:	462b      	mov	r3, r5
 8017758:	2200      	movs	r2, #0
 801775a:	4573      	cmp	r3, lr
 801775c:	d316      	bcc.n	801778c <__multiply+0x74>
 801775e:	f104 0214 	add.w	r2, r4, #20
 8017762:	f108 0114 	add.w	r1, r8, #20
 8017766:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801776a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 801776e:	9300      	str	r3, [sp, #0]
 8017770:	9b00      	ldr	r3, [sp, #0]
 8017772:	9201      	str	r2, [sp, #4]
 8017774:	4293      	cmp	r3, r2
 8017776:	d80c      	bhi.n	8017792 <__multiply+0x7a>
 8017778:	2e00      	cmp	r6, #0
 801777a:	dd03      	ble.n	8017784 <__multiply+0x6c>
 801777c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8017780:	2b00      	cmp	r3, #0
 8017782:	d05d      	beq.n	8017840 <__multiply+0x128>
 8017784:	6106      	str	r6, [r0, #16]
 8017786:	b003      	add	sp, #12
 8017788:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801778c:	f843 2b04 	str.w	r2, [r3], #4
 8017790:	e7e3      	b.n	801775a <__multiply+0x42>
 8017792:	f8b2 b000 	ldrh.w	fp, [r2]
 8017796:	f1bb 0f00 	cmp.w	fp, #0
 801779a:	d023      	beq.n	80177e4 <__multiply+0xcc>
 801779c:	4689      	mov	r9, r1
 801779e:	46ac      	mov	ip, r5
 80177a0:	f04f 0800 	mov.w	r8, #0
 80177a4:	f859 4b04 	ldr.w	r4, [r9], #4
 80177a8:	f8dc a000 	ldr.w	sl, [ip]
 80177ac:	b2a3      	uxth	r3, r4
 80177ae:	fa1f fa8a 	uxth.w	sl, sl
 80177b2:	fb0b a303 	mla	r3, fp, r3, sl
 80177b6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80177ba:	f8dc 4000 	ldr.w	r4, [ip]
 80177be:	4443      	add	r3, r8
 80177c0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80177c4:	fb0b 840a 	mla	r4, fp, sl, r8
 80177c8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80177cc:	46e2      	mov	sl, ip
 80177ce:	b29b      	uxth	r3, r3
 80177d0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80177d4:	454f      	cmp	r7, r9
 80177d6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80177da:	f84a 3b04 	str.w	r3, [sl], #4
 80177de:	d82b      	bhi.n	8017838 <__multiply+0x120>
 80177e0:	f8cc 8004 	str.w	r8, [ip, #4]
 80177e4:	9b01      	ldr	r3, [sp, #4]
 80177e6:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80177ea:	3204      	adds	r2, #4
 80177ec:	f1ba 0f00 	cmp.w	sl, #0
 80177f0:	d020      	beq.n	8017834 <__multiply+0x11c>
 80177f2:	682b      	ldr	r3, [r5, #0]
 80177f4:	4689      	mov	r9, r1
 80177f6:	46a8      	mov	r8, r5
 80177f8:	f04f 0b00 	mov.w	fp, #0
 80177fc:	f8b9 c000 	ldrh.w	ip, [r9]
 8017800:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8017804:	fb0a 440c 	mla	r4, sl, ip, r4
 8017808:	445c      	add	r4, fp
 801780a:	46c4      	mov	ip, r8
 801780c:	b29b      	uxth	r3, r3
 801780e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8017812:	f84c 3b04 	str.w	r3, [ip], #4
 8017816:	f859 3b04 	ldr.w	r3, [r9], #4
 801781a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 801781e:	0c1b      	lsrs	r3, r3, #16
 8017820:	fb0a b303 	mla	r3, sl, r3, fp
 8017824:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8017828:	454f      	cmp	r7, r9
 801782a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 801782e:	d805      	bhi.n	801783c <__multiply+0x124>
 8017830:	f8c8 3004 	str.w	r3, [r8, #4]
 8017834:	3504      	adds	r5, #4
 8017836:	e79b      	b.n	8017770 <__multiply+0x58>
 8017838:	46d4      	mov	ip, sl
 801783a:	e7b3      	b.n	80177a4 <__multiply+0x8c>
 801783c:	46e0      	mov	r8, ip
 801783e:	e7dd      	b.n	80177fc <__multiply+0xe4>
 8017840:	3e01      	subs	r6, #1
 8017842:	e799      	b.n	8017778 <__multiply+0x60>

08017844 <__pow5mult>:
 8017844:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017848:	4615      	mov	r5, r2
 801784a:	f012 0203 	ands.w	r2, r2, #3
 801784e:	4606      	mov	r6, r0
 8017850:	460f      	mov	r7, r1
 8017852:	d007      	beq.n	8017864 <__pow5mult+0x20>
 8017854:	3a01      	subs	r2, #1
 8017856:	4c21      	ldr	r4, [pc, #132]	; (80178dc <__pow5mult+0x98>)
 8017858:	2300      	movs	r3, #0
 801785a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801785e:	f7ff fe8b 	bl	8017578 <__multadd>
 8017862:	4607      	mov	r7, r0
 8017864:	10ad      	asrs	r5, r5, #2
 8017866:	d035      	beq.n	80178d4 <__pow5mult+0x90>
 8017868:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801786a:	b93c      	cbnz	r4, 801787c <__pow5mult+0x38>
 801786c:	2010      	movs	r0, #16
 801786e:	f7ff fe13 	bl	8017498 <malloc>
 8017872:	6270      	str	r0, [r6, #36]	; 0x24
 8017874:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8017878:	6004      	str	r4, [r0, #0]
 801787a:	60c4      	str	r4, [r0, #12]
 801787c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8017880:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8017884:	b94c      	cbnz	r4, 801789a <__pow5mult+0x56>
 8017886:	f240 2171 	movw	r1, #625	; 0x271
 801788a:	4630      	mov	r0, r6
 801788c:	f7ff ff3b 	bl	8017706 <__i2b>
 8017890:	2300      	movs	r3, #0
 8017892:	f8c8 0008 	str.w	r0, [r8, #8]
 8017896:	4604      	mov	r4, r0
 8017898:	6003      	str	r3, [r0, #0]
 801789a:	f04f 0800 	mov.w	r8, #0
 801789e:	07eb      	lsls	r3, r5, #31
 80178a0:	d50a      	bpl.n	80178b8 <__pow5mult+0x74>
 80178a2:	4639      	mov	r1, r7
 80178a4:	4622      	mov	r2, r4
 80178a6:	4630      	mov	r0, r6
 80178a8:	f7ff ff36 	bl	8017718 <__multiply>
 80178ac:	4639      	mov	r1, r7
 80178ae:	4681      	mov	r9, r0
 80178b0:	4630      	mov	r0, r6
 80178b2:	f7ff fe4a 	bl	801754a <_Bfree>
 80178b6:	464f      	mov	r7, r9
 80178b8:	106d      	asrs	r5, r5, #1
 80178ba:	d00b      	beq.n	80178d4 <__pow5mult+0x90>
 80178bc:	6820      	ldr	r0, [r4, #0]
 80178be:	b938      	cbnz	r0, 80178d0 <__pow5mult+0x8c>
 80178c0:	4622      	mov	r2, r4
 80178c2:	4621      	mov	r1, r4
 80178c4:	4630      	mov	r0, r6
 80178c6:	f7ff ff27 	bl	8017718 <__multiply>
 80178ca:	6020      	str	r0, [r4, #0]
 80178cc:	f8c0 8000 	str.w	r8, [r0]
 80178d0:	4604      	mov	r4, r0
 80178d2:	e7e4      	b.n	801789e <__pow5mult+0x5a>
 80178d4:	4638      	mov	r0, r7
 80178d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80178da:	bf00      	nop
 80178dc:	08019088 	.word	0x08019088

080178e0 <__lshift>:
 80178e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80178e4:	460c      	mov	r4, r1
 80178e6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80178ea:	6923      	ldr	r3, [r4, #16]
 80178ec:	6849      	ldr	r1, [r1, #4]
 80178ee:	eb0a 0903 	add.w	r9, sl, r3
 80178f2:	68a3      	ldr	r3, [r4, #8]
 80178f4:	4607      	mov	r7, r0
 80178f6:	4616      	mov	r6, r2
 80178f8:	f109 0501 	add.w	r5, r9, #1
 80178fc:	42ab      	cmp	r3, r5
 80178fe:	db32      	blt.n	8017966 <__lshift+0x86>
 8017900:	4638      	mov	r0, r7
 8017902:	f7ff fdee 	bl	80174e2 <_Balloc>
 8017906:	2300      	movs	r3, #0
 8017908:	4680      	mov	r8, r0
 801790a:	f100 0114 	add.w	r1, r0, #20
 801790e:	461a      	mov	r2, r3
 8017910:	4553      	cmp	r3, sl
 8017912:	db2b      	blt.n	801796c <__lshift+0x8c>
 8017914:	6920      	ldr	r0, [r4, #16]
 8017916:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801791a:	f104 0314 	add.w	r3, r4, #20
 801791e:	f016 021f 	ands.w	r2, r6, #31
 8017922:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8017926:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801792a:	d025      	beq.n	8017978 <__lshift+0x98>
 801792c:	f1c2 0e20 	rsb	lr, r2, #32
 8017930:	2000      	movs	r0, #0
 8017932:	681e      	ldr	r6, [r3, #0]
 8017934:	468a      	mov	sl, r1
 8017936:	4096      	lsls	r6, r2
 8017938:	4330      	orrs	r0, r6
 801793a:	f84a 0b04 	str.w	r0, [sl], #4
 801793e:	f853 0b04 	ldr.w	r0, [r3], #4
 8017942:	459c      	cmp	ip, r3
 8017944:	fa20 f00e 	lsr.w	r0, r0, lr
 8017948:	d814      	bhi.n	8017974 <__lshift+0x94>
 801794a:	6048      	str	r0, [r1, #4]
 801794c:	b108      	cbz	r0, 8017952 <__lshift+0x72>
 801794e:	f109 0502 	add.w	r5, r9, #2
 8017952:	3d01      	subs	r5, #1
 8017954:	4638      	mov	r0, r7
 8017956:	f8c8 5010 	str.w	r5, [r8, #16]
 801795a:	4621      	mov	r1, r4
 801795c:	f7ff fdf5 	bl	801754a <_Bfree>
 8017960:	4640      	mov	r0, r8
 8017962:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017966:	3101      	adds	r1, #1
 8017968:	005b      	lsls	r3, r3, #1
 801796a:	e7c7      	b.n	80178fc <__lshift+0x1c>
 801796c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8017970:	3301      	adds	r3, #1
 8017972:	e7cd      	b.n	8017910 <__lshift+0x30>
 8017974:	4651      	mov	r1, sl
 8017976:	e7dc      	b.n	8017932 <__lshift+0x52>
 8017978:	3904      	subs	r1, #4
 801797a:	f853 2b04 	ldr.w	r2, [r3], #4
 801797e:	f841 2f04 	str.w	r2, [r1, #4]!
 8017982:	459c      	cmp	ip, r3
 8017984:	d8f9      	bhi.n	801797a <__lshift+0x9a>
 8017986:	e7e4      	b.n	8017952 <__lshift+0x72>

08017988 <__mcmp>:
 8017988:	6903      	ldr	r3, [r0, #16]
 801798a:	690a      	ldr	r2, [r1, #16]
 801798c:	1a9b      	subs	r3, r3, r2
 801798e:	b530      	push	{r4, r5, lr}
 8017990:	d10c      	bne.n	80179ac <__mcmp+0x24>
 8017992:	0092      	lsls	r2, r2, #2
 8017994:	3014      	adds	r0, #20
 8017996:	3114      	adds	r1, #20
 8017998:	1884      	adds	r4, r0, r2
 801799a:	4411      	add	r1, r2
 801799c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80179a0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80179a4:	4295      	cmp	r5, r2
 80179a6:	d003      	beq.n	80179b0 <__mcmp+0x28>
 80179a8:	d305      	bcc.n	80179b6 <__mcmp+0x2e>
 80179aa:	2301      	movs	r3, #1
 80179ac:	4618      	mov	r0, r3
 80179ae:	bd30      	pop	{r4, r5, pc}
 80179b0:	42a0      	cmp	r0, r4
 80179b2:	d3f3      	bcc.n	801799c <__mcmp+0x14>
 80179b4:	e7fa      	b.n	80179ac <__mcmp+0x24>
 80179b6:	f04f 33ff 	mov.w	r3, #4294967295
 80179ba:	e7f7      	b.n	80179ac <__mcmp+0x24>

080179bc <__mdiff>:
 80179bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80179c0:	460d      	mov	r5, r1
 80179c2:	4607      	mov	r7, r0
 80179c4:	4611      	mov	r1, r2
 80179c6:	4628      	mov	r0, r5
 80179c8:	4614      	mov	r4, r2
 80179ca:	f7ff ffdd 	bl	8017988 <__mcmp>
 80179ce:	1e06      	subs	r6, r0, #0
 80179d0:	d108      	bne.n	80179e4 <__mdiff+0x28>
 80179d2:	4631      	mov	r1, r6
 80179d4:	4638      	mov	r0, r7
 80179d6:	f7ff fd84 	bl	80174e2 <_Balloc>
 80179da:	2301      	movs	r3, #1
 80179dc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80179e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80179e4:	bfa4      	itt	ge
 80179e6:	4623      	movge	r3, r4
 80179e8:	462c      	movge	r4, r5
 80179ea:	4638      	mov	r0, r7
 80179ec:	6861      	ldr	r1, [r4, #4]
 80179ee:	bfa6      	itte	ge
 80179f0:	461d      	movge	r5, r3
 80179f2:	2600      	movge	r6, #0
 80179f4:	2601      	movlt	r6, #1
 80179f6:	f7ff fd74 	bl	80174e2 <_Balloc>
 80179fa:	692b      	ldr	r3, [r5, #16]
 80179fc:	60c6      	str	r6, [r0, #12]
 80179fe:	6926      	ldr	r6, [r4, #16]
 8017a00:	f105 0914 	add.w	r9, r5, #20
 8017a04:	f104 0214 	add.w	r2, r4, #20
 8017a08:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8017a0c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8017a10:	f100 0514 	add.w	r5, r0, #20
 8017a14:	f04f 0e00 	mov.w	lr, #0
 8017a18:	f852 ab04 	ldr.w	sl, [r2], #4
 8017a1c:	f859 4b04 	ldr.w	r4, [r9], #4
 8017a20:	fa1e f18a 	uxtah	r1, lr, sl
 8017a24:	b2a3      	uxth	r3, r4
 8017a26:	1ac9      	subs	r1, r1, r3
 8017a28:	0c23      	lsrs	r3, r4, #16
 8017a2a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8017a2e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8017a32:	b289      	uxth	r1, r1
 8017a34:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8017a38:	45c8      	cmp	r8, r9
 8017a3a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8017a3e:	4694      	mov	ip, r2
 8017a40:	f845 3b04 	str.w	r3, [r5], #4
 8017a44:	d8e8      	bhi.n	8017a18 <__mdiff+0x5c>
 8017a46:	45bc      	cmp	ip, r7
 8017a48:	d304      	bcc.n	8017a54 <__mdiff+0x98>
 8017a4a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8017a4e:	b183      	cbz	r3, 8017a72 <__mdiff+0xb6>
 8017a50:	6106      	str	r6, [r0, #16]
 8017a52:	e7c5      	b.n	80179e0 <__mdiff+0x24>
 8017a54:	f85c 1b04 	ldr.w	r1, [ip], #4
 8017a58:	fa1e f381 	uxtah	r3, lr, r1
 8017a5c:	141a      	asrs	r2, r3, #16
 8017a5e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8017a62:	b29b      	uxth	r3, r3
 8017a64:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017a68:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8017a6c:	f845 3b04 	str.w	r3, [r5], #4
 8017a70:	e7e9      	b.n	8017a46 <__mdiff+0x8a>
 8017a72:	3e01      	subs	r6, #1
 8017a74:	e7e9      	b.n	8017a4a <__mdiff+0x8e>
	...

08017a78 <__ulp>:
 8017a78:	4b12      	ldr	r3, [pc, #72]	; (8017ac4 <__ulp+0x4c>)
 8017a7a:	ee10 2a90 	vmov	r2, s1
 8017a7e:	401a      	ands	r2, r3
 8017a80:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8017a84:	2b00      	cmp	r3, #0
 8017a86:	dd04      	ble.n	8017a92 <__ulp+0x1a>
 8017a88:	2000      	movs	r0, #0
 8017a8a:	4619      	mov	r1, r3
 8017a8c:	ec41 0b10 	vmov	d0, r0, r1
 8017a90:	4770      	bx	lr
 8017a92:	425b      	negs	r3, r3
 8017a94:	151b      	asrs	r3, r3, #20
 8017a96:	2b13      	cmp	r3, #19
 8017a98:	f04f 0000 	mov.w	r0, #0
 8017a9c:	f04f 0100 	mov.w	r1, #0
 8017aa0:	dc04      	bgt.n	8017aac <__ulp+0x34>
 8017aa2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8017aa6:	fa42 f103 	asr.w	r1, r2, r3
 8017aaa:	e7ef      	b.n	8017a8c <__ulp+0x14>
 8017aac:	3b14      	subs	r3, #20
 8017aae:	2b1e      	cmp	r3, #30
 8017ab0:	f04f 0201 	mov.w	r2, #1
 8017ab4:	bfda      	itte	le
 8017ab6:	f1c3 031f 	rsble	r3, r3, #31
 8017aba:	fa02 f303 	lslle.w	r3, r2, r3
 8017abe:	4613      	movgt	r3, r2
 8017ac0:	4618      	mov	r0, r3
 8017ac2:	e7e3      	b.n	8017a8c <__ulp+0x14>
 8017ac4:	7ff00000 	.word	0x7ff00000

08017ac8 <__b2d>:
 8017ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017aca:	6905      	ldr	r5, [r0, #16]
 8017acc:	f100 0714 	add.w	r7, r0, #20
 8017ad0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8017ad4:	1f2e      	subs	r6, r5, #4
 8017ad6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8017ada:	4620      	mov	r0, r4
 8017adc:	f7ff fdc5 	bl	801766a <__hi0bits>
 8017ae0:	f1c0 0320 	rsb	r3, r0, #32
 8017ae4:	280a      	cmp	r0, #10
 8017ae6:	600b      	str	r3, [r1, #0]
 8017ae8:	f8df c074 	ldr.w	ip, [pc, #116]	; 8017b60 <__b2d+0x98>
 8017aec:	dc14      	bgt.n	8017b18 <__b2d+0x50>
 8017aee:	f1c0 0e0b 	rsb	lr, r0, #11
 8017af2:	fa24 f10e 	lsr.w	r1, r4, lr
 8017af6:	42b7      	cmp	r7, r6
 8017af8:	ea41 030c 	orr.w	r3, r1, ip
 8017afc:	bf34      	ite	cc
 8017afe:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8017b02:	2100      	movcs	r1, #0
 8017b04:	3015      	adds	r0, #21
 8017b06:	fa04 f000 	lsl.w	r0, r4, r0
 8017b0a:	fa21 f10e 	lsr.w	r1, r1, lr
 8017b0e:	ea40 0201 	orr.w	r2, r0, r1
 8017b12:	ec43 2b10 	vmov	d0, r2, r3
 8017b16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017b18:	42b7      	cmp	r7, r6
 8017b1a:	bf3a      	itte	cc
 8017b1c:	f1a5 0608 	subcc.w	r6, r5, #8
 8017b20:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8017b24:	2100      	movcs	r1, #0
 8017b26:	380b      	subs	r0, #11
 8017b28:	d015      	beq.n	8017b56 <__b2d+0x8e>
 8017b2a:	4084      	lsls	r4, r0
 8017b2c:	f1c0 0520 	rsb	r5, r0, #32
 8017b30:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8017b34:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8017b38:	42be      	cmp	r6, r7
 8017b3a:	fa21 fc05 	lsr.w	ip, r1, r5
 8017b3e:	ea44 030c 	orr.w	r3, r4, ip
 8017b42:	bf8c      	ite	hi
 8017b44:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8017b48:	2400      	movls	r4, #0
 8017b4a:	fa01 f000 	lsl.w	r0, r1, r0
 8017b4e:	40ec      	lsrs	r4, r5
 8017b50:	ea40 0204 	orr.w	r2, r0, r4
 8017b54:	e7dd      	b.n	8017b12 <__b2d+0x4a>
 8017b56:	ea44 030c 	orr.w	r3, r4, ip
 8017b5a:	460a      	mov	r2, r1
 8017b5c:	e7d9      	b.n	8017b12 <__b2d+0x4a>
 8017b5e:	bf00      	nop
 8017b60:	3ff00000 	.word	0x3ff00000

08017b64 <__d2b>:
 8017b64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8017b68:	460e      	mov	r6, r1
 8017b6a:	2101      	movs	r1, #1
 8017b6c:	ec59 8b10 	vmov	r8, r9, d0
 8017b70:	4615      	mov	r5, r2
 8017b72:	f7ff fcb6 	bl	80174e2 <_Balloc>
 8017b76:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8017b7a:	4607      	mov	r7, r0
 8017b7c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8017b80:	bb34      	cbnz	r4, 8017bd0 <__d2b+0x6c>
 8017b82:	9301      	str	r3, [sp, #4]
 8017b84:	f1b8 0300 	subs.w	r3, r8, #0
 8017b88:	d027      	beq.n	8017bda <__d2b+0x76>
 8017b8a:	a802      	add	r0, sp, #8
 8017b8c:	f840 3d08 	str.w	r3, [r0, #-8]!
 8017b90:	f7ff fd8a 	bl	80176a8 <__lo0bits>
 8017b94:	9900      	ldr	r1, [sp, #0]
 8017b96:	b1f0      	cbz	r0, 8017bd6 <__d2b+0x72>
 8017b98:	9a01      	ldr	r2, [sp, #4]
 8017b9a:	f1c0 0320 	rsb	r3, r0, #32
 8017b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8017ba2:	430b      	orrs	r3, r1
 8017ba4:	40c2      	lsrs	r2, r0
 8017ba6:	617b      	str	r3, [r7, #20]
 8017ba8:	9201      	str	r2, [sp, #4]
 8017baa:	9b01      	ldr	r3, [sp, #4]
 8017bac:	61bb      	str	r3, [r7, #24]
 8017bae:	2b00      	cmp	r3, #0
 8017bb0:	bf14      	ite	ne
 8017bb2:	2102      	movne	r1, #2
 8017bb4:	2101      	moveq	r1, #1
 8017bb6:	6139      	str	r1, [r7, #16]
 8017bb8:	b1c4      	cbz	r4, 8017bec <__d2b+0x88>
 8017bba:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8017bbe:	4404      	add	r4, r0
 8017bc0:	6034      	str	r4, [r6, #0]
 8017bc2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8017bc6:	6028      	str	r0, [r5, #0]
 8017bc8:	4638      	mov	r0, r7
 8017bca:	b003      	add	sp, #12
 8017bcc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017bd0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8017bd4:	e7d5      	b.n	8017b82 <__d2b+0x1e>
 8017bd6:	6179      	str	r1, [r7, #20]
 8017bd8:	e7e7      	b.n	8017baa <__d2b+0x46>
 8017bda:	a801      	add	r0, sp, #4
 8017bdc:	f7ff fd64 	bl	80176a8 <__lo0bits>
 8017be0:	9b01      	ldr	r3, [sp, #4]
 8017be2:	617b      	str	r3, [r7, #20]
 8017be4:	2101      	movs	r1, #1
 8017be6:	6139      	str	r1, [r7, #16]
 8017be8:	3020      	adds	r0, #32
 8017bea:	e7e5      	b.n	8017bb8 <__d2b+0x54>
 8017bec:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8017bf0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8017bf4:	6030      	str	r0, [r6, #0]
 8017bf6:	6918      	ldr	r0, [r3, #16]
 8017bf8:	f7ff fd37 	bl	801766a <__hi0bits>
 8017bfc:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8017c00:	e7e1      	b.n	8017bc6 <__d2b+0x62>

08017c02 <__ratio>:
 8017c02:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017c06:	4688      	mov	r8, r1
 8017c08:	4669      	mov	r1, sp
 8017c0a:	4681      	mov	r9, r0
 8017c0c:	f7ff ff5c 	bl	8017ac8 <__b2d>
 8017c10:	a901      	add	r1, sp, #4
 8017c12:	4640      	mov	r0, r8
 8017c14:	ec57 6b10 	vmov	r6, r7, d0
 8017c18:	f7ff ff56 	bl	8017ac8 <__b2d>
 8017c1c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8017c20:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8017c24:	eba3 0c02 	sub.w	ip, r3, r2
 8017c28:	e9dd 3200 	ldrd	r3, r2, [sp]
 8017c2c:	1a9b      	subs	r3, r3, r2
 8017c2e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8017c32:	ec5b ab10 	vmov	sl, fp, d0
 8017c36:	2b00      	cmp	r3, #0
 8017c38:	bfce      	itee	gt
 8017c3a:	463a      	movgt	r2, r7
 8017c3c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8017c40:	465a      	movle	r2, fp
 8017c42:	4659      	mov	r1, fp
 8017c44:	463d      	mov	r5, r7
 8017c46:	bfd4      	ite	le
 8017c48:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8017c4c:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8017c50:	4630      	mov	r0, r6
 8017c52:	ee10 2a10 	vmov	r2, s0
 8017c56:	460b      	mov	r3, r1
 8017c58:	4629      	mov	r1, r5
 8017c5a:	f7e8 fe0f 	bl	800087c <__aeabi_ddiv>
 8017c5e:	ec41 0b10 	vmov	d0, r0, r1
 8017c62:	b003      	add	sp, #12
 8017c64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08017c68 <__copybits>:
 8017c68:	3901      	subs	r1, #1
 8017c6a:	b510      	push	{r4, lr}
 8017c6c:	1149      	asrs	r1, r1, #5
 8017c6e:	6914      	ldr	r4, [r2, #16]
 8017c70:	3101      	adds	r1, #1
 8017c72:	f102 0314 	add.w	r3, r2, #20
 8017c76:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8017c7a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8017c7e:	42a3      	cmp	r3, r4
 8017c80:	4602      	mov	r2, r0
 8017c82:	d303      	bcc.n	8017c8c <__copybits+0x24>
 8017c84:	2300      	movs	r3, #0
 8017c86:	428a      	cmp	r2, r1
 8017c88:	d305      	bcc.n	8017c96 <__copybits+0x2e>
 8017c8a:	bd10      	pop	{r4, pc}
 8017c8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8017c90:	f840 2b04 	str.w	r2, [r0], #4
 8017c94:	e7f3      	b.n	8017c7e <__copybits+0x16>
 8017c96:	f842 3b04 	str.w	r3, [r2], #4
 8017c9a:	e7f4      	b.n	8017c86 <__copybits+0x1e>

08017c9c <__any_on>:
 8017c9c:	f100 0214 	add.w	r2, r0, #20
 8017ca0:	6900      	ldr	r0, [r0, #16]
 8017ca2:	114b      	asrs	r3, r1, #5
 8017ca4:	4298      	cmp	r0, r3
 8017ca6:	b510      	push	{r4, lr}
 8017ca8:	db11      	blt.n	8017cce <__any_on+0x32>
 8017caa:	dd0a      	ble.n	8017cc2 <__any_on+0x26>
 8017cac:	f011 011f 	ands.w	r1, r1, #31
 8017cb0:	d007      	beq.n	8017cc2 <__any_on+0x26>
 8017cb2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8017cb6:	fa24 f001 	lsr.w	r0, r4, r1
 8017cba:	fa00 f101 	lsl.w	r1, r0, r1
 8017cbe:	428c      	cmp	r4, r1
 8017cc0:	d10b      	bne.n	8017cda <__any_on+0x3e>
 8017cc2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8017cc6:	4293      	cmp	r3, r2
 8017cc8:	d803      	bhi.n	8017cd2 <__any_on+0x36>
 8017cca:	2000      	movs	r0, #0
 8017ccc:	bd10      	pop	{r4, pc}
 8017cce:	4603      	mov	r3, r0
 8017cd0:	e7f7      	b.n	8017cc2 <__any_on+0x26>
 8017cd2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8017cd6:	2900      	cmp	r1, #0
 8017cd8:	d0f5      	beq.n	8017cc6 <__any_on+0x2a>
 8017cda:	2001      	movs	r0, #1
 8017cdc:	e7f6      	b.n	8017ccc <__any_on+0x30>

08017cde <_calloc_r>:
 8017cde:	b538      	push	{r3, r4, r5, lr}
 8017ce0:	fb02 f401 	mul.w	r4, r2, r1
 8017ce4:	4621      	mov	r1, r4
 8017ce6:	f000 f857 	bl	8017d98 <_malloc_r>
 8017cea:	4605      	mov	r5, r0
 8017cec:	b118      	cbz	r0, 8017cf6 <_calloc_r+0x18>
 8017cee:	4622      	mov	r2, r4
 8017cf0:	2100      	movs	r1, #0
 8017cf2:	f7fc fc9f 	bl	8014634 <memset>
 8017cf6:	4628      	mov	r0, r5
 8017cf8:	bd38      	pop	{r3, r4, r5, pc}
	...

08017cfc <_free_r>:
 8017cfc:	b538      	push	{r3, r4, r5, lr}
 8017cfe:	4605      	mov	r5, r0
 8017d00:	2900      	cmp	r1, #0
 8017d02:	d045      	beq.n	8017d90 <_free_r+0x94>
 8017d04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017d08:	1f0c      	subs	r4, r1, #4
 8017d0a:	2b00      	cmp	r3, #0
 8017d0c:	bfb8      	it	lt
 8017d0e:	18e4      	addlt	r4, r4, r3
 8017d10:	f000 fe30 	bl	8018974 <__malloc_lock>
 8017d14:	4a1f      	ldr	r2, [pc, #124]	; (8017d94 <_free_r+0x98>)
 8017d16:	6813      	ldr	r3, [r2, #0]
 8017d18:	4610      	mov	r0, r2
 8017d1a:	b933      	cbnz	r3, 8017d2a <_free_r+0x2e>
 8017d1c:	6063      	str	r3, [r4, #4]
 8017d1e:	6014      	str	r4, [r2, #0]
 8017d20:	4628      	mov	r0, r5
 8017d22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017d26:	f000 be26 	b.w	8018976 <__malloc_unlock>
 8017d2a:	42a3      	cmp	r3, r4
 8017d2c:	d90c      	bls.n	8017d48 <_free_r+0x4c>
 8017d2e:	6821      	ldr	r1, [r4, #0]
 8017d30:	1862      	adds	r2, r4, r1
 8017d32:	4293      	cmp	r3, r2
 8017d34:	bf04      	itt	eq
 8017d36:	681a      	ldreq	r2, [r3, #0]
 8017d38:	685b      	ldreq	r3, [r3, #4]
 8017d3a:	6063      	str	r3, [r4, #4]
 8017d3c:	bf04      	itt	eq
 8017d3e:	1852      	addeq	r2, r2, r1
 8017d40:	6022      	streq	r2, [r4, #0]
 8017d42:	6004      	str	r4, [r0, #0]
 8017d44:	e7ec      	b.n	8017d20 <_free_r+0x24>
 8017d46:	4613      	mov	r3, r2
 8017d48:	685a      	ldr	r2, [r3, #4]
 8017d4a:	b10a      	cbz	r2, 8017d50 <_free_r+0x54>
 8017d4c:	42a2      	cmp	r2, r4
 8017d4e:	d9fa      	bls.n	8017d46 <_free_r+0x4a>
 8017d50:	6819      	ldr	r1, [r3, #0]
 8017d52:	1858      	adds	r0, r3, r1
 8017d54:	42a0      	cmp	r0, r4
 8017d56:	d10b      	bne.n	8017d70 <_free_r+0x74>
 8017d58:	6820      	ldr	r0, [r4, #0]
 8017d5a:	4401      	add	r1, r0
 8017d5c:	1858      	adds	r0, r3, r1
 8017d5e:	4282      	cmp	r2, r0
 8017d60:	6019      	str	r1, [r3, #0]
 8017d62:	d1dd      	bne.n	8017d20 <_free_r+0x24>
 8017d64:	6810      	ldr	r0, [r2, #0]
 8017d66:	6852      	ldr	r2, [r2, #4]
 8017d68:	605a      	str	r2, [r3, #4]
 8017d6a:	4401      	add	r1, r0
 8017d6c:	6019      	str	r1, [r3, #0]
 8017d6e:	e7d7      	b.n	8017d20 <_free_r+0x24>
 8017d70:	d902      	bls.n	8017d78 <_free_r+0x7c>
 8017d72:	230c      	movs	r3, #12
 8017d74:	602b      	str	r3, [r5, #0]
 8017d76:	e7d3      	b.n	8017d20 <_free_r+0x24>
 8017d78:	6820      	ldr	r0, [r4, #0]
 8017d7a:	1821      	adds	r1, r4, r0
 8017d7c:	428a      	cmp	r2, r1
 8017d7e:	bf04      	itt	eq
 8017d80:	6811      	ldreq	r1, [r2, #0]
 8017d82:	6852      	ldreq	r2, [r2, #4]
 8017d84:	6062      	str	r2, [r4, #4]
 8017d86:	bf04      	itt	eq
 8017d88:	1809      	addeq	r1, r1, r0
 8017d8a:	6021      	streq	r1, [r4, #0]
 8017d8c:	605c      	str	r4, [r3, #4]
 8017d8e:	e7c7      	b.n	8017d20 <_free_r+0x24>
 8017d90:	bd38      	pop	{r3, r4, r5, pc}
 8017d92:	bf00      	nop
 8017d94:	200481d0 	.word	0x200481d0

08017d98 <_malloc_r>:
 8017d98:	b570      	push	{r4, r5, r6, lr}
 8017d9a:	1ccd      	adds	r5, r1, #3
 8017d9c:	f025 0503 	bic.w	r5, r5, #3
 8017da0:	3508      	adds	r5, #8
 8017da2:	2d0c      	cmp	r5, #12
 8017da4:	bf38      	it	cc
 8017da6:	250c      	movcc	r5, #12
 8017da8:	2d00      	cmp	r5, #0
 8017daa:	4606      	mov	r6, r0
 8017dac:	db01      	blt.n	8017db2 <_malloc_r+0x1a>
 8017dae:	42a9      	cmp	r1, r5
 8017db0:	d903      	bls.n	8017dba <_malloc_r+0x22>
 8017db2:	230c      	movs	r3, #12
 8017db4:	6033      	str	r3, [r6, #0]
 8017db6:	2000      	movs	r0, #0
 8017db8:	bd70      	pop	{r4, r5, r6, pc}
 8017dba:	f000 fddb 	bl	8018974 <__malloc_lock>
 8017dbe:	4a21      	ldr	r2, [pc, #132]	; (8017e44 <_malloc_r+0xac>)
 8017dc0:	6814      	ldr	r4, [r2, #0]
 8017dc2:	4621      	mov	r1, r4
 8017dc4:	b991      	cbnz	r1, 8017dec <_malloc_r+0x54>
 8017dc6:	4c20      	ldr	r4, [pc, #128]	; (8017e48 <_malloc_r+0xb0>)
 8017dc8:	6823      	ldr	r3, [r4, #0]
 8017dca:	b91b      	cbnz	r3, 8017dd4 <_malloc_r+0x3c>
 8017dcc:	4630      	mov	r0, r6
 8017dce:	f000 fc91 	bl	80186f4 <_sbrk_r>
 8017dd2:	6020      	str	r0, [r4, #0]
 8017dd4:	4629      	mov	r1, r5
 8017dd6:	4630      	mov	r0, r6
 8017dd8:	f000 fc8c 	bl	80186f4 <_sbrk_r>
 8017ddc:	1c43      	adds	r3, r0, #1
 8017dde:	d124      	bne.n	8017e2a <_malloc_r+0x92>
 8017de0:	230c      	movs	r3, #12
 8017de2:	6033      	str	r3, [r6, #0]
 8017de4:	4630      	mov	r0, r6
 8017de6:	f000 fdc6 	bl	8018976 <__malloc_unlock>
 8017dea:	e7e4      	b.n	8017db6 <_malloc_r+0x1e>
 8017dec:	680b      	ldr	r3, [r1, #0]
 8017dee:	1b5b      	subs	r3, r3, r5
 8017df0:	d418      	bmi.n	8017e24 <_malloc_r+0x8c>
 8017df2:	2b0b      	cmp	r3, #11
 8017df4:	d90f      	bls.n	8017e16 <_malloc_r+0x7e>
 8017df6:	600b      	str	r3, [r1, #0]
 8017df8:	50cd      	str	r5, [r1, r3]
 8017dfa:	18cc      	adds	r4, r1, r3
 8017dfc:	4630      	mov	r0, r6
 8017dfe:	f000 fdba 	bl	8018976 <__malloc_unlock>
 8017e02:	f104 000b 	add.w	r0, r4, #11
 8017e06:	1d23      	adds	r3, r4, #4
 8017e08:	f020 0007 	bic.w	r0, r0, #7
 8017e0c:	1ac3      	subs	r3, r0, r3
 8017e0e:	d0d3      	beq.n	8017db8 <_malloc_r+0x20>
 8017e10:	425a      	negs	r2, r3
 8017e12:	50e2      	str	r2, [r4, r3]
 8017e14:	e7d0      	b.n	8017db8 <_malloc_r+0x20>
 8017e16:	428c      	cmp	r4, r1
 8017e18:	684b      	ldr	r3, [r1, #4]
 8017e1a:	bf16      	itet	ne
 8017e1c:	6063      	strne	r3, [r4, #4]
 8017e1e:	6013      	streq	r3, [r2, #0]
 8017e20:	460c      	movne	r4, r1
 8017e22:	e7eb      	b.n	8017dfc <_malloc_r+0x64>
 8017e24:	460c      	mov	r4, r1
 8017e26:	6849      	ldr	r1, [r1, #4]
 8017e28:	e7cc      	b.n	8017dc4 <_malloc_r+0x2c>
 8017e2a:	1cc4      	adds	r4, r0, #3
 8017e2c:	f024 0403 	bic.w	r4, r4, #3
 8017e30:	42a0      	cmp	r0, r4
 8017e32:	d005      	beq.n	8017e40 <_malloc_r+0xa8>
 8017e34:	1a21      	subs	r1, r4, r0
 8017e36:	4630      	mov	r0, r6
 8017e38:	f000 fc5c 	bl	80186f4 <_sbrk_r>
 8017e3c:	3001      	adds	r0, #1
 8017e3e:	d0cf      	beq.n	8017de0 <_malloc_r+0x48>
 8017e40:	6025      	str	r5, [r4, #0]
 8017e42:	e7db      	b.n	8017dfc <_malloc_r+0x64>
 8017e44:	200481d0 	.word	0x200481d0
 8017e48:	200481d4 	.word	0x200481d4

08017e4c <__ssputs_r>:
 8017e4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017e50:	688e      	ldr	r6, [r1, #8]
 8017e52:	429e      	cmp	r6, r3
 8017e54:	4682      	mov	sl, r0
 8017e56:	460c      	mov	r4, r1
 8017e58:	4690      	mov	r8, r2
 8017e5a:	4699      	mov	r9, r3
 8017e5c:	d837      	bhi.n	8017ece <__ssputs_r+0x82>
 8017e5e:	898a      	ldrh	r2, [r1, #12]
 8017e60:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8017e64:	d031      	beq.n	8017eca <__ssputs_r+0x7e>
 8017e66:	6825      	ldr	r5, [r4, #0]
 8017e68:	6909      	ldr	r1, [r1, #16]
 8017e6a:	1a6f      	subs	r7, r5, r1
 8017e6c:	6965      	ldr	r5, [r4, #20]
 8017e6e:	2302      	movs	r3, #2
 8017e70:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8017e74:	fb95 f5f3 	sdiv	r5, r5, r3
 8017e78:	f109 0301 	add.w	r3, r9, #1
 8017e7c:	443b      	add	r3, r7
 8017e7e:	429d      	cmp	r5, r3
 8017e80:	bf38      	it	cc
 8017e82:	461d      	movcc	r5, r3
 8017e84:	0553      	lsls	r3, r2, #21
 8017e86:	d530      	bpl.n	8017eea <__ssputs_r+0x9e>
 8017e88:	4629      	mov	r1, r5
 8017e8a:	f7ff ff85 	bl	8017d98 <_malloc_r>
 8017e8e:	4606      	mov	r6, r0
 8017e90:	b950      	cbnz	r0, 8017ea8 <__ssputs_r+0x5c>
 8017e92:	230c      	movs	r3, #12
 8017e94:	f8ca 3000 	str.w	r3, [sl]
 8017e98:	89a3      	ldrh	r3, [r4, #12]
 8017e9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017e9e:	81a3      	strh	r3, [r4, #12]
 8017ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8017ea4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017ea8:	463a      	mov	r2, r7
 8017eaa:	6921      	ldr	r1, [r4, #16]
 8017eac:	f7ff fb0e 	bl	80174cc <memcpy>
 8017eb0:	89a3      	ldrh	r3, [r4, #12]
 8017eb2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8017eb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017eba:	81a3      	strh	r3, [r4, #12]
 8017ebc:	6126      	str	r6, [r4, #16]
 8017ebe:	6165      	str	r5, [r4, #20]
 8017ec0:	443e      	add	r6, r7
 8017ec2:	1bed      	subs	r5, r5, r7
 8017ec4:	6026      	str	r6, [r4, #0]
 8017ec6:	60a5      	str	r5, [r4, #8]
 8017ec8:	464e      	mov	r6, r9
 8017eca:	454e      	cmp	r6, r9
 8017ecc:	d900      	bls.n	8017ed0 <__ssputs_r+0x84>
 8017ece:	464e      	mov	r6, r9
 8017ed0:	4632      	mov	r2, r6
 8017ed2:	4641      	mov	r1, r8
 8017ed4:	6820      	ldr	r0, [r4, #0]
 8017ed6:	f000 fd34 	bl	8018942 <memmove>
 8017eda:	68a3      	ldr	r3, [r4, #8]
 8017edc:	1b9b      	subs	r3, r3, r6
 8017ede:	60a3      	str	r3, [r4, #8]
 8017ee0:	6823      	ldr	r3, [r4, #0]
 8017ee2:	441e      	add	r6, r3
 8017ee4:	6026      	str	r6, [r4, #0]
 8017ee6:	2000      	movs	r0, #0
 8017ee8:	e7dc      	b.n	8017ea4 <__ssputs_r+0x58>
 8017eea:	462a      	mov	r2, r5
 8017eec:	f000 fd44 	bl	8018978 <_realloc_r>
 8017ef0:	4606      	mov	r6, r0
 8017ef2:	2800      	cmp	r0, #0
 8017ef4:	d1e2      	bne.n	8017ebc <__ssputs_r+0x70>
 8017ef6:	6921      	ldr	r1, [r4, #16]
 8017ef8:	4650      	mov	r0, sl
 8017efa:	f7ff feff 	bl	8017cfc <_free_r>
 8017efe:	e7c8      	b.n	8017e92 <__ssputs_r+0x46>

08017f00 <_svfiprintf_r>:
 8017f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017f04:	461d      	mov	r5, r3
 8017f06:	898b      	ldrh	r3, [r1, #12]
 8017f08:	061f      	lsls	r7, r3, #24
 8017f0a:	b09d      	sub	sp, #116	; 0x74
 8017f0c:	4680      	mov	r8, r0
 8017f0e:	460c      	mov	r4, r1
 8017f10:	4616      	mov	r6, r2
 8017f12:	d50f      	bpl.n	8017f34 <_svfiprintf_r+0x34>
 8017f14:	690b      	ldr	r3, [r1, #16]
 8017f16:	b96b      	cbnz	r3, 8017f34 <_svfiprintf_r+0x34>
 8017f18:	2140      	movs	r1, #64	; 0x40
 8017f1a:	f7ff ff3d 	bl	8017d98 <_malloc_r>
 8017f1e:	6020      	str	r0, [r4, #0]
 8017f20:	6120      	str	r0, [r4, #16]
 8017f22:	b928      	cbnz	r0, 8017f30 <_svfiprintf_r+0x30>
 8017f24:	230c      	movs	r3, #12
 8017f26:	f8c8 3000 	str.w	r3, [r8]
 8017f2a:	f04f 30ff 	mov.w	r0, #4294967295
 8017f2e:	e0c8      	b.n	80180c2 <_svfiprintf_r+0x1c2>
 8017f30:	2340      	movs	r3, #64	; 0x40
 8017f32:	6163      	str	r3, [r4, #20]
 8017f34:	2300      	movs	r3, #0
 8017f36:	9309      	str	r3, [sp, #36]	; 0x24
 8017f38:	2320      	movs	r3, #32
 8017f3a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8017f3e:	2330      	movs	r3, #48	; 0x30
 8017f40:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8017f44:	9503      	str	r5, [sp, #12]
 8017f46:	f04f 0b01 	mov.w	fp, #1
 8017f4a:	4637      	mov	r7, r6
 8017f4c:	463d      	mov	r5, r7
 8017f4e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8017f52:	b10b      	cbz	r3, 8017f58 <_svfiprintf_r+0x58>
 8017f54:	2b25      	cmp	r3, #37	; 0x25
 8017f56:	d13e      	bne.n	8017fd6 <_svfiprintf_r+0xd6>
 8017f58:	ebb7 0a06 	subs.w	sl, r7, r6
 8017f5c:	d00b      	beq.n	8017f76 <_svfiprintf_r+0x76>
 8017f5e:	4653      	mov	r3, sl
 8017f60:	4632      	mov	r2, r6
 8017f62:	4621      	mov	r1, r4
 8017f64:	4640      	mov	r0, r8
 8017f66:	f7ff ff71 	bl	8017e4c <__ssputs_r>
 8017f6a:	3001      	adds	r0, #1
 8017f6c:	f000 80a4 	beq.w	80180b8 <_svfiprintf_r+0x1b8>
 8017f70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017f72:	4453      	add	r3, sl
 8017f74:	9309      	str	r3, [sp, #36]	; 0x24
 8017f76:	783b      	ldrb	r3, [r7, #0]
 8017f78:	2b00      	cmp	r3, #0
 8017f7a:	f000 809d 	beq.w	80180b8 <_svfiprintf_r+0x1b8>
 8017f7e:	2300      	movs	r3, #0
 8017f80:	f04f 32ff 	mov.w	r2, #4294967295
 8017f84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017f88:	9304      	str	r3, [sp, #16]
 8017f8a:	9307      	str	r3, [sp, #28]
 8017f8c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017f90:	931a      	str	r3, [sp, #104]	; 0x68
 8017f92:	462f      	mov	r7, r5
 8017f94:	2205      	movs	r2, #5
 8017f96:	f817 1b01 	ldrb.w	r1, [r7], #1
 8017f9a:	4850      	ldr	r0, [pc, #320]	; (80180dc <_svfiprintf_r+0x1dc>)
 8017f9c:	f7e8 f938 	bl	8000210 <memchr>
 8017fa0:	9b04      	ldr	r3, [sp, #16]
 8017fa2:	b9d0      	cbnz	r0, 8017fda <_svfiprintf_r+0xda>
 8017fa4:	06d9      	lsls	r1, r3, #27
 8017fa6:	bf44      	itt	mi
 8017fa8:	2220      	movmi	r2, #32
 8017faa:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8017fae:	071a      	lsls	r2, r3, #28
 8017fb0:	bf44      	itt	mi
 8017fb2:	222b      	movmi	r2, #43	; 0x2b
 8017fb4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8017fb8:	782a      	ldrb	r2, [r5, #0]
 8017fba:	2a2a      	cmp	r2, #42	; 0x2a
 8017fbc:	d015      	beq.n	8017fea <_svfiprintf_r+0xea>
 8017fbe:	9a07      	ldr	r2, [sp, #28]
 8017fc0:	462f      	mov	r7, r5
 8017fc2:	2000      	movs	r0, #0
 8017fc4:	250a      	movs	r5, #10
 8017fc6:	4639      	mov	r1, r7
 8017fc8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017fcc:	3b30      	subs	r3, #48	; 0x30
 8017fce:	2b09      	cmp	r3, #9
 8017fd0:	d94d      	bls.n	801806e <_svfiprintf_r+0x16e>
 8017fd2:	b1b8      	cbz	r0, 8018004 <_svfiprintf_r+0x104>
 8017fd4:	e00f      	b.n	8017ff6 <_svfiprintf_r+0xf6>
 8017fd6:	462f      	mov	r7, r5
 8017fd8:	e7b8      	b.n	8017f4c <_svfiprintf_r+0x4c>
 8017fda:	4a40      	ldr	r2, [pc, #256]	; (80180dc <_svfiprintf_r+0x1dc>)
 8017fdc:	1a80      	subs	r0, r0, r2
 8017fde:	fa0b f000 	lsl.w	r0, fp, r0
 8017fe2:	4318      	orrs	r0, r3
 8017fe4:	9004      	str	r0, [sp, #16]
 8017fe6:	463d      	mov	r5, r7
 8017fe8:	e7d3      	b.n	8017f92 <_svfiprintf_r+0x92>
 8017fea:	9a03      	ldr	r2, [sp, #12]
 8017fec:	1d11      	adds	r1, r2, #4
 8017fee:	6812      	ldr	r2, [r2, #0]
 8017ff0:	9103      	str	r1, [sp, #12]
 8017ff2:	2a00      	cmp	r2, #0
 8017ff4:	db01      	blt.n	8017ffa <_svfiprintf_r+0xfa>
 8017ff6:	9207      	str	r2, [sp, #28]
 8017ff8:	e004      	b.n	8018004 <_svfiprintf_r+0x104>
 8017ffa:	4252      	negs	r2, r2
 8017ffc:	f043 0302 	orr.w	r3, r3, #2
 8018000:	9207      	str	r2, [sp, #28]
 8018002:	9304      	str	r3, [sp, #16]
 8018004:	783b      	ldrb	r3, [r7, #0]
 8018006:	2b2e      	cmp	r3, #46	; 0x2e
 8018008:	d10c      	bne.n	8018024 <_svfiprintf_r+0x124>
 801800a:	787b      	ldrb	r3, [r7, #1]
 801800c:	2b2a      	cmp	r3, #42	; 0x2a
 801800e:	d133      	bne.n	8018078 <_svfiprintf_r+0x178>
 8018010:	9b03      	ldr	r3, [sp, #12]
 8018012:	1d1a      	adds	r2, r3, #4
 8018014:	681b      	ldr	r3, [r3, #0]
 8018016:	9203      	str	r2, [sp, #12]
 8018018:	2b00      	cmp	r3, #0
 801801a:	bfb8      	it	lt
 801801c:	f04f 33ff 	movlt.w	r3, #4294967295
 8018020:	3702      	adds	r7, #2
 8018022:	9305      	str	r3, [sp, #20]
 8018024:	4d2e      	ldr	r5, [pc, #184]	; (80180e0 <_svfiprintf_r+0x1e0>)
 8018026:	7839      	ldrb	r1, [r7, #0]
 8018028:	2203      	movs	r2, #3
 801802a:	4628      	mov	r0, r5
 801802c:	f7e8 f8f0 	bl	8000210 <memchr>
 8018030:	b138      	cbz	r0, 8018042 <_svfiprintf_r+0x142>
 8018032:	2340      	movs	r3, #64	; 0x40
 8018034:	1b40      	subs	r0, r0, r5
 8018036:	fa03 f000 	lsl.w	r0, r3, r0
 801803a:	9b04      	ldr	r3, [sp, #16]
 801803c:	4303      	orrs	r3, r0
 801803e:	3701      	adds	r7, #1
 8018040:	9304      	str	r3, [sp, #16]
 8018042:	7839      	ldrb	r1, [r7, #0]
 8018044:	4827      	ldr	r0, [pc, #156]	; (80180e4 <_svfiprintf_r+0x1e4>)
 8018046:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801804a:	2206      	movs	r2, #6
 801804c:	1c7e      	adds	r6, r7, #1
 801804e:	f7e8 f8df 	bl	8000210 <memchr>
 8018052:	2800      	cmp	r0, #0
 8018054:	d038      	beq.n	80180c8 <_svfiprintf_r+0x1c8>
 8018056:	4b24      	ldr	r3, [pc, #144]	; (80180e8 <_svfiprintf_r+0x1e8>)
 8018058:	bb13      	cbnz	r3, 80180a0 <_svfiprintf_r+0x1a0>
 801805a:	9b03      	ldr	r3, [sp, #12]
 801805c:	3307      	adds	r3, #7
 801805e:	f023 0307 	bic.w	r3, r3, #7
 8018062:	3308      	adds	r3, #8
 8018064:	9303      	str	r3, [sp, #12]
 8018066:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018068:	444b      	add	r3, r9
 801806a:	9309      	str	r3, [sp, #36]	; 0x24
 801806c:	e76d      	b.n	8017f4a <_svfiprintf_r+0x4a>
 801806e:	fb05 3202 	mla	r2, r5, r2, r3
 8018072:	2001      	movs	r0, #1
 8018074:	460f      	mov	r7, r1
 8018076:	e7a6      	b.n	8017fc6 <_svfiprintf_r+0xc6>
 8018078:	2300      	movs	r3, #0
 801807a:	3701      	adds	r7, #1
 801807c:	9305      	str	r3, [sp, #20]
 801807e:	4619      	mov	r1, r3
 8018080:	250a      	movs	r5, #10
 8018082:	4638      	mov	r0, r7
 8018084:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018088:	3a30      	subs	r2, #48	; 0x30
 801808a:	2a09      	cmp	r2, #9
 801808c:	d903      	bls.n	8018096 <_svfiprintf_r+0x196>
 801808e:	2b00      	cmp	r3, #0
 8018090:	d0c8      	beq.n	8018024 <_svfiprintf_r+0x124>
 8018092:	9105      	str	r1, [sp, #20]
 8018094:	e7c6      	b.n	8018024 <_svfiprintf_r+0x124>
 8018096:	fb05 2101 	mla	r1, r5, r1, r2
 801809a:	2301      	movs	r3, #1
 801809c:	4607      	mov	r7, r0
 801809e:	e7f0      	b.n	8018082 <_svfiprintf_r+0x182>
 80180a0:	ab03      	add	r3, sp, #12
 80180a2:	9300      	str	r3, [sp, #0]
 80180a4:	4622      	mov	r2, r4
 80180a6:	4b11      	ldr	r3, [pc, #68]	; (80180ec <_svfiprintf_r+0x1ec>)
 80180a8:	a904      	add	r1, sp, #16
 80180aa:	4640      	mov	r0, r8
 80180ac:	f7fc fb5e 	bl	801476c <_printf_float>
 80180b0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80180b4:	4681      	mov	r9, r0
 80180b6:	d1d6      	bne.n	8018066 <_svfiprintf_r+0x166>
 80180b8:	89a3      	ldrh	r3, [r4, #12]
 80180ba:	065b      	lsls	r3, r3, #25
 80180bc:	f53f af35 	bmi.w	8017f2a <_svfiprintf_r+0x2a>
 80180c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80180c2:	b01d      	add	sp, #116	; 0x74
 80180c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80180c8:	ab03      	add	r3, sp, #12
 80180ca:	9300      	str	r3, [sp, #0]
 80180cc:	4622      	mov	r2, r4
 80180ce:	4b07      	ldr	r3, [pc, #28]	; (80180ec <_svfiprintf_r+0x1ec>)
 80180d0:	a904      	add	r1, sp, #16
 80180d2:	4640      	mov	r0, r8
 80180d4:	f7fc fe00 	bl	8014cd8 <_printf_i>
 80180d8:	e7ea      	b.n	80180b0 <_svfiprintf_r+0x1b0>
 80180da:	bf00      	nop
 80180dc:	08019094 	.word	0x08019094
 80180e0:	0801909a 	.word	0x0801909a
 80180e4:	0801909e 	.word	0x0801909e
 80180e8:	0801476d 	.word	0x0801476d
 80180ec:	08017e4d 	.word	0x08017e4d

080180f0 <_sungetc_r>:
 80180f0:	b538      	push	{r3, r4, r5, lr}
 80180f2:	1c4b      	adds	r3, r1, #1
 80180f4:	4614      	mov	r4, r2
 80180f6:	d103      	bne.n	8018100 <_sungetc_r+0x10>
 80180f8:	f04f 35ff 	mov.w	r5, #4294967295
 80180fc:	4628      	mov	r0, r5
 80180fe:	bd38      	pop	{r3, r4, r5, pc}
 8018100:	8993      	ldrh	r3, [r2, #12]
 8018102:	f023 0320 	bic.w	r3, r3, #32
 8018106:	8193      	strh	r3, [r2, #12]
 8018108:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801810a:	6852      	ldr	r2, [r2, #4]
 801810c:	b2cd      	uxtb	r5, r1
 801810e:	b18b      	cbz	r3, 8018134 <_sungetc_r+0x44>
 8018110:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8018112:	4293      	cmp	r3, r2
 8018114:	dd08      	ble.n	8018128 <_sungetc_r+0x38>
 8018116:	6823      	ldr	r3, [r4, #0]
 8018118:	1e5a      	subs	r2, r3, #1
 801811a:	6022      	str	r2, [r4, #0]
 801811c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8018120:	6863      	ldr	r3, [r4, #4]
 8018122:	3301      	adds	r3, #1
 8018124:	6063      	str	r3, [r4, #4]
 8018126:	e7e9      	b.n	80180fc <_sungetc_r+0xc>
 8018128:	4621      	mov	r1, r4
 801812a:	f000 fbc3 	bl	80188b4 <__submore>
 801812e:	2800      	cmp	r0, #0
 8018130:	d0f1      	beq.n	8018116 <_sungetc_r+0x26>
 8018132:	e7e1      	b.n	80180f8 <_sungetc_r+0x8>
 8018134:	6921      	ldr	r1, [r4, #16]
 8018136:	6823      	ldr	r3, [r4, #0]
 8018138:	b151      	cbz	r1, 8018150 <_sungetc_r+0x60>
 801813a:	4299      	cmp	r1, r3
 801813c:	d208      	bcs.n	8018150 <_sungetc_r+0x60>
 801813e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8018142:	42a9      	cmp	r1, r5
 8018144:	d104      	bne.n	8018150 <_sungetc_r+0x60>
 8018146:	3b01      	subs	r3, #1
 8018148:	3201      	adds	r2, #1
 801814a:	6023      	str	r3, [r4, #0]
 801814c:	6062      	str	r2, [r4, #4]
 801814e:	e7d5      	b.n	80180fc <_sungetc_r+0xc>
 8018150:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8018154:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018158:	6363      	str	r3, [r4, #52]	; 0x34
 801815a:	2303      	movs	r3, #3
 801815c:	63a3      	str	r3, [r4, #56]	; 0x38
 801815e:	4623      	mov	r3, r4
 8018160:	f803 5f46 	strb.w	r5, [r3, #70]!
 8018164:	6023      	str	r3, [r4, #0]
 8018166:	2301      	movs	r3, #1
 8018168:	e7dc      	b.n	8018124 <_sungetc_r+0x34>

0801816a <__ssrefill_r>:
 801816a:	b510      	push	{r4, lr}
 801816c:	460c      	mov	r4, r1
 801816e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8018170:	b169      	cbz	r1, 801818e <__ssrefill_r+0x24>
 8018172:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018176:	4299      	cmp	r1, r3
 8018178:	d001      	beq.n	801817e <__ssrefill_r+0x14>
 801817a:	f7ff fdbf 	bl	8017cfc <_free_r>
 801817e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8018180:	6063      	str	r3, [r4, #4]
 8018182:	2000      	movs	r0, #0
 8018184:	6360      	str	r0, [r4, #52]	; 0x34
 8018186:	b113      	cbz	r3, 801818e <__ssrefill_r+0x24>
 8018188:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801818a:	6023      	str	r3, [r4, #0]
 801818c:	bd10      	pop	{r4, pc}
 801818e:	6923      	ldr	r3, [r4, #16]
 8018190:	6023      	str	r3, [r4, #0]
 8018192:	2300      	movs	r3, #0
 8018194:	6063      	str	r3, [r4, #4]
 8018196:	89a3      	ldrh	r3, [r4, #12]
 8018198:	f043 0320 	orr.w	r3, r3, #32
 801819c:	81a3      	strh	r3, [r4, #12]
 801819e:	f04f 30ff 	mov.w	r0, #4294967295
 80181a2:	e7f3      	b.n	801818c <__ssrefill_r+0x22>

080181a4 <__ssvfiscanf_r>:
 80181a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80181a8:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 80181ac:	460c      	mov	r4, r1
 80181ae:	2100      	movs	r1, #0
 80181b0:	9144      	str	r1, [sp, #272]	; 0x110
 80181b2:	9145      	str	r1, [sp, #276]	; 0x114
 80181b4:	499f      	ldr	r1, [pc, #636]	; (8018434 <__ssvfiscanf_r+0x290>)
 80181b6:	91a0      	str	r1, [sp, #640]	; 0x280
 80181b8:	f10d 0804 	add.w	r8, sp, #4
 80181bc:	499e      	ldr	r1, [pc, #632]	; (8018438 <__ssvfiscanf_r+0x294>)
 80181be:	f8df 927c 	ldr.w	r9, [pc, #636]	; 801843c <__ssvfiscanf_r+0x298>
 80181c2:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80181c6:	4606      	mov	r6, r0
 80181c8:	4692      	mov	sl, r2
 80181ca:	91a1      	str	r1, [sp, #644]	; 0x284
 80181cc:	9300      	str	r3, [sp, #0]
 80181ce:	270a      	movs	r7, #10
 80181d0:	f89a 3000 	ldrb.w	r3, [sl]
 80181d4:	2b00      	cmp	r3, #0
 80181d6:	f000 812a 	beq.w	801842e <__ssvfiscanf_r+0x28a>
 80181da:	4655      	mov	r5, sl
 80181dc:	f7ff f93e 	bl	801745c <__locale_ctype_ptr>
 80181e0:	f815 bb01 	ldrb.w	fp, [r5], #1
 80181e4:	4458      	add	r0, fp
 80181e6:	7843      	ldrb	r3, [r0, #1]
 80181e8:	f013 0308 	ands.w	r3, r3, #8
 80181ec:	d01c      	beq.n	8018228 <__ssvfiscanf_r+0x84>
 80181ee:	6863      	ldr	r3, [r4, #4]
 80181f0:	2b00      	cmp	r3, #0
 80181f2:	dd12      	ble.n	801821a <__ssvfiscanf_r+0x76>
 80181f4:	f7ff f932 	bl	801745c <__locale_ctype_ptr>
 80181f8:	6823      	ldr	r3, [r4, #0]
 80181fa:	781a      	ldrb	r2, [r3, #0]
 80181fc:	4410      	add	r0, r2
 80181fe:	7842      	ldrb	r2, [r0, #1]
 8018200:	0712      	lsls	r2, r2, #28
 8018202:	d401      	bmi.n	8018208 <__ssvfiscanf_r+0x64>
 8018204:	46aa      	mov	sl, r5
 8018206:	e7e3      	b.n	80181d0 <__ssvfiscanf_r+0x2c>
 8018208:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801820a:	3201      	adds	r2, #1
 801820c:	9245      	str	r2, [sp, #276]	; 0x114
 801820e:	6862      	ldr	r2, [r4, #4]
 8018210:	3301      	adds	r3, #1
 8018212:	3a01      	subs	r2, #1
 8018214:	6062      	str	r2, [r4, #4]
 8018216:	6023      	str	r3, [r4, #0]
 8018218:	e7e9      	b.n	80181ee <__ssvfiscanf_r+0x4a>
 801821a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801821c:	4621      	mov	r1, r4
 801821e:	4630      	mov	r0, r6
 8018220:	4798      	blx	r3
 8018222:	2800      	cmp	r0, #0
 8018224:	d0e6      	beq.n	80181f4 <__ssvfiscanf_r+0x50>
 8018226:	e7ed      	b.n	8018204 <__ssvfiscanf_r+0x60>
 8018228:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 801822c:	f040 8082 	bne.w	8018334 <__ssvfiscanf_r+0x190>
 8018230:	9343      	str	r3, [sp, #268]	; 0x10c
 8018232:	9341      	str	r3, [sp, #260]	; 0x104
 8018234:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8018238:	2b2a      	cmp	r3, #42	; 0x2a
 801823a:	d103      	bne.n	8018244 <__ssvfiscanf_r+0xa0>
 801823c:	2310      	movs	r3, #16
 801823e:	9341      	str	r3, [sp, #260]	; 0x104
 8018240:	f10a 0502 	add.w	r5, sl, #2
 8018244:	46aa      	mov	sl, r5
 8018246:	f815 1b01 	ldrb.w	r1, [r5], #1
 801824a:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 801824e:	2a09      	cmp	r2, #9
 8018250:	d922      	bls.n	8018298 <__ssvfiscanf_r+0xf4>
 8018252:	2203      	movs	r2, #3
 8018254:	4879      	ldr	r0, [pc, #484]	; (801843c <__ssvfiscanf_r+0x298>)
 8018256:	f7e7 ffdb 	bl	8000210 <memchr>
 801825a:	b138      	cbz	r0, 801826c <__ssvfiscanf_r+0xc8>
 801825c:	eba0 0309 	sub.w	r3, r0, r9
 8018260:	2001      	movs	r0, #1
 8018262:	4098      	lsls	r0, r3
 8018264:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8018266:	4318      	orrs	r0, r3
 8018268:	9041      	str	r0, [sp, #260]	; 0x104
 801826a:	46aa      	mov	sl, r5
 801826c:	f89a 3000 	ldrb.w	r3, [sl]
 8018270:	2b67      	cmp	r3, #103	; 0x67
 8018272:	f10a 0501 	add.w	r5, sl, #1
 8018276:	d82b      	bhi.n	80182d0 <__ssvfiscanf_r+0x12c>
 8018278:	2b65      	cmp	r3, #101	; 0x65
 801827a:	f080 809f 	bcs.w	80183bc <__ssvfiscanf_r+0x218>
 801827e:	2b47      	cmp	r3, #71	; 0x47
 8018280:	d810      	bhi.n	80182a4 <__ssvfiscanf_r+0x100>
 8018282:	2b45      	cmp	r3, #69	; 0x45
 8018284:	f080 809a 	bcs.w	80183bc <__ssvfiscanf_r+0x218>
 8018288:	2b00      	cmp	r3, #0
 801828a:	d06c      	beq.n	8018366 <__ssvfiscanf_r+0x1c2>
 801828c:	2b25      	cmp	r3, #37	; 0x25
 801828e:	d051      	beq.n	8018334 <__ssvfiscanf_r+0x190>
 8018290:	2303      	movs	r3, #3
 8018292:	9347      	str	r3, [sp, #284]	; 0x11c
 8018294:	9742      	str	r7, [sp, #264]	; 0x108
 8018296:	e027      	b.n	80182e8 <__ssvfiscanf_r+0x144>
 8018298:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801829a:	fb07 1303 	mla	r3, r7, r3, r1
 801829e:	3b30      	subs	r3, #48	; 0x30
 80182a0:	9343      	str	r3, [sp, #268]	; 0x10c
 80182a2:	e7cf      	b.n	8018244 <__ssvfiscanf_r+0xa0>
 80182a4:	2b5b      	cmp	r3, #91	; 0x5b
 80182a6:	d06a      	beq.n	801837e <__ssvfiscanf_r+0x1da>
 80182a8:	d80c      	bhi.n	80182c4 <__ssvfiscanf_r+0x120>
 80182aa:	2b58      	cmp	r3, #88	; 0x58
 80182ac:	d1f0      	bne.n	8018290 <__ssvfiscanf_r+0xec>
 80182ae:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80182b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80182b4:	9241      	str	r2, [sp, #260]	; 0x104
 80182b6:	2210      	movs	r2, #16
 80182b8:	9242      	str	r2, [sp, #264]	; 0x108
 80182ba:	2b6e      	cmp	r3, #110	; 0x6e
 80182bc:	bf8c      	ite	hi
 80182be:	2304      	movhi	r3, #4
 80182c0:	2303      	movls	r3, #3
 80182c2:	e010      	b.n	80182e6 <__ssvfiscanf_r+0x142>
 80182c4:	2b63      	cmp	r3, #99	; 0x63
 80182c6:	d065      	beq.n	8018394 <__ssvfiscanf_r+0x1f0>
 80182c8:	2b64      	cmp	r3, #100	; 0x64
 80182ca:	d1e1      	bne.n	8018290 <__ssvfiscanf_r+0xec>
 80182cc:	9742      	str	r7, [sp, #264]	; 0x108
 80182ce:	e7f4      	b.n	80182ba <__ssvfiscanf_r+0x116>
 80182d0:	2b70      	cmp	r3, #112	; 0x70
 80182d2:	d04b      	beq.n	801836c <__ssvfiscanf_r+0x1c8>
 80182d4:	d826      	bhi.n	8018324 <__ssvfiscanf_r+0x180>
 80182d6:	2b6e      	cmp	r3, #110	; 0x6e
 80182d8:	d062      	beq.n	80183a0 <__ssvfiscanf_r+0x1fc>
 80182da:	d84c      	bhi.n	8018376 <__ssvfiscanf_r+0x1d2>
 80182dc:	2b69      	cmp	r3, #105	; 0x69
 80182de:	d1d7      	bne.n	8018290 <__ssvfiscanf_r+0xec>
 80182e0:	2300      	movs	r3, #0
 80182e2:	9342      	str	r3, [sp, #264]	; 0x108
 80182e4:	2303      	movs	r3, #3
 80182e6:	9347      	str	r3, [sp, #284]	; 0x11c
 80182e8:	6863      	ldr	r3, [r4, #4]
 80182ea:	2b00      	cmp	r3, #0
 80182ec:	dd68      	ble.n	80183c0 <__ssvfiscanf_r+0x21c>
 80182ee:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80182f0:	0659      	lsls	r1, r3, #25
 80182f2:	d407      	bmi.n	8018304 <__ssvfiscanf_r+0x160>
 80182f4:	f7ff f8b2 	bl	801745c <__locale_ctype_ptr>
 80182f8:	6823      	ldr	r3, [r4, #0]
 80182fa:	781a      	ldrb	r2, [r3, #0]
 80182fc:	4410      	add	r0, r2
 80182fe:	7842      	ldrb	r2, [r0, #1]
 8018300:	0712      	lsls	r2, r2, #28
 8018302:	d464      	bmi.n	80183ce <__ssvfiscanf_r+0x22a>
 8018304:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8018306:	2b02      	cmp	r3, #2
 8018308:	dc73      	bgt.n	80183f2 <__ssvfiscanf_r+0x24e>
 801830a:	466b      	mov	r3, sp
 801830c:	4622      	mov	r2, r4
 801830e:	a941      	add	r1, sp, #260	; 0x104
 8018310:	4630      	mov	r0, r6
 8018312:	f000 f897 	bl	8018444 <_scanf_chars>
 8018316:	2801      	cmp	r0, #1
 8018318:	f000 8089 	beq.w	801842e <__ssvfiscanf_r+0x28a>
 801831c:	2802      	cmp	r0, #2
 801831e:	f47f af71 	bne.w	8018204 <__ssvfiscanf_r+0x60>
 8018322:	e01d      	b.n	8018360 <__ssvfiscanf_r+0x1bc>
 8018324:	2b75      	cmp	r3, #117	; 0x75
 8018326:	d0d1      	beq.n	80182cc <__ssvfiscanf_r+0x128>
 8018328:	2b78      	cmp	r3, #120	; 0x78
 801832a:	d0c0      	beq.n	80182ae <__ssvfiscanf_r+0x10a>
 801832c:	2b73      	cmp	r3, #115	; 0x73
 801832e:	d1af      	bne.n	8018290 <__ssvfiscanf_r+0xec>
 8018330:	2302      	movs	r3, #2
 8018332:	e7d8      	b.n	80182e6 <__ssvfiscanf_r+0x142>
 8018334:	6863      	ldr	r3, [r4, #4]
 8018336:	2b00      	cmp	r3, #0
 8018338:	dd0c      	ble.n	8018354 <__ssvfiscanf_r+0x1b0>
 801833a:	6823      	ldr	r3, [r4, #0]
 801833c:	781a      	ldrb	r2, [r3, #0]
 801833e:	455a      	cmp	r2, fp
 8018340:	d175      	bne.n	801842e <__ssvfiscanf_r+0x28a>
 8018342:	3301      	adds	r3, #1
 8018344:	6862      	ldr	r2, [r4, #4]
 8018346:	6023      	str	r3, [r4, #0]
 8018348:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801834a:	3a01      	subs	r2, #1
 801834c:	3301      	adds	r3, #1
 801834e:	6062      	str	r2, [r4, #4]
 8018350:	9345      	str	r3, [sp, #276]	; 0x114
 8018352:	e757      	b.n	8018204 <__ssvfiscanf_r+0x60>
 8018354:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8018356:	4621      	mov	r1, r4
 8018358:	4630      	mov	r0, r6
 801835a:	4798      	blx	r3
 801835c:	2800      	cmp	r0, #0
 801835e:	d0ec      	beq.n	801833a <__ssvfiscanf_r+0x196>
 8018360:	9844      	ldr	r0, [sp, #272]	; 0x110
 8018362:	2800      	cmp	r0, #0
 8018364:	d159      	bne.n	801841a <__ssvfiscanf_r+0x276>
 8018366:	f04f 30ff 	mov.w	r0, #4294967295
 801836a:	e05c      	b.n	8018426 <__ssvfiscanf_r+0x282>
 801836c:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801836e:	f042 0220 	orr.w	r2, r2, #32
 8018372:	9241      	str	r2, [sp, #260]	; 0x104
 8018374:	e79b      	b.n	80182ae <__ssvfiscanf_r+0x10a>
 8018376:	2308      	movs	r3, #8
 8018378:	9342      	str	r3, [sp, #264]	; 0x108
 801837a:	2304      	movs	r3, #4
 801837c:	e7b3      	b.n	80182e6 <__ssvfiscanf_r+0x142>
 801837e:	4629      	mov	r1, r5
 8018380:	4640      	mov	r0, r8
 8018382:	f000 f9c7 	bl	8018714 <__sccl>
 8018386:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8018388:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801838c:	9341      	str	r3, [sp, #260]	; 0x104
 801838e:	4605      	mov	r5, r0
 8018390:	2301      	movs	r3, #1
 8018392:	e7a8      	b.n	80182e6 <__ssvfiscanf_r+0x142>
 8018394:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8018396:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801839a:	9341      	str	r3, [sp, #260]	; 0x104
 801839c:	2300      	movs	r3, #0
 801839e:	e7a2      	b.n	80182e6 <__ssvfiscanf_r+0x142>
 80183a0:	9841      	ldr	r0, [sp, #260]	; 0x104
 80183a2:	06c3      	lsls	r3, r0, #27
 80183a4:	f53f af2e 	bmi.w	8018204 <__ssvfiscanf_r+0x60>
 80183a8:	9b00      	ldr	r3, [sp, #0]
 80183aa:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80183ac:	1d19      	adds	r1, r3, #4
 80183ae:	9100      	str	r1, [sp, #0]
 80183b0:	681b      	ldr	r3, [r3, #0]
 80183b2:	07c0      	lsls	r0, r0, #31
 80183b4:	bf4c      	ite	mi
 80183b6:	801a      	strhmi	r2, [r3, #0]
 80183b8:	601a      	strpl	r2, [r3, #0]
 80183ba:	e723      	b.n	8018204 <__ssvfiscanf_r+0x60>
 80183bc:	2305      	movs	r3, #5
 80183be:	e792      	b.n	80182e6 <__ssvfiscanf_r+0x142>
 80183c0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80183c2:	4621      	mov	r1, r4
 80183c4:	4630      	mov	r0, r6
 80183c6:	4798      	blx	r3
 80183c8:	2800      	cmp	r0, #0
 80183ca:	d090      	beq.n	80182ee <__ssvfiscanf_r+0x14a>
 80183cc:	e7c8      	b.n	8018360 <__ssvfiscanf_r+0x1bc>
 80183ce:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80183d0:	3201      	adds	r2, #1
 80183d2:	9245      	str	r2, [sp, #276]	; 0x114
 80183d4:	6862      	ldr	r2, [r4, #4]
 80183d6:	3a01      	subs	r2, #1
 80183d8:	2a00      	cmp	r2, #0
 80183da:	6062      	str	r2, [r4, #4]
 80183dc:	dd02      	ble.n	80183e4 <__ssvfiscanf_r+0x240>
 80183de:	3301      	adds	r3, #1
 80183e0:	6023      	str	r3, [r4, #0]
 80183e2:	e787      	b.n	80182f4 <__ssvfiscanf_r+0x150>
 80183e4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80183e6:	4621      	mov	r1, r4
 80183e8:	4630      	mov	r0, r6
 80183ea:	4798      	blx	r3
 80183ec:	2800      	cmp	r0, #0
 80183ee:	d081      	beq.n	80182f4 <__ssvfiscanf_r+0x150>
 80183f0:	e7b6      	b.n	8018360 <__ssvfiscanf_r+0x1bc>
 80183f2:	2b04      	cmp	r3, #4
 80183f4:	dc06      	bgt.n	8018404 <__ssvfiscanf_r+0x260>
 80183f6:	466b      	mov	r3, sp
 80183f8:	4622      	mov	r2, r4
 80183fa:	a941      	add	r1, sp, #260	; 0x104
 80183fc:	4630      	mov	r0, r6
 80183fe:	f000 f885 	bl	801850c <_scanf_i>
 8018402:	e788      	b.n	8018316 <__ssvfiscanf_r+0x172>
 8018404:	4b0e      	ldr	r3, [pc, #56]	; (8018440 <__ssvfiscanf_r+0x29c>)
 8018406:	2b00      	cmp	r3, #0
 8018408:	f43f aefc 	beq.w	8018204 <__ssvfiscanf_r+0x60>
 801840c:	466b      	mov	r3, sp
 801840e:	4622      	mov	r2, r4
 8018410:	a941      	add	r1, sp, #260	; 0x104
 8018412:	4630      	mov	r0, r6
 8018414:	f7fc fd72 	bl	8014efc <_scanf_float>
 8018418:	e77d      	b.n	8018316 <__ssvfiscanf_r+0x172>
 801841a:	89a3      	ldrh	r3, [r4, #12]
 801841c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8018420:	bf18      	it	ne
 8018422:	f04f 30ff 	movne.w	r0, #4294967295
 8018426:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 801842a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801842e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8018430:	e7f9      	b.n	8018426 <__ssvfiscanf_r+0x282>
 8018432:	bf00      	nop
 8018434:	080180f1 	.word	0x080180f1
 8018438:	0801816b 	.word	0x0801816b
 801843c:	0801909a 	.word	0x0801909a
 8018440:	08014efd 	.word	0x08014efd

08018444 <_scanf_chars>:
 8018444:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018448:	4615      	mov	r5, r2
 801844a:	688a      	ldr	r2, [r1, #8]
 801844c:	4680      	mov	r8, r0
 801844e:	460c      	mov	r4, r1
 8018450:	b932      	cbnz	r2, 8018460 <_scanf_chars+0x1c>
 8018452:	698a      	ldr	r2, [r1, #24]
 8018454:	2a00      	cmp	r2, #0
 8018456:	bf14      	ite	ne
 8018458:	f04f 32ff 	movne.w	r2, #4294967295
 801845c:	2201      	moveq	r2, #1
 801845e:	608a      	str	r2, [r1, #8]
 8018460:	6822      	ldr	r2, [r4, #0]
 8018462:	06d1      	lsls	r1, r2, #27
 8018464:	bf5f      	itttt	pl
 8018466:	681a      	ldrpl	r2, [r3, #0]
 8018468:	1d11      	addpl	r1, r2, #4
 801846a:	6019      	strpl	r1, [r3, #0]
 801846c:	6817      	ldrpl	r7, [r2, #0]
 801846e:	2600      	movs	r6, #0
 8018470:	69a3      	ldr	r3, [r4, #24]
 8018472:	b1db      	cbz	r3, 80184ac <_scanf_chars+0x68>
 8018474:	2b01      	cmp	r3, #1
 8018476:	d107      	bne.n	8018488 <_scanf_chars+0x44>
 8018478:	682b      	ldr	r3, [r5, #0]
 801847a:	6962      	ldr	r2, [r4, #20]
 801847c:	781b      	ldrb	r3, [r3, #0]
 801847e:	5cd3      	ldrb	r3, [r2, r3]
 8018480:	b9a3      	cbnz	r3, 80184ac <_scanf_chars+0x68>
 8018482:	2e00      	cmp	r6, #0
 8018484:	d132      	bne.n	80184ec <_scanf_chars+0xa8>
 8018486:	e006      	b.n	8018496 <_scanf_chars+0x52>
 8018488:	2b02      	cmp	r3, #2
 801848a:	d007      	beq.n	801849c <_scanf_chars+0x58>
 801848c:	2e00      	cmp	r6, #0
 801848e:	d12d      	bne.n	80184ec <_scanf_chars+0xa8>
 8018490:	69a3      	ldr	r3, [r4, #24]
 8018492:	2b01      	cmp	r3, #1
 8018494:	d12a      	bne.n	80184ec <_scanf_chars+0xa8>
 8018496:	2001      	movs	r0, #1
 8018498:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801849c:	f7fe ffde 	bl	801745c <__locale_ctype_ptr>
 80184a0:	682b      	ldr	r3, [r5, #0]
 80184a2:	781b      	ldrb	r3, [r3, #0]
 80184a4:	4418      	add	r0, r3
 80184a6:	7843      	ldrb	r3, [r0, #1]
 80184a8:	071b      	lsls	r3, r3, #28
 80184aa:	d4ef      	bmi.n	801848c <_scanf_chars+0x48>
 80184ac:	6823      	ldr	r3, [r4, #0]
 80184ae:	06da      	lsls	r2, r3, #27
 80184b0:	bf5e      	ittt	pl
 80184b2:	682b      	ldrpl	r3, [r5, #0]
 80184b4:	781b      	ldrbpl	r3, [r3, #0]
 80184b6:	703b      	strbpl	r3, [r7, #0]
 80184b8:	682a      	ldr	r2, [r5, #0]
 80184ba:	686b      	ldr	r3, [r5, #4]
 80184bc:	f102 0201 	add.w	r2, r2, #1
 80184c0:	602a      	str	r2, [r5, #0]
 80184c2:	68a2      	ldr	r2, [r4, #8]
 80184c4:	f103 33ff 	add.w	r3, r3, #4294967295
 80184c8:	f102 32ff 	add.w	r2, r2, #4294967295
 80184cc:	606b      	str	r3, [r5, #4]
 80184ce:	f106 0601 	add.w	r6, r6, #1
 80184d2:	bf58      	it	pl
 80184d4:	3701      	addpl	r7, #1
 80184d6:	60a2      	str	r2, [r4, #8]
 80184d8:	b142      	cbz	r2, 80184ec <_scanf_chars+0xa8>
 80184da:	2b00      	cmp	r3, #0
 80184dc:	dcc8      	bgt.n	8018470 <_scanf_chars+0x2c>
 80184de:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80184e2:	4629      	mov	r1, r5
 80184e4:	4640      	mov	r0, r8
 80184e6:	4798      	blx	r3
 80184e8:	2800      	cmp	r0, #0
 80184ea:	d0c1      	beq.n	8018470 <_scanf_chars+0x2c>
 80184ec:	6823      	ldr	r3, [r4, #0]
 80184ee:	f013 0310 	ands.w	r3, r3, #16
 80184f2:	d105      	bne.n	8018500 <_scanf_chars+0xbc>
 80184f4:	68e2      	ldr	r2, [r4, #12]
 80184f6:	3201      	adds	r2, #1
 80184f8:	60e2      	str	r2, [r4, #12]
 80184fa:	69a2      	ldr	r2, [r4, #24]
 80184fc:	b102      	cbz	r2, 8018500 <_scanf_chars+0xbc>
 80184fe:	703b      	strb	r3, [r7, #0]
 8018500:	6923      	ldr	r3, [r4, #16]
 8018502:	441e      	add	r6, r3
 8018504:	6126      	str	r6, [r4, #16]
 8018506:	2000      	movs	r0, #0
 8018508:	e7c6      	b.n	8018498 <_scanf_chars+0x54>
	...

0801850c <_scanf_i>:
 801850c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018510:	469a      	mov	sl, r3
 8018512:	4b74      	ldr	r3, [pc, #464]	; (80186e4 <_scanf_i+0x1d8>)
 8018514:	460c      	mov	r4, r1
 8018516:	4683      	mov	fp, r0
 8018518:	4616      	mov	r6, r2
 801851a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801851e:	b087      	sub	sp, #28
 8018520:	ab03      	add	r3, sp, #12
 8018522:	68a7      	ldr	r7, [r4, #8]
 8018524:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018528:	4b6f      	ldr	r3, [pc, #444]	; (80186e8 <_scanf_i+0x1dc>)
 801852a:	69a1      	ldr	r1, [r4, #24]
 801852c:	4a6f      	ldr	r2, [pc, #444]	; (80186ec <_scanf_i+0x1e0>)
 801852e:	2903      	cmp	r1, #3
 8018530:	bf08      	it	eq
 8018532:	461a      	moveq	r2, r3
 8018534:	1e7b      	subs	r3, r7, #1
 8018536:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 801853a:	bf84      	itt	hi
 801853c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8018540:	60a3      	strhi	r3, [r4, #8]
 8018542:	6823      	ldr	r3, [r4, #0]
 8018544:	9200      	str	r2, [sp, #0]
 8018546:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 801854a:	bf88      	it	hi
 801854c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8018550:	f104 091c 	add.w	r9, r4, #28
 8018554:	6023      	str	r3, [r4, #0]
 8018556:	bf8c      	ite	hi
 8018558:	197f      	addhi	r7, r7, r5
 801855a:	2700      	movls	r7, #0
 801855c:	464b      	mov	r3, r9
 801855e:	f04f 0800 	mov.w	r8, #0
 8018562:	9301      	str	r3, [sp, #4]
 8018564:	6831      	ldr	r1, [r6, #0]
 8018566:	ab03      	add	r3, sp, #12
 8018568:	2202      	movs	r2, #2
 801856a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801856e:	7809      	ldrb	r1, [r1, #0]
 8018570:	f7e7 fe4e 	bl	8000210 <memchr>
 8018574:	9b01      	ldr	r3, [sp, #4]
 8018576:	b330      	cbz	r0, 80185c6 <_scanf_i+0xba>
 8018578:	f1b8 0f01 	cmp.w	r8, #1
 801857c:	d15a      	bne.n	8018634 <_scanf_i+0x128>
 801857e:	6862      	ldr	r2, [r4, #4]
 8018580:	b92a      	cbnz	r2, 801858e <_scanf_i+0x82>
 8018582:	6822      	ldr	r2, [r4, #0]
 8018584:	2108      	movs	r1, #8
 8018586:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801858a:	6061      	str	r1, [r4, #4]
 801858c:	6022      	str	r2, [r4, #0]
 801858e:	6822      	ldr	r2, [r4, #0]
 8018590:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8018594:	6022      	str	r2, [r4, #0]
 8018596:	68a2      	ldr	r2, [r4, #8]
 8018598:	1e51      	subs	r1, r2, #1
 801859a:	60a1      	str	r1, [r4, #8]
 801859c:	b19a      	cbz	r2, 80185c6 <_scanf_i+0xba>
 801859e:	6832      	ldr	r2, [r6, #0]
 80185a0:	1c51      	adds	r1, r2, #1
 80185a2:	6031      	str	r1, [r6, #0]
 80185a4:	7812      	ldrb	r2, [r2, #0]
 80185a6:	701a      	strb	r2, [r3, #0]
 80185a8:	1c5d      	adds	r5, r3, #1
 80185aa:	6873      	ldr	r3, [r6, #4]
 80185ac:	3b01      	subs	r3, #1
 80185ae:	2b00      	cmp	r3, #0
 80185b0:	6073      	str	r3, [r6, #4]
 80185b2:	dc07      	bgt.n	80185c4 <_scanf_i+0xb8>
 80185b4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80185b8:	4631      	mov	r1, r6
 80185ba:	4658      	mov	r0, fp
 80185bc:	4798      	blx	r3
 80185be:	2800      	cmp	r0, #0
 80185c0:	f040 8086 	bne.w	80186d0 <_scanf_i+0x1c4>
 80185c4:	462b      	mov	r3, r5
 80185c6:	f108 0801 	add.w	r8, r8, #1
 80185ca:	f1b8 0f03 	cmp.w	r8, #3
 80185ce:	d1c8      	bne.n	8018562 <_scanf_i+0x56>
 80185d0:	6862      	ldr	r2, [r4, #4]
 80185d2:	b90a      	cbnz	r2, 80185d8 <_scanf_i+0xcc>
 80185d4:	220a      	movs	r2, #10
 80185d6:	6062      	str	r2, [r4, #4]
 80185d8:	6862      	ldr	r2, [r4, #4]
 80185da:	4945      	ldr	r1, [pc, #276]	; (80186f0 <_scanf_i+0x1e4>)
 80185dc:	6960      	ldr	r0, [r4, #20]
 80185de:	9301      	str	r3, [sp, #4]
 80185e0:	1a89      	subs	r1, r1, r2
 80185e2:	f000 f897 	bl	8018714 <__sccl>
 80185e6:	9b01      	ldr	r3, [sp, #4]
 80185e8:	f04f 0800 	mov.w	r8, #0
 80185ec:	461d      	mov	r5, r3
 80185ee:	68a3      	ldr	r3, [r4, #8]
 80185f0:	6822      	ldr	r2, [r4, #0]
 80185f2:	2b00      	cmp	r3, #0
 80185f4:	d03a      	beq.n	801866c <_scanf_i+0x160>
 80185f6:	6831      	ldr	r1, [r6, #0]
 80185f8:	6960      	ldr	r0, [r4, #20]
 80185fa:	f891 c000 	ldrb.w	ip, [r1]
 80185fe:	f810 000c 	ldrb.w	r0, [r0, ip]
 8018602:	2800      	cmp	r0, #0
 8018604:	d032      	beq.n	801866c <_scanf_i+0x160>
 8018606:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801860a:	d121      	bne.n	8018650 <_scanf_i+0x144>
 801860c:	0510      	lsls	r0, r2, #20
 801860e:	d51f      	bpl.n	8018650 <_scanf_i+0x144>
 8018610:	f108 0801 	add.w	r8, r8, #1
 8018614:	b117      	cbz	r7, 801861c <_scanf_i+0x110>
 8018616:	3301      	adds	r3, #1
 8018618:	3f01      	subs	r7, #1
 801861a:	60a3      	str	r3, [r4, #8]
 801861c:	6873      	ldr	r3, [r6, #4]
 801861e:	3b01      	subs	r3, #1
 8018620:	2b00      	cmp	r3, #0
 8018622:	6073      	str	r3, [r6, #4]
 8018624:	dd1b      	ble.n	801865e <_scanf_i+0x152>
 8018626:	6833      	ldr	r3, [r6, #0]
 8018628:	3301      	adds	r3, #1
 801862a:	6033      	str	r3, [r6, #0]
 801862c:	68a3      	ldr	r3, [r4, #8]
 801862e:	3b01      	subs	r3, #1
 8018630:	60a3      	str	r3, [r4, #8]
 8018632:	e7dc      	b.n	80185ee <_scanf_i+0xe2>
 8018634:	f1b8 0f02 	cmp.w	r8, #2
 8018638:	d1ad      	bne.n	8018596 <_scanf_i+0x8a>
 801863a:	6822      	ldr	r2, [r4, #0]
 801863c:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8018640:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8018644:	d1bf      	bne.n	80185c6 <_scanf_i+0xba>
 8018646:	2110      	movs	r1, #16
 8018648:	6061      	str	r1, [r4, #4]
 801864a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801864e:	e7a1      	b.n	8018594 <_scanf_i+0x88>
 8018650:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8018654:	6022      	str	r2, [r4, #0]
 8018656:	780b      	ldrb	r3, [r1, #0]
 8018658:	702b      	strb	r3, [r5, #0]
 801865a:	3501      	adds	r5, #1
 801865c:	e7de      	b.n	801861c <_scanf_i+0x110>
 801865e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8018662:	4631      	mov	r1, r6
 8018664:	4658      	mov	r0, fp
 8018666:	4798      	blx	r3
 8018668:	2800      	cmp	r0, #0
 801866a:	d0df      	beq.n	801862c <_scanf_i+0x120>
 801866c:	6823      	ldr	r3, [r4, #0]
 801866e:	05d9      	lsls	r1, r3, #23
 8018670:	d50c      	bpl.n	801868c <_scanf_i+0x180>
 8018672:	454d      	cmp	r5, r9
 8018674:	d908      	bls.n	8018688 <_scanf_i+0x17c>
 8018676:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801867a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801867e:	4632      	mov	r2, r6
 8018680:	4658      	mov	r0, fp
 8018682:	4798      	blx	r3
 8018684:	1e6f      	subs	r7, r5, #1
 8018686:	463d      	mov	r5, r7
 8018688:	454d      	cmp	r5, r9
 801868a:	d029      	beq.n	80186e0 <_scanf_i+0x1d4>
 801868c:	6822      	ldr	r2, [r4, #0]
 801868e:	f012 0210 	ands.w	r2, r2, #16
 8018692:	d113      	bne.n	80186bc <_scanf_i+0x1b0>
 8018694:	702a      	strb	r2, [r5, #0]
 8018696:	6863      	ldr	r3, [r4, #4]
 8018698:	9e00      	ldr	r6, [sp, #0]
 801869a:	4649      	mov	r1, r9
 801869c:	4658      	mov	r0, fp
 801869e:	47b0      	blx	r6
 80186a0:	f8da 3000 	ldr.w	r3, [sl]
 80186a4:	6821      	ldr	r1, [r4, #0]
 80186a6:	1d1a      	adds	r2, r3, #4
 80186a8:	f8ca 2000 	str.w	r2, [sl]
 80186ac:	f011 0f20 	tst.w	r1, #32
 80186b0:	681b      	ldr	r3, [r3, #0]
 80186b2:	d010      	beq.n	80186d6 <_scanf_i+0x1ca>
 80186b4:	6018      	str	r0, [r3, #0]
 80186b6:	68e3      	ldr	r3, [r4, #12]
 80186b8:	3301      	adds	r3, #1
 80186ba:	60e3      	str	r3, [r4, #12]
 80186bc:	eba5 0509 	sub.w	r5, r5, r9
 80186c0:	44a8      	add	r8, r5
 80186c2:	6925      	ldr	r5, [r4, #16]
 80186c4:	4445      	add	r5, r8
 80186c6:	6125      	str	r5, [r4, #16]
 80186c8:	2000      	movs	r0, #0
 80186ca:	b007      	add	sp, #28
 80186cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80186d0:	f04f 0800 	mov.w	r8, #0
 80186d4:	e7ca      	b.n	801866c <_scanf_i+0x160>
 80186d6:	07ca      	lsls	r2, r1, #31
 80186d8:	bf4c      	ite	mi
 80186da:	8018      	strhmi	r0, [r3, #0]
 80186dc:	6018      	strpl	r0, [r3, #0]
 80186de:	e7ea      	b.n	80186b6 <_scanf_i+0x1aa>
 80186e0:	2001      	movs	r0, #1
 80186e2:	e7f2      	b.n	80186ca <_scanf_i+0x1be>
 80186e4:	08018e34 	.word	0x08018e34
 80186e8:	08016119 	.word	0x08016119
 80186ec:	08018891 	.word	0x08018891
 80186f0:	080190b5 	.word	0x080190b5

080186f4 <_sbrk_r>:
 80186f4:	b538      	push	{r3, r4, r5, lr}
 80186f6:	4c06      	ldr	r4, [pc, #24]	; (8018710 <_sbrk_r+0x1c>)
 80186f8:	2300      	movs	r3, #0
 80186fa:	4605      	mov	r5, r0
 80186fc:	4608      	mov	r0, r1
 80186fe:	6023      	str	r3, [r4, #0]
 8018700:	f7ee fffe 	bl	8007700 <_sbrk>
 8018704:	1c43      	adds	r3, r0, #1
 8018706:	d102      	bne.n	801870e <_sbrk_r+0x1a>
 8018708:	6823      	ldr	r3, [r4, #0]
 801870a:	b103      	cbz	r3, 801870e <_sbrk_r+0x1a>
 801870c:	602b      	str	r3, [r5, #0]
 801870e:	bd38      	pop	{r3, r4, r5, pc}
 8018710:	2004cb6c 	.word	0x2004cb6c

08018714 <__sccl>:
 8018714:	b570      	push	{r4, r5, r6, lr}
 8018716:	780b      	ldrb	r3, [r1, #0]
 8018718:	2b5e      	cmp	r3, #94	; 0x5e
 801871a:	bf13      	iteet	ne
 801871c:	1c4a      	addne	r2, r1, #1
 801871e:	1c8a      	addeq	r2, r1, #2
 8018720:	784b      	ldrbeq	r3, [r1, #1]
 8018722:	2100      	movne	r1, #0
 8018724:	bf08      	it	eq
 8018726:	2101      	moveq	r1, #1
 8018728:	1e44      	subs	r4, r0, #1
 801872a:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 801872e:	f804 1f01 	strb.w	r1, [r4, #1]!
 8018732:	42ac      	cmp	r4, r5
 8018734:	d1fb      	bne.n	801872e <__sccl+0x1a>
 8018736:	b913      	cbnz	r3, 801873e <__sccl+0x2a>
 8018738:	3a01      	subs	r2, #1
 801873a:	4610      	mov	r0, r2
 801873c:	bd70      	pop	{r4, r5, r6, pc}
 801873e:	f081 0401 	eor.w	r4, r1, #1
 8018742:	54c4      	strb	r4, [r0, r3]
 8018744:	1c51      	adds	r1, r2, #1
 8018746:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 801874a:	2d2d      	cmp	r5, #45	; 0x2d
 801874c:	f101 36ff 	add.w	r6, r1, #4294967295
 8018750:	460a      	mov	r2, r1
 8018752:	d006      	beq.n	8018762 <__sccl+0x4e>
 8018754:	2d5d      	cmp	r5, #93	; 0x5d
 8018756:	d0f0      	beq.n	801873a <__sccl+0x26>
 8018758:	b90d      	cbnz	r5, 801875e <__sccl+0x4a>
 801875a:	4632      	mov	r2, r6
 801875c:	e7ed      	b.n	801873a <__sccl+0x26>
 801875e:	462b      	mov	r3, r5
 8018760:	e7ef      	b.n	8018742 <__sccl+0x2e>
 8018762:	780e      	ldrb	r6, [r1, #0]
 8018764:	2e5d      	cmp	r6, #93	; 0x5d
 8018766:	d0fa      	beq.n	801875e <__sccl+0x4a>
 8018768:	42b3      	cmp	r3, r6
 801876a:	dcf8      	bgt.n	801875e <__sccl+0x4a>
 801876c:	3301      	adds	r3, #1
 801876e:	429e      	cmp	r6, r3
 8018770:	54c4      	strb	r4, [r0, r3]
 8018772:	dcfb      	bgt.n	801876c <__sccl+0x58>
 8018774:	3102      	adds	r1, #2
 8018776:	e7e6      	b.n	8018746 <__sccl+0x32>

08018778 <strncmp>:
 8018778:	b510      	push	{r4, lr}
 801877a:	b16a      	cbz	r2, 8018798 <strncmp+0x20>
 801877c:	3901      	subs	r1, #1
 801877e:	1884      	adds	r4, r0, r2
 8018780:	f810 3b01 	ldrb.w	r3, [r0], #1
 8018784:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8018788:	4293      	cmp	r3, r2
 801878a:	d103      	bne.n	8018794 <strncmp+0x1c>
 801878c:	42a0      	cmp	r0, r4
 801878e:	d001      	beq.n	8018794 <strncmp+0x1c>
 8018790:	2b00      	cmp	r3, #0
 8018792:	d1f5      	bne.n	8018780 <strncmp+0x8>
 8018794:	1a98      	subs	r0, r3, r2
 8018796:	bd10      	pop	{r4, pc}
 8018798:	4610      	mov	r0, r2
 801879a:	e7fc      	b.n	8018796 <strncmp+0x1e>

0801879c <_strtoul_l.isra.0>:
 801879c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80187a0:	4680      	mov	r8, r0
 80187a2:	4689      	mov	r9, r1
 80187a4:	4692      	mov	sl, r2
 80187a6:	461e      	mov	r6, r3
 80187a8:	460f      	mov	r7, r1
 80187aa:	463d      	mov	r5, r7
 80187ac:	9808      	ldr	r0, [sp, #32]
 80187ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 80187b2:	f7fe fe4f 	bl	8017454 <__locale_ctype_ptr_l>
 80187b6:	4420      	add	r0, r4
 80187b8:	7843      	ldrb	r3, [r0, #1]
 80187ba:	f013 0308 	ands.w	r3, r3, #8
 80187be:	d130      	bne.n	8018822 <_strtoul_l.isra.0+0x86>
 80187c0:	2c2d      	cmp	r4, #45	; 0x2d
 80187c2:	d130      	bne.n	8018826 <_strtoul_l.isra.0+0x8a>
 80187c4:	787c      	ldrb	r4, [r7, #1]
 80187c6:	1cbd      	adds	r5, r7, #2
 80187c8:	2101      	movs	r1, #1
 80187ca:	2e00      	cmp	r6, #0
 80187cc:	d05c      	beq.n	8018888 <_strtoul_l.isra.0+0xec>
 80187ce:	2e10      	cmp	r6, #16
 80187d0:	d109      	bne.n	80187e6 <_strtoul_l.isra.0+0x4a>
 80187d2:	2c30      	cmp	r4, #48	; 0x30
 80187d4:	d107      	bne.n	80187e6 <_strtoul_l.isra.0+0x4a>
 80187d6:	782b      	ldrb	r3, [r5, #0]
 80187d8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80187dc:	2b58      	cmp	r3, #88	; 0x58
 80187de:	d14e      	bne.n	801887e <_strtoul_l.isra.0+0xe2>
 80187e0:	786c      	ldrb	r4, [r5, #1]
 80187e2:	2610      	movs	r6, #16
 80187e4:	3502      	adds	r5, #2
 80187e6:	f04f 32ff 	mov.w	r2, #4294967295
 80187ea:	2300      	movs	r3, #0
 80187ec:	fbb2 f2f6 	udiv	r2, r2, r6
 80187f0:	fb06 fc02 	mul.w	ip, r6, r2
 80187f4:	ea6f 0c0c 	mvn.w	ip, ip
 80187f8:	4618      	mov	r0, r3
 80187fa:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80187fe:	2f09      	cmp	r7, #9
 8018800:	d817      	bhi.n	8018832 <_strtoul_l.isra.0+0x96>
 8018802:	463c      	mov	r4, r7
 8018804:	42a6      	cmp	r6, r4
 8018806:	dd23      	ble.n	8018850 <_strtoul_l.isra.0+0xb4>
 8018808:	2b00      	cmp	r3, #0
 801880a:	db1e      	blt.n	801884a <_strtoul_l.isra.0+0xae>
 801880c:	4282      	cmp	r2, r0
 801880e:	d31c      	bcc.n	801884a <_strtoul_l.isra.0+0xae>
 8018810:	d101      	bne.n	8018816 <_strtoul_l.isra.0+0x7a>
 8018812:	45a4      	cmp	ip, r4
 8018814:	db19      	blt.n	801884a <_strtoul_l.isra.0+0xae>
 8018816:	fb00 4006 	mla	r0, r0, r6, r4
 801881a:	2301      	movs	r3, #1
 801881c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018820:	e7eb      	b.n	80187fa <_strtoul_l.isra.0+0x5e>
 8018822:	462f      	mov	r7, r5
 8018824:	e7c1      	b.n	80187aa <_strtoul_l.isra.0+0xe>
 8018826:	2c2b      	cmp	r4, #43	; 0x2b
 8018828:	bf04      	itt	eq
 801882a:	1cbd      	addeq	r5, r7, #2
 801882c:	787c      	ldrbeq	r4, [r7, #1]
 801882e:	4619      	mov	r1, r3
 8018830:	e7cb      	b.n	80187ca <_strtoul_l.isra.0+0x2e>
 8018832:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8018836:	2f19      	cmp	r7, #25
 8018838:	d801      	bhi.n	801883e <_strtoul_l.isra.0+0xa2>
 801883a:	3c37      	subs	r4, #55	; 0x37
 801883c:	e7e2      	b.n	8018804 <_strtoul_l.isra.0+0x68>
 801883e:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8018842:	2f19      	cmp	r7, #25
 8018844:	d804      	bhi.n	8018850 <_strtoul_l.isra.0+0xb4>
 8018846:	3c57      	subs	r4, #87	; 0x57
 8018848:	e7dc      	b.n	8018804 <_strtoul_l.isra.0+0x68>
 801884a:	f04f 33ff 	mov.w	r3, #4294967295
 801884e:	e7e5      	b.n	801881c <_strtoul_l.isra.0+0x80>
 8018850:	2b00      	cmp	r3, #0
 8018852:	da09      	bge.n	8018868 <_strtoul_l.isra.0+0xcc>
 8018854:	2322      	movs	r3, #34	; 0x22
 8018856:	f8c8 3000 	str.w	r3, [r8]
 801885a:	f04f 30ff 	mov.w	r0, #4294967295
 801885e:	f1ba 0f00 	cmp.w	sl, #0
 8018862:	d107      	bne.n	8018874 <_strtoul_l.isra.0+0xd8>
 8018864:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018868:	b101      	cbz	r1, 801886c <_strtoul_l.isra.0+0xd0>
 801886a:	4240      	negs	r0, r0
 801886c:	f1ba 0f00 	cmp.w	sl, #0
 8018870:	d0f8      	beq.n	8018864 <_strtoul_l.isra.0+0xc8>
 8018872:	b10b      	cbz	r3, 8018878 <_strtoul_l.isra.0+0xdc>
 8018874:	f105 39ff 	add.w	r9, r5, #4294967295
 8018878:	f8ca 9000 	str.w	r9, [sl]
 801887c:	e7f2      	b.n	8018864 <_strtoul_l.isra.0+0xc8>
 801887e:	2430      	movs	r4, #48	; 0x30
 8018880:	2e00      	cmp	r6, #0
 8018882:	d1b0      	bne.n	80187e6 <_strtoul_l.isra.0+0x4a>
 8018884:	2608      	movs	r6, #8
 8018886:	e7ae      	b.n	80187e6 <_strtoul_l.isra.0+0x4a>
 8018888:	2c30      	cmp	r4, #48	; 0x30
 801888a:	d0a4      	beq.n	80187d6 <_strtoul_l.isra.0+0x3a>
 801888c:	260a      	movs	r6, #10
 801888e:	e7aa      	b.n	80187e6 <_strtoul_l.isra.0+0x4a>

08018890 <_strtoul_r>:
 8018890:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8018892:	4c06      	ldr	r4, [pc, #24]	; (80188ac <_strtoul_r+0x1c>)
 8018894:	4d06      	ldr	r5, [pc, #24]	; (80188b0 <_strtoul_r+0x20>)
 8018896:	6824      	ldr	r4, [r4, #0]
 8018898:	6a24      	ldr	r4, [r4, #32]
 801889a:	2c00      	cmp	r4, #0
 801889c:	bf08      	it	eq
 801889e:	462c      	moveq	r4, r5
 80188a0:	9400      	str	r4, [sp, #0]
 80188a2:	f7ff ff7b 	bl	801879c <_strtoul_l.isra.0>
 80188a6:	b003      	add	sp, #12
 80188a8:	bd30      	pop	{r4, r5, pc}
 80188aa:	bf00      	nop
 80188ac:	2000000c 	.word	0x2000000c
 80188b0:	20000070 	.word	0x20000070

080188b4 <__submore>:
 80188b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80188b8:	460c      	mov	r4, r1
 80188ba:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80188bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80188c0:	4299      	cmp	r1, r3
 80188c2:	d11d      	bne.n	8018900 <__submore+0x4c>
 80188c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80188c8:	f7ff fa66 	bl	8017d98 <_malloc_r>
 80188cc:	b918      	cbnz	r0, 80188d6 <__submore+0x22>
 80188ce:	f04f 30ff 	mov.w	r0, #4294967295
 80188d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80188d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80188da:	63a3      	str	r3, [r4, #56]	; 0x38
 80188dc:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80188e0:	6360      	str	r0, [r4, #52]	; 0x34
 80188e2:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80188e6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80188ea:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 80188ee:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80188f2:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 80188f6:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80188fa:	6020      	str	r0, [r4, #0]
 80188fc:	2000      	movs	r0, #0
 80188fe:	e7e8      	b.n	80188d2 <__submore+0x1e>
 8018900:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8018902:	0077      	lsls	r7, r6, #1
 8018904:	463a      	mov	r2, r7
 8018906:	f000 f837 	bl	8018978 <_realloc_r>
 801890a:	4605      	mov	r5, r0
 801890c:	2800      	cmp	r0, #0
 801890e:	d0de      	beq.n	80188ce <__submore+0x1a>
 8018910:	eb00 0806 	add.w	r8, r0, r6
 8018914:	4601      	mov	r1, r0
 8018916:	4632      	mov	r2, r6
 8018918:	4640      	mov	r0, r8
 801891a:	f7fe fdd7 	bl	80174cc <memcpy>
 801891e:	f8c4 8000 	str.w	r8, [r4]
 8018922:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8018926:	e7e9      	b.n	80188fc <__submore+0x48>

08018928 <__ascii_wctomb>:
 8018928:	b149      	cbz	r1, 801893e <__ascii_wctomb+0x16>
 801892a:	2aff      	cmp	r2, #255	; 0xff
 801892c:	bf85      	ittet	hi
 801892e:	238a      	movhi	r3, #138	; 0x8a
 8018930:	6003      	strhi	r3, [r0, #0]
 8018932:	700a      	strbls	r2, [r1, #0]
 8018934:	f04f 30ff 	movhi.w	r0, #4294967295
 8018938:	bf98      	it	ls
 801893a:	2001      	movls	r0, #1
 801893c:	4770      	bx	lr
 801893e:	4608      	mov	r0, r1
 8018940:	4770      	bx	lr

08018942 <memmove>:
 8018942:	4288      	cmp	r0, r1
 8018944:	b510      	push	{r4, lr}
 8018946:	eb01 0302 	add.w	r3, r1, r2
 801894a:	d807      	bhi.n	801895c <memmove+0x1a>
 801894c:	1e42      	subs	r2, r0, #1
 801894e:	4299      	cmp	r1, r3
 8018950:	d00a      	beq.n	8018968 <memmove+0x26>
 8018952:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018956:	f802 4f01 	strb.w	r4, [r2, #1]!
 801895a:	e7f8      	b.n	801894e <memmove+0xc>
 801895c:	4283      	cmp	r3, r0
 801895e:	d9f5      	bls.n	801894c <memmove+0xa>
 8018960:	1881      	adds	r1, r0, r2
 8018962:	1ad2      	subs	r2, r2, r3
 8018964:	42d3      	cmn	r3, r2
 8018966:	d100      	bne.n	801896a <memmove+0x28>
 8018968:	bd10      	pop	{r4, pc}
 801896a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801896e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8018972:	e7f7      	b.n	8018964 <memmove+0x22>

08018974 <__malloc_lock>:
 8018974:	4770      	bx	lr

08018976 <__malloc_unlock>:
 8018976:	4770      	bx	lr

08018978 <_realloc_r>:
 8018978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801897a:	4607      	mov	r7, r0
 801897c:	4614      	mov	r4, r2
 801897e:	460e      	mov	r6, r1
 8018980:	b921      	cbnz	r1, 801898c <_realloc_r+0x14>
 8018982:	4611      	mov	r1, r2
 8018984:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8018988:	f7ff ba06 	b.w	8017d98 <_malloc_r>
 801898c:	b922      	cbnz	r2, 8018998 <_realloc_r+0x20>
 801898e:	f7ff f9b5 	bl	8017cfc <_free_r>
 8018992:	4625      	mov	r5, r4
 8018994:	4628      	mov	r0, r5
 8018996:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018998:	f000 f814 	bl	80189c4 <_malloc_usable_size_r>
 801899c:	42a0      	cmp	r0, r4
 801899e:	d20f      	bcs.n	80189c0 <_realloc_r+0x48>
 80189a0:	4621      	mov	r1, r4
 80189a2:	4638      	mov	r0, r7
 80189a4:	f7ff f9f8 	bl	8017d98 <_malloc_r>
 80189a8:	4605      	mov	r5, r0
 80189aa:	2800      	cmp	r0, #0
 80189ac:	d0f2      	beq.n	8018994 <_realloc_r+0x1c>
 80189ae:	4631      	mov	r1, r6
 80189b0:	4622      	mov	r2, r4
 80189b2:	f7fe fd8b 	bl	80174cc <memcpy>
 80189b6:	4631      	mov	r1, r6
 80189b8:	4638      	mov	r0, r7
 80189ba:	f7ff f99f 	bl	8017cfc <_free_r>
 80189be:	e7e9      	b.n	8018994 <_realloc_r+0x1c>
 80189c0:	4635      	mov	r5, r6
 80189c2:	e7e7      	b.n	8018994 <_realloc_r+0x1c>

080189c4 <_malloc_usable_size_r>:
 80189c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80189c8:	1f18      	subs	r0, r3, #4
 80189ca:	2b00      	cmp	r3, #0
 80189cc:	bfbc      	itt	lt
 80189ce:	580b      	ldrlt	r3, [r1, r0]
 80189d0:	18c0      	addlt	r0, r0, r3
 80189d2:	4770      	bx	lr

080189d4 <_init>:
 80189d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80189d6:	bf00      	nop
 80189d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80189da:	bc08      	pop	{r3}
 80189dc:	469e      	mov	lr, r3
 80189de:	4770      	bx	lr

080189e0 <_fini>:
 80189e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80189e2:	bf00      	nop
 80189e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80189e6:	bc08      	pop	{r3}
 80189e8:	469e      	mov	lr, r3
 80189ea:	4770      	bx	lr
