Info: Generated by version: 18.1 build 222
Info: Starting: Create simulation model
Info: qsys-generate /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/iopll/iopll.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/iopll/iopll --family="Arria 10" --part=10AX066K3F40E2SG
Warning: iopll.iopll_0: Able to implement PLL - Actual outclk frequency 2 differs from requested setting
Info: Skipping generation of iopll: files already generated.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/iopll/iopll.ip --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/iopll/iopll/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/iopll/iopll/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/iopll/iopll/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/iopll/iopll/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/iopll/iopll/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for NCSIM simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/iopll/iopll/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	2 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for XCELIUM simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/iopll/iopll/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	2 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/iopll/iopll/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/iopll/iopll.ip --synthesis=VERILOG --greybox --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/iopll/iopll --family="Arria 10" --part=10AX066K3F40E2SG
Warning: iopll.iopll_0: Able to implement PLL - Actual outclk frequency 2 differs from requested setting
Info: Skipping generation of iopll: files already generated.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/iopll/iopll.ip --synthesis=VERILOG --ipxact --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/iopll/iopll --family="Arria 10" --part=10AX066K3F40E2SG
Info: Finished: IP-XACT
