{"Source Block": ["hdl/library/axi_dmac/address_generator.v@76:86@HdlStmAssign", "\nassign burst = 2'b01;\nassign prot = 3'b000;\nassign cache = 4'b0011;\nassign len = length;\nassign size = $clog2(DMA_DATA_WIDTH/8);\n\nreg [LENGTH_WIDTH-1:0] length = 'h0;\nreg [DMA_ADDR_WIDTH-BYTES_PER_BEAT_WIDTH-1:0] address = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] last_burst_len = 'h00;\nassign addr = {address, {BYTES_PER_BEAT_WIDTH{1'b0}}};\n"], "Clone Blocks": [["hdl/library/axi_dmac/address_generator.v@80:90", "assign len = length;\nassign size = $clog2(DMA_DATA_WIDTH/8);\n\nreg [LENGTH_WIDTH-1:0] length = 'h0;\nreg [DMA_ADDR_WIDTH-BYTES_PER_BEAT_WIDTH-1:0] address = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] last_burst_len = 'h00;\nassign addr = {address, {BYTES_PER_BEAT_WIDTH{1'b0}}};\n\nreg addr_valid_d1;\nreg last = 1'b0;\n\n"], ["hdl/library/axi_dmac/address_generator.v@81:91", "assign size = $clog2(DMA_DATA_WIDTH/8);\n\nreg [LENGTH_WIDTH-1:0] length = 'h0;\nreg [DMA_ADDR_WIDTH-BYTES_PER_BEAT_WIDTH-1:0] address = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] last_burst_len = 'h00;\nassign addr = {address, {BYTES_PER_BEAT_WIDTH{1'b0}}};\n\nreg addr_valid_d1;\nreg last = 1'b0;\n\n// If we already asserted addr_valid we have to wait until it is accepted before\n"], ["hdl/library/axi_dmac/address_generator.v@75:85", "`include \"inc_id.h\"\n\nassign burst = 2'b01;\nassign prot = 3'b000;\nassign cache = 4'b0011;\nassign len = length;\nassign size = $clog2(DMA_DATA_WIDTH/8);\n\nreg [LENGTH_WIDTH-1:0] length = 'h0;\nreg [DMA_ADDR_WIDTH-BYTES_PER_BEAT_WIDTH-1:0] address = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] last_burst_len = 'h00;\n"], ["hdl/library/axi_dmac/address_generator.v@78:88", "assign prot = 3'b000;\nassign cache = 4'b0011;\nassign len = length;\nassign size = $clog2(DMA_DATA_WIDTH/8);\n\nreg [LENGTH_WIDTH-1:0] length = 'h0;\nreg [DMA_ADDR_WIDTH-BYTES_PER_BEAT_WIDTH-1:0] address = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] last_burst_len = 'h00;\nassign addr = {address, {BYTES_PER_BEAT_WIDTH{1'b0}}};\n\nreg addr_valid_d1;\n"], ["hdl/library/axi_dmac/address_generator.v@74:84", "\n`include \"inc_id.h\"\n\nassign burst = 2'b01;\nassign prot = 3'b000;\nassign cache = 4'b0011;\nassign len = length;\nassign size = $clog2(DMA_DATA_WIDTH/8);\n\nreg [LENGTH_WIDTH-1:0] length = 'h0;\nreg [DMA_ADDR_WIDTH-BYTES_PER_BEAT_WIDTH-1:0] address = 'h00;\n"], ["hdl/library/axi_dmac/address_generator.v@79:89", "assign cache = 4'b0011;\nassign len = length;\nassign size = $clog2(DMA_DATA_WIDTH/8);\n\nreg [LENGTH_WIDTH-1:0] length = 'h0;\nreg [DMA_ADDR_WIDTH-BYTES_PER_BEAT_WIDTH-1:0] address = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] last_burst_len = 'h00;\nassign addr = {address, {BYTES_PER_BEAT_WIDTH{1'b0}}};\n\nreg addr_valid_d1;\nreg last = 1'b0;\n"]], "Diff Content": {"Delete": [[81, "assign size = $clog2(DMA_DATA_WIDTH/8);\n"]], "Add": [[81, "assign size = DMA_DATA_WIDTH == 1024 ? 3'b111 :\n"], [81, "              DMA_DATA_WIDTH ==  512 ? 3'b110 :\n"], [81, "              DMA_DATA_WIDTH ==  256 ? 3'b101 :\n"], [81, "              DMA_DATA_WIDTH ==  128 ? 3'b100 :\n"], [81, "              DMA_DATA_WIDTH ==   64 ? 3'b011 :\n"], [81, "              DMA_DATA_WIDTH ==   32 ? 3'b010 :\n"], [81, "              DMA_DATA_WIDTH ==   16 ? 3'b001 : 3'b000;\n"]]}}